/apps/synopsys/VCMX_Fall_2012/bin/vcs

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Fedora release 24 (Twenty Four)' is not supported on 'x86_64'
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.7.4-200.fc24.x86_64' is not supported.
  Supported versions are 2.4* or 2.6*.

                         Chronologic VCS (TM)
            Version F-2011.12 -- Wed Oct  5 16:28:17 2016
               Copyright (c) 1991-2011 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DFLT_OPT] Default option found
  Option '-ntb_opts dtm' is already default. Future releases of VCS may not 
  accept '-ntb_opts dtm'.

Parsing design file 'test_lc4_insn_set_assoc_cache.v'
Parsing design file 'lc4_insn_set_assc_cache.v'
Parsing design file 'delay_eight_cycles.v'
Parsing design file 'Nbit_reg.v'
Top Level Modules:
       testbench_v
TimeScale is 1 ns / 1 ps

Warning-[IWNF] Implicit wire has no fanin
test_lc4_insn_set_assoc_cache.v, 40
  Implicit wire 'gwe' does not have any driver, please make sure this is 
  intended.

Starting vcs inline pass...
2 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module testbench_v because:
	This module or some inlined child module(s) has/have been modified.
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o      /apps/synopsys/VCMX_Fall_2012/linux/lib/libvirsim.so /apps/synopsys/VCMX_Fall_2012/linux/lib/librterrorinf.so /apps/synopsys/VCMX_Fall_2012/linux/lib/libsnpsmalloc.so     /apps/synopsys/VCMX_Fall_2012/linux/lib/libvcsnew.so /apps/synopsys/VCMX_Fall_2012/linux/lib/libuclinative.so         /apps/synopsys/VCMX_Fall_2012/linux/lib/vcs_save_restore_new.o /apps/synopsys/VCMX_Fall_2012/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .111 seconds to compile + .021 seconds to elab + .103 seconds to link
Chronologic VCS simulator copyright 1991-2011
Contains Synopsys proprietary information.
Compiler version F-2011.12; Runtime version F-2011.12;  Oct  5 16:28 2016
Starting test...
               85000 linemun:          1 addr:0000 expected_valid:0
               85000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0000
               95000 linemun:          2 addr:0000 expected_valid:0
               95000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0000
              105000 linemun:          3 addr:0000 expected_valid:0
              105000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0000
              115000 linemun:          4 addr:0000 expected_valid:0
              115000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0000
              125000 linemun:          5 addr:0000 expected_valid:0
              125000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0000
              135000 linemun:          6 addr:0000 expected_valid:0
              135000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0000
              145000 linemun:          7 addr:0000 expected_valid:0
              145000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0000
              155000 linemun:          8 addr:0000 expected_valid:0
              155000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0000
              165000 linemun:          9 addr:0000 expected_valid:0
              165000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0000
              165000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0000
              175000 linemun:         10 addr:0000 expected_valid:1
              175000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              185000 linemun:         11 addr:0000 expected_valid:1
              185000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              195000 linemun:         12 addr:0000 expected_valid:1
              195000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              205000 linemun:         13 addr:0000 expected_valid:1
              205000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              215000 linemun:         14 addr:0000 expected_valid:1
              215000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              225000 linemun:         15 addr:0000 expected_valid:1
              225000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              235000 linemun:         16 addr:0000 expected_valid:1
              235000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              245000 linemun:         17 addr:0000 expected_valid:1
              245000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              255000 linemun:         18 addr:0000 expected_valid:1
              255000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              265000 linemun:         19 addr:0000 expected_valid:1
              265000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0000
              275000 linemun:         20 addr:009b expected_valid:0
              275000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
              285000 linemun:         21 addr:009b expected_valid:0
              285000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
              295000 linemun:         22 addr:009b expected_valid:0
              295000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
              305000 linemun:         23 addr:009b expected_valid:0
              305000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
              315000 linemun:         24 addr:009b expected_valid:0
              315000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
              325000 linemun:         25 addr:009b expected_valid:0
              325000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
              335000 linemun:         26 addr:009b expected_valid:0
              335000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
              345000 linemun:         27 addr:009b expected_valid:0
              345000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
              355000 linemun:         28 addr:009b expected_valid:0
              355000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
              355000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009b
              365000 linemun:         29 addr:009b expected_valid:1
              365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              375000 linemun:         30 addr:009b expected_valid:1
              375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              385000 linemun:         31 addr:009b expected_valid:1
              385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              395000 linemun:         32 addr:009b expected_valid:1
              395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              405000 linemun:         33 addr:009b expected_valid:1
              405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              415000 linemun:         34 addr:009b expected_valid:1
              415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              425000 linemun:         35 addr:009b expected_valid:1
              425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              435000 linemun:         36 addr:009b expected_valid:1
              435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              445000 linemun:         37 addr:009b expected_valid:1
              445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              455000 linemun:         38 addr:009b expected_valid:1
              455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              465000 linemun:         39 addr:009b expected_valid:1
              465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              475000 linemun:         40 addr:009b expected_valid:1
              475000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              485000 linemun:         41 addr:009b expected_valid:1
              485000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              495000 linemun:         42 addr:009b expected_valid:1
              495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              505000 linemun:         43 addr:009b expected_valid:1
              505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              515000 linemun:         44 addr:009b expected_valid:1
              515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              525000 linemun:         45 addr:009b expected_valid:1
              525000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              535000 linemun:         46 addr:009b expected_valid:1
              535000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              545000 linemun:         47 addr:009b expected_valid:1
              545000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              555000 linemun:         48 addr:009b expected_valid:1
              555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              565000 linemun:         49 addr:009b expected_valid:1
              565000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              575000 linemun:         50 addr:009b expected_valid:1
              575000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              585000 linemun:         51 addr:009b expected_valid:1
              585000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              595000 linemun:         52 addr:009b expected_valid:1
              595000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              605000 linemun:         53 addr:009b expected_valid:1
              605000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              615000 linemun:         54 addr:009b expected_valid:1
              615000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              625000 linemun:         55 addr:009b expected_valid:1
              625000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              635000 linemun:         56 addr:009b expected_valid:1
              635000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              645000 linemun:         57 addr:009b expected_valid:1
              645000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              655000 linemun:         58 addr:009b expected_valid:1
              655000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              665000 linemun:         59 addr:009b expected_valid:1
              665000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              675000 linemun:         60 addr:009b expected_valid:1
              675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              685000 linemun:         61 addr:009b expected_valid:1
              685000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              695000 linemun:         62 addr:009b expected_valid:1
              695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              705000 linemun:         63 addr:009b expected_valid:1
              705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              715000 linemun:         64 addr:009b expected_valid:1
              715000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              725000 linemun:         65 addr:009b expected_valid:1
              725000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              735000 linemun:         66 addr:009b expected_valid:1
              735000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              745000 linemun:         67 addr:009b expected_valid:1
              745000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              755000 linemun:         68 addr:009b expected_valid:1
              755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              765000 linemun:         69 addr:009b expected_valid:1
              765000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              775000 linemun:         70 addr:009b expected_valid:1
              775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              785000 linemun:         71 addr:009b expected_valid:1
              785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              795000 linemun:         72 addr:009b expected_valid:1
              795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              805000 linemun:         73 addr:009b expected_valid:1
              805000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              815000 linemun:         74 addr:009b expected_valid:1
              815000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              825000 linemun:         75 addr:009b expected_valid:1
              825000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              835000 linemun:         76 addr:009b expected_valid:1
              835000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              845000 linemun:         77 addr:009b expected_valid:1
              845000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              855000 linemun:         78 addr:009b expected_valid:1
              855000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              865000 linemun:         79 addr:009b expected_valid:1
              865000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              875000 linemun:         80 addr:009b expected_valid:1
              875000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              885000 linemun:         81 addr:009b expected_valid:1
              885000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              895000 linemun:         82 addr:009b expected_valid:1
              895000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              905000 linemun:         83 addr:009b expected_valid:1
              905000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              915000 linemun:         84 addr:009b expected_valid:1
              915000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              925000 linemun:         85 addr:009b expected_valid:1
              925000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              935000 linemun:         86 addr:009b expected_valid:1
              935000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              945000 linemun:         87 addr:009b expected_valid:1
              945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              955000 linemun:         88 addr:009b expected_valid:1
              955000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              965000 linemun:         89 addr:009b expected_valid:1
              965000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              975000 linemun:         90 addr:009b expected_valid:1
              975000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              985000 linemun:         91 addr:009b expected_valid:1
              985000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
              995000 linemun:         92 addr:009b expected_valid:1
              995000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1005000 linemun:         93 addr:009b expected_valid:1
             1005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1015000 linemun:         94 addr:009b expected_valid:1
             1015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1025000 linemun:         95 addr:009b expected_valid:1
             1025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1035000 linemun:         96 addr:009b expected_valid:1
             1035000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1045000 linemun:         97 addr:009b expected_valid:1
             1045000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1055000 linemun:         98 addr:009b expected_valid:1
             1055000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1065000 linemun:         99 addr:009b expected_valid:1
             1065000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1075000 linemun:        100 addr:009b expected_valid:1
             1075000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1085000 linemun:        101 addr:009b expected_valid:1
             1085000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1095000 linemun:        102 addr:009b expected_valid:1
             1095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1105000 linemun:        103 addr:009b expected_valid:1
             1105000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1115000 linemun:        104 addr:009b expected_valid:1
             1115000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1125000 linemun:        105 addr:009b expected_valid:1
             1125000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1135000 linemun:        106 addr:009b expected_valid:1
             1135000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1145000 linemun:        107 addr:009b expected_valid:1
             1145000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1155000 linemun:        108 addr:009b expected_valid:1
             1155000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1165000 linemun:        109 addr:009b expected_valid:1
             1165000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1175000 linemun:        110 addr:009b expected_valid:1
             1175000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1185000 linemun:        111 addr:009b expected_valid:1
             1185000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1195000 linemun:        112 addr:009b expected_valid:1
             1195000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1205000 linemun:        113 addr:009b expected_valid:1
             1205000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1215000 linemun:        114 addr:009b expected_valid:1
             1215000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1225000 linemun:        115 addr:009b expected_valid:1
             1225000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1235000 linemun:        116 addr:009b expected_valid:1
             1235000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1245000 linemun:        117 addr:009b expected_valid:1
             1245000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1255000 linemun:        118 addr:009b expected_valid:1
             1255000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1265000 linemun:        119 addr:009b expected_valid:1
             1265000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1275000 linemun:        120 addr:009b expected_valid:1
             1275000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1285000 linemun:        121 addr:009b expected_valid:1
             1285000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1295000 linemun:        122 addr:009b expected_valid:1
             1295000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1305000 linemun:        123 addr:009b expected_valid:1
             1305000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1315000 linemun:        124 addr:009b expected_valid:1
             1315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1325000 linemun:        125 addr:009b expected_valid:1
             1325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1335000 linemun:        126 addr:009b expected_valid:1
             1335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1345000 linemun:        127 addr:009b expected_valid:1
             1345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1355000 linemun:        128 addr:009b expected_valid:1
             1355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1365000 linemun:        129 addr:009b expected_valid:1
             1365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1375000 linemun:        130 addr:009b expected_valid:1
             1375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1385000 linemun:        131 addr:009b expected_valid:1
             1385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1395000 linemun:        132 addr:009b expected_valid:1
             1395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1405000 linemun:        133 addr:009b expected_valid:1
             1405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1415000 linemun:        134 addr:009b expected_valid:1
             1415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1425000 linemun:        135 addr:009b expected_valid:1
             1425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1435000 linemun:        136 addr:009b expected_valid:1
             1435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1445000 linemun:        137 addr:009b expected_valid:1
             1445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1455000 linemun:        138 addr:009b expected_valid:1
             1455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1465000 linemun:        139 addr:009b expected_valid:1
             1465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1475000 linemun:        140 addr:009b expected_valid:1
             1475000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1485000 linemun:        141 addr:009b expected_valid:1
             1485000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1495000 linemun:        142 addr:009b expected_valid:1
             1495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1505000 linemun:        143 addr:009b expected_valid:1
             1505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1515000 linemun:        144 addr:009b expected_valid:1
             1515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1525000 linemun:        145 addr:009b expected_valid:1
             1525000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1535000 linemun:        146 addr:009b expected_valid:1
             1535000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1545000 linemun:        147 addr:009b expected_valid:1
             1545000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1555000 linemun:        148 addr:009b expected_valid:1
             1555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1565000 linemun:        149 addr:009b expected_valid:1
             1565000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1575000 linemun:        150 addr:009b expected_valid:1
             1575000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1585000 linemun:        151 addr:009b expected_valid:1
             1585000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1595000 linemun:        152 addr:009b expected_valid:1
             1595000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1605000 linemun:        153 addr:009b expected_valid:1
             1605000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1615000 linemun:        154 addr:009b expected_valid:1
             1615000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1625000 linemun:        155 addr:009b expected_valid:1
             1625000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1635000 linemun:        156 addr:009b expected_valid:1
             1635000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1645000 linemun:        157 addr:009b expected_valid:1
             1645000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1655000 linemun:        158 addr:009b expected_valid:1
             1655000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1665000 linemun:        159 addr:009b expected_valid:1
             1665000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1675000 linemun:        160 addr:009b expected_valid:1
             1675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1685000 linemun:        161 addr:009b expected_valid:1
             1685000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1695000 linemun:        162 addr:009b expected_valid:1
             1695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1705000 linemun:        163 addr:009b expected_valid:1
             1705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1715000 linemun:        164 addr:009b expected_valid:1
             1715000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1725000 linemun:        165 addr:009b expected_valid:1
             1725000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1735000 linemun:        166 addr:009b expected_valid:1
             1735000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1745000 linemun:        167 addr:009b expected_valid:1
             1745000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1755000 linemun:        168 addr:009b expected_valid:1
             1755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1765000 linemun:        169 addr:009b expected_valid:1
             1765000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1775000 linemun:        170 addr:009b expected_valid:1
             1775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1785000 linemun:        171 addr:009b expected_valid:1
             1785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1795000 linemun:        172 addr:009b expected_valid:1
             1795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1805000 linemun:        173 addr:009b expected_valid:1
             1805000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1815000 linemun:        174 addr:009b expected_valid:1
             1815000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1825000 linemun:        175 addr:009b expected_valid:1
             1825000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1835000 linemun:        176 addr:009b expected_valid:1
             1835000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1845000 linemun:        177 addr:009b expected_valid:1
             1845000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1855000 linemun:        178 addr:009b expected_valid:1
             1855000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1865000 linemun:        179 addr:009b expected_valid:1
             1865000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1875000 linemun:        180 addr:009b expected_valid:1
             1875000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1885000 linemun:        181 addr:009b expected_valid:1
             1885000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1895000 linemun:        182 addr:009b expected_valid:1
             1895000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1905000 linemun:        183 addr:009b expected_valid:1
             1905000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1915000 linemun:        184 addr:009b expected_valid:1
             1915000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1925000 linemun:        185 addr:009b expected_valid:1
             1925000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1935000 linemun:        186 addr:009b expected_valid:1
             1935000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1945000 linemun:        187 addr:009b expected_valid:1
             1945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1955000 linemun:        188 addr:009b expected_valid:1
             1955000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1965000 linemun:        189 addr:009b expected_valid:1
             1965000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1975000 linemun:        190 addr:009b expected_valid:1
             1975000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1985000 linemun:        191 addr:009b expected_valid:1
             1985000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             1995000 linemun:        192 addr:009b expected_valid:1
             1995000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2005000 linemun:        193 addr:009b expected_valid:1
             2005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2015000 linemun:        194 addr:009b expected_valid:1
             2015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2025000 linemun:        195 addr:009b expected_valid:1
             2025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2035000 linemun:        196 addr:009b expected_valid:1
             2035000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2045000 linemun:        197 addr:009b expected_valid:1
             2045000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2055000 linemun:        198 addr:009b expected_valid:1
             2055000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2065000 linemun:        199 addr:009b expected_valid:1
             2065000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2075000 linemun:        200 addr:009b expected_valid:1
             2075000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2085000 linemun:        201 addr:009b expected_valid:1
             2085000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2095000 linemun:        202 addr:009b expected_valid:1
             2095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2105000 linemun:        203 addr:009b expected_valid:1
             2105000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2115000 linemun:        204 addr:009b expected_valid:1
             2115000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2125000 linemun:        205 addr:009b expected_valid:1
             2125000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2135000 linemun:        206 addr:009b expected_valid:1
             2135000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2145000 linemun:        207 addr:009b expected_valid:1
             2145000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2155000 linemun:        208 addr:009b expected_valid:1
             2155000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2165000 linemun:        209 addr:009b expected_valid:1
             2165000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2175000 linemun:        210 addr:009b expected_valid:1
             2175000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2185000 linemun:        211 addr:009b expected_valid:1
             2185000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2195000 linemun:        212 addr:009b expected_valid:1
             2195000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2205000 linemun:        213 addr:009b expected_valid:1
             2205000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2215000 linemun:        214 addr:009b expected_valid:1
             2215000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2225000 linemun:        215 addr:009b expected_valid:1
             2225000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2235000 linemun:        216 addr:009b expected_valid:1
             2235000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2245000 linemun:        217 addr:009b expected_valid:1
             2245000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2255000 linemun:        218 addr:009b expected_valid:1
             2255000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2265000 linemun:        219 addr:009b expected_valid:1
             2265000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2275000 linemun:        220 addr:009b expected_valid:1
             2275000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2285000 linemun:        221 addr:009b expected_valid:1
             2285000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2295000 linemun:        222 addr:009b expected_valid:1
             2295000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2305000 linemun:        223 addr:009b expected_valid:1
             2305000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2315000 linemun:        224 addr:009b expected_valid:1
             2315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2325000 linemun:        225 addr:009b expected_valid:1
             2325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2335000 linemun:        226 addr:009b expected_valid:1
             2335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2345000 linemun:        227 addr:009b expected_valid:1
             2345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2355000 linemun:        228 addr:009b expected_valid:1
             2355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2365000 linemun:        229 addr:009b expected_valid:1
             2365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2375000 linemun:        230 addr:009b expected_valid:1
             2375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2385000 linemun:        231 addr:009b expected_valid:1
             2385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2395000 linemun:        232 addr:009b expected_valid:1
             2395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2405000 linemun:        233 addr:009b expected_valid:1
             2405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2415000 linemun:        234 addr:009b expected_valid:1
             2415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2425000 linemun:        235 addr:009b expected_valid:1
             2425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2435000 linemun:        236 addr:009b expected_valid:1
             2435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2445000 linemun:        237 addr:009b expected_valid:1
             2445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2455000 linemun:        238 addr:009b expected_valid:1
             2455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2465000 linemun:        239 addr:009b expected_valid:1
             2465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2475000 linemun:        240 addr:009b expected_valid:1
             2475000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2485000 linemun:        241 addr:009b expected_valid:1
             2485000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2495000 linemun:        242 addr:009b expected_valid:1
             2495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2505000 linemun:        243 addr:009b expected_valid:1
             2505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2515000 linemun:        244 addr:009b expected_valid:1
             2515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2525000 linemun:        245 addr:009b expected_valid:1
             2525000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2535000 linemun:        246 addr:009b expected_valid:1
             2535000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2545000 linemun:        247 addr:009b expected_valid:1
             2545000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2555000 linemun:        248 addr:009b expected_valid:1
             2555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2565000 linemun:        249 addr:009b expected_valid:1
             2565000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2575000 linemun:        250 addr:009b expected_valid:1
             2575000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2585000 linemun:        251 addr:009b expected_valid:1
             2585000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2595000 linemun:        252 addr:009b expected_valid:1
             2595000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2605000 linemun:        253 addr:009b expected_valid:1
             2605000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2615000 linemun:        254 addr:009b expected_valid:1
             2615000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2625000 linemun:        255 addr:009b expected_valid:1
             2625000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2635000 linemun:        256 addr:009b expected_valid:1
             2635000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2645000 linemun:        257 addr:009b expected_valid:1
             2645000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2655000 linemun:        258 addr:009b expected_valid:1
             2655000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2665000 linemun:        259 addr:009b expected_valid:1
             2665000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2675000 linemun:        260 addr:009b expected_valid:1
             2675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2685000 linemun:        261 addr:009b expected_valid:1
             2685000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2695000 linemun:        262 addr:009b expected_valid:1
             2695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2705000 linemun:        263 addr:009b expected_valid:1
             2705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2715000 linemun:        264 addr:009b expected_valid:1
             2715000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2725000 linemun:        265 addr:009b expected_valid:1
             2725000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2735000 linemun:        266 addr:009b expected_valid:1
             2735000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2745000 linemun:        267 addr:009b expected_valid:1
             2745000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2755000 linemun:        268 addr:009b expected_valid:1
             2755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2765000 linemun:        269 addr:009b expected_valid:1
             2765000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2775000 linemun:        270 addr:009b expected_valid:1
             2775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2785000 linemun:        271 addr:009b expected_valid:1
             2785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2795000 linemun:        272 addr:009b expected_valid:1
             2795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2805000 linemun:        273 addr:009b expected_valid:1
             2805000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2815000 linemun:        274 addr:009b expected_valid:1
             2815000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2825000 linemun:        275 addr:009b expected_valid:1
             2825000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2835000 linemun:        276 addr:009b expected_valid:1
             2835000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2845000 linemun:        277 addr:009b expected_valid:1
             2845000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2855000 linemun:        278 addr:009b expected_valid:1
             2855000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2865000 linemun:        279 addr:009b expected_valid:1
             2865000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2875000 linemun:        280 addr:009b expected_valid:1
             2875000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2885000 linemun:        281 addr:009b expected_valid:1
             2885000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2895000 linemun:        282 addr:009b expected_valid:1
             2895000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2905000 linemun:        283 addr:009b expected_valid:1
             2905000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2915000 linemun:        284 addr:009b expected_valid:1
             2915000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2925000 linemun:        285 addr:009b expected_valid:1
             2925000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2935000 linemun:        286 addr:009b expected_valid:1
             2935000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2945000 linemun:        287 addr:009b expected_valid:1
             2945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2955000 linemun:        288 addr:009b expected_valid:1
             2955000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2965000 linemun:        289 addr:009b expected_valid:1
             2965000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2975000 linemun:        290 addr:009b expected_valid:1
             2975000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2985000 linemun:        291 addr:009b expected_valid:1
             2985000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             2995000 linemun:        292 addr:009b expected_valid:1
             2995000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3005000 linemun:        293 addr:009b expected_valid:1
             3005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3015000 linemun:        294 addr:009b expected_valid:1
             3015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3025000 linemun:        295 addr:009b expected_valid:1
             3025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3035000 linemun:        296 addr:009b expected_valid:1
             3035000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3045000 linemun:        297 addr:009b expected_valid:1
             3045000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3055000 linemun:        298 addr:009b expected_valid:1
             3055000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3065000 linemun:        299 addr:009b expected_valid:1
             3065000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3075000 linemun:        300 addr:009b expected_valid:1
             3075000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3085000 linemun:        301 addr:009b expected_valid:1
             3085000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3095000 linemun:        302 addr:009b expected_valid:1
             3095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3105000 linemun:        303 addr:009b expected_valid:1
             3105000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3115000 linemun:        304 addr:009b expected_valid:1
             3115000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3125000 linemun:        305 addr:009b expected_valid:1
             3125000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3135000 linemun:        306 addr:009b expected_valid:1
             3135000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3145000 linemun:        307 addr:009b expected_valid:1
             3145000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3155000 linemun:        308 addr:009b expected_valid:1
             3155000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3165000 linemun:        309 addr:009b expected_valid:1
             3165000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3175000 linemun:        310 addr:009b expected_valid:1
             3175000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3185000 linemun:        311 addr:009b expected_valid:1
             3185000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3195000 linemun:        312 addr:009b expected_valid:1
             3195000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3205000 linemun:        313 addr:009b expected_valid:1
             3205000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3215000 linemun:        314 addr:009b expected_valid:1
             3215000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3225000 linemun:        315 addr:009b expected_valid:1
             3225000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3235000 linemun:        316 addr:009b expected_valid:1
             3235000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3245000 linemun:        317 addr:009b expected_valid:1
             3245000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3255000 linemun:        318 addr:009b expected_valid:1
             3255000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3265000 linemun:        319 addr:009b expected_valid:1
             3265000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3275000 linemun:        320 addr:009b expected_valid:1
             3275000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3285000 linemun:        321 addr:009b expected_valid:1
             3285000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3295000 linemun:        322 addr:009b expected_valid:1
             3295000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3305000 linemun:        323 addr:009b expected_valid:1
             3305000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3315000 linemun:        324 addr:009b expected_valid:1
             3315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3325000 linemun:        325 addr:009b expected_valid:1
             3325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3335000 linemun:        326 addr:009b expected_valid:1
             3335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3345000 linemun:        327 addr:009b expected_valid:1
             3345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3355000 linemun:        328 addr:009b expected_valid:1
             3355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3365000 linemun:        329 addr:009b expected_valid:1
             3365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3375000 linemun:        330 addr:009b expected_valid:1
             3375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3385000 linemun:        331 addr:009b expected_valid:1
             3385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3395000 linemun:        332 addr:009b expected_valid:1
             3395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3405000 linemun:        333 addr:009b expected_valid:1
             3405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3415000 linemun:        334 addr:009b expected_valid:1
             3415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3425000 linemun:        335 addr:009b expected_valid:1
             3425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3435000 linemun:        336 addr:009b expected_valid:1
             3435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3445000 linemun:        337 addr:009b expected_valid:1
             3445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3455000 linemun:        338 addr:009c expected_valid:0
             3455000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
             3465000 linemun:        339 addr:009c expected_valid:0
             3465000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
             3475000 linemun:        340 addr:009c expected_valid:0
             3475000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
             3485000 linemun:        341 addr:009c expected_valid:0
             3485000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
             3495000 linemun:        342 addr:009c expected_valid:0
             3495000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
             3505000 linemun:        343 addr:009c expected_valid:0
             3505000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
             3515000 linemun:        344 addr:009c expected_valid:0
             3515000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
             3525000 linemun:        345 addr:009c expected_valid:0
             3525000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
             3535000 linemun:        346 addr:009c expected_valid:0
             3535000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
             3535000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009c
             3545000 linemun:        347 addr:009c expected_valid:1
             3545000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             3555000 linemun:        348 addr:009c expected_valid:1
             3555000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             3565000 linemun:        349 addr:009c expected_valid:1
             3565000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             3575000 linemun:        350 addr:009b expected_valid:1
             3575000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3585000 linemun:        351 addr:009b expected_valid:1
             3585000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3595000 linemun:        352 addr:009b expected_valid:1
             3595000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3605000 linemun:        353 addr:009b expected_valid:1
             3605000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3615000 linemun:        354 addr:009b expected_valid:1
             3615000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3625000 linemun:        355 addr:009b expected_valid:1
             3625000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3635000 linemun:        356 addr:009b expected_valid:1
             3635000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3645000 linemun:        357 addr:009b expected_valid:1
             3645000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3655000 linemun:        358 addr:009b expected_valid:1
             3655000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3665000 linemun:        359 addr:009b expected_valid:1
             3665000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3675000 linemun:        360 addr:009b expected_valid:1
             3675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3685000 linemun:        361 addr:009b expected_valid:1
             3685000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3695000 linemun:        362 addr:009b expected_valid:1
             3695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3705000 linemun:        363 addr:009b expected_valid:1
             3705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3715000 linemun:        364 addr:009b expected_valid:1
             3715000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3725000 linemun:        365 addr:009b expected_valid:1
             3725000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3735000 linemun:        366 addr:009c expected_valid:1
             3735000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             3745000 linemun:        367 addr:009c expected_valid:1
             3745000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             3755000 linemun:        368 addr:009c expected_valid:1
             3755000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             3765000 linemun:        369 addr:009b expected_valid:1
             3765000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3775000 linemun:        370 addr:009b expected_valid:1
             3775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3785000 linemun:        371 addr:009b expected_valid:1
             3785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3795000 linemun:        372 addr:009b expected_valid:1
             3795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3805000 linemun:        373 addr:009b expected_valid:1
             3805000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3815000 linemun:        374 addr:009b expected_valid:1
             3815000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3825000 linemun:        375 addr:009b expected_valid:1
             3825000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3835000 linemun:        376 addr:009b expected_valid:1
             3835000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3845000 linemun:        377 addr:009b expected_valid:1
             3845000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3855000 linemun:        378 addr:009b expected_valid:1
             3855000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3865000 linemun:        379 addr:009b expected_valid:1
             3865000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3875000 linemun:        380 addr:009b expected_valid:1
             3875000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3885000 linemun:        381 addr:009b expected_valid:1
             3885000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3895000 linemun:        382 addr:009b expected_valid:1
             3895000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3905000 linemun:        383 addr:009b expected_valid:1
             3905000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3915000 linemun:        384 addr:009b expected_valid:1
             3915000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3925000 linemun:        385 addr:009b expected_valid:1
             3925000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3935000 linemun:        386 addr:009b expected_valid:1
             3935000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3945000 linemun:        387 addr:009b expected_valid:1
             3945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3955000 linemun:        388 addr:009b expected_valid:1
             3955000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3965000 linemun:        389 addr:009b expected_valid:1
             3965000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3975000 linemun:        390 addr:009b expected_valid:1
             3975000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3985000 linemun:        391 addr:009b expected_valid:1
             3985000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             3995000 linemun:        392 addr:009b expected_valid:1
             3995000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4005000 linemun:        393 addr:009b expected_valid:1
             4005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4015000 linemun:        394 addr:009b expected_valid:1
             4015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4025000 linemun:        395 addr:009c expected_valid:1
             4025000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4035000 linemun:        396 addr:009b expected_valid:1
             4035000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4045000 linemun:        397 addr:009b expected_valid:1
             4045000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4055000 linemun:        398 addr:009b expected_valid:1
             4055000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4065000 linemun:        399 addr:009b expected_valid:1
             4065000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4075000 linemun:        400 addr:009b expected_valid:1
             4075000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4085000 linemun:        401 addr:009b expected_valid:1
             4085000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4095000 linemun:        402 addr:009b expected_valid:1
             4095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4105000 linemun:        403 addr:009b expected_valid:1
             4105000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4115000 linemun:        404 addr:009b expected_valid:1
             4115000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4125000 linemun:        405 addr:009b expected_valid:1
             4125000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4135000 linemun:        406 addr:009b expected_valid:1
             4135000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4145000 linemun:        407 addr:009b expected_valid:1
             4145000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4155000 linemun:        408 addr:009b expected_valid:1
             4155000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4165000 linemun:        409 addr:009b expected_valid:1
             4165000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4175000 linemun:        410 addr:009b expected_valid:1
             4175000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4185000 linemun:        411 addr:009b expected_valid:1
             4185000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4195000 linemun:        412 addr:009b expected_valid:1
             4195000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4205000 linemun:        413 addr:009b expected_valid:1
             4205000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4215000 linemun:        414 addr:009c expected_valid:1
             4215000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4225000 linemun:        415 addr:009d expected_valid:0
             4225000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:009d
             4235000 linemun:        416 addr:009d expected_valid:0
             4235000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:009d
             4245000 linemun:        417 addr:009d expected_valid:0
             4245000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:009d
             4255000 linemun:        418 addr:009d expected_valid:0
             4255000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:009d
             4265000 linemun:        419 addr:009d expected_valid:0
             4265000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:009d
             4275000 linemun:        420 addr:009d expected_valid:0
             4275000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:009d
             4285000 linemun:        421 addr:009d expected_valid:0
             4285000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:009d
             4295000 linemun:        422 addr:009d expected_valid:0
             4295000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:009d
             4305000 linemun:        423 addr:009d expected_valid:0
             4305000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:009d
             4305000 RTL LRU_BIT[1d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009d
             4315000 linemun:        424 addr:009d expected_valid:1
             4315000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             4325000 linemun:        425 addr:009d expected_valid:1
             4325000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             4335000 linemun:        426 addr:009b expected_valid:1
             4335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4345000 linemun:        427 addr:009b expected_valid:1
             4345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4355000 linemun:        428 addr:009b expected_valid:1
             4355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4365000 linemun:        429 addr:009b expected_valid:1
             4365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4375000 linemun:        430 addr:009b expected_valid:1
             4375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4385000 linemun:        431 addr:009b expected_valid:1
             4385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4395000 linemun:        432 addr:009b expected_valid:1
             4395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4405000 linemun:        433 addr:009b expected_valid:1
             4405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4415000 linemun:        434 addr:009b expected_valid:1
             4415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4425000 linemun:        435 addr:009b expected_valid:1
             4425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4435000 linemun:        436 addr:009b expected_valid:1
             4435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4445000 linemun:        437 addr:009c expected_valid:1
             4445000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4455000 linemun:        438 addr:009c expected_valid:1
             4455000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4465000 linemun:        439 addr:009c expected_valid:1
             4465000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4475000 linemun:        440 addr:009c expected_valid:1
             4475000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4485000 linemun:        441 addr:009b expected_valid:1
             4485000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4495000 linemun:        442 addr:009b expected_valid:1
             4495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4505000 linemun:        443 addr:009c expected_valid:1
             4505000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4515000 linemun:        444 addr:009c expected_valid:1
             4515000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4525000 linemun:        445 addr:009c expected_valid:1
             4525000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4535000 linemun:        446 addr:009c expected_valid:1
             4535000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4545000 linemun:        447 addr:009c expected_valid:1
             4545000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4555000 linemun:        448 addr:009b expected_valid:1
             4555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4565000 linemun:        449 addr:009b expected_valid:1
             4565000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4575000 linemun:        450 addr:009b expected_valid:1
             4575000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4585000 linemun:        451 addr:009b expected_valid:1
             4585000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4595000 linemun:        452 addr:009b expected_valid:1
             4595000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4605000 linemun:        453 addr:009b expected_valid:1
             4605000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4615000 linemun:        454 addr:009b expected_valid:1
             4615000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4625000 linemun:        455 addr:009b expected_valid:1
             4625000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4635000 linemun:        456 addr:009b expected_valid:1
             4635000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4645000 linemun:        457 addr:009c expected_valid:1
             4645000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4655000 linemun:        458 addr:009b expected_valid:1
             4655000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4665000 linemun:        459 addr:009b expected_valid:1
             4665000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4675000 linemun:        460 addr:009b expected_valid:1
             4675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4685000 linemun:        461 addr:009b expected_valid:1
             4685000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4695000 linemun:        462 addr:009c expected_valid:1
             4695000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4705000 linemun:        463 addr:009c expected_valid:1
             4705000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4715000 linemun:        464 addr:009c expected_valid:1
             4715000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4725000 linemun:        465 addr:009c expected_valid:1
             4725000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4735000 linemun:        466 addr:009d expected_valid:1
             4735000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             4745000 linemun:        467 addr:009d expected_valid:1
             4745000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             4755000 linemun:        468 addr:009d expected_valid:1
             4755000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             4765000 linemun:        469 addr:009d expected_valid:1
             4765000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             4775000 linemun:        470 addr:009b expected_valid:1
             4775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4785000 linemun:        471 addr:009b expected_valid:1
             4785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4795000 linemun:        472 addr:009b expected_valid:1
             4795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4805000 linemun:        473 addr:009b expected_valid:1
             4805000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4815000 linemun:        474 addr:009b expected_valid:1
             4815000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4825000 linemun:        475 addr:009b expected_valid:1
             4825000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4835000 linemun:        476 addr:009c expected_valid:1
             4835000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4845000 linemun:        477 addr:009c expected_valid:1
             4845000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4855000 linemun:        478 addr:009b expected_valid:1
             4855000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4865000 linemun:        479 addr:009b expected_valid:1
             4865000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4875000 linemun:        480 addr:009b expected_valid:1
             4875000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4885000 linemun:        481 addr:009b expected_valid:1
             4885000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4895000 linemun:        482 addr:009c expected_valid:1
             4895000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4905000 linemun:        483 addr:009c expected_valid:1
             4905000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4915000 linemun:        484 addr:009c expected_valid:1
             4915000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4925000 linemun:        485 addr:009c expected_valid:1
             4925000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4935000 linemun:        486 addr:009d expected_valid:1
             4935000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             4945000 linemun:        487 addr:009b expected_valid:1
             4945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4955000 linemun:        488 addr:009b expected_valid:1
             4955000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             4965000 linemun:        489 addr:009c expected_valid:1
             4965000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4975000 linemun:        490 addr:009c expected_valid:1
             4975000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4985000 linemun:        491 addr:009c expected_valid:1
             4985000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             4995000 linemun:        492 addr:009d expected_valid:1
             4995000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             5005000 linemun:        493 addr:009d expected_valid:1
             5005000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             5015000 linemun:        494 addr:009b expected_valid:1
             5015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5025000 linemun:        495 addr:009b expected_valid:1
             5025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5035000 linemun:        496 addr:009b expected_valid:1
             5035000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5045000 linemun:        497 addr:009b expected_valid:1
             5045000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5055000 linemun:        498 addr:009b expected_valid:1
             5055000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5065000 linemun:        499 addr:009b expected_valid:1
             5065000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5075000 linemun:        500 addr:009b expected_valid:1
             5075000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5085000 linemun:        501 addr:009b expected_valid:1
             5085000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5095000 linemun:        502 addr:009c expected_valid:1
             5095000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5105000 linemun:        503 addr:009c expected_valid:1
             5105000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5115000 linemun:        504 addr:009c expected_valid:1
             5115000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5125000 linemun:        505 addr:009d expected_valid:1
             5125000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             5135000 linemun:        506 addr:009d expected_valid:1
             5135000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             5145000 linemun:        507 addr:009d expected_valid:1
             5145000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             5155000 linemun:        508 addr:009b expected_valid:1
             5155000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5165000 linemun:        509 addr:009b expected_valid:1
             5165000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5175000 linemun:        510 addr:009b expected_valid:1
             5175000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5185000 linemun:        511 addr:009b expected_valid:1
             5185000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5195000 linemun:        512 addr:009c expected_valid:1
             5195000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5205000 linemun:        513 addr:009b expected_valid:1
             5205000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5215000 linemun:        514 addr:009b expected_valid:1
             5215000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5225000 linemun:        515 addr:009c expected_valid:1
             5225000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5235000 linemun:        516 addr:009c expected_valid:1
             5235000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5245000 linemun:        517 addr:009c expected_valid:1
             5245000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5255000 linemun:        518 addr:009c expected_valid:1
             5255000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5265000 linemun:        519 addr:009c expected_valid:1
             5265000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5275000 linemun:        520 addr:009c expected_valid:1
             5275000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5285000 linemun:        521 addr:009c expected_valid:1
             5285000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5295000 linemun:        522 addr:009c expected_valid:1
             5295000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5305000 linemun:        523 addr:009c expected_valid:1
             5305000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5315000 linemun:        524 addr:009b expected_valid:1
             5315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5325000 linemun:        525 addr:009b expected_valid:1
             5325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5335000 linemun:        526 addr:009b expected_valid:1
             5335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5345000 linemun:        527 addr:009b expected_valid:1
             5345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5355000 linemun:        528 addr:009b expected_valid:1
             5355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5365000 linemun:        529 addr:009b expected_valid:1
             5365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5375000 linemun:        530 addr:009b expected_valid:1
             5375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5385000 linemun:        531 addr:009b expected_valid:1
             5385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5395000 linemun:        532 addr:009b expected_valid:1
             5395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5405000 linemun:        533 addr:009b expected_valid:1
             5405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5415000 linemun:        534 addr:009b expected_valid:1
             5415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5425000 linemun:        535 addr:009b expected_valid:1
             5425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5435000 linemun:        536 addr:009c expected_valid:1
             5435000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5445000 linemun:        537 addr:009c expected_valid:1
             5445000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5455000 linemun:        538 addr:009b expected_valid:1
             5455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5465000 linemun:        539 addr:009b expected_valid:1
             5465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5475000 linemun:        540 addr:009b expected_valid:1
             5475000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5485000 linemun:        541 addr:009b expected_valid:1
             5485000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5495000 linemun:        542 addr:009b expected_valid:1
             5495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5505000 linemun:        543 addr:009b expected_valid:1
             5505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5515000 linemun:        544 addr:009b expected_valid:1
             5515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5525000 linemun:        545 addr:009b expected_valid:1
             5525000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5535000 linemun:        546 addr:009b expected_valid:1
             5535000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5545000 linemun:        547 addr:009c expected_valid:1
             5545000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5555000 linemun:        548 addr:009c expected_valid:1
             5555000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5565000 linemun:        549 addr:009d expected_valid:1
             5565000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             5575000 linemun:        550 addr:009e expected_valid:0
             5575000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
             5585000 linemun:        551 addr:009e expected_valid:0
             5585000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
             5595000 linemun:        552 addr:009e expected_valid:0
             5595000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
             5605000 linemun:        553 addr:009e expected_valid:0
             5605000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
             5615000 linemun:        554 addr:009e expected_valid:0
             5615000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
             5625000 linemun:        555 addr:009e expected_valid:0
             5625000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
             5635000 linemun:        556 addr:009e expected_valid:0
             5635000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
             5645000 linemun:        557 addr:009e expected_valid:0
             5645000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
             5655000 linemun:        558 addr:009e expected_valid:0
             5655000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
             5655000 RTL LRU_BIT[1e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009e
             5665000 linemun:        559 addr:009e expected_valid:1
             5665000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             5675000 linemun:        560 addr:009b expected_valid:1
             5675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5685000 linemun:        561 addr:009c expected_valid:1
             5685000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5695000 linemun:        562 addr:009c expected_valid:1
             5695000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5705000 linemun:        563 addr:009c expected_valid:1
             5705000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5715000 linemun:        564 addr:009b expected_valid:1
             5715000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5725000 linemun:        565 addr:009c expected_valid:1
             5725000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5735000 linemun:        566 addr:009c expected_valid:1
             5735000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5745000 linemun:        567 addr:009c expected_valid:1
             5745000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5755000 linemun:        568 addr:009b expected_valid:1
             5755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5765000 linemun:        569 addr:009c expected_valid:1
             5765000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5775000 linemun:        570 addr:009c expected_valid:1
             5775000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5785000 linemun:        571 addr:009b expected_valid:1
             5785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5795000 linemun:        572 addr:009b expected_valid:1
             5795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5805000 linemun:        573 addr:009b expected_valid:1
             5805000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5815000 linemun:        574 addr:009c expected_valid:1
             5815000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5825000 linemun:        575 addr:009c expected_valid:1
             5825000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5835000 linemun:        576 addr:009c expected_valid:1
             5835000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5845000 linemun:        577 addr:009c expected_valid:1
             5845000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5855000 linemun:        578 addr:009b expected_valid:1
             5855000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5865000 linemun:        579 addr:009c expected_valid:1
             5865000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             5875000 linemun:        580 addr:009d expected_valid:1
             5875000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             5885000 linemun:        581 addr:009e expected_valid:1
             5885000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             5895000 linemun:        582 addr:009e expected_valid:1
             5895000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             5905000 linemun:        583 addr:009b expected_valid:1
             5905000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5915000 linemun:        584 addr:009b expected_valid:1
             5915000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5925000 linemun:        585 addr:009b expected_valid:1
             5925000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5935000 linemun:        586 addr:009b expected_valid:1
             5935000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5945000 linemun:        587 addr:009b expected_valid:1
             5945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5955000 linemun:        588 addr:009b expected_valid:1
             5955000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5965000 linemun:        589 addr:009b expected_valid:1
             5965000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5975000 linemun:        590 addr:009b expected_valid:1
             5975000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5985000 linemun:        591 addr:009b expected_valid:1
             5985000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             5995000 linemun:        592 addr:009b expected_valid:1
             5995000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6005000 linemun:        593 addr:009b expected_valid:1
             6005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6015000 linemun:        594 addr:009b expected_valid:1
             6015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6025000 linemun:        595 addr:009b expected_valid:1
             6025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6035000 linemun:        596 addr:009b expected_valid:1
             6035000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6045000 linemun:        597 addr:009b expected_valid:1
             6045000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6055000 linemun:        598 addr:009c expected_valid:1
             6055000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             6065000 linemun:        599 addr:009d expected_valid:1
             6065000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             6075000 linemun:        600 addr:009d expected_valid:1
             6075000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             6085000 linemun:        601 addr:009d expected_valid:1
             6085000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             6095000 linemun:        602 addr:009e expected_valid:1
             6095000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             6105000 linemun:        603 addr:009e expected_valid:1
             6105000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             6115000 linemun:        604 addr:009f expected_valid:0
             6115000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
             6125000 linemun:        605 addr:009f expected_valid:0
             6125000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
             6135000 linemun:        606 addr:009f expected_valid:0
             6135000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
             6145000 linemun:        607 addr:009f expected_valid:0
             6145000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
             6155000 linemun:        608 addr:009f expected_valid:0
             6155000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
             6165000 linemun:        609 addr:009f expected_valid:0
             6165000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
             6175000 linemun:        610 addr:009f expected_valid:0
             6175000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
             6185000 linemun:        611 addr:009f expected_valid:0
             6185000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
             6195000 linemun:        612 addr:009f expected_valid:0
             6195000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
             6195000 RTL LRU_BIT[1f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009f
             6205000 linemun:        613 addr:009f expected_valid:1
             6205000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             6215000 linemun:        614 addr:009f expected_valid:1
             6215000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             6225000 linemun:        615 addr:00a0 expected_valid:0
             6225000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
             6235000 linemun:        616 addr:00a0 expected_valid:0
             6235000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
             6245000 linemun:        617 addr:00a0 expected_valid:0
             6245000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
             6255000 linemun:        618 addr:00a0 expected_valid:0
             6255000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
             6265000 linemun:        619 addr:00a0 expected_valid:0
             6265000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
             6275000 linemun:        620 addr:00a0 expected_valid:0
             6275000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
             6285000 linemun:        621 addr:00a0 expected_valid:0
             6285000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
             6295000 linemun:        622 addr:00a0 expected_valid:0
             6295000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
             6305000 linemun:        623 addr:00a0 expected_valid:0
             6305000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
             6305000 RTL LRU_BIT[20]=10 UPDATED FOR BLOCK0 REPLACE ADDR:00a0
             6315000 linemun:        624 addr:00a0 expected_valid:1
             6315000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             6325000 linemun:        625 addr:009b expected_valid:1
             6325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6335000 linemun:        626 addr:009b expected_valid:1
             6335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6345000 linemun:        627 addr:009b expected_valid:1
             6345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6355000 linemun:        628 addr:009b expected_valid:1
             6355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6365000 linemun:        629 addr:009b expected_valid:1
             6365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6375000 linemun:        630 addr:009b expected_valid:1
             6375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6385000 linemun:        631 addr:009b expected_valid:1
             6385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6395000 linemun:        632 addr:009b expected_valid:1
             6395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6405000 linemun:        633 addr:009b expected_valid:1
             6405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6415000 linemun:        634 addr:009c expected_valid:1
             6415000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             6425000 linemun:        635 addr:009b expected_valid:1
             6425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6435000 linemun:        636 addr:009b expected_valid:1
             6435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6445000 linemun:        637 addr:009b expected_valid:1
             6445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6455000 linemun:        638 addr:009b expected_valid:1
             6455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6465000 linemun:        639 addr:009b expected_valid:1
             6465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6475000 linemun:        640 addr:009b expected_valid:1
             6475000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6485000 linemun:        641 addr:009c expected_valid:1
             6485000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             6495000 linemun:        642 addr:009c expected_valid:1
             6495000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             6505000 linemun:        643 addr:009d expected_valid:1
             6505000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             6515000 linemun:        644 addr:009e expected_valid:1
             6515000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             6525000 linemun:        645 addr:009e expected_valid:1
             6525000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             6535000 linemun:        646 addr:009f expected_valid:1
             6535000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             6545000 linemun:        647 addr:009b expected_valid:1
             6545000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6555000 linemun:        648 addr:009b expected_valid:1
             6555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6565000 linemun:        649 addr:009b expected_valid:1
             6565000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6575000 linemun:        650 addr:009b expected_valid:1
             6575000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6585000 linemun:        651 addr:009b expected_valid:1
             6585000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6595000 linemun:        652 addr:009b expected_valid:1
             6595000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6605000 linemun:        653 addr:009b expected_valid:1
             6605000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6615000 linemun:        654 addr:009b expected_valid:1
             6615000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6625000 linemun:        655 addr:009c expected_valid:1
             6625000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             6635000 linemun:        656 addr:009d expected_valid:1
             6635000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             6645000 linemun:        657 addr:009b expected_valid:1
             6645000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6655000 linemun:        658 addr:009b expected_valid:1
             6655000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6665000 linemun:        659 addr:009b expected_valid:1
             6665000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6675000 linemun:        660 addr:009b expected_valid:1
             6675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6685000 linemun:        661 addr:009b expected_valid:1
             6685000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6695000 linemun:        662 addr:009b expected_valid:1
             6695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6705000 linemun:        663 addr:009c expected_valid:1
             6705000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             6715000 linemun:        664 addr:009d expected_valid:1
             6715000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             6725000 linemun:        665 addr:009e expected_valid:1
             6725000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             6735000 linemun:        666 addr:009b expected_valid:1
             6735000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6745000 linemun:        667 addr:009b expected_valid:1
             6745000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6755000 linemun:        668 addr:009b expected_valid:1
             6755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6765000 linemun:        669 addr:009b expected_valid:1
             6765000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6775000 linemun:        670 addr:009b expected_valid:1
             6775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6785000 linemun:        671 addr:009b expected_valid:1
             6785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6795000 linemun:        672 addr:009c expected_valid:1
             6795000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             6805000 linemun:        673 addr:009b expected_valid:1
             6805000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             6815000 linemun:        674 addr:009c expected_valid:1
             6815000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             6825000 linemun:        675 addr:009c expected_valid:1
             6825000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             6835000 linemun:        676 addr:009d expected_valid:1
             6835000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             6845000 linemun:        677 addr:009e expected_valid:1
             6845000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             6855000 linemun:        678 addr:009e expected_valid:1
             6855000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             6865000 linemun:        679 addr:009f expected_valid:1
             6865000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             6875000 linemun:        680 addr:009f expected_valid:1
             6875000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             6885000 linemun:        681 addr:00a0 expected_valid:1
             6885000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             6895000 linemun:        682 addr:00a1 expected_valid:0
             6895000 RTL LRU_BIT[21]=10 FOR MISS ADDR:00a1
             6905000 linemun:        683 addr:00a1 expected_valid:0
             6905000 RTL LRU_BIT[21]=10 FOR MISS ADDR:00a1
             6915000 linemun:        684 addr:00a1 expected_valid:0
             6915000 RTL LRU_BIT[21]=10 FOR MISS ADDR:00a1
             6925000 linemun:        685 addr:00a1 expected_valid:0
             6925000 RTL LRU_BIT[21]=10 FOR MISS ADDR:00a1
             6935000 linemun:        686 addr:00a1 expected_valid:0
             6935000 RTL LRU_BIT[21]=10 FOR MISS ADDR:00a1
             6945000 linemun:        687 addr:00a1 expected_valid:0
             6945000 RTL LRU_BIT[21]=10 FOR MISS ADDR:00a1
             6955000 linemun:        688 addr:00a1 expected_valid:0
             6955000 RTL LRU_BIT[21]=10 FOR MISS ADDR:00a1
             6965000 linemun:        689 addr:00a1 expected_valid:0
             6965000 RTL LRU_BIT[21]=10 FOR MISS ADDR:00a1
             6975000 linemun:        690 addr:00a1 expected_valid:0
             6975000 RTL LRU_BIT[21]=10 FOR MISS ADDR:00a1
             6975000 RTL LRU_BIT[21]=10 UPDATED FOR BLOCK0 REPLACE ADDR:00a1
             6985000 linemun:        691 addr:00a1 expected_valid:1
             6985000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
             6995000 linemun:        692 addr:00a2 expected_valid:0
             6995000 RTL LRU_BIT[22]=10 FOR MISS ADDR:00a2
             7005000 linemun:        693 addr:00a2 expected_valid:0
             7005000 RTL LRU_BIT[22]=10 FOR MISS ADDR:00a2
             7015000 linemun:        694 addr:00a2 expected_valid:0
             7015000 RTL LRU_BIT[22]=10 FOR MISS ADDR:00a2
             7025000 linemun:        695 addr:00a2 expected_valid:0
             7025000 RTL LRU_BIT[22]=10 FOR MISS ADDR:00a2
             7035000 linemun:        696 addr:00a2 expected_valid:0
             7035000 RTL LRU_BIT[22]=10 FOR MISS ADDR:00a2
             7045000 linemun:        697 addr:00a2 expected_valid:0
             7045000 RTL LRU_BIT[22]=10 FOR MISS ADDR:00a2
             7055000 linemun:        698 addr:00a2 expected_valid:0
             7055000 RTL LRU_BIT[22]=10 FOR MISS ADDR:00a2
             7065000 linemun:        699 addr:00a2 expected_valid:0
             7065000 RTL LRU_BIT[22]=10 FOR MISS ADDR:00a2
             7075000 linemun:        700 addr:00a2 expected_valid:0
             7075000 RTL LRU_BIT[22]=10 FOR MISS ADDR:00a2
             7075000 RTL LRU_BIT[22]=10 UPDATED FOR BLOCK0 REPLACE ADDR:00a2
             7085000 linemun:        701 addr:00a2 expected_valid:1
             7085000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
             7095000 linemun:        702 addr:00a3 expected_valid:0
             7095000 RTL LRU_BIT[23]=10 FOR MISS ADDR:00a3
             7105000 linemun:        703 addr:00a3 expected_valid:0
             7105000 RTL LRU_BIT[23]=10 FOR MISS ADDR:00a3
             7115000 linemun:        704 addr:00a3 expected_valid:0
             7115000 RTL LRU_BIT[23]=10 FOR MISS ADDR:00a3
             7125000 linemun:        705 addr:00a3 expected_valid:0
             7125000 RTL LRU_BIT[23]=10 FOR MISS ADDR:00a3
             7135000 linemun:        706 addr:00a3 expected_valid:0
             7135000 RTL LRU_BIT[23]=10 FOR MISS ADDR:00a3
             7145000 linemun:        707 addr:00a3 expected_valid:0
             7145000 RTL LRU_BIT[23]=10 FOR MISS ADDR:00a3
             7155000 linemun:        708 addr:00a3 expected_valid:0
             7155000 RTL LRU_BIT[23]=10 FOR MISS ADDR:00a3
             7165000 linemun:        709 addr:00a3 expected_valid:0
             7165000 RTL LRU_BIT[23]=10 FOR MISS ADDR:00a3
             7175000 linemun:        710 addr:00a3 expected_valid:0
             7175000 RTL LRU_BIT[23]=10 FOR MISS ADDR:00a3
             7175000 RTL LRU_BIT[23]=10 UPDATED FOR BLOCK0 REPLACE ADDR:00a3
             7185000 linemun:        711 addr:00a3 expected_valid:1
             7185000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
             7195000 linemun:        712 addr:00a4 expected_valid:0
             7195000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
             7205000 linemun:        713 addr:00a4 expected_valid:0
             7205000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
             7215000 linemun:        714 addr:00a4 expected_valid:0
             7215000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
             7225000 linemun:        715 addr:00a4 expected_valid:0
             7225000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
             7235000 linemun:        716 addr:00a4 expected_valid:0
             7235000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
             7245000 linemun:        717 addr:00a4 expected_valid:0
             7245000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
             7255000 linemun:        718 addr:00a4 expected_valid:0
             7255000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
             7265000 linemun:        719 addr:00a4 expected_valid:0
             7265000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
             7275000 linemun:        720 addr:00a4 expected_valid:0
             7275000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
             7275000 RTL LRU_BIT[24]=10 UPDATED FOR BLOCK0 REPLACE ADDR:00a4
             7285000 linemun:        721 addr:00a4 expected_valid:1
             7285000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:00a4
             7295000 linemun:        722 addr:009b expected_valid:1
             7295000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7305000 linemun:        723 addr:009b expected_valid:1
             7305000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7315000 linemun:        724 addr:009b expected_valid:1
             7315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7325000 linemun:        725 addr:009c expected_valid:1
             7325000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7335000 linemun:        726 addr:009d expected_valid:1
             7335000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             7345000 linemun:        727 addr:009b expected_valid:1
             7345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7355000 linemun:        728 addr:009b expected_valid:1
             7355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7365000 linemun:        729 addr:009b expected_valid:1
             7365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7375000 linemun:        730 addr:009b expected_valid:1
             7375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7385000 linemun:        731 addr:009b expected_valid:1
             7385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7395000 linemun:        732 addr:009b expected_valid:1
             7395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7405000 linemun:        733 addr:009b expected_valid:1
             7405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7415000 linemun:        734 addr:009b expected_valid:1
             7415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7425000 linemun:        735 addr:009b expected_valid:1
             7425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7435000 linemun:        736 addr:009b expected_valid:1
             7435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7445000 linemun:        737 addr:009b expected_valid:1
             7445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7455000 linemun:        738 addr:009b expected_valid:1
             7455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7465000 linemun:        739 addr:009c expected_valid:1
             7465000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7475000 linemun:        740 addr:009b expected_valid:1
             7475000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7485000 linemun:        741 addr:009b expected_valid:1
             7485000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7495000 linemun:        742 addr:009c expected_valid:1
             7495000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7505000 linemun:        743 addr:009c expected_valid:1
             7505000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7515000 linemun:        744 addr:009b expected_valid:1
             7515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7525000 linemun:        745 addr:009c expected_valid:1
             7525000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7535000 linemun:        746 addr:009c expected_valid:1
             7535000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7545000 linemun:        747 addr:009c expected_valid:1
             7545000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7555000 linemun:        748 addr:009b expected_valid:1
             7555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7565000 linemun:        749 addr:009b expected_valid:1
             7565000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7575000 linemun:        750 addr:009b expected_valid:1
             7575000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7585000 linemun:        751 addr:009b expected_valid:1
             7585000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7595000 linemun:        752 addr:009b expected_valid:1
             7595000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7605000 linemun:        753 addr:009c expected_valid:1
             7605000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7615000 linemun:        754 addr:009b expected_valid:1
             7615000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7625000 linemun:        755 addr:009b expected_valid:1
             7625000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7635000 linemun:        756 addr:009b expected_valid:1
             7635000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7645000 linemun:        757 addr:009c expected_valid:1
             7645000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7655000 linemun:        758 addr:009d expected_valid:1
             7655000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             7665000 linemun:        759 addr:009e expected_valid:1
             7665000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             7675000 linemun:        760 addr:009e expected_valid:1
             7675000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             7685000 linemun:        761 addr:009e expected_valid:1
             7685000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             7695000 linemun:        762 addr:009b expected_valid:1
             7695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7705000 linemun:        763 addr:009b expected_valid:1
             7705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7715000 linemun:        764 addr:009c expected_valid:1
             7715000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7725000 linemun:        765 addr:009c expected_valid:1
             7725000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7735000 linemun:        766 addr:009b expected_valid:1
             7735000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7745000 linemun:        767 addr:009b expected_valid:1
             7745000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7755000 linemun:        768 addr:009b expected_valid:1
             7755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7765000 linemun:        769 addr:009c expected_valid:1
             7765000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7775000 linemun:        770 addr:009c expected_valid:1
             7775000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7785000 linemun:        771 addr:009b expected_valid:1
             7785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7795000 linemun:        772 addr:009b expected_valid:1
             7795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7805000 linemun:        773 addr:009b expected_valid:1
             7805000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7815000 linemun:        774 addr:009b expected_valid:1
             7815000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7825000 linemun:        775 addr:009c expected_valid:1
             7825000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7835000 linemun:        776 addr:009c expected_valid:1
             7835000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7845000 linemun:        777 addr:009c expected_valid:1
             7845000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7855000 linemun:        778 addr:009c expected_valid:1
             7855000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7865000 linemun:        779 addr:009d expected_valid:1
             7865000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             7875000 linemun:        780 addr:009b expected_valid:1
             7875000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7885000 linemun:        781 addr:009b expected_valid:1
             7885000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7895000 linemun:        782 addr:009c expected_valid:1
             7895000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7905000 linemun:        783 addr:009c expected_valid:1
             7905000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7915000 linemun:        784 addr:009b expected_valid:1
             7915000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7925000 linemun:        785 addr:009b expected_valid:1
             7925000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7935000 linemun:        786 addr:009b expected_valid:1
             7935000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7945000 linemun:        787 addr:009b expected_valid:1
             7945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7955000 linemun:        788 addr:009b expected_valid:1
             7955000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7965000 linemun:        789 addr:009b expected_valid:1
             7965000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7975000 linemun:        790 addr:009b expected_valid:1
             7975000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             7985000 linemun:        791 addr:009c expected_valid:1
             7985000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             7995000 linemun:        792 addr:009b expected_valid:1
             7995000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8005000 linemun:        793 addr:009b expected_valid:1
             8005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8015000 linemun:        794 addr:009b expected_valid:1
             8015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8025000 linemun:        795 addr:009b expected_valid:1
             8025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8035000 linemun:        796 addr:009b expected_valid:1
             8035000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8045000 linemun:        797 addr:009c expected_valid:1
             8045000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8055000 linemun:        798 addr:009b expected_valid:1
             8055000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8065000 linemun:        799 addr:009c expected_valid:1
             8065000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8075000 linemun:        800 addr:009c expected_valid:1
             8075000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8085000 linemun:        801 addr:009c expected_valid:1
             8085000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8095000 linemun:        802 addr:009d expected_valid:1
             8095000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8105000 linemun:        803 addr:009d expected_valid:1
             8105000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8115000 linemun:        804 addr:009d expected_valid:1
             8115000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8125000 linemun:        805 addr:009e expected_valid:1
             8125000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             8135000 linemun:        806 addr:009e expected_valid:1
             8135000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             8145000 linemun:        807 addr:009e expected_valid:1
             8145000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             8155000 linemun:        808 addr:009e expected_valid:1
             8155000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             8165000 linemun:        809 addr:009f expected_valid:1
             8165000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             8175000 linemun:        810 addr:00a0 expected_valid:1
             8175000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             8185000 linemun:        811 addr:00a1 expected_valid:1
             8185000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
             8195000 linemun:        812 addr:00a2 expected_valid:1
             8195000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
             8205000 linemun:        813 addr:009b expected_valid:1
             8205000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8215000 linemun:        814 addr:009c expected_valid:1
             8215000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8225000 linemun:        815 addr:009c expected_valid:1
             8225000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8235000 linemun:        816 addr:009b expected_valid:1
             8235000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8245000 linemun:        817 addr:009c expected_valid:1
             8245000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8255000 linemun:        818 addr:009c expected_valid:1
             8255000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8265000 linemun:        819 addr:009b expected_valid:1
             8265000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8275000 linemun:        820 addr:009c expected_valid:1
             8275000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8285000 linemun:        821 addr:009d expected_valid:1
             8285000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8295000 linemun:        822 addr:009d expected_valid:1
             8295000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8305000 linemun:        823 addr:009d expected_valid:1
             8305000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8315000 linemun:        824 addr:009b expected_valid:1
             8315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8325000 linemun:        825 addr:009b expected_valid:1
             8325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8335000 linemun:        826 addr:009b expected_valid:1
             8335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8345000 linemun:        827 addr:009b expected_valid:1
             8345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8355000 linemun:        828 addr:009b expected_valid:1
             8355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8365000 linemun:        829 addr:009b expected_valid:1
             8365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8375000 linemun:        830 addr:009c expected_valid:1
             8375000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8385000 linemun:        831 addr:009c expected_valid:1
             8385000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8395000 linemun:        832 addr:009c expected_valid:1
             8395000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8405000 linemun:        833 addr:009b expected_valid:1
             8405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8415000 linemun:        834 addr:009b expected_valid:1
             8415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8425000 linemun:        835 addr:009c expected_valid:1
             8425000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8435000 linemun:        836 addr:009c expected_valid:1
             8435000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8445000 linemun:        837 addr:009b expected_valid:1
             8445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8455000 linemun:        838 addr:009b expected_valid:1
             8455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8465000 linemun:        839 addr:009b expected_valid:1
             8465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8475000 linemun:        840 addr:009b expected_valid:1
             8475000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8485000 linemun:        841 addr:009b expected_valid:1
             8485000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8495000 linemun:        842 addr:009b expected_valid:1
             8495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8505000 linemun:        843 addr:009b expected_valid:1
             8505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8515000 linemun:        844 addr:009c expected_valid:1
             8515000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8525000 linemun:        845 addr:009d expected_valid:1
             8525000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8535000 linemun:        846 addr:009e expected_valid:1
             8535000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             8545000 linemun:        847 addr:009b expected_valid:1
             8545000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8555000 linemun:        848 addr:009b expected_valid:1
             8555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8565000 linemun:        849 addr:009c expected_valid:1
             8565000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8575000 linemun:        850 addr:009d expected_valid:1
             8575000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8585000 linemun:        851 addr:009d expected_valid:1
             8585000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8595000 linemun:        852 addr:009d expected_valid:1
             8595000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8605000 linemun:        853 addr:009e expected_valid:1
             8605000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             8615000 linemun:        854 addr:009f expected_valid:1
             8615000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             8625000 linemun:        855 addr:009f expected_valid:1
             8625000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             8635000 linemun:        856 addr:00a0 expected_valid:1
             8635000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             8645000 linemun:        857 addr:00a0 expected_valid:1
             8645000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             8655000 linemun:        858 addr:00a0 expected_valid:1
             8655000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             8665000 linemun:        859 addr:00a0 expected_valid:1
             8665000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             8675000 linemun:        860 addr:009b expected_valid:1
             8675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8685000 linemun:        861 addr:009b expected_valid:1
             8685000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8695000 linemun:        862 addr:009b expected_valid:1
             8695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8705000 linemun:        863 addr:009c expected_valid:1
             8705000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8715000 linemun:        864 addr:009b expected_valid:1
             8715000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8725000 linemun:        865 addr:009b expected_valid:1
             8725000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8735000 linemun:        866 addr:009b expected_valid:1
             8735000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8745000 linemun:        867 addr:009b expected_valid:1
             8745000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8755000 linemun:        868 addr:009c expected_valid:1
             8755000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8765000 linemun:        869 addr:009c expected_valid:1
             8765000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8775000 linemun:        870 addr:009b expected_valid:1
             8775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8785000 linemun:        871 addr:009c expected_valid:1
             8785000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8795000 linemun:        872 addr:009c expected_valid:1
             8795000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8805000 linemun:        873 addr:009c expected_valid:1
             8805000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8815000 linemun:        874 addr:009c expected_valid:1
             8815000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8825000 linemun:        875 addr:009d expected_valid:1
             8825000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8835000 linemun:        876 addr:009b expected_valid:1
             8835000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8845000 linemun:        877 addr:009b expected_valid:1
             8845000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8855000 linemun:        878 addr:009c expected_valid:1
             8855000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8865000 linemun:        879 addr:009b expected_valid:1
             8865000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8875000 linemun:        880 addr:009c expected_valid:1
             8875000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8885000 linemun:        881 addr:009b expected_valid:1
             8885000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8895000 linemun:        882 addr:009b expected_valid:1
             8895000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8905000 linemun:        883 addr:009c expected_valid:1
             8905000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8915000 linemun:        884 addr:009d expected_valid:1
             8915000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8925000 linemun:        885 addr:009b expected_valid:1
             8925000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             8935000 linemun:        886 addr:009c expected_valid:1
             8935000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             8945000 linemun:        887 addr:009d expected_valid:1
             8945000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8955000 linemun:        888 addr:009d expected_valid:1
             8955000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8965000 linemun:        889 addr:009d expected_valid:1
             8965000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8975000 linemun:        890 addr:009d expected_valid:1
             8975000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8985000 linemun:        891 addr:009d expected_valid:1
             8985000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             8995000 linemun:        892 addr:009e expected_valid:1
             8995000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             9005000 linemun:        893 addr:009b expected_valid:1
             9005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9015000 linemun:        894 addr:009b expected_valid:1
             9015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9025000 linemun:        895 addr:009c expected_valid:1
             9025000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9035000 linemun:        896 addr:009c expected_valid:1
             9035000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9045000 linemun:        897 addr:009d expected_valid:1
             9045000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9055000 linemun:        898 addr:009e expected_valid:1
             9055000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             9065000 linemun:        899 addr:009e expected_valid:1
             9065000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             9075000 linemun:        900 addr:009f expected_valid:1
             9075000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             9085000 linemun:        901 addr:009f expected_valid:1
             9085000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             9095000 linemun:        902 addr:00a0 expected_valid:1
             9095000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             9105000 linemun:        903 addr:009b expected_valid:1
             9105000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9115000 linemun:        904 addr:009c expected_valid:1
             9115000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9125000 linemun:        905 addr:009d expected_valid:1
             9125000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9135000 linemun:        906 addr:009b expected_valid:1
             9135000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9145000 linemun:        907 addr:009c expected_valid:1
             9145000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9155000 linemun:        908 addr:009d expected_valid:1
             9155000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9165000 linemun:        909 addr:009b expected_valid:1
             9165000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9175000 linemun:        910 addr:009b expected_valid:1
             9175000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9185000 linemun:        911 addr:009b expected_valid:1
             9185000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9195000 linemun:        912 addr:009b expected_valid:1
             9195000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9205000 linemun:        913 addr:009c expected_valid:1
             9205000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9215000 linemun:        914 addr:009d expected_valid:1
             9215000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9225000 linemun:        915 addr:009b expected_valid:1
             9225000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9235000 linemun:        916 addr:009b expected_valid:1
             9235000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9245000 linemun:        917 addr:009b expected_valid:1
             9245000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9255000 linemun:        918 addr:009b expected_valid:1
             9255000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9265000 linemun:        919 addr:009b expected_valid:1
             9265000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9275000 linemun:        920 addr:009b expected_valid:1
             9275000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9285000 linemun:        921 addr:009b expected_valid:1
             9285000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9295000 linemun:        922 addr:009b expected_valid:1
             9295000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9305000 linemun:        923 addr:009b expected_valid:1
             9305000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9315000 linemun:        924 addr:009b expected_valid:1
             9315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9325000 linemun:        925 addr:009c expected_valid:1
             9325000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9335000 linemun:        926 addr:009c expected_valid:1
             9335000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9345000 linemun:        927 addr:009d expected_valid:1
             9345000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9355000 linemun:        928 addr:009e expected_valid:1
             9355000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             9365000 linemun:        929 addr:009f expected_valid:1
             9365000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             9375000 linemun:        930 addr:009b expected_valid:1
             9375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9385000 linemun:        931 addr:009c expected_valid:1
             9385000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9395000 linemun:        932 addr:009d expected_valid:1
             9395000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9405000 linemun:        933 addr:009e expected_valid:1
             9405000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             9415000 linemun:        934 addr:009b expected_valid:1
             9415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9425000 linemun:        935 addr:009b expected_valid:1
             9425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9435000 linemun:        936 addr:009b expected_valid:1
             9435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9445000 linemun:        937 addr:009b expected_valid:1
             9445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9455000 linemun:        938 addr:009b expected_valid:1
             9455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9465000 linemun:        939 addr:009c expected_valid:1
             9465000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9475000 linemun:        940 addr:009c expected_valid:1
             9475000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9485000 linemun:        941 addr:009c expected_valid:1
             9485000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9495000 linemun:        942 addr:009c expected_valid:1
             9495000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9505000 linemun:        943 addr:009b expected_valid:1
             9505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9515000 linemun:        944 addr:009b expected_valid:1
             9515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9525000 linemun:        945 addr:009b expected_valid:1
             9525000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9535000 linemun:        946 addr:009b expected_valid:1
             9535000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9545000 linemun:        947 addr:009c expected_valid:1
             9545000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9555000 linemun:        948 addr:009c expected_valid:1
             9555000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9565000 linemun:        949 addr:009c expected_valid:1
             9565000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9575000 linemun:        950 addr:009d expected_valid:1
             9575000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9585000 linemun:        951 addr:009e expected_valid:1
             9585000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             9595000 linemun:        952 addr:009e expected_valid:1
             9595000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             9605000 linemun:        953 addr:009f expected_valid:1
             9605000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             9615000 linemun:        954 addr:009f expected_valid:1
             9615000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             9625000 linemun:        955 addr:00a0 expected_valid:1
             9625000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             9635000 linemun:        956 addr:00a0 expected_valid:1
             9635000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             9645000 linemun:        957 addr:00a0 expected_valid:1
             9645000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             9655000 linemun:        958 addr:00a0 expected_valid:1
             9655000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             9665000 linemun:        959 addr:00a0 expected_valid:1
             9665000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             9675000 linemun:        960 addr:009b expected_valid:1
             9675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9685000 linemun:        961 addr:009b expected_valid:1
             9685000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9695000 linemun:        962 addr:009c expected_valid:1
             9695000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9705000 linemun:        963 addr:009c expected_valid:1
             9705000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9715000 linemun:        964 addr:009d expected_valid:1
             9715000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9725000 linemun:        965 addr:009e expected_valid:1
             9725000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             9735000 linemun:        966 addr:009f expected_valid:1
             9735000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
             9745000 linemun:        967 addr:00a0 expected_valid:1
             9745000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
             9755000 linemun:        968 addr:009b expected_valid:1
             9755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9765000 linemun:        969 addr:009b expected_valid:1
             9765000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9775000 linemun:        970 addr:009b expected_valid:1
             9775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9785000 linemun:        971 addr:009b expected_valid:1
             9785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9795000 linemun:        972 addr:009b expected_valid:1
             9795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9805000 linemun:        973 addr:009c expected_valid:1
             9805000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9815000 linemun:        974 addr:009b expected_valid:1
             9815000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9825000 linemun:        975 addr:009c expected_valid:1
             9825000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9835000 linemun:        976 addr:009c expected_valid:1
             9835000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9845000 linemun:        977 addr:009b expected_valid:1
             9845000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9855000 linemun:        978 addr:009c expected_valid:1
             9855000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9865000 linemun:        979 addr:009b expected_valid:1
             9865000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9875000 linemun:        980 addr:009b expected_valid:1
             9875000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9885000 linemun:        981 addr:009b expected_valid:1
             9885000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9895000 linemun:        982 addr:009c expected_valid:1
             9895000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9905000 linemun:        983 addr:009c expected_valid:1
             9905000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9915000 linemun:        984 addr:009c expected_valid:1
             9915000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9925000 linemun:        985 addr:009d expected_valid:1
             9925000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9935000 linemun:        986 addr:009e expected_valid:1
             9935000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
             9945000 linemun:        987 addr:009b expected_valid:1
             9945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9955000 linemun:        988 addr:009c expected_valid:1
             9955000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
             9965000 linemun:        989 addr:009d expected_valid:1
             9965000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9975000 linemun:        990 addr:009d expected_valid:1
             9975000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
             9985000 linemun:        991 addr:009b expected_valid:1
             9985000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
             9995000 linemun:        992 addr:009c expected_valid:1
             9995000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10005000 linemun:        993 addr:009b expected_valid:1
            10005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10015000 linemun:        994 addr:009c expected_valid:1
            10015000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10025000 linemun:        995 addr:009b expected_valid:1
            10025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10035000 linemun:        996 addr:009c expected_valid:1
            10035000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10045000 linemun:        997 addr:009c expected_valid:1
            10045000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10055000 linemun:        998 addr:009c expected_valid:1
            10055000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10065000 linemun:        999 addr:009c expected_valid:1
            10065000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10075000 linemun:       1000 addr:009c expected_valid:1
            10075000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10085000 linemun:       1001 addr:009d expected_valid:1
            10085000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10095000 linemun:       1002 addr:009b expected_valid:1
            10095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10105000 linemun:       1003 addr:009c expected_valid:1
            10105000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10115000 linemun:       1004 addr:009d expected_valid:1
            10115000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10125000 linemun:       1005 addr:009e expected_valid:1
            10125000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            10135000 linemun:       1006 addr:009e expected_valid:1
            10135000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            10145000 linemun:       1007 addr:009e expected_valid:1
            10145000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            10155000 linemun:       1008 addr:009b expected_valid:1
            10155000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10165000 linemun:       1009 addr:009b expected_valid:1
            10165000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10175000 linemun:       1010 addr:009b expected_valid:1
            10175000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10185000 linemun:       1011 addr:009b expected_valid:1
            10185000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10195000 linemun:       1012 addr:009b expected_valid:1
            10195000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10205000 linemun:       1013 addr:009c expected_valid:1
            10205000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10215000 linemun:       1014 addr:009d expected_valid:1
            10215000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10225000 linemun:       1015 addr:009b expected_valid:1
            10225000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10235000 linemun:       1016 addr:009b expected_valid:1
            10235000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10245000 linemun:       1017 addr:009c expected_valid:1
            10245000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10255000 linemun:       1018 addr:009d expected_valid:1
            10255000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10265000 linemun:       1019 addr:009d expected_valid:1
            10265000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10275000 linemun:       1020 addr:009e expected_valid:1
            10275000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            10285000 linemun:       1021 addr:009f expected_valid:1
            10285000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            10295000 linemun:       1022 addr:009b expected_valid:1
            10295000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10305000 linemun:       1023 addr:009b expected_valid:1
            10305000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10315000 linemun:       1024 addr:009b expected_valid:1
            10315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10325000 linemun:       1025 addr:009b expected_valid:1
            10325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10335000 linemun:       1026 addr:009c expected_valid:1
            10335000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10345000 linemun:       1027 addr:009d expected_valid:1
            10345000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10355000 linemun:       1028 addr:009e expected_valid:1
            10355000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            10365000 linemun:       1029 addr:009f expected_valid:1
            10365000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            10375000 linemun:       1030 addr:009f expected_valid:1
            10375000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            10385000 linemun:       1031 addr:00a0 expected_valid:1
            10385000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            10395000 linemun:       1032 addr:009b expected_valid:1
            10395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10405000 linemun:       1033 addr:009b expected_valid:1
            10405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10415000 linemun:       1034 addr:009b expected_valid:1
            10415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10425000 linemun:       1035 addr:009b expected_valid:1
            10425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10435000 linemun:       1036 addr:009c expected_valid:1
            10435000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10445000 linemun:       1037 addr:009d expected_valid:1
            10445000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10455000 linemun:       1038 addr:009b expected_valid:1
            10455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10465000 linemun:       1039 addr:009c expected_valid:1
            10465000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10475000 linemun:       1040 addr:009c expected_valid:1
            10475000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10485000 linemun:       1041 addr:009c expected_valid:1
            10485000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10495000 linemun:       1042 addr:009d expected_valid:1
            10495000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10505000 linemun:       1043 addr:009e expected_valid:1
            10505000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            10515000 linemun:       1044 addr:009f expected_valid:1
            10515000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            10525000 linemun:       1045 addr:009f expected_valid:1
            10525000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            10535000 linemun:       1046 addr:009b expected_valid:1
            10535000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10545000 linemun:       1047 addr:009b expected_valid:1
            10545000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10555000 linemun:       1048 addr:009b expected_valid:1
            10555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10565000 linemun:       1049 addr:009b expected_valid:1
            10565000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10575000 linemun:       1050 addr:009c expected_valid:1
            10575000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10585000 linemun:       1051 addr:009d expected_valid:1
            10585000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10595000 linemun:       1052 addr:009e expected_valid:1
            10595000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            10605000 linemun:       1053 addr:009f expected_valid:1
            10605000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            10615000 linemun:       1054 addr:00a0 expected_valid:1
            10615000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            10625000 linemun:       1055 addr:00a1 expected_valid:1
            10625000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            10635000 linemun:       1056 addr:00a2 expected_valid:1
            10635000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            10645000 linemun:       1057 addr:00a3 expected_valid:1
            10645000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            10655000 linemun:       1058 addr:00a3 expected_valid:1
            10655000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            10665000 linemun:       1059 addr:00a4 expected_valid:1
            10665000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:00a4
            10675000 linemun:       1060 addr:00a5 expected_valid:0
            10675000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            10685000 linemun:       1061 addr:00a5 expected_valid:0
            10685000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            10695000 linemun:       1062 addr:00a5 expected_valid:0
            10695000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            10705000 linemun:       1063 addr:00a5 expected_valid:0
            10705000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            10715000 linemun:       1064 addr:00a5 expected_valid:0
            10715000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            10725000 linemun:       1065 addr:00a5 expected_valid:0
            10725000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            10735000 linemun:       1066 addr:00a5 expected_valid:0
            10735000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            10745000 linemun:       1067 addr:00a5 expected_valid:0
            10745000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            10755000 linemun:       1068 addr:00a5 expected_valid:0
            10755000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            10755000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:00a5
            10765000 linemun:       1069 addr:00a5 expected_valid:1
            10765000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:00a5
            10775000 linemun:       1070 addr:009b expected_valid:1
            10775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10785000 linemun:       1071 addr:009c expected_valid:1
            10785000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10795000 linemun:       1072 addr:009c expected_valid:1
            10795000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10805000 linemun:       1073 addr:009d expected_valid:1
            10805000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            10815000 linemun:       1074 addr:009e expected_valid:1
            10815000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            10825000 linemun:       1075 addr:009e expected_valid:1
            10825000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            10835000 linemun:       1076 addr:009f expected_valid:1
            10835000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            10845000 linemun:       1077 addr:00a0 expected_valid:1
            10845000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            10855000 linemun:       1078 addr:00a0 expected_valid:1
            10855000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            10865000 linemun:       1079 addr:00a0 expected_valid:1
            10865000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            10875000 linemun:       1080 addr:00a1 expected_valid:1
            10875000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            10885000 linemun:       1081 addr:00a2 expected_valid:1
            10885000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            10895000 linemun:       1082 addr:00a3 expected_valid:1
            10895000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            10905000 linemun:       1083 addr:00a3 expected_valid:1
            10905000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            10915000 linemun:       1084 addr:00a3 expected_valid:1
            10915000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            10925000 linemun:       1085 addr:009b expected_valid:1
            10925000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10935000 linemun:       1086 addr:009b expected_valid:1
            10935000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10945000 linemun:       1087 addr:009c expected_valid:1
            10945000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10955000 linemun:       1088 addr:009b expected_valid:1
            10955000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10965000 linemun:       1089 addr:009c expected_valid:1
            10965000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10975000 linemun:       1090 addr:009b expected_valid:1
            10975000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            10985000 linemun:       1091 addr:009c expected_valid:1
            10985000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            10995000 linemun:       1092 addr:009b expected_valid:1
            10995000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11005000 linemun:       1093 addr:009b expected_valid:1
            11005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11015000 linemun:       1094 addr:009b expected_valid:1
            11015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11025000 linemun:       1095 addr:009b expected_valid:1
            11025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11035000 linemun:       1096 addr:009c expected_valid:1
            11035000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11045000 linemun:       1097 addr:009b expected_valid:1
            11045000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11055000 linemun:       1098 addr:009c expected_valid:1
            11055000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11065000 linemun:       1099 addr:009b expected_valid:1
            11065000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11075000 linemun:       1100 addr:009c expected_valid:1
            11075000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11085000 linemun:       1101 addr:009c expected_valid:1
            11085000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11095000 linemun:       1102 addr:009c expected_valid:1
            11095000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11105000 linemun:       1103 addr:009d expected_valid:1
            11105000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11115000 linemun:       1104 addr:009e expected_valid:1
            11115000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            11125000 linemun:       1105 addr:009f expected_valid:1
            11125000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            11135000 linemun:       1106 addr:00a0 expected_valid:1
            11135000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            11145000 linemun:       1107 addr:00a1 expected_valid:1
            11145000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            11155000 linemun:       1108 addr:009b expected_valid:1
            11155000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11165000 linemun:       1109 addr:009c expected_valid:1
            11165000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11175000 linemun:       1110 addr:009d expected_valid:1
            11175000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11185000 linemun:       1111 addr:009e expected_valid:1
            11185000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            11195000 linemun:       1112 addr:009f expected_valid:1
            11195000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            11205000 linemun:       1113 addr:009b expected_valid:1
            11205000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11215000 linemun:       1114 addr:009b expected_valid:1
            11215000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11225000 linemun:       1115 addr:009b expected_valid:1
            11225000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11235000 linemun:       1116 addr:009b expected_valid:1
            11235000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11245000 linemun:       1117 addr:009c expected_valid:1
            11245000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11255000 linemun:       1118 addr:009b expected_valid:1
            11255000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11265000 linemun:       1119 addr:009c expected_valid:1
            11265000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11275000 linemun:       1120 addr:009d expected_valid:1
            11275000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11285000 linemun:       1121 addr:009d expected_valid:1
            11285000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11295000 linemun:       1122 addr:009e expected_valid:1
            11295000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            11305000 linemun:       1123 addr:009f expected_valid:1
            11305000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            11315000 linemun:       1124 addr:00a0 expected_valid:1
            11315000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            11325000 linemun:       1125 addr:00a0 expected_valid:1
            11325000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            11335000 linemun:       1126 addr:009b expected_valid:1
            11335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11345000 linemun:       1127 addr:009c expected_valid:1
            11345000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11355000 linemun:       1128 addr:009c expected_valid:1
            11355000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11365000 linemun:       1129 addr:009d expected_valid:1
            11365000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11375000 linemun:       1130 addr:009e expected_valid:1
            11375000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            11385000 linemun:       1131 addr:009e expected_valid:1
            11385000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            11395000 linemun:       1132 addr:009f expected_valid:1
            11395000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            11405000 linemun:       1133 addr:009b expected_valid:1
            11405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11415000 linemun:       1134 addr:009b expected_valid:1
            11415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11425000 linemun:       1135 addr:009c expected_valid:1
            11425000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11435000 linemun:       1136 addr:009b expected_valid:1
            11435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11445000 linemun:       1137 addr:009c expected_valid:1
            11445000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11455000 linemun:       1138 addr:009c expected_valid:1
            11455000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11465000 linemun:       1139 addr:009d expected_valid:1
            11465000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11475000 linemun:       1140 addr:009d expected_valid:1
            11475000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11485000 linemun:       1141 addr:009e expected_valid:1
            11485000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            11495000 linemun:       1142 addr:009f expected_valid:1
            11495000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            11505000 linemun:       1143 addr:00a0 expected_valid:1
            11505000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            11515000 linemun:       1144 addr:00a1 expected_valid:1
            11515000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            11525000 linemun:       1145 addr:00a1 expected_valid:1
            11525000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            11535000 linemun:       1146 addr:00a2 expected_valid:1
            11535000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            11545000 linemun:       1147 addr:00a2 expected_valid:1
            11545000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            11555000 linemun:       1148 addr:00a3 expected_valid:1
            11555000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            11565000 linemun:       1149 addr:00a4 expected_valid:1
            11565000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:00a4
            11575000 linemun:       1150 addr:009b expected_valid:1
            11575000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11585000 linemun:       1151 addr:009c expected_valid:1
            11585000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11595000 linemun:       1152 addr:009d expected_valid:1
            11595000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11605000 linemun:       1153 addr:009e expected_valid:1
            11605000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            11615000 linemun:       1154 addr:009b expected_valid:1
            11615000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11625000 linemun:       1155 addr:009c expected_valid:1
            11625000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11635000 linemun:       1156 addr:010f expected_valid:0
            11635000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            11645000 linemun:       1157 addr:010f expected_valid:0
            11645000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            11655000 linemun:       1158 addr:010f expected_valid:0
            11655000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            11665000 linemun:       1159 addr:010f expected_valid:0
            11665000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            11675000 linemun:       1160 addr:010f expected_valid:0
            11675000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            11685000 linemun:       1161 addr:010f expected_valid:0
            11685000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            11695000 linemun:       1162 addr:010f expected_valid:0
            11695000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            11705000 linemun:       1163 addr:010f expected_valid:0
            11705000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            11715000 linemun:       1164 addr:010f expected_valid:0
            11715000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            11715000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:010f
            11725000 linemun:       1165 addr:010f expected_valid:1
            11725000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            11735000 linemun:       1166 addr:009b expected_valid:1
            11735000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11745000 linemun:       1167 addr:009c expected_valid:1
            11745000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11755000 linemun:       1168 addr:009c expected_valid:1
            11755000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11765000 linemun:       1169 addr:009c expected_valid:1
            11765000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11775000 linemun:       1170 addr:009b expected_valid:1
            11775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11785000 linemun:       1171 addr:009b expected_valid:1
            11785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11795000 linemun:       1172 addr:009c expected_valid:1
            11795000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11805000 linemun:       1173 addr:009d expected_valid:1
            11805000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11815000 linemun:       1174 addr:010f expected_valid:1
            11815000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            11825000 linemun:       1175 addr:0110 expected_valid:0
            11825000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            11835000 linemun:       1176 addr:0110 expected_valid:0
            11835000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            11845000 linemun:       1177 addr:0110 expected_valid:0
            11845000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            11855000 linemun:       1178 addr:0110 expected_valid:0
            11855000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            11865000 linemun:       1179 addr:0110 expected_valid:0
            11865000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            11875000 linemun:       1180 addr:0110 expected_valid:0
            11875000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            11885000 linemun:       1181 addr:0110 expected_valid:0
            11885000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            11895000 linemun:       1182 addr:0110 expected_valid:0
            11895000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            11905000 linemun:       1183 addr:0110 expected_valid:0
            11905000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            11905000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0110
            11915000 linemun:       1184 addr:0110 expected_valid:1
            11915000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            11925000 linemun:       1185 addr:009b expected_valid:1
            11925000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11935000 linemun:       1186 addr:009c expected_valid:1
            11935000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11945000 linemun:       1187 addr:009c expected_valid:1
            11945000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            11955000 linemun:       1188 addr:009d expected_valid:1
            11955000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            11965000 linemun:       1189 addr:009e expected_valid:1
            11965000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            11975000 linemun:       1190 addr:010f expected_valid:1
            11975000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            11985000 linemun:       1191 addr:009b expected_valid:1
            11985000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            11995000 linemun:       1192 addr:009c expected_valid:1
            11995000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12005000 linemun:       1193 addr:009c expected_valid:1
            12005000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12015000 linemun:       1194 addr:009d expected_valid:1
            12015000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            12025000 linemun:       1195 addr:009e expected_valid:1
            12025000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            12035000 linemun:       1196 addr:009f expected_valid:1
            12035000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            12045000 linemun:       1197 addr:00a0 expected_valid:1
            12045000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            12055000 linemun:       1198 addr:009b expected_valid:1
            12055000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12065000 linemun:       1199 addr:010f expected_valid:1
            12065000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            12075000 linemun:       1200 addr:009b expected_valid:1
            12075000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12085000 linemun:       1201 addr:009c expected_valid:1
            12085000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12095000 linemun:       1202 addr:009b expected_valid:1
            12095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12105000 linemun:       1203 addr:009b expected_valid:1
            12105000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12115000 linemun:       1204 addr:009c expected_valid:1
            12115000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12125000 linemun:       1205 addr:010f expected_valid:1
            12125000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            12135000 linemun:       1206 addr:0110 expected_valid:1
            12135000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            12145000 linemun:       1207 addr:0110 expected_valid:1
            12145000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            12155000 linemun:       1208 addr:009b expected_valid:1
            12155000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12165000 linemun:       1209 addr:009c expected_valid:1
            12165000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12175000 linemun:       1210 addr:009c expected_valid:1
            12175000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12185000 linemun:       1211 addr:010f expected_valid:1
            12185000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            12195000 linemun:       1212 addr:0110 expected_valid:1
            12195000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            12205000 linemun:       1213 addr:0111 expected_valid:0
            12205000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            12215000 linemun:       1214 addr:0111 expected_valid:0
            12215000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            12225000 linemun:       1215 addr:0111 expected_valid:0
            12225000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            12235000 linemun:       1216 addr:0111 expected_valid:0
            12235000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            12245000 linemun:       1217 addr:0111 expected_valid:0
            12245000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            12255000 linemun:       1218 addr:0111 expected_valid:0
            12255000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            12265000 linemun:       1219 addr:0111 expected_valid:0
            12265000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            12275000 linemun:       1220 addr:0111 expected_valid:0
            12275000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            12285000 linemun:       1221 addr:0111 expected_valid:0
            12285000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            12285000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0111
            12295000 linemun:       1222 addr:0111 expected_valid:1
            12295000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            12305000 linemun:       1223 addr:0112 expected_valid:0
            12305000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            12315000 linemun:       1224 addr:0112 expected_valid:0
            12315000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            12325000 linemun:       1225 addr:0112 expected_valid:0
            12325000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            12335000 linemun:       1226 addr:0112 expected_valid:0
            12335000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            12345000 linemun:       1227 addr:0112 expected_valid:0
            12345000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            12355000 linemun:       1228 addr:0112 expected_valid:0
            12355000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            12365000 linemun:       1229 addr:0112 expected_valid:0
            12365000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            12375000 linemun:       1230 addr:0112 expected_valid:0
            12375000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            12385000 linemun:       1231 addr:0112 expected_valid:0
            12385000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            12385000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0112
            12395000 linemun:       1232 addr:0112 expected_valid:1
            12395000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            12405000 linemun:       1233 addr:009b expected_valid:1
            12405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12415000 linemun:       1234 addr:009c expected_valid:1
            12415000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12425000 linemun:       1235 addr:009d expected_valid:1
            12425000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            12435000 linemun:       1236 addr:009b expected_valid:1
            12435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12445000 linemun:       1237 addr:009c expected_valid:1
            12445000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12455000 linemun:       1238 addr:009c expected_valid:1
            12455000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12465000 linemun:       1239 addr:009b expected_valid:1
            12465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12475000 linemun:       1240 addr:009c expected_valid:1
            12475000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12485000 linemun:       1241 addr:009d expected_valid:1
            12485000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            12495000 linemun:       1242 addr:009b expected_valid:1
            12495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12505000 linemun:       1243 addr:009b expected_valid:1
            12505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12515000 linemun:       1244 addr:009c expected_valid:1
            12515000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12525000 linemun:       1245 addr:009d expected_valid:1
            12525000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            12535000 linemun:       1246 addr:009e expected_valid:1
            12535000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            12545000 linemun:       1247 addr:009f expected_valid:1
            12545000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            12555000 linemun:       1248 addr:00a0 expected_valid:1
            12555000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            12565000 linemun:       1249 addr:00a0 expected_valid:1
            12565000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            12575000 linemun:       1250 addr:00a1 expected_valid:1
            12575000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            12585000 linemun:       1251 addr:009b expected_valid:1
            12585000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12595000 linemun:       1252 addr:009c expected_valid:1
            12595000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12605000 linemun:       1253 addr:009c expected_valid:1
            12605000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12615000 linemun:       1254 addr:010f expected_valid:1
            12615000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            12625000 linemun:       1255 addr:0110 expected_valid:1
            12625000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            12635000 linemun:       1256 addr:0111 expected_valid:1
            12635000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            12645000 linemun:       1257 addr:0111 expected_valid:1
            12645000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            12655000 linemun:       1258 addr:009b expected_valid:1
            12655000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12665000 linemun:       1259 addr:009c expected_valid:1
            12665000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12675000 linemun:       1260 addr:009b expected_valid:1
            12675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12685000 linemun:       1261 addr:009b expected_valid:1
            12685000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12695000 linemun:       1262 addr:009c expected_valid:1
            12695000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12705000 linemun:       1263 addr:009b expected_valid:1
            12705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12715000 linemun:       1264 addr:009c expected_valid:1
            12715000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12725000 linemun:       1265 addr:009b expected_valid:1
            12725000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12735000 linemun:       1266 addr:010f expected_valid:1
            12735000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            12745000 linemun:       1267 addr:010f expected_valid:1
            12745000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            12755000 linemun:       1268 addr:009b expected_valid:1
            12755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12765000 linemun:       1269 addr:009b expected_valid:1
            12765000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12775000 linemun:       1270 addr:009c expected_valid:1
            12775000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12785000 linemun:       1271 addr:009b expected_valid:1
            12785000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12795000 linemun:       1272 addr:009c expected_valid:1
            12795000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12805000 linemun:       1273 addr:009d expected_valid:1
            12805000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            12815000 linemun:       1274 addr:009e expected_valid:1
            12815000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            12825000 linemun:       1275 addr:009f expected_valid:1
            12825000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            12835000 linemun:       1276 addr:009b expected_valid:1
            12835000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12845000 linemun:       1277 addr:009c expected_valid:1
            12845000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            12855000 linemun:       1278 addr:009d expected_valid:1
            12855000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            12865000 linemun:       1279 addr:009d expected_valid:1
            12865000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            12875000 linemun:       1280 addr:009e expected_valid:1
            12875000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            12885000 linemun:       1281 addr:009e expected_valid:1
            12885000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            12895000 linemun:       1282 addr:009f expected_valid:1
            12895000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            12905000 linemun:       1283 addr:010f expected_valid:1
            12905000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            12915000 linemun:       1284 addr:0110 expected_valid:1
            12915000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            12925000 linemun:       1285 addr:0111 expected_valid:1
            12925000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            12935000 linemun:       1286 addr:0111 expected_valid:1
            12935000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            12945000 linemun:       1287 addr:0111 expected_valid:1
            12945000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            12955000 linemun:       1288 addr:0111 expected_valid:1
            12955000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            12965000 linemun:       1289 addr:0112 expected_valid:1
            12965000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            12975000 linemun:       1290 addr:0112 expected_valid:1
            12975000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            12985000 linemun:       1291 addr:009b expected_valid:1
            12985000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            12995000 linemun:       1292 addr:009c expected_valid:1
            12995000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13005000 linemun:       1293 addr:009c expected_valid:1
            13005000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13015000 linemun:       1294 addr:009d expected_valid:1
            13015000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13025000 linemun:       1295 addr:009e expected_valid:1
            13025000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            13035000 linemun:       1296 addr:009e expected_valid:1
            13035000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            13045000 linemun:       1297 addr:009f expected_valid:1
            13045000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            13055000 linemun:       1298 addr:00a0 expected_valid:1
            13055000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            13065000 linemun:       1299 addr:00a1 expected_valid:1
            13065000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            13075000 linemun:       1300 addr:009b expected_valid:1
            13075000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13085000 linemun:       1301 addr:009b expected_valid:1
            13085000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13095000 linemun:       1302 addr:009b expected_valid:1
            13095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13105000 linemun:       1303 addr:009b expected_valid:1
            13105000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13115000 linemun:       1304 addr:009b expected_valid:1
            13115000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13125000 linemun:       1305 addr:010f expected_valid:1
            13125000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13135000 linemun:       1306 addr:010f expected_valid:1
            13135000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13145000 linemun:       1307 addr:010f expected_valid:1
            13145000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13155000 linemun:       1308 addr:010f expected_valid:1
            13155000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13165000 linemun:       1309 addr:009b expected_valid:1
            13165000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13175000 linemun:       1310 addr:009b expected_valid:1
            13175000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13185000 linemun:       1311 addr:009c expected_valid:1
            13185000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13195000 linemun:       1312 addr:009d expected_valid:1
            13195000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13205000 linemun:       1313 addr:010f expected_valid:1
            13205000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13215000 linemun:       1314 addr:009b expected_valid:1
            13215000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13225000 linemun:       1315 addr:009b expected_valid:1
            13225000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13235000 linemun:       1316 addr:009b expected_valid:1
            13235000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13245000 linemun:       1317 addr:009b expected_valid:1
            13245000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13255000 linemun:       1318 addr:009b expected_valid:1
            13255000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13265000 linemun:       1319 addr:009c expected_valid:1
            13265000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13275000 linemun:       1320 addr:009c expected_valid:1
            13275000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13285000 linemun:       1321 addr:009c expected_valid:1
            13285000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13295000 linemun:       1322 addr:009d expected_valid:1
            13295000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13305000 linemun:       1323 addr:009e expected_valid:1
            13305000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            13315000 linemun:       1324 addr:009f expected_valid:1
            13315000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            13325000 linemun:       1325 addr:009b expected_valid:1
            13325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13335000 linemun:       1326 addr:009b expected_valid:1
            13335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13345000 linemun:       1327 addr:009b expected_valid:1
            13345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13355000 linemun:       1328 addr:010f expected_valid:1
            13355000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13365000 linemun:       1329 addr:0110 expected_valid:1
            13365000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            13375000 linemun:       1330 addr:009b expected_valid:1
            13375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13385000 linemun:       1331 addr:009c expected_valid:1
            13385000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13395000 linemun:       1332 addr:009d expected_valid:1
            13395000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13405000 linemun:       1333 addr:009e expected_valid:1
            13405000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            13415000 linemun:       1334 addr:009f expected_valid:1
            13415000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            13425000 linemun:       1335 addr:009b expected_valid:1
            13425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13435000 linemun:       1336 addr:009b expected_valid:1
            13435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13445000 linemun:       1337 addr:009b expected_valid:1
            13445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13455000 linemun:       1338 addr:010f expected_valid:1
            13455000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13465000 linemun:       1339 addr:009b expected_valid:1
            13465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13475000 linemun:       1340 addr:009c expected_valid:1
            13475000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13485000 linemun:       1341 addr:009d expected_valid:1
            13485000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13495000 linemun:       1342 addr:010f expected_valid:1
            13495000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13505000 linemun:       1343 addr:0110 expected_valid:1
            13505000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            13515000 linemun:       1344 addr:010f expected_valid:1
            13515000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13525000 linemun:       1345 addr:0110 expected_valid:1
            13525000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            13535000 linemun:       1346 addr:010f expected_valid:1
            13535000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13545000 linemun:       1347 addr:0110 expected_valid:1
            13545000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            13555000 linemun:       1348 addr:0111 expected_valid:1
            13555000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            13565000 linemun:       1349 addr:010f expected_valid:1
            13565000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13575000 linemun:       1350 addr:0110 expected_valid:1
            13575000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            13585000 linemun:       1351 addr:0111 expected_valid:1
            13585000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            13595000 linemun:       1352 addr:009b expected_valid:1
            13595000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13605000 linemun:       1353 addr:009c expected_valid:1
            13605000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13615000 linemun:       1354 addr:009d expected_valid:1
            13615000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13625000 linemun:       1355 addr:009e expected_valid:1
            13625000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            13635000 linemun:       1356 addr:009e expected_valid:1
            13635000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            13645000 linemun:       1357 addr:009f expected_valid:1
            13645000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            13655000 linemun:       1358 addr:00a0 expected_valid:1
            13655000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            13665000 linemun:       1359 addr:00a0 expected_valid:1
            13665000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            13675000 linemun:       1360 addr:00a1 expected_valid:1
            13675000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            13685000 linemun:       1361 addr:00a1 expected_valid:1
            13685000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            13695000 linemun:       1362 addr:00a1 expected_valid:1
            13695000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            13705000 linemun:       1363 addr:00a2 expected_valid:1
            13705000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            13715000 linemun:       1364 addr:010f expected_valid:1
            13715000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13725000 linemun:       1365 addr:009b expected_valid:1
            13725000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13735000 linemun:       1366 addr:009c expected_valid:1
            13735000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13745000 linemun:       1367 addr:009d expected_valid:1
            13745000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13755000 linemun:       1368 addr:009b expected_valid:1
            13755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13765000 linemun:       1369 addr:009c expected_valid:1
            13765000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13775000 linemun:       1370 addr:009d expected_valid:1
            13775000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13785000 linemun:       1371 addr:009d expected_valid:1
            13785000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13795000 linemun:       1372 addr:009d expected_valid:1
            13795000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            13805000 linemun:       1373 addr:009e expected_valid:1
            13805000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            13815000 linemun:       1374 addr:010f expected_valid:1
            13815000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13825000 linemun:       1375 addr:009b expected_valid:1
            13825000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13835000 linemun:       1376 addr:009c expected_valid:1
            13835000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            13845000 linemun:       1377 addr:009b expected_valid:1
            13845000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            13855000 linemun:       1378 addr:010f expected_valid:1
            13855000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            13865000 linemun:       1379 addr:0110 expected_valid:1
            13865000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            13875000 linemun:       1380 addr:0111 expected_valid:1
            13875000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            13885000 linemun:       1381 addr:0112 expected_valid:1
            13885000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            13895000 linemun:       1382 addr:0113 expected_valid:0
            13895000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            13905000 linemun:       1383 addr:0113 expected_valid:0
            13905000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            13915000 linemun:       1384 addr:0113 expected_valid:0
            13915000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            13925000 linemun:       1385 addr:0113 expected_valid:0
            13925000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            13935000 linemun:       1386 addr:0113 expected_valid:0
            13935000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            13945000 linemun:       1387 addr:0113 expected_valid:0
            13945000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            13955000 linemun:       1388 addr:0113 expected_valid:0
            13955000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            13965000 linemun:       1389 addr:0113 expected_valid:0
            13965000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            13975000 linemun:       1390 addr:0113 expected_valid:0
            13975000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            13975000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0113
            13985000 linemun:       1391 addr:0113 expected_valid:1
            13985000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            13995000 linemun:       1392 addr:009b expected_valid:1
            13995000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14005000 linemun:       1393 addr:009b expected_valid:1
            14005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14015000 linemun:       1394 addr:009c expected_valid:1
            14015000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14025000 linemun:       1395 addr:009b expected_valid:1
            14025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14035000 linemun:       1396 addr:009b expected_valid:1
            14035000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14045000 linemun:       1397 addr:009c expected_valid:1
            14045000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14055000 linemun:       1398 addr:009d expected_valid:1
            14055000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            14065000 linemun:       1399 addr:009e expected_valid:1
            14065000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            14075000 linemun:       1400 addr:009e expected_valid:1
            14075000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            14085000 linemun:       1401 addr:010f expected_valid:1
            14085000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14095000 linemun:       1402 addr:0110 expected_valid:1
            14095000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            14105000 linemun:       1403 addr:0111 expected_valid:1
            14105000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            14115000 linemun:       1404 addr:0112 expected_valid:1
            14115000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            14125000 linemun:       1405 addr:009b expected_valid:1
            14125000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14135000 linemun:       1406 addr:009b expected_valid:1
            14135000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14145000 linemun:       1407 addr:009c expected_valid:1
            14145000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14155000 linemun:       1408 addr:009d expected_valid:1
            14155000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            14165000 linemun:       1409 addr:009e expected_valid:1
            14165000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            14175000 linemun:       1410 addr:009e expected_valid:1
            14175000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            14185000 linemun:       1411 addr:009f expected_valid:1
            14185000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            14195000 linemun:       1412 addr:009b expected_valid:1
            14195000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14205000 linemun:       1413 addr:009c expected_valid:1
            14205000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14215000 linemun:       1414 addr:009b expected_valid:1
            14215000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14225000 linemun:       1415 addr:009c expected_valid:1
            14225000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14235000 linemun:       1416 addr:009d expected_valid:1
            14235000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            14245000 linemun:       1417 addr:009e expected_valid:1
            14245000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            14255000 linemun:       1418 addr:009f expected_valid:1
            14255000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            14265000 linemun:       1419 addr:00a0 expected_valid:1
            14265000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            14275000 linemun:       1420 addr:00a1 expected_valid:1
            14275000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            14285000 linemun:       1421 addr:00a2 expected_valid:1
            14285000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            14295000 linemun:       1422 addr:009b expected_valid:1
            14295000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14305000 linemun:       1423 addr:009b expected_valid:1
            14305000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14315000 linemun:       1424 addr:009b expected_valid:1
            14315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14325000 linemun:       1425 addr:009c expected_valid:1
            14325000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14335000 linemun:       1426 addr:009c expected_valid:1
            14335000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14345000 linemun:       1427 addr:009d expected_valid:1
            14345000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            14355000 linemun:       1428 addr:009e expected_valid:1
            14355000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            14365000 linemun:       1429 addr:010f expected_valid:1
            14365000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14375000 linemun:       1430 addr:009b expected_valid:1
            14375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14385000 linemun:       1431 addr:009c expected_valid:1
            14385000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14395000 linemun:       1432 addr:009b expected_valid:1
            14395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14405000 linemun:       1433 addr:009b expected_valid:1
            14405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14415000 linemun:       1434 addr:009c expected_valid:1
            14415000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14425000 linemun:       1435 addr:009d expected_valid:1
            14425000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            14435000 linemun:       1436 addr:009e expected_valid:1
            14435000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            14445000 linemun:       1437 addr:009b expected_valid:1
            14445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14455000 linemun:       1438 addr:009b expected_valid:1
            14455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14465000 linemun:       1439 addr:009b expected_valid:1
            14465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14475000 linemun:       1440 addr:009b expected_valid:1
            14475000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14485000 linemun:       1441 addr:009b expected_valid:1
            14485000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14495000 linemun:       1442 addr:009b expected_valid:1
            14495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14505000 linemun:       1443 addr:009b expected_valid:1
            14505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14515000 linemun:       1444 addr:009c expected_valid:1
            14515000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14525000 linemun:       1445 addr:009b expected_valid:1
            14525000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14535000 linemun:       1446 addr:009c expected_valid:1
            14535000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14545000 linemun:       1447 addr:009c expected_valid:1
            14545000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14555000 linemun:       1448 addr:009c expected_valid:1
            14555000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14565000 linemun:       1449 addr:010f expected_valid:1
            14565000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14575000 linemun:       1450 addr:010f expected_valid:1
            14575000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14585000 linemun:       1451 addr:010f expected_valid:1
            14585000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14595000 linemun:       1452 addr:0110 expected_valid:1
            14595000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            14605000 linemun:       1453 addr:0111 expected_valid:1
            14605000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            14615000 linemun:       1454 addr:0112 expected_valid:1
            14615000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            14625000 linemun:       1455 addr:0113 expected_valid:1
            14625000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            14635000 linemun:       1456 addr:010f expected_valid:1
            14635000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14645000 linemun:       1457 addr:0110 expected_valid:1
            14645000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            14655000 linemun:       1458 addr:0111 expected_valid:1
            14655000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            14665000 linemun:       1459 addr:0111 expected_valid:1
            14665000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            14675000 linemun:       1460 addr:0112 expected_valid:1
            14675000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            14685000 linemun:       1461 addr:0113 expected_valid:1
            14685000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            14695000 linemun:       1462 addr:0113 expected_valid:1
            14695000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            14705000 linemun:       1463 addr:0114 expected_valid:0
            14705000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0114
            14715000 linemun:       1464 addr:0114 expected_valid:0
            14715000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0114
            14725000 linemun:       1465 addr:0114 expected_valid:0
            14725000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0114
            14735000 linemun:       1466 addr:0114 expected_valid:0
            14735000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0114
            14745000 linemun:       1467 addr:0114 expected_valid:0
            14745000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0114
            14755000 linemun:       1468 addr:0114 expected_valid:0
            14755000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0114
            14765000 linemun:       1469 addr:0114 expected_valid:0
            14765000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0114
            14775000 linemun:       1470 addr:0114 expected_valid:0
            14775000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0114
            14785000 linemun:       1471 addr:0114 expected_valid:0
            14785000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0114
            14785000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0114
            14795000 linemun:       1472 addr:0114 expected_valid:1
            14795000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            14805000 linemun:       1473 addr:010f expected_valid:1
            14805000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14815000 linemun:       1474 addr:009b expected_valid:1
            14815000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14825000 linemun:       1475 addr:009b expected_valid:1
            14825000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14835000 linemun:       1476 addr:009c expected_valid:1
            14835000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14845000 linemun:       1477 addr:009c expected_valid:1
            14845000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            14855000 linemun:       1478 addr:010f expected_valid:1
            14855000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14865000 linemun:       1479 addr:0110 expected_valid:1
            14865000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            14875000 linemun:       1480 addr:010f expected_valid:1
            14875000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14885000 linemun:       1481 addr:010f expected_valid:1
            14885000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14895000 linemun:       1482 addr:0110 expected_valid:1
            14895000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            14905000 linemun:       1483 addr:0111 expected_valid:1
            14905000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            14915000 linemun:       1484 addr:0112 expected_valid:1
            14915000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            14925000 linemun:       1485 addr:0113 expected_valid:1
            14925000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            14935000 linemun:       1486 addr:0113 expected_valid:1
            14935000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            14945000 linemun:       1487 addr:009b expected_valid:1
            14945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            14955000 linemun:       1488 addr:010f expected_valid:1
            14955000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14965000 linemun:       1489 addr:0110 expected_valid:1
            14965000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            14975000 linemun:       1490 addr:010f expected_valid:1
            14975000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14985000 linemun:       1491 addr:010f expected_valid:1
            14985000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            14995000 linemun:       1492 addr:010f expected_valid:1
            14995000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15005000 linemun:       1493 addr:009b expected_valid:1
            15005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15015000 linemun:       1494 addr:010f expected_valid:1
            15015000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15025000 linemun:       1495 addr:0110 expected_valid:1
            15025000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            15035000 linemun:       1496 addr:009b expected_valid:1
            15035000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15045000 linemun:       1497 addr:010f expected_valid:1
            15045000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15055000 linemun:       1498 addr:0110 expected_valid:1
            15055000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            15065000 linemun:       1499 addr:010f expected_valid:1
            15065000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15075000 linemun:       1500 addr:009b expected_valid:1
            15075000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15085000 linemun:       1501 addr:009c expected_valid:1
            15085000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15095000 linemun:       1502 addr:009d expected_valid:1
            15095000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15105000 linemun:       1503 addr:009e expected_valid:1
            15105000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            15115000 linemun:       1504 addr:010f expected_valid:1
            15115000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15125000 linemun:       1505 addr:0110 expected_valid:1
            15125000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            15135000 linemun:       1506 addr:0111 expected_valid:1
            15135000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            15145000 linemun:       1507 addr:0112 expected_valid:1
            15145000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            15155000 linemun:       1508 addr:0113 expected_valid:1
            15155000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            15165000 linemun:       1509 addr:010f expected_valid:1
            15165000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15175000 linemun:       1510 addr:009b expected_valid:1
            15175000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15185000 linemun:       1511 addr:009c expected_valid:1
            15185000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15195000 linemun:       1512 addr:009d expected_valid:1
            15195000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15205000 linemun:       1513 addr:009e expected_valid:1
            15205000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            15215000 linemun:       1514 addr:009f expected_valid:1
            15215000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            15225000 linemun:       1515 addr:00a0 expected_valid:1
            15225000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            15235000 linemun:       1516 addr:00a1 expected_valid:1
            15235000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            15245000 linemun:       1517 addr:009b expected_valid:1
            15245000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15255000 linemun:       1518 addr:009b expected_valid:1
            15255000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15265000 linemun:       1519 addr:009c expected_valid:1
            15265000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15275000 linemun:       1520 addr:009d expected_valid:1
            15275000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15285000 linemun:       1521 addr:009d expected_valid:1
            15285000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15295000 linemun:       1522 addr:009e expected_valid:1
            15295000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            15305000 linemun:       1523 addr:009b expected_valid:1
            15305000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15315000 linemun:       1524 addr:009c expected_valid:1
            15315000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15325000 linemun:       1525 addr:010f expected_valid:1
            15325000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15335000 linemun:       1526 addr:0110 expected_valid:1
            15335000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            15345000 linemun:       1527 addr:009b expected_valid:1
            15345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15355000 linemun:       1528 addr:009b expected_valid:1
            15355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15365000 linemun:       1529 addr:009b expected_valid:1
            15365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15375000 linemun:       1530 addr:009c expected_valid:1
            15375000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15385000 linemun:       1531 addr:009d expected_valid:1
            15385000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15395000 linemun:       1532 addr:009b expected_valid:1
            15395000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15405000 linemun:       1533 addr:009c expected_valid:1
            15405000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15415000 linemun:       1534 addr:009c expected_valid:1
            15415000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15425000 linemun:       1535 addr:009d expected_valid:1
            15425000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15435000 linemun:       1536 addr:009e expected_valid:1
            15435000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            15445000 linemun:       1537 addr:009f expected_valid:1
            15445000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            15455000 linemun:       1538 addr:00a0 expected_valid:1
            15455000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            15465000 linemun:       1539 addr:00a0 expected_valid:1
            15465000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            15475000 linemun:       1540 addr:00a1 expected_valid:1
            15475000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            15485000 linemun:       1541 addr:009b expected_valid:1
            15485000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15495000 linemun:       1542 addr:010f expected_valid:1
            15495000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15505000 linemun:       1543 addr:009b expected_valid:1
            15505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15515000 linemun:       1544 addr:009b expected_valid:1
            15515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15525000 linemun:       1545 addr:009c expected_valid:1
            15525000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15535000 linemun:       1546 addr:009d expected_valid:1
            15535000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15545000 linemun:       1547 addr:009d expected_valid:1
            15545000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15555000 linemun:       1548 addr:009d expected_valid:1
            15555000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15565000 linemun:       1549 addr:009e expected_valid:1
            15565000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            15575000 linemun:       1550 addr:009f expected_valid:1
            15575000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            15585000 linemun:       1551 addr:009f expected_valid:1
            15585000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            15595000 linemun:       1552 addr:00a0 expected_valid:1
            15595000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            15605000 linemun:       1553 addr:00a0 expected_valid:1
            15605000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            15615000 linemun:       1554 addr:00a0 expected_valid:1
            15615000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            15625000 linemun:       1555 addr:00a1 expected_valid:1
            15625000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            15635000 linemun:       1556 addr:00a2 expected_valid:1
            15635000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            15645000 linemun:       1557 addr:00a2 expected_valid:1
            15645000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            15655000 linemun:       1558 addr:00a3 expected_valid:1
            15655000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            15665000 linemun:       1559 addr:009b expected_valid:1
            15665000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15675000 linemun:       1560 addr:009c expected_valid:1
            15675000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15685000 linemun:       1561 addr:009c expected_valid:1
            15685000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15695000 linemun:       1562 addr:009b expected_valid:1
            15695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15705000 linemun:       1563 addr:009b expected_valid:1
            15705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15715000 linemun:       1564 addr:009c expected_valid:1
            15715000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15725000 linemun:       1565 addr:009b expected_valid:1
            15725000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15735000 linemun:       1566 addr:009c expected_valid:1
            15735000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15745000 linemun:       1567 addr:009b expected_valid:1
            15745000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            15755000 linemun:       1568 addr:009c expected_valid:1
            15755000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            15765000 linemun:       1569 addr:009d expected_valid:1
            15765000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            15775000 linemun:       1570 addr:010f expected_valid:1
            15775000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15785000 linemun:       1571 addr:010f expected_valid:1
            15785000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            15795000 linemun:       1572 addr:0110 expected_valid:1
            15795000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            15805000 linemun:       1573 addr:0111 expected_valid:1
            15805000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            15815000 linemun:       1574 addr:0112 expected_valid:1
            15815000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            15825000 linemun:       1575 addr:0113 expected_valid:1
            15825000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            15835000 linemun:       1576 addr:0114 expected_valid:1
            15835000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            15845000 linemun:       1577 addr:0115 expected_valid:0
            15845000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            15855000 linemun:       1578 addr:0115 expected_valid:0
            15855000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            15865000 linemun:       1579 addr:0115 expected_valid:0
            15865000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            15875000 linemun:       1580 addr:0115 expected_valid:0
            15875000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            15885000 linemun:       1581 addr:0115 expected_valid:0
            15885000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            15895000 linemun:       1582 addr:0115 expected_valid:0
            15895000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            15905000 linemun:       1583 addr:0115 expected_valid:0
            15905000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            15915000 linemun:       1584 addr:0115 expected_valid:0
            15915000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            15925000 linemun:       1585 addr:0115 expected_valid:0
            15925000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            15925000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0115
            15935000 linemun:       1586 addr:0115 expected_valid:1
            15935000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            15945000 linemun:       1587 addr:0116 expected_valid:0
            15945000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0116
            15955000 linemun:       1588 addr:0116 expected_valid:0
            15955000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0116
            15965000 linemun:       1589 addr:0116 expected_valid:0
            15965000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0116
            15975000 linemun:       1590 addr:0116 expected_valid:0
            15975000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0116
            15985000 linemun:       1591 addr:0116 expected_valid:0
            15985000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0116
            15995000 linemun:       1592 addr:0116 expected_valid:0
            15995000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0116
            16005000 linemun:       1593 addr:0116 expected_valid:0
            16005000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0116
            16015000 linemun:       1594 addr:0116 expected_valid:0
            16015000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0116
            16025000 linemun:       1595 addr:0116 expected_valid:0
            16025000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0116
            16025000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0116
            16035000 linemun:       1596 addr:0116 expected_valid:1
            16035000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            16045000 linemun:       1597 addr:0116 expected_valid:1
            16045000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            16055000 linemun:       1598 addr:0117 expected_valid:0
            16055000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0117
            16065000 linemun:       1599 addr:0117 expected_valid:0
            16065000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0117
            16075000 linemun:       1600 addr:0117 expected_valid:0
            16075000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0117
            16085000 linemun:       1601 addr:0117 expected_valid:0
            16085000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0117
            16095000 linemun:       1602 addr:0117 expected_valid:0
            16095000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0117
            16105000 linemun:       1603 addr:0117 expected_valid:0
            16105000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0117
            16115000 linemun:       1604 addr:0117 expected_valid:0
            16115000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0117
            16125000 linemun:       1605 addr:0117 expected_valid:0
            16125000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0117
            16135000 linemun:       1606 addr:0117 expected_valid:0
            16135000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0117
            16135000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0117
            16145000 linemun:       1607 addr:0117 expected_valid:1
            16145000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:0117
            16155000 linemun:       1608 addr:010f expected_valid:1
            16155000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16165000 linemun:       1609 addr:010f expected_valid:1
            16165000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16175000 linemun:       1610 addr:0110 expected_valid:1
            16175000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16185000 linemun:       1611 addr:0111 expected_valid:1
            16185000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            16195000 linemun:       1612 addr:0112 expected_valid:1
            16195000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            16205000 linemun:       1613 addr:0112 expected_valid:1
            16205000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            16215000 linemun:       1614 addr:0113 expected_valid:1
            16215000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            16225000 linemun:       1615 addr:0114 expected_valid:1
            16225000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            16235000 linemun:       1616 addr:0115 expected_valid:1
            16235000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            16245000 linemun:       1617 addr:010f expected_valid:1
            16245000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16255000 linemun:       1618 addr:010f expected_valid:1
            16255000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16265000 linemun:       1619 addr:010f expected_valid:1
            16265000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16275000 linemun:       1620 addr:0110 expected_valid:1
            16275000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16285000 linemun:       1621 addr:009b expected_valid:1
            16285000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16295000 linemun:       1622 addr:009c expected_valid:1
            16295000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16305000 linemun:       1623 addr:009d expected_valid:1
            16305000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            16315000 linemun:       1624 addr:009e expected_valid:1
            16315000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            16325000 linemun:       1625 addr:010f expected_valid:1
            16325000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16335000 linemun:       1626 addr:009b expected_valid:1
            16335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16345000 linemun:       1627 addr:009c expected_valid:1
            16345000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16355000 linemun:       1628 addr:009d expected_valid:1
            16355000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            16365000 linemun:       1629 addr:009e expected_valid:1
            16365000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            16375000 linemun:       1630 addr:010f expected_valid:1
            16375000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16385000 linemun:       1631 addr:010f expected_valid:1
            16385000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16395000 linemun:       1632 addr:010f expected_valid:1
            16395000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16405000 linemun:       1633 addr:0110 expected_valid:1
            16405000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16415000 linemun:       1634 addr:009b expected_valid:1
            16415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16425000 linemun:       1635 addr:009c expected_valid:1
            16425000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16435000 linemun:       1636 addr:009c expected_valid:1
            16435000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16445000 linemun:       1637 addr:009b expected_valid:1
            16445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16455000 linemun:       1638 addr:010f expected_valid:1
            16455000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16465000 linemun:       1639 addr:0110 expected_valid:1
            16465000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16475000 linemun:       1640 addr:0110 expected_valid:1
            16475000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16485000 linemun:       1641 addr:010f expected_valid:1
            16485000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16495000 linemun:       1642 addr:009b expected_valid:1
            16495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16505000 linemun:       1643 addr:010f expected_valid:1
            16505000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16515000 linemun:       1644 addr:0110 expected_valid:1
            16515000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16525000 linemun:       1645 addr:0111 expected_valid:1
            16525000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            16535000 linemun:       1646 addr:010f expected_valid:1
            16535000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16545000 linemun:       1647 addr:0110 expected_valid:1
            16545000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16555000 linemun:       1648 addr:010f expected_valid:1
            16555000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16565000 linemun:       1649 addr:0110 expected_valid:1
            16565000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16575000 linemun:       1650 addr:0111 expected_valid:1
            16575000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            16585000 linemun:       1651 addr:0112 expected_valid:1
            16585000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            16595000 linemun:       1652 addr:0113 expected_valid:1
            16595000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            16605000 linemun:       1653 addr:009b expected_valid:1
            16605000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16615000 linemun:       1654 addr:010f expected_valid:1
            16615000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16625000 linemun:       1655 addr:010f expected_valid:1
            16625000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16635000 linemun:       1656 addr:0110 expected_valid:1
            16635000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16645000 linemun:       1657 addr:0111 expected_valid:1
            16645000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            16655000 linemun:       1658 addr:009b expected_valid:1
            16655000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16665000 linemun:       1659 addr:009c expected_valid:1
            16665000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16675000 linemun:       1660 addr:009c expected_valid:1
            16675000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16685000 linemun:       1661 addr:009d expected_valid:1
            16685000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            16695000 linemun:       1662 addr:009b expected_valid:1
            16695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16705000 linemun:       1663 addr:009b expected_valid:1
            16705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16715000 linemun:       1664 addr:009c expected_valid:1
            16715000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16725000 linemun:       1665 addr:009d expected_valid:1
            16725000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            16735000 linemun:       1666 addr:010f expected_valid:1
            16735000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16745000 linemun:       1667 addr:009b expected_valid:1
            16745000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16755000 linemun:       1668 addr:009c expected_valid:1
            16755000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16765000 linemun:       1669 addr:009c expected_valid:1
            16765000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16775000 linemun:       1670 addr:009d expected_valid:1
            16775000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            16785000 linemun:       1671 addr:009d expected_valid:1
            16785000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            16795000 linemun:       1672 addr:009d expected_valid:1
            16795000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            16805000 linemun:       1673 addr:009e expected_valid:1
            16805000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            16815000 linemun:       1674 addr:009f expected_valid:1
            16815000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            16825000 linemun:       1675 addr:00a0 expected_valid:1
            16825000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            16835000 linemun:       1676 addr:00a0 expected_valid:1
            16835000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            16845000 linemun:       1677 addr:00a1 expected_valid:1
            16845000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            16855000 linemun:       1678 addr:010f expected_valid:1
            16855000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16865000 linemun:       1679 addr:010f expected_valid:1
            16865000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16875000 linemun:       1680 addr:0110 expected_valid:1
            16875000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16885000 linemun:       1681 addr:0111 expected_valid:1
            16885000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            16895000 linemun:       1682 addr:010f expected_valid:1
            16895000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16905000 linemun:       1683 addr:0110 expected_valid:1
            16905000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            16915000 linemun:       1684 addr:009b expected_valid:1
            16915000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            16925000 linemun:       1685 addr:009c expected_valid:1
            16925000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16935000 linemun:       1686 addr:009c expected_valid:1
            16935000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16945000 linemun:       1687 addr:009c expected_valid:1
            16945000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            16955000 linemun:       1688 addr:009d expected_valid:1
            16955000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            16965000 linemun:       1689 addr:009d expected_valid:1
            16965000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            16975000 linemun:       1690 addr:009e expected_valid:1
            16975000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            16985000 linemun:       1691 addr:010f expected_valid:1
            16985000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            16995000 linemun:       1692 addr:0110 expected_valid:1
            16995000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            17005000 linemun:       1693 addr:0111 expected_valid:1
            17005000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            17015000 linemun:       1694 addr:0111 expected_valid:1
            17015000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            17025000 linemun:       1695 addr:010f expected_valid:1
            17025000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            17035000 linemun:       1696 addr:0110 expected_valid:1
            17035000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            17045000 linemun:       1697 addr:0111 expected_valid:1
            17045000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            17055000 linemun:       1698 addr:0112 expected_valid:1
            17055000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            17065000 linemun:       1699 addr:009b expected_valid:1
            17065000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            17075000 linemun:       1700 addr:009b expected_valid:1
            17075000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            17085000 linemun:       1701 addr:009c expected_valid:1
            17085000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            17095000 linemun:       1702 addr:009c expected_valid:1
            17095000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            17105000 linemun:       1703 addr:009d expected_valid:1
            17105000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            17115000 linemun:       1704 addr:010f expected_valid:1
            17115000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            17125000 linemun:       1705 addr:0110 expected_valid:1
            17125000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            17135000 linemun:       1706 addr:0111 expected_valid:1
            17135000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            17145000 linemun:       1707 addr:0111 expected_valid:1
            17145000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            17155000 linemun:       1708 addr:0112 expected_valid:1
            17155000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            17165000 linemun:       1709 addr:009b expected_valid:1
            17165000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            17175000 linemun:       1710 addr:009c expected_valid:1
            17175000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            17185000 linemun:       1711 addr:009d expected_valid:1
            17185000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            17195000 linemun:       1712 addr:009e expected_valid:1
            17195000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            17205000 linemun:       1713 addr:009f expected_valid:1
            17205000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            17215000 linemun:       1714 addr:009f expected_valid:1
            17215000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            17225000 linemun:       1715 addr:00a0 expected_valid:1
            17225000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            17235000 linemun:       1716 addr:009b expected_valid:1
            17235000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            17245000 linemun:       1717 addr:009c expected_valid:1
            17245000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            17255000 linemun:       1718 addr:009d expected_valid:1
            17255000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            17265000 linemun:       1719 addr:009e expected_valid:1
            17265000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            17275000 linemun:       1720 addr:010f expected_valid:1
            17275000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            17285000 linemun:       1721 addr:0110 expected_valid:1
            17285000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            17295000 linemun:       1722 addr:0111 expected_valid:1
            17295000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            17305000 linemun:       1723 addr:0112 expected_valid:1
            17305000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            17315000 linemun:       1724 addr:0113 expected_valid:1
            17315000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            17325000 linemun:       1725 addr:009b expected_valid:1
            17325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            17335000 linemun:       1726 addr:009c expected_valid:1
            17335000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            17345000 linemun:       1727 addr:009d expected_valid:1
            17345000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            17355000 linemun:       1728 addr:009e expected_valid:1
            17355000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            17365000 linemun:       1729 addr:009f expected_valid:1
            17365000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            17375000 linemun:       1730 addr:00a0 expected_valid:1
            17375000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            17385000 linemun:       1731 addr:009b expected_valid:1
            17385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            17395000 linemun:       1732 addr:009c expected_valid:1
            17395000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            17405000 linemun:       1733 addr:009d expected_valid:1
            17405000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            17415000 linemun:       1734 addr:009b expected_valid:1
            17415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            17425000 linemun:       1735 addr:009b expected_valid:1
            17425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            17435000 linemun:       1736 addr:009b expected_valid:1
            17435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            17445000 linemun:       1737 addr:009c expected_valid:1
            17445000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            17455000 linemun:       1738 addr:009d expected_valid:1
            17455000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            17465000 linemun:       1739 addr:009e expected_valid:1
            17465000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            17475000 linemun:       1740 addr:010f expected_valid:1
            17475000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            17485000 linemun:       1741 addr:010f expected_valid:1
            17485000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            17495000 linemun:       1742 addr:010f expected_valid:1
            17495000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            17505000 linemun:       1743 addr:0110 expected_valid:1
            17505000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            17515000 linemun:       1744 addr:0111 expected_valid:1
            17515000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            17525000 linemun:       1745 addr:010f expected_valid:1
            17525000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            17535000 linemun:       1746 addr:0110 expected_valid:1
            17535000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            17545000 linemun:       1747 addr:0111 expected_valid:1
            17545000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            17555000 linemun:       1748 addr:0112 expected_valid:1
            17555000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            17565000 linemun:       1749 addr:0113 expected_valid:1
            17565000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            17575000 linemun:       1750 addr:0114 expected_valid:1
            17575000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            17585000 linemun:       1751 addr:0115 expected_valid:1
            17585000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            17595000 linemun:       1752 addr:0116 expected_valid:1
            17595000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            17605000 linemun:       1753 addr:010f expected_valid:1
            17605000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            17615000 linemun:       1754 addr:010f expected_valid:1
            17615000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            17625000 linemun:       1755 addr:0110 expected_valid:1
            17625000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            17635000 linemun:       1756 addr:0111 expected_valid:1
            17635000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            17645000 linemun:       1757 addr:0112 expected_valid:1
            17645000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            17655000 linemun:       1758 addr:0113 expected_valid:1
            17655000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            17665000 linemun:       1759 addr:0114 expected_valid:1
            17665000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            17675000 linemun:       1760 addr:0265 expected_valid:0
            17675000 RTL LRU_BIT[25]=01 FOR MISS ADDR:0265
            17685000 linemun:       1761 addr:0265 expected_valid:0
            17685000 RTL LRU_BIT[25]=01 FOR MISS ADDR:0265
            17695000 linemun:       1762 addr:0265 expected_valid:0
            17695000 RTL LRU_BIT[25]=01 FOR MISS ADDR:0265
            17705000 linemun:       1763 addr:0265 expected_valid:0
            17705000 RTL LRU_BIT[25]=01 FOR MISS ADDR:0265
            17715000 linemun:       1764 addr:0265 expected_valid:0
            17715000 RTL LRU_BIT[25]=01 FOR MISS ADDR:0265
            17725000 linemun:       1765 addr:0265 expected_valid:0
            17725000 RTL LRU_BIT[25]=01 FOR MISS ADDR:0265
            17735000 linemun:       1766 addr:0265 expected_valid:0
            17735000 RTL LRU_BIT[25]=01 FOR MISS ADDR:0265
            17745000 linemun:       1767 addr:0265 expected_valid:0
            17745000 RTL LRU_BIT[25]=01 FOR MISS ADDR:0265
            17755000 linemun:       1768 addr:0265 expected_valid:0
            17755000 RTL LRU_BIT[25]=01 FOR MISS ADDR:0265
            17755000 RTL LRU_BIT[25]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0265
            17765000 linemun:       1769 addr:0265 expected_valid:1
            17765000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            17775000 linemun:       1770 addr:0265 expected_valid:1
            17775000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            17785000 linemun:       1771 addr:0266 expected_valid:0
            17785000 RTL LRU_BIT[26]=10 FOR MISS ADDR:0266
            17795000 linemun:       1772 addr:0266 expected_valid:0
            17795000 RTL LRU_BIT[26]=10 FOR MISS ADDR:0266
            17805000 linemun:       1773 addr:0266 expected_valid:0
            17805000 RTL LRU_BIT[26]=10 FOR MISS ADDR:0266
            17815000 linemun:       1774 addr:0266 expected_valid:0
            17815000 RTL LRU_BIT[26]=10 FOR MISS ADDR:0266
            17825000 linemun:       1775 addr:0266 expected_valid:0
            17825000 RTL LRU_BIT[26]=10 FOR MISS ADDR:0266
            17835000 linemun:       1776 addr:0266 expected_valid:0
            17835000 RTL LRU_BIT[26]=10 FOR MISS ADDR:0266
            17845000 linemun:       1777 addr:0266 expected_valid:0
            17845000 RTL LRU_BIT[26]=10 FOR MISS ADDR:0266
            17855000 linemun:       1778 addr:0266 expected_valid:0
            17855000 RTL LRU_BIT[26]=10 FOR MISS ADDR:0266
            17865000 linemun:       1779 addr:0266 expected_valid:0
            17865000 RTL LRU_BIT[26]=10 FOR MISS ADDR:0266
            17865000 RTL LRU_BIT[26]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0266
            17875000 linemun:       1780 addr:0266 expected_valid:1
            17875000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            17885000 linemun:       1781 addr:0267 expected_valid:0
            17885000 RTL LRU_BIT[27]=10 FOR MISS ADDR:0267
            17895000 linemun:       1782 addr:0267 expected_valid:0
            17895000 RTL LRU_BIT[27]=10 FOR MISS ADDR:0267
            17905000 linemun:       1783 addr:0267 expected_valid:0
            17905000 RTL LRU_BIT[27]=10 FOR MISS ADDR:0267
            17915000 linemun:       1784 addr:0267 expected_valid:0
            17915000 RTL LRU_BIT[27]=10 FOR MISS ADDR:0267
            17925000 linemun:       1785 addr:0267 expected_valid:0
            17925000 RTL LRU_BIT[27]=10 FOR MISS ADDR:0267
            17935000 linemun:       1786 addr:0267 expected_valid:0
            17935000 RTL LRU_BIT[27]=10 FOR MISS ADDR:0267
            17945000 linemun:       1787 addr:0267 expected_valid:0
            17945000 RTL LRU_BIT[27]=10 FOR MISS ADDR:0267
            17955000 linemun:       1788 addr:0267 expected_valid:0
            17955000 RTL LRU_BIT[27]=10 FOR MISS ADDR:0267
            17965000 linemun:       1789 addr:0267 expected_valid:0
            17965000 RTL LRU_BIT[27]=10 FOR MISS ADDR:0267
            17965000 RTL LRU_BIT[27]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0267
            17975000 linemun:       1790 addr:0267 expected_valid:1
            17975000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            17985000 linemun:       1791 addr:0268 expected_valid:0
            17985000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            17995000 linemun:       1792 addr:0268 expected_valid:0
            17995000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            18005000 linemun:       1793 addr:0268 expected_valid:0
            18005000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            18015000 linemun:       1794 addr:0268 expected_valid:0
            18015000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            18025000 linemun:       1795 addr:0268 expected_valid:0
            18025000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            18035000 linemun:       1796 addr:0268 expected_valid:0
            18035000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            18045000 linemun:       1797 addr:0268 expected_valid:0
            18045000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            18055000 linemun:       1798 addr:0268 expected_valid:0
            18055000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            18065000 linemun:       1799 addr:0268 expected_valid:0
            18065000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            18065000 RTL LRU_BIT[28]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0268
            18075000 linemun:       1800 addr:0268 expected_valid:1
            18075000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            18085000 linemun:       1801 addr:0269 expected_valid:0
            18085000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0269
            18095000 linemun:       1802 addr:0269 expected_valid:0
            18095000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0269
            18105000 linemun:       1803 addr:0269 expected_valid:0
            18105000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0269
            18115000 linemun:       1804 addr:0269 expected_valid:0
            18115000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0269
            18125000 linemun:       1805 addr:0269 expected_valid:0
            18125000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0269
            18135000 linemun:       1806 addr:0269 expected_valid:0
            18135000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0269
            18145000 linemun:       1807 addr:0269 expected_valid:0
            18145000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0269
            18155000 linemun:       1808 addr:0269 expected_valid:0
            18155000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0269
            18165000 linemun:       1809 addr:0269 expected_valid:0
            18165000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0269
            18165000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0269
            18175000 linemun:       1810 addr:0269 expected_valid:1
            18175000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            18185000 linemun:       1811 addr:026a expected_valid:0
            18185000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            18195000 linemun:       1812 addr:026a expected_valid:0
            18195000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            18205000 linemun:       1813 addr:026a expected_valid:0
            18205000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            18215000 linemun:       1814 addr:026a expected_valid:0
            18215000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            18225000 linemun:       1815 addr:026a expected_valid:0
            18225000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            18235000 linemun:       1816 addr:026a expected_valid:0
            18235000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            18245000 linemun:       1817 addr:026a expected_valid:0
            18245000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            18255000 linemun:       1818 addr:026a expected_valid:0
            18255000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            18265000 linemun:       1819 addr:026a expected_valid:0
            18265000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            18265000 RTL LRU_BIT[2a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:026a
            18275000 linemun:       1820 addr:026a expected_valid:1
            18275000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            18285000 linemun:       1821 addr:026b expected_valid:0
            18285000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            18295000 linemun:       1822 addr:026b expected_valid:0
            18295000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            18305000 linemun:       1823 addr:026b expected_valid:0
            18305000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            18315000 linemun:       1824 addr:026b expected_valid:0
            18315000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            18325000 linemun:       1825 addr:026b expected_valid:0
            18325000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            18335000 linemun:       1826 addr:026b expected_valid:0
            18335000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            18345000 linemun:       1827 addr:026b expected_valid:0
            18345000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            18355000 linemun:       1828 addr:026b expected_valid:0
            18355000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            18365000 linemun:       1829 addr:026b expected_valid:0
            18365000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            18365000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:026b
            18375000 linemun:       1830 addr:026b expected_valid:1
            18375000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            18385000 linemun:       1831 addr:026c expected_valid:0
            18385000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:026c
            18395000 linemun:       1832 addr:026c expected_valid:0
            18395000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:026c
            18405000 linemun:       1833 addr:026c expected_valid:0
            18405000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:026c
            18415000 linemun:       1834 addr:026c expected_valid:0
            18415000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:026c
            18425000 linemun:       1835 addr:026c expected_valid:0
            18425000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:026c
            18435000 linemun:       1836 addr:026c expected_valid:0
            18435000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:026c
            18445000 linemun:       1837 addr:026c expected_valid:0
            18445000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:026c
            18455000 linemun:       1838 addr:026c expected_valid:0
            18455000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:026c
            18465000 linemun:       1839 addr:026c expected_valid:0
            18465000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:026c
            18465000 RTL LRU_BIT[2c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:026c
            18475000 linemun:       1840 addr:026c expected_valid:1
            18475000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:026c
            18485000 linemun:       1841 addr:026d expected_valid:0
            18485000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:026d
            18495000 linemun:       1842 addr:026d expected_valid:0
            18495000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:026d
            18505000 linemun:       1843 addr:026d expected_valid:0
            18505000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:026d
            18515000 linemun:       1844 addr:026d expected_valid:0
            18515000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:026d
            18525000 linemun:       1845 addr:026d expected_valid:0
            18525000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:026d
            18535000 linemun:       1846 addr:026d expected_valid:0
            18535000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:026d
            18545000 linemun:       1847 addr:026d expected_valid:0
            18545000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:026d
            18555000 linemun:       1848 addr:026d expected_valid:0
            18555000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:026d
            18565000 linemun:       1849 addr:026d expected_valid:0
            18565000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:026d
            18565000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:026d
            18575000 linemun:       1850 addr:026d expected_valid:1
            18575000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:026d
            18585000 linemun:       1851 addr:026e expected_valid:0
            18585000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:026e
            18595000 linemun:       1852 addr:026e expected_valid:0
            18595000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:026e
            18605000 linemun:       1853 addr:026e expected_valid:0
            18605000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:026e
            18615000 linemun:       1854 addr:026e expected_valid:0
            18615000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:026e
            18625000 linemun:       1855 addr:026e expected_valid:0
            18625000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:026e
            18635000 linemun:       1856 addr:026e expected_valid:0
            18635000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:026e
            18645000 linemun:       1857 addr:026e expected_valid:0
            18645000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:026e
            18655000 linemun:       1858 addr:026e expected_valid:0
            18655000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:026e
            18665000 linemun:       1859 addr:026e expected_valid:0
            18665000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:026e
            18665000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:026e
            18675000 linemun:       1860 addr:026e expected_valid:1
            18675000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:026e
            18685000 linemun:       1861 addr:026f expected_valid:0
            18685000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:026f
            18695000 linemun:       1862 addr:026f expected_valid:0
            18695000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:026f
            18705000 linemun:       1863 addr:026f expected_valid:0
            18705000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:026f
            18715000 linemun:       1864 addr:026f expected_valid:0
            18715000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:026f
            18725000 linemun:       1865 addr:026f expected_valid:0
            18725000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:026f
            18735000 linemun:       1866 addr:026f expected_valid:0
            18735000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:026f
            18745000 linemun:       1867 addr:026f expected_valid:0
            18745000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:026f
            18755000 linemun:       1868 addr:026f expected_valid:0
            18755000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:026f
            18765000 linemun:       1869 addr:026f expected_valid:0
            18765000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:026f
            18765000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:026f
            18775000 linemun:       1870 addr:026f expected_valid:1
            18775000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:026f
            18785000 linemun:       1871 addr:0270 expected_valid:0
            18785000 RTL LRU_BIT[30]=10 FOR MISS ADDR:0270
            18795000 linemun:       1872 addr:0270 expected_valid:0
            18795000 RTL LRU_BIT[30]=10 FOR MISS ADDR:0270
            18805000 linemun:       1873 addr:0270 expected_valid:0
            18805000 RTL LRU_BIT[30]=10 FOR MISS ADDR:0270
            18815000 linemun:       1874 addr:0270 expected_valid:0
            18815000 RTL LRU_BIT[30]=10 FOR MISS ADDR:0270
            18825000 linemun:       1875 addr:0270 expected_valid:0
            18825000 RTL LRU_BIT[30]=10 FOR MISS ADDR:0270
            18835000 linemun:       1876 addr:0270 expected_valid:0
            18835000 RTL LRU_BIT[30]=10 FOR MISS ADDR:0270
            18845000 linemun:       1877 addr:0270 expected_valid:0
            18845000 RTL LRU_BIT[30]=10 FOR MISS ADDR:0270
            18855000 linemun:       1878 addr:0270 expected_valid:0
            18855000 RTL LRU_BIT[30]=10 FOR MISS ADDR:0270
            18865000 linemun:       1879 addr:0270 expected_valid:0
            18865000 RTL LRU_BIT[30]=10 FOR MISS ADDR:0270
            18865000 RTL LRU_BIT[30]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0270
            18875000 linemun:       1880 addr:0270 expected_valid:1
            18875000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:0270
            18885000 linemun:       1881 addr:0271 expected_valid:0
            18885000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            18895000 linemun:       1882 addr:0271 expected_valid:0
            18895000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            18905000 linemun:       1883 addr:0271 expected_valid:0
            18905000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            18915000 linemun:       1884 addr:0271 expected_valid:0
            18915000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            18925000 linemun:       1885 addr:0271 expected_valid:0
            18925000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            18935000 linemun:       1886 addr:0271 expected_valid:0
            18935000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            18945000 linemun:       1887 addr:0271 expected_valid:0
            18945000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            18955000 linemun:       1888 addr:0271 expected_valid:0
            18955000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            18965000 linemun:       1889 addr:0271 expected_valid:0
            18965000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            18965000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0271
            18975000 linemun:       1890 addr:0271 expected_valid:1
            18975000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:0271
            18985000 linemun:       1891 addr:0272 expected_valid:0
            18985000 RTL LRU_BIT[32]=10 FOR MISS ADDR:0272
            18995000 linemun:       1892 addr:0272 expected_valid:0
            18995000 RTL LRU_BIT[32]=10 FOR MISS ADDR:0272
            19005000 linemun:       1893 addr:0272 expected_valid:0
            19005000 RTL LRU_BIT[32]=10 FOR MISS ADDR:0272
            19015000 linemun:       1894 addr:0272 expected_valid:0
            19015000 RTL LRU_BIT[32]=10 FOR MISS ADDR:0272
            19025000 linemun:       1895 addr:0272 expected_valid:0
            19025000 RTL LRU_BIT[32]=10 FOR MISS ADDR:0272
            19035000 linemun:       1896 addr:0272 expected_valid:0
            19035000 RTL LRU_BIT[32]=10 FOR MISS ADDR:0272
            19045000 linemun:       1897 addr:0272 expected_valid:0
            19045000 RTL LRU_BIT[32]=10 FOR MISS ADDR:0272
            19055000 linemun:       1898 addr:0272 expected_valid:0
            19055000 RTL LRU_BIT[32]=10 FOR MISS ADDR:0272
            19065000 linemun:       1899 addr:0272 expected_valid:0
            19065000 RTL LRU_BIT[32]=10 FOR MISS ADDR:0272
            19065000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0272
            19075000 linemun:       1900 addr:0272 expected_valid:1
            19075000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:0272
            19085000 linemun:       1901 addr:0273 expected_valid:0
            19085000 RTL LRU_BIT[33]=10 FOR MISS ADDR:0273
            19095000 linemun:       1902 addr:0273 expected_valid:0
            19095000 RTL LRU_BIT[33]=10 FOR MISS ADDR:0273
            19105000 linemun:       1903 addr:0273 expected_valid:0
            19105000 RTL LRU_BIT[33]=10 FOR MISS ADDR:0273
            19115000 linemun:       1904 addr:0273 expected_valid:0
            19115000 RTL LRU_BIT[33]=10 FOR MISS ADDR:0273
            19125000 linemun:       1905 addr:0273 expected_valid:0
            19125000 RTL LRU_BIT[33]=10 FOR MISS ADDR:0273
            19135000 linemun:       1906 addr:0273 expected_valid:0
            19135000 RTL LRU_BIT[33]=10 FOR MISS ADDR:0273
            19145000 linemun:       1907 addr:0273 expected_valid:0
            19145000 RTL LRU_BIT[33]=10 FOR MISS ADDR:0273
            19155000 linemun:       1908 addr:0273 expected_valid:0
            19155000 RTL LRU_BIT[33]=10 FOR MISS ADDR:0273
            19165000 linemun:       1909 addr:0273 expected_valid:0
            19165000 RTL LRU_BIT[33]=10 FOR MISS ADDR:0273
            19165000 RTL LRU_BIT[33]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0273
            19175000 linemun:       1910 addr:0273 expected_valid:1
            19175000 RTL LRU_BIT[33]=01 UPDATED FOR HIT ADDR:0273
            19185000 linemun:       1911 addr:009b expected_valid:1
            19185000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19195000 linemun:       1912 addr:009c expected_valid:1
            19195000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19205000 linemun:       1913 addr:009d expected_valid:1
            19205000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            19215000 linemun:       1914 addr:009e expected_valid:1
            19215000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            19225000 linemun:       1915 addr:010f expected_valid:1
            19225000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            19235000 linemun:       1916 addr:0110 expected_valid:1
            19235000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            19245000 linemun:       1917 addr:0111 expected_valid:1
            19245000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            19255000 linemun:       1918 addr:0112 expected_valid:1
            19255000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            19265000 linemun:       1919 addr:0113 expected_valid:1
            19265000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            19275000 linemun:       1920 addr:0114 expected_valid:1
            19275000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            19285000 linemun:       1921 addr:0115 expected_valid:1
            19285000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            19295000 linemun:       1922 addr:0265 expected_valid:1
            19295000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            19305000 linemun:       1923 addr:0265 expected_valid:1
            19305000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            19315000 linemun:       1924 addr:0265 expected_valid:1
            19315000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            19325000 linemun:       1925 addr:009b expected_valid:1
            19325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19335000 linemun:       1926 addr:009c expected_valid:1
            19335000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19345000 linemun:       1927 addr:009d expected_valid:1
            19345000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            19355000 linemun:       1928 addr:009e expected_valid:1
            19355000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            19365000 linemun:       1929 addr:009e expected_valid:1
            19365000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            19375000 linemun:       1930 addr:009b expected_valid:1
            19375000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19385000 linemun:       1931 addr:010f expected_valid:1
            19385000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            19395000 linemun:       1932 addr:0110 expected_valid:1
            19395000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            19405000 linemun:       1933 addr:0111 expected_valid:1
            19405000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            19415000 linemun:       1934 addr:0112 expected_valid:1
            19415000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            19425000 linemun:       1935 addr:0112 expected_valid:1
            19425000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            19435000 linemun:       1936 addr:0113 expected_valid:1
            19435000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            19445000 linemun:       1937 addr:0114 expected_valid:1
            19445000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            19455000 linemun:       1938 addr:0115 expected_valid:1
            19455000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            19465000 linemun:       1939 addr:009b expected_valid:1
            19465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19475000 linemun:       1940 addr:009c expected_valid:1
            19475000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19485000 linemun:       1941 addr:009d expected_valid:1
            19485000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            19495000 linemun:       1942 addr:009e expected_valid:1
            19495000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            19505000 linemun:       1943 addr:009f expected_valid:1
            19505000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            19515000 linemun:       1944 addr:00a0 expected_valid:1
            19515000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            19525000 linemun:       1945 addr:00a1 expected_valid:1
            19525000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            19535000 linemun:       1946 addr:00a2 expected_valid:1
            19535000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            19545000 linemun:       1947 addr:00a3 expected_valid:1
            19545000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            19555000 linemun:       1948 addr:009b expected_valid:1
            19555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19565000 linemun:       1949 addr:009c expected_valid:1
            19565000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19575000 linemun:       1950 addr:009b expected_valid:1
            19575000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19585000 linemun:       1951 addr:009c expected_valid:1
            19585000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19595000 linemun:       1952 addr:0265 expected_valid:1
            19595000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            19605000 linemun:       1953 addr:0266 expected_valid:1
            19605000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            19615000 linemun:       1954 addr:0267 expected_valid:1
            19615000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            19625000 linemun:       1955 addr:0268 expected_valid:1
            19625000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            19635000 linemun:       1956 addr:0268 expected_valid:1
            19635000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            19645000 linemun:       1957 addr:010f expected_valid:1
            19645000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            19655000 linemun:       1958 addr:0265 expected_valid:1
            19655000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            19665000 linemun:       1959 addr:010f expected_valid:1
            19665000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            19675000 linemun:       1960 addr:0110 expected_valid:1
            19675000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            19685000 linemun:       1961 addr:0265 expected_valid:1
            19685000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            19695000 linemun:       1962 addr:009b expected_valid:1
            19695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19705000 linemun:       1963 addr:009b expected_valid:1
            19705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19715000 linemun:       1964 addr:009c expected_valid:1
            19715000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19725000 linemun:       1965 addr:009d expected_valid:1
            19725000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            19735000 linemun:       1966 addr:009d expected_valid:1
            19735000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            19745000 linemun:       1967 addr:009e expected_valid:1
            19745000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            19755000 linemun:       1968 addr:009f expected_valid:1
            19755000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            19765000 linemun:       1969 addr:009b expected_valid:1
            19765000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19775000 linemun:       1970 addr:009c expected_valid:1
            19775000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19785000 linemun:       1971 addr:009d expected_valid:1
            19785000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            19795000 linemun:       1972 addr:009e expected_valid:1
            19795000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            19805000 linemun:       1973 addr:009f expected_valid:1
            19805000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            19815000 linemun:       1974 addr:0265 expected_valid:1
            19815000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            19825000 linemun:       1975 addr:0266 expected_valid:1
            19825000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            19835000 linemun:       1976 addr:0267 expected_valid:1
            19835000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            19845000 linemun:       1977 addr:0268 expected_valid:1
            19845000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            19855000 linemun:       1978 addr:0268 expected_valid:1
            19855000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            19865000 linemun:       1979 addr:0269 expected_valid:1
            19865000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            19875000 linemun:       1980 addr:026a expected_valid:1
            19875000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            19885000 linemun:       1981 addr:026b expected_valid:1
            19885000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            19895000 linemun:       1982 addr:009b expected_valid:1
            19895000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19905000 linemun:       1983 addr:009c expected_valid:1
            19905000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19915000 linemun:       1984 addr:009b expected_valid:1
            19915000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            19925000 linemun:       1985 addr:009c expected_valid:1
            19925000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19935000 linemun:       1986 addr:009c expected_valid:1
            19935000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            19945000 linemun:       1987 addr:009d expected_valid:1
            19945000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            19955000 linemun:       1988 addr:009e expected_valid:1
            19955000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            19965000 linemun:       1989 addr:009f expected_valid:1
            19965000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            19975000 linemun:       1990 addr:00a0 expected_valid:1
            19975000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            19985000 linemun:       1991 addr:00a1 expected_valid:1
            19985000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            19995000 linemun:       1992 addr:009b expected_valid:1
            19995000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            20005000 linemun:       1993 addr:009b expected_valid:1
            20005000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            20015000 linemun:       1994 addr:009c expected_valid:1
            20015000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            20025000 linemun:       1995 addr:009d expected_valid:1
            20025000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            20035000 linemun:       1996 addr:009e expected_valid:1
            20035000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            20045000 linemun:       1997 addr:009f expected_valid:1
            20045000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            20055000 linemun:       1998 addr:010f expected_valid:1
            20055000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20065000 linemun:       1999 addr:0110 expected_valid:1
            20065000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            20075000 linemun:       2000 addr:0110 expected_valid:1
            20075000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            20085000 linemun:       2001 addr:0111 expected_valid:1
            20085000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            20095000 linemun:       2002 addr:0112 expected_valid:1
            20095000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            20105000 linemun:       2003 addr:010f expected_valid:1
            20105000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20115000 linemun:       2004 addr:0110 expected_valid:1
            20115000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            20125000 linemun:       2005 addr:0265 expected_valid:1
            20125000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20135000 linemun:       2006 addr:009b expected_valid:1
            20135000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            20145000 linemun:       2007 addr:009c expected_valid:1
            20145000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            20155000 linemun:       2008 addr:009d expected_valid:1
            20155000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            20165000 linemun:       2009 addr:009e expected_valid:1
            20165000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            20175000 linemun:       2010 addr:0265 expected_valid:1
            20175000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20185000 linemun:       2011 addr:0265 expected_valid:1
            20185000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20195000 linemun:       2012 addr:0266 expected_valid:1
            20195000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            20205000 linemun:       2013 addr:0267 expected_valid:1
            20205000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            20215000 linemun:       2014 addr:0265 expected_valid:1
            20215000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20225000 linemun:       2015 addr:0265 expected_valid:1
            20225000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20235000 linemun:       2016 addr:0266 expected_valid:1
            20235000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            20245000 linemun:       2017 addr:010f expected_valid:1
            20245000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20255000 linemun:       2018 addr:010f expected_valid:1
            20255000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20265000 linemun:       2019 addr:0110 expected_valid:1
            20265000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            20275000 linemun:       2020 addr:0265 expected_valid:1
            20275000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20285000 linemun:       2021 addr:0266 expected_valid:1
            20285000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            20295000 linemun:       2022 addr:0266 expected_valid:1
            20295000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            20305000 linemun:       2023 addr:0265 expected_valid:1
            20305000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20315000 linemun:       2024 addr:0266 expected_valid:1
            20315000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            20325000 linemun:       2025 addr:0267 expected_valid:1
            20325000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            20335000 linemun:       2026 addr:009b expected_valid:1
            20335000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            20345000 linemun:       2027 addr:0265 expected_valid:1
            20345000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20355000 linemun:       2028 addr:0266 expected_valid:1
            20355000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            20365000 linemun:       2029 addr:0267 expected_valid:1
            20365000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            20375000 linemun:       2030 addr:0267 expected_valid:1
            20375000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            20385000 linemun:       2031 addr:0268 expected_valid:1
            20385000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            20395000 linemun:       2032 addr:0269 expected_valid:1
            20395000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            20405000 linemun:       2033 addr:010f expected_valid:1
            20405000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20415000 linemun:       2034 addr:0110 expected_valid:1
            20415000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            20425000 linemun:       2035 addr:0111 expected_valid:1
            20425000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            20435000 linemun:       2036 addr:0112 expected_valid:1
            20435000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            20445000 linemun:       2037 addr:0113 expected_valid:1
            20445000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            20455000 linemun:       2038 addr:0114 expected_valid:1
            20455000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            20465000 linemun:       2039 addr:0115 expected_valid:1
            20465000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            20475000 linemun:       2040 addr:009b expected_valid:1
            20475000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            20485000 linemun:       2041 addr:009c expected_valid:1
            20485000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            20495000 linemun:       2042 addr:009b expected_valid:1
            20495000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            20505000 linemun:       2043 addr:009b expected_valid:1
            20505000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            20515000 linemun:       2044 addr:009c expected_valid:1
            20515000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            20525000 linemun:       2045 addr:009b expected_valid:1
            20525000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            20535000 linemun:       2046 addr:009c expected_valid:1
            20535000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            20545000 linemun:       2047 addr:009d expected_valid:1
            20545000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            20555000 linemun:       2048 addr:009e expected_valid:1
            20555000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            20565000 linemun:       2049 addr:009f expected_valid:1
            20565000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            20575000 linemun:       2050 addr:00a0 expected_valid:1
            20575000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            20585000 linemun:       2051 addr:00a1 expected_valid:1
            20585000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            20595000 linemun:       2052 addr:00a2 expected_valid:1
            20595000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            20605000 linemun:       2053 addr:00a2 expected_valid:1
            20605000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            20615000 linemun:       2054 addr:010f expected_valid:1
            20615000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20625000 linemun:       2055 addr:010f expected_valid:1
            20625000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20635000 linemun:       2056 addr:010f expected_valid:1
            20635000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20645000 linemun:       2057 addr:0110 expected_valid:1
            20645000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            20655000 linemun:       2058 addr:0111 expected_valid:1
            20655000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            20665000 linemun:       2059 addr:0111 expected_valid:1
            20665000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            20675000 linemun:       2060 addr:0112 expected_valid:1
            20675000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            20685000 linemun:       2061 addr:0113 expected_valid:1
            20685000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            20695000 linemun:       2062 addr:0265 expected_valid:1
            20695000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20705000 linemun:       2063 addr:0266 expected_valid:1
            20705000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            20715000 linemun:       2064 addr:009b expected_valid:1
            20715000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            20725000 linemun:       2065 addr:009c expected_valid:1
            20725000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            20735000 linemun:       2066 addr:010f expected_valid:1
            20735000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20745000 linemun:       2067 addr:0110 expected_valid:1
            20745000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            20755000 linemun:       2068 addr:0111 expected_valid:1
            20755000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            20765000 linemun:       2069 addr:0112 expected_valid:1
            20765000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            20775000 linemun:       2070 addr:0113 expected_valid:1
            20775000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            20785000 linemun:       2071 addr:0265 expected_valid:1
            20785000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20795000 linemun:       2072 addr:0265 expected_valid:1
            20795000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            20805000 linemun:       2073 addr:010f expected_valid:1
            20805000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20815000 linemun:       2074 addr:0110 expected_valid:1
            20815000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            20825000 linemun:       2075 addr:0111 expected_valid:1
            20825000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            20835000 linemun:       2076 addr:0112 expected_valid:1
            20835000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            20845000 linemun:       2077 addr:010f expected_valid:1
            20845000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            20855000 linemun:       2078 addr:0110 expected_valid:1
            20855000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            20865000 linemun:       2079 addr:0111 expected_valid:1
            20865000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            20875000 linemun:       2080 addr:0112 expected_valid:1
            20875000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            20885000 linemun:       2081 addr:0113 expected_valid:1
            20885000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            20895000 linemun:       2082 addr:0114 expected_valid:1
            20895000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            20905000 linemun:       2083 addr:0115 expected_valid:1
            20905000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            20915000 linemun:       2084 addr:0116 expected_valid:1
            20915000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            20925000 linemun:       2085 addr:0116 expected_valid:1
            20925000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            20935000 linemun:       2086 addr:0117 expected_valid:1
            20935000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:0117
            20945000 linemun:       2087 addr:0118 expected_valid:0
            20945000 RTL LRU_BIT[18]=10 FOR MISS ADDR:0118
            20955000 linemun:       2088 addr:0118 expected_valid:0
            20955000 RTL LRU_BIT[18]=10 FOR MISS ADDR:0118
            20965000 linemun:       2089 addr:0118 expected_valid:0
            20965000 RTL LRU_BIT[18]=10 FOR MISS ADDR:0118
            20975000 linemun:       2090 addr:0118 expected_valid:0
            20975000 RTL LRU_BIT[18]=10 FOR MISS ADDR:0118
            20985000 linemun:       2091 addr:0118 expected_valid:0
            20985000 RTL LRU_BIT[18]=10 FOR MISS ADDR:0118
            20995000 linemun:       2092 addr:0118 expected_valid:0
            20995000 RTL LRU_BIT[18]=10 FOR MISS ADDR:0118
            21005000 linemun:       2093 addr:0118 expected_valid:0
            21005000 RTL LRU_BIT[18]=10 FOR MISS ADDR:0118
            21015000 linemun:       2094 addr:0118 expected_valid:0
            21015000 RTL LRU_BIT[18]=10 FOR MISS ADDR:0118
            21025000 linemun:       2095 addr:0118 expected_valid:0
            21025000 RTL LRU_BIT[18]=10 FOR MISS ADDR:0118
            21025000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0118
            21035000 linemun:       2096 addr:0118 expected_valid:1
            21035000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:0118
            21045000 linemun:       2097 addr:0265 expected_valid:1
            21045000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            21055000 linemun:       2098 addr:0266 expected_valid:1
            21055000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21065000 linemun:       2099 addr:0265 expected_valid:1
            21065000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            21075000 linemun:       2100 addr:0266 expected_valid:1
            21075000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21085000 linemun:       2101 addr:0266 expected_valid:1
            21085000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21095000 linemun:       2102 addr:010f expected_valid:1
            21095000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            21105000 linemun:       2103 addr:0110 expected_valid:1
            21105000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            21115000 linemun:       2104 addr:0111 expected_valid:1
            21115000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            21125000 linemun:       2105 addr:010f expected_valid:1
            21125000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            21135000 linemun:       2106 addr:0110 expected_valid:1
            21135000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            21145000 linemun:       2107 addr:0111 expected_valid:1
            21145000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            21155000 linemun:       2108 addr:0112 expected_valid:1
            21155000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            21165000 linemun:       2109 addr:0113 expected_valid:1
            21165000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            21175000 linemun:       2110 addr:0113 expected_valid:1
            21175000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            21185000 linemun:       2111 addr:0114 expected_valid:1
            21185000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            21195000 linemun:       2112 addr:0115 expected_valid:1
            21195000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            21205000 linemun:       2113 addr:0116 expected_valid:1
            21205000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            21215000 linemun:       2114 addr:0117 expected_valid:1
            21215000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:0117
            21225000 linemun:       2115 addr:0118 expected_valid:1
            21225000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:0118
            21235000 linemun:       2116 addr:0265 expected_valid:1
            21235000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            21245000 linemun:       2117 addr:0266 expected_valid:1
            21245000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21255000 linemun:       2118 addr:010f expected_valid:1
            21255000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            21265000 linemun:       2119 addr:0110 expected_valid:1
            21265000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            21275000 linemun:       2120 addr:0111 expected_valid:1
            21275000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            21285000 linemun:       2121 addr:0112 expected_valid:1
            21285000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            21295000 linemun:       2122 addr:0113 expected_valid:1
            21295000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            21305000 linemun:       2123 addr:0265 expected_valid:1
            21305000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            21315000 linemun:       2124 addr:0266 expected_valid:1
            21315000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21325000 linemun:       2125 addr:0267 expected_valid:1
            21325000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            21335000 linemun:       2126 addr:0265 expected_valid:1
            21335000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            21345000 linemun:       2127 addr:0265 expected_valid:1
            21345000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            21355000 linemun:       2128 addr:0265 expected_valid:1
            21355000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            21365000 linemun:       2129 addr:0266 expected_valid:1
            21365000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21375000 linemun:       2130 addr:010f expected_valid:1
            21375000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            21385000 linemun:       2131 addr:0110 expected_valid:1
            21385000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            21395000 linemun:       2132 addr:0111 expected_valid:1
            21395000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            21405000 linemun:       2133 addr:0111 expected_valid:1
            21405000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            21415000 linemun:       2134 addr:009b expected_valid:1
            21415000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            21425000 linemun:       2135 addr:010f expected_valid:1
            21425000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            21435000 linemun:       2136 addr:0110 expected_valid:1
            21435000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            21445000 linemun:       2137 addr:0111 expected_valid:1
            21445000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            21455000 linemun:       2138 addr:010f expected_valid:1
            21455000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            21465000 linemun:       2139 addr:0110 expected_valid:1
            21465000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            21475000 linemun:       2140 addr:0111 expected_valid:1
            21475000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            21485000 linemun:       2141 addr:0112 expected_valid:1
            21485000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            21495000 linemun:       2142 addr:0113 expected_valid:1
            21495000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            21505000 linemun:       2143 addr:0113 expected_valid:1
            21505000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            21515000 linemun:       2144 addr:0114 expected_valid:1
            21515000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            21525000 linemun:       2145 addr:010f expected_valid:1
            21525000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            21535000 linemun:       2146 addr:0110 expected_valid:1
            21535000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            21545000 linemun:       2147 addr:009b expected_valid:1
            21545000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            21555000 linemun:       2148 addr:009c expected_valid:1
            21555000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            21565000 linemun:       2149 addr:009d expected_valid:1
            21565000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            21575000 linemun:       2150 addr:009e expected_valid:1
            21575000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            21585000 linemun:       2151 addr:009f expected_valid:1
            21585000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            21595000 linemun:       2152 addr:009f expected_valid:1
            21595000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            21605000 linemun:       2153 addr:00a0 expected_valid:1
            21605000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            21615000 linemun:       2154 addr:00a1 expected_valid:1
            21615000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            21625000 linemun:       2155 addr:010f expected_valid:1
            21625000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            21635000 linemun:       2156 addr:010f expected_valid:1
            21635000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            21645000 linemun:       2157 addr:0110 expected_valid:1
            21645000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            21655000 linemun:       2158 addr:0265 expected_valid:1
            21655000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            21665000 linemun:       2159 addr:0266 expected_valid:1
            21665000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21675000 linemun:       2160 addr:0267 expected_valid:1
            21675000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            21685000 linemun:       2161 addr:0268 expected_valid:1
            21685000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            21695000 linemun:       2162 addr:0269 expected_valid:1
            21695000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            21705000 linemun:       2163 addr:026a expected_valid:1
            21705000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            21715000 linemun:       2164 addr:026b expected_valid:1
            21715000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            21725000 linemun:       2165 addr:026c expected_valid:1
            21725000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:026c
            21735000 linemun:       2166 addr:026d expected_valid:1
            21735000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:026d
            21745000 linemun:       2167 addr:026e expected_valid:1
            21745000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:026e
            21755000 linemun:       2168 addr:026e expected_valid:1
            21755000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:026e
            21765000 linemun:       2169 addr:026f expected_valid:1
            21765000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:026f
            21775000 linemun:       2170 addr:0270 expected_valid:1
            21775000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:0270
            21785000 linemun:       2171 addr:0271 expected_valid:1
            21785000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:0271
            21795000 linemun:       2172 addr:0265 expected_valid:1
            21795000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            21805000 linemun:       2173 addr:0266 expected_valid:1
            21805000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21815000 linemun:       2174 addr:0266 expected_valid:1
            21815000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21825000 linemun:       2175 addr:0266 expected_valid:1
            21825000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            21835000 linemun:       2176 addr:0382 expected_valid:0
            21835000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            21845000 linemun:       2177 addr:0382 expected_valid:0
            21845000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            21855000 linemun:       2178 addr:0382 expected_valid:0
            21855000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            21865000 linemun:       2179 addr:0382 expected_valid:0
            21865000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            21875000 linemun:       2180 addr:0382 expected_valid:0
            21875000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            21885000 linemun:       2181 addr:0382 expected_valid:0
            21885000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            21895000 linemun:       2182 addr:0382 expected_valid:0
            21895000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            21905000 linemun:       2183 addr:0382 expected_valid:0
            21905000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            21915000 linemun:       2184 addr:0382 expected_valid:0
            21915000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            21915000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0382
            21925000 linemun:       2185 addr:0382 expected_valid:1
            21925000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            21935000 linemun:       2186 addr:0382 expected_valid:1
            21935000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            21945000 linemun:       2187 addr:0383 expected_valid:0
            21945000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            21955000 linemun:       2188 addr:0383 expected_valid:0
            21955000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            21965000 linemun:       2189 addr:0383 expected_valid:0
            21965000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            21975000 linemun:       2190 addr:0383 expected_valid:0
            21975000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            21985000 linemun:       2191 addr:0383 expected_valid:0
            21985000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            21995000 linemun:       2192 addr:0383 expected_valid:0
            21995000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            22005000 linemun:       2193 addr:0383 expected_valid:0
            22005000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            22015000 linemun:       2194 addr:0383 expected_valid:0
            22015000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            22025000 linemun:       2195 addr:0383 expected_valid:0
            22025000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            22025000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0383
            22035000 linemun:       2196 addr:0383 expected_valid:1
            22035000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            22045000 linemun:       2197 addr:0383 expected_valid:1
            22045000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            22055000 linemun:       2198 addr:0384 expected_valid:0
            22055000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            22065000 linemun:       2199 addr:0384 expected_valid:0
            22065000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            22075000 linemun:       2200 addr:0384 expected_valid:0
            22075000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            22085000 linemun:       2201 addr:0384 expected_valid:0
            22085000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            22095000 linemun:       2202 addr:0384 expected_valid:0
            22095000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            22105000 linemun:       2203 addr:0384 expected_valid:0
            22105000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            22115000 linemun:       2204 addr:0384 expected_valid:0
            22115000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            22125000 linemun:       2205 addr:0384 expected_valid:0
            22125000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            22135000 linemun:       2206 addr:0384 expected_valid:0
            22135000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            22135000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0384
            22145000 linemun:       2207 addr:0384 expected_valid:1
            22145000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            22155000 linemun:       2208 addr:0385 expected_valid:0
            22155000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            22165000 linemun:       2209 addr:0385 expected_valid:0
            22165000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            22175000 linemun:       2210 addr:0385 expected_valid:0
            22175000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            22185000 linemun:       2211 addr:0385 expected_valid:0
            22185000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            22195000 linemun:       2212 addr:0385 expected_valid:0
            22195000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            22205000 linemun:       2213 addr:0385 expected_valid:0
            22205000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            22215000 linemun:       2214 addr:0385 expected_valid:0
            22215000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            22225000 linemun:       2215 addr:0385 expected_valid:0
            22225000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            22235000 linemun:       2216 addr:0385 expected_valid:0
            22235000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            22235000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0385
            22245000 linemun:       2217 addr:0385 expected_valid:1
            22245000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0385
            22255000 linemun:       2218 addr:0386 expected_valid:0
            22255000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            22265000 linemun:       2219 addr:0386 expected_valid:0
            22265000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            22275000 linemun:       2220 addr:0386 expected_valid:0
            22275000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            22285000 linemun:       2221 addr:0386 expected_valid:0
            22285000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            22295000 linemun:       2222 addr:0386 expected_valid:0
            22295000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            22305000 linemun:       2223 addr:0386 expected_valid:0
            22305000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            22315000 linemun:       2224 addr:0386 expected_valid:0
            22315000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            22325000 linemun:       2225 addr:0386 expected_valid:0
            22325000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            22335000 linemun:       2226 addr:0386 expected_valid:0
            22335000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            22335000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0386
            22345000 linemun:       2227 addr:0386 expected_valid:1
            22345000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0386
            22355000 linemun:       2228 addr:0387 expected_valid:0
            22355000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            22365000 linemun:       2229 addr:0387 expected_valid:0
            22365000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            22375000 linemun:       2230 addr:0387 expected_valid:0
            22375000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            22385000 linemun:       2231 addr:0387 expected_valid:0
            22385000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            22395000 linemun:       2232 addr:0387 expected_valid:0
            22395000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            22405000 linemun:       2233 addr:0387 expected_valid:0
            22405000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            22415000 linemun:       2234 addr:0387 expected_valid:0
            22415000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            22425000 linemun:       2235 addr:0387 expected_valid:0
            22425000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            22435000 linemun:       2236 addr:0387 expected_valid:0
            22435000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            22435000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0387
            22445000 linemun:       2237 addr:0387 expected_valid:1
            22445000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            22455000 linemun:       2238 addr:009b expected_valid:1
            22455000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            22465000 linemun:       2239 addr:0265 expected_valid:1
            22465000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            22475000 linemun:       2240 addr:0265 expected_valid:1
            22475000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            22485000 linemun:       2241 addr:0266 expected_valid:1
            22485000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            22495000 linemun:       2242 addr:0267 expected_valid:1
            22495000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            22505000 linemun:       2243 addr:0267 expected_valid:1
            22505000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            22515000 linemun:       2244 addr:0268 expected_valid:1
            22515000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            22525000 linemun:       2245 addr:0269 expected_valid:1
            22525000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            22535000 linemun:       2246 addr:026a expected_valid:1
            22535000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            22545000 linemun:       2247 addr:026b expected_valid:1
            22545000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            22555000 linemun:       2248 addr:0265 expected_valid:1
            22555000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            22565000 linemun:       2249 addr:0265 expected_valid:1
            22565000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            22575000 linemun:       2250 addr:010f expected_valid:1
            22575000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            22585000 linemun:       2251 addr:0110 expected_valid:1
            22585000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            22595000 linemun:       2252 addr:0111 expected_valid:1
            22595000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            22605000 linemun:       2253 addr:0112 expected_valid:1
            22605000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            22615000 linemun:       2254 addr:0113 expected_valid:1
            22615000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            22625000 linemun:       2255 addr:0114 expected_valid:1
            22625000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            22635000 linemun:       2256 addr:0115 expected_valid:1
            22635000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            22645000 linemun:       2257 addr:0116 expected_valid:1
            22645000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            22655000 linemun:       2258 addr:0117 expected_valid:1
            22655000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:0117
            22665000 linemun:       2259 addr:009b expected_valid:1
            22665000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            22675000 linemun:       2260 addr:009c expected_valid:1
            22675000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            22685000 linemun:       2261 addr:0265 expected_valid:1
            22685000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            22695000 linemun:       2262 addr:009b expected_valid:1
            22695000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            22705000 linemun:       2263 addr:009b expected_valid:1
            22705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            22715000 linemun:       2264 addr:009c expected_valid:1
            22715000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            22725000 linemun:       2265 addr:009c expected_valid:1
            22725000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            22735000 linemun:       2266 addr:009b expected_valid:1
            22735000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            22745000 linemun:       2267 addr:009c expected_valid:1
            22745000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            22755000 linemun:       2268 addr:009d expected_valid:1
            22755000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            22765000 linemun:       2269 addr:009e expected_valid:1
            22765000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            22775000 linemun:       2270 addr:009f expected_valid:1
            22775000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            22785000 linemun:       2271 addr:00a0 expected_valid:1
            22785000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            22795000 linemun:       2272 addr:00a1 expected_valid:1
            22795000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            22805000 linemun:       2273 addr:00a2 expected_valid:1
            22805000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            22815000 linemun:       2274 addr:00a3 expected_valid:1
            22815000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            22825000 linemun:       2275 addr:00a4 expected_valid:1
            22825000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:00a4
            22835000 linemun:       2276 addr:00a4 expected_valid:1
            22835000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:00a4
            22845000 linemun:       2277 addr:0382 expected_valid:1
            22845000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            22855000 linemun:       2278 addr:0383 expected_valid:1
            22855000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            22865000 linemun:       2279 addr:0265 expected_valid:1
            22865000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            22875000 linemun:       2280 addr:010f expected_valid:1
            22875000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            22885000 linemun:       2281 addr:0265 expected_valid:1
            22885000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            22895000 linemun:       2282 addr:0382 expected_valid:1
            22895000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            22905000 linemun:       2283 addr:0383 expected_valid:1
            22905000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            22915000 linemun:       2284 addr:0384 expected_valid:1
            22915000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            22925000 linemun:       2285 addr:0265 expected_valid:1
            22925000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            22935000 linemun:       2286 addr:0266 expected_valid:1
            22935000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            22945000 linemun:       2287 addr:0266 expected_valid:1
            22945000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            22955000 linemun:       2288 addr:009b expected_valid:1
            22955000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            22965000 linemun:       2289 addr:009c expected_valid:1
            22965000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            22975000 linemun:       2290 addr:009d expected_valid:1
            22975000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            22985000 linemun:       2291 addr:009e expected_valid:1
            22985000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            22995000 linemun:       2292 addr:009f expected_valid:1
            22995000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            23005000 linemun:       2293 addr:00a0 expected_valid:1
            23005000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            23015000 linemun:       2294 addr:009b expected_valid:1
            23015000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23025000 linemun:       2295 addr:009c expected_valid:1
            23025000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23035000 linemun:       2296 addr:009d expected_valid:1
            23035000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            23045000 linemun:       2297 addr:009e expected_valid:1
            23045000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            23055000 linemun:       2298 addr:009b expected_valid:1
            23055000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23065000 linemun:       2299 addr:009c expected_valid:1
            23065000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23075000 linemun:       2300 addr:009d expected_valid:1
            23075000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            23085000 linemun:       2301 addr:010f expected_valid:1
            23085000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            23095000 linemun:       2302 addr:0110 expected_valid:1
            23095000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            23105000 linemun:       2303 addr:0111 expected_valid:1
            23105000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            23115000 linemun:       2304 addr:009b expected_valid:1
            23115000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23125000 linemun:       2305 addr:010f expected_valid:1
            23125000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            23135000 linemun:       2306 addr:0110 expected_valid:1
            23135000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            23145000 linemun:       2307 addr:0111 expected_valid:1
            23145000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            23155000 linemun:       2308 addr:0111 expected_valid:1
            23155000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            23165000 linemun:       2309 addr:0112 expected_valid:1
            23165000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            23175000 linemun:       2310 addr:0112 expected_valid:1
            23175000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            23185000 linemun:       2311 addr:0113 expected_valid:1
            23185000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            23195000 linemun:       2312 addr:0114 expected_valid:1
            23195000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            23205000 linemun:       2313 addr:0115 expected_valid:1
            23205000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            23215000 linemun:       2314 addr:009b expected_valid:1
            23215000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23225000 linemun:       2315 addr:009c expected_valid:1
            23225000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23235000 linemun:       2316 addr:009d expected_valid:1
            23235000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            23245000 linemun:       2317 addr:010f expected_valid:1
            23245000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            23255000 linemun:       2318 addr:0110 expected_valid:1
            23255000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            23265000 linemun:       2319 addr:0110 expected_valid:1
            23265000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            23275000 linemun:       2320 addr:0111 expected_valid:1
            23275000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            23285000 linemun:       2321 addr:009b expected_valid:1
            23285000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23295000 linemun:       2322 addr:009c expected_valid:1
            23295000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23305000 linemun:       2323 addr:0265 expected_valid:1
            23305000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            23315000 linemun:       2324 addr:0266 expected_valid:1
            23315000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            23325000 linemun:       2325 addr:009b expected_valid:1
            23325000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23335000 linemun:       2326 addr:009c expected_valid:1
            23335000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23345000 linemun:       2327 addr:009c expected_valid:1
            23345000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23355000 linemun:       2328 addr:009d expected_valid:1
            23355000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            23365000 linemun:       2329 addr:009e expected_valid:1
            23365000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            23375000 linemun:       2330 addr:009f expected_valid:1
            23375000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            23385000 linemun:       2331 addr:00a0 expected_valid:1
            23385000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            23395000 linemun:       2332 addr:010f expected_valid:1
            23395000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            23405000 linemun:       2333 addr:0110 expected_valid:1
            23405000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            23415000 linemun:       2334 addr:0110 expected_valid:1
            23415000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            23425000 linemun:       2335 addr:0111 expected_valid:1
            23425000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            23435000 linemun:       2336 addr:0112 expected_valid:1
            23435000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            23445000 linemun:       2337 addr:0113 expected_valid:1
            23445000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            23455000 linemun:       2338 addr:0114 expected_valid:1
            23455000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            23465000 linemun:       2339 addr:0114 expected_valid:1
            23465000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            23475000 linemun:       2340 addr:0115 expected_valid:1
            23475000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            23485000 linemun:       2341 addr:0116 expected_valid:1
            23485000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            23495000 linemun:       2342 addr:0116 expected_valid:1
            23495000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            23505000 linemun:       2343 addr:0117 expected_valid:1
            23505000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:0117
            23515000 linemun:       2344 addr:009b expected_valid:1
            23515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23525000 linemun:       2345 addr:009c expected_valid:1
            23525000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23535000 linemun:       2346 addr:009b expected_valid:1
            23535000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23545000 linemun:       2347 addr:009c expected_valid:1
            23545000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23555000 linemun:       2348 addr:009d expected_valid:1
            23555000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            23565000 linemun:       2349 addr:0265 expected_valid:1
            23565000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            23575000 linemun:       2350 addr:0266 expected_valid:1
            23575000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            23585000 linemun:       2351 addr:0267 expected_valid:1
            23585000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            23595000 linemun:       2352 addr:0268 expected_valid:1
            23595000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            23605000 linemun:       2353 addr:0265 expected_valid:1
            23605000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            23615000 linemun:       2354 addr:0266 expected_valid:1
            23615000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            23625000 linemun:       2355 addr:0267 expected_valid:1
            23625000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            23635000 linemun:       2356 addr:0268 expected_valid:1
            23635000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            23645000 linemun:       2357 addr:010f expected_valid:1
            23645000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            23655000 linemun:       2358 addr:010f expected_valid:1
            23655000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            23665000 linemun:       2359 addr:0110 expected_valid:1
            23665000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            23675000 linemun:       2360 addr:009b expected_valid:1
            23675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23685000 linemun:       2361 addr:009c expected_valid:1
            23685000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23695000 linemun:       2362 addr:009d expected_valid:1
            23695000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            23705000 linemun:       2363 addr:009e expected_valid:1
            23705000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            23715000 linemun:       2364 addr:009f expected_valid:1
            23715000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            23725000 linemun:       2365 addr:00a0 expected_valid:1
            23725000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            23735000 linemun:       2366 addr:00a0 expected_valid:1
            23735000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            23745000 linemun:       2367 addr:0382 expected_valid:1
            23745000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            23755000 linemun:       2368 addr:0383 expected_valid:1
            23755000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            23765000 linemun:       2369 addr:0384 expected_valid:1
            23765000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            23775000 linemun:       2370 addr:0385 expected_valid:1
            23775000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0385
            23785000 linemun:       2371 addr:0386 expected_valid:1
            23785000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0386
            23795000 linemun:       2372 addr:0386 expected_valid:1
            23795000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0386
            23805000 linemun:       2373 addr:0387 expected_valid:1
            23805000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            23815000 linemun:       2374 addr:0382 expected_valid:1
            23815000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            23825000 linemun:       2375 addr:0382 expected_valid:1
            23825000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            23835000 linemun:       2376 addr:009b expected_valid:1
            23835000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            23845000 linemun:       2377 addr:009c expected_valid:1
            23845000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23855000 linemun:       2378 addr:009c expected_valid:1
            23855000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            23865000 linemun:       2379 addr:009d expected_valid:1
            23865000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            23875000 linemun:       2380 addr:009e expected_valid:1
            23875000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            23885000 linemun:       2381 addr:009f expected_valid:1
            23885000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            23895000 linemun:       2382 addr:00a0 expected_valid:1
            23895000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            23905000 linemun:       2383 addr:00a1 expected_valid:1
            23905000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            23915000 linemun:       2384 addr:00a2 expected_valid:1
            23915000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            23925000 linemun:       2385 addr:00a3 expected_valid:1
            23925000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            23935000 linemun:       2386 addr:0382 expected_valid:1
            23935000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            23945000 linemun:       2387 addr:0382 expected_valid:1
            23945000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            23955000 linemun:       2388 addr:0383 expected_valid:1
            23955000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            23965000 linemun:       2389 addr:0383 expected_valid:1
            23965000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            23975000 linemun:       2390 addr:0384 expected_valid:1
            23975000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            23985000 linemun:       2391 addr:0265 expected_valid:1
            23985000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            23995000 linemun:       2392 addr:010f expected_valid:1
            23995000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            24005000 linemun:       2393 addr:0110 expected_valid:1
            24005000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            24015000 linemun:       2394 addr:0111 expected_valid:1
            24015000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            24025000 linemun:       2395 addr:0112 expected_valid:1
            24025000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            24035000 linemun:       2396 addr:0113 expected_valid:1
            24035000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            24045000 linemun:       2397 addr:0114 expected_valid:1
            24045000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            24055000 linemun:       2398 addr:0265 expected_valid:1
            24055000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            24065000 linemun:       2399 addr:0266 expected_valid:1
            24065000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            24075000 linemun:       2400 addr:0267 expected_valid:1
            24075000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            24085000 linemun:       2401 addr:0268 expected_valid:1
            24085000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            24095000 linemun:       2402 addr:009b expected_valid:1
            24095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            24105000 linemun:       2403 addr:0265 expected_valid:1
            24105000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            24115000 linemun:       2404 addr:0266 expected_valid:1
            24115000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            24125000 linemun:       2405 addr:0267 expected_valid:1
            24125000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            24135000 linemun:       2406 addr:0268 expected_valid:1
            24135000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            24145000 linemun:       2407 addr:0445 expected_valid:0
            24145000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            24155000 linemun:       2408 addr:0445 expected_valid:0
            24155000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            24165000 linemun:       2409 addr:0445 expected_valid:0
            24165000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            24175000 linemun:       2410 addr:0445 expected_valid:0
            24175000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            24185000 linemun:       2411 addr:0445 expected_valid:0
            24185000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            24195000 linemun:       2412 addr:0445 expected_valid:0
            24195000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            24205000 linemun:       2413 addr:0445 expected_valid:0
            24205000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            24215000 linemun:       2414 addr:0445 expected_valid:0
            24215000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            24225000 linemun:       2415 addr:0445 expected_valid:0
            24225000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            24225000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0445
            24235000 linemun:       2416 addr:0445 expected_valid:1
            24235000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            24245000 linemun:       2417 addr:0446 expected_valid:0
            24245000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            24255000 linemun:       2418 addr:0446 expected_valid:0
            24255000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            24265000 linemun:       2419 addr:0446 expected_valid:0
            24265000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            24275000 linemun:       2420 addr:0446 expected_valid:0
            24275000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            24285000 linemun:       2421 addr:0446 expected_valid:0
            24285000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            24295000 linemun:       2422 addr:0446 expected_valid:0
            24295000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            24305000 linemun:       2423 addr:0446 expected_valid:0
            24305000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            24315000 linemun:       2424 addr:0446 expected_valid:0
            24315000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            24325000 linemun:       2425 addr:0446 expected_valid:0
            24325000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            24325000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0446
            24335000 linemun:       2426 addr:0446 expected_valid:1
            24335000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            24345000 linemun:       2427 addr:0447 expected_valid:0
            24345000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            24355000 linemun:       2428 addr:0447 expected_valid:0
            24355000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            24365000 linemun:       2429 addr:0447 expected_valid:0
            24365000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            24375000 linemun:       2430 addr:0447 expected_valid:0
            24375000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            24385000 linemun:       2431 addr:0447 expected_valid:0
            24385000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            24395000 linemun:       2432 addr:0447 expected_valid:0
            24395000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            24405000 linemun:       2433 addr:0447 expected_valid:0
            24405000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            24415000 linemun:       2434 addr:0447 expected_valid:0
            24415000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            24425000 linemun:       2435 addr:0447 expected_valid:0
            24425000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            24425000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0447
            24435000 linemun:       2436 addr:0447 expected_valid:1
            24435000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            24445000 linemun:       2437 addr:0448 expected_valid:0
            24445000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            24455000 linemun:       2438 addr:0448 expected_valid:0
            24455000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            24465000 linemun:       2439 addr:0448 expected_valid:0
            24465000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            24475000 linemun:       2440 addr:0448 expected_valid:0
            24475000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            24485000 linemun:       2441 addr:0448 expected_valid:0
            24485000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            24495000 linemun:       2442 addr:0448 expected_valid:0
            24495000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            24505000 linemun:       2443 addr:0448 expected_valid:0
            24505000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            24515000 linemun:       2444 addr:0448 expected_valid:0
            24515000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            24525000 linemun:       2445 addr:0448 expected_valid:0
            24525000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            24525000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0448
            24535000 linemun:       2446 addr:0448 expected_valid:1
            24535000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            24545000 linemun:       2447 addr:0449 expected_valid:0
            24545000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0449
            24555000 linemun:       2448 addr:0449 expected_valid:0
            24555000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0449
            24565000 linemun:       2449 addr:0449 expected_valid:0
            24565000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0449
            24575000 linemun:       2450 addr:0449 expected_valid:0
            24575000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0449
            24585000 linemun:       2451 addr:0449 expected_valid:0
            24585000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0449
            24595000 linemun:       2452 addr:0449 expected_valid:0
            24595000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0449
            24605000 linemun:       2453 addr:0449 expected_valid:0
            24605000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0449
            24615000 linemun:       2454 addr:0449 expected_valid:0
            24615000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0449
            24625000 linemun:       2455 addr:0449 expected_valid:0
            24625000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0449
            24625000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0449
            24635000 linemun:       2456 addr:0449 expected_valid:1
            24635000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            24645000 linemun:       2457 addr:0449 expected_valid:1
            24645000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            24655000 linemun:       2458 addr:044a expected_valid:0
            24655000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:044a
            24665000 linemun:       2459 addr:044a expected_valid:0
            24665000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:044a
            24675000 linemun:       2460 addr:044a expected_valid:0
            24675000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:044a
            24685000 linemun:       2461 addr:044a expected_valid:0
            24685000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:044a
            24695000 linemun:       2462 addr:044a expected_valid:0
            24695000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:044a
            24705000 linemun:       2463 addr:044a expected_valid:0
            24705000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:044a
            24715000 linemun:       2464 addr:044a expected_valid:0
            24715000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:044a
            24725000 linemun:       2465 addr:044a expected_valid:0
            24725000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:044a
            24735000 linemun:       2466 addr:044a expected_valid:0
            24735000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:044a
            24735000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:044a
            24745000 linemun:       2467 addr:044a expected_valid:1
            24745000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:044a
            24755000 linemun:       2468 addr:044b expected_valid:0
            24755000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:044b
            24765000 linemun:       2469 addr:044b expected_valid:0
            24765000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:044b
            24775000 linemun:       2470 addr:044b expected_valid:0
            24775000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:044b
            24785000 linemun:       2471 addr:044b expected_valid:0
            24785000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:044b
            24795000 linemun:       2472 addr:044b expected_valid:0
            24795000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:044b
            24805000 linemun:       2473 addr:044b expected_valid:0
            24805000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:044b
            24815000 linemun:       2474 addr:044b expected_valid:0
            24815000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:044b
            24825000 linemun:       2475 addr:044b expected_valid:0
            24825000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:044b
            24835000 linemun:       2476 addr:044b expected_valid:0
            24835000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:044b
            24835000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:044b
            24845000 linemun:       2477 addr:044b expected_valid:1
            24845000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:044b
            24855000 linemun:       2478 addr:044c expected_valid:0
            24855000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            24865000 linemun:       2479 addr:044c expected_valid:0
            24865000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            24875000 linemun:       2480 addr:044c expected_valid:0
            24875000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            24885000 linemun:       2481 addr:044c expected_valid:0
            24885000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            24895000 linemun:       2482 addr:044c expected_valid:0
            24895000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            24905000 linemun:       2483 addr:044c expected_valid:0
            24905000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            24915000 linemun:       2484 addr:044c expected_valid:0
            24915000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            24925000 linemun:       2485 addr:044c expected_valid:0
            24925000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            24935000 linemun:       2486 addr:044c expected_valid:0
            24935000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            24935000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:044c
            24945000 linemun:       2487 addr:044c expected_valid:1
            24945000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:044c
            24955000 linemun:       2488 addr:044d expected_valid:0
            24955000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:044d
            24965000 linemun:       2489 addr:044d expected_valid:0
            24965000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:044d
            24975000 linemun:       2490 addr:044d expected_valid:0
            24975000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:044d
            24985000 linemun:       2491 addr:044d expected_valid:0
            24985000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:044d
            24995000 linemun:       2492 addr:044d expected_valid:0
            24995000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:044d
            25005000 linemun:       2493 addr:044d expected_valid:0
            25005000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:044d
            25015000 linemun:       2494 addr:044d expected_valid:0
            25015000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:044d
            25025000 linemun:       2495 addr:044d expected_valid:0
            25025000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:044d
            25035000 linemun:       2496 addr:044d expected_valid:0
            25035000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:044d
            25035000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:044d
            25045000 linemun:       2497 addr:044d expected_valid:1
            25045000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:044d
            25055000 linemun:       2498 addr:010f expected_valid:1
            25055000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            25065000 linemun:       2499 addr:0110 expected_valid:1
            25065000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            25075000 linemun:       2500 addr:010f expected_valid:1
            25075000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            25085000 linemun:       2501 addr:0110 expected_valid:1
            25085000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            25095000 linemun:       2502 addr:010f expected_valid:1
            25095000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            25105000 linemun:       2503 addr:0265 expected_valid:1
            25105000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            25115000 linemun:       2504 addr:009b expected_valid:1
            25115000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25125000 linemun:       2505 addr:009c expected_valid:1
            25125000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            25135000 linemun:       2506 addr:009d expected_valid:1
            25135000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            25145000 linemun:       2507 addr:009e expected_valid:1
            25145000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            25155000 linemun:       2508 addr:0265 expected_valid:1
            25155000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            25165000 linemun:       2509 addr:0265 expected_valid:1
            25165000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            25175000 linemun:       2510 addr:010f expected_valid:1
            25175000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            25185000 linemun:       2511 addr:010f expected_valid:1
            25185000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            25195000 linemun:       2512 addr:0110 expected_valid:1
            25195000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            25205000 linemun:       2513 addr:0111 expected_valid:1
            25205000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            25215000 linemun:       2514 addr:0112 expected_valid:1
            25215000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            25225000 linemun:       2515 addr:0113 expected_valid:1
            25225000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            25235000 linemun:       2516 addr:0114 expected_valid:1
            25235000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            25245000 linemun:       2517 addr:0115 expected_valid:1
            25245000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            25255000 linemun:       2518 addr:0116 expected_valid:1
            25255000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            25265000 linemun:       2519 addr:0382 expected_valid:1
            25265000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            25275000 linemun:       2520 addr:0383 expected_valid:1
            25275000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            25285000 linemun:       2521 addr:0384 expected_valid:1
            25285000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            25295000 linemun:       2522 addr:0385 expected_valid:1
            25295000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            25305000 linemun:       2523 addr:0386 expected_valid:1
            25305000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            25315000 linemun:       2524 addr:0387 expected_valid:1
            25315000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0387
            25325000 linemun:       2525 addr:0265 expected_valid:1
            25325000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            25335000 linemun:       2526 addr:0266 expected_valid:1
            25335000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            25345000 linemun:       2527 addr:0267 expected_valid:1
            25345000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            25355000 linemun:       2528 addr:0268 expected_valid:1
            25355000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            25365000 linemun:       2529 addr:009b expected_valid:1
            25365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25375000 linemun:       2530 addr:0445 expected_valid:1
            25375000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            25385000 linemun:       2531 addr:0446 expected_valid:1
            25385000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            25395000 linemun:       2532 addr:0447 expected_valid:1
            25395000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0447
            25405000 linemun:       2533 addr:0448 expected_valid:1
            25405000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            25415000 linemun:       2534 addr:0265 expected_valid:1
            25415000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            25425000 linemun:       2535 addr:0266 expected_valid:1
            25425000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            25435000 linemun:       2536 addr:009b expected_valid:1
            25435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25445000 linemun:       2537 addr:009b expected_valid:1
            25445000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25455000 linemun:       2538 addr:009c expected_valid:1
            25455000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            25465000 linemun:       2539 addr:009d expected_valid:1
            25465000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            25475000 linemun:       2540 addr:0265 expected_valid:1
            25475000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            25485000 linemun:       2541 addr:0266 expected_valid:1
            25485000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            25495000 linemun:       2542 addr:0267 expected_valid:1
            25495000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            25505000 linemun:       2543 addr:0268 expected_valid:1
            25505000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            25515000 linemun:       2544 addr:0269 expected_valid:1
            25515000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            25525000 linemun:       2545 addr:0269 expected_valid:1
            25525000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            25535000 linemun:       2546 addr:010f expected_valid:1
            25535000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            25545000 linemun:       2547 addr:0265 expected_valid:1
            25545000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            25555000 linemun:       2548 addr:009b expected_valid:1
            25555000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25565000 linemun:       2549 addr:0382 expected_valid:1
            25565000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            25575000 linemun:       2550 addr:0383 expected_valid:1
            25575000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            25585000 linemun:       2551 addr:0384 expected_valid:1
            25585000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            25595000 linemun:       2552 addr:0385 expected_valid:1
            25595000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            25605000 linemun:       2553 addr:0386 expected_valid:1
            25605000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            25615000 linemun:       2554 addr:009b expected_valid:1
            25615000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25625000 linemun:       2555 addr:009b expected_valid:1
            25625000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25635000 linemun:       2556 addr:009c expected_valid:1
            25635000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            25645000 linemun:       2557 addr:009b expected_valid:1
            25645000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25655000 linemun:       2558 addr:009b expected_valid:1
            25655000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25665000 linemun:       2559 addr:009c expected_valid:1
            25665000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            25675000 linemun:       2560 addr:009d expected_valid:1
            25675000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            25685000 linemun:       2561 addr:0445 expected_valid:1
            25685000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            25695000 linemun:       2562 addr:0446 expected_valid:1
            25695000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            25705000 linemun:       2563 addr:0447 expected_valid:1
            25705000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            25715000 linemun:       2564 addr:0382 expected_valid:1
            25715000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            25725000 linemun:       2565 addr:009b expected_valid:1
            25725000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25735000 linemun:       2566 addr:009c expected_valid:1
            25735000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            25745000 linemun:       2567 addr:010f expected_valid:1
            25745000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            25755000 linemun:       2568 addr:0110 expected_valid:1
            25755000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            25765000 linemun:       2569 addr:0111 expected_valid:1
            25765000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            25775000 linemun:       2570 addr:0112 expected_valid:1
            25775000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            25785000 linemun:       2571 addr:010f expected_valid:1
            25785000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            25795000 linemun:       2572 addr:009b expected_valid:1
            25795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25805000 linemun:       2573 addr:009c expected_valid:1
            25805000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            25815000 linemun:       2574 addr:0382 expected_valid:1
            25815000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            25825000 linemun:       2575 addr:0383 expected_valid:1
            25825000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            25835000 linemun:       2576 addr:0384 expected_valid:1
            25835000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            25845000 linemun:       2577 addr:0385 expected_valid:1
            25845000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            25855000 linemun:       2578 addr:0385 expected_valid:1
            25855000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0385
            25865000 linemun:       2579 addr:0386 expected_valid:1
            25865000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            25875000 linemun:       2580 addr:0387 expected_valid:1
            25875000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0387
            25885000 linemun:       2581 addr:0387 expected_valid:1
            25885000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            25895000 linemun:       2582 addr:009b expected_valid:1
            25895000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            25905000 linemun:       2583 addr:0265 expected_valid:1
            25905000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            25915000 linemun:       2584 addr:0266 expected_valid:1
            25915000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            25925000 linemun:       2585 addr:0267 expected_valid:1
            25925000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            25935000 linemun:       2586 addr:0268 expected_valid:1
            25935000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            25945000 linemun:       2587 addr:0269 expected_valid:1
            25945000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            25955000 linemun:       2588 addr:026a expected_valid:1
            25955000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            25965000 linemun:       2589 addr:026b expected_valid:1
            25965000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            25975000 linemun:       2590 addr:0382 expected_valid:1
            25975000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            25985000 linemun:       2591 addr:0383 expected_valid:1
            25985000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            25995000 linemun:       2592 addr:0384 expected_valid:1
            25995000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            26005000 linemun:       2593 addr:0385 expected_valid:1
            26005000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0385
            26015000 linemun:       2594 addr:0386 expected_valid:1
            26015000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0386
            26025000 linemun:       2595 addr:0387 expected_valid:1
            26025000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            26035000 linemun:       2596 addr:0388 expected_valid:0
            26035000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            26045000 linemun:       2597 addr:0388 expected_valid:0
            26045000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            26055000 linemun:       2598 addr:0388 expected_valid:0
            26055000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            26065000 linemun:       2599 addr:0388 expected_valid:0
            26065000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            26075000 linemun:       2600 addr:0388 expected_valid:0
            26075000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            26085000 linemun:       2601 addr:0388 expected_valid:0
            26085000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            26095000 linemun:       2602 addr:0388 expected_valid:0
            26095000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            26105000 linemun:       2603 addr:0388 expected_valid:0
            26105000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            26115000 linemun:       2604 addr:0388 expected_valid:0
            26115000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            26115000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0388
            26125000 linemun:       2605 addr:0388 expected_valid:1
            26125000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0388
            26135000 linemun:       2606 addr:009b expected_valid:1
            26135000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            26145000 linemun:       2607 addr:009b expected_valid:1
            26145000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            26155000 linemun:       2608 addr:009c expected_valid:1
            26155000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            26165000 linemun:       2609 addr:009d expected_valid:1
            26165000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            26175000 linemun:       2610 addr:009e expected_valid:1
            26175000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            26185000 linemun:       2611 addr:009f expected_valid:1
            26185000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            26195000 linemun:       2612 addr:00a0 expected_valid:1
            26195000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            26205000 linemun:       2613 addr:0382 expected_valid:1
            26205000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            26215000 linemun:       2614 addr:0383 expected_valid:1
            26215000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            26225000 linemun:       2615 addr:0384 expected_valid:1
            26225000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            26235000 linemun:       2616 addr:0385 expected_valid:1
            26235000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0385
            26245000 linemun:       2617 addr:0386 expected_valid:1
            26245000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0386
            26255000 linemun:       2618 addr:0387 expected_valid:1
            26255000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            26265000 linemun:       2619 addr:0388 expected_valid:1
            26265000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0388
            26275000 linemun:       2620 addr:009b expected_valid:1
            26275000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            26285000 linemun:       2621 addr:009c expected_valid:1
            26285000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            26295000 linemun:       2622 addr:0265 expected_valid:1
            26295000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            26305000 linemun:       2623 addr:0266 expected_valid:1
            26305000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            26315000 linemun:       2624 addr:0445 expected_valid:1
            26315000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            26325000 linemun:       2625 addr:0265 expected_valid:1
            26325000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            26335000 linemun:       2626 addr:0266 expected_valid:1
            26335000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            26345000 linemun:       2627 addr:0267 expected_valid:1
            26345000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            26355000 linemun:       2628 addr:0445 expected_valid:1
            26355000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            26365000 linemun:       2629 addr:0445 expected_valid:1
            26365000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            26375000 linemun:       2630 addr:0445 expected_valid:1
            26375000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            26385000 linemun:       2631 addr:0446 expected_valid:1
            26385000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            26395000 linemun:       2632 addr:0447 expected_valid:1
            26395000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0447
            26405000 linemun:       2633 addr:0447 expected_valid:1
            26405000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            26415000 linemun:       2634 addr:0448 expected_valid:1
            26415000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0448
            26425000 linemun:       2635 addr:0449 expected_valid:1
            26425000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            26435000 linemun:       2636 addr:0382 expected_valid:1
            26435000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            26445000 linemun:       2637 addr:0265 expected_valid:1
            26445000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            26455000 linemun:       2638 addr:0445 expected_valid:1
            26455000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            26465000 linemun:       2639 addr:0446 expected_valid:1
            26465000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            26475000 linemun:       2640 addr:0447 expected_valid:1
            26475000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            26485000 linemun:       2641 addr:0445 expected_valid:1
            26485000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            26495000 linemun:       2642 addr:0446 expected_valid:1
            26495000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            26505000 linemun:       2643 addr:0447 expected_valid:1
            26505000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            26515000 linemun:       2644 addr:0448 expected_valid:1
            26515000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            26525000 linemun:       2645 addr:0449 expected_valid:1
            26525000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            26535000 linemun:       2646 addr:0382 expected_valid:1
            26535000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            26545000 linemun:       2647 addr:0383 expected_valid:1
            26545000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            26555000 linemun:       2648 addr:0445 expected_valid:1
            26555000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            26565000 linemun:       2649 addr:0446 expected_valid:1
            26565000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            26575000 linemun:       2650 addr:0447 expected_valid:1
            26575000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            26585000 linemun:       2651 addr:0382 expected_valid:1
            26585000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            26595000 linemun:       2652 addr:009b expected_valid:1
            26595000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            26605000 linemun:       2653 addr:009c expected_valid:1
            26605000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            26615000 linemun:       2654 addr:0265 expected_valid:1
            26615000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            26625000 linemun:       2655 addr:0266 expected_valid:1
            26625000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            26635000 linemun:       2656 addr:0267 expected_valid:1
            26635000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            26645000 linemun:       2657 addr:0268 expected_valid:1
            26645000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            26655000 linemun:       2658 addr:0269 expected_valid:1
            26655000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            26665000 linemun:       2659 addr:026a expected_valid:1
            26665000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            26675000 linemun:       2660 addr:009b expected_valid:1
            26675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            26685000 linemun:       2661 addr:009c expected_valid:1
            26685000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            26695000 linemun:       2662 addr:0382 expected_valid:1
            26695000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            26705000 linemun:       2663 addr:0382 expected_valid:1
            26705000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            26715000 linemun:       2664 addr:0382 expected_valid:1
            26715000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            26725000 linemun:       2665 addr:010f expected_valid:1
            26725000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            26735000 linemun:       2666 addr:0110 expected_valid:1
            26735000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            26745000 linemun:       2667 addr:0111 expected_valid:1
            26745000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            26755000 linemun:       2668 addr:0112 expected_valid:1
            26755000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            26765000 linemun:       2669 addr:0113 expected_valid:1
            26765000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            26775000 linemun:       2670 addr:0114 expected_valid:1
            26775000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            26785000 linemun:       2671 addr:0265 expected_valid:1
            26785000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            26795000 linemun:       2672 addr:0266 expected_valid:1
            26795000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            26805000 linemun:       2673 addr:0267 expected_valid:1
            26805000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            26815000 linemun:       2674 addr:0268 expected_valid:1
            26815000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            26825000 linemun:       2675 addr:0268 expected_valid:1
            26825000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            26835000 linemun:       2676 addr:0269 expected_valid:1
            26835000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            26845000 linemun:       2677 addr:026a expected_valid:1
            26845000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            26855000 linemun:       2678 addr:026b expected_valid:1
            26855000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            26865000 linemun:       2679 addr:026c expected_valid:1
            26865000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:026c
            26875000 linemun:       2680 addr:026d expected_valid:1
            26875000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:026d
            26885000 linemun:       2681 addr:0445 expected_valid:1
            26885000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            26895000 linemun:       2682 addr:0446 expected_valid:1
            26895000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            26905000 linemun:       2683 addr:0447 expected_valid:1
            26905000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            26915000 linemun:       2684 addr:0265 expected_valid:1
            26915000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            26925000 linemun:       2685 addr:0265 expected_valid:1
            26925000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            26935000 linemun:       2686 addr:0266 expected_valid:1
            26935000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            26945000 linemun:       2687 addr:0382 expected_valid:1
            26945000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            26955000 linemun:       2688 addr:0383 expected_valid:1
            26955000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            26965000 linemun:       2689 addr:0445 expected_valid:1
            26965000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            26975000 linemun:       2690 addr:05d1 expected_valid:0
            26975000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            26985000 linemun:       2691 addr:05d1 expected_valid:0
            26985000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            26995000 linemun:       2692 addr:05d1 expected_valid:0
            26995000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            27005000 linemun:       2693 addr:05d1 expected_valid:0
            27005000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            27015000 linemun:       2694 addr:05d1 expected_valid:0
            27015000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            27025000 linemun:       2695 addr:05d1 expected_valid:0
            27025000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            27035000 linemun:       2696 addr:05d1 expected_valid:0
            27035000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            27045000 linemun:       2697 addr:05d1 expected_valid:0
            27045000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            27055000 linemun:       2698 addr:05d1 expected_valid:0
            27055000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            27055000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d1
            27065000 linemun:       2699 addr:05d1 expected_valid:1
            27065000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            27075000 linemun:       2700 addr:0265 expected_valid:1
            27075000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            27085000 linemun:       2701 addr:0266 expected_valid:1
            27085000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            27095000 linemun:       2702 addr:0382 expected_valid:1
            27095000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            27105000 linemun:       2703 addr:0382 expected_valid:1
            27105000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            27115000 linemun:       2704 addr:0383 expected_valid:1
            27115000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            27125000 linemun:       2705 addr:0384 expected_valid:1
            27125000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            27135000 linemun:       2706 addr:0385 expected_valid:1
            27135000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            27145000 linemun:       2707 addr:0386 expected_valid:1
            27145000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            27155000 linemun:       2708 addr:0387 expected_valid:1
            27155000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0387
            27165000 linemun:       2709 addr:010f expected_valid:1
            27165000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            27175000 linemun:       2710 addr:0110 expected_valid:1
            27175000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            27185000 linemun:       2711 addr:0111 expected_valid:1
            27185000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            27195000 linemun:       2712 addr:0112 expected_valid:1
            27195000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            27205000 linemun:       2713 addr:0113 expected_valid:1
            27205000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            27215000 linemun:       2714 addr:0114 expected_valid:1
            27215000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            27225000 linemun:       2715 addr:0115 expected_valid:1
            27225000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            27235000 linemun:       2716 addr:0116 expected_valid:1
            27235000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            27245000 linemun:       2717 addr:0117 expected_valid:1
            27245000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:0117
            27255000 linemun:       2718 addr:0118 expected_valid:1
            27255000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:0118
            27265000 linemun:       2719 addr:0119 expected_valid:0
            27265000 RTL LRU_BIT[19]=10 FOR MISS ADDR:0119
            27275000 linemun:       2720 addr:0119 expected_valid:0
            27275000 RTL LRU_BIT[19]=10 FOR MISS ADDR:0119
            27285000 linemun:       2721 addr:0119 expected_valid:0
            27285000 RTL LRU_BIT[19]=10 FOR MISS ADDR:0119
            27295000 linemun:       2722 addr:0119 expected_valid:0
            27295000 RTL LRU_BIT[19]=10 FOR MISS ADDR:0119
            27305000 linemun:       2723 addr:0119 expected_valid:0
            27305000 RTL LRU_BIT[19]=10 FOR MISS ADDR:0119
            27315000 linemun:       2724 addr:0119 expected_valid:0
            27315000 RTL LRU_BIT[19]=10 FOR MISS ADDR:0119
            27325000 linemun:       2725 addr:0119 expected_valid:0
            27325000 RTL LRU_BIT[19]=10 FOR MISS ADDR:0119
            27335000 linemun:       2726 addr:0119 expected_valid:0
            27335000 RTL LRU_BIT[19]=10 FOR MISS ADDR:0119
            27345000 linemun:       2727 addr:0119 expected_valid:0
            27345000 RTL LRU_BIT[19]=10 FOR MISS ADDR:0119
            27345000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0119
            27355000 linemun:       2728 addr:0119 expected_valid:1
            27355000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:0119
            27365000 linemun:       2729 addr:011a expected_valid:0
            27365000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:011a
            27375000 linemun:       2730 addr:011a expected_valid:0
            27375000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:011a
            27385000 linemun:       2731 addr:011a expected_valid:0
            27385000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:011a
            27395000 linemun:       2732 addr:011a expected_valid:0
            27395000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:011a
            27405000 linemun:       2733 addr:011a expected_valid:0
            27405000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:011a
            27415000 linemun:       2734 addr:011a expected_valid:0
            27415000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:011a
            27425000 linemun:       2735 addr:011a expected_valid:0
            27425000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:011a
            27435000 linemun:       2736 addr:011a expected_valid:0
            27435000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:011a
            27445000 linemun:       2737 addr:011a expected_valid:0
            27445000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:011a
            27445000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:011a
            27455000 linemun:       2738 addr:011a expected_valid:1
            27455000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:011a
            27465000 linemun:       2739 addr:011b expected_valid:0
            27465000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:011b
            27475000 linemun:       2740 addr:011b expected_valid:0
            27475000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:011b
            27485000 linemun:       2741 addr:011b expected_valid:0
            27485000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:011b
            27495000 linemun:       2742 addr:011b expected_valid:0
            27495000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:011b
            27505000 linemun:       2743 addr:011b expected_valid:0
            27505000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:011b
            27515000 linemun:       2744 addr:011b expected_valid:0
            27515000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:011b
            27525000 linemun:       2745 addr:011b expected_valid:0
            27525000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:011b
            27535000 linemun:       2746 addr:011b expected_valid:0
            27535000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:011b
            27545000 linemun:       2747 addr:011b expected_valid:0
            27545000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:011b
            27545000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:011b
            27555000 linemun:       2748 addr:011b expected_valid:1
            27555000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:011b
            27565000 linemun:       2749 addr:011b expected_valid:1
            27565000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:011b
            27575000 linemun:       2750 addr:0382 expected_valid:1
            27575000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            27585000 linemun:       2751 addr:0383 expected_valid:1
            27585000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            27595000 linemun:       2752 addr:0384 expected_valid:1
            27595000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            27605000 linemun:       2753 addr:010f expected_valid:1
            27605000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            27615000 linemun:       2754 addr:0445 expected_valid:1
            27615000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            27625000 linemun:       2755 addr:0265 expected_valid:1
            27625000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            27635000 linemun:       2756 addr:0266 expected_valid:1
            27635000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            27645000 linemun:       2757 addr:0267 expected_valid:1
            27645000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            27655000 linemun:       2758 addr:0382 expected_valid:1
            27655000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            27665000 linemun:       2759 addr:0382 expected_valid:1
            27665000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            27675000 linemun:       2760 addr:0383 expected_valid:1
            27675000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            27685000 linemun:       2761 addr:0445 expected_valid:1
            27685000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            27695000 linemun:       2762 addr:0446 expected_valid:1
            27695000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            27705000 linemun:       2763 addr:0445 expected_valid:1
            27705000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            27715000 linemun:       2764 addr:0265 expected_valid:1
            27715000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            27725000 linemun:       2765 addr:0266 expected_valid:1
            27725000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            27735000 linemun:       2766 addr:0267 expected_valid:1
            27735000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            27745000 linemun:       2767 addr:0382 expected_valid:1
            27745000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            27755000 linemun:       2768 addr:0383 expected_valid:1
            27755000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            27765000 linemun:       2769 addr:0384 expected_valid:1
            27765000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            27775000 linemun:       2770 addr:0385 expected_valid:1
            27775000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            27785000 linemun:       2771 addr:010f expected_valid:1
            27785000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            27795000 linemun:       2772 addr:05d1 expected_valid:1
            27795000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            27805000 linemun:       2773 addr:009b expected_valid:1
            27805000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:009b
            27815000 linemun:       2774 addr:009c expected_valid:1
            27815000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            27825000 linemun:       2775 addr:009d expected_valid:1
            27825000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            27835000 linemun:       2776 addr:009e expected_valid:1
            27835000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            27845000 linemun:       2777 addr:0382 expected_valid:1
            27845000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            27855000 linemun:       2778 addr:0383 expected_valid:1
            27855000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            27865000 linemun:       2779 addr:009b expected_valid:1
            27865000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            27875000 linemun:       2780 addr:009c expected_valid:1
            27875000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            27885000 linemun:       2781 addr:009d expected_valid:1
            27885000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            27895000 linemun:       2782 addr:009e expected_valid:1
            27895000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            27905000 linemun:       2783 addr:009e expected_valid:1
            27905000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            27915000 linemun:       2784 addr:009f expected_valid:1
            27915000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            27925000 linemun:       2785 addr:0265 expected_valid:1
            27925000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            27935000 linemun:       2786 addr:0445 expected_valid:1
            27935000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            27945000 linemun:       2787 addr:0265 expected_valid:1
            27945000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            27955000 linemun:       2788 addr:0266 expected_valid:1
            27955000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            27965000 linemun:       2789 addr:0267 expected_valid:1
            27965000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            27975000 linemun:       2790 addr:0268 expected_valid:1
            27975000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            27985000 linemun:       2791 addr:0269 expected_valid:1
            27985000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            27995000 linemun:       2792 addr:026a expected_valid:1
            27995000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            28005000 linemun:       2793 addr:026b expected_valid:1
            28005000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            28015000 linemun:       2794 addr:026c expected_valid:1
            28015000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:026c
            28025000 linemun:       2795 addr:0382 expected_valid:1
            28025000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            28035000 linemun:       2796 addr:0383 expected_valid:1
            28035000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            28045000 linemun:       2797 addr:0384 expected_valid:1
            28045000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            28055000 linemun:       2798 addr:0385 expected_valid:1
            28055000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            28065000 linemun:       2799 addr:0386 expected_valid:1
            28065000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            28075000 linemun:       2800 addr:0387 expected_valid:1
            28075000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            28085000 linemun:       2801 addr:0387 expected_valid:1
            28085000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            28095000 linemun:       2802 addr:009b expected_valid:1
            28095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            28105000 linemun:       2803 addr:009c expected_valid:1
            28105000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            28115000 linemun:       2804 addr:05d1 expected_valid:1
            28115000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            28125000 linemun:       2805 addr:05d2 expected_valid:0
            28125000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            28135000 linemun:       2806 addr:05d2 expected_valid:0
            28135000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            28145000 linemun:       2807 addr:05d2 expected_valid:0
            28145000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            28155000 linemun:       2808 addr:05d2 expected_valid:0
            28155000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            28165000 linemun:       2809 addr:05d2 expected_valid:0
            28165000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            28175000 linemun:       2810 addr:05d2 expected_valid:0
            28175000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            28185000 linemun:       2811 addr:05d2 expected_valid:0
            28185000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            28195000 linemun:       2812 addr:05d2 expected_valid:0
            28195000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            28205000 linemun:       2813 addr:05d2 expected_valid:0
            28205000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            28205000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d2
            28215000 linemun:       2814 addr:05d2 expected_valid:1
            28215000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            28225000 linemun:       2815 addr:0445 expected_valid:1
            28225000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            28235000 linemun:       2816 addr:0446 expected_valid:1
            28235000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            28245000 linemun:       2817 addr:0447 expected_valid:1
            28245000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0447
            28255000 linemun:       2818 addr:0445 expected_valid:1
            28255000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            28265000 linemun:       2819 addr:0446 expected_valid:1
            28265000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            28275000 linemun:       2820 addr:0446 expected_valid:1
            28275000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            28285000 linemun:       2821 addr:0447 expected_valid:1
            28285000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            28295000 linemun:       2822 addr:0448 expected_valid:1
            28295000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            28305000 linemun:       2823 addr:0449 expected_valid:1
            28305000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            28315000 linemun:       2824 addr:044a expected_valid:1
            28315000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:044a
            28325000 linemun:       2825 addr:044b expected_valid:1
            28325000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:044b
            28335000 linemun:       2826 addr:044c expected_valid:1
            28335000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:044c
            28345000 linemun:       2827 addr:010f expected_valid:1
            28345000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            28355000 linemun:       2828 addr:0110 expected_valid:1
            28355000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            28365000 linemun:       2829 addr:010f expected_valid:1
            28365000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            28375000 linemun:       2830 addr:0110 expected_valid:1
            28375000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            28385000 linemun:       2831 addr:0110 expected_valid:1
            28385000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            28395000 linemun:       2832 addr:0111 expected_valid:1
            28395000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            28405000 linemun:       2833 addr:0111 expected_valid:1
            28405000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            28415000 linemun:       2834 addr:0112 expected_valid:1
            28415000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0112
            28425000 linemun:       2835 addr:0265 expected_valid:1
            28425000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            28435000 linemun:       2836 addr:0266 expected_valid:1
            28435000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            28445000 linemun:       2837 addr:0267 expected_valid:1
            28445000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            28455000 linemun:       2838 addr:0268 expected_valid:1
            28455000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            28465000 linemun:       2839 addr:0269 expected_valid:1
            28465000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            28475000 linemun:       2840 addr:0639 expected_valid:0
            28475000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            28485000 linemun:       2841 addr:0639 expected_valid:0
            28485000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            28495000 linemun:       2842 addr:0639 expected_valid:0
            28495000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            28505000 linemun:       2843 addr:0639 expected_valid:0
            28505000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            28515000 linemun:       2844 addr:0639 expected_valid:0
            28515000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            28525000 linemun:       2845 addr:0639 expected_valid:0
            28525000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            28535000 linemun:       2846 addr:0639 expected_valid:0
            28535000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            28545000 linemun:       2847 addr:0639 expected_valid:0
            28545000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            28555000 linemun:       2848 addr:0639 expected_valid:0
            28555000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            28555000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0639
            28565000 linemun:       2849 addr:0639 expected_valid:1
            28565000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            28575000 linemun:       2850 addr:0639 expected_valid:1
            28575000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            28585000 linemun:       2851 addr:063a expected_valid:0
            28585000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            28595000 linemun:       2852 addr:063a expected_valid:0
            28595000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            28605000 linemun:       2853 addr:063a expected_valid:0
            28605000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            28615000 linemun:       2854 addr:063a expected_valid:0
            28615000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            28625000 linemun:       2855 addr:063a expected_valid:0
            28625000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            28635000 linemun:       2856 addr:063a expected_valid:0
            28635000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            28645000 linemun:       2857 addr:063a expected_valid:0
            28645000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            28655000 linemun:       2858 addr:063a expected_valid:0
            28655000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            28665000 linemun:       2859 addr:063a expected_valid:0
            28665000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            28665000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063a
            28675000 linemun:       2860 addr:063a expected_valid:1
            28675000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            28685000 linemun:       2861 addr:0639 expected_valid:1
            28685000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            28695000 linemun:       2862 addr:063a expected_valid:1
            28695000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            28705000 linemun:       2863 addr:063b expected_valid:0
            28705000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            28715000 linemun:       2864 addr:063b expected_valid:0
            28715000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            28725000 linemun:       2865 addr:063b expected_valid:0
            28725000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            28735000 linemun:       2866 addr:063b expected_valid:0
            28735000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            28745000 linemun:       2867 addr:063b expected_valid:0
            28745000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            28755000 linemun:       2868 addr:063b expected_valid:0
            28755000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            28765000 linemun:       2869 addr:063b expected_valid:0
            28765000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            28775000 linemun:       2870 addr:063b expected_valid:0
            28775000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            28785000 linemun:       2871 addr:063b expected_valid:0
            28785000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            28785000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063b
            28795000 linemun:       2872 addr:063b expected_valid:1
            28795000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:063b
            28805000 linemun:       2873 addr:063c expected_valid:0
            28805000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            28815000 linemun:       2874 addr:063c expected_valid:0
            28815000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            28825000 linemun:       2875 addr:063c expected_valid:0
            28825000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            28835000 linemun:       2876 addr:063c expected_valid:0
            28835000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            28845000 linemun:       2877 addr:063c expected_valid:0
            28845000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            28855000 linemun:       2878 addr:063c expected_valid:0
            28855000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            28865000 linemun:       2879 addr:063c expected_valid:0
            28865000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            28875000 linemun:       2880 addr:063c expected_valid:0
            28875000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            28885000 linemun:       2881 addr:063c expected_valid:0
            28885000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            28885000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063c
            28895000 linemun:       2882 addr:063c expected_valid:1
            28895000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:063c
            28905000 linemun:       2883 addr:0382 expected_valid:1
            28905000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            28915000 linemun:       2884 addr:0383 expected_valid:1
            28915000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            28925000 linemun:       2885 addr:0384 expected_valid:1
            28925000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            28935000 linemun:       2886 addr:05d1 expected_valid:1
            28935000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            28945000 linemun:       2887 addr:0639 expected_valid:1
            28945000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            28955000 linemun:       2888 addr:063a expected_valid:1
            28955000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            28965000 linemun:       2889 addr:063b expected_valid:1
            28965000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:063b
            28975000 linemun:       2890 addr:063c expected_valid:1
            28975000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:063c
            28985000 linemun:       2891 addr:063d expected_valid:0
            28985000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            28995000 linemun:       2892 addr:063d expected_valid:0
            28995000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            29005000 linemun:       2893 addr:063d expected_valid:0
            29005000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            29015000 linemun:       2894 addr:063d expected_valid:0
            29015000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            29025000 linemun:       2895 addr:063d expected_valid:0
            29025000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            29035000 linemun:       2896 addr:063d expected_valid:0
            29035000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            29045000 linemun:       2897 addr:063d expected_valid:0
            29045000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            29055000 linemun:       2898 addr:063d expected_valid:0
            29055000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            29065000 linemun:       2899 addr:063d expected_valid:0
            29065000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            29065000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063d
            29075000 linemun:       2900 addr:063d expected_valid:1
            29075000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:063d
            29085000 linemun:       2901 addr:010f expected_valid:1
            29085000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            29095000 linemun:       2902 addr:0265 expected_valid:1
            29095000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            29105000 linemun:       2903 addr:0266 expected_valid:1
            29105000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            29115000 linemun:       2904 addr:0267 expected_valid:1
            29115000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            29125000 linemun:       2905 addr:009b expected_valid:1
            29125000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            29135000 linemun:       2906 addr:009b expected_valid:1
            29135000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            29145000 linemun:       2907 addr:009c expected_valid:1
            29145000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            29155000 linemun:       2908 addr:009d expected_valid:1
            29155000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            29165000 linemun:       2909 addr:009e expected_valid:1
            29165000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            29175000 linemun:       2910 addr:009f expected_valid:1
            29175000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            29185000 linemun:       2911 addr:0265 expected_valid:1
            29185000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            29195000 linemun:       2912 addr:010f expected_valid:1
            29195000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            29205000 linemun:       2913 addr:0110 expected_valid:1
            29205000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            29215000 linemun:       2914 addr:0111 expected_valid:1
            29215000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            29225000 linemun:       2915 addr:0112 expected_valid:1
            29225000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            29235000 linemun:       2916 addr:0382 expected_valid:1
            29235000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            29245000 linemun:       2917 addr:05d1 expected_valid:1
            29245000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            29255000 linemun:       2918 addr:0265 expected_valid:1
            29255000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            29265000 linemun:       2919 addr:0266 expected_valid:1
            29265000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            29275000 linemun:       2920 addr:0267 expected_valid:1
            29275000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            29285000 linemun:       2921 addr:0268 expected_valid:1
            29285000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            29295000 linemun:       2922 addr:0269 expected_valid:1
            29295000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            29305000 linemun:       2923 addr:026a expected_valid:1
            29305000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            29315000 linemun:       2924 addr:026b expected_valid:1
            29315000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            29325000 linemun:       2925 addr:026c expected_valid:1
            29325000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:026c
            29335000 linemun:       2926 addr:026d expected_valid:1
            29335000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:026d
            29345000 linemun:       2927 addr:026e expected_valid:1
            29345000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:026e
            29355000 linemun:       2928 addr:026f expected_valid:1
            29355000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:026f
            29365000 linemun:       2929 addr:0270 expected_valid:1
            29365000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:0270
            29375000 linemun:       2930 addr:0271 expected_valid:1
            29375000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:0271
            29385000 linemun:       2931 addr:0272 expected_valid:1
            29385000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:0272
            29395000 linemun:       2932 addr:0382 expected_valid:1
            29395000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            29405000 linemun:       2933 addr:05d1 expected_valid:1
            29405000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            29415000 linemun:       2934 addr:05d2 expected_valid:1
            29415000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
            29425000 linemun:       2935 addr:009b expected_valid:1
            29425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            29435000 linemun:       2936 addr:0382 expected_valid:1
            29435000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            29445000 linemun:       2937 addr:0383 expected_valid:1
            29445000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            29455000 linemun:       2938 addr:0384 expected_valid:1
            29455000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            29465000 linemun:       2939 addr:0385 expected_valid:1
            29465000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            29475000 linemun:       2940 addr:0386 expected_valid:1
            29475000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            29485000 linemun:       2941 addr:0387 expected_valid:1
            29485000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0387
            29495000 linemun:       2942 addr:0382 expected_valid:1
            29495000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            29505000 linemun:       2943 addr:0383 expected_valid:1
            29505000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            29515000 linemun:       2944 addr:0384 expected_valid:1
            29515000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            29525000 linemun:       2945 addr:0384 expected_valid:1
            29525000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            29535000 linemun:       2946 addr:0265 expected_valid:1
            29535000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            29545000 linemun:       2947 addr:0266 expected_valid:1
            29545000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            29555000 linemun:       2948 addr:010f expected_valid:1
            29555000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            29565000 linemun:       2949 addr:0110 expected_valid:1
            29565000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            29575000 linemun:       2950 addr:0111 expected_valid:1
            29575000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            29585000 linemun:       2951 addr:0112 expected_valid:1
            29585000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0112
            29595000 linemun:       2952 addr:0382 expected_valid:1
            29595000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            29605000 linemun:       2953 addr:009b expected_valid:1
            29605000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            29615000 linemun:       2954 addr:009c expected_valid:1
            29615000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            29625000 linemun:       2955 addr:05d1 expected_valid:1
            29625000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            29635000 linemun:       2956 addr:05d2 expected_valid:1
            29635000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
            29645000 linemun:       2957 addr:05d2 expected_valid:1
            29645000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            29655000 linemun:       2958 addr:05d3 expected_valid:0
            29655000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            29665000 linemun:       2959 addr:05d3 expected_valid:0
            29665000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            29675000 linemun:       2960 addr:05d3 expected_valid:0
            29675000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            29685000 linemun:       2961 addr:05d3 expected_valid:0
            29685000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            29695000 linemun:       2962 addr:05d3 expected_valid:0
            29695000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            29705000 linemun:       2963 addr:05d3 expected_valid:0
            29705000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            29715000 linemun:       2964 addr:05d3 expected_valid:0
            29715000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            29725000 linemun:       2965 addr:05d3 expected_valid:0
            29725000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            29735000 linemun:       2966 addr:05d3 expected_valid:0
            29735000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            29735000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d3
            29745000 linemun:       2967 addr:05d3 expected_valid:1
            29745000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:05d3
            29755000 linemun:       2968 addr:0445 expected_valid:1
            29755000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            29765000 linemun:       2969 addr:0446 expected_valid:1
            29765000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            29775000 linemun:       2970 addr:0447 expected_valid:1
            29775000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0447
            29785000 linemun:       2971 addr:0445 expected_valid:1
            29785000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            29795000 linemun:       2972 addr:0445 expected_valid:1
            29795000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            29805000 linemun:       2973 addr:0446 expected_valid:1
            29805000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            29815000 linemun:       2974 addr:0639 expected_valid:1
            29815000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            29825000 linemun:       2975 addr:063a expected_valid:1
            29825000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            29835000 linemun:       2976 addr:0639 expected_valid:1
            29835000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            29845000 linemun:       2977 addr:063a expected_valid:1
            29845000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            29855000 linemun:       2978 addr:0265 expected_valid:1
            29855000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            29865000 linemun:       2979 addr:0265 expected_valid:1
            29865000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            29875000 linemun:       2980 addr:0266 expected_valid:1
            29875000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            29885000 linemun:       2981 addr:0445 expected_valid:1
            29885000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            29895000 linemun:       2982 addr:010f expected_valid:1
            29895000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            29905000 linemun:       2983 addr:009b expected_valid:1
            29905000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            29915000 linemun:       2984 addr:009c expected_valid:1
            29915000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            29925000 linemun:       2985 addr:009d expected_valid:1
            29925000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            29935000 linemun:       2986 addr:009e expected_valid:1
            29935000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            29945000 linemun:       2987 addr:009f expected_valid:1
            29945000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            29955000 linemun:       2988 addr:009f expected_valid:1
            29955000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            29965000 linemun:       2989 addr:00a0 expected_valid:1
            29965000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            29975000 linemun:       2990 addr:00a1 expected_valid:1
            29975000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            29985000 linemun:       2991 addr:00a1 expected_valid:1
            29985000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            29995000 linemun:       2992 addr:0639 expected_valid:1
            29995000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            30005000 linemun:       2993 addr:063a expected_valid:1
            30005000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            30015000 linemun:       2994 addr:063b expected_valid:1
            30015000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:063b
            30025000 linemun:       2995 addr:063c expected_valid:1
            30025000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:063c
            30035000 linemun:       2996 addr:063d expected_valid:1
            30035000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:063d
            30045000 linemun:       2997 addr:009b expected_valid:1
            30045000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            30055000 linemun:       2998 addr:0265 expected_valid:1
            30055000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            30065000 linemun:       2999 addr:0266 expected_valid:1
            30065000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            30075000 linemun:       3000 addr:0267 expected_valid:1
            30075000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            30085000 linemun:       3001 addr:0268 expected_valid:1
            30085000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            30095000 linemun:       3002 addr:0382 expected_valid:1
            30095000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            30105000 linemun:       3003 addr:0383 expected_valid:1
            30105000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            30115000 linemun:       3004 addr:0384 expected_valid:1
            30115000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            30125000 linemun:       3005 addr:0639 expected_valid:1
            30125000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            30135000 linemun:       3006 addr:063a expected_valid:1
            30135000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            30145000 linemun:       3007 addr:063b expected_valid:1
            30145000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:063b
            30155000 linemun:       3008 addr:073a expected_valid:0
            30155000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            30165000 linemun:       3009 addr:073a expected_valid:0
            30165000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            30175000 linemun:       3010 addr:073a expected_valid:0
            30175000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            30185000 linemun:       3011 addr:073a expected_valid:0
            30185000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            30195000 linemun:       3012 addr:073a expected_valid:0
            30195000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            30205000 linemun:       3013 addr:073a expected_valid:0
            30205000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            30215000 linemun:       3014 addr:073a expected_valid:0
            30215000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            30225000 linemun:       3015 addr:073a expected_valid:0
            30225000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            30235000 linemun:       3016 addr:073a expected_valid:0
            30235000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            30235000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073a
            30245000 linemun:       3017 addr:073a expected_valid:1
            30245000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            30255000 linemun:       3018 addr:0445 expected_valid:1
            30255000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            30265000 linemun:       3019 addr:0639 expected_valid:1
            30265000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            30275000 linemun:       3020 addr:063a expected_valid:1
            30275000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:063a
            30285000 linemun:       3021 addr:010f expected_valid:1
            30285000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            30295000 linemun:       3022 addr:0110 expected_valid:1
            30295000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            30305000 linemun:       3023 addr:0111 expected_valid:1
            30305000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            30315000 linemun:       3024 addr:05d1 expected_valid:1
            30315000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            30325000 linemun:       3025 addr:05d2 expected_valid:1
            30325000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            30335000 linemun:       3026 addr:05d1 expected_valid:1
            30335000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            30345000 linemun:       3027 addr:0265 expected_valid:1
            30345000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            30355000 linemun:       3028 addr:0266 expected_valid:1
            30355000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            30365000 linemun:       3029 addr:0267 expected_valid:1
            30365000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            30375000 linemun:       3030 addr:010f expected_valid:1
            30375000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            30385000 linemun:       3031 addr:0110 expected_valid:1
            30385000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            30395000 linemun:       3032 addr:0111 expected_valid:1
            30395000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            30405000 linemun:       3033 addr:0639 expected_valid:1
            30405000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            30415000 linemun:       3034 addr:063a expected_valid:1
            30415000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            30425000 linemun:       3035 addr:063b expected_valid:1
            30425000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:063b
            30435000 linemun:       3036 addr:0382 expected_valid:1
            30435000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            30445000 linemun:       3037 addr:0382 expected_valid:1
            30445000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            30455000 linemun:       3038 addr:0383 expected_valid:1
            30455000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            30465000 linemun:       3039 addr:010f expected_valid:1
            30465000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            30475000 linemun:       3040 addr:0445 expected_valid:1
            30475000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            30485000 linemun:       3041 addr:0446 expected_valid:1
            30485000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            30495000 linemun:       3042 addr:0447 expected_valid:1
            30495000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            30505000 linemun:       3043 addr:073a expected_valid:1
            30505000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            30515000 linemun:       3044 addr:073b expected_valid:0
            30515000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            30525000 linemun:       3045 addr:073b expected_valid:0
            30525000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            30535000 linemun:       3046 addr:073b expected_valid:0
            30535000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            30545000 linemun:       3047 addr:073b expected_valid:0
            30545000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            30555000 linemun:       3048 addr:073b expected_valid:0
            30555000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            30565000 linemun:       3049 addr:073b expected_valid:0
            30565000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            30575000 linemun:       3050 addr:073b expected_valid:0
            30575000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            30585000 linemun:       3051 addr:073b expected_valid:0
            30585000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            30595000 linemun:       3052 addr:073b expected_valid:0
            30595000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            30595000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073b
            30605000 linemun:       3053 addr:073b expected_valid:1
            30605000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            30615000 linemun:       3054 addr:073c expected_valid:0
            30615000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            30625000 linemun:       3055 addr:073c expected_valid:0
            30625000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            30635000 linemun:       3056 addr:073c expected_valid:0
            30635000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            30645000 linemun:       3057 addr:073c expected_valid:0
            30645000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            30655000 linemun:       3058 addr:073c expected_valid:0
            30655000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            30665000 linemun:       3059 addr:073c expected_valid:0
            30665000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            30675000 linemun:       3060 addr:073c expected_valid:0
            30675000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            30685000 linemun:       3061 addr:073c expected_valid:0
            30685000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            30695000 linemun:       3062 addr:073c expected_valid:0
            30695000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            30695000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073c
            30705000 linemun:       3063 addr:073c expected_valid:1
            30705000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:073c
            30715000 linemun:       3064 addr:05d1 expected_valid:1
            30715000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            30725000 linemun:       3065 addr:05d2 expected_valid:1
            30725000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            30735000 linemun:       3066 addr:05d3 expected_valid:1
            30735000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:05d3
            30745000 linemun:       3067 addr:05d4 expected_valid:0
            30745000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            30755000 linemun:       3068 addr:05d4 expected_valid:0
            30755000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            30765000 linemun:       3069 addr:05d4 expected_valid:0
            30765000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            30775000 linemun:       3070 addr:05d4 expected_valid:0
            30775000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            30785000 linemun:       3071 addr:05d4 expected_valid:0
            30785000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            30795000 linemun:       3072 addr:05d4 expected_valid:0
            30795000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            30805000 linemun:       3073 addr:05d4 expected_valid:0
            30805000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            30815000 linemun:       3074 addr:05d4 expected_valid:0
            30815000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            30825000 linemun:       3075 addr:05d4 expected_valid:0
            30825000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            30825000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d4
            30835000 linemun:       3076 addr:05d4 expected_valid:1
            30835000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:05d4
            30845000 linemun:       3077 addr:05d4 expected_valid:1
            30845000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:05d4
            30855000 linemun:       3078 addr:05d5 expected_valid:0
            30855000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            30865000 linemun:       3079 addr:05d5 expected_valid:0
            30865000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            30875000 linemun:       3080 addr:05d5 expected_valid:0
            30875000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            30885000 linemun:       3081 addr:05d5 expected_valid:0
            30885000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            30895000 linemun:       3082 addr:05d5 expected_valid:0
            30895000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            30905000 linemun:       3083 addr:05d5 expected_valid:0
            30905000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            30915000 linemun:       3084 addr:05d5 expected_valid:0
            30915000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            30925000 linemun:       3085 addr:05d5 expected_valid:0
            30925000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            30935000 linemun:       3086 addr:05d5 expected_valid:0
            30935000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            30935000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d5
            30945000 linemun:       3087 addr:05d5 expected_valid:1
            30945000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:05d5
            30955000 linemun:       3088 addr:073a expected_valid:1
            30955000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            30965000 linemun:       3089 addr:073b expected_valid:1
            30965000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            30975000 linemun:       3090 addr:0445 expected_valid:1
            30975000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            30985000 linemun:       3091 addr:009b expected_valid:1
            30985000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            30995000 linemun:       3092 addr:0265 expected_valid:1
            30995000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            31005000 linemun:       3093 addr:0266 expected_valid:1
            31005000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            31015000 linemun:       3094 addr:0267 expected_valid:1
            31015000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            31025000 linemun:       3095 addr:0268 expected_valid:1
            31025000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            31035000 linemun:       3096 addr:0269 expected_valid:1
            31035000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            31045000 linemun:       3097 addr:026a expected_valid:1
            31045000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            31055000 linemun:       3098 addr:026b expected_valid:1
            31055000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            31065000 linemun:       3099 addr:0639 expected_valid:1
            31065000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            31075000 linemun:       3100 addr:0445 expected_valid:1
            31075000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            31085000 linemun:       3101 addr:0446 expected_valid:1
            31085000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            31095000 linemun:       3102 addr:0447 expected_valid:1
            31095000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            31105000 linemun:       3103 addr:0448 expected_valid:1
            31105000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            31115000 linemun:       3104 addr:0448 expected_valid:1
            31115000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            31125000 linemun:       3105 addr:0449 expected_valid:1
            31125000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            31135000 linemun:       3106 addr:044a expected_valid:1
            31135000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:044a
            31145000 linemun:       3107 addr:044b expected_valid:1
            31145000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:044b
            31155000 linemun:       3108 addr:044c expected_valid:1
            31155000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:044c
            31165000 linemun:       3109 addr:0445 expected_valid:1
            31165000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            31175000 linemun:       3110 addr:0446 expected_valid:1
            31175000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            31185000 linemun:       3111 addr:0447 expected_valid:1
            31185000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            31195000 linemun:       3112 addr:0448 expected_valid:1
            31195000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            31205000 linemun:       3113 addr:0449 expected_valid:1
            31205000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            31215000 linemun:       3114 addr:073a expected_valid:1
            31215000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            31225000 linemun:       3115 addr:0265 expected_valid:1
            31225000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            31235000 linemun:       3116 addr:0266 expected_valid:1
            31235000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            31245000 linemun:       3117 addr:010f expected_valid:1
            31245000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            31255000 linemun:       3118 addr:0110 expected_valid:1
            31255000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            31265000 linemun:       3119 addr:0445 expected_valid:1
            31265000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            31275000 linemun:       3120 addr:0639 expected_valid:1
            31275000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            31285000 linemun:       3121 addr:009b expected_valid:1
            31285000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            31295000 linemun:       3122 addr:05d1 expected_valid:1
            31295000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            31305000 linemun:       3123 addr:05d2 expected_valid:1
            31305000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            31315000 linemun:       3124 addr:05d3 expected_valid:1
            31315000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:05d3
            31325000 linemun:       3125 addr:0382 expected_valid:1
            31325000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            31335000 linemun:       3126 addr:0383 expected_valid:1
            31335000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            31345000 linemun:       3127 addr:0639 expected_valid:1
            31345000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            31355000 linemun:       3128 addr:009b expected_valid:1
            31355000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            31365000 linemun:       3129 addr:009b expected_valid:1
            31365000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            31375000 linemun:       3130 addr:009c expected_valid:1
            31375000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            31385000 linemun:       3131 addr:08b6 expected_valid:0
            31385000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
            31395000 linemun:       3132 addr:08b6 expected_valid:0
            31395000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
            31405000 linemun:       3133 addr:08b6 expected_valid:0
            31405000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
            31415000 linemun:       3134 addr:08b6 expected_valid:0
            31415000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
            31425000 linemun:       3135 addr:08b6 expected_valid:0
            31425000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
            31435000 linemun:       3136 addr:08b6 expected_valid:0
            31435000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
            31445000 linemun:       3137 addr:08b6 expected_valid:0
            31445000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
            31455000 linemun:       3138 addr:08b6 expected_valid:0
            31455000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
            31465000 linemun:       3139 addr:08b6 expected_valid:0
            31465000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
            31465000 RTL LRU_BIT[36]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08b6
            31475000 linemun:       3140 addr:08b6 expected_valid:1
            31475000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            31485000 linemun:       3141 addr:08b7 expected_valid:0
            31485000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            31495000 linemun:       3142 addr:08b7 expected_valid:0
            31495000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            31505000 linemun:       3143 addr:08b7 expected_valid:0
            31505000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            31515000 linemun:       3144 addr:08b7 expected_valid:0
            31515000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            31525000 linemun:       3145 addr:08b7 expected_valid:0
            31525000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            31535000 linemun:       3146 addr:08b7 expected_valid:0
            31535000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            31545000 linemun:       3147 addr:08b7 expected_valid:0
            31545000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            31555000 linemun:       3148 addr:08b7 expected_valid:0
            31555000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            31565000 linemun:       3149 addr:08b7 expected_valid:0
            31565000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            31565000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08b7
            31575000 linemun:       3150 addr:08b7 expected_valid:1
            31575000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            31585000 linemun:       3151 addr:08b8 expected_valid:0
            31585000 RTL LRU_BIT[38]=10 FOR MISS ADDR:08b8
            31595000 linemun:       3152 addr:08b8 expected_valid:0
            31595000 RTL LRU_BIT[38]=10 FOR MISS ADDR:08b8
            31605000 linemun:       3153 addr:08b8 expected_valid:0
            31605000 RTL LRU_BIT[38]=10 FOR MISS ADDR:08b8
            31615000 linemun:       3154 addr:08b8 expected_valid:0
            31615000 RTL LRU_BIT[38]=10 FOR MISS ADDR:08b8
            31625000 linemun:       3155 addr:08b8 expected_valid:0
            31625000 RTL LRU_BIT[38]=10 FOR MISS ADDR:08b8
            31635000 linemun:       3156 addr:08b8 expected_valid:0
            31635000 RTL LRU_BIT[38]=10 FOR MISS ADDR:08b8
            31645000 linemun:       3157 addr:08b8 expected_valid:0
            31645000 RTL LRU_BIT[38]=10 FOR MISS ADDR:08b8
            31655000 linemun:       3158 addr:08b8 expected_valid:0
            31655000 RTL LRU_BIT[38]=10 FOR MISS ADDR:08b8
            31665000 linemun:       3159 addr:08b8 expected_valid:0
            31665000 RTL LRU_BIT[38]=10 FOR MISS ADDR:08b8
            31665000 RTL LRU_BIT[38]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08b8
            31675000 linemun:       3160 addr:08b8 expected_valid:1
            31675000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
            31685000 linemun:       3161 addr:08b9 expected_valid:0
            31685000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            31695000 linemun:       3162 addr:08b9 expected_valid:0
            31695000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            31705000 linemun:       3163 addr:08b9 expected_valid:0
            31705000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            31715000 linemun:       3164 addr:08b9 expected_valid:0
            31715000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            31725000 linemun:       3165 addr:08b9 expected_valid:0
            31725000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            31735000 linemun:       3166 addr:08b9 expected_valid:0
            31735000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            31745000 linemun:       3167 addr:08b9 expected_valid:0
            31745000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            31755000 linemun:       3168 addr:08b9 expected_valid:0
            31755000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            31765000 linemun:       3169 addr:08b9 expected_valid:0
            31765000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            31765000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b9
            31775000 linemun:       3170 addr:08b9 expected_valid:1
            31775000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:08b9
            31785000 linemun:       3171 addr:08ba expected_valid:0
            31785000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            31795000 linemun:       3172 addr:08ba expected_valid:0
            31795000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            31805000 linemun:       3173 addr:08ba expected_valid:0
            31805000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            31815000 linemun:       3174 addr:08ba expected_valid:0
            31815000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            31825000 linemun:       3175 addr:08ba expected_valid:0
            31825000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            31835000 linemun:       3176 addr:08ba expected_valid:0
            31835000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            31845000 linemun:       3177 addr:08ba expected_valid:0
            31845000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            31855000 linemun:       3178 addr:08ba expected_valid:0
            31855000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            31865000 linemun:       3179 addr:08ba expected_valid:0
            31865000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            31865000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08ba
            31875000 linemun:       3180 addr:08ba expected_valid:1
            31875000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:08ba
            31885000 linemun:       3181 addr:073a expected_valid:1
            31885000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            31895000 linemun:       3182 addr:073b expected_valid:1
            31895000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            31905000 linemun:       3183 addr:073c expected_valid:1
            31905000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:073c
            31915000 linemun:       3184 addr:0382 expected_valid:1
            31915000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            31925000 linemun:       3185 addr:0265 expected_valid:1
            31925000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            31935000 linemun:       3186 addr:0266 expected_valid:1
            31935000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            31945000 linemun:       3187 addr:0267 expected_valid:1
            31945000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            31955000 linemun:       3188 addr:0268 expected_valid:1
            31955000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            31965000 linemun:       3189 addr:073a expected_valid:1
            31965000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            31975000 linemun:       3190 addr:073b expected_valid:1
            31975000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            31985000 linemun:       3191 addr:073c expected_valid:1
            31985000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:073c
            31995000 linemun:       3192 addr:073d expected_valid:0
            31995000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            32005000 linemun:       3193 addr:073d expected_valid:0
            32005000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            32015000 linemun:       3194 addr:073d expected_valid:0
            32015000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            32025000 linemun:       3195 addr:073d expected_valid:0
            32025000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            32035000 linemun:       3196 addr:073d expected_valid:0
            32035000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            32045000 linemun:       3197 addr:073d expected_valid:0
            32045000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            32055000 linemun:       3198 addr:073d expected_valid:0
            32055000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            32065000 linemun:       3199 addr:073d expected_valid:0
            32065000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            32075000 linemun:       3200 addr:073d expected_valid:0
            32075000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            32075000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073d
            32085000 linemun:       3201 addr:073d expected_valid:1
            32085000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:073d
            32095000 linemun:       3202 addr:073e expected_valid:0
            32095000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:073e
            32105000 linemun:       3203 addr:073e expected_valid:0
            32105000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:073e
            32115000 linemun:       3204 addr:073e expected_valid:0
            32115000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:073e
            32125000 linemun:       3205 addr:073e expected_valid:0
            32125000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:073e
            32135000 linemun:       3206 addr:073e expected_valid:0
            32135000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:073e
            32145000 linemun:       3207 addr:073e expected_valid:0
            32145000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:073e
            32155000 linemun:       3208 addr:073e expected_valid:0
            32155000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:073e
            32165000 linemun:       3209 addr:073e expected_valid:0
            32165000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:073e
            32175000 linemun:       3210 addr:073e expected_valid:0
            32175000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:073e
            32175000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073e
            32185000 linemun:       3211 addr:073e expected_valid:1
            32185000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:073e
            32195000 linemun:       3212 addr:073f expected_valid:0
            32195000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:073f
            32205000 linemun:       3213 addr:073f expected_valid:0
            32205000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:073f
            32215000 linemun:       3214 addr:073f expected_valid:0
            32215000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:073f
            32225000 linemun:       3215 addr:073f expected_valid:0
            32225000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:073f
            32235000 linemun:       3216 addr:073f expected_valid:0
            32235000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:073f
            32245000 linemun:       3217 addr:073f expected_valid:0
            32245000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:073f
            32255000 linemun:       3218 addr:073f expected_valid:0
            32255000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:073f
            32265000 linemun:       3219 addr:073f expected_valid:0
            32265000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:073f
            32275000 linemun:       3220 addr:073f expected_valid:0
            32275000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:073f
            32275000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073f
            32285000 linemun:       3221 addr:073f expected_valid:1
            32285000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:073f
            32295000 linemun:       3222 addr:0265 expected_valid:1
            32295000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            32305000 linemun:       3223 addr:0266 expected_valid:1
            32305000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            32315000 linemun:       3224 addr:0267 expected_valid:1
            32315000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            32325000 linemun:       3225 addr:0268 expected_valid:1
            32325000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            32335000 linemun:       3226 addr:0269 expected_valid:1
            32335000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            32345000 linemun:       3227 addr:026a expected_valid:1
            32345000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            32355000 linemun:       3228 addr:026a expected_valid:1
            32355000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            32365000 linemun:       3229 addr:026b expected_valid:1
            32365000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            32375000 linemun:       3230 addr:026c expected_valid:1
            32375000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:026c
            32385000 linemun:       3231 addr:026d expected_valid:1
            32385000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:026d
            32395000 linemun:       3232 addr:026e expected_valid:1
            32395000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:026e
            32405000 linemun:       3233 addr:026e expected_valid:1
            32405000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:026e
            32415000 linemun:       3234 addr:026f expected_valid:1
            32415000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:026f
            32425000 linemun:       3235 addr:009b expected_valid:1
            32425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            32435000 linemun:       3236 addr:073a expected_valid:1
            32435000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            32445000 linemun:       3237 addr:073b expected_valid:1
            32445000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            32455000 linemun:       3238 addr:0639 expected_valid:1
            32455000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:0639
            32465000 linemun:       3239 addr:063a expected_valid:0
            32465000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            32475000 linemun:       3240 addr:063a expected_valid:0
            32475000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            32485000 linemun:       3241 addr:063a expected_valid:0
            32485000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            32495000 linemun:       3242 addr:063a expected_valid:0
            32495000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            32505000 linemun:       3243 addr:063a expected_valid:0
            32505000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            32515000 linemun:       3244 addr:063a expected_valid:0
            32515000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            32525000 linemun:       3245 addr:063a expected_valid:0
            32525000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            32535000 linemun:       3246 addr:063a expected_valid:0
            32535000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            32545000 linemun:       3247 addr:063a expected_valid:0
            32545000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            32545000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063a
            32555000 linemun:       3248 addr:063a expected_valid:1
            32555000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            32565000 linemun:       3249 addr:063b expected_valid:1
            32565000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:063b
            32575000 linemun:       3250 addr:063c expected_valid:1
            32575000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:063c
            32585000 linemun:       3251 addr:063d expected_valid:1
            32585000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:063d
            32595000 linemun:       3252 addr:063e expected_valid:0
            32595000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:063e
            32605000 linemun:       3253 addr:063e expected_valid:0
            32605000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:063e
            32615000 linemun:       3254 addr:063e expected_valid:0
            32615000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:063e
            32625000 linemun:       3255 addr:063e expected_valid:0
            32625000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:063e
            32635000 linemun:       3256 addr:063e expected_valid:0
            32635000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:063e
            32645000 linemun:       3257 addr:063e expected_valid:0
            32645000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:063e
            32655000 linemun:       3258 addr:063e expected_valid:0
            32655000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:063e
            32665000 linemun:       3259 addr:063e expected_valid:0
            32665000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:063e
            32675000 linemun:       3260 addr:063e expected_valid:0
            32675000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:063e
            32675000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:063e
            32685000 linemun:       3261 addr:063e expected_valid:1
            32685000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:063e
            32695000 linemun:       3262 addr:063f expected_valid:0
            32695000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:063f
            32705000 linemun:       3263 addr:063f expected_valid:0
            32705000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:063f
            32715000 linemun:       3264 addr:063f expected_valid:0
            32715000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:063f
            32725000 linemun:       3265 addr:063f expected_valid:0
            32725000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:063f
            32735000 linemun:       3266 addr:063f expected_valid:0
            32735000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:063f
            32745000 linemun:       3267 addr:063f expected_valid:0
            32745000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:063f
            32755000 linemun:       3268 addr:063f expected_valid:0
            32755000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:063f
            32765000 linemun:       3269 addr:063f expected_valid:0
            32765000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:063f
            32775000 linemun:       3270 addr:063f expected_valid:0
            32775000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:063f
            32775000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:063f
            32785000 linemun:       3271 addr:063f expected_valid:1
            32785000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:063f
            32795000 linemun:       3272 addr:0445 expected_valid:1
            32795000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            32805000 linemun:       3273 addr:0446 expected_valid:1
            32805000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            32815000 linemun:       3274 addr:0446 expected_valid:1
            32815000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            32825000 linemun:       3275 addr:0447 expected_valid:1
            32825000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            32835000 linemun:       3276 addr:0448 expected_valid:1
            32835000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            32845000 linemun:       3277 addr:0449 expected_valid:1
            32845000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            32855000 linemun:       3278 addr:044a expected_valid:1
            32855000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:044a
            32865000 linemun:       3279 addr:044b expected_valid:1
            32865000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:044b
            32875000 linemun:       3280 addr:044c expected_valid:1
            32875000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:044c
            32885000 linemun:       3281 addr:044d expected_valid:1
            32885000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:044d
            32895000 linemun:       3282 addr:044e expected_valid:0
            32895000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:044e
            32905000 linemun:       3283 addr:044e expected_valid:0
            32905000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:044e
            32915000 linemun:       3284 addr:044e expected_valid:0
            32915000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:044e
            32925000 linemun:       3285 addr:044e expected_valid:0
            32925000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:044e
            32935000 linemun:       3286 addr:044e expected_valid:0
            32935000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:044e
            32945000 linemun:       3287 addr:044e expected_valid:0
            32945000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:044e
            32955000 linemun:       3288 addr:044e expected_valid:0
            32955000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:044e
            32965000 linemun:       3289 addr:044e expected_valid:0
            32965000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:044e
            32975000 linemun:       3290 addr:044e expected_valid:0
            32975000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:044e
            32975000 RTL LRU_BIT[0e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:044e
            32985000 linemun:       3291 addr:044e expected_valid:1
            32985000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:044e
            32995000 linemun:       3292 addr:044f expected_valid:0
            32995000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:044f
            33005000 linemun:       3293 addr:044f expected_valid:0
            33005000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:044f
            33015000 linemun:       3294 addr:044f expected_valid:0
            33015000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:044f
            33025000 linemun:       3295 addr:044f expected_valid:0
            33025000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:044f
            33035000 linemun:       3296 addr:044f expected_valid:0
            33035000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:044f
            33045000 linemun:       3297 addr:044f expected_valid:0
            33045000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:044f
            33055000 linemun:       3298 addr:044f expected_valid:0
            33055000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:044f
            33065000 linemun:       3299 addr:044f expected_valid:0
            33065000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:044f
            33075000 linemun:       3300 addr:044f expected_valid:0
            33075000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:044f
            33075000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:044f
            33085000 linemun:       3301 addr:044f expected_valid:1
            33085000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:044f
            33095000 linemun:       3302 addr:0450 expected_valid:0
            33095000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0450
            33105000 linemun:       3303 addr:0450 expected_valid:0
            33105000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0450
            33115000 linemun:       3304 addr:0450 expected_valid:0
            33115000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0450
            33125000 linemun:       3305 addr:0450 expected_valid:0
            33125000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0450
            33135000 linemun:       3306 addr:0450 expected_valid:0
            33135000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0450
            33145000 linemun:       3307 addr:0450 expected_valid:0
            33145000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0450
            33155000 linemun:       3308 addr:0450 expected_valid:0
            33155000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0450
            33165000 linemun:       3309 addr:0450 expected_valid:0
            33165000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0450
            33175000 linemun:       3310 addr:0450 expected_valid:0
            33175000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0450
            33175000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0450
            33185000 linemun:       3311 addr:0450 expected_valid:1
            33185000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:0450
            33195000 linemun:       3312 addr:0451 expected_valid:0
            33195000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0451
            33205000 linemun:       3313 addr:0451 expected_valid:0
            33205000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0451
            33215000 linemun:       3314 addr:0451 expected_valid:0
            33215000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0451
            33225000 linemun:       3315 addr:0451 expected_valid:0
            33225000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0451
            33235000 linemun:       3316 addr:0451 expected_valid:0
            33235000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0451
            33245000 linemun:       3317 addr:0451 expected_valid:0
            33245000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0451
            33255000 linemun:       3318 addr:0451 expected_valid:0
            33255000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0451
            33265000 linemun:       3319 addr:0451 expected_valid:0
            33265000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0451
            33275000 linemun:       3320 addr:0451 expected_valid:0
            33275000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0451
            33275000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0451
            33285000 linemun:       3321 addr:0451 expected_valid:1
            33285000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0451
            33295000 linemun:       3322 addr:0445 expected_valid:1
            33295000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            33305000 linemun:       3323 addr:0446 expected_valid:1
            33305000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            33315000 linemun:       3324 addr:0447 expected_valid:1
            33315000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            33325000 linemun:       3325 addr:0448 expected_valid:1
            33325000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            33335000 linemun:       3326 addr:0449 expected_valid:1
            33335000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            33345000 linemun:       3327 addr:044a expected_valid:1
            33345000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:044a
            33355000 linemun:       3328 addr:044b expected_valid:1
            33355000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:044b
            33365000 linemun:       3329 addr:044c expected_valid:1
            33365000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:044c
            33375000 linemun:       3330 addr:044d expected_valid:1
            33375000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:044d
            33385000 linemun:       3331 addr:044e expected_valid:1
            33385000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:044e
            33395000 linemun:       3332 addr:044f expected_valid:1
            33395000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:044f
            33405000 linemun:       3333 addr:0445 expected_valid:1
            33405000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            33415000 linemun:       3334 addr:0446 expected_valid:1
            33415000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            33425000 linemun:       3335 addr:0447 expected_valid:1
            33425000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            33435000 linemun:       3336 addr:073a expected_valid:1
            33435000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            33445000 linemun:       3337 addr:073b expected_valid:1
            33445000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:073b
            33455000 linemun:       3338 addr:073c expected_valid:1
            33455000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:073c
            33465000 linemun:       3339 addr:073d expected_valid:1
            33465000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:073d
            33475000 linemun:       3340 addr:08b6 expected_valid:1
            33475000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            33485000 linemun:       3341 addr:08b7 expected_valid:1
            33485000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            33495000 linemun:       3342 addr:08b8 expected_valid:1
            33495000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
            33505000 linemun:       3343 addr:08b9 expected_valid:1
            33505000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:08b9
            33515000 linemun:       3344 addr:08ba expected_valid:0
            33515000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            33525000 linemun:       3345 addr:08ba expected_valid:0
            33525000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            33535000 linemun:       3346 addr:08ba expected_valid:0
            33535000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            33545000 linemun:       3347 addr:08ba expected_valid:0
            33545000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            33555000 linemun:       3348 addr:08ba expected_valid:0
            33555000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            33565000 linemun:       3349 addr:08ba expected_valid:0
            33565000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            33575000 linemun:       3350 addr:08ba expected_valid:0
            33575000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            33585000 linemun:       3351 addr:08ba expected_valid:0
            33585000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            33595000 linemun:       3352 addr:08ba expected_valid:0
            33595000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            33595000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08ba
            33605000 linemun:       3353 addr:08ba expected_valid:1
            33605000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:08ba
            33615000 linemun:       3354 addr:08bb expected_valid:0
            33615000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            33625000 linemun:       3355 addr:08bb expected_valid:0
            33625000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            33635000 linemun:       3356 addr:08bb expected_valid:0
            33635000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            33645000 linemun:       3357 addr:08bb expected_valid:0
            33645000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            33655000 linemun:       3358 addr:08bb expected_valid:0
            33655000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            33665000 linemun:       3359 addr:08bb expected_valid:0
            33665000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            33675000 linemun:       3360 addr:08bb expected_valid:0
            33675000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            33685000 linemun:       3361 addr:08bb expected_valid:0
            33685000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            33695000 linemun:       3362 addr:08bb expected_valid:0
            33695000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            33695000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bb
            33705000 linemun:       3363 addr:08bb expected_valid:1
            33705000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:08bb
            33715000 linemun:       3364 addr:08bc expected_valid:0
            33715000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            33725000 linemun:       3365 addr:08bc expected_valid:0
            33725000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            33735000 linemun:       3366 addr:08bc expected_valid:0
            33735000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            33745000 linemun:       3367 addr:08bc expected_valid:0
            33745000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            33755000 linemun:       3368 addr:08bc expected_valid:0
            33755000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            33765000 linemun:       3369 addr:08bc expected_valid:0
            33765000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            33775000 linemun:       3370 addr:08bc expected_valid:0
            33775000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            33785000 linemun:       3371 addr:08bc expected_valid:0
            33785000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            33795000 linemun:       3372 addr:08bc expected_valid:0
            33795000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            33795000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bc
            33805000 linemun:       3373 addr:08bc expected_valid:1
            33805000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:08bc
            33815000 linemun:       3374 addr:08bd expected_valid:0
            33815000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            33825000 linemun:       3375 addr:08bd expected_valid:0
            33825000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            33835000 linemun:       3376 addr:08bd expected_valid:0
            33835000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            33845000 linemun:       3377 addr:08bd expected_valid:0
            33845000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            33855000 linemun:       3378 addr:08bd expected_valid:0
            33855000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            33865000 linemun:       3379 addr:08bd expected_valid:0
            33865000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            33875000 linemun:       3380 addr:08bd expected_valid:0
            33875000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            33885000 linemun:       3381 addr:08bd expected_valid:0
            33885000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            33895000 linemun:       3382 addr:08bd expected_valid:0
            33895000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            33895000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bd
            33905000 linemun:       3383 addr:08bd expected_valid:1
            33905000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:08bd
            33915000 linemun:       3384 addr:08be expected_valid:0
            33915000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            33925000 linemun:       3385 addr:08be expected_valid:0
            33925000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            33935000 linemun:       3386 addr:08be expected_valid:0
            33935000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            33945000 linemun:       3387 addr:08be expected_valid:0
            33945000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            33955000 linemun:       3388 addr:08be expected_valid:0
            33955000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            33965000 linemun:       3389 addr:08be expected_valid:0
            33965000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            33975000 linemun:       3390 addr:08be expected_valid:0
            33975000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            33985000 linemun:       3391 addr:08be expected_valid:0
            33985000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            33995000 linemun:       3392 addr:08be expected_valid:0
            33995000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            33995000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08be
            34005000 linemun:       3393 addr:08be expected_valid:1
            34005000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:08be
            34015000 linemun:       3394 addr:08bf expected_valid:0
            34015000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:08bf
            34025000 linemun:       3395 addr:08bf expected_valid:0
            34025000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:08bf
            34035000 linemun:       3396 addr:08bf expected_valid:0
            34035000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:08bf
            34045000 linemun:       3397 addr:08bf expected_valid:0
            34045000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:08bf
            34055000 linemun:       3398 addr:08bf expected_valid:0
            34055000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:08bf
            34065000 linemun:       3399 addr:08bf expected_valid:0
            34065000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:08bf
            34075000 linemun:       3400 addr:08bf expected_valid:0
            34075000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:08bf
            34085000 linemun:       3401 addr:08bf expected_valid:0
            34085000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:08bf
            34095000 linemun:       3402 addr:08bf expected_valid:0
            34095000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:08bf
            34095000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bf
            34105000 linemun:       3403 addr:08bf expected_valid:1
            34105000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:08bf
            34115000 linemun:       3404 addr:08c0 expected_valid:0
            34115000 RTL LRU_BIT[00]=01 FOR MISS ADDR:08c0
            34125000 linemun:       3405 addr:08c0 expected_valid:0
            34125000 RTL LRU_BIT[00]=01 FOR MISS ADDR:08c0
            34135000 linemun:       3406 addr:08c0 expected_valid:0
            34135000 RTL LRU_BIT[00]=01 FOR MISS ADDR:08c0
            34145000 linemun:       3407 addr:08c0 expected_valid:0
            34145000 RTL LRU_BIT[00]=01 FOR MISS ADDR:08c0
            34155000 linemun:       3408 addr:08c0 expected_valid:0
            34155000 RTL LRU_BIT[00]=01 FOR MISS ADDR:08c0
            34165000 linemun:       3409 addr:08c0 expected_valid:0
            34165000 RTL LRU_BIT[00]=01 FOR MISS ADDR:08c0
            34175000 linemun:       3410 addr:08c0 expected_valid:0
            34175000 RTL LRU_BIT[00]=01 FOR MISS ADDR:08c0
            34185000 linemun:       3411 addr:08c0 expected_valid:0
            34185000 RTL LRU_BIT[00]=01 FOR MISS ADDR:08c0
            34195000 linemun:       3412 addr:08c0 expected_valid:0
            34195000 RTL LRU_BIT[00]=01 FOR MISS ADDR:08c0
            34195000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08c0
            34205000 linemun:       3413 addr:08c0 expected_valid:1
            34205000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:08c0
            34215000 linemun:       3414 addr:08c1 expected_valid:0
            34215000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            34225000 linemun:       3415 addr:08c1 expected_valid:0
            34225000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            34235000 linemun:       3416 addr:08c1 expected_valid:0
            34235000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            34245000 linemun:       3417 addr:08c1 expected_valid:0
            34245000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            34255000 linemun:       3418 addr:08c1 expected_valid:0
            34255000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            34265000 linemun:       3419 addr:08c1 expected_valid:0
            34265000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            34275000 linemun:       3420 addr:08c1 expected_valid:0
            34275000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            34285000 linemun:       3421 addr:08c1 expected_valid:0
            34285000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            34295000 linemun:       3422 addr:08c1 expected_valid:0
            34295000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            34295000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08c1
            34305000 linemun:       3423 addr:08c1 expected_valid:1
            34305000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:08c1
            34315000 linemun:       3424 addr:08c2 expected_valid:0
            34315000 RTL LRU_BIT[02]=01 FOR MISS ADDR:08c2
            34325000 linemun:       3425 addr:08c2 expected_valid:0
            34325000 RTL LRU_BIT[02]=01 FOR MISS ADDR:08c2
            34335000 linemun:       3426 addr:08c2 expected_valid:0
            34335000 RTL LRU_BIT[02]=01 FOR MISS ADDR:08c2
            34345000 linemun:       3427 addr:08c2 expected_valid:0
            34345000 RTL LRU_BIT[02]=01 FOR MISS ADDR:08c2
            34355000 linemun:       3428 addr:08c2 expected_valid:0
            34355000 RTL LRU_BIT[02]=01 FOR MISS ADDR:08c2
            34365000 linemun:       3429 addr:08c2 expected_valid:0
            34365000 RTL LRU_BIT[02]=01 FOR MISS ADDR:08c2
            34375000 linemun:       3430 addr:08c2 expected_valid:0
            34375000 RTL LRU_BIT[02]=01 FOR MISS ADDR:08c2
            34385000 linemun:       3431 addr:08c2 expected_valid:0
            34385000 RTL LRU_BIT[02]=01 FOR MISS ADDR:08c2
            34395000 linemun:       3432 addr:08c2 expected_valid:0
            34395000 RTL LRU_BIT[02]=01 FOR MISS ADDR:08c2
            34395000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08c2
            34405000 linemun:       3433 addr:08c2 expected_valid:1
            34405000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:08c2
            34415000 linemun:       3434 addr:08c3 expected_valid:0
            34415000 RTL LRU_BIT[03]=01 FOR MISS ADDR:08c3
            34425000 linemun:       3435 addr:08c3 expected_valid:0
            34425000 RTL LRU_BIT[03]=01 FOR MISS ADDR:08c3
            34435000 linemun:       3436 addr:08c3 expected_valid:0
            34435000 RTL LRU_BIT[03]=01 FOR MISS ADDR:08c3
            34445000 linemun:       3437 addr:08c3 expected_valid:0
            34445000 RTL LRU_BIT[03]=01 FOR MISS ADDR:08c3
            34455000 linemun:       3438 addr:08c3 expected_valid:0
            34455000 RTL LRU_BIT[03]=01 FOR MISS ADDR:08c3
            34465000 linemun:       3439 addr:08c3 expected_valid:0
            34465000 RTL LRU_BIT[03]=01 FOR MISS ADDR:08c3
            34475000 linemun:       3440 addr:08c3 expected_valid:0
            34475000 RTL LRU_BIT[03]=01 FOR MISS ADDR:08c3
            34485000 linemun:       3441 addr:08c3 expected_valid:0
            34485000 RTL LRU_BIT[03]=01 FOR MISS ADDR:08c3
            34495000 linemun:       3442 addr:08c3 expected_valid:0
            34495000 RTL LRU_BIT[03]=01 FOR MISS ADDR:08c3
            34495000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08c3
            34505000 linemun:       3443 addr:08c3 expected_valid:1
            34505000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:08c3
            34515000 linemun:       3444 addr:08c4 expected_valid:0
            34515000 RTL LRU_BIT[04]=01 FOR MISS ADDR:08c4
            34525000 linemun:       3445 addr:08c4 expected_valid:0
            34525000 RTL LRU_BIT[04]=01 FOR MISS ADDR:08c4
            34535000 linemun:       3446 addr:08c4 expected_valid:0
            34535000 RTL LRU_BIT[04]=01 FOR MISS ADDR:08c4
            34545000 linemun:       3447 addr:08c4 expected_valid:0
            34545000 RTL LRU_BIT[04]=01 FOR MISS ADDR:08c4
            34555000 linemun:       3448 addr:08c4 expected_valid:0
            34555000 RTL LRU_BIT[04]=01 FOR MISS ADDR:08c4
            34565000 linemun:       3449 addr:08c4 expected_valid:0
            34565000 RTL LRU_BIT[04]=01 FOR MISS ADDR:08c4
            34575000 linemun:       3450 addr:08c4 expected_valid:0
            34575000 RTL LRU_BIT[04]=01 FOR MISS ADDR:08c4
            34585000 linemun:       3451 addr:08c4 expected_valid:0
            34585000 RTL LRU_BIT[04]=01 FOR MISS ADDR:08c4
            34595000 linemun:       3452 addr:08c4 expected_valid:0
            34595000 RTL LRU_BIT[04]=01 FOR MISS ADDR:08c4
            34595000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08c4
            34605000 linemun:       3453 addr:08c4 expected_valid:1
            34605000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:08c4
            34615000 linemun:       3454 addr:08c5 expected_valid:0
            34615000 RTL LRU_BIT[05]=10 FOR MISS ADDR:08c5
            34625000 linemun:       3455 addr:08c5 expected_valid:0
            34625000 RTL LRU_BIT[05]=10 FOR MISS ADDR:08c5
            34635000 linemun:       3456 addr:08c5 expected_valid:0
            34635000 RTL LRU_BIT[05]=10 FOR MISS ADDR:08c5
            34645000 linemun:       3457 addr:08c5 expected_valid:0
            34645000 RTL LRU_BIT[05]=10 FOR MISS ADDR:08c5
            34655000 linemun:       3458 addr:08c5 expected_valid:0
            34655000 RTL LRU_BIT[05]=10 FOR MISS ADDR:08c5
            34665000 linemun:       3459 addr:08c5 expected_valid:0
            34665000 RTL LRU_BIT[05]=10 FOR MISS ADDR:08c5
            34675000 linemun:       3460 addr:08c5 expected_valid:0
            34675000 RTL LRU_BIT[05]=10 FOR MISS ADDR:08c5
            34685000 linemun:       3461 addr:08c5 expected_valid:0
            34685000 RTL LRU_BIT[05]=10 FOR MISS ADDR:08c5
            34695000 linemun:       3462 addr:08c5 expected_valid:0
            34695000 RTL LRU_BIT[05]=10 FOR MISS ADDR:08c5
            34695000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08c5
            34705000 linemun:       3463 addr:08c5 expected_valid:1
            34705000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:08c5
            34715000 linemun:       3464 addr:0445 expected_valid:1
            34715000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            34725000 linemun:       3465 addr:0952 expected_valid:0
            34725000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            34735000 linemun:       3466 addr:0952 expected_valid:0
            34735000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            34745000 linemun:       3467 addr:0952 expected_valid:0
            34745000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            34755000 linemun:       3468 addr:0952 expected_valid:0
            34755000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            34765000 linemun:       3469 addr:0952 expected_valid:0
            34765000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            34775000 linemun:       3470 addr:0952 expected_valid:0
            34775000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            34785000 linemun:       3471 addr:0952 expected_valid:0
            34785000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            34795000 linemun:       3472 addr:0952 expected_valid:0
            34795000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            34805000 linemun:       3473 addr:0952 expected_valid:0
            34805000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            34805000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0952
            34815000 linemun:       3474 addr:0952 expected_valid:1
            34815000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            34825000 linemun:       3475 addr:0953 expected_valid:0
            34825000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            34835000 linemun:       3476 addr:0953 expected_valid:0
            34835000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            34845000 linemun:       3477 addr:0953 expected_valid:0
            34845000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            34855000 linemun:       3478 addr:0953 expected_valid:0
            34855000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            34865000 linemun:       3479 addr:0953 expected_valid:0
            34865000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            34875000 linemun:       3480 addr:0953 expected_valid:0
            34875000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            34885000 linemun:       3481 addr:0953 expected_valid:0
            34885000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            34895000 linemun:       3482 addr:0953 expected_valid:0
            34895000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            34905000 linemun:       3483 addr:0953 expected_valid:0
            34905000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            34905000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0953
            34915000 linemun:       3484 addr:0953 expected_valid:1
            34915000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0953
            34925000 linemun:       3485 addr:0954 expected_valid:0
            34925000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            34935000 linemun:       3486 addr:0954 expected_valid:0
            34935000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            34945000 linemun:       3487 addr:0954 expected_valid:0
            34945000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            34955000 linemun:       3488 addr:0954 expected_valid:0
            34955000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            34965000 linemun:       3489 addr:0954 expected_valid:0
            34965000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            34975000 linemun:       3490 addr:0954 expected_valid:0
            34975000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            34985000 linemun:       3491 addr:0954 expected_valid:0
            34985000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            34995000 linemun:       3492 addr:0954 expected_valid:0
            34995000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            35005000 linemun:       3493 addr:0954 expected_valid:0
            35005000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            35005000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0954
            35015000 linemun:       3494 addr:0954 expected_valid:1
            35015000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            35025000 linemun:       3495 addr:0955 expected_valid:0
            35025000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            35035000 linemun:       3496 addr:0955 expected_valid:0
            35035000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            35045000 linemun:       3497 addr:0955 expected_valid:0
            35045000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            35055000 linemun:       3498 addr:0955 expected_valid:0
            35055000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            35065000 linemun:       3499 addr:0955 expected_valid:0
            35065000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            35075000 linemun:       3500 addr:0955 expected_valid:0
            35075000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            35085000 linemun:       3501 addr:0955 expected_valid:0
            35085000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            35095000 linemun:       3502 addr:0955 expected_valid:0
            35095000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            35105000 linemun:       3503 addr:0955 expected_valid:0
            35105000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            35105000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0955
            35115000 linemun:       3504 addr:0955 expected_valid:1
            35115000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            35125000 linemun:       3505 addr:0956 expected_valid:0
            35125000 RTL LRU_BIT[16]=01 FOR MISS ADDR:0956
            35135000 linemun:       3506 addr:0956 expected_valid:0
            35135000 RTL LRU_BIT[16]=01 FOR MISS ADDR:0956
            35145000 linemun:       3507 addr:0956 expected_valid:0
            35145000 RTL LRU_BIT[16]=01 FOR MISS ADDR:0956
            35155000 linemun:       3508 addr:0956 expected_valid:0
            35155000 RTL LRU_BIT[16]=01 FOR MISS ADDR:0956
            35165000 linemun:       3509 addr:0956 expected_valid:0
            35165000 RTL LRU_BIT[16]=01 FOR MISS ADDR:0956
            35175000 linemun:       3510 addr:0956 expected_valid:0
            35175000 RTL LRU_BIT[16]=01 FOR MISS ADDR:0956
            35185000 linemun:       3511 addr:0956 expected_valid:0
            35185000 RTL LRU_BIT[16]=01 FOR MISS ADDR:0956
            35195000 linemun:       3512 addr:0956 expected_valid:0
            35195000 RTL LRU_BIT[16]=01 FOR MISS ADDR:0956
            35205000 linemun:       3513 addr:0956 expected_valid:0
            35205000 RTL LRU_BIT[16]=01 FOR MISS ADDR:0956
            35205000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0956
            35215000 linemun:       3514 addr:0956 expected_valid:1
            35215000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:0956
            35225000 linemun:       3515 addr:0957 expected_valid:0
            35225000 RTL LRU_BIT[17]=01 FOR MISS ADDR:0957
            35235000 linemun:       3516 addr:0957 expected_valid:0
            35235000 RTL LRU_BIT[17]=01 FOR MISS ADDR:0957
            35245000 linemun:       3517 addr:0957 expected_valid:0
            35245000 RTL LRU_BIT[17]=01 FOR MISS ADDR:0957
            35255000 linemun:       3518 addr:0957 expected_valid:0
            35255000 RTL LRU_BIT[17]=01 FOR MISS ADDR:0957
            35265000 linemun:       3519 addr:0957 expected_valid:0
            35265000 RTL LRU_BIT[17]=01 FOR MISS ADDR:0957
            35275000 linemun:       3520 addr:0957 expected_valid:0
            35275000 RTL LRU_BIT[17]=01 FOR MISS ADDR:0957
            35285000 linemun:       3521 addr:0957 expected_valid:0
            35285000 RTL LRU_BIT[17]=01 FOR MISS ADDR:0957
            35295000 linemun:       3522 addr:0957 expected_valid:0
            35295000 RTL LRU_BIT[17]=01 FOR MISS ADDR:0957
            35305000 linemun:       3523 addr:0957 expected_valid:0
            35305000 RTL LRU_BIT[17]=01 FOR MISS ADDR:0957
            35305000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0957
            35315000 linemun:       3524 addr:0957 expected_valid:1
            35315000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:0957
            35325000 linemun:       3525 addr:0958 expected_valid:0
            35325000 RTL LRU_BIT[18]=01 FOR MISS ADDR:0958
            35335000 linemun:       3526 addr:0958 expected_valid:0
            35335000 RTL LRU_BIT[18]=01 FOR MISS ADDR:0958
            35345000 linemun:       3527 addr:0958 expected_valid:0
            35345000 RTL LRU_BIT[18]=01 FOR MISS ADDR:0958
            35355000 linemun:       3528 addr:0958 expected_valid:0
            35355000 RTL LRU_BIT[18]=01 FOR MISS ADDR:0958
            35365000 linemun:       3529 addr:0958 expected_valid:0
            35365000 RTL LRU_BIT[18]=01 FOR MISS ADDR:0958
            35375000 linemun:       3530 addr:0958 expected_valid:0
            35375000 RTL LRU_BIT[18]=01 FOR MISS ADDR:0958
            35385000 linemun:       3531 addr:0958 expected_valid:0
            35385000 RTL LRU_BIT[18]=01 FOR MISS ADDR:0958
            35395000 linemun:       3532 addr:0958 expected_valid:0
            35395000 RTL LRU_BIT[18]=01 FOR MISS ADDR:0958
            35405000 linemun:       3533 addr:0958 expected_valid:0
            35405000 RTL LRU_BIT[18]=01 FOR MISS ADDR:0958
            35405000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0958
            35415000 linemun:       3534 addr:0958 expected_valid:1
            35415000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:0958
            35425000 linemun:       3535 addr:0959 expected_valid:0
            35425000 RTL LRU_BIT[19]=01 FOR MISS ADDR:0959
            35435000 linemun:       3536 addr:0959 expected_valid:0
            35435000 RTL LRU_BIT[19]=01 FOR MISS ADDR:0959
            35445000 linemun:       3537 addr:0959 expected_valid:0
            35445000 RTL LRU_BIT[19]=01 FOR MISS ADDR:0959
            35455000 linemun:       3538 addr:0959 expected_valid:0
            35455000 RTL LRU_BIT[19]=01 FOR MISS ADDR:0959
            35465000 linemun:       3539 addr:0959 expected_valid:0
            35465000 RTL LRU_BIT[19]=01 FOR MISS ADDR:0959
            35475000 linemun:       3540 addr:0959 expected_valid:0
            35475000 RTL LRU_BIT[19]=01 FOR MISS ADDR:0959
            35485000 linemun:       3541 addr:0959 expected_valid:0
            35485000 RTL LRU_BIT[19]=01 FOR MISS ADDR:0959
            35495000 linemun:       3542 addr:0959 expected_valid:0
            35495000 RTL LRU_BIT[19]=01 FOR MISS ADDR:0959
            35505000 linemun:       3543 addr:0959 expected_valid:0
            35505000 RTL LRU_BIT[19]=01 FOR MISS ADDR:0959
            35505000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0959
            35515000 linemun:       3544 addr:0959 expected_valid:1
            35515000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:0959
            35525000 linemun:       3545 addr:095a expected_valid:0
            35525000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:095a
            35535000 linemun:       3546 addr:095a expected_valid:0
            35535000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:095a
            35545000 linemun:       3547 addr:095a expected_valid:0
            35545000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:095a
            35555000 linemun:       3548 addr:095a expected_valid:0
            35555000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:095a
            35565000 linemun:       3549 addr:095a expected_valid:0
            35565000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:095a
            35575000 linemun:       3550 addr:095a expected_valid:0
            35575000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:095a
            35585000 linemun:       3551 addr:095a expected_valid:0
            35585000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:095a
            35595000 linemun:       3552 addr:095a expected_valid:0
            35595000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:095a
            35605000 linemun:       3553 addr:095a expected_valid:0
            35605000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:095a
            35605000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:095a
            35615000 linemun:       3554 addr:095a expected_valid:1
            35615000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:095a
            35625000 linemun:       3555 addr:0445 expected_valid:1
            35625000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            35635000 linemun:       3556 addr:0446 expected_valid:1
            35635000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            35645000 linemun:       3557 addr:0447 expected_valid:1
            35645000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            35655000 linemun:       3558 addr:0448 expected_valid:1
            35655000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            35665000 linemun:       3559 addr:0449 expected_valid:1
            35665000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            35675000 linemun:       3560 addr:044a expected_valid:1
            35675000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:044a
            35685000 linemun:       3561 addr:073a expected_valid:1
            35685000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            35695000 linemun:       3562 addr:073b expected_valid:1
            35695000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:073b
            35705000 linemun:       3563 addr:073c expected_valid:1
            35705000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:073c
            35715000 linemun:       3564 addr:073d expected_valid:1
            35715000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:073d
            35725000 linemun:       3565 addr:0382 expected_valid:1
            35725000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0382
            35735000 linemun:       3566 addr:0952 expected_valid:1
            35735000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            35745000 linemun:       3567 addr:0953 expected_valid:1
            35745000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0953
            35755000 linemun:       3568 addr:073a expected_valid:1
            35755000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            35765000 linemun:       3569 addr:073b expected_valid:1
            35765000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            35775000 linemun:       3570 addr:073c expected_valid:1
            35775000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:073c
            35785000 linemun:       3571 addr:0382 expected_valid:1
            35785000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            35795000 linemun:       3572 addr:0383 expected_valid:1
            35795000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0383
            35805000 linemun:       3573 addr:010f expected_valid:1
            35805000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:010f
            35815000 linemun:       3574 addr:0382 expected_valid:1
            35815000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            35825000 linemun:       3575 addr:0383 expected_valid:1
            35825000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            35835000 linemun:       3576 addr:0384 expected_valid:1
            35835000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0384
            35845000 linemun:       3577 addr:0385 expected_valid:0
            35845000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            35855000 linemun:       3578 addr:0385 expected_valid:0
            35855000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            35865000 linemun:       3579 addr:0385 expected_valid:0
            35865000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            35875000 linemun:       3580 addr:0385 expected_valid:0
            35875000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            35885000 linemun:       3581 addr:0385 expected_valid:0
            35885000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            35895000 linemun:       3582 addr:0385 expected_valid:0
            35895000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            35905000 linemun:       3583 addr:0385 expected_valid:0
            35905000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            35915000 linemun:       3584 addr:0385 expected_valid:0
            35915000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            35925000 linemun:       3585 addr:0385 expected_valid:0
            35925000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            35925000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0385
            35935000 linemun:       3586 addr:0385 expected_valid:1
            35935000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0385
            35945000 linemun:       3587 addr:0386 expected_valid:1
            35945000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            35955000 linemun:       3588 addr:073a expected_valid:1
            35955000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            35965000 linemun:       3589 addr:0952 expected_valid:1
            35965000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            35975000 linemun:       3590 addr:0639 expected_valid:1
            35975000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:0639
            35985000 linemun:       3591 addr:063a expected_valid:0
            35985000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            35995000 linemun:       3592 addr:063a expected_valid:0
            35995000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            36005000 linemun:       3593 addr:063a expected_valid:0
            36005000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            36015000 linemun:       3594 addr:063a expected_valid:0
            36015000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            36025000 linemun:       3595 addr:063a expected_valid:0
            36025000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            36035000 linemun:       3596 addr:063a expected_valid:0
            36035000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            36045000 linemun:       3597 addr:063a expected_valid:0
            36045000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            36055000 linemun:       3598 addr:063a expected_valid:0
            36055000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            36065000 linemun:       3599 addr:063a expected_valid:0
            36065000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            36065000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063a
            36075000 linemun:       3600 addr:063a expected_valid:1
            36075000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            36085000 linemun:       3601 addr:063b expected_valid:0
            36085000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            36095000 linemun:       3602 addr:063b expected_valid:0
            36095000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            36105000 linemun:       3603 addr:063b expected_valid:0
            36105000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            36115000 linemun:       3604 addr:063b expected_valid:0
            36115000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            36125000 linemun:       3605 addr:063b expected_valid:0
            36125000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            36135000 linemun:       3606 addr:063b expected_valid:0
            36135000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            36145000 linemun:       3607 addr:063b expected_valid:0
            36145000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            36155000 linemun:       3608 addr:063b expected_valid:0
            36155000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            36165000 linemun:       3609 addr:063b expected_valid:0
            36165000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:063b
            36165000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063b
            36175000 linemun:       3610 addr:063b expected_valid:1
            36175000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:063b
            36185000 linemun:       3611 addr:063c expected_valid:0
            36185000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            36195000 linemun:       3612 addr:063c expected_valid:0
            36195000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            36205000 linemun:       3613 addr:063c expected_valid:0
            36205000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            36215000 linemun:       3614 addr:063c expected_valid:0
            36215000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            36225000 linemun:       3615 addr:063c expected_valid:0
            36225000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            36235000 linemun:       3616 addr:063c expected_valid:0
            36235000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            36245000 linemun:       3617 addr:063c expected_valid:0
            36245000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            36255000 linemun:       3618 addr:063c expected_valid:0
            36255000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            36265000 linemun:       3619 addr:063c expected_valid:0
            36265000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            36265000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063c
            36275000 linemun:       3620 addr:063c expected_valid:1
            36275000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:063c
            36285000 linemun:       3621 addr:063d expected_valid:0
            36285000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            36295000 linemun:       3622 addr:063d expected_valid:0
            36295000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            36305000 linemun:       3623 addr:063d expected_valid:0
            36305000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            36315000 linemun:       3624 addr:063d expected_valid:0
            36315000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            36325000 linemun:       3625 addr:063d expected_valid:0
            36325000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            36335000 linemun:       3626 addr:063d expected_valid:0
            36335000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            36345000 linemun:       3627 addr:063d expected_valid:0
            36345000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            36355000 linemun:       3628 addr:063d expected_valid:0
            36355000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            36365000 linemun:       3629 addr:063d expected_valid:0
            36365000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            36365000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063d
            36375000 linemun:       3630 addr:063d expected_valid:1
            36375000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:063d
            36385000 linemun:       3631 addr:05d1 expected_valid:1
            36385000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            36395000 linemun:       3632 addr:08b6 expected_valid:1
            36395000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            36405000 linemun:       3633 addr:08b7 expected_valid:1
            36405000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            36415000 linemun:       3634 addr:073a expected_valid:1
            36415000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            36425000 linemun:       3635 addr:073a expected_valid:1
            36425000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            36435000 linemun:       3636 addr:009b expected_valid:1
            36435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            36445000 linemun:       3637 addr:009c expected_valid:1
            36445000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            36455000 linemun:       3638 addr:009d expected_valid:1
            36455000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            36465000 linemun:       3639 addr:009e expected_valid:1
            36465000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            36475000 linemun:       3640 addr:0382 expected_valid:1
            36475000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            36485000 linemun:       3641 addr:0639 expected_valid:1
            36485000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            36495000 linemun:       3642 addr:063a expected_valid:1
            36495000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:063a
            36505000 linemun:       3643 addr:063b expected_valid:1
            36505000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:063b
            36515000 linemun:       3644 addr:009b expected_valid:1
            36515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            36525000 linemun:       3645 addr:0445 expected_valid:1
            36525000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            36535000 linemun:       3646 addr:0446 expected_valid:1
            36535000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            36545000 linemun:       3647 addr:0639 expected_valid:1
            36545000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            36555000 linemun:       3648 addr:05d1 expected_valid:1
            36555000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            36565000 linemun:       3649 addr:009b expected_valid:1
            36565000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            36575000 linemun:       3650 addr:0a00 expected_valid:0
            36575000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
            36585000 linemun:       3651 addr:0a00 expected_valid:0
            36585000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
            36595000 linemun:       3652 addr:0a00 expected_valid:0
            36595000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
            36605000 linemun:       3653 addr:0a00 expected_valid:0
            36605000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
            36615000 linemun:       3654 addr:0a00 expected_valid:0
            36615000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
            36625000 linemun:       3655 addr:0a00 expected_valid:0
            36625000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
            36635000 linemun:       3656 addr:0a00 expected_valid:0
            36635000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
            36645000 linemun:       3657 addr:0a00 expected_valid:0
            36645000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
            36655000 linemun:       3658 addr:0a00 expected_valid:0
            36655000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
            36655000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0a00
            36665000 linemun:       3659 addr:0a00 expected_valid:1
            36665000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            36675000 linemun:       3660 addr:0a01 expected_valid:0
            36675000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
            36685000 linemun:       3661 addr:0a01 expected_valid:0
            36685000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
            36695000 linemun:       3662 addr:0a01 expected_valid:0
            36695000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
            36705000 linemun:       3663 addr:0a01 expected_valid:0
            36705000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
            36715000 linemun:       3664 addr:0a01 expected_valid:0
            36715000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
            36725000 linemun:       3665 addr:0a01 expected_valid:0
            36725000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
            36735000 linemun:       3666 addr:0a01 expected_valid:0
            36735000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
            36745000 linemun:       3667 addr:0a01 expected_valid:0
            36745000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
            36755000 linemun:       3668 addr:0a01 expected_valid:0
            36755000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
            36755000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a01
            36765000 linemun:       3669 addr:0a01 expected_valid:1
            36765000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
            36775000 linemun:       3670 addr:0a02 expected_valid:0
            36775000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            36785000 linemun:       3671 addr:0a02 expected_valid:0
            36785000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            36795000 linemun:       3672 addr:0a02 expected_valid:0
            36795000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            36805000 linemun:       3673 addr:0a02 expected_valid:0
            36805000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            36815000 linemun:       3674 addr:0a02 expected_valid:0
            36815000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            36825000 linemun:       3675 addr:0a02 expected_valid:0
            36825000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            36835000 linemun:       3676 addr:0a02 expected_valid:0
            36835000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            36845000 linemun:       3677 addr:0a02 expected_valid:0
            36845000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            36855000 linemun:       3678 addr:0a02 expected_valid:0
            36855000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            36855000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a02
            36865000 linemun:       3679 addr:0a02 expected_valid:1
            36865000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0a02
            36875000 linemun:       3680 addr:0a03 expected_valid:0
            36875000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0a03
            36885000 linemun:       3681 addr:0a03 expected_valid:0
            36885000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0a03
            36895000 linemun:       3682 addr:0a03 expected_valid:0
            36895000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0a03
            36905000 linemun:       3683 addr:0a03 expected_valid:0
            36905000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0a03
            36915000 linemun:       3684 addr:0a03 expected_valid:0
            36915000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0a03
            36925000 linemun:       3685 addr:0a03 expected_valid:0
            36925000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0a03
            36935000 linemun:       3686 addr:0a03 expected_valid:0
            36935000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0a03
            36945000 linemun:       3687 addr:0a03 expected_valid:0
            36945000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0a03
            36955000 linemun:       3688 addr:0a03 expected_valid:0
            36955000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0a03
            36955000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a03
            36965000 linemun:       3689 addr:0a03 expected_valid:1
            36965000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0a03
            36975000 linemun:       3690 addr:0a04 expected_valid:0
            36975000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0a04
            36985000 linemun:       3691 addr:0a04 expected_valid:0
            36985000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0a04
            36995000 linemun:       3692 addr:0a04 expected_valid:0
            36995000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0a04
            37005000 linemun:       3693 addr:0a04 expected_valid:0
            37005000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0a04
            37015000 linemun:       3694 addr:0a04 expected_valid:0
            37015000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0a04
            37025000 linemun:       3695 addr:0a04 expected_valid:0
            37025000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0a04
            37035000 linemun:       3696 addr:0a04 expected_valid:0
            37035000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0a04
            37045000 linemun:       3697 addr:0a04 expected_valid:0
            37045000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0a04
            37055000 linemun:       3698 addr:0a04 expected_valid:0
            37055000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0a04
            37055000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a04
            37065000 linemun:       3699 addr:0a04 expected_valid:1
            37065000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0a04
            37075000 linemun:       3700 addr:0a05 expected_valid:0
            37075000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0a05
            37085000 linemun:       3701 addr:0a05 expected_valid:0
            37085000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0a05
            37095000 linemun:       3702 addr:0a05 expected_valid:0
            37095000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0a05
            37105000 linemun:       3703 addr:0a05 expected_valid:0
            37105000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0a05
            37115000 linemun:       3704 addr:0a05 expected_valid:0
            37115000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0a05
            37125000 linemun:       3705 addr:0a05 expected_valid:0
            37125000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0a05
            37135000 linemun:       3706 addr:0a05 expected_valid:0
            37135000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0a05
            37145000 linemun:       3707 addr:0a05 expected_valid:0
            37145000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0a05
            37155000 linemun:       3708 addr:0a05 expected_valid:0
            37155000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0a05
            37155000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0a05
            37165000 linemun:       3709 addr:0a05 expected_valid:1
            37165000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0a05
            37175000 linemun:       3710 addr:0a06 expected_valid:0
            37175000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0a06
            37185000 linemun:       3711 addr:0a06 expected_valid:0
            37185000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0a06
            37195000 linemun:       3712 addr:0a06 expected_valid:0
            37195000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0a06
            37205000 linemun:       3713 addr:0a06 expected_valid:0
            37205000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0a06
            37215000 linemun:       3714 addr:0a06 expected_valid:0
            37215000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0a06
            37225000 linemun:       3715 addr:0a06 expected_valid:0
            37225000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0a06
            37235000 linemun:       3716 addr:0a06 expected_valid:0
            37235000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0a06
            37245000 linemun:       3717 addr:0a06 expected_valid:0
            37245000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0a06
            37255000 linemun:       3718 addr:0a06 expected_valid:0
            37255000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0a06
            37255000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0a06
            37265000 linemun:       3719 addr:0a06 expected_valid:1
            37265000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0a06
            37275000 linemun:       3720 addr:0a07 expected_valid:0
            37275000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0a07
            37285000 linemun:       3721 addr:0a07 expected_valid:0
            37285000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0a07
            37295000 linemun:       3722 addr:0a07 expected_valid:0
            37295000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0a07
            37305000 linemun:       3723 addr:0a07 expected_valid:0
            37305000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0a07
            37315000 linemun:       3724 addr:0a07 expected_valid:0
            37315000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0a07
            37325000 linemun:       3725 addr:0a07 expected_valid:0
            37325000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0a07
            37335000 linemun:       3726 addr:0a07 expected_valid:0
            37335000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0a07
            37345000 linemun:       3727 addr:0a07 expected_valid:0
            37345000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0a07
            37355000 linemun:       3728 addr:0a07 expected_valid:0
            37355000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0a07
            37355000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0a07
            37365000 linemun:       3729 addr:0a07 expected_valid:1
            37365000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0a07
            37375000 linemun:       3730 addr:0a08 expected_valid:0
            37375000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0a08
            37385000 linemun:       3731 addr:0a08 expected_valid:0
            37385000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0a08
            37395000 linemun:       3732 addr:0a08 expected_valid:0
            37395000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0a08
            37405000 linemun:       3733 addr:0a08 expected_valid:0
            37405000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0a08
            37415000 linemun:       3734 addr:0a08 expected_valid:0
            37415000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0a08
            37425000 linemun:       3735 addr:0a08 expected_valid:0
            37425000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0a08
            37435000 linemun:       3736 addr:0a08 expected_valid:0
            37435000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0a08
            37445000 linemun:       3737 addr:0a08 expected_valid:0
            37445000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0a08
            37455000 linemun:       3738 addr:0a08 expected_valid:0
            37455000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0a08
            37455000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a08
            37465000 linemun:       3739 addr:0a08 expected_valid:1
            37465000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0a08
            37475000 linemun:       3740 addr:0a09 expected_valid:0
            37475000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0a09
            37485000 linemun:       3741 addr:0a09 expected_valid:0
            37485000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0a09
            37495000 linemun:       3742 addr:0a09 expected_valid:0
            37495000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0a09
            37505000 linemun:       3743 addr:0a09 expected_valid:0
            37505000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0a09
            37515000 linemun:       3744 addr:0a09 expected_valid:0
            37515000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0a09
            37525000 linemun:       3745 addr:0a09 expected_valid:0
            37525000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0a09
            37535000 linemun:       3746 addr:0a09 expected_valid:0
            37535000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0a09
            37545000 linemun:       3747 addr:0a09 expected_valid:0
            37545000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0a09
            37555000 linemun:       3748 addr:0a09 expected_valid:0
            37555000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0a09
            37555000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a09
            37565000 linemun:       3749 addr:0a09 expected_valid:1
            37565000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:0a09
            37575000 linemun:       3750 addr:0a00 expected_valid:1
            37575000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            37585000 linemun:       3751 addr:0445 expected_valid:1
            37585000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            37595000 linemun:       3752 addr:0446 expected_valid:1
            37595000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            37605000 linemun:       3753 addr:0447 expected_valid:1
            37605000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0447
            37615000 linemun:       3754 addr:0448 expected_valid:1
            37615000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0448
            37625000 linemun:       3755 addr:0449 expected_valid:1
            37625000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:0449
            37635000 linemun:       3756 addr:044a expected_valid:1
            37635000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:044a
            37645000 linemun:       3757 addr:044b expected_valid:1
            37645000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:044b
            37655000 linemun:       3758 addr:044c expected_valid:1
            37655000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:044c
            37665000 linemun:       3759 addr:0952 expected_valid:1
            37665000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            37675000 linemun:       3760 addr:0953 expected_valid:1
            37675000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0953
            37685000 linemun:       3761 addr:0954 expected_valid:1
            37685000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            37695000 linemun:       3762 addr:0955 expected_valid:1
            37695000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            37705000 linemun:       3763 addr:0956 expected_valid:1
            37705000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:0956
            37715000 linemun:       3764 addr:009b expected_valid:1
            37715000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            37725000 linemun:       3765 addr:009c expected_valid:1
            37725000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            37735000 linemun:       3766 addr:009d expected_valid:1
            37735000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            37745000 linemun:       3767 addr:010f expected_valid:1
            37745000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            37755000 linemun:       3768 addr:009b expected_valid:1
            37755000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            37765000 linemun:       3769 addr:0a00 expected_valid:1
            37765000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            37775000 linemun:       3770 addr:0445 expected_valid:1
            37775000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            37785000 linemun:       3771 addr:0a00 expected_valid:1
            37785000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            37795000 linemun:       3772 addr:0a01 expected_valid:1
            37795000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
            37805000 linemun:       3773 addr:0a02 expected_valid:1
            37805000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0a02
            37815000 linemun:       3774 addr:0a03 expected_valid:1
            37815000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0a03
            37825000 linemun:       3775 addr:0a04 expected_valid:1
            37825000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0a04
            37835000 linemun:       3776 addr:0a05 expected_valid:1
            37835000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0a05
            37845000 linemun:       3777 addr:0265 expected_valid:1
            37845000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            37855000 linemun:       3778 addr:0266 expected_valid:1
            37855000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            37865000 linemun:       3779 addr:0267 expected_valid:1
            37865000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            37875000 linemun:       3780 addr:0268 expected_valid:1
            37875000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            37885000 linemun:       3781 addr:0269 expected_valid:1
            37885000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            37895000 linemun:       3782 addr:0269 expected_valid:1
            37895000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            37905000 linemun:       3783 addr:0269 expected_valid:1
            37905000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            37915000 linemun:       3784 addr:026a expected_valid:1
            37915000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            37925000 linemun:       3785 addr:026b expected_valid:1
            37925000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            37935000 linemun:       3786 addr:026c expected_valid:1
            37935000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:026c
            37945000 linemun:       3787 addr:026d expected_valid:1
            37945000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:026d
            37955000 linemun:       3788 addr:0952 expected_valid:1
            37955000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            37965000 linemun:       3789 addr:0953 expected_valid:1
            37965000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0953
            37975000 linemun:       3790 addr:0954 expected_valid:1
            37975000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            37985000 linemun:       3791 addr:0955 expected_valid:1
            37985000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            37995000 linemun:       3792 addr:0a00 expected_valid:1
            37995000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            38005000 linemun:       3793 addr:0a01 expected_valid:1
            38005000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
            38015000 linemun:       3794 addr:0a02 expected_valid:1
            38015000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0a02
            38025000 linemun:       3795 addr:0a03 expected_valid:1
            38025000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0a03
            38035000 linemun:       3796 addr:0a04 expected_valid:1
            38035000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0a04
            38045000 linemun:       3797 addr:0a05 expected_valid:1
            38045000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0a05
            38055000 linemun:       3798 addr:0a06 expected_valid:1
            38055000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0a06
            38065000 linemun:       3799 addr:0382 expected_valid:1
            38065000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0382
            38075000 linemun:       3800 addr:0383 expected_valid:1
            38075000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0383
            38085000 linemun:       3801 addr:0384 expected_valid:1
            38085000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0384
            38095000 linemun:       3802 addr:0385 expected_valid:0
            38095000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            38105000 linemun:       3803 addr:0385 expected_valid:0
            38105000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            38115000 linemun:       3804 addr:0385 expected_valid:0
            38115000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            38125000 linemun:       3805 addr:0385 expected_valid:0
            38125000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            38135000 linemun:       3806 addr:0385 expected_valid:0
            38135000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            38145000 linemun:       3807 addr:0385 expected_valid:0
            38145000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            38155000 linemun:       3808 addr:0385 expected_valid:0
            38155000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            38165000 linemun:       3809 addr:0385 expected_valid:0
            38165000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            38175000 linemun:       3810 addr:0385 expected_valid:0
            38175000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            38175000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0385
            38185000 linemun:       3811 addr:0385 expected_valid:1
            38185000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            38195000 linemun:       3812 addr:0386 expected_valid:0
            38195000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            38205000 linemun:       3813 addr:0386 expected_valid:0
            38205000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            38215000 linemun:       3814 addr:0386 expected_valid:0
            38215000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            38225000 linemun:       3815 addr:0386 expected_valid:0
            38225000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            38235000 linemun:       3816 addr:0386 expected_valid:0
            38235000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            38245000 linemun:       3817 addr:0386 expected_valid:0
            38245000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            38255000 linemun:       3818 addr:0386 expected_valid:0
            38255000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            38265000 linemun:       3819 addr:0386 expected_valid:0
            38265000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            38275000 linemun:       3820 addr:0386 expected_valid:0
            38275000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            38275000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0386
            38285000 linemun:       3821 addr:0386 expected_valid:1
            38285000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            38295000 linemun:       3822 addr:0387 expected_valid:0
            38295000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            38305000 linemun:       3823 addr:0387 expected_valid:0
            38305000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            38315000 linemun:       3824 addr:0387 expected_valid:0
            38315000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            38325000 linemun:       3825 addr:0387 expected_valid:0
            38325000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            38335000 linemun:       3826 addr:0387 expected_valid:0
            38335000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            38345000 linemun:       3827 addr:0387 expected_valid:0
            38345000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            38355000 linemun:       3828 addr:0387 expected_valid:0
            38355000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            38365000 linemun:       3829 addr:0387 expected_valid:0
            38365000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            38375000 linemun:       3830 addr:0387 expected_valid:0
            38375000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            38375000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0387
            38385000 linemun:       3831 addr:0387 expected_valid:1
            38385000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            38395000 linemun:       3832 addr:0265 expected_valid:1
            38395000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            38405000 linemun:       3833 addr:010f expected_valid:1
            38405000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            38415000 linemun:       3834 addr:0110 expected_valid:1
            38415000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:0110
            38425000 linemun:       3835 addr:0111 expected_valid:0
            38425000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            38435000 linemun:       3836 addr:0111 expected_valid:0
            38435000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            38445000 linemun:       3837 addr:0111 expected_valid:0
            38445000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            38455000 linemun:       3838 addr:0111 expected_valid:0
            38455000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            38465000 linemun:       3839 addr:0111 expected_valid:0
            38465000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            38475000 linemun:       3840 addr:0111 expected_valid:0
            38475000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            38485000 linemun:       3841 addr:0111 expected_valid:0
            38485000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            38495000 linemun:       3842 addr:0111 expected_valid:0
            38495000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            38505000 linemun:       3843 addr:0111 expected_valid:0
            38505000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            38505000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0111
            38515000 linemun:       3844 addr:0111 expected_valid:1
            38515000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            38525000 linemun:       3845 addr:0952 expected_valid:1
            38525000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            38535000 linemun:       3846 addr:05d1 expected_valid:1
            38535000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            38545000 linemun:       3847 addr:05d2 expected_valid:1
            38545000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
            38555000 linemun:       3848 addr:0265 expected_valid:1
            38555000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            38565000 linemun:       3849 addr:05d1 expected_valid:1
            38565000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            38575000 linemun:       3850 addr:05d2 expected_valid:1
            38575000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            38585000 linemun:       3851 addr:010f expected_valid:1
            38585000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            38595000 linemun:       3852 addr:0110 expected_valid:1
            38595000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            38605000 linemun:       3853 addr:0111 expected_valid:1
            38605000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            38615000 linemun:       3854 addr:0112 expected_valid:0
            38615000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            38625000 linemun:       3855 addr:0112 expected_valid:0
            38625000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            38635000 linemun:       3856 addr:0112 expected_valid:0
            38635000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            38645000 linemun:       3857 addr:0112 expected_valid:0
            38645000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            38655000 linemun:       3858 addr:0112 expected_valid:0
            38655000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            38665000 linemun:       3859 addr:0112 expected_valid:0
            38665000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            38675000 linemun:       3860 addr:0112 expected_valid:0
            38675000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            38685000 linemun:       3861 addr:0112 expected_valid:0
            38685000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            38695000 linemun:       3862 addr:0112 expected_valid:0
            38695000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
            38695000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0112
            38705000 linemun:       3863 addr:0112 expected_valid:1
            38705000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            38715000 linemun:       3864 addr:0113 expected_valid:0
            38715000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            38725000 linemun:       3865 addr:0113 expected_valid:0
            38725000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            38735000 linemun:       3866 addr:0113 expected_valid:0
            38735000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            38745000 linemun:       3867 addr:0113 expected_valid:0
            38745000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            38755000 linemun:       3868 addr:0113 expected_valid:0
            38755000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            38765000 linemun:       3869 addr:0113 expected_valid:0
            38765000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            38775000 linemun:       3870 addr:0113 expected_valid:0
            38775000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            38785000 linemun:       3871 addr:0113 expected_valid:0
            38785000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            38795000 linemun:       3872 addr:0113 expected_valid:0
            38795000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            38795000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0113
            38805000 linemun:       3873 addr:0113 expected_valid:1
            38805000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0113
            38815000 linemun:       3874 addr:0265 expected_valid:1
            38815000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            38825000 linemun:       3875 addr:0266 expected_valid:1
            38825000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            38835000 linemun:       3876 addr:0267 expected_valid:1
            38835000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            38845000 linemun:       3877 addr:0268 expected_valid:1
            38845000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            38855000 linemun:       3878 addr:08b6 expected_valid:1
            38855000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            38865000 linemun:       3879 addr:08b7 expected_valid:1
            38865000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            38875000 linemun:       3880 addr:05d1 expected_valid:1
            38875000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            38885000 linemun:       3881 addr:05d2 expected_valid:1
            38885000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
            38895000 linemun:       3882 addr:05d3 expected_valid:0
            38895000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            38905000 linemun:       3883 addr:05d3 expected_valid:0
            38905000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            38915000 linemun:       3884 addr:05d3 expected_valid:0
            38915000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            38925000 linemun:       3885 addr:05d3 expected_valid:0
            38925000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            38935000 linemun:       3886 addr:05d3 expected_valid:0
            38935000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            38945000 linemun:       3887 addr:05d3 expected_valid:0
            38945000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            38955000 linemun:       3888 addr:05d3 expected_valid:0
            38955000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            38965000 linemun:       3889 addr:05d3 expected_valid:0
            38965000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            38975000 linemun:       3890 addr:05d3 expected_valid:0
            38975000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            38975000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d3
            38985000 linemun:       3891 addr:05d3 expected_valid:1
            38985000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:05d3
            38995000 linemun:       3892 addr:0952 expected_valid:0
            38995000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            39005000 linemun:       3893 addr:0952 expected_valid:0
            39005000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            39015000 linemun:       3894 addr:0952 expected_valid:0
            39015000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            39025000 linemun:       3895 addr:0952 expected_valid:0
            39025000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            39035000 linemun:       3896 addr:0952 expected_valid:0
            39035000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            39045000 linemun:       3897 addr:0952 expected_valid:0
            39045000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            39055000 linemun:       3898 addr:0952 expected_valid:0
            39055000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            39065000 linemun:       3899 addr:0952 expected_valid:0
            39065000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            39075000 linemun:       3900 addr:0952 expected_valid:0
            39075000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            39075000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0952
            39085000 linemun:       3901 addr:0952 expected_valid:1
            39085000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            39095000 linemun:       3902 addr:0953 expected_valid:0
            39095000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            39105000 linemun:       3903 addr:0953 expected_valid:0
            39105000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            39115000 linemun:       3904 addr:0953 expected_valid:0
            39115000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            39125000 linemun:       3905 addr:0953 expected_valid:0
            39125000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            39135000 linemun:       3906 addr:0953 expected_valid:0
            39135000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            39145000 linemun:       3907 addr:0953 expected_valid:0
            39145000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            39155000 linemun:       3908 addr:0953 expected_valid:0
            39155000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            39165000 linemun:       3909 addr:0953 expected_valid:0
            39165000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            39175000 linemun:       3910 addr:0953 expected_valid:0
            39175000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            39175000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0953
            39185000 linemun:       3911 addr:0953 expected_valid:1
            39185000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            39195000 linemun:       3912 addr:0954 expected_valid:1
            39195000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            39205000 linemun:       3913 addr:0382 expected_valid:1
            39205000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            39215000 linemun:       3914 addr:010f expected_valid:1
            39215000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            39225000 linemun:       3915 addr:0110 expected_valid:1
            39225000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            39235000 linemun:       3916 addr:0111 expected_valid:1
            39235000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            39245000 linemun:       3917 addr:0112 expected_valid:0
            39245000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            39255000 linemun:       3918 addr:0112 expected_valid:0
            39255000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            39265000 linemun:       3919 addr:0112 expected_valid:0
            39265000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            39275000 linemun:       3920 addr:0112 expected_valid:0
            39275000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            39285000 linemun:       3921 addr:0112 expected_valid:0
            39285000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            39295000 linemun:       3922 addr:0112 expected_valid:0
            39295000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            39305000 linemun:       3923 addr:0112 expected_valid:0
            39305000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            39315000 linemun:       3924 addr:0112 expected_valid:0
            39315000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            39325000 linemun:       3925 addr:0112 expected_valid:0
            39325000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            39325000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0112
            39335000 linemun:       3926 addr:0112 expected_valid:1
            39335000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0112
            39345000 linemun:       3927 addr:0952 expected_valid:1
            39345000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            39355000 linemun:       3928 addr:0953 expected_valid:1
            39355000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            39365000 linemun:       3929 addr:0954 expected_valid:1
            39365000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            39375000 linemun:       3930 addr:0955 expected_valid:1
            39375000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            39385000 linemun:       3931 addr:0956 expected_valid:1
            39385000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:0956
            39395000 linemun:       3932 addr:0956 expected_valid:1
            39395000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:0956
            39405000 linemun:       3933 addr:0957 expected_valid:1
            39405000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:0957
            39415000 linemun:       3934 addr:0382 expected_valid:1
            39415000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            39425000 linemun:       3935 addr:0383 expected_valid:1
            39425000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            39435000 linemun:       3936 addr:0384 expected_valid:1
            39435000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            39445000 linemun:       3937 addr:0385 expected_valid:1
            39445000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            39455000 linemun:       3938 addr:0386 expected_valid:1
            39455000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            39465000 linemun:       3939 addr:0387 expected_valid:1
            39465000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            39475000 linemun:       3940 addr:0388 expected_valid:0
            39475000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            39485000 linemun:       3941 addr:0388 expected_valid:0
            39485000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            39495000 linemun:       3942 addr:0388 expected_valid:0
            39495000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            39505000 linemun:       3943 addr:0388 expected_valid:0
            39505000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            39515000 linemun:       3944 addr:0388 expected_valid:0
            39515000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            39525000 linemun:       3945 addr:0388 expected_valid:0
            39525000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            39535000 linemun:       3946 addr:0388 expected_valid:0
            39535000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            39545000 linemun:       3947 addr:0388 expected_valid:0
            39545000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            39555000 linemun:       3948 addr:0388 expected_valid:0
            39555000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0388
            39555000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0388
            39565000 linemun:       3949 addr:0388 expected_valid:1
            39565000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0388
            39575000 linemun:       3950 addr:0389 expected_valid:0
            39575000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0389
            39585000 linemun:       3951 addr:0389 expected_valid:0
            39585000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0389
            39595000 linemun:       3952 addr:0389 expected_valid:0
            39595000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0389
            39605000 linemun:       3953 addr:0389 expected_valid:0
            39605000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0389
            39615000 linemun:       3954 addr:0389 expected_valid:0
            39615000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0389
            39625000 linemun:       3955 addr:0389 expected_valid:0
            39625000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0389
            39635000 linemun:       3956 addr:0389 expected_valid:0
            39635000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0389
            39645000 linemun:       3957 addr:0389 expected_valid:0
            39645000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0389
            39655000 linemun:       3958 addr:0389 expected_valid:0
            39655000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0389
            39655000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0389
            39665000 linemun:       3959 addr:0389 expected_valid:1
            39665000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:0389
            39675000 linemun:       3960 addr:038a expected_valid:0
            39675000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:038a
            39685000 linemun:       3961 addr:038a expected_valid:0
            39685000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:038a
            39695000 linemun:       3962 addr:038a expected_valid:0
            39695000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:038a
            39705000 linemun:       3963 addr:038a expected_valid:0
            39705000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:038a
            39715000 linemun:       3964 addr:038a expected_valid:0
            39715000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:038a
            39725000 linemun:       3965 addr:038a expected_valid:0
            39725000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:038a
            39735000 linemun:       3966 addr:038a expected_valid:0
            39735000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:038a
            39745000 linemun:       3967 addr:038a expected_valid:0
            39745000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:038a
            39755000 linemun:       3968 addr:038a expected_valid:0
            39755000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:038a
            39755000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:038a
            39765000 linemun:       3969 addr:038a expected_valid:1
            39765000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:038a
            39775000 linemun:       3970 addr:0639 expected_valid:1
            39775000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            39785000 linemun:       3971 addr:063a expected_valid:1
            39785000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            39795000 linemun:       3972 addr:063b expected_valid:1
            39795000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:063b
            39805000 linemun:       3973 addr:0382 expected_valid:1
            39805000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            39815000 linemun:       3974 addr:0383 expected_valid:1
            39815000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            39825000 linemun:       3975 addr:0384 expected_valid:1
            39825000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            39835000 linemun:       3976 addr:0385 expected_valid:1
            39835000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            39845000 linemun:       3977 addr:0386 expected_valid:1
            39845000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            39855000 linemun:       3978 addr:0387 expected_valid:1
            39855000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            39865000 linemun:       3979 addr:0388 expected_valid:1
            39865000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0388
            39875000 linemun:       3980 addr:0389 expected_valid:1
            39875000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:0389
            39885000 linemun:       3981 addr:0952 expected_valid:1
            39885000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            39895000 linemun:       3982 addr:0bfc expected_valid:0
            39895000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            39905000 linemun:       3983 addr:0bfc expected_valid:0
            39905000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            39915000 linemun:       3984 addr:0bfc expected_valid:0
            39915000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            39925000 linemun:       3985 addr:0bfc expected_valid:0
            39925000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            39935000 linemun:       3986 addr:0bfc expected_valid:0
            39935000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            39945000 linemun:       3987 addr:0bfc expected_valid:0
            39945000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            39955000 linemun:       3988 addr:0bfc expected_valid:0
            39955000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            39965000 linemun:       3989 addr:0bfc expected_valid:0
            39965000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            39975000 linemun:       3990 addr:0bfc expected_valid:0
            39975000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            39975000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0bfc
            39985000 linemun:       3991 addr:0bfc expected_valid:1
            39985000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
            39995000 linemun:       3992 addr:0bfd expected_valid:0
            39995000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            40005000 linemun:       3993 addr:0bfd expected_valid:0
            40005000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            40015000 linemun:       3994 addr:0bfd expected_valid:0
            40015000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            40025000 linemun:       3995 addr:0bfd expected_valid:0
            40025000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            40035000 linemun:       3996 addr:0bfd expected_valid:0
            40035000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            40045000 linemun:       3997 addr:0bfd expected_valid:0
            40045000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            40055000 linemun:       3998 addr:0bfd expected_valid:0
            40055000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            40065000 linemun:       3999 addr:0bfd expected_valid:0
            40065000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            40075000 linemun:       4000 addr:0bfd expected_valid:0
            40075000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            40075000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0bfd
            40085000 linemun:       4001 addr:0bfd expected_valid:1
            40085000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:0bfd
            40095000 linemun:       4002 addr:009b expected_valid:1
            40095000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            40105000 linemun:       4003 addr:009c expected_valid:1
            40105000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            40115000 linemun:       4004 addr:009d expected_valid:1
            40115000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            40125000 linemun:       4005 addr:0382 expected_valid:1
            40125000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            40135000 linemun:       4006 addr:0383 expected_valid:1
            40135000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            40145000 linemun:       4007 addr:0384 expected_valid:1
            40145000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            40155000 linemun:       4008 addr:08b6 expected_valid:1
            40155000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            40165000 linemun:       4009 addr:08b7 expected_valid:1
            40165000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            40175000 linemun:       4010 addr:08b8 expected_valid:1
            40175000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
            40185000 linemun:       4011 addr:08b9 expected_valid:1
            40185000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:08b9
            40195000 linemun:       4012 addr:009b expected_valid:1
            40195000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            40205000 linemun:       4013 addr:009c expected_valid:1
            40205000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            40215000 linemun:       4014 addr:009d expected_valid:1
            40215000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            40225000 linemun:       4015 addr:0a00 expected_valid:1
            40225000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            40235000 linemun:       4016 addr:0a01 expected_valid:1
            40235000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
            40245000 linemun:       4017 addr:0a02 expected_valid:1
            40245000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0a02
            40255000 linemun:       4018 addr:0a03 expected_valid:1
            40255000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0a03
            40265000 linemun:       4019 addr:0a04 expected_valid:1
            40265000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0a04
            40275000 linemun:       4020 addr:0bfc expected_valid:1
            40275000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
            40285000 linemun:       4021 addr:0bfd expected_valid:1
            40285000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:0bfd
            40295000 linemun:       4022 addr:0bfe expected_valid:0
            40295000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            40305000 linemun:       4023 addr:0bfe expected_valid:0
            40305000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            40315000 linemun:       4024 addr:0bfe expected_valid:0
            40315000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            40325000 linemun:       4025 addr:0bfe expected_valid:0
            40325000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            40335000 linemun:       4026 addr:0bfe expected_valid:0
            40335000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            40345000 linemun:       4027 addr:0bfe expected_valid:0
            40345000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            40355000 linemun:       4028 addr:0bfe expected_valid:0
            40355000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            40365000 linemun:       4029 addr:0bfe expected_valid:0
            40365000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            40375000 linemun:       4030 addr:0bfe expected_valid:0
            40375000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            40375000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0bfe
            40385000 linemun:       4031 addr:0bfe expected_valid:1
            40385000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:0bfe
            40395000 linemun:       4032 addr:0bff expected_valid:0
            40395000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:0bff
            40405000 linemun:       4033 addr:0bff expected_valid:0
            40405000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:0bff
            40415000 linemun:       4034 addr:0bff expected_valid:0
            40415000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:0bff
            40425000 linemun:       4035 addr:0bff expected_valid:0
            40425000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:0bff
            40435000 linemun:       4036 addr:0bff expected_valid:0
            40435000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:0bff
            40445000 linemun:       4037 addr:0bff expected_valid:0
            40445000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:0bff
            40455000 linemun:       4038 addr:0bff expected_valid:0
            40455000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:0bff
            40465000 linemun:       4039 addr:0bff expected_valid:0
            40465000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:0bff
            40475000 linemun:       4040 addr:0bff expected_valid:0
            40475000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:0bff
            40475000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0bff
            40485000 linemun:       4041 addr:0bff expected_valid:1
            40485000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:0bff
            40495000 linemun:       4042 addr:05d1 expected_valid:1
            40495000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            40505000 linemun:       4043 addr:05d2 expected_valid:0
            40505000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            40515000 linemun:       4044 addr:05d2 expected_valid:0
            40515000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            40525000 linemun:       4045 addr:05d2 expected_valid:0
            40525000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            40535000 linemun:       4046 addr:05d2 expected_valid:0
            40535000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            40545000 linemun:       4047 addr:05d2 expected_valid:0
            40545000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            40555000 linemun:       4048 addr:05d2 expected_valid:0
            40555000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            40565000 linemun:       4049 addr:05d2 expected_valid:0
            40565000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            40575000 linemun:       4050 addr:05d2 expected_valid:0
            40575000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            40585000 linemun:       4051 addr:05d2 expected_valid:0
            40585000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            40585000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d2
            40595000 linemun:       4052 addr:05d2 expected_valid:1
            40595000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            40605000 linemun:       4053 addr:0bfc expected_valid:1
            40605000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
            40615000 linemun:       4054 addr:0639 expected_valid:1
            40615000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:0639
            40625000 linemun:       4055 addr:010f expected_valid:1
            40625000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            40635000 linemun:       4056 addr:0110 expected_valid:1
            40635000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            40645000 linemun:       4057 addr:0c4c expected_valid:0
            40645000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            40655000 linemun:       4058 addr:0c4c expected_valid:0
            40655000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            40665000 linemun:       4059 addr:0c4c expected_valid:0
            40665000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            40675000 linemun:       4060 addr:0c4c expected_valid:0
            40675000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            40685000 linemun:       4061 addr:0c4c expected_valid:0
            40685000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            40695000 linemun:       4062 addr:0c4c expected_valid:0
            40695000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            40705000 linemun:       4063 addr:0c4c expected_valid:0
            40705000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            40715000 linemun:       4064 addr:0c4c expected_valid:0
            40715000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            40725000 linemun:       4065 addr:0c4c expected_valid:0
            40725000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            40725000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c4c
            40735000 linemun:       4066 addr:0c4c expected_valid:1
            40735000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:0c4c
            40745000 linemun:       4067 addr:0952 expected_valid:1
            40745000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            40755000 linemun:       4068 addr:0953 expected_valid:1
            40755000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            40765000 linemun:       4069 addr:0953 expected_valid:1
            40765000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            40775000 linemun:       4070 addr:0c4c expected_valid:1
            40775000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:0c4c
            40785000 linemun:       4071 addr:0c4d expected_valid:0
            40785000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:0c4d
            40795000 linemun:       4072 addr:0c4d expected_valid:0
            40795000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:0c4d
            40805000 linemun:       4073 addr:0c4d expected_valid:0
            40805000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:0c4d
            40815000 linemun:       4074 addr:0c4d expected_valid:0
            40815000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:0c4d
            40825000 linemun:       4075 addr:0c4d expected_valid:0
            40825000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:0c4d
            40835000 linemun:       4076 addr:0c4d expected_valid:0
            40835000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:0c4d
            40845000 linemun:       4077 addr:0c4d expected_valid:0
            40845000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:0c4d
            40855000 linemun:       4078 addr:0c4d expected_valid:0
            40855000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:0c4d
            40865000 linemun:       4079 addr:0c4d expected_valid:0
            40865000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:0c4d
            40865000 RTL LRU_BIT[0d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c4d
            40875000 linemun:       4080 addr:0c4d expected_valid:1
            40875000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:0c4d
            40885000 linemun:       4081 addr:0c4e expected_valid:0
            40885000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:0c4e
            40895000 linemun:       4082 addr:0c4e expected_valid:0
            40895000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:0c4e
            40905000 linemun:       4083 addr:0c4e expected_valid:0
            40905000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:0c4e
            40915000 linemun:       4084 addr:0c4e expected_valid:0
            40915000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:0c4e
            40925000 linemun:       4085 addr:0c4e expected_valid:0
            40925000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:0c4e
            40935000 linemun:       4086 addr:0c4e expected_valid:0
            40935000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:0c4e
            40945000 linemun:       4087 addr:0c4e expected_valid:0
            40945000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:0c4e
            40955000 linemun:       4088 addr:0c4e expected_valid:0
            40955000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:0c4e
            40965000 linemun:       4089 addr:0c4e expected_valid:0
            40965000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:0c4e
            40965000 RTL LRU_BIT[0e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c4e
            40975000 linemun:       4090 addr:0c4e expected_valid:1
            40975000 RTL LRU_BIT[0e]=10 UPDATED FOR HIT ADDR:0c4e
            40985000 linemun:       4091 addr:0bfc expected_valid:1
            40985000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
            40995000 linemun:       4092 addr:0952 expected_valid:1
            40995000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            41005000 linemun:       4093 addr:0952 expected_valid:1
            41005000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            41015000 linemun:       4094 addr:0953 expected_valid:1
            41015000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            41025000 linemun:       4095 addr:0954 expected_valid:1
            41025000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            41035000 linemun:       4096 addr:0265 expected_valid:1
            41035000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            41045000 linemun:       4097 addr:0266 expected_valid:1
            41045000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            41055000 linemun:       4098 addr:0267 expected_valid:1
            41055000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            41065000 linemun:       4099 addr:0445 expected_valid:0
            41065000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            41075000 linemun:       4100 addr:0445 expected_valid:0
            41075000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            41085000 linemun:       4101 addr:0445 expected_valid:0
            41085000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            41095000 linemun:       4102 addr:0445 expected_valid:0
            41095000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            41105000 linemun:       4103 addr:0445 expected_valid:0
            41105000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            41115000 linemun:       4104 addr:0445 expected_valid:0
            41115000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            41125000 linemun:       4105 addr:0445 expected_valid:0
            41125000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            41135000 linemun:       4106 addr:0445 expected_valid:0
            41135000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            41145000 linemun:       4107 addr:0445 expected_valid:0
            41145000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            41145000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0445
            41155000 linemun:       4108 addr:0445 expected_valid:1
            41155000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            41165000 linemun:       4109 addr:073a expected_valid:1
            41165000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            41175000 linemun:       4110 addr:073b expected_valid:1
            41175000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:073b
            41185000 linemun:       4111 addr:073c expected_valid:0
            41185000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            41195000 linemun:       4112 addr:073c expected_valid:0
            41195000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            41205000 linemun:       4113 addr:073c expected_valid:0
            41205000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            41215000 linemun:       4114 addr:073c expected_valid:0
            41215000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            41225000 linemun:       4115 addr:073c expected_valid:0
            41225000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            41235000 linemun:       4116 addr:073c expected_valid:0
            41235000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            41245000 linemun:       4117 addr:073c expected_valid:0
            41245000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            41255000 linemun:       4118 addr:073c expected_valid:0
            41255000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            41265000 linemun:       4119 addr:073c expected_valid:0
            41265000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            41265000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073c
            41275000 linemun:       4120 addr:073c expected_valid:1
            41275000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:073c
            41285000 linemun:       4121 addr:073d expected_valid:0
            41285000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            41295000 linemun:       4122 addr:073d expected_valid:0
            41295000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            41305000 linemun:       4123 addr:073d expected_valid:0
            41305000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            41315000 linemun:       4124 addr:073d expected_valid:0
            41315000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            41325000 linemun:       4125 addr:073d expected_valid:0
            41325000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            41335000 linemun:       4126 addr:073d expected_valid:0
            41335000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            41345000 linemun:       4127 addr:073d expected_valid:0
            41345000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            41355000 linemun:       4128 addr:073d expected_valid:0
            41355000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            41365000 linemun:       4129 addr:073d expected_valid:0
            41365000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            41365000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073d
            41375000 linemun:       4130 addr:073d expected_valid:1
            41375000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:073d
            41385000 linemun:       4131 addr:009b expected_valid:1
            41385000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            41395000 linemun:       4132 addr:0639 expected_valid:1
            41395000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            41405000 linemun:       4133 addr:063a expected_valid:1
            41405000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:063a
            41415000 linemun:       4134 addr:0639 expected_valid:1
            41415000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            41425000 linemun:       4135 addr:009b expected_valid:1
            41425000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            41435000 linemun:       4136 addr:009c expected_valid:1
            41435000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            41445000 linemun:       4137 addr:009d expected_valid:1
            41445000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            41455000 linemun:       4138 addr:009e expected_valid:1
            41455000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            41465000 linemun:       4139 addr:009f expected_valid:1
            41465000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            41475000 linemun:       4140 addr:00a0 expected_valid:1
            41475000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            41485000 linemun:       4141 addr:00a1 expected_valid:1
            41485000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            41495000 linemun:       4142 addr:00a2 expected_valid:1
            41495000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            41505000 linemun:       4143 addr:00a3 expected_valid:1
            41505000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            41515000 linemun:       4144 addr:00a4 expected_valid:1
            41515000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:00a4
            41525000 linemun:       4145 addr:00a4 expected_valid:1
            41525000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:00a4
            41535000 linemun:       4146 addr:00a5 expected_valid:1
            41535000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:00a5
            41545000 linemun:       4147 addr:00a6 expected_valid:0
            41545000 RTL LRU_BIT[26]=01 FOR MISS ADDR:00a6
            41555000 linemun:       4148 addr:00a6 expected_valid:0
            41555000 RTL LRU_BIT[26]=01 FOR MISS ADDR:00a6
            41565000 linemun:       4149 addr:00a6 expected_valid:0
            41565000 RTL LRU_BIT[26]=01 FOR MISS ADDR:00a6
            41575000 linemun:       4150 addr:00a6 expected_valid:0
            41575000 RTL LRU_BIT[26]=01 FOR MISS ADDR:00a6
            41585000 linemun:       4151 addr:00a6 expected_valid:0
            41585000 RTL LRU_BIT[26]=01 FOR MISS ADDR:00a6
            41595000 linemun:       4152 addr:00a6 expected_valid:0
            41595000 RTL LRU_BIT[26]=01 FOR MISS ADDR:00a6
            41605000 linemun:       4153 addr:00a6 expected_valid:0
            41605000 RTL LRU_BIT[26]=01 FOR MISS ADDR:00a6
            41615000 linemun:       4154 addr:00a6 expected_valid:0
            41615000 RTL LRU_BIT[26]=01 FOR MISS ADDR:00a6
            41625000 linemun:       4155 addr:00a6 expected_valid:0
            41625000 RTL LRU_BIT[26]=01 FOR MISS ADDR:00a6
            41625000 RTL LRU_BIT[26]=01 UPDATED FOR BLOCK1 REPLACE ADDR:00a6
            41635000 linemun:       4156 addr:00a6 expected_valid:1
            41635000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:00a6
            41645000 linemun:       4157 addr:00a7 expected_valid:0
            41645000 RTL LRU_BIT[27]=01 FOR MISS ADDR:00a7
            41655000 linemun:       4158 addr:00a7 expected_valid:0
            41655000 RTL LRU_BIT[27]=01 FOR MISS ADDR:00a7
            41665000 linemun:       4159 addr:00a7 expected_valid:0
            41665000 RTL LRU_BIT[27]=01 FOR MISS ADDR:00a7
            41675000 linemun:       4160 addr:00a7 expected_valid:0
            41675000 RTL LRU_BIT[27]=01 FOR MISS ADDR:00a7
            41685000 linemun:       4161 addr:00a7 expected_valid:0
            41685000 RTL LRU_BIT[27]=01 FOR MISS ADDR:00a7
            41695000 linemun:       4162 addr:00a7 expected_valid:0
            41695000 RTL LRU_BIT[27]=01 FOR MISS ADDR:00a7
            41705000 linemun:       4163 addr:00a7 expected_valid:0
            41705000 RTL LRU_BIT[27]=01 FOR MISS ADDR:00a7
            41715000 linemun:       4164 addr:00a7 expected_valid:0
            41715000 RTL LRU_BIT[27]=01 FOR MISS ADDR:00a7
            41725000 linemun:       4165 addr:00a7 expected_valid:0
            41725000 RTL LRU_BIT[27]=01 FOR MISS ADDR:00a7
            41725000 RTL LRU_BIT[27]=01 UPDATED FOR BLOCK1 REPLACE ADDR:00a7
            41735000 linemun:       4166 addr:00a7 expected_valid:1
            41735000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:00a7
            41745000 linemun:       4167 addr:00a8 expected_valid:0
            41745000 RTL LRU_BIT[28]=01 FOR MISS ADDR:00a8
            41755000 linemun:       4168 addr:00a8 expected_valid:0
            41755000 RTL LRU_BIT[28]=01 FOR MISS ADDR:00a8
            41765000 linemun:       4169 addr:00a8 expected_valid:0
            41765000 RTL LRU_BIT[28]=01 FOR MISS ADDR:00a8
            41775000 linemun:       4170 addr:00a8 expected_valid:0
            41775000 RTL LRU_BIT[28]=01 FOR MISS ADDR:00a8
            41785000 linemun:       4171 addr:00a8 expected_valid:0
            41785000 RTL LRU_BIT[28]=01 FOR MISS ADDR:00a8
            41795000 linemun:       4172 addr:00a8 expected_valid:0
            41795000 RTL LRU_BIT[28]=01 FOR MISS ADDR:00a8
            41805000 linemun:       4173 addr:00a8 expected_valid:0
            41805000 RTL LRU_BIT[28]=01 FOR MISS ADDR:00a8
            41815000 linemun:       4174 addr:00a8 expected_valid:0
            41815000 RTL LRU_BIT[28]=01 FOR MISS ADDR:00a8
            41825000 linemun:       4175 addr:00a8 expected_valid:0
            41825000 RTL LRU_BIT[28]=01 FOR MISS ADDR:00a8
            41825000 RTL LRU_BIT[28]=01 UPDATED FOR BLOCK1 REPLACE ADDR:00a8
            41835000 linemun:       4176 addr:00a8 expected_valid:1
            41835000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:00a8
            41845000 linemun:       4177 addr:0382 expected_valid:1
            41845000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0382
            41855000 linemun:       4178 addr:0383 expected_valid:1
            41855000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0383
            41865000 linemun:       4179 addr:0384 expected_valid:1
            41865000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0384
            41875000 linemun:       4180 addr:08b6 expected_valid:1
            41875000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            41885000 linemun:       4181 addr:0445 expected_valid:1
            41885000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            41895000 linemun:       4182 addr:0265 expected_valid:1
            41895000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0265
            41905000 linemun:       4183 addr:0266 expected_valid:1
            41905000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:0266
            41915000 linemun:       4184 addr:0267 expected_valid:1
            41915000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:0267
            41925000 linemun:       4185 addr:0265 expected_valid:1
            41925000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            41935000 linemun:       4186 addr:0266 expected_valid:1
            41935000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            41945000 linemun:       4187 addr:0267 expected_valid:1
            41945000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            41955000 linemun:       4188 addr:010f expected_valid:1
            41955000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            41965000 linemun:       4189 addr:0110 expected_valid:1
            41965000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            41975000 linemun:       4190 addr:0111 expected_valid:1
            41975000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            41985000 linemun:       4191 addr:0111 expected_valid:1
            41985000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            41995000 linemun:       4192 addr:0112 expected_valid:0
            41995000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            42005000 linemun:       4193 addr:0112 expected_valid:0
            42005000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            42015000 linemun:       4194 addr:0112 expected_valid:0
            42015000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            42025000 linemun:       4195 addr:0112 expected_valid:0
            42025000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            42035000 linemun:       4196 addr:0112 expected_valid:0
            42035000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            42045000 linemun:       4197 addr:0112 expected_valid:0
            42045000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            42055000 linemun:       4198 addr:0112 expected_valid:0
            42055000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            42065000 linemun:       4199 addr:0112 expected_valid:0
            42065000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            42075000 linemun:       4200 addr:0112 expected_valid:0
            42075000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            42075000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0112
            42085000 linemun:       4201 addr:0112 expected_valid:1
            42085000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0112
            42095000 linemun:       4202 addr:0113 expected_valid:0
            42095000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            42105000 linemun:       4203 addr:0113 expected_valid:0
            42105000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            42115000 linemun:       4204 addr:0113 expected_valid:0
            42115000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            42125000 linemun:       4205 addr:0113 expected_valid:0
            42125000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            42135000 linemun:       4206 addr:0113 expected_valid:0
            42135000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            42145000 linemun:       4207 addr:0113 expected_valid:0
            42145000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            42155000 linemun:       4208 addr:0113 expected_valid:0
            42155000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            42165000 linemun:       4209 addr:0113 expected_valid:0
            42165000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            42175000 linemun:       4210 addr:0113 expected_valid:0
            42175000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            42175000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0113
            42185000 linemun:       4211 addr:0113 expected_valid:1
            42185000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            42195000 linemun:       4212 addr:0114 expected_valid:0
            42195000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            42205000 linemun:       4213 addr:0114 expected_valid:0
            42205000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            42215000 linemun:       4214 addr:0114 expected_valid:0
            42215000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            42225000 linemun:       4215 addr:0114 expected_valid:0
            42225000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            42235000 linemun:       4216 addr:0114 expected_valid:0
            42235000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            42245000 linemun:       4217 addr:0114 expected_valid:0
            42245000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            42255000 linemun:       4218 addr:0114 expected_valid:0
            42255000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            42265000 linemun:       4219 addr:0114 expected_valid:0
            42265000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            42275000 linemun:       4220 addr:0114 expected_valid:0
            42275000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            42275000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0114
            42285000 linemun:       4221 addr:0114 expected_valid:1
            42285000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:0114
            42295000 linemun:       4222 addr:0115 expected_valid:0
            42295000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0115
            42305000 linemun:       4223 addr:0115 expected_valid:0
            42305000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0115
            42315000 linemun:       4224 addr:0115 expected_valid:0
            42315000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0115
            42325000 linemun:       4225 addr:0115 expected_valid:0
            42325000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0115
            42335000 linemun:       4226 addr:0115 expected_valid:0
            42335000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0115
            42345000 linemun:       4227 addr:0115 expected_valid:0
            42345000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0115
            42355000 linemun:       4228 addr:0115 expected_valid:0
            42355000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0115
            42365000 linemun:       4229 addr:0115 expected_valid:0
            42365000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0115
            42375000 linemun:       4230 addr:0115 expected_valid:0
            42375000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0115
            42375000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0115
            42385000 linemun:       4231 addr:0115 expected_valid:1
            42385000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:0115
            42395000 linemun:       4232 addr:073a expected_valid:1
            42395000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            42405000 linemun:       4233 addr:073b expected_valid:1
            42405000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            42415000 linemun:       4234 addr:0265 expected_valid:1
            42415000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            42425000 linemun:       4235 addr:0266 expected_valid:1
            42425000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            42435000 linemun:       4236 addr:0267 expected_valid:1
            42435000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            42445000 linemun:       4237 addr:0268 expected_valid:1
            42445000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:0268
            42455000 linemun:       4238 addr:0269 expected_valid:1
            42455000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            42465000 linemun:       4239 addr:010f expected_valid:1
            42465000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            42475000 linemun:       4240 addr:0110 expected_valid:1
            42475000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            42485000 linemun:       4241 addr:0111 expected_valid:1
            42485000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            42495000 linemun:       4242 addr:0112 expected_valid:1
            42495000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0112
            42505000 linemun:       4243 addr:0113 expected_valid:1
            42505000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            42515000 linemun:       4244 addr:009b expected_valid:1
            42515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            42525000 linemun:       4245 addr:009b expected_valid:1
            42525000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            42535000 linemun:       4246 addr:009c expected_valid:1
            42535000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            42545000 linemun:       4247 addr:009d expected_valid:1
            42545000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            42555000 linemun:       4248 addr:009e expected_valid:1
            42555000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            42565000 linemun:       4249 addr:009f expected_valid:1
            42565000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
            42575000 linemun:       4250 addr:00a0 expected_valid:1
            42575000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
            42585000 linemun:       4251 addr:00a1 expected_valid:1
            42585000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:00a1
            42595000 linemun:       4252 addr:00a2 expected_valid:1
            42595000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:00a2
            42605000 linemun:       4253 addr:00a3 expected_valid:1
            42605000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:00a3
            42615000 linemun:       4254 addr:00a4 expected_valid:1
            42615000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:00a4
            42625000 linemun:       4255 addr:00a5 expected_valid:1
            42625000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:00a5
            42635000 linemun:       4256 addr:00a6 expected_valid:1
            42635000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:00a6
            42645000 linemun:       4257 addr:00a7 expected_valid:1
            42645000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:00a7
            42655000 linemun:       4258 addr:00a8 expected_valid:1
            42655000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:00a8
            42665000 linemun:       4259 addr:00a9 expected_valid:0
            42665000 RTL LRU_BIT[29]=01 FOR MISS ADDR:00a9
            42675000 linemun:       4260 addr:00a9 expected_valid:0
            42675000 RTL LRU_BIT[29]=01 FOR MISS ADDR:00a9
            42685000 linemun:       4261 addr:00a9 expected_valid:0
            42685000 RTL LRU_BIT[29]=01 FOR MISS ADDR:00a9
            42695000 linemun:       4262 addr:00a9 expected_valid:0
            42695000 RTL LRU_BIT[29]=01 FOR MISS ADDR:00a9
            42705000 linemun:       4263 addr:00a9 expected_valid:0
            42705000 RTL LRU_BIT[29]=01 FOR MISS ADDR:00a9
            42715000 linemun:       4264 addr:00a9 expected_valid:0
            42715000 RTL LRU_BIT[29]=01 FOR MISS ADDR:00a9
            42725000 linemun:       4265 addr:00a9 expected_valid:0
            42725000 RTL LRU_BIT[29]=01 FOR MISS ADDR:00a9
            42735000 linemun:       4266 addr:00a9 expected_valid:0
            42735000 RTL LRU_BIT[29]=01 FOR MISS ADDR:00a9
            42745000 linemun:       4267 addr:00a9 expected_valid:0
            42745000 RTL LRU_BIT[29]=01 FOR MISS ADDR:00a9
            42745000 RTL LRU_BIT[29]=01 UPDATED FOR BLOCK1 REPLACE ADDR:00a9
            42755000 linemun:       4268 addr:00a9 expected_valid:1
            42755000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:00a9
            42765000 linemun:       4269 addr:08b6 expected_valid:1
            42765000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            42775000 linemun:       4270 addr:08b7 expected_valid:1
            42775000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            42785000 linemun:       4271 addr:08b8 expected_valid:1
            42785000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
            42795000 linemun:       4272 addr:08b9 expected_valid:1
            42795000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:08b9
            42805000 linemun:       4273 addr:08ba expected_valid:0
            42805000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            42815000 linemun:       4274 addr:08ba expected_valid:0
            42815000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            42825000 linemun:       4275 addr:08ba expected_valid:0
            42825000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            42835000 linemun:       4276 addr:08ba expected_valid:0
            42835000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            42845000 linemun:       4277 addr:08ba expected_valid:0
            42845000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            42855000 linemun:       4278 addr:08ba expected_valid:0
            42855000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            42865000 linemun:       4279 addr:08ba expected_valid:0
            42865000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            42875000 linemun:       4280 addr:08ba expected_valid:0
            42875000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            42885000 linemun:       4281 addr:08ba expected_valid:0
            42885000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            42885000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08ba
            42895000 linemun:       4282 addr:08ba expected_valid:1
            42895000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:08ba
            42905000 linemun:       4283 addr:08b6 expected_valid:1
            42905000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            42915000 linemun:       4284 addr:08b7 expected_valid:1
            42915000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            42925000 linemun:       4285 addr:08b8 expected_valid:1
            42925000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
            42935000 linemun:       4286 addr:0a00 expected_valid:1
            42935000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            42945000 linemun:       4287 addr:0a01 expected_valid:1
            42945000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
            42955000 linemun:       4288 addr:0a02 expected_valid:1
            42955000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0a02
            42965000 linemun:       4289 addr:0bfc expected_valid:1
            42965000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:0bfc
            42975000 linemun:       4290 addr:0bfd expected_valid:1
            42975000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:0bfd
            42985000 linemun:       4291 addr:0bfe expected_valid:1
            42985000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:0bfe
            42995000 linemun:       4292 addr:0bff expected_valid:1
            42995000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:0bff
            43005000 linemun:       4293 addr:0c00 expected_valid:0
            43005000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            43015000 linemun:       4294 addr:0c00 expected_valid:0
            43015000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            43025000 linemun:       4295 addr:0c00 expected_valid:0
            43025000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            43035000 linemun:       4296 addr:0c00 expected_valid:0
            43035000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            43045000 linemun:       4297 addr:0c00 expected_valid:0
            43045000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            43055000 linemun:       4298 addr:0c00 expected_valid:0
            43055000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            43065000 linemun:       4299 addr:0c00 expected_valid:0
            43065000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            43075000 linemun:       4300 addr:0c00 expected_valid:0
            43075000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            43085000 linemun:       4301 addr:0c00 expected_valid:0
            43085000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            43085000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c00
            43095000 linemun:       4302 addr:0c00 expected_valid:1
            43095000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:0c00
            43105000 linemun:       4303 addr:0c01 expected_valid:0
            43105000 RTL LRU_BIT[01]=10 FOR MISS ADDR:0c01
            43115000 linemun:       4304 addr:0c01 expected_valid:0
            43115000 RTL LRU_BIT[01]=10 FOR MISS ADDR:0c01
            43125000 linemun:       4305 addr:0c01 expected_valid:0
            43125000 RTL LRU_BIT[01]=10 FOR MISS ADDR:0c01
            43135000 linemun:       4306 addr:0c01 expected_valid:0
            43135000 RTL LRU_BIT[01]=10 FOR MISS ADDR:0c01
            43145000 linemun:       4307 addr:0c01 expected_valid:0
            43145000 RTL LRU_BIT[01]=10 FOR MISS ADDR:0c01
            43155000 linemun:       4308 addr:0c01 expected_valid:0
            43155000 RTL LRU_BIT[01]=10 FOR MISS ADDR:0c01
            43165000 linemun:       4309 addr:0c01 expected_valid:0
            43165000 RTL LRU_BIT[01]=10 FOR MISS ADDR:0c01
            43175000 linemun:       4310 addr:0c01 expected_valid:0
            43175000 RTL LRU_BIT[01]=10 FOR MISS ADDR:0c01
            43185000 linemun:       4311 addr:0c01 expected_valid:0
            43185000 RTL LRU_BIT[01]=10 FOR MISS ADDR:0c01
            43185000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c01
            43195000 linemun:       4312 addr:0c01 expected_valid:1
            43195000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:0c01
            43205000 linemun:       4313 addr:0952 expected_valid:1
            43205000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            43215000 linemun:       4314 addr:0953 expected_valid:1
            43215000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0953
            43225000 linemun:       4315 addr:0954 expected_valid:1
            43225000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:0954
            43235000 linemun:       4316 addr:0954 expected_valid:1
            43235000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            43245000 linemun:       4317 addr:0955 expected_valid:1
            43245000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:0955
            43255000 linemun:       4318 addr:0955 expected_valid:1
            43255000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            43265000 linemun:       4319 addr:0956 expected_valid:1
            43265000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:0956
            43275000 linemun:       4320 addr:0957 expected_valid:1
            43275000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:0957
            43285000 linemun:       4321 addr:0c4c expected_valid:1
            43285000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:0c4c
            43295000 linemun:       4322 addr:0c4d expected_valid:1
            43295000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:0c4d
            43305000 linemun:       4323 addr:0c4e expected_valid:1
            43305000 RTL LRU_BIT[0e]=10 UPDATED FOR HIT ADDR:0c4e
            43315000 linemun:       4324 addr:0ec5 expected_valid:0
            43315000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            43325000 linemun:       4325 addr:0ec5 expected_valid:0
            43325000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            43335000 linemun:       4326 addr:0ec5 expected_valid:0
            43335000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            43345000 linemun:       4327 addr:0ec5 expected_valid:0
            43345000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            43355000 linemun:       4328 addr:0ec5 expected_valid:0
            43355000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            43365000 linemun:       4329 addr:0ec5 expected_valid:0
            43365000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            43375000 linemun:       4330 addr:0ec5 expected_valid:0
            43375000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            43385000 linemun:       4331 addr:0ec5 expected_valid:0
            43385000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            43395000 linemun:       4332 addr:0ec5 expected_valid:0
            43395000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            43395000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ec5
            43405000 linemun:       4333 addr:0ec5 expected_valid:1
            43405000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            43415000 linemun:       4334 addr:0ec6 expected_valid:0
            43415000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            43425000 linemun:       4335 addr:0ec6 expected_valid:0
            43425000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            43435000 linemun:       4336 addr:0ec6 expected_valid:0
            43435000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            43445000 linemun:       4337 addr:0ec6 expected_valid:0
            43445000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            43455000 linemun:       4338 addr:0ec6 expected_valid:0
            43455000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            43465000 linemun:       4339 addr:0ec6 expected_valid:0
            43465000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            43475000 linemun:       4340 addr:0ec6 expected_valid:0
            43475000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            43485000 linemun:       4341 addr:0ec6 expected_valid:0
            43485000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            43495000 linemun:       4342 addr:0ec6 expected_valid:0
            43495000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            43495000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ec6
            43505000 linemun:       4343 addr:0ec6 expected_valid:1
            43505000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0ec6
            43515000 linemun:       4344 addr:0ec7 expected_valid:0
            43515000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            43525000 linemun:       4345 addr:0ec7 expected_valid:0
            43525000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            43535000 linemun:       4346 addr:0ec7 expected_valid:0
            43535000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            43545000 linemun:       4347 addr:0ec7 expected_valid:0
            43545000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            43555000 linemun:       4348 addr:0ec7 expected_valid:0
            43555000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            43565000 linemun:       4349 addr:0ec7 expected_valid:0
            43565000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            43575000 linemun:       4350 addr:0ec7 expected_valid:0
            43575000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            43585000 linemun:       4351 addr:0ec7 expected_valid:0
            43585000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            43595000 linemun:       4352 addr:0ec7 expected_valid:0
            43595000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            43595000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ec7
            43605000 linemun:       4353 addr:0ec7 expected_valid:1
            43605000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0ec7
            43615000 linemun:       4354 addr:0ec8 expected_valid:0
            43615000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0ec8
            43625000 linemun:       4355 addr:0ec8 expected_valid:0
            43625000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0ec8
            43635000 linemun:       4356 addr:0ec8 expected_valid:0
            43635000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0ec8
            43645000 linemun:       4357 addr:0ec8 expected_valid:0
            43645000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0ec8
            43655000 linemun:       4358 addr:0ec8 expected_valid:0
            43655000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0ec8
            43665000 linemun:       4359 addr:0ec8 expected_valid:0
            43665000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0ec8
            43675000 linemun:       4360 addr:0ec8 expected_valid:0
            43675000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0ec8
            43685000 linemun:       4361 addr:0ec8 expected_valid:0
            43685000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0ec8
            43695000 linemun:       4362 addr:0ec8 expected_valid:0
            43695000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0ec8
            43695000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ec8
            43705000 linemun:       4363 addr:0ec8 expected_valid:1
            43705000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0ec8
            43715000 linemun:       4364 addr:0ec9 expected_valid:0
            43715000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0ec9
            43725000 linemun:       4365 addr:0ec9 expected_valid:0
            43725000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0ec9
            43735000 linemun:       4366 addr:0ec9 expected_valid:0
            43735000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0ec9
            43745000 linemun:       4367 addr:0ec9 expected_valid:0
            43745000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0ec9
            43755000 linemun:       4368 addr:0ec9 expected_valid:0
            43755000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0ec9
            43765000 linemun:       4369 addr:0ec9 expected_valid:0
            43765000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0ec9
            43775000 linemun:       4370 addr:0ec9 expected_valid:0
            43775000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0ec9
            43785000 linemun:       4371 addr:0ec9 expected_valid:0
            43785000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0ec9
            43795000 linemun:       4372 addr:0ec9 expected_valid:0
            43795000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0ec9
            43795000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ec9
            43805000 linemun:       4373 addr:0ec9 expected_valid:1
            43805000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0ec9
            43815000 linemun:       4374 addr:0eca expected_valid:0
            43815000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:0eca
            43825000 linemun:       4375 addr:0eca expected_valid:0
            43825000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:0eca
            43835000 linemun:       4376 addr:0eca expected_valid:0
            43835000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:0eca
            43845000 linemun:       4377 addr:0eca expected_valid:0
            43845000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:0eca
            43855000 linemun:       4378 addr:0eca expected_valid:0
            43855000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:0eca
            43865000 linemun:       4379 addr:0eca expected_valid:0
            43865000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:0eca
            43875000 linemun:       4380 addr:0eca expected_valid:0
            43875000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:0eca
            43885000 linemun:       4381 addr:0eca expected_valid:0
            43885000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:0eca
            43895000 linemun:       4382 addr:0eca expected_valid:0
            43895000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:0eca
            43895000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0eca
            43905000 linemun:       4383 addr:0eca expected_valid:1
            43905000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:0eca
            43915000 linemun:       4384 addr:08b6 expected_valid:1
            43915000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            43925000 linemun:       4385 addr:08b7 expected_valid:1
            43925000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            43935000 linemun:       4386 addr:08b6 expected_valid:1
            43935000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            43945000 linemun:       4387 addr:0bfc expected_valid:1
            43945000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
            43955000 linemun:       4388 addr:0bfd expected_valid:1
            43955000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:0bfd
            43965000 linemun:       4389 addr:0bfe expected_valid:1
            43965000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:0bfe
            43975000 linemun:       4390 addr:0ec5 expected_valid:1
            43975000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            43985000 linemun:       4391 addr:0a00 expected_valid:1
            43985000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:0a00
            43995000 linemun:       4392 addr:0d42 expected_valid:0
            43995000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            44005000 linemun:       4393 addr:0d42 expected_valid:0
            44005000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            44015000 linemun:       4394 addr:0d42 expected_valid:0
            44015000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            44025000 linemun:       4395 addr:0d42 expected_valid:0
            44025000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            44035000 linemun:       4396 addr:0d42 expected_valid:0
            44035000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            44045000 linemun:       4397 addr:0d42 expected_valid:0
            44045000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            44055000 linemun:       4398 addr:0d42 expected_valid:0
            44055000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            44065000 linemun:       4399 addr:0d42 expected_valid:0
            44065000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            44075000 linemun:       4400 addr:0d42 expected_valid:0
            44075000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            44075000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d42
            44085000 linemun:       4401 addr:0d42 expected_valid:1
            44085000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0d42
            44095000 linemun:       4402 addr:0d43 expected_valid:0
            44095000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            44105000 linemun:       4403 addr:0d43 expected_valid:0
            44105000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            44115000 linemun:       4404 addr:0d43 expected_valid:0
            44115000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            44125000 linemun:       4405 addr:0d43 expected_valid:0
            44125000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            44135000 linemun:       4406 addr:0d43 expected_valid:0
            44135000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            44145000 linemun:       4407 addr:0d43 expected_valid:0
            44145000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            44155000 linemun:       4408 addr:0d43 expected_valid:0
            44155000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            44165000 linemun:       4409 addr:0d43 expected_valid:0
            44165000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            44175000 linemun:       4410 addr:0d43 expected_valid:0
            44175000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            44175000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d43
            44185000 linemun:       4411 addr:0d43 expected_valid:1
            44185000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0d43
            44195000 linemun:       4412 addr:010f expected_valid:1
            44195000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            44205000 linemun:       4413 addr:0ec5 expected_valid:1
            44205000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            44215000 linemun:       4414 addr:0ec6 expected_valid:1
            44215000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0ec6
            44225000 linemun:       4415 addr:0ec7 expected_valid:1
            44225000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0ec7
            44235000 linemun:       4416 addr:0952 expected_valid:1
            44235000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            44245000 linemun:       4417 addr:0953 expected_valid:1
            44245000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            44255000 linemun:       4418 addr:0954 expected_valid:1
            44255000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            44265000 linemun:       4419 addr:0955 expected_valid:1
            44265000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            44275000 linemun:       4420 addr:0956 expected_valid:1
            44275000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:0956
            44285000 linemun:       4421 addr:010f expected_valid:1
            44285000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            44295000 linemun:       4422 addr:0110 expected_valid:1
            44295000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            44305000 linemun:       4423 addr:0111 expected_valid:1
            44305000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            44315000 linemun:       4424 addr:0112 expected_valid:1
            44315000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            44325000 linemun:       4425 addr:0113 expected_valid:1
            44325000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0113
            44335000 linemun:       4426 addr:0114 expected_valid:1
            44335000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            44345000 linemun:       4427 addr:0115 expected_valid:1
            44345000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            44355000 linemun:       4428 addr:0116 expected_valid:1
            44355000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:0116
            44365000 linemun:       4429 addr:0117 expected_valid:1
            44365000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:0117
            44375000 linemun:       4430 addr:0639 expected_valid:1
            44375000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:0639
            44385000 linemun:       4431 addr:063a expected_valid:0
            44385000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            44395000 linemun:       4432 addr:063a expected_valid:0
            44395000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            44405000 linemun:       4433 addr:063a expected_valid:0
            44405000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            44415000 linemun:       4434 addr:063a expected_valid:0
            44415000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            44425000 linemun:       4435 addr:063a expected_valid:0
            44425000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            44435000 linemun:       4436 addr:063a expected_valid:0
            44435000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            44445000 linemun:       4437 addr:063a expected_valid:0
            44445000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            44455000 linemun:       4438 addr:063a expected_valid:0
            44455000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            44465000 linemun:       4439 addr:063a expected_valid:0
            44465000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            44465000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:063a
            44475000 linemun:       4440 addr:063a expected_valid:1
            44475000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:063a
            44485000 linemun:       4441 addr:010f expected_valid:1
            44485000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            44495000 linemun:       4442 addr:0110 expected_valid:1
            44495000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            44505000 linemun:       4443 addr:0952 expected_valid:1
            44505000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            44515000 linemun:       4444 addr:0953 expected_valid:1
            44515000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0953
            44525000 linemun:       4445 addr:0954 expected_valid:1
            44525000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:0954
            44535000 linemun:       4446 addr:0955 expected_valid:1
            44535000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:0955
            44545000 linemun:       4447 addr:0956 expected_valid:1
            44545000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0956
            44555000 linemun:       4448 addr:0957 expected_valid:1
            44555000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:0957
            44565000 linemun:       4449 addr:0d42 expected_valid:1
            44565000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0d42
            44575000 linemun:       4450 addr:0d43 expected_valid:1
            44575000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0d43
            44585000 linemun:       4451 addr:0f5f expected_valid:0
            44585000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
            44595000 linemun:       4452 addr:0f5f expected_valid:0
            44595000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
            44605000 linemun:       4453 addr:0f5f expected_valid:0
            44605000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
            44615000 linemun:       4454 addr:0f5f expected_valid:0
            44615000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
            44625000 linemun:       4455 addr:0f5f expected_valid:0
            44625000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
            44635000 linemun:       4456 addr:0f5f expected_valid:0
            44635000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
            44645000 linemun:       4457 addr:0f5f expected_valid:0
            44645000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
            44655000 linemun:       4458 addr:0f5f expected_valid:0
            44655000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
            44665000 linemun:       4459 addr:0f5f expected_valid:0
            44665000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
            44665000 RTL LRU_BIT[1f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f5f
            44675000 linemun:       4460 addr:0f5f expected_valid:1
            44675000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:0f5f
            44685000 linemun:       4461 addr:0f60 expected_valid:0
            44685000 RTL LRU_BIT[20]=01 FOR MISS ADDR:0f60
            44695000 linemun:       4462 addr:0f60 expected_valid:0
            44695000 RTL LRU_BIT[20]=01 FOR MISS ADDR:0f60
            44705000 linemun:       4463 addr:0f60 expected_valid:0
            44705000 RTL LRU_BIT[20]=01 FOR MISS ADDR:0f60
            44715000 linemun:       4464 addr:0f60 expected_valid:0
            44715000 RTL LRU_BIT[20]=01 FOR MISS ADDR:0f60
            44725000 linemun:       4465 addr:0f60 expected_valid:0
            44725000 RTL LRU_BIT[20]=01 FOR MISS ADDR:0f60
            44735000 linemun:       4466 addr:0f60 expected_valid:0
            44735000 RTL LRU_BIT[20]=01 FOR MISS ADDR:0f60
            44745000 linemun:       4467 addr:0f60 expected_valid:0
            44745000 RTL LRU_BIT[20]=01 FOR MISS ADDR:0f60
            44755000 linemun:       4468 addr:0f60 expected_valid:0
            44755000 RTL LRU_BIT[20]=01 FOR MISS ADDR:0f60
            44765000 linemun:       4469 addr:0f60 expected_valid:0
            44765000 RTL LRU_BIT[20]=01 FOR MISS ADDR:0f60
            44765000 RTL LRU_BIT[20]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f60
            44775000 linemun:       4470 addr:0f60 expected_valid:1
            44775000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:0f60
            44785000 linemun:       4471 addr:0265 expected_valid:1
            44785000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0265
            44795000 linemun:       4472 addr:0266 expected_valid:1
            44795000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:0266
            44805000 linemun:       4473 addr:010f expected_valid:1
            44805000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            44815000 linemun:       4474 addr:0110 expected_valid:1
            44815000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            44825000 linemun:       4475 addr:0111 expected_valid:1
            44825000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            44835000 linemun:       4476 addr:0445 expected_valid:1
            44835000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            44845000 linemun:       4477 addr:0bfc expected_valid:1
            44845000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
            44855000 linemun:       4478 addr:0382 expected_valid:0
            44855000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0382
            44865000 linemun:       4479 addr:0382 expected_valid:0
            44865000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0382
            44875000 linemun:       4480 addr:0382 expected_valid:0
            44875000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0382
            44885000 linemun:       4481 addr:0382 expected_valid:0
            44885000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0382
            44895000 linemun:       4482 addr:0382 expected_valid:0
            44895000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0382
            44905000 linemun:       4483 addr:0382 expected_valid:0
            44905000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0382
            44915000 linemun:       4484 addr:0382 expected_valid:0
            44915000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0382
            44925000 linemun:       4485 addr:0382 expected_valid:0
            44925000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0382
            44935000 linemun:       4486 addr:0382 expected_valid:0
            44935000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0382
            44935000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0382
            44945000 linemun:       4487 addr:0382 expected_valid:1
            44945000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0382
            44955000 linemun:       4488 addr:0383 expected_valid:1
            44955000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0383
            44965000 linemun:       4489 addr:0384 expected_valid:1
            44965000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            44975000 linemun:       4490 addr:0385 expected_valid:0
            44975000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            44985000 linemun:       4491 addr:0385 expected_valid:0
            44985000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            44995000 linemun:       4492 addr:0385 expected_valid:0
            44995000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            45005000 linemun:       4493 addr:0385 expected_valid:0
            45005000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            45015000 linemun:       4494 addr:0385 expected_valid:0
            45015000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            45025000 linemun:       4495 addr:0385 expected_valid:0
            45025000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            45035000 linemun:       4496 addr:0385 expected_valid:0
            45035000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            45045000 linemun:       4497 addr:0385 expected_valid:0
            45045000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            45055000 linemun:       4498 addr:0385 expected_valid:0
            45055000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            45055000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0385
            45065000 linemun:       4499 addr:0385 expected_valid:1
            45065000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            45075000 linemun:       4500 addr:0445 expected_valid:1
            45075000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            45085000 linemun:       4501 addr:0446 expected_valid:0
            45085000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            45095000 linemun:       4502 addr:0446 expected_valid:0
            45095000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            45105000 linemun:       4503 addr:0446 expected_valid:0
            45105000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            45115000 linemun:       4504 addr:0446 expected_valid:0
            45115000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            45125000 linemun:       4505 addr:0446 expected_valid:0
            45125000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            45135000 linemun:       4506 addr:0446 expected_valid:0
            45135000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            45145000 linemun:       4507 addr:0446 expected_valid:0
            45145000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            45155000 linemun:       4508 addr:0446 expected_valid:0
            45155000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            45165000 linemun:       4509 addr:0446 expected_valid:0
            45165000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            45165000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0446
            45175000 linemun:       4510 addr:0446 expected_valid:1
            45175000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            45185000 linemun:       4511 addr:0952 expected_valid:1
            45185000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            45195000 linemun:       4512 addr:0953 expected_valid:1
            45195000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            45205000 linemun:       4513 addr:0954 expected_valid:1
            45205000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            45215000 linemun:       4514 addr:0955 expected_valid:1
            45215000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            45225000 linemun:       4515 addr:0bfc expected_valid:1
            45225000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
            45235000 linemun:       4516 addr:0bfd expected_valid:1
            45235000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:0bfd
            45245000 linemun:       4517 addr:0bfe expected_valid:1
            45245000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:0bfe
            45255000 linemun:       4518 addr:0bff expected_valid:1
            45255000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:0bff
            45265000 linemun:       4519 addr:0c00 expected_valid:1
            45265000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0c00
            45275000 linemun:       4520 addr:0c01 expected_valid:1
            45275000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:0c01
            45285000 linemun:       4521 addr:0c01 expected_valid:1
            45285000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:0c01
            45295000 linemun:       4522 addr:0c02 expected_valid:0
            45295000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0c02
            45305000 linemun:       4523 addr:0c02 expected_valid:0
            45305000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0c02
            45315000 linemun:       4524 addr:0c02 expected_valid:0
            45315000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0c02
            45325000 linemun:       4525 addr:0c02 expected_valid:0
            45325000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0c02
            45335000 linemun:       4526 addr:0c02 expected_valid:0
            45335000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0c02
            45345000 linemun:       4527 addr:0c02 expected_valid:0
            45345000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0c02
            45355000 linemun:       4528 addr:0c02 expected_valid:0
            45355000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0c02
            45365000 linemun:       4529 addr:0c02 expected_valid:0
            45365000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0c02
            45375000 linemun:       4530 addr:0c02 expected_valid:0
            45375000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0c02
            45375000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c02
            45385000 linemun:       4531 addr:0c02 expected_valid:1
            45385000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0c02
            45395000 linemun:       4532 addr:0c03 expected_valid:0
            45395000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            45405000 linemun:       4533 addr:0c03 expected_valid:0
            45405000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            45415000 linemun:       4534 addr:0c03 expected_valid:0
            45415000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            45425000 linemun:       4535 addr:0c03 expected_valid:0
            45425000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            45435000 linemun:       4536 addr:0c03 expected_valid:0
            45435000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            45445000 linemun:       4537 addr:0c03 expected_valid:0
            45445000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            45455000 linemun:       4538 addr:0c03 expected_valid:0
            45455000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            45465000 linemun:       4539 addr:0c03 expected_valid:0
            45465000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            45475000 linemun:       4540 addr:0c03 expected_valid:0
            45475000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            45475000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c03
            45485000 linemun:       4541 addr:0c03 expected_valid:1
            45485000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0c03
            45495000 linemun:       4542 addr:08b6 expected_valid:1
            45495000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            45505000 linemun:       4543 addr:08b7 expected_valid:1
            45505000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            45515000 linemun:       4544 addr:08b8 expected_valid:1
            45515000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
            45525000 linemun:       4545 addr:0382 expected_valid:1
            45525000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            45535000 linemun:       4546 addr:0383 expected_valid:1
            45535000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0383
            45545000 linemun:       4547 addr:0265 expected_valid:1
            45545000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            45555000 linemun:       4548 addr:0266 expected_valid:1
            45555000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            45565000 linemun:       4549 addr:0267 expected_valid:1
            45565000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:0267
            45575000 linemun:       4550 addr:010f expected_valid:1
            45575000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            45585000 linemun:       4551 addr:0110 expected_valid:1
            45585000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            45595000 linemun:       4552 addr:0111 expected_valid:1
            45595000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            45605000 linemun:       4553 addr:0112 expected_valid:1
            45605000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            45615000 linemun:       4554 addr:0113 expected_valid:1
            45615000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0113
            45625000 linemun:       4555 addr:0114 expected_valid:1
            45625000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0114
            45635000 linemun:       4556 addr:0115 expected_valid:1
            45635000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            45645000 linemun:       4557 addr:0116 expected_valid:1
            45645000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:0116
            45655000 linemun:       4558 addr:073a expected_valid:0
            45655000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            45665000 linemun:       4559 addr:073a expected_valid:0
            45665000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            45675000 linemun:       4560 addr:073a expected_valid:0
            45675000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            45685000 linemun:       4561 addr:073a expected_valid:0
            45685000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            45695000 linemun:       4562 addr:073a expected_valid:0
            45695000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            45705000 linemun:       4563 addr:073a expected_valid:0
            45705000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            45715000 linemun:       4564 addr:073a expected_valid:0
            45715000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            45725000 linemun:       4565 addr:073a expected_valid:0
            45725000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            45735000 linemun:       4566 addr:073a expected_valid:0
            45735000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            45735000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073a
            45745000 linemun:       4567 addr:073a expected_valid:1
            45745000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            45755000 linemun:       4568 addr:106a expected_valid:0
            45755000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            45765000 linemun:       4569 addr:106a expected_valid:0
            45765000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            45775000 linemun:       4570 addr:106a expected_valid:0
            45775000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            45785000 linemun:       4571 addr:106a expected_valid:0
            45785000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            45795000 linemun:       4572 addr:106a expected_valid:0
            45795000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            45805000 linemun:       4573 addr:106a expected_valid:0
            45805000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            45815000 linemun:       4574 addr:106a expected_valid:0
            45815000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            45825000 linemun:       4575 addr:106a expected_valid:0
            45825000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            45835000 linemun:       4576 addr:106a expected_valid:0
            45835000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            45835000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106a
            45845000 linemun:       4577 addr:106a expected_valid:1
            45845000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:106a
            45855000 linemun:       4578 addr:106a expected_valid:1
            45855000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:106a
            45865000 linemun:       4579 addr:0ec5 expected_valid:0
            45865000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            45875000 linemun:       4580 addr:0ec5 expected_valid:0
            45875000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            45885000 linemun:       4581 addr:0ec5 expected_valid:0
            45885000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            45895000 linemun:       4582 addr:0ec5 expected_valid:0
            45895000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            45905000 linemun:       4583 addr:0ec5 expected_valid:0
            45905000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            45915000 linemun:       4584 addr:0ec5 expected_valid:0
            45915000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            45925000 linemun:       4585 addr:0ec5 expected_valid:0
            45925000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            45935000 linemun:       4586 addr:0ec5 expected_valid:0
            45935000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            45945000 linemun:       4587 addr:0ec5 expected_valid:0
            45945000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            45945000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ec5
            45955000 linemun:       4588 addr:0ec5 expected_valid:1
            45955000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            45965000 linemun:       4589 addr:0d42 expected_valid:0
            45965000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            45975000 linemun:       4590 addr:0d42 expected_valid:0
            45975000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            45985000 linemun:       4591 addr:0d42 expected_valid:0
            45985000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            45995000 linemun:       4592 addr:0d42 expected_valid:0
            45995000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            46005000 linemun:       4593 addr:0d42 expected_valid:0
            46005000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            46015000 linemun:       4594 addr:0d42 expected_valid:0
            46015000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            46025000 linemun:       4595 addr:0d42 expected_valid:0
            46025000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            46035000 linemun:       4596 addr:0d42 expected_valid:0
            46035000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            46045000 linemun:       4597 addr:0d42 expected_valid:0
            46045000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            46045000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d42
            46055000 linemun:       4598 addr:0d42 expected_valid:1
            46055000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0d42
            46065000 linemun:       4599 addr:0d43 expected_valid:0
            46065000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            46075000 linemun:       4600 addr:0d43 expected_valid:0
            46075000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            46085000 linemun:       4601 addr:0d43 expected_valid:0
            46085000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            46095000 linemun:       4602 addr:0d43 expected_valid:0
            46095000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            46105000 linemun:       4603 addr:0d43 expected_valid:0
            46105000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            46115000 linemun:       4604 addr:0d43 expected_valid:0
            46115000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            46125000 linemun:       4605 addr:0d43 expected_valid:0
            46125000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            46135000 linemun:       4606 addr:0d43 expected_valid:0
            46135000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            46145000 linemun:       4607 addr:0d43 expected_valid:0
            46145000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0d43
            46145000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d43
            46155000 linemun:       4608 addr:0d43 expected_valid:1
            46155000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0d43
            46165000 linemun:       4609 addr:0382 expected_valid:1
            46165000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            46175000 linemun:       4610 addr:0383 expected_valid:1
            46175000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0383
            46185000 linemun:       4611 addr:0384 expected_valid:1
            46185000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            46195000 linemun:       4612 addr:0385 expected_valid:0
            46195000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            46205000 linemun:       4613 addr:0385 expected_valid:0
            46205000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            46215000 linemun:       4614 addr:0385 expected_valid:0
            46215000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            46225000 linemun:       4615 addr:0385 expected_valid:0
            46225000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            46235000 linemun:       4616 addr:0385 expected_valid:0
            46235000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            46245000 linemun:       4617 addr:0385 expected_valid:0
            46245000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            46255000 linemun:       4618 addr:0385 expected_valid:0
            46255000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            46265000 linemun:       4619 addr:0385 expected_valid:0
            46265000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            46275000 linemun:       4620 addr:0385 expected_valid:0
            46275000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0385
            46275000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0385
            46285000 linemun:       4621 addr:0385 expected_valid:1
            46285000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0385
            46295000 linemun:       4622 addr:073a expected_valid:1
            46295000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            46305000 linemun:       4623 addr:0d42 expected_valid:1
            46305000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0d42
            46315000 linemun:       4624 addr:010f expected_valid:1
            46315000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            46325000 linemun:       4625 addr:0110 expected_valid:1
            46325000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            46335000 linemun:       4626 addr:073a expected_valid:1
            46335000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            46345000 linemun:       4627 addr:073b expected_valid:1
            46345000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            46355000 linemun:       4628 addr:0639 expected_valid:1
            46355000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            46365000 linemun:       4629 addr:063a expected_valid:1
            46365000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            46375000 linemun:       4630 addr:063b expected_valid:1
            46375000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:063b
            46385000 linemun:       4631 addr:063c expected_valid:0
            46385000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            46395000 linemun:       4632 addr:063c expected_valid:0
            46395000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            46405000 linemun:       4633 addr:063c expected_valid:0
            46405000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            46415000 linemun:       4634 addr:063c expected_valid:0
            46415000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            46425000 linemun:       4635 addr:063c expected_valid:0
            46425000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            46435000 linemun:       4636 addr:063c expected_valid:0
            46435000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            46445000 linemun:       4637 addr:063c expected_valid:0
            46445000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            46455000 linemun:       4638 addr:063c expected_valid:0
            46455000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            46465000 linemun:       4639 addr:063c expected_valid:0
            46465000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:063c
            46465000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063c
            46475000 linemun:       4640 addr:063c expected_valid:1
            46475000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:063c
            46485000 linemun:       4641 addr:063d expected_valid:0
            46485000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            46495000 linemun:       4642 addr:063d expected_valid:0
            46495000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            46505000 linemun:       4643 addr:063d expected_valid:0
            46505000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            46515000 linemun:       4644 addr:063d expected_valid:0
            46515000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            46525000 linemun:       4645 addr:063d expected_valid:0
            46525000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            46535000 linemun:       4646 addr:063d expected_valid:0
            46535000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            46545000 linemun:       4647 addr:063d expected_valid:0
            46545000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            46555000 linemun:       4648 addr:063d expected_valid:0
            46555000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            46565000 linemun:       4649 addr:063d expected_valid:0
            46565000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:063d
            46565000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063d
            46575000 linemun:       4650 addr:063d expected_valid:1
            46575000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:063d
            46585000 linemun:       4651 addr:063e expected_valid:0
            46585000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:063e
            46595000 linemun:       4652 addr:063e expected_valid:0
            46595000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:063e
            46605000 linemun:       4653 addr:063e expected_valid:0
            46605000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:063e
            46615000 linemun:       4654 addr:063e expected_valid:0
            46615000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:063e
            46625000 linemun:       4655 addr:063e expected_valid:0
            46625000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:063e
            46635000 linemun:       4656 addr:063e expected_valid:0
            46635000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:063e
            46645000 linemun:       4657 addr:063e expected_valid:0
            46645000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:063e
            46655000 linemun:       4658 addr:063e expected_valid:0
            46655000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:063e
            46665000 linemun:       4659 addr:063e expected_valid:0
            46665000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:063e
            46665000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063e
            46675000 linemun:       4660 addr:063e expected_valid:1
            46675000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:063e
            46685000 linemun:       4661 addr:063f expected_valid:0
            46685000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:063f
            46695000 linemun:       4662 addr:063f expected_valid:0
            46695000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:063f
            46705000 linemun:       4663 addr:063f expected_valid:0
            46705000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:063f
            46715000 linemun:       4664 addr:063f expected_valid:0
            46715000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:063f
            46725000 linemun:       4665 addr:063f expected_valid:0
            46725000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:063f
            46735000 linemun:       4666 addr:063f expected_valid:0
            46735000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:063f
            46745000 linemun:       4667 addr:063f expected_valid:0
            46745000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:063f
            46755000 linemun:       4668 addr:063f expected_valid:0
            46755000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:063f
            46765000 linemun:       4669 addr:063f expected_valid:0
            46765000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:063f
            46765000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063f
            46775000 linemun:       4670 addr:063f expected_valid:1
            46775000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:063f
            46785000 linemun:       4671 addr:063f expected_valid:1
            46785000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:063f
            46795000 linemun:       4672 addr:0640 expected_valid:0
            46795000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0640
            46805000 linemun:       4673 addr:0640 expected_valid:0
            46805000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0640
            46815000 linemun:       4674 addr:0640 expected_valid:0
            46815000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0640
            46825000 linemun:       4675 addr:0640 expected_valid:0
            46825000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0640
            46835000 linemun:       4676 addr:0640 expected_valid:0
            46835000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0640
            46845000 linemun:       4677 addr:0640 expected_valid:0
            46845000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0640
            46855000 linemun:       4678 addr:0640 expected_valid:0
            46855000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0640
            46865000 linemun:       4679 addr:0640 expected_valid:0
            46865000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0640
            46875000 linemun:       4680 addr:0640 expected_valid:0
            46875000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0640
            46875000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0640
            46885000 linemun:       4681 addr:0640 expected_valid:1
            46885000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0640
            46895000 linemun:       4682 addr:05d1 expected_valid:1
            46895000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            46905000 linemun:       4683 addr:05d2 expected_valid:0
            46905000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            46915000 linemun:       4684 addr:05d2 expected_valid:0
            46915000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            46925000 linemun:       4685 addr:05d2 expected_valid:0
            46925000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            46935000 linemun:       4686 addr:05d2 expected_valid:0
            46935000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            46945000 linemun:       4687 addr:05d2 expected_valid:0
            46945000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            46955000 linemun:       4688 addr:05d2 expected_valid:0
            46955000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            46965000 linemun:       4689 addr:05d2 expected_valid:0
            46965000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            46975000 linemun:       4690 addr:05d2 expected_valid:0
            46975000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            46985000 linemun:       4691 addr:05d2 expected_valid:0
            46985000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            46985000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d2
            46995000 linemun:       4692 addr:05d2 expected_valid:1
            46995000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
            47005000 linemun:       4693 addr:106a expected_valid:1
            47005000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:106a
            47015000 linemun:       4694 addr:106b expected_valid:0
            47015000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            47025000 linemun:       4695 addr:106b expected_valid:0
            47025000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            47035000 linemun:       4696 addr:106b expected_valid:0
            47035000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            47045000 linemun:       4697 addr:106b expected_valid:0
            47045000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            47055000 linemun:       4698 addr:106b expected_valid:0
            47055000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            47065000 linemun:       4699 addr:106b expected_valid:0
            47065000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            47075000 linemun:       4700 addr:106b expected_valid:0
            47075000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            47085000 linemun:       4701 addr:106b expected_valid:0
            47085000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            47095000 linemun:       4702 addr:106b expected_valid:0
            47095000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            47095000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106b
            47105000 linemun:       4703 addr:106b expected_valid:1
            47105000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:106b
            47115000 linemun:       4704 addr:106c expected_valid:0
            47115000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
            47125000 linemun:       4705 addr:106c expected_valid:0
            47125000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
            47135000 linemun:       4706 addr:106c expected_valid:0
            47135000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
            47145000 linemun:       4707 addr:106c expected_valid:0
            47145000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
            47155000 linemun:       4708 addr:106c expected_valid:0
            47155000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
            47165000 linemun:       4709 addr:106c expected_valid:0
            47165000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
            47175000 linemun:       4710 addr:106c expected_valid:0
            47175000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
            47185000 linemun:       4711 addr:106c expected_valid:0
            47185000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
            47195000 linemun:       4712 addr:106c expected_valid:0
            47195000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
            47195000 RTL LRU_BIT[2c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106c
            47205000 linemun:       4713 addr:106c expected_valid:1
            47205000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:106c
            47215000 linemun:       4714 addr:106d expected_valid:0
            47215000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:106d
            47225000 linemun:       4715 addr:106d expected_valid:0
            47225000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:106d
            47235000 linemun:       4716 addr:106d expected_valid:0
            47235000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:106d
            47245000 linemun:       4717 addr:106d expected_valid:0
            47245000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:106d
            47255000 linemun:       4718 addr:106d expected_valid:0
            47255000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:106d
            47265000 linemun:       4719 addr:106d expected_valid:0
            47265000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:106d
            47275000 linemun:       4720 addr:106d expected_valid:0
            47275000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:106d
            47285000 linemun:       4721 addr:106d expected_valid:0
            47285000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:106d
            47295000 linemun:       4722 addr:106d expected_valid:0
            47295000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:106d
            47295000 RTL LRU_BIT[2d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106d
            47305000 linemun:       4723 addr:106d expected_valid:1
            47305000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:106d
            47315000 linemun:       4724 addr:106e expected_valid:0
            47315000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:106e
            47325000 linemun:       4725 addr:106e expected_valid:0
            47325000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:106e
            47335000 linemun:       4726 addr:106e expected_valid:0
            47335000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:106e
            47345000 linemun:       4727 addr:106e expected_valid:0
            47345000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:106e
            47355000 linemun:       4728 addr:106e expected_valid:0
            47355000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:106e
            47365000 linemun:       4729 addr:106e expected_valid:0
            47365000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:106e
            47375000 linemun:       4730 addr:106e expected_valid:0
            47375000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:106e
            47385000 linemun:       4731 addr:106e expected_valid:0
            47385000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:106e
            47395000 linemun:       4732 addr:106e expected_valid:0
            47395000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:106e
            47395000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106e
            47405000 linemun:       4733 addr:106e expected_valid:1
            47405000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:106e
            47415000 linemun:       4734 addr:073a expected_valid:1
            47415000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            47425000 linemun:       4735 addr:073b expected_valid:1
            47425000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:073b
            47435000 linemun:       4736 addr:073c expected_valid:0
            47435000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            47445000 linemun:       4737 addr:073c expected_valid:0
            47445000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            47455000 linemun:       4738 addr:073c expected_valid:0
            47455000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            47465000 linemun:       4739 addr:073c expected_valid:0
            47465000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            47475000 linemun:       4740 addr:073c expected_valid:0
            47475000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            47485000 linemun:       4741 addr:073c expected_valid:0
            47485000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            47495000 linemun:       4742 addr:073c expected_valid:0
            47495000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            47505000 linemun:       4743 addr:073c expected_valid:0
            47505000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            47515000 linemun:       4744 addr:073c expected_valid:0
            47515000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            47515000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073c
            47525000 linemun:       4745 addr:073c expected_valid:1
            47525000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:073c
            47535000 linemun:       4746 addr:0639 expected_valid:1
            47535000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            47545000 linemun:       4747 addr:063a expected_valid:1
            47545000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            47555000 linemun:       4748 addr:063b expected_valid:1
            47555000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:063b
            47565000 linemun:       4749 addr:106a expected_valid:1
            47565000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:106a
            47575000 linemun:       4750 addr:1128 expected_valid:0
            47575000 RTL LRU_BIT[28]=10 FOR MISS ADDR:1128
            47585000 linemun:       4751 addr:1128 expected_valid:0
            47585000 RTL LRU_BIT[28]=10 FOR MISS ADDR:1128
            47595000 linemun:       4752 addr:1128 expected_valid:0
            47595000 RTL LRU_BIT[28]=10 FOR MISS ADDR:1128
            47605000 linemun:       4753 addr:1128 expected_valid:0
            47605000 RTL LRU_BIT[28]=10 FOR MISS ADDR:1128
            47615000 linemun:       4754 addr:1128 expected_valid:0
            47615000 RTL LRU_BIT[28]=10 FOR MISS ADDR:1128
            47625000 linemun:       4755 addr:1128 expected_valid:0
            47625000 RTL LRU_BIT[28]=10 FOR MISS ADDR:1128
            47635000 linemun:       4756 addr:1128 expected_valid:0
            47635000 RTL LRU_BIT[28]=10 FOR MISS ADDR:1128
            47645000 linemun:       4757 addr:1128 expected_valid:0
            47645000 RTL LRU_BIT[28]=10 FOR MISS ADDR:1128
            47655000 linemun:       4758 addr:1128 expected_valid:0
            47655000 RTL LRU_BIT[28]=10 FOR MISS ADDR:1128
            47655000 RTL LRU_BIT[28]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1128
            47665000 linemun:       4759 addr:1128 expected_valid:1
            47665000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:1128
            47675000 linemun:       4760 addr:1129 expected_valid:0
            47675000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            47685000 linemun:       4761 addr:1129 expected_valid:0
            47685000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            47695000 linemun:       4762 addr:1129 expected_valid:0
            47695000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            47705000 linemun:       4763 addr:1129 expected_valid:0
            47705000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            47715000 linemun:       4764 addr:1129 expected_valid:0
            47715000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            47725000 linemun:       4765 addr:1129 expected_valid:0
            47725000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            47735000 linemun:       4766 addr:1129 expected_valid:0
            47735000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            47745000 linemun:       4767 addr:1129 expected_valid:0
            47745000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            47755000 linemun:       4768 addr:1129 expected_valid:0
            47755000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            47755000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1129
            47765000 linemun:       4769 addr:1129 expected_valid:1
            47765000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:1129
            47775000 linemun:       4770 addr:08b6 expected_valid:1
            47775000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            47785000 linemun:       4771 addr:0265 expected_valid:1
            47785000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            47795000 linemun:       4772 addr:0266 expected_valid:1
            47795000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            47805000 linemun:       4773 addr:0267 expected_valid:1
            47805000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            47815000 linemun:       4774 addr:0268 expected_valid:0
            47815000 RTL LRU_BIT[28]=01 FOR MISS ADDR:0268
            47825000 linemun:       4775 addr:0268 expected_valid:0
            47825000 RTL LRU_BIT[28]=01 FOR MISS ADDR:0268
            47835000 linemun:       4776 addr:0268 expected_valid:0
            47835000 RTL LRU_BIT[28]=01 FOR MISS ADDR:0268
            47845000 linemun:       4777 addr:0268 expected_valid:0
            47845000 RTL LRU_BIT[28]=01 FOR MISS ADDR:0268
            47855000 linemun:       4778 addr:0268 expected_valid:0
            47855000 RTL LRU_BIT[28]=01 FOR MISS ADDR:0268
            47865000 linemun:       4779 addr:0268 expected_valid:0
            47865000 RTL LRU_BIT[28]=01 FOR MISS ADDR:0268
            47875000 linemun:       4780 addr:0268 expected_valid:0
            47875000 RTL LRU_BIT[28]=01 FOR MISS ADDR:0268
            47885000 linemun:       4781 addr:0268 expected_valid:0
            47885000 RTL LRU_BIT[28]=01 FOR MISS ADDR:0268
            47895000 linemun:       4782 addr:0268 expected_valid:0
            47895000 RTL LRU_BIT[28]=01 FOR MISS ADDR:0268
            47895000 RTL LRU_BIT[28]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0268
            47905000 linemun:       4783 addr:0268 expected_valid:1
            47905000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:0268
            47915000 linemun:       4784 addr:0269 expected_valid:0
            47915000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            47925000 linemun:       4785 addr:0269 expected_valid:0
            47925000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            47935000 linemun:       4786 addr:0269 expected_valid:0
            47935000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            47945000 linemun:       4787 addr:0269 expected_valid:0
            47945000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            47955000 linemun:       4788 addr:0269 expected_valid:0
            47955000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            47965000 linemun:       4789 addr:0269 expected_valid:0
            47965000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            47975000 linemun:       4790 addr:0269 expected_valid:0
            47975000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            47985000 linemun:       4791 addr:0269 expected_valid:0
            47985000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            47995000 linemun:       4792 addr:0269 expected_valid:0
            47995000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            47995000 RTL LRU_BIT[29]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0269
            48005000 linemun:       4793 addr:0269 expected_valid:1
            48005000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:0269
            48015000 linemun:       4794 addr:026a expected_valid:1
            48015000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:026a
            48025000 linemun:       4795 addr:026b expected_valid:1
            48025000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:026b
            48035000 linemun:       4796 addr:026c expected_valid:1
            48035000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:026c
            48045000 linemun:       4797 addr:026d expected_valid:1
            48045000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:026d
            48055000 linemun:       4798 addr:026e expected_valid:1
            48055000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:026e
            48065000 linemun:       4799 addr:0952 expected_valid:0
            48065000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            48075000 linemun:       4800 addr:0952 expected_valid:0
            48075000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            48085000 linemun:       4801 addr:0952 expected_valid:0
            48085000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            48095000 linemun:       4802 addr:0952 expected_valid:0
            48095000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            48105000 linemun:       4803 addr:0952 expected_valid:0
            48105000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            48115000 linemun:       4804 addr:0952 expected_valid:0
            48115000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            48125000 linemun:       4805 addr:0952 expected_valid:0
            48125000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            48135000 linemun:       4806 addr:0952 expected_valid:0
            48135000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            48145000 linemun:       4807 addr:0952 expected_valid:0
            48145000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            48145000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0952
            48155000 linemun:       4808 addr:0952 expected_valid:1
            48155000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            48165000 linemun:       4809 addr:0953 expected_valid:1
            48165000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0953
            48175000 linemun:       4810 addr:0954 expected_valid:1
            48175000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:0954
            48185000 linemun:       4811 addr:0955 expected_valid:1
            48185000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:0955
            48195000 linemun:       4812 addr:08b6 expected_valid:1
            48195000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            48205000 linemun:       4813 addr:0265 expected_valid:1
            48205000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            48215000 linemun:       4814 addr:0952 expected_valid:1
            48215000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            48225000 linemun:       4815 addr:0953 expected_valid:1
            48225000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            48235000 linemun:       4816 addr:0954 expected_valid:1
            48235000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            48245000 linemun:       4817 addr:0955 expected_valid:1
            48245000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            48255000 linemun:       4818 addr:0382 expected_valid:1
            48255000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            48265000 linemun:       4819 addr:0383 expected_valid:1
            48265000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            48275000 linemun:       4820 addr:0384 expected_valid:1
            48275000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            48285000 linemun:       4821 addr:0385 expected_valid:1
            48285000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0385
            48295000 linemun:       4822 addr:0386 expected_valid:0
            48295000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            48305000 linemun:       4823 addr:0386 expected_valid:0
            48305000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            48315000 linemun:       4824 addr:0386 expected_valid:0
            48315000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            48325000 linemun:       4825 addr:0386 expected_valid:0
            48325000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            48335000 linemun:       4826 addr:0386 expected_valid:0
            48335000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            48345000 linemun:       4827 addr:0386 expected_valid:0
            48345000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            48355000 linemun:       4828 addr:0386 expected_valid:0
            48355000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            48365000 linemun:       4829 addr:0386 expected_valid:0
            48365000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            48375000 linemun:       4830 addr:0386 expected_valid:0
            48375000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            48375000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0386
            48385000 linemun:       4831 addr:0386 expected_valid:1
            48385000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0386
            48395000 linemun:       4832 addr:0387 expected_valid:1
            48395000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0387
            48405000 linemun:       4833 addr:0388 expected_valid:1
            48405000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0388
            48415000 linemun:       4834 addr:08b6 expected_valid:1
            48415000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            48425000 linemun:       4835 addr:08b7 expected_valid:1
            48425000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            48435000 linemun:       4836 addr:08b8 expected_valid:1
            48435000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
            48445000 linemun:       4837 addr:106a expected_valid:1
            48445000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:106a
            48455000 linemun:       4838 addr:106b expected_valid:1
            48455000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:106b
            48465000 linemun:       4839 addr:106a expected_valid:1
            48465000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:106a
            48475000 linemun:       4840 addr:106b expected_valid:1
            48475000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:106b
            48485000 linemun:       4841 addr:106c expected_valid:1
            48485000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:106c
            48495000 linemun:       4842 addr:106d expected_valid:1
            48495000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:106d
            48505000 linemun:       4843 addr:106e expected_valid:1
            48505000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:106e
            48515000 linemun:       4844 addr:106f expected_valid:0
            48515000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:106f
            48525000 linemun:       4845 addr:106f expected_valid:0
            48525000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:106f
            48535000 linemun:       4846 addr:106f expected_valid:0
            48535000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:106f
            48545000 linemun:       4847 addr:106f expected_valid:0
            48545000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:106f
            48555000 linemun:       4848 addr:106f expected_valid:0
            48555000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:106f
            48565000 linemun:       4849 addr:106f expected_valid:0
            48565000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:106f
            48575000 linemun:       4850 addr:106f expected_valid:0
            48575000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:106f
            48585000 linemun:       4851 addr:106f expected_valid:0
            48585000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:106f
            48595000 linemun:       4852 addr:106f expected_valid:0
            48595000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:106f
            48595000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106f
            48605000 linemun:       4853 addr:106f expected_valid:1
            48605000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:106f
            48615000 linemun:       4854 addr:1070 expected_valid:0
            48615000 RTL LRU_BIT[30]=01 FOR MISS ADDR:1070
            48625000 linemun:       4855 addr:1070 expected_valid:0
            48625000 RTL LRU_BIT[30]=01 FOR MISS ADDR:1070
            48635000 linemun:       4856 addr:1070 expected_valid:0
            48635000 RTL LRU_BIT[30]=01 FOR MISS ADDR:1070
            48645000 linemun:       4857 addr:1070 expected_valid:0
            48645000 RTL LRU_BIT[30]=01 FOR MISS ADDR:1070
            48655000 linemun:       4858 addr:1070 expected_valid:0
            48655000 RTL LRU_BIT[30]=01 FOR MISS ADDR:1070
            48665000 linemun:       4859 addr:1070 expected_valid:0
            48665000 RTL LRU_BIT[30]=01 FOR MISS ADDR:1070
            48675000 linemun:       4860 addr:1070 expected_valid:0
            48675000 RTL LRU_BIT[30]=01 FOR MISS ADDR:1070
            48685000 linemun:       4861 addr:1070 expected_valid:0
            48685000 RTL LRU_BIT[30]=01 FOR MISS ADDR:1070
            48695000 linemun:       4862 addr:1070 expected_valid:0
            48695000 RTL LRU_BIT[30]=01 FOR MISS ADDR:1070
            48695000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1070
            48705000 linemun:       4863 addr:1070 expected_valid:1
            48705000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:1070
            48715000 linemun:       4864 addr:0d42 expected_valid:1
            48715000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0d42
            48725000 linemun:       4865 addr:0d43 expected_valid:1
            48725000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0d43
            48735000 linemun:       4866 addr:0f5f expected_valid:1
            48735000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:0f5f
            48745000 linemun:       4867 addr:0952 expected_valid:1
            48745000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            48755000 linemun:       4868 addr:0265 expected_valid:1
            48755000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            48765000 linemun:       4869 addr:0266 expected_valid:1
            48765000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            48775000 linemun:       4870 addr:073a expected_valid:1
            48775000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            48785000 linemun:       4871 addr:073b expected_valid:1
            48785000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:073b
            48795000 linemun:       4872 addr:073c expected_valid:1
            48795000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:073c
            48805000 linemun:       4873 addr:073d expected_valid:0
            48805000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            48815000 linemun:       4874 addr:073d expected_valid:0
            48815000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            48825000 linemun:       4875 addr:073d expected_valid:0
            48825000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            48835000 linemun:       4876 addr:073d expected_valid:0
            48835000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            48845000 linemun:       4877 addr:073d expected_valid:0
            48845000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            48855000 linemun:       4878 addr:073d expected_valid:0
            48855000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            48865000 linemun:       4879 addr:073d expected_valid:0
            48865000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            48875000 linemun:       4880 addr:073d expected_valid:0
            48875000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            48885000 linemun:       4881 addr:073d expected_valid:0
            48885000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:073d
            48885000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073d
            48895000 linemun:       4882 addr:073d expected_valid:1
            48895000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:073d
            48905000 linemun:       4883 addr:073e expected_valid:0
            48905000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:073e
            48915000 linemun:       4884 addr:073e expected_valid:0
            48915000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:073e
            48925000 linemun:       4885 addr:073e expected_valid:0
            48925000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:073e
            48935000 linemun:       4886 addr:073e expected_valid:0
            48935000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:073e
            48945000 linemun:       4887 addr:073e expected_valid:0
            48945000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:073e
            48955000 linemun:       4888 addr:073e expected_valid:0
            48955000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:073e
            48965000 linemun:       4889 addr:073e expected_valid:0
            48965000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:073e
            48975000 linemun:       4890 addr:073e expected_valid:0
            48975000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:073e
            48985000 linemun:       4891 addr:073e expected_valid:0
            48985000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:073e
            48985000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073e
            48995000 linemun:       4892 addr:073e expected_valid:1
            48995000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:073e
            49005000 linemun:       4893 addr:073f expected_valid:0
            49005000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:073f
            49015000 linemun:       4894 addr:073f expected_valid:0
            49015000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:073f
            49025000 linemun:       4895 addr:073f expected_valid:0
            49025000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:073f
            49035000 linemun:       4896 addr:073f expected_valid:0
            49035000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:073f
            49045000 linemun:       4897 addr:073f expected_valid:0
            49045000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:073f
            49055000 linemun:       4898 addr:073f expected_valid:0
            49055000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:073f
            49065000 linemun:       4899 addr:073f expected_valid:0
            49065000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:073f
            49075000 linemun:       4900 addr:073f expected_valid:0
            49075000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:073f
            49085000 linemun:       4901 addr:073f expected_valid:0
            49085000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:073f
            49085000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073f
            49095000 linemun:       4902 addr:073f expected_valid:1
            49095000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:073f
            49105000 linemun:       4903 addr:0445 expected_valid:0
            49105000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            49115000 linemun:       4904 addr:0445 expected_valid:0
            49115000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            49125000 linemun:       4905 addr:0445 expected_valid:0
            49125000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            49135000 linemun:       4906 addr:0445 expected_valid:0
            49135000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            49145000 linemun:       4907 addr:0445 expected_valid:0
            49145000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            49155000 linemun:       4908 addr:0445 expected_valid:0
            49155000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            49165000 linemun:       4909 addr:0445 expected_valid:0
            49165000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            49175000 linemun:       4910 addr:0445 expected_valid:0
            49175000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            49185000 linemun:       4911 addr:0445 expected_valid:0
            49185000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            49185000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0445
            49195000 linemun:       4912 addr:0445 expected_valid:1
            49195000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            49205000 linemun:       4913 addr:0446 expected_valid:1
            49205000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            49215000 linemun:       4914 addr:0447 expected_valid:0
            49215000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            49225000 linemun:       4915 addr:0447 expected_valid:0
            49225000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            49235000 linemun:       4916 addr:0447 expected_valid:0
            49235000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            49245000 linemun:       4917 addr:0447 expected_valid:0
            49245000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            49255000 linemun:       4918 addr:0447 expected_valid:0
            49255000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            49265000 linemun:       4919 addr:0447 expected_valid:0
            49265000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            49275000 linemun:       4920 addr:0447 expected_valid:0
            49275000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            49285000 linemun:       4921 addr:0447 expected_valid:0
            49285000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            49295000 linemun:       4922 addr:0447 expected_valid:0
            49295000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
            49295000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0447
            49305000 linemun:       4923 addr:0447 expected_valid:1
            49305000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            49315000 linemun:       4924 addr:0448 expected_valid:0
            49315000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            49325000 linemun:       4925 addr:0448 expected_valid:0
            49325000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            49335000 linemun:       4926 addr:0448 expected_valid:0
            49335000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            49345000 linemun:       4927 addr:0448 expected_valid:0
            49345000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            49355000 linemun:       4928 addr:0448 expected_valid:0
            49355000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            49365000 linemun:       4929 addr:0448 expected_valid:0
            49365000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            49375000 linemun:       4930 addr:0448 expected_valid:0
            49375000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            49385000 linemun:       4931 addr:0448 expected_valid:0
            49385000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            49395000 linemun:       4932 addr:0448 expected_valid:0
            49395000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
            49395000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0448
            49405000 linemun:       4933 addr:0448 expected_valid:1
            49405000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            49415000 linemun:       4934 addr:010f expected_valid:1
            49415000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            49425000 linemun:       4935 addr:0d42 expected_valid:1
            49425000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0d42
            49435000 linemun:       4936 addr:08b6 expected_valid:1
            49435000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            49445000 linemun:       4937 addr:08b7 expected_valid:1
            49445000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            49455000 linemun:       4938 addr:08b8 expected_valid:1
            49455000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
            49465000 linemun:       4939 addr:08b9 expected_valid:1
            49465000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:08b9
            49475000 linemun:       4940 addr:08ba expected_valid:0
            49475000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            49485000 linemun:       4941 addr:08ba expected_valid:0
            49485000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            49495000 linemun:       4942 addr:08ba expected_valid:0
            49495000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            49505000 linemun:       4943 addr:08ba expected_valid:0
            49505000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            49515000 linemun:       4944 addr:08ba expected_valid:0
            49515000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            49525000 linemun:       4945 addr:08ba expected_valid:0
            49525000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            49535000 linemun:       4946 addr:08ba expected_valid:0
            49535000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            49545000 linemun:       4947 addr:08ba expected_valid:0
            49545000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            49555000 linemun:       4948 addr:08ba expected_valid:0
            49555000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            49555000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08ba
            49565000 linemun:       4949 addr:08ba expected_valid:1
            49565000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:08ba
            49575000 linemun:       4950 addr:08bb expected_valid:0
            49575000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            49585000 linemun:       4951 addr:08bb expected_valid:0
            49585000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            49595000 linemun:       4952 addr:08bb expected_valid:0
            49595000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            49605000 linemun:       4953 addr:08bb expected_valid:0
            49605000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            49615000 linemun:       4954 addr:08bb expected_valid:0
            49615000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            49625000 linemun:       4955 addr:08bb expected_valid:0
            49625000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            49635000 linemun:       4956 addr:08bb expected_valid:0
            49635000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            49645000 linemun:       4957 addr:08bb expected_valid:0
            49645000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            49655000 linemun:       4958 addr:08bb expected_valid:0
            49655000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            49655000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bb
            49665000 linemun:       4959 addr:08bb expected_valid:1
            49665000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:08bb
            49675000 linemun:       4960 addr:0c4c expected_valid:1
            49675000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:0c4c
            49685000 linemun:       4961 addr:0c4d expected_valid:1
            49685000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:0c4d
            49695000 linemun:       4962 addr:0445 expected_valid:1
            49695000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            49705000 linemun:       4963 addr:0c4c expected_valid:1
            49705000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:0c4c
            49715000 linemun:       4964 addr:13b6 expected_valid:0
            49715000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            49725000 linemun:       4965 addr:13b6 expected_valid:0
            49725000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            49735000 linemun:       4966 addr:13b6 expected_valid:0
            49735000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            49745000 linemun:       4967 addr:13b6 expected_valid:0
            49745000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            49755000 linemun:       4968 addr:13b6 expected_valid:0
            49755000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            49765000 linemun:       4969 addr:13b6 expected_valid:0
            49765000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            49775000 linemun:       4970 addr:13b6 expected_valid:0
            49775000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            49785000 linemun:       4971 addr:13b6 expected_valid:0
            49785000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            49795000 linemun:       4972 addr:13b6 expected_valid:0
            49795000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            49795000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13b6
            49805000 linemun:       4973 addr:13b6 expected_valid:1
            49805000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:13b6
            49815000 linemun:       4974 addr:13b7 expected_valid:0
            49815000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            49825000 linemun:       4975 addr:13b7 expected_valid:0
            49825000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            49835000 linemun:       4976 addr:13b7 expected_valid:0
            49835000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            49845000 linemun:       4977 addr:13b7 expected_valid:0
            49845000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            49855000 linemun:       4978 addr:13b7 expected_valid:0
            49855000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            49865000 linemun:       4979 addr:13b7 expected_valid:0
            49865000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            49875000 linemun:       4980 addr:13b7 expected_valid:0
            49875000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            49885000 linemun:       4981 addr:13b7 expected_valid:0
            49885000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            49895000 linemun:       4982 addr:13b7 expected_valid:0
            49895000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            49895000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13b7
            49905000 linemun:       4983 addr:13b7 expected_valid:1
            49905000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:13b7
            49915000 linemun:       4984 addr:13b8 expected_valid:0
            49915000 RTL LRU_BIT[38]=01 FOR MISS ADDR:13b8
            49925000 linemun:       4985 addr:13b8 expected_valid:0
            49925000 RTL LRU_BIT[38]=01 FOR MISS ADDR:13b8
            49935000 linemun:       4986 addr:13b8 expected_valid:0
            49935000 RTL LRU_BIT[38]=01 FOR MISS ADDR:13b8
            49945000 linemun:       4987 addr:13b8 expected_valid:0
            49945000 RTL LRU_BIT[38]=01 FOR MISS ADDR:13b8
            49955000 linemun:       4988 addr:13b8 expected_valid:0
            49955000 RTL LRU_BIT[38]=01 FOR MISS ADDR:13b8
            49965000 linemun:       4989 addr:13b8 expected_valid:0
            49965000 RTL LRU_BIT[38]=01 FOR MISS ADDR:13b8
            49975000 linemun:       4990 addr:13b8 expected_valid:0
            49975000 RTL LRU_BIT[38]=01 FOR MISS ADDR:13b8
            49985000 linemun:       4991 addr:13b8 expected_valid:0
            49985000 RTL LRU_BIT[38]=01 FOR MISS ADDR:13b8
            49995000 linemun:       4992 addr:13b8 expected_valid:0
            49995000 RTL LRU_BIT[38]=01 FOR MISS ADDR:13b8
            49995000 RTL LRU_BIT[38]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13b8
            50005000 linemun:       4993 addr:13b8 expected_valid:1
            50005000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:13b8
            50015000 linemun:       4994 addr:13b9 expected_valid:0
            50015000 RTL LRU_BIT[39]=10 FOR MISS ADDR:13b9
            50025000 linemun:       4995 addr:13b9 expected_valid:0
            50025000 RTL LRU_BIT[39]=10 FOR MISS ADDR:13b9
            50035000 linemun:       4996 addr:13b9 expected_valid:0
            50035000 RTL LRU_BIT[39]=10 FOR MISS ADDR:13b9
            50045000 linemun:       4997 addr:13b9 expected_valid:0
            50045000 RTL LRU_BIT[39]=10 FOR MISS ADDR:13b9
            50055000 linemun:       4998 addr:13b9 expected_valid:0
            50055000 RTL LRU_BIT[39]=10 FOR MISS ADDR:13b9
            50065000 linemun:       4999 addr:13b9 expected_valid:0
            50065000 RTL LRU_BIT[39]=10 FOR MISS ADDR:13b9
            50075000 linemun:       5000 addr:13b9 expected_valid:0
            50075000 RTL LRU_BIT[39]=10 FOR MISS ADDR:13b9
            50085000 linemun:       5001 addr:13b9 expected_valid:0
            50085000 RTL LRU_BIT[39]=10 FOR MISS ADDR:13b9
            50095000 linemun:       5002 addr:13b9 expected_valid:0
            50095000 RTL LRU_BIT[39]=10 FOR MISS ADDR:13b9
            50095000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:13b9
            50105000 linemun:       5003 addr:13b9 expected_valid:1
            50105000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:13b9
            50115000 linemun:       5004 addr:0639 expected_valid:0
            50115000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            50125000 linemun:       5005 addr:0639 expected_valid:0
            50125000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            50135000 linemun:       5006 addr:0639 expected_valid:0
            50135000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            50145000 linemun:       5007 addr:0639 expected_valid:0
            50145000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            50155000 linemun:       5008 addr:0639 expected_valid:0
            50155000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            50165000 linemun:       5009 addr:0639 expected_valid:0
            50165000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            50175000 linemun:       5010 addr:0639 expected_valid:0
            50175000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            50185000 linemun:       5011 addr:0639 expected_valid:0
            50185000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            50195000 linemun:       5012 addr:0639 expected_valid:0
            50195000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            50195000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0639
            50205000 linemun:       5013 addr:0639 expected_valid:1
            50205000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:0639
            50215000 linemun:       5014 addr:063a expected_valid:0
            50215000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            50225000 linemun:       5015 addr:063a expected_valid:0
            50225000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            50235000 linemun:       5016 addr:063a expected_valid:0
            50235000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            50245000 linemun:       5017 addr:063a expected_valid:0
            50245000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            50255000 linemun:       5018 addr:063a expected_valid:0
            50255000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            50265000 linemun:       5019 addr:063a expected_valid:0
            50265000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            50275000 linemun:       5020 addr:063a expected_valid:0
            50275000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            50285000 linemun:       5021 addr:063a expected_valid:0
            50285000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            50295000 linemun:       5022 addr:063a expected_valid:0
            50295000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            50295000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063a
            50305000 linemun:       5023 addr:063a expected_valid:1
            50305000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            50315000 linemun:       5024 addr:009b expected_valid:1
            50315000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            50325000 linemun:       5025 addr:009c expected_valid:1
            50325000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            50335000 linemun:       5026 addr:1203 expected_valid:0
            50335000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            50345000 linemun:       5027 addr:1203 expected_valid:0
            50345000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            50355000 linemun:       5028 addr:1203 expected_valid:0
            50355000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            50365000 linemun:       5029 addr:1203 expected_valid:0
            50365000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            50375000 linemun:       5030 addr:1203 expected_valid:0
            50375000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            50385000 linemun:       5031 addr:1203 expected_valid:0
            50385000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            50395000 linemun:       5032 addr:1203 expected_valid:0
            50395000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            50405000 linemun:       5033 addr:1203 expected_valid:0
            50405000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            50415000 linemun:       5034 addr:1203 expected_valid:0
            50415000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            50415000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1203
            50425000 linemun:       5035 addr:1203 expected_valid:1
            50425000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
            50435000 linemun:       5036 addr:1204 expected_valid:0
            50435000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            50445000 linemun:       5037 addr:1204 expected_valid:0
            50445000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            50455000 linemun:       5038 addr:1204 expected_valid:0
            50455000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            50465000 linemun:       5039 addr:1204 expected_valid:0
            50465000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            50475000 linemun:       5040 addr:1204 expected_valid:0
            50475000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            50485000 linemun:       5041 addr:1204 expected_valid:0
            50485000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            50495000 linemun:       5042 addr:1204 expected_valid:0
            50495000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            50505000 linemun:       5043 addr:1204 expected_valid:0
            50505000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            50515000 linemun:       5044 addr:1204 expected_valid:0
            50515000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            50515000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1204
            50525000 linemun:       5045 addr:1204 expected_valid:1
            50525000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:1204
            50535000 linemun:       5046 addr:1205 expected_valid:0
            50535000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            50545000 linemun:       5047 addr:1205 expected_valid:0
            50545000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            50555000 linemun:       5048 addr:1205 expected_valid:0
            50555000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            50565000 linemun:       5049 addr:1205 expected_valid:0
            50565000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            50575000 linemun:       5050 addr:1205 expected_valid:0
            50575000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            50585000 linemun:       5051 addr:1205 expected_valid:0
            50585000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            50595000 linemun:       5052 addr:1205 expected_valid:0
            50595000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            50605000 linemun:       5053 addr:1205 expected_valid:0
            50605000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            50615000 linemun:       5054 addr:1205 expected_valid:0
            50615000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            50615000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1205
            50625000 linemun:       5055 addr:1205 expected_valid:1
            50625000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:1205
            50635000 linemun:       5056 addr:1206 expected_valid:0
            50635000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1206
            50645000 linemun:       5057 addr:1206 expected_valid:0
            50645000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1206
            50655000 linemun:       5058 addr:1206 expected_valid:0
            50655000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1206
            50665000 linemun:       5059 addr:1206 expected_valid:0
            50665000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1206
            50675000 linemun:       5060 addr:1206 expected_valid:0
            50675000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1206
            50685000 linemun:       5061 addr:1206 expected_valid:0
            50685000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1206
            50695000 linemun:       5062 addr:1206 expected_valid:0
            50695000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1206
            50705000 linemun:       5063 addr:1206 expected_valid:0
            50705000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1206
            50715000 linemun:       5064 addr:1206 expected_valid:0
            50715000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1206
            50715000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1206
            50725000 linemun:       5065 addr:1206 expected_valid:1
            50725000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:1206
            50735000 linemun:       5066 addr:010f expected_valid:1
            50735000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            50745000 linemun:       5067 addr:13b6 expected_valid:1
            50745000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:13b6
            50755000 linemun:       5068 addr:13b7 expected_valid:1
            50755000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:13b7
            50765000 linemun:       5069 addr:13b8 expected_valid:1
            50765000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:13b8
            50775000 linemun:       5070 addr:13b9 expected_valid:1
            50775000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:13b9
            50785000 linemun:       5071 addr:13ba expected_valid:0
            50785000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:13ba
            50795000 linemun:       5072 addr:13ba expected_valid:0
            50795000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:13ba
            50805000 linemun:       5073 addr:13ba expected_valid:0
            50805000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:13ba
            50815000 linemun:       5074 addr:13ba expected_valid:0
            50815000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:13ba
            50825000 linemun:       5075 addr:13ba expected_valid:0
            50825000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:13ba
            50835000 linemun:       5076 addr:13ba expected_valid:0
            50835000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:13ba
            50845000 linemun:       5077 addr:13ba expected_valid:0
            50845000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:13ba
            50855000 linemun:       5078 addr:13ba expected_valid:0
            50855000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:13ba
            50865000 linemun:       5079 addr:13ba expected_valid:0
            50865000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:13ba
            50865000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13ba
            50875000 linemun:       5080 addr:13ba expected_valid:1
            50875000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:13ba
            50885000 linemun:       5081 addr:13bb expected_valid:0
            50885000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:13bb
            50895000 linemun:       5082 addr:13bb expected_valid:0
            50895000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:13bb
            50905000 linemun:       5083 addr:13bb expected_valid:0
            50905000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:13bb
            50915000 linemun:       5084 addr:13bb expected_valid:0
            50915000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:13bb
            50925000 linemun:       5085 addr:13bb expected_valid:0
            50925000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:13bb
            50935000 linemun:       5086 addr:13bb expected_valid:0
            50935000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:13bb
            50945000 linemun:       5087 addr:13bb expected_valid:0
            50945000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:13bb
            50955000 linemun:       5088 addr:13bb expected_valid:0
            50955000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:13bb
            50965000 linemun:       5089 addr:13bb expected_valid:0
            50965000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:13bb
            50965000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13bb
            50975000 linemun:       5090 addr:13bb expected_valid:1
            50975000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:13bb
            50985000 linemun:       5091 addr:0382 expected_valid:1
            50985000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            50995000 linemun:       5092 addr:05d1 expected_valid:1
            50995000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            51005000 linemun:       5093 addr:05d2 expected_valid:1
            51005000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            51015000 linemun:       5094 addr:0445 expected_valid:1
            51015000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            51025000 linemun:       5095 addr:0446 expected_valid:1
            51025000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            51035000 linemun:       5096 addr:0447 expected_valid:1
            51035000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
            51045000 linemun:       5097 addr:0448 expected_valid:1
            51045000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
            51055000 linemun:       5098 addr:0449 expected_valid:0
            51055000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0449
            51065000 linemun:       5099 addr:0449 expected_valid:0
            51065000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0449
            51075000 linemun:       5100 addr:0449 expected_valid:0
            51075000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0449
            51085000 linemun:       5101 addr:0449 expected_valid:0
            51085000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0449
            51095000 linemun:       5102 addr:0449 expected_valid:0
            51095000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0449
            51105000 linemun:       5103 addr:0449 expected_valid:0
            51105000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0449
            51115000 linemun:       5104 addr:0449 expected_valid:0
            51115000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0449
            51125000 linemun:       5105 addr:0449 expected_valid:0
            51125000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0449
            51135000 linemun:       5106 addr:0449 expected_valid:0
            51135000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0449
            51135000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0449
            51145000 linemun:       5107 addr:0449 expected_valid:1
            51145000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:0449
            51155000 linemun:       5108 addr:044a expected_valid:0
            51155000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:044a
            51165000 linemun:       5109 addr:044a expected_valid:0
            51165000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:044a
            51175000 linemun:       5110 addr:044a expected_valid:0
            51175000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:044a
            51185000 linemun:       5111 addr:044a expected_valid:0
            51185000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:044a
            51195000 linemun:       5112 addr:044a expected_valid:0
            51195000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:044a
            51205000 linemun:       5113 addr:044a expected_valid:0
            51205000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:044a
            51215000 linemun:       5114 addr:044a expected_valid:0
            51215000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:044a
            51225000 linemun:       5115 addr:044a expected_valid:0
            51225000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:044a
            51235000 linemun:       5116 addr:044a expected_valid:0
            51235000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:044a
            51235000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:044a
            51245000 linemun:       5117 addr:044a expected_valid:1
            51245000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:044a
            51255000 linemun:       5118 addr:073a expected_valid:0
            51255000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            51265000 linemun:       5119 addr:073a expected_valid:0
            51265000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            51275000 linemun:       5120 addr:073a expected_valid:0
            51275000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            51285000 linemun:       5121 addr:073a expected_valid:0
            51285000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            51295000 linemun:       5122 addr:073a expected_valid:0
            51295000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            51305000 linemun:       5123 addr:073a expected_valid:0
            51305000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            51315000 linemun:       5124 addr:073a expected_valid:0
            51315000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            51325000 linemun:       5125 addr:073a expected_valid:0
            51325000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            51335000 linemun:       5126 addr:073a expected_valid:0
            51335000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
            51335000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073a
            51345000 linemun:       5127 addr:073a expected_valid:1
            51345000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            51355000 linemun:       5128 addr:073b expected_valid:0
            51355000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:073b
            51365000 linemun:       5129 addr:073b expected_valid:0
            51365000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:073b
            51375000 linemun:       5130 addr:073b expected_valid:0
            51375000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:073b
            51385000 linemun:       5131 addr:073b expected_valid:0
            51385000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:073b
            51395000 linemun:       5132 addr:073b expected_valid:0
            51395000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:073b
            51405000 linemun:       5133 addr:073b expected_valid:0
            51405000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:073b
            51415000 linemun:       5134 addr:073b expected_valid:0
            51415000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:073b
            51425000 linemun:       5135 addr:073b expected_valid:0
            51425000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:073b
            51435000 linemun:       5136 addr:073b expected_valid:0
            51435000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:073b
            51435000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073b
            51445000 linemun:       5137 addr:073b expected_valid:1
            51445000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:073b
            51455000 linemun:       5138 addr:0ec5 expected_valid:0
            51455000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            51465000 linemun:       5139 addr:0ec5 expected_valid:0
            51465000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            51475000 linemun:       5140 addr:0ec5 expected_valid:0
            51475000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            51485000 linemun:       5141 addr:0ec5 expected_valid:0
            51485000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            51495000 linemun:       5142 addr:0ec5 expected_valid:0
            51495000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            51505000 linemun:       5143 addr:0ec5 expected_valid:0
            51505000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            51515000 linemun:       5144 addr:0ec5 expected_valid:0
            51515000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            51525000 linemun:       5145 addr:0ec5 expected_valid:0
            51525000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            51535000 linemun:       5146 addr:0ec5 expected_valid:0
            51535000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            51535000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ec5
            51545000 linemun:       5147 addr:0ec5 expected_valid:1
            51545000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0ec5
            51555000 linemun:       5148 addr:0ec6 expected_valid:0
            51555000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            51565000 linemun:       5149 addr:0ec6 expected_valid:0
            51565000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            51575000 linemun:       5150 addr:0ec6 expected_valid:0
            51575000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            51585000 linemun:       5151 addr:0ec6 expected_valid:0
            51585000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            51595000 linemun:       5152 addr:0ec6 expected_valid:0
            51595000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            51605000 linemun:       5153 addr:0ec6 expected_valid:0
            51605000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            51615000 linemun:       5154 addr:0ec6 expected_valid:0
            51615000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            51625000 linemun:       5155 addr:0ec6 expected_valid:0
            51625000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            51635000 linemun:       5156 addr:0ec6 expected_valid:0
            51635000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            51635000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ec6
            51645000 linemun:       5157 addr:0ec6 expected_valid:1
            51645000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0ec6
            51655000 linemun:       5158 addr:0ec7 expected_valid:0
            51655000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0ec7
            51665000 linemun:       5159 addr:0ec7 expected_valid:0
            51665000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0ec7
            51675000 linemun:       5160 addr:0ec7 expected_valid:0
            51675000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0ec7
            51685000 linemun:       5161 addr:0ec7 expected_valid:0
            51685000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0ec7
            51695000 linemun:       5162 addr:0ec7 expected_valid:0
            51695000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0ec7
            51705000 linemun:       5163 addr:0ec7 expected_valid:0
            51705000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0ec7
            51715000 linemun:       5164 addr:0ec7 expected_valid:0
            51715000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0ec7
            51725000 linemun:       5165 addr:0ec7 expected_valid:0
            51725000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0ec7
            51735000 linemun:       5166 addr:0ec7 expected_valid:0
            51735000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0ec7
            51735000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ec7
            51745000 linemun:       5167 addr:0ec7 expected_valid:1
            51745000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0ec7
            51755000 linemun:       5168 addr:05d1 expected_valid:1
            51755000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            51765000 linemun:       5169 addr:05d2 expected_valid:1
            51765000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
            51775000 linemun:       5170 addr:0639 expected_valid:1
            51775000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            51785000 linemun:       5171 addr:063a expected_valid:0
            51785000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            51795000 linemun:       5172 addr:063a expected_valid:0
            51795000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            51805000 linemun:       5173 addr:063a expected_valid:0
            51805000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            51815000 linemun:       5174 addr:063a expected_valid:0
            51815000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            51825000 linemun:       5175 addr:063a expected_valid:0
            51825000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            51835000 linemun:       5176 addr:063a expected_valid:0
            51835000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            51845000 linemun:       5177 addr:063a expected_valid:0
            51845000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            51855000 linemun:       5178 addr:063a expected_valid:0
            51855000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            51865000 linemun:       5179 addr:063a expected_valid:0
            51865000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            51865000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:063a
            51875000 linemun:       5180 addr:063a expected_valid:1
            51875000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:063a
            51885000 linemun:       5181 addr:063b expected_valid:0
            51885000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            51895000 linemun:       5182 addr:063b expected_valid:0
            51895000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            51905000 linemun:       5183 addr:063b expected_valid:0
            51905000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            51915000 linemun:       5184 addr:063b expected_valid:0
            51915000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            51925000 linemun:       5185 addr:063b expected_valid:0
            51925000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            51935000 linemun:       5186 addr:063b expected_valid:0
            51935000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            51945000 linemun:       5187 addr:063b expected_valid:0
            51945000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            51955000 linemun:       5188 addr:063b expected_valid:0
            51955000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            51965000 linemun:       5189 addr:063b expected_valid:0
            51965000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            51965000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:063b
            51975000 linemun:       5190 addr:063b expected_valid:1
            51975000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:063b
            51985000 linemun:       5191 addr:063c expected_valid:1
            51985000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:063c
            51995000 linemun:       5192 addr:063d expected_valid:1
            51995000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:063d
            52005000 linemun:       5193 addr:1203 expected_valid:1
            52005000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
            52015000 linemun:       5194 addr:1204 expected_valid:1
            52015000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:1204
            52025000 linemun:       5195 addr:1205 expected_valid:0
            52025000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            52035000 linemun:       5196 addr:1205 expected_valid:0
            52035000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            52045000 linemun:       5197 addr:1205 expected_valid:0
            52045000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            52055000 linemun:       5198 addr:1205 expected_valid:0
            52055000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            52065000 linemun:       5199 addr:1205 expected_valid:0
            52065000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            52075000 linemun:       5200 addr:1205 expected_valid:0
            52075000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            52085000 linemun:       5201 addr:1205 expected_valid:0
            52085000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            52095000 linemun:       5202 addr:1205 expected_valid:0
            52095000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            52105000 linemun:       5203 addr:1205 expected_valid:0
            52105000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            52105000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1205
            52115000 linemun:       5204 addr:1205 expected_valid:1
            52115000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:1205
            52125000 linemun:       5205 addr:0d42 expected_valid:1
            52125000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0d42
            52135000 linemun:       5206 addr:0d43 expected_valid:1
            52135000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0d43
            52145000 linemun:       5207 addr:0952 expected_valid:1
            52145000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            52155000 linemun:       5208 addr:1571 expected_valid:0
            52155000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
            52165000 linemun:       5209 addr:1571 expected_valid:0
            52165000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
            52175000 linemun:       5210 addr:1571 expected_valid:0
            52175000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
            52185000 linemun:       5211 addr:1571 expected_valid:0
            52185000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
            52195000 linemun:       5212 addr:1571 expected_valid:0
            52195000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
            52205000 linemun:       5213 addr:1571 expected_valid:0
            52205000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
            52215000 linemun:       5214 addr:1571 expected_valid:0
            52215000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
            52225000 linemun:       5215 addr:1571 expected_valid:0
            52225000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
            52235000 linemun:       5216 addr:1571 expected_valid:0
            52235000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
            52235000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1571
            52245000 linemun:       5217 addr:1571 expected_valid:1
            52245000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:1571
            52255000 linemun:       5218 addr:1572 expected_valid:0
            52255000 RTL LRU_BIT[32]=01 FOR MISS ADDR:1572
            52265000 linemun:       5219 addr:1572 expected_valid:0
            52265000 RTL LRU_BIT[32]=01 FOR MISS ADDR:1572
            52275000 linemun:       5220 addr:1572 expected_valid:0
            52275000 RTL LRU_BIT[32]=01 FOR MISS ADDR:1572
            52285000 linemun:       5221 addr:1572 expected_valid:0
            52285000 RTL LRU_BIT[32]=01 FOR MISS ADDR:1572
            52295000 linemun:       5222 addr:1572 expected_valid:0
            52295000 RTL LRU_BIT[32]=01 FOR MISS ADDR:1572
            52305000 linemun:       5223 addr:1572 expected_valid:0
            52305000 RTL LRU_BIT[32]=01 FOR MISS ADDR:1572
            52315000 linemun:       5224 addr:1572 expected_valid:0
            52315000 RTL LRU_BIT[32]=01 FOR MISS ADDR:1572
            52325000 linemun:       5225 addr:1572 expected_valid:0
            52325000 RTL LRU_BIT[32]=01 FOR MISS ADDR:1572
            52335000 linemun:       5226 addr:1572 expected_valid:0
            52335000 RTL LRU_BIT[32]=01 FOR MISS ADDR:1572
            52335000 RTL LRU_BIT[32]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1572
            52345000 linemun:       5227 addr:1572 expected_valid:1
            52345000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:1572
            52355000 linemun:       5228 addr:1573 expected_valid:0
            52355000 RTL LRU_BIT[33]=01 FOR MISS ADDR:1573
            52365000 linemun:       5229 addr:1573 expected_valid:0
            52365000 RTL LRU_BIT[33]=01 FOR MISS ADDR:1573
            52375000 linemun:       5230 addr:1573 expected_valid:0
            52375000 RTL LRU_BIT[33]=01 FOR MISS ADDR:1573
            52385000 linemun:       5231 addr:1573 expected_valid:0
            52385000 RTL LRU_BIT[33]=01 FOR MISS ADDR:1573
            52395000 linemun:       5232 addr:1573 expected_valid:0
            52395000 RTL LRU_BIT[33]=01 FOR MISS ADDR:1573
            52405000 linemun:       5233 addr:1573 expected_valid:0
            52405000 RTL LRU_BIT[33]=01 FOR MISS ADDR:1573
            52415000 linemun:       5234 addr:1573 expected_valid:0
            52415000 RTL LRU_BIT[33]=01 FOR MISS ADDR:1573
            52425000 linemun:       5235 addr:1573 expected_valid:0
            52425000 RTL LRU_BIT[33]=01 FOR MISS ADDR:1573
            52435000 linemun:       5236 addr:1573 expected_valid:0
            52435000 RTL LRU_BIT[33]=01 FOR MISS ADDR:1573
            52435000 RTL LRU_BIT[33]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1573
            52445000 linemun:       5237 addr:1573 expected_valid:1
            52445000 RTL LRU_BIT[33]=10 UPDATED FOR HIT ADDR:1573
            52455000 linemun:       5238 addr:0f5f expected_valid:1
            52455000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:0f5f
            52465000 linemun:       5239 addr:0f60 expected_valid:1
            52465000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:0f60
            52475000 linemun:       5240 addr:0f61 expected_valid:0
            52475000 RTL LRU_BIT[21]=01 FOR MISS ADDR:0f61
            52485000 linemun:       5241 addr:0f61 expected_valid:0
            52485000 RTL LRU_BIT[21]=01 FOR MISS ADDR:0f61
            52495000 linemun:       5242 addr:0f61 expected_valid:0
            52495000 RTL LRU_BIT[21]=01 FOR MISS ADDR:0f61
            52505000 linemun:       5243 addr:0f61 expected_valid:0
            52505000 RTL LRU_BIT[21]=01 FOR MISS ADDR:0f61
            52515000 linemun:       5244 addr:0f61 expected_valid:0
            52515000 RTL LRU_BIT[21]=01 FOR MISS ADDR:0f61
            52525000 linemun:       5245 addr:0f61 expected_valid:0
            52525000 RTL LRU_BIT[21]=01 FOR MISS ADDR:0f61
            52535000 linemun:       5246 addr:0f61 expected_valid:0
            52535000 RTL LRU_BIT[21]=01 FOR MISS ADDR:0f61
            52545000 linemun:       5247 addr:0f61 expected_valid:0
            52545000 RTL LRU_BIT[21]=01 FOR MISS ADDR:0f61
            52555000 linemun:       5248 addr:0f61 expected_valid:0
            52555000 RTL LRU_BIT[21]=01 FOR MISS ADDR:0f61
            52555000 RTL LRU_BIT[21]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f61
            52565000 linemun:       5249 addr:0f61 expected_valid:1
            52565000 RTL LRU_BIT[21]=10 UPDATED FOR HIT ADDR:0f61
            52575000 linemun:       5250 addr:1571 expected_valid:1
            52575000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:1571
            52585000 linemun:       5251 addr:0265 expected_valid:1
            52585000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
            52595000 linemun:       5252 addr:0266 expected_valid:1
            52595000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            52605000 linemun:       5253 addr:0267 expected_valid:1
            52605000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            52615000 linemun:       5254 addr:0268 expected_valid:1
            52615000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:0268
            52625000 linemun:       5255 addr:0269 expected_valid:1
            52625000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:0269
            52635000 linemun:       5256 addr:13b6 expected_valid:1
            52635000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:13b6
            52645000 linemun:       5257 addr:073a expected_valid:1
            52645000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            52655000 linemun:       5258 addr:073b expected_valid:1
            52655000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            52665000 linemun:       5259 addr:073c expected_valid:1
            52665000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:073c
            52675000 linemun:       5260 addr:073d expected_valid:1
            52675000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:073d
            52685000 linemun:       5261 addr:0f5f expected_valid:1
            52685000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:0f5f
            52695000 linemun:       5262 addr:0f60 expected_valid:1
            52695000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:0f60
            52705000 linemun:       5263 addr:0f61 expected_valid:1
            52705000 RTL LRU_BIT[21]=10 UPDATED FOR HIT ADDR:0f61
            52715000 linemun:       5264 addr:009b expected_valid:1
            52715000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            52725000 linemun:       5265 addr:0bfc expected_valid:0
            52725000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            52735000 linemun:       5266 addr:0bfc expected_valid:0
            52735000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            52745000 linemun:       5267 addr:0bfc expected_valid:0
            52745000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            52755000 linemun:       5268 addr:0bfc expected_valid:0
            52755000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            52765000 linemun:       5269 addr:0bfc expected_valid:0
            52765000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            52775000 linemun:       5270 addr:0bfc expected_valid:0
            52775000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            52785000 linemun:       5271 addr:0bfc expected_valid:0
            52785000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            52795000 linemun:       5272 addr:0bfc expected_valid:0
            52795000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            52805000 linemun:       5273 addr:0bfc expected_valid:0
            52805000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            52805000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bfc
            52815000 linemun:       5274 addr:0bfc expected_valid:1
            52815000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:0bfc
            52825000 linemun:       5275 addr:0ec5 expected_valid:1
            52825000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            52835000 linemun:       5276 addr:0ec6 expected_valid:1
            52835000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0ec6
            52845000 linemun:       5277 addr:0d42 expected_valid:1
            52845000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0d42
            52855000 linemun:       5278 addr:0d43 expected_valid:1
            52855000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0d43
            52865000 linemun:       5279 addr:08b6 expected_valid:1
            52865000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:08b6
            52875000 linemun:       5280 addr:073a expected_valid:1
            52875000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            52885000 linemun:       5281 addr:0ec5 expected_valid:1
            52885000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0ec5
            52895000 linemun:       5282 addr:0ec6 expected_valid:1
            52895000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0ec6
            52905000 linemun:       5283 addr:0ec7 expected_valid:1
            52905000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0ec7
            52915000 linemun:       5284 addr:0ec8 expected_valid:0
            52915000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0ec8
            52925000 linemun:       5285 addr:0ec8 expected_valid:0
            52925000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0ec8
            52935000 linemun:       5286 addr:0ec8 expected_valid:0
            52935000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0ec8
            52945000 linemun:       5287 addr:0ec8 expected_valid:0
            52945000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0ec8
            52955000 linemun:       5288 addr:0ec8 expected_valid:0
            52955000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0ec8
            52965000 linemun:       5289 addr:0ec8 expected_valid:0
            52965000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0ec8
            52975000 linemun:       5290 addr:0ec8 expected_valid:0
            52975000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0ec8
            52985000 linemun:       5291 addr:0ec8 expected_valid:0
            52985000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0ec8
            52995000 linemun:       5292 addr:0ec8 expected_valid:0
            52995000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0ec8
            52995000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ec8
            53005000 linemun:       5293 addr:0ec8 expected_valid:1
            53005000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0ec8
            53015000 linemun:       5294 addr:0ec9 expected_valid:1
            53015000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:0ec9
            53025000 linemun:       5295 addr:0eca expected_valid:1
            53025000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:0eca
            53035000 linemun:       5296 addr:0ecb expected_valid:0
            53035000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:0ecb
            53045000 linemun:       5297 addr:0ecb expected_valid:0
            53045000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:0ecb
            53055000 linemun:       5298 addr:0ecb expected_valid:0
            53055000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:0ecb
            53065000 linemun:       5299 addr:0ecb expected_valid:0
            53065000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:0ecb
            53075000 linemun:       5300 addr:0ecb expected_valid:0
            53075000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:0ecb
            53085000 linemun:       5301 addr:0ecb expected_valid:0
            53085000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:0ecb
            53095000 linemun:       5302 addr:0ecb expected_valid:0
            53095000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:0ecb
            53105000 linemun:       5303 addr:0ecb expected_valid:0
            53105000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:0ecb
            53115000 linemun:       5304 addr:0ecb expected_valid:0
            53115000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:0ecb
            53115000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ecb
            53125000 linemun:       5305 addr:0ecb expected_valid:1
            53125000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:0ecb
            53135000 linemun:       5306 addr:0ecc expected_valid:0
            53135000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0ecc
            53145000 linemun:       5307 addr:0ecc expected_valid:0
            53145000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0ecc
            53155000 linemun:       5308 addr:0ecc expected_valid:0
            53155000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0ecc
            53165000 linemun:       5309 addr:0ecc expected_valid:0
            53165000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0ecc
            53175000 linemun:       5310 addr:0ecc expected_valid:0
            53175000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0ecc
            53185000 linemun:       5311 addr:0ecc expected_valid:0
            53185000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0ecc
            53195000 linemun:       5312 addr:0ecc expected_valid:0
            53195000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0ecc
            53205000 linemun:       5313 addr:0ecc expected_valid:0
            53205000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0ecc
            53215000 linemun:       5314 addr:0ecc expected_valid:0
            53215000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0ecc
            53215000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ecc
            53225000 linemun:       5315 addr:0ecc expected_valid:1
            53225000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:0ecc
            53235000 linemun:       5316 addr:0ecd expected_valid:0
            53235000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:0ecd
            53245000 linemun:       5317 addr:0ecd expected_valid:0
            53245000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:0ecd
            53255000 linemun:       5318 addr:0ecd expected_valid:0
            53255000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:0ecd
            53265000 linemun:       5319 addr:0ecd expected_valid:0
            53265000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:0ecd
            53275000 linemun:       5320 addr:0ecd expected_valid:0
            53275000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:0ecd
            53285000 linemun:       5321 addr:0ecd expected_valid:0
            53285000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:0ecd
            53295000 linemun:       5322 addr:0ecd expected_valid:0
            53295000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:0ecd
            53305000 linemun:       5323 addr:0ecd expected_valid:0
            53305000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:0ecd
            53315000 linemun:       5324 addr:0ecd expected_valid:0
            53315000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:0ecd
            53315000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ecd
            53325000 linemun:       5325 addr:0ecd expected_valid:1
            53325000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:0ecd
            53335000 linemun:       5326 addr:0ece expected_valid:0
            53335000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:0ece
            53345000 linemun:       5327 addr:0ece expected_valid:0
            53345000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:0ece
            53355000 linemun:       5328 addr:0ece expected_valid:0
            53355000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:0ece
            53365000 linemun:       5329 addr:0ece expected_valid:0
            53365000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:0ece
            53375000 linemun:       5330 addr:0ece expected_valid:0
            53375000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:0ece
            53385000 linemun:       5331 addr:0ece expected_valid:0
            53385000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:0ece
            53395000 linemun:       5332 addr:0ece expected_valid:0
            53395000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:0ece
            53405000 linemun:       5333 addr:0ece expected_valid:0
            53405000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:0ece
            53415000 linemun:       5334 addr:0ece expected_valid:0
            53415000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:0ece
            53415000 RTL LRU_BIT[0e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ece
            53425000 linemun:       5335 addr:0ece expected_valid:1
            53425000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:0ece
            53435000 linemun:       5336 addr:0ecf expected_valid:0
            53435000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:0ecf
            53445000 linemun:       5337 addr:0ecf expected_valid:0
            53445000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:0ecf
            53455000 linemun:       5338 addr:0ecf expected_valid:0
            53455000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:0ecf
            53465000 linemun:       5339 addr:0ecf expected_valid:0
            53465000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:0ecf
            53475000 linemun:       5340 addr:0ecf expected_valid:0
            53475000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:0ecf
            53485000 linemun:       5341 addr:0ecf expected_valid:0
            53485000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:0ecf
            53495000 linemun:       5342 addr:0ecf expected_valid:0
            53495000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:0ecf
            53505000 linemun:       5343 addr:0ecf expected_valid:0
            53505000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:0ecf
            53515000 linemun:       5344 addr:0ecf expected_valid:0
            53515000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:0ecf
            53515000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ecf
            53525000 linemun:       5345 addr:0ecf expected_valid:1
            53525000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:0ecf
            53535000 linemun:       5346 addr:0ed0 expected_valid:0
            53535000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0ed0
            53545000 linemun:       5347 addr:0ed0 expected_valid:0
            53545000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0ed0
            53555000 linemun:       5348 addr:0ed0 expected_valid:0
            53555000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0ed0
            53565000 linemun:       5349 addr:0ed0 expected_valid:0
            53565000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0ed0
            53575000 linemun:       5350 addr:0ed0 expected_valid:0
            53575000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0ed0
            53585000 linemun:       5351 addr:0ed0 expected_valid:0
            53585000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0ed0
            53595000 linemun:       5352 addr:0ed0 expected_valid:0
            53595000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0ed0
            53605000 linemun:       5353 addr:0ed0 expected_valid:0
            53605000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0ed0
            53615000 linemun:       5354 addr:0ed0 expected_valid:0
            53615000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0ed0
            53615000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ed0
            53625000 linemun:       5355 addr:0ed0 expected_valid:1
            53625000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:0ed0
            53635000 linemun:       5356 addr:0ed1 expected_valid:0
            53635000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0ed1
            53645000 linemun:       5357 addr:0ed1 expected_valid:0
            53645000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0ed1
            53655000 linemun:       5358 addr:0ed1 expected_valid:0
            53655000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0ed1
            53665000 linemun:       5359 addr:0ed1 expected_valid:0
            53665000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0ed1
            53675000 linemun:       5360 addr:0ed1 expected_valid:0
            53675000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0ed1
            53685000 linemun:       5361 addr:0ed1 expected_valid:0
            53685000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0ed1
            53695000 linemun:       5362 addr:0ed1 expected_valid:0
            53695000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0ed1
            53705000 linemun:       5363 addr:0ed1 expected_valid:0
            53705000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0ed1
            53715000 linemun:       5364 addr:0ed1 expected_valid:0
            53715000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0ed1
            53715000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ed1
            53725000 linemun:       5365 addr:0ed1 expected_valid:1
            53725000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0ed1
            53735000 linemun:       5366 addr:0ed2 expected_valid:0
            53735000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0ed2
            53745000 linemun:       5367 addr:0ed2 expected_valid:0
            53745000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0ed2
            53755000 linemun:       5368 addr:0ed2 expected_valid:0
            53755000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0ed2
            53765000 linemun:       5369 addr:0ed2 expected_valid:0
            53765000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0ed2
            53775000 linemun:       5370 addr:0ed2 expected_valid:0
            53775000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0ed2
            53785000 linemun:       5371 addr:0ed2 expected_valid:0
            53785000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0ed2
            53795000 linemun:       5372 addr:0ed2 expected_valid:0
            53795000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0ed2
            53805000 linemun:       5373 addr:0ed2 expected_valid:0
            53805000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0ed2
            53815000 linemun:       5374 addr:0ed2 expected_valid:0
            53815000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0ed2
            53815000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ed2
            53825000 linemun:       5375 addr:0ed2 expected_valid:1
            53825000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0ed2
            53835000 linemun:       5376 addr:0ed3 expected_valid:0
            53835000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0ed3
            53845000 linemun:       5377 addr:0ed3 expected_valid:0
            53845000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0ed3
            53855000 linemun:       5378 addr:0ed3 expected_valid:0
            53855000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0ed3
            53865000 linemun:       5379 addr:0ed3 expected_valid:0
            53865000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0ed3
            53875000 linemun:       5380 addr:0ed3 expected_valid:0
            53875000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0ed3
            53885000 linemun:       5381 addr:0ed3 expected_valid:0
            53885000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0ed3
            53895000 linemun:       5382 addr:0ed3 expected_valid:0
            53895000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0ed3
            53905000 linemun:       5383 addr:0ed3 expected_valid:0
            53905000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0ed3
            53915000 linemun:       5384 addr:0ed3 expected_valid:0
            53915000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0ed3
            53915000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ed3
            53925000 linemun:       5385 addr:0ed3 expected_valid:1
            53925000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0ed3
            53935000 linemun:       5386 addr:0ed4 expected_valid:0
            53935000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0ed4
            53945000 linemun:       5387 addr:0ed4 expected_valid:0
            53945000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0ed4
            53955000 linemun:       5388 addr:0ed4 expected_valid:0
            53955000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0ed4
            53965000 linemun:       5389 addr:0ed4 expected_valid:0
            53965000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0ed4
            53975000 linemun:       5390 addr:0ed4 expected_valid:0
            53975000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0ed4
            53985000 linemun:       5391 addr:0ed4 expected_valid:0
            53985000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0ed4
            53995000 linemun:       5392 addr:0ed4 expected_valid:0
            53995000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0ed4
            54005000 linemun:       5393 addr:0ed4 expected_valid:0
            54005000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0ed4
            54015000 linemun:       5394 addr:0ed4 expected_valid:0
            54015000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0ed4
            54015000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ed4
            54025000 linemun:       5395 addr:0ed4 expected_valid:1
            54025000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:0ed4
            54035000 linemun:       5396 addr:0ed5 expected_valid:0
            54035000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0ed5
            54045000 linemun:       5397 addr:0ed5 expected_valid:0
            54045000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0ed5
            54055000 linemun:       5398 addr:0ed5 expected_valid:0
            54055000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0ed5
            54065000 linemun:       5399 addr:0ed5 expected_valid:0
            54065000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0ed5
            54075000 linemun:       5400 addr:0ed5 expected_valid:0
            54075000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0ed5
            54085000 linemun:       5401 addr:0ed5 expected_valid:0
            54085000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0ed5
            54095000 linemun:       5402 addr:0ed5 expected_valid:0
            54095000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0ed5
            54105000 linemun:       5403 addr:0ed5 expected_valid:0
            54105000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0ed5
            54115000 linemun:       5404 addr:0ed5 expected_valid:0
            54115000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0ed5
            54115000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ed5
            54125000 linemun:       5405 addr:0ed5 expected_valid:1
            54125000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:0ed5
            54135000 linemun:       5406 addr:0a00 expected_valid:0
            54135000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0a00
            54145000 linemun:       5407 addr:0a00 expected_valid:0
            54145000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0a00
            54155000 linemun:       5408 addr:0a00 expected_valid:0
            54155000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0a00
            54165000 linemun:       5409 addr:0a00 expected_valid:0
            54165000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0a00
            54175000 linemun:       5410 addr:0a00 expected_valid:0
            54175000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0a00
            54185000 linemun:       5411 addr:0a00 expected_valid:0
            54185000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0a00
            54195000 linemun:       5412 addr:0a00 expected_valid:0
            54195000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0a00
            54205000 linemun:       5413 addr:0a00 expected_valid:0
            54205000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0a00
            54215000 linemun:       5414 addr:0a00 expected_valid:0
            54215000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0a00
            54215000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a00
            54225000 linemun:       5415 addr:0a00 expected_valid:1
            54225000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:0a00
            54235000 linemun:       5416 addr:0bfc expected_valid:1
            54235000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:0bfc
            54245000 linemun:       5417 addr:0bfd expected_valid:0
            54245000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
            54255000 linemun:       5418 addr:0bfd expected_valid:0
            54255000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
            54265000 linemun:       5419 addr:0bfd expected_valid:0
            54265000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
            54275000 linemun:       5420 addr:0bfd expected_valid:0
            54275000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
            54285000 linemun:       5421 addr:0bfd expected_valid:0
            54285000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
            54295000 linemun:       5422 addr:0bfd expected_valid:0
            54295000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
            54305000 linemun:       5423 addr:0bfd expected_valid:0
            54305000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
            54315000 linemun:       5424 addr:0bfd expected_valid:0
            54315000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
            54325000 linemun:       5425 addr:0bfd expected_valid:0
            54325000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
            54325000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bfd
            54335000 linemun:       5426 addr:0bfd expected_valid:1
            54335000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:0bfd
            54345000 linemun:       5427 addr:0bfe expected_valid:0
            54345000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
            54355000 linemun:       5428 addr:0bfe expected_valid:0
            54355000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
            54365000 linemun:       5429 addr:0bfe expected_valid:0
            54365000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
            54375000 linemun:       5430 addr:0bfe expected_valid:0
            54375000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
            54385000 linemun:       5431 addr:0bfe expected_valid:0
            54385000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
            54395000 linemun:       5432 addr:0bfe expected_valid:0
            54395000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
            54405000 linemun:       5433 addr:0bfe expected_valid:0
            54405000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
            54415000 linemun:       5434 addr:0bfe expected_valid:0
            54415000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
            54425000 linemun:       5435 addr:0bfe expected_valid:0
            54425000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
            54425000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bfe
            54435000 linemun:       5436 addr:0bfe expected_valid:1
            54435000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:0bfe
            54445000 linemun:       5437 addr:0bff expected_valid:0
            54445000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            54455000 linemun:       5438 addr:0bff expected_valid:0
            54455000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            54465000 linemun:       5439 addr:0bff expected_valid:0
            54465000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            54475000 linemun:       5440 addr:0bff expected_valid:0
            54475000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            54485000 linemun:       5441 addr:0bff expected_valid:0
            54485000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            54495000 linemun:       5442 addr:0bff expected_valid:0
            54495000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            54505000 linemun:       5443 addr:0bff expected_valid:0
            54505000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            54515000 linemun:       5444 addr:0bff expected_valid:0
            54515000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            54525000 linemun:       5445 addr:0bff expected_valid:0
            54525000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            54525000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bff
            54535000 linemun:       5446 addr:0bff expected_valid:1
            54535000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:0bff
            54545000 linemun:       5447 addr:0c00 expected_valid:0
            54545000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0c00
            54555000 linemun:       5448 addr:0c00 expected_valid:0
            54555000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0c00
            54565000 linemun:       5449 addr:0c00 expected_valid:0
            54565000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0c00
            54575000 linemun:       5450 addr:0c00 expected_valid:0
            54575000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0c00
            54585000 linemun:       5451 addr:0c00 expected_valid:0
            54585000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0c00
            54595000 linemun:       5452 addr:0c00 expected_valid:0
            54595000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0c00
            54605000 linemun:       5453 addr:0c00 expected_valid:0
            54605000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0c00
            54615000 linemun:       5454 addr:0c00 expected_valid:0
            54615000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0c00
            54625000 linemun:       5455 addr:0c00 expected_valid:0
            54625000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0c00
            54625000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c00
            54635000 linemun:       5456 addr:0c00 expected_valid:1
            54635000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0c00
            54645000 linemun:       5457 addr:0c01 expected_valid:1
            54645000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:0c01
            54655000 linemun:       5458 addr:08b6 expected_valid:1
            54655000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            54665000 linemun:       5459 addr:08b7 expected_valid:1
            54665000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:08b7
            54675000 linemun:       5460 addr:010f expected_valid:1
            54675000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:010f
            54685000 linemun:       5461 addr:0110 expected_valid:1
            54685000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:0110
            54695000 linemun:       5462 addr:0111 expected_valid:0
            54695000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            54705000 linemun:       5463 addr:0111 expected_valid:0
            54705000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            54715000 linemun:       5464 addr:0111 expected_valid:0
            54715000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            54725000 linemun:       5465 addr:0111 expected_valid:0
            54725000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            54735000 linemun:       5466 addr:0111 expected_valid:0
            54735000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            54745000 linemun:       5467 addr:0111 expected_valid:0
            54745000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            54755000 linemun:       5468 addr:0111 expected_valid:0
            54755000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            54765000 linemun:       5469 addr:0111 expected_valid:0
            54765000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            54775000 linemun:       5470 addr:0111 expected_valid:0
            54775000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            54775000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0111
            54785000 linemun:       5471 addr:0111 expected_valid:1
            54785000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            54795000 linemun:       5472 addr:0112 expected_valid:0
            54795000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            54805000 linemun:       5473 addr:0112 expected_valid:0
            54805000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            54815000 linemun:       5474 addr:0112 expected_valid:0
            54815000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            54825000 linemun:       5475 addr:0112 expected_valid:0
            54825000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            54835000 linemun:       5476 addr:0112 expected_valid:0
            54835000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            54845000 linemun:       5477 addr:0112 expected_valid:0
            54845000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            54855000 linemun:       5478 addr:0112 expected_valid:0
            54855000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            54865000 linemun:       5479 addr:0112 expected_valid:0
            54865000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            54875000 linemun:       5480 addr:0112 expected_valid:0
            54875000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            54875000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0112
            54885000 linemun:       5481 addr:0112 expected_valid:1
            54885000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0112
            54895000 linemun:       5482 addr:0113 expected_valid:0
            54895000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            54905000 linemun:       5483 addr:0113 expected_valid:0
            54905000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            54915000 linemun:       5484 addr:0113 expected_valid:0
            54915000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            54925000 linemun:       5485 addr:0113 expected_valid:0
            54925000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            54935000 linemun:       5486 addr:0113 expected_valid:0
            54935000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            54945000 linemun:       5487 addr:0113 expected_valid:0
            54945000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            54955000 linemun:       5488 addr:0113 expected_valid:0
            54955000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            54965000 linemun:       5489 addr:0113 expected_valid:0
            54965000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            54975000 linemun:       5490 addr:0113 expected_valid:0
            54975000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0113
            54975000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0113
            54985000 linemun:       5491 addr:0113 expected_valid:1
            54985000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0113
            54995000 linemun:       5492 addr:1693 expected_valid:0
            54995000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            55005000 linemun:       5493 addr:1693 expected_valid:0
            55005000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            55015000 linemun:       5494 addr:1693 expected_valid:0
            55015000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            55025000 linemun:       5495 addr:1693 expected_valid:0
            55025000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            55035000 linemun:       5496 addr:1693 expected_valid:0
            55035000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            55045000 linemun:       5497 addr:1693 expected_valid:0
            55045000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            55055000 linemun:       5498 addr:1693 expected_valid:0
            55055000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            55065000 linemun:       5499 addr:1693 expected_valid:0
            55065000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            55075000 linemun:       5500 addr:1693 expected_valid:0
            55075000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            55075000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1693
            55085000 linemun:       5501 addr:1693 expected_valid:1
            55085000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1693
            55095000 linemun:       5502 addr:1694 expected_valid:0
            55095000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            55105000 linemun:       5503 addr:1694 expected_valid:0
            55105000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            55115000 linemun:       5504 addr:1694 expected_valid:0
            55115000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            55125000 linemun:       5505 addr:1694 expected_valid:0
            55125000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            55135000 linemun:       5506 addr:1694 expected_valid:0
            55135000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            55145000 linemun:       5507 addr:1694 expected_valid:0
            55145000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            55155000 linemun:       5508 addr:1694 expected_valid:0
            55155000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            55165000 linemun:       5509 addr:1694 expected_valid:0
            55165000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            55175000 linemun:       5510 addr:1694 expected_valid:0
            55175000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            55175000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1694
            55185000 linemun:       5511 addr:1694 expected_valid:1
            55185000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:1694
            55195000 linemun:       5512 addr:144f expected_valid:0
            55195000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            55205000 linemun:       5513 addr:144f expected_valid:0
            55205000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            55215000 linemun:       5514 addr:144f expected_valid:0
            55215000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            55225000 linemun:       5515 addr:144f expected_valid:0
            55225000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            55235000 linemun:       5516 addr:144f expected_valid:0
            55235000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            55245000 linemun:       5517 addr:144f expected_valid:0
            55245000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            55255000 linemun:       5518 addr:144f expected_valid:0
            55255000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            55265000 linemun:       5519 addr:144f expected_valid:0
            55265000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            55275000 linemun:       5520 addr:144f expected_valid:0
            55275000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            55275000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:144f
            55285000 linemun:       5521 addr:144f expected_valid:1
            55285000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:144f
            55295000 linemun:       5522 addr:0f5f expected_valid:1
            55295000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:0f5f
            55305000 linemun:       5523 addr:0f60 expected_valid:1
            55305000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:0f60
            55315000 linemun:       5524 addr:0f61 expected_valid:1
            55315000 RTL LRU_BIT[21]=10 UPDATED FOR HIT ADDR:0f61
            55325000 linemun:       5525 addr:0f62 expected_valid:0
            55325000 RTL LRU_BIT[22]=01 FOR MISS ADDR:0f62
            55335000 linemun:       5526 addr:0f62 expected_valid:0
            55335000 RTL LRU_BIT[22]=01 FOR MISS ADDR:0f62
            55345000 linemun:       5527 addr:0f62 expected_valid:0
            55345000 RTL LRU_BIT[22]=01 FOR MISS ADDR:0f62
            55355000 linemun:       5528 addr:0f62 expected_valid:0
            55355000 RTL LRU_BIT[22]=01 FOR MISS ADDR:0f62
            55365000 linemun:       5529 addr:0f62 expected_valid:0
            55365000 RTL LRU_BIT[22]=01 FOR MISS ADDR:0f62
            55375000 linemun:       5530 addr:0f62 expected_valid:0
            55375000 RTL LRU_BIT[22]=01 FOR MISS ADDR:0f62
            55385000 linemun:       5531 addr:0f62 expected_valid:0
            55385000 RTL LRU_BIT[22]=01 FOR MISS ADDR:0f62
            55395000 linemun:       5532 addr:0f62 expected_valid:0
            55395000 RTL LRU_BIT[22]=01 FOR MISS ADDR:0f62
            55405000 linemun:       5533 addr:0f62 expected_valid:0
            55405000 RTL LRU_BIT[22]=01 FOR MISS ADDR:0f62
            55405000 RTL LRU_BIT[22]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f62
            55415000 linemun:       5534 addr:0f62 expected_valid:1
            55415000 RTL LRU_BIT[22]=10 UPDATED FOR HIT ADDR:0f62
            55425000 linemun:       5535 addr:0f63 expected_valid:0
            55425000 RTL LRU_BIT[23]=01 FOR MISS ADDR:0f63
            55435000 linemun:       5536 addr:0f63 expected_valid:0
            55435000 RTL LRU_BIT[23]=01 FOR MISS ADDR:0f63
            55445000 linemun:       5537 addr:0f63 expected_valid:0
            55445000 RTL LRU_BIT[23]=01 FOR MISS ADDR:0f63
            55455000 linemun:       5538 addr:0f63 expected_valid:0
            55455000 RTL LRU_BIT[23]=01 FOR MISS ADDR:0f63
            55465000 linemun:       5539 addr:0f63 expected_valid:0
            55465000 RTL LRU_BIT[23]=01 FOR MISS ADDR:0f63
            55475000 linemun:       5540 addr:0f63 expected_valid:0
            55475000 RTL LRU_BIT[23]=01 FOR MISS ADDR:0f63
            55485000 linemun:       5541 addr:0f63 expected_valid:0
            55485000 RTL LRU_BIT[23]=01 FOR MISS ADDR:0f63
            55495000 linemun:       5542 addr:0f63 expected_valid:0
            55495000 RTL LRU_BIT[23]=01 FOR MISS ADDR:0f63
            55505000 linemun:       5543 addr:0f63 expected_valid:0
            55505000 RTL LRU_BIT[23]=01 FOR MISS ADDR:0f63
            55505000 RTL LRU_BIT[23]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f63
            55515000 linemun:       5544 addr:0f63 expected_valid:1
            55515000 RTL LRU_BIT[23]=10 UPDATED FOR HIT ADDR:0f63
            55525000 linemun:       5545 addr:0f64 expected_valid:0
            55525000 RTL LRU_BIT[24]=01 FOR MISS ADDR:0f64
            55535000 linemun:       5546 addr:0f64 expected_valid:0
            55535000 RTL LRU_BIT[24]=01 FOR MISS ADDR:0f64
            55545000 linemun:       5547 addr:0f64 expected_valid:0
            55545000 RTL LRU_BIT[24]=01 FOR MISS ADDR:0f64
            55555000 linemun:       5548 addr:0f64 expected_valid:0
            55555000 RTL LRU_BIT[24]=01 FOR MISS ADDR:0f64
            55565000 linemun:       5549 addr:0f64 expected_valid:0
            55565000 RTL LRU_BIT[24]=01 FOR MISS ADDR:0f64
            55575000 linemun:       5550 addr:0f64 expected_valid:0
            55575000 RTL LRU_BIT[24]=01 FOR MISS ADDR:0f64
            55585000 linemun:       5551 addr:0f64 expected_valid:0
            55585000 RTL LRU_BIT[24]=01 FOR MISS ADDR:0f64
            55595000 linemun:       5552 addr:0f64 expected_valid:0
            55595000 RTL LRU_BIT[24]=01 FOR MISS ADDR:0f64
            55605000 linemun:       5553 addr:0f64 expected_valid:0
            55605000 RTL LRU_BIT[24]=01 FOR MISS ADDR:0f64
            55605000 RTL LRU_BIT[24]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f64
            55615000 linemun:       5554 addr:0f64 expected_valid:1
            55615000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:0f64
            55625000 linemun:       5555 addr:0f65 expected_valid:0
            55625000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            55635000 linemun:       5556 addr:0f65 expected_valid:0
            55635000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            55645000 linemun:       5557 addr:0f65 expected_valid:0
            55645000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            55655000 linemun:       5558 addr:0f65 expected_valid:0
            55655000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            55665000 linemun:       5559 addr:0f65 expected_valid:0
            55665000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            55675000 linemun:       5560 addr:0f65 expected_valid:0
            55675000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            55685000 linemun:       5561 addr:0f65 expected_valid:0
            55685000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            55695000 linemun:       5562 addr:0f65 expected_valid:0
            55695000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            55705000 linemun:       5563 addr:0f65 expected_valid:0
            55705000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            55705000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0f65
            55715000 linemun:       5564 addr:0f65 expected_valid:1
            55715000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0f65
            55725000 linemun:       5565 addr:0f66 expected_valid:0
            55725000 RTL LRU_BIT[26]=01 FOR MISS ADDR:0f66
            55735000 linemun:       5566 addr:0f66 expected_valid:0
            55735000 RTL LRU_BIT[26]=01 FOR MISS ADDR:0f66
            55745000 linemun:       5567 addr:0f66 expected_valid:0
            55745000 RTL LRU_BIT[26]=01 FOR MISS ADDR:0f66
            55755000 linemun:       5568 addr:0f66 expected_valid:0
            55755000 RTL LRU_BIT[26]=01 FOR MISS ADDR:0f66
            55765000 linemun:       5569 addr:0f66 expected_valid:0
            55765000 RTL LRU_BIT[26]=01 FOR MISS ADDR:0f66
            55775000 linemun:       5570 addr:0f66 expected_valid:0
            55775000 RTL LRU_BIT[26]=01 FOR MISS ADDR:0f66
            55785000 linemun:       5571 addr:0f66 expected_valid:0
            55785000 RTL LRU_BIT[26]=01 FOR MISS ADDR:0f66
            55795000 linemun:       5572 addr:0f66 expected_valid:0
            55795000 RTL LRU_BIT[26]=01 FOR MISS ADDR:0f66
            55805000 linemun:       5573 addr:0f66 expected_valid:0
            55805000 RTL LRU_BIT[26]=01 FOR MISS ADDR:0f66
            55805000 RTL LRU_BIT[26]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f66
            55815000 linemun:       5574 addr:0f66 expected_valid:1
            55815000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:0f66
            55825000 linemun:       5575 addr:0f67 expected_valid:0
            55825000 RTL LRU_BIT[27]=01 FOR MISS ADDR:0f67
            55835000 linemun:       5576 addr:0f67 expected_valid:0
            55835000 RTL LRU_BIT[27]=01 FOR MISS ADDR:0f67
            55845000 linemun:       5577 addr:0f67 expected_valid:0
            55845000 RTL LRU_BIT[27]=01 FOR MISS ADDR:0f67
            55855000 linemun:       5578 addr:0f67 expected_valid:0
            55855000 RTL LRU_BIT[27]=01 FOR MISS ADDR:0f67
            55865000 linemun:       5579 addr:0f67 expected_valid:0
            55865000 RTL LRU_BIT[27]=01 FOR MISS ADDR:0f67
            55875000 linemun:       5580 addr:0f67 expected_valid:0
            55875000 RTL LRU_BIT[27]=01 FOR MISS ADDR:0f67
            55885000 linemun:       5581 addr:0f67 expected_valid:0
            55885000 RTL LRU_BIT[27]=01 FOR MISS ADDR:0f67
            55895000 linemun:       5582 addr:0f67 expected_valid:0
            55895000 RTL LRU_BIT[27]=01 FOR MISS ADDR:0f67
            55905000 linemun:       5583 addr:0f67 expected_valid:0
            55905000 RTL LRU_BIT[27]=01 FOR MISS ADDR:0f67
            55905000 RTL LRU_BIT[27]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f67
            55915000 linemun:       5584 addr:0f67 expected_valid:1
            55915000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:0f67
            55925000 linemun:       5585 addr:0f68 expected_valid:0
            55925000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0f68
            55935000 linemun:       5586 addr:0f68 expected_valid:0
            55935000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0f68
            55945000 linemun:       5587 addr:0f68 expected_valid:0
            55945000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0f68
            55955000 linemun:       5588 addr:0f68 expected_valid:0
            55955000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0f68
            55965000 linemun:       5589 addr:0f68 expected_valid:0
            55965000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0f68
            55975000 linemun:       5590 addr:0f68 expected_valid:0
            55975000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0f68
            55985000 linemun:       5591 addr:0f68 expected_valid:0
            55985000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0f68
            55995000 linemun:       5592 addr:0f68 expected_valid:0
            55995000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0f68
            56005000 linemun:       5593 addr:0f68 expected_valid:0
            56005000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0f68
            56005000 RTL LRU_BIT[28]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0f68
            56015000 linemun:       5594 addr:0f68 expected_valid:1
            56015000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0f68
            56025000 linemun:       5595 addr:0f69 expected_valid:0
            56025000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0f69
            56035000 linemun:       5596 addr:0f69 expected_valid:0
            56035000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0f69
            56045000 linemun:       5597 addr:0f69 expected_valid:0
            56045000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0f69
            56055000 linemun:       5598 addr:0f69 expected_valid:0
            56055000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0f69
            56065000 linemun:       5599 addr:0f69 expected_valid:0
            56065000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0f69
            56075000 linemun:       5600 addr:0f69 expected_valid:0
            56075000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0f69
            56085000 linemun:       5601 addr:0f69 expected_valid:0
            56085000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0f69
            56095000 linemun:       5602 addr:0f69 expected_valid:0
            56095000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0f69
            56105000 linemun:       5603 addr:0f69 expected_valid:0
            56105000 RTL LRU_BIT[29]=10 FOR MISS ADDR:0f69
            56105000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0f69
            56115000 linemun:       5604 addr:0f69 expected_valid:1
            56115000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0f69
            56125000 linemun:       5605 addr:08b6 expected_valid:1
            56125000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            56135000 linemun:       5606 addr:08b7 expected_valid:1
            56135000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            56145000 linemun:       5607 addr:08b8 expected_valid:1
            56145000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:08b8
            56155000 linemun:       5608 addr:0ec5 expected_valid:1
            56155000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0ec5
            56165000 linemun:       5609 addr:0ec6 expected_valid:1
            56165000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0ec6
            56175000 linemun:       5610 addr:0ec7 expected_valid:1
            56175000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0ec7
            56185000 linemun:       5611 addr:05d1 expected_valid:0
            56185000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            56195000 linemun:       5612 addr:05d1 expected_valid:0
            56195000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            56205000 linemun:       5613 addr:05d1 expected_valid:0
            56205000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            56215000 linemun:       5614 addr:05d1 expected_valid:0
            56215000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            56225000 linemun:       5615 addr:05d1 expected_valid:0
            56225000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            56235000 linemun:       5616 addr:05d1 expected_valid:0
            56235000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            56245000 linemun:       5617 addr:05d1 expected_valid:0
            56245000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            56255000 linemun:       5618 addr:05d1 expected_valid:0
            56255000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            56265000 linemun:       5619 addr:05d1 expected_valid:0
            56265000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            56265000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d1
            56275000 linemun:       5620 addr:05d1 expected_valid:1
            56275000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            56285000 linemun:       5621 addr:05d2 expected_valid:0
            56285000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            56295000 linemun:       5622 addr:05d2 expected_valid:0
            56295000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            56305000 linemun:       5623 addr:05d2 expected_valid:0
            56305000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            56315000 linemun:       5624 addr:05d2 expected_valid:0
            56315000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            56325000 linemun:       5625 addr:05d2 expected_valid:0
            56325000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            56335000 linemun:       5626 addr:05d2 expected_valid:0
            56335000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            56345000 linemun:       5627 addr:05d2 expected_valid:0
            56345000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            56355000 linemun:       5628 addr:05d2 expected_valid:0
            56355000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            56365000 linemun:       5629 addr:05d2 expected_valid:0
            56365000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            56365000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d2
            56375000 linemun:       5630 addr:05d2 expected_valid:1
            56375000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
            56385000 linemun:       5631 addr:05d3 expected_valid:0
            56385000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            56395000 linemun:       5632 addr:05d3 expected_valid:0
            56395000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            56405000 linemun:       5633 addr:05d3 expected_valid:0
            56405000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            56415000 linemun:       5634 addr:05d3 expected_valid:0
            56415000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            56425000 linemun:       5635 addr:05d3 expected_valid:0
            56425000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            56435000 linemun:       5636 addr:05d3 expected_valid:0
            56435000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            56445000 linemun:       5637 addr:05d3 expected_valid:0
            56445000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            56455000 linemun:       5638 addr:05d3 expected_valid:0
            56455000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            56465000 linemun:       5639 addr:05d3 expected_valid:0
            56465000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            56465000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d3
            56475000 linemun:       5640 addr:05d3 expected_valid:1
            56475000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:05d3
            56485000 linemun:       5641 addr:0445 expected_valid:0
            56485000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            56495000 linemun:       5642 addr:0445 expected_valid:0
            56495000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            56505000 linemun:       5643 addr:0445 expected_valid:0
            56505000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            56515000 linemun:       5644 addr:0445 expected_valid:0
            56515000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            56525000 linemun:       5645 addr:0445 expected_valid:0
            56525000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            56535000 linemun:       5646 addr:0445 expected_valid:0
            56535000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            56545000 linemun:       5647 addr:0445 expected_valid:0
            56545000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            56555000 linemun:       5648 addr:0445 expected_valid:0
            56555000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            56565000 linemun:       5649 addr:0445 expected_valid:0
            56565000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            56565000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0445
            56575000 linemun:       5650 addr:0445 expected_valid:1
            56575000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            56585000 linemun:       5651 addr:0446 expected_valid:1
            56585000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0446
            56595000 linemun:       5652 addr:0447 expected_valid:1
            56595000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0447
            56605000 linemun:       5653 addr:0448 expected_valid:1
            56605000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0448
            56615000 linemun:       5654 addr:0265 expected_valid:1
            56615000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0265
            56625000 linemun:       5655 addr:0266 expected_valid:1
            56625000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:0266
            56635000 linemun:       5656 addr:0267 expected_valid:1
            56635000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:0267
            56645000 linemun:       5657 addr:0ec5 expected_valid:1
            56645000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            56655000 linemun:       5658 addr:0ec6 expected_valid:1
            56655000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0ec6
            56665000 linemun:       5659 addr:0ec7 expected_valid:1
            56665000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0ec7
            56675000 linemun:       5660 addr:0ec8 expected_valid:1
            56675000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0ec8
            56685000 linemun:       5661 addr:010f expected_valid:1
            56685000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:010f
            56695000 linemun:       5662 addr:144f expected_valid:1
            56695000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:144f
            56705000 linemun:       5663 addr:0382 expected_valid:1
            56705000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            56715000 linemun:       5664 addr:0383 expected_valid:0
            56715000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            56725000 linemun:       5665 addr:0383 expected_valid:0
            56725000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            56735000 linemun:       5666 addr:0383 expected_valid:0
            56735000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            56745000 linemun:       5667 addr:0383 expected_valid:0
            56745000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            56755000 linemun:       5668 addr:0383 expected_valid:0
            56755000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            56765000 linemun:       5669 addr:0383 expected_valid:0
            56765000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            56775000 linemun:       5670 addr:0383 expected_valid:0
            56775000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            56785000 linemun:       5671 addr:0383 expected_valid:0
            56785000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            56795000 linemun:       5672 addr:0383 expected_valid:0
            56795000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            56795000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0383
            56805000 linemun:       5673 addr:0383 expected_valid:1
            56805000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            56815000 linemun:       5674 addr:0384 expected_valid:1
            56815000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0384
            56825000 linemun:       5675 addr:0385 expected_valid:0
            56825000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            56835000 linemun:       5676 addr:0385 expected_valid:0
            56835000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            56845000 linemun:       5677 addr:0385 expected_valid:0
            56845000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            56855000 linemun:       5678 addr:0385 expected_valid:0
            56855000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            56865000 linemun:       5679 addr:0385 expected_valid:0
            56865000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            56875000 linemun:       5680 addr:0385 expected_valid:0
            56875000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            56885000 linemun:       5681 addr:0385 expected_valid:0
            56885000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            56895000 linemun:       5682 addr:0385 expected_valid:0
            56895000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            56905000 linemun:       5683 addr:0385 expected_valid:0
            56905000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            56905000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0385
            56915000 linemun:       5684 addr:0385 expected_valid:1
            56915000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            56925000 linemun:       5685 addr:0386 expected_valid:0
            56925000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            56935000 linemun:       5686 addr:0386 expected_valid:0
            56935000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            56945000 linemun:       5687 addr:0386 expected_valid:0
            56945000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            56955000 linemun:       5688 addr:0386 expected_valid:0
            56955000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            56965000 linemun:       5689 addr:0386 expected_valid:0
            56965000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            56975000 linemun:       5690 addr:0386 expected_valid:0
            56975000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            56985000 linemun:       5691 addr:0386 expected_valid:0
            56985000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            56995000 linemun:       5692 addr:0386 expected_valid:0
            56995000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            57005000 linemun:       5693 addr:0386 expected_valid:0
            57005000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            57005000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0386
            57015000 linemun:       5694 addr:0386 expected_valid:1
            57015000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            57025000 linemun:       5695 addr:0387 expected_valid:0
            57025000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0387
            57035000 linemun:       5696 addr:0387 expected_valid:0
            57035000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0387
            57045000 linemun:       5697 addr:0387 expected_valid:0
            57045000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0387
            57055000 linemun:       5698 addr:0387 expected_valid:0
            57055000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0387
            57065000 linemun:       5699 addr:0387 expected_valid:0
            57065000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0387
            57075000 linemun:       5700 addr:0387 expected_valid:0
            57075000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0387
            57085000 linemun:       5701 addr:0387 expected_valid:0
            57085000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0387
            57095000 linemun:       5702 addr:0387 expected_valid:0
            57095000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0387
            57105000 linemun:       5703 addr:0387 expected_valid:0
            57105000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0387
            57105000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0387
            57115000 linemun:       5704 addr:0387 expected_valid:1
            57115000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0387
            57125000 linemun:       5705 addr:144f expected_valid:1
            57125000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:144f
            57135000 linemun:       5706 addr:1450 expected_valid:0
            57135000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            57145000 linemun:       5707 addr:1450 expected_valid:0
            57145000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            57155000 linemun:       5708 addr:1450 expected_valid:0
            57155000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            57165000 linemun:       5709 addr:1450 expected_valid:0
            57165000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            57175000 linemun:       5710 addr:1450 expected_valid:0
            57175000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            57185000 linemun:       5711 addr:1450 expected_valid:0
            57185000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            57195000 linemun:       5712 addr:1450 expected_valid:0
            57195000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            57205000 linemun:       5713 addr:1450 expected_valid:0
            57205000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            57215000 linemun:       5714 addr:1450 expected_valid:0
            57215000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            57215000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1450
            57225000 linemun:       5715 addr:1450 expected_valid:1
            57225000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:1450
            57235000 linemun:       5716 addr:1451 expected_valid:0
            57235000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
            57245000 linemun:       5717 addr:1451 expected_valid:0
            57245000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
            57255000 linemun:       5718 addr:1451 expected_valid:0
            57255000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
            57265000 linemun:       5719 addr:1451 expected_valid:0
            57265000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
            57275000 linemun:       5720 addr:1451 expected_valid:0
            57275000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
            57285000 linemun:       5721 addr:1451 expected_valid:0
            57285000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
            57295000 linemun:       5722 addr:1451 expected_valid:0
            57295000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
            57305000 linemun:       5723 addr:1451 expected_valid:0
            57305000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
            57315000 linemun:       5724 addr:1451 expected_valid:0
            57315000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
            57315000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1451
            57325000 linemun:       5725 addr:1451 expected_valid:1
            57325000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:1451
            57335000 linemun:       5726 addr:1571 expected_valid:1
            57335000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:1571
            57345000 linemun:       5727 addr:1572 expected_valid:1
            57345000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:1572
            57355000 linemun:       5728 addr:1571 expected_valid:1
            57355000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:1571
            57365000 linemun:       5729 addr:1572 expected_valid:1
            57365000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:1572
            57375000 linemun:       5730 addr:0c4c expected_valid:1
            57375000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:0c4c
            57385000 linemun:       5731 addr:0c4d expected_valid:1
            57385000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:0c4d
            57395000 linemun:       5732 addr:0c4e expected_valid:1
            57395000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:0c4e
            57405000 linemun:       5733 addr:0c4f expected_valid:0
            57405000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:0c4f
            57415000 linemun:       5734 addr:0c4f expected_valid:0
            57415000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:0c4f
            57425000 linemun:       5735 addr:0c4f expected_valid:0
            57425000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:0c4f
            57435000 linemun:       5736 addr:0c4f expected_valid:0
            57435000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:0c4f
            57445000 linemun:       5737 addr:0c4f expected_valid:0
            57445000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:0c4f
            57455000 linemun:       5738 addr:0c4f expected_valid:0
            57455000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:0c4f
            57465000 linemun:       5739 addr:0c4f expected_valid:0
            57465000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:0c4f
            57475000 linemun:       5740 addr:0c4f expected_valid:0
            57475000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:0c4f
            57485000 linemun:       5741 addr:0c4f expected_valid:0
            57485000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:0c4f
            57485000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c4f
            57495000 linemun:       5742 addr:0c4f expected_valid:1
            57495000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:0c4f
            57505000 linemun:       5743 addr:0c50 expected_valid:0
            57505000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0c50
            57515000 linemun:       5744 addr:0c50 expected_valid:0
            57515000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0c50
            57525000 linemun:       5745 addr:0c50 expected_valid:0
            57525000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0c50
            57535000 linemun:       5746 addr:0c50 expected_valid:0
            57535000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0c50
            57545000 linemun:       5747 addr:0c50 expected_valid:0
            57545000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0c50
            57555000 linemun:       5748 addr:0c50 expected_valid:0
            57555000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0c50
            57565000 linemun:       5749 addr:0c50 expected_valid:0
            57565000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0c50
            57575000 linemun:       5750 addr:0c50 expected_valid:0
            57575000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0c50
            57585000 linemun:       5751 addr:0c50 expected_valid:0
            57585000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0c50
            57585000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c50
            57595000 linemun:       5752 addr:0c50 expected_valid:1
            57595000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0c50
            57605000 linemun:       5753 addr:0639 expected_valid:1
            57605000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:0639
            57615000 linemun:       5754 addr:063a expected_valid:1
            57615000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            57625000 linemun:       5755 addr:0ec5 expected_valid:1
            57625000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            57635000 linemun:       5756 addr:010f expected_valid:0
            57635000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
            57645000 linemun:       5757 addr:010f expected_valid:0
            57645000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
            57655000 linemun:       5758 addr:010f expected_valid:0
            57655000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
            57665000 linemun:       5759 addr:010f expected_valid:0
            57665000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
            57675000 linemun:       5760 addr:010f expected_valid:0
            57675000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
            57685000 linemun:       5761 addr:010f expected_valid:0
            57685000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
            57695000 linemun:       5762 addr:010f expected_valid:0
            57695000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
            57705000 linemun:       5763 addr:010f expected_valid:0
            57705000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
            57715000 linemun:       5764 addr:010f expected_valid:0
            57715000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
            57715000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:010f
            57725000 linemun:       5765 addr:010f expected_valid:1
            57725000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:010f
            57735000 linemun:       5766 addr:0110 expected_valid:0
            57735000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
            57745000 linemun:       5767 addr:0110 expected_valid:0
            57745000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
            57755000 linemun:       5768 addr:0110 expected_valid:0
            57755000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
            57765000 linemun:       5769 addr:0110 expected_valid:0
            57765000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
            57775000 linemun:       5770 addr:0110 expected_valid:0
            57775000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
            57785000 linemun:       5771 addr:0110 expected_valid:0
            57785000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
            57795000 linemun:       5772 addr:0110 expected_valid:0
            57795000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
            57805000 linemun:       5773 addr:0110 expected_valid:0
            57805000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
            57815000 linemun:       5774 addr:0110 expected_valid:0
            57815000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
            57815000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0110
            57825000 linemun:       5775 addr:0110 expected_valid:1
            57825000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:0110
            57835000 linemun:       5776 addr:0111 expected_valid:0
            57835000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            57845000 linemun:       5777 addr:0111 expected_valid:0
            57845000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            57855000 linemun:       5778 addr:0111 expected_valid:0
            57855000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            57865000 linemun:       5779 addr:0111 expected_valid:0
            57865000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            57875000 linemun:       5780 addr:0111 expected_valid:0
            57875000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            57885000 linemun:       5781 addr:0111 expected_valid:0
            57885000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            57895000 linemun:       5782 addr:0111 expected_valid:0
            57895000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            57905000 linemun:       5783 addr:0111 expected_valid:0
            57905000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            57915000 linemun:       5784 addr:0111 expected_valid:0
            57915000 RTL LRU_BIT[11]=10 FOR MISS ADDR:0111
            57915000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0111
            57925000 linemun:       5785 addr:0111 expected_valid:1
            57925000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:0111
            57935000 linemun:       5786 addr:0112 expected_valid:1
            57935000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
            57945000 linemun:       5787 addr:0113 expected_valid:0
            57945000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            57955000 linemun:       5788 addr:0113 expected_valid:0
            57955000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            57965000 linemun:       5789 addr:0113 expected_valid:0
            57965000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            57975000 linemun:       5790 addr:0113 expected_valid:0
            57975000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            57985000 linemun:       5791 addr:0113 expected_valid:0
            57985000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            57995000 linemun:       5792 addr:0113 expected_valid:0
            57995000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            58005000 linemun:       5793 addr:0113 expected_valid:0
            58005000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            58015000 linemun:       5794 addr:0113 expected_valid:0
            58015000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            58025000 linemun:       5795 addr:0113 expected_valid:0
            58025000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0113
            58025000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0113
            58035000 linemun:       5796 addr:0113 expected_valid:1
            58035000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0113
            58045000 linemun:       5797 addr:0114 expected_valid:0
            58045000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            58055000 linemun:       5798 addr:0114 expected_valid:0
            58055000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            58065000 linemun:       5799 addr:0114 expected_valid:0
            58065000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            58075000 linemun:       5800 addr:0114 expected_valid:0
            58075000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            58085000 linemun:       5801 addr:0114 expected_valid:0
            58085000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            58095000 linemun:       5802 addr:0114 expected_valid:0
            58095000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            58105000 linemun:       5803 addr:0114 expected_valid:0
            58105000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            58115000 linemun:       5804 addr:0114 expected_valid:0
            58115000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            58125000 linemun:       5805 addr:0114 expected_valid:0
            58125000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0114
            58125000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0114
            58135000 linemun:       5806 addr:0114 expected_valid:1
            58135000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:0114
            58145000 linemun:       5807 addr:0115 expected_valid:0
            58145000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            58155000 linemun:       5808 addr:0115 expected_valid:0
            58155000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            58165000 linemun:       5809 addr:0115 expected_valid:0
            58165000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            58175000 linemun:       5810 addr:0115 expected_valid:0
            58175000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            58185000 linemun:       5811 addr:0115 expected_valid:0
            58185000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            58195000 linemun:       5812 addr:0115 expected_valid:0
            58195000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            58205000 linemun:       5813 addr:0115 expected_valid:0
            58205000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            58215000 linemun:       5814 addr:0115 expected_valid:0
            58215000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            58225000 linemun:       5815 addr:0115 expected_valid:0
            58225000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0115
            58225000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0115
            58235000 linemun:       5816 addr:0115 expected_valid:1
            58235000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0115
            58245000 linemun:       5817 addr:0116 expected_valid:1
            58245000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0116
            58255000 linemun:       5818 addr:0117 expected_valid:1
            58255000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:0117
            58265000 linemun:       5819 addr:0118 expected_valid:1
            58265000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:0118
            58275000 linemun:       5820 addr:1128 expected_valid:0
            58275000 RTL LRU_BIT[28]=01 FOR MISS ADDR:1128
            58285000 linemun:       5821 addr:1128 expected_valid:0
            58285000 RTL LRU_BIT[28]=01 FOR MISS ADDR:1128
            58295000 linemun:       5822 addr:1128 expected_valid:0
            58295000 RTL LRU_BIT[28]=01 FOR MISS ADDR:1128
            58305000 linemun:       5823 addr:1128 expected_valid:0
            58305000 RTL LRU_BIT[28]=01 FOR MISS ADDR:1128
            58315000 linemun:       5824 addr:1128 expected_valid:0
            58315000 RTL LRU_BIT[28]=01 FOR MISS ADDR:1128
            58325000 linemun:       5825 addr:1128 expected_valid:0
            58325000 RTL LRU_BIT[28]=01 FOR MISS ADDR:1128
            58335000 linemun:       5826 addr:1128 expected_valid:0
            58335000 RTL LRU_BIT[28]=01 FOR MISS ADDR:1128
            58345000 linemun:       5827 addr:1128 expected_valid:0
            58345000 RTL LRU_BIT[28]=01 FOR MISS ADDR:1128
            58355000 linemun:       5828 addr:1128 expected_valid:0
            58355000 RTL LRU_BIT[28]=01 FOR MISS ADDR:1128
            58355000 RTL LRU_BIT[28]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1128
            58365000 linemun:       5829 addr:1128 expected_valid:1
            58365000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:1128
            58375000 linemun:       5830 addr:1129 expected_valid:0
            58375000 RTL LRU_BIT[29]=01 FOR MISS ADDR:1129
            58385000 linemun:       5831 addr:1129 expected_valid:0
            58385000 RTL LRU_BIT[29]=01 FOR MISS ADDR:1129
            58395000 linemun:       5832 addr:1129 expected_valid:0
            58395000 RTL LRU_BIT[29]=01 FOR MISS ADDR:1129
            58405000 linemun:       5833 addr:1129 expected_valid:0
            58405000 RTL LRU_BIT[29]=01 FOR MISS ADDR:1129
            58415000 linemun:       5834 addr:1129 expected_valid:0
            58415000 RTL LRU_BIT[29]=01 FOR MISS ADDR:1129
            58425000 linemun:       5835 addr:1129 expected_valid:0
            58425000 RTL LRU_BIT[29]=01 FOR MISS ADDR:1129
            58435000 linemun:       5836 addr:1129 expected_valid:0
            58435000 RTL LRU_BIT[29]=01 FOR MISS ADDR:1129
            58445000 linemun:       5837 addr:1129 expected_valid:0
            58445000 RTL LRU_BIT[29]=01 FOR MISS ADDR:1129
            58455000 linemun:       5838 addr:1129 expected_valid:0
            58455000 RTL LRU_BIT[29]=01 FOR MISS ADDR:1129
            58455000 RTL LRU_BIT[29]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1129
            58465000 linemun:       5839 addr:1129 expected_valid:1
            58465000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:1129
            58475000 linemun:       5840 addr:112a expected_valid:0
            58475000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:112a
            58485000 linemun:       5841 addr:112a expected_valid:0
            58485000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:112a
            58495000 linemun:       5842 addr:112a expected_valid:0
            58495000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:112a
            58505000 linemun:       5843 addr:112a expected_valid:0
            58505000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:112a
            58515000 linemun:       5844 addr:112a expected_valid:0
            58515000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:112a
            58525000 linemun:       5845 addr:112a expected_valid:0
            58525000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:112a
            58535000 linemun:       5846 addr:112a expected_valid:0
            58535000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:112a
            58545000 linemun:       5847 addr:112a expected_valid:0
            58545000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:112a
            58555000 linemun:       5848 addr:112a expected_valid:0
            58555000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:112a
            58555000 RTL LRU_BIT[2a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:112a
            58565000 linemun:       5849 addr:112a expected_valid:1
            58565000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:112a
            58575000 linemun:       5850 addr:112b expected_valid:0
            58575000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:112b
            58585000 linemun:       5851 addr:112b expected_valid:0
            58585000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:112b
            58595000 linemun:       5852 addr:112b expected_valid:0
            58595000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:112b
            58605000 linemun:       5853 addr:112b expected_valid:0
            58605000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:112b
            58615000 linemun:       5854 addr:112b expected_valid:0
            58615000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:112b
            58625000 linemun:       5855 addr:112b expected_valid:0
            58625000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:112b
            58635000 linemun:       5856 addr:112b expected_valid:0
            58635000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:112b
            58645000 linemun:       5857 addr:112b expected_valid:0
            58645000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:112b
            58655000 linemun:       5858 addr:112b expected_valid:0
            58655000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:112b
            58655000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:112b
            58665000 linemun:       5859 addr:112b expected_valid:1
            58665000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:112b
            58675000 linemun:       5860 addr:0382 expected_valid:1
            58675000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0382
            58685000 linemun:       5861 addr:0383 expected_valid:1
            58685000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            58695000 linemun:       5862 addr:0384 expected_valid:1
            58695000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            58705000 linemun:       5863 addr:0385 expected_valid:1
            58705000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0385
            58715000 linemun:       5864 addr:0ec5 expected_valid:1
            58715000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            58725000 linemun:       5865 addr:0445 expected_valid:0
            58725000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            58735000 linemun:       5866 addr:0445 expected_valid:0
            58735000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            58745000 linemun:       5867 addr:0445 expected_valid:0
            58745000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            58755000 linemun:       5868 addr:0445 expected_valid:0
            58755000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            58765000 linemun:       5869 addr:0445 expected_valid:0
            58765000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            58775000 linemun:       5870 addr:0445 expected_valid:0
            58775000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            58785000 linemun:       5871 addr:0445 expected_valid:0
            58785000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            58795000 linemun:       5872 addr:0445 expected_valid:0
            58795000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            58805000 linemun:       5873 addr:0445 expected_valid:0
            58805000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            58805000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0445
            58815000 linemun:       5874 addr:0445 expected_valid:1
            58815000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            58825000 linemun:       5875 addr:1128 expected_valid:1
            58825000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:1128
            58835000 linemun:       5876 addr:1129 expected_valid:1
            58835000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:1129
            58845000 linemun:       5877 addr:073a expected_valid:1
            58845000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            58855000 linemun:       5878 addr:0f5f expected_valid:1
            58855000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:0f5f
            58865000 linemun:       5879 addr:0f60 expected_valid:1
            58865000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:0f60
            58875000 linemun:       5880 addr:0f61 expected_valid:1
            58875000 RTL LRU_BIT[21]=10 UPDATED FOR HIT ADDR:0f61
            58885000 linemun:       5881 addr:0f62 expected_valid:1
            58885000 RTL LRU_BIT[22]=10 UPDATED FOR HIT ADDR:0f62
            58895000 linemun:       5882 addr:0f63 expected_valid:1
            58895000 RTL LRU_BIT[23]=10 UPDATED FOR HIT ADDR:0f63
            58905000 linemun:       5883 addr:0f64 expected_valid:1
            58905000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:0f64
            58915000 linemun:       5884 addr:0f65 expected_valid:1
            58915000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0f65
            58925000 linemun:       5885 addr:0f66 expected_valid:1
            58925000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0f66
            58935000 linemun:       5886 addr:0f67 expected_valid:1
            58935000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0f67
            58945000 linemun:       5887 addr:0f68 expected_valid:1
            58945000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:0f68
            58955000 linemun:       5888 addr:0f69 expected_valid:1
            58955000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:0f69
            58965000 linemun:       5889 addr:0f6a expected_valid:0
            58965000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:0f6a
            58975000 linemun:       5890 addr:0f6a expected_valid:0
            58975000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:0f6a
            58985000 linemun:       5891 addr:0f6a expected_valid:0
            58985000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:0f6a
            58995000 linemun:       5892 addr:0f6a expected_valid:0
            58995000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:0f6a
            59005000 linemun:       5893 addr:0f6a expected_valid:0
            59005000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:0f6a
            59015000 linemun:       5894 addr:0f6a expected_valid:0
            59015000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:0f6a
            59025000 linemun:       5895 addr:0f6a expected_valid:0
            59025000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:0f6a
            59035000 linemun:       5896 addr:0f6a expected_valid:0
            59035000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:0f6a
            59045000 linemun:       5897 addr:0f6a expected_valid:0
            59045000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:0f6a
            59045000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f6a
            59055000 linemun:       5898 addr:0f6a expected_valid:1
            59055000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:0f6a
            59065000 linemun:       5899 addr:0f6b expected_valid:0
            59065000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:0f6b
            59075000 linemun:       5900 addr:0f6b expected_valid:0
            59075000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:0f6b
            59085000 linemun:       5901 addr:0f6b expected_valid:0
            59085000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:0f6b
            59095000 linemun:       5902 addr:0f6b expected_valid:0
            59095000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:0f6b
            59105000 linemun:       5903 addr:0f6b expected_valid:0
            59105000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:0f6b
            59115000 linemun:       5904 addr:0f6b expected_valid:0
            59115000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:0f6b
            59125000 linemun:       5905 addr:0f6b expected_valid:0
            59125000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:0f6b
            59135000 linemun:       5906 addr:0f6b expected_valid:0
            59135000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:0f6b
            59145000 linemun:       5907 addr:0f6b expected_valid:0
            59145000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:0f6b
            59145000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f6b
            59155000 linemun:       5908 addr:0f6b expected_valid:1
            59155000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:0f6b
            59165000 linemun:       5909 addr:0d42 expected_valid:1
            59165000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0d42
            59175000 linemun:       5910 addr:0d43 expected_valid:1
            59175000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0d43
            59185000 linemun:       5911 addr:0d44 expected_valid:0
            59185000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0d44
            59195000 linemun:       5912 addr:0d44 expected_valid:0
            59195000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0d44
            59205000 linemun:       5913 addr:0d44 expected_valid:0
            59205000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0d44
            59215000 linemun:       5914 addr:0d44 expected_valid:0
            59215000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0d44
            59225000 linemun:       5915 addr:0d44 expected_valid:0
            59225000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0d44
            59235000 linemun:       5916 addr:0d44 expected_valid:0
            59235000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0d44
            59245000 linemun:       5917 addr:0d44 expected_valid:0
            59245000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0d44
            59255000 linemun:       5918 addr:0d44 expected_valid:0
            59255000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0d44
            59265000 linemun:       5919 addr:0d44 expected_valid:0
            59265000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0d44
            59265000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d44
            59275000 linemun:       5920 addr:0d44 expected_valid:1
            59275000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0d44
            59285000 linemun:       5921 addr:0d45 expected_valid:0
            59285000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            59295000 linemun:       5922 addr:0d45 expected_valid:0
            59295000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            59305000 linemun:       5923 addr:0d45 expected_valid:0
            59305000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            59315000 linemun:       5924 addr:0d45 expected_valid:0
            59315000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            59325000 linemun:       5925 addr:0d45 expected_valid:0
            59325000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            59335000 linemun:       5926 addr:0d45 expected_valid:0
            59335000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            59345000 linemun:       5927 addr:0d45 expected_valid:0
            59345000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            59355000 linemun:       5928 addr:0d45 expected_valid:0
            59355000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            59365000 linemun:       5929 addr:0d45 expected_valid:0
            59365000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            59365000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d45
            59375000 linemun:       5930 addr:0d45 expected_valid:1
            59375000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0d45
            59385000 linemun:       5931 addr:0d46 expected_valid:0
            59385000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0d46
            59395000 linemun:       5932 addr:0d46 expected_valid:0
            59395000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0d46
            59405000 linemun:       5933 addr:0d46 expected_valid:0
            59405000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0d46
            59415000 linemun:       5934 addr:0d46 expected_valid:0
            59415000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0d46
            59425000 linemun:       5935 addr:0d46 expected_valid:0
            59425000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0d46
            59435000 linemun:       5936 addr:0d46 expected_valid:0
            59435000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0d46
            59445000 linemun:       5937 addr:0d46 expected_valid:0
            59445000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0d46
            59455000 linemun:       5938 addr:0d46 expected_valid:0
            59455000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0d46
            59465000 linemun:       5939 addr:0d46 expected_valid:0
            59465000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0d46
            59465000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d46
            59475000 linemun:       5940 addr:0d46 expected_valid:1
            59475000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0d46
            59485000 linemun:       5941 addr:1693 expected_valid:0
            59485000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            59495000 linemun:       5942 addr:1693 expected_valid:0
            59495000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            59505000 linemun:       5943 addr:1693 expected_valid:0
            59505000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            59515000 linemun:       5944 addr:1693 expected_valid:0
            59515000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            59525000 linemun:       5945 addr:1693 expected_valid:0
            59525000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            59535000 linemun:       5946 addr:1693 expected_valid:0
            59535000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            59545000 linemun:       5947 addr:1693 expected_valid:0
            59545000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            59555000 linemun:       5948 addr:1693 expected_valid:0
            59555000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            59565000 linemun:       5949 addr:1693 expected_valid:0
            59565000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            59565000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1693
            59575000 linemun:       5950 addr:1693 expected_valid:1
            59575000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:1693
            59585000 linemun:       5951 addr:1203 expected_valid:0
            59585000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            59595000 linemun:       5952 addr:1203 expected_valid:0
            59595000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            59605000 linemun:       5953 addr:1203 expected_valid:0
            59605000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            59615000 linemun:       5954 addr:1203 expected_valid:0
            59615000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            59625000 linemun:       5955 addr:1203 expected_valid:0
            59625000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            59635000 linemun:       5956 addr:1203 expected_valid:0
            59635000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            59645000 linemun:       5957 addr:1203 expected_valid:0
            59645000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            59655000 linemun:       5958 addr:1203 expected_valid:0
            59655000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            59665000 linemun:       5959 addr:1203 expected_valid:0
            59665000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
            59665000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1203
            59675000 linemun:       5960 addr:1203 expected_valid:1
            59675000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
            59685000 linemun:       5961 addr:0265 expected_valid:1
            59685000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0265
            59695000 linemun:       5962 addr:0266 expected_valid:1
            59695000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:0266
            59705000 linemun:       5963 addr:009b expected_valid:1
            59705000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            59715000 linemun:       5964 addr:009c expected_valid:1
            59715000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            59725000 linemun:       5965 addr:009d expected_valid:1
            59725000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            59735000 linemun:       5966 addr:009e expected_valid:1
            59735000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            59745000 linemun:       5967 addr:0a00 expected_valid:1
            59745000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            59755000 linemun:       5968 addr:144f expected_valid:0
            59755000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            59765000 linemun:       5969 addr:144f expected_valid:0
            59765000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            59775000 linemun:       5970 addr:144f expected_valid:0
            59775000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            59785000 linemun:       5971 addr:144f expected_valid:0
            59785000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            59795000 linemun:       5972 addr:144f expected_valid:0
            59795000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            59805000 linemun:       5973 addr:144f expected_valid:0
            59805000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            59815000 linemun:       5974 addr:144f expected_valid:0
            59815000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            59825000 linemun:       5975 addr:144f expected_valid:0
            59825000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            59835000 linemun:       5976 addr:144f expected_valid:0
            59835000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            59835000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:144f
            59845000 linemun:       5977 addr:144f expected_valid:1
            59845000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:144f
            59855000 linemun:       5978 addr:106a expected_valid:0
            59855000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:106a
            59865000 linemun:       5979 addr:106a expected_valid:0
            59865000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:106a
            59875000 linemun:       5980 addr:106a expected_valid:0
            59875000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:106a
            59885000 linemun:       5981 addr:106a expected_valid:0
            59885000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:106a
            59895000 linemun:       5982 addr:106a expected_valid:0
            59895000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:106a
            59905000 linemun:       5983 addr:106a expected_valid:0
            59905000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:106a
            59915000 linemun:       5984 addr:106a expected_valid:0
            59915000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:106a
            59925000 linemun:       5985 addr:106a expected_valid:0
            59925000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:106a
            59935000 linemun:       5986 addr:106a expected_valid:0
            59935000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:106a
            59935000 RTL LRU_BIT[2a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:106a
            59945000 linemun:       5987 addr:106a expected_valid:1
            59945000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:106a
            59955000 linemun:       5988 addr:106b expected_valid:0
            59955000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
            59965000 linemun:       5989 addr:106b expected_valid:0
            59965000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
            59975000 linemun:       5990 addr:106b expected_valid:0
            59975000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
            59985000 linemun:       5991 addr:106b expected_valid:0
            59985000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
            59995000 linemun:       5992 addr:106b expected_valid:0
            59995000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
            60005000 linemun:       5993 addr:106b expected_valid:0
            60005000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
            60015000 linemun:       5994 addr:106b expected_valid:0
            60015000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
            60025000 linemun:       5995 addr:106b expected_valid:0
            60025000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
            60035000 linemun:       5996 addr:106b expected_valid:0
            60035000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
            60035000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:106b
            60045000 linemun:       5997 addr:106b expected_valid:1
            60045000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:106b
            60055000 linemun:       5998 addr:106c expected_valid:1
            60055000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:106c
            60065000 linemun:       5999 addr:106d expected_valid:1
            60065000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:106d
            60075000 linemun:       6000 addr:0a00 expected_valid:1
            60075000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:0a00
            60085000 linemun:       6001 addr:0d42 expected_valid:1
            60085000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0d42
            60095000 linemun:       6002 addr:0d43 expected_valid:1
            60095000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0d43
            60105000 linemun:       6003 addr:0d44 expected_valid:1
            60105000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0d44
            60115000 linemun:       6004 addr:0d45 expected_valid:1
            60115000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0d45
            60125000 linemun:       6005 addr:0d46 expected_valid:1
            60125000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0d46
            60135000 linemun:       6006 addr:08b6 expected_valid:1
            60135000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            60145000 linemun:       6007 addr:144f expected_valid:1
            60145000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:144f
            60155000 linemun:       6008 addr:009b expected_valid:1
            60155000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            60165000 linemun:       6009 addr:009c expected_valid:1
            60165000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
            60175000 linemun:       6010 addr:009d expected_valid:1
            60175000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
            60185000 linemun:       6011 addr:009e expected_valid:1
            60185000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
            60195000 linemun:       6012 addr:009f expected_valid:1
            60195000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:009f
            60205000 linemun:       6013 addr:00a0 expected_valid:1
            60205000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:00a0
            60215000 linemun:       6014 addr:00a1 expected_valid:1
            60215000 RTL LRU_BIT[21]=10 UPDATED FOR HIT ADDR:00a1
            60225000 linemun:       6015 addr:00a2 expected_valid:1
            60225000 RTL LRU_BIT[22]=10 UPDATED FOR HIT ADDR:00a2
            60235000 linemun:       6016 addr:00a3 expected_valid:1
            60235000 RTL LRU_BIT[23]=10 UPDATED FOR HIT ADDR:00a3
            60245000 linemun:       6017 addr:00a4 expected_valid:1
            60245000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:00a4
            60255000 linemun:       6018 addr:00a5 expected_valid:0
            60255000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            60265000 linemun:       6019 addr:00a5 expected_valid:0
            60265000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            60275000 linemun:       6020 addr:00a5 expected_valid:0
            60275000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            60285000 linemun:       6021 addr:00a5 expected_valid:0
            60285000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            60295000 linemun:       6022 addr:00a5 expected_valid:0
            60295000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            60305000 linemun:       6023 addr:00a5 expected_valid:0
            60305000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            60315000 linemun:       6024 addr:00a5 expected_valid:0
            60315000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            60325000 linemun:       6025 addr:00a5 expected_valid:0
            60325000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            60335000 linemun:       6026 addr:00a5 expected_valid:0
            60335000 RTL LRU_BIT[25]=10 FOR MISS ADDR:00a5
            60335000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:00a5
            60345000 linemun:       6027 addr:00a5 expected_valid:1
            60345000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:00a5
            60355000 linemun:       6028 addr:08b6 expected_valid:1
            60355000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            60365000 linemun:       6029 addr:08b7 expected_valid:1
            60365000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            60375000 linemun:       6030 addr:08b8 expected_valid:1
            60375000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
            60385000 linemun:       6031 addr:08b9 expected_valid:0
            60385000 RTL LRU_BIT[39]=10 FOR MISS ADDR:08b9
            60395000 linemun:       6032 addr:08b9 expected_valid:0
            60395000 RTL LRU_BIT[39]=10 FOR MISS ADDR:08b9
            60405000 linemun:       6033 addr:08b9 expected_valid:0
            60405000 RTL LRU_BIT[39]=10 FOR MISS ADDR:08b9
            60415000 linemun:       6034 addr:08b9 expected_valid:0
            60415000 RTL LRU_BIT[39]=10 FOR MISS ADDR:08b9
            60425000 linemun:       6035 addr:08b9 expected_valid:0
            60425000 RTL LRU_BIT[39]=10 FOR MISS ADDR:08b9
            60435000 linemun:       6036 addr:08b9 expected_valid:0
            60435000 RTL LRU_BIT[39]=10 FOR MISS ADDR:08b9
            60445000 linemun:       6037 addr:08b9 expected_valid:0
            60445000 RTL LRU_BIT[39]=10 FOR MISS ADDR:08b9
            60455000 linemun:       6038 addr:08b9 expected_valid:0
            60455000 RTL LRU_BIT[39]=10 FOR MISS ADDR:08b9
            60465000 linemun:       6039 addr:08b9 expected_valid:0
            60465000 RTL LRU_BIT[39]=10 FOR MISS ADDR:08b9
            60465000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08b9
            60475000 linemun:       6040 addr:08b9 expected_valid:1
            60475000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:08b9
            60485000 linemun:       6041 addr:08ba expected_valid:0
            60485000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            60495000 linemun:       6042 addr:08ba expected_valid:0
            60495000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            60505000 linemun:       6043 addr:08ba expected_valid:0
            60505000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            60515000 linemun:       6044 addr:08ba expected_valid:0
            60515000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            60525000 linemun:       6045 addr:08ba expected_valid:0
            60525000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            60535000 linemun:       6046 addr:08ba expected_valid:0
            60535000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            60545000 linemun:       6047 addr:08ba expected_valid:0
            60545000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            60555000 linemun:       6048 addr:08ba expected_valid:0
            60555000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            60565000 linemun:       6049 addr:08ba expected_valid:0
            60565000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:08ba
            60565000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08ba
            60575000 linemun:       6050 addr:08ba expected_valid:1
            60575000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:08ba
            60585000 linemun:       6051 addr:08bb expected_valid:0
            60585000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            60595000 linemun:       6052 addr:08bb expected_valid:0
            60595000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            60605000 linemun:       6053 addr:08bb expected_valid:0
            60605000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            60615000 linemun:       6054 addr:08bb expected_valid:0
            60615000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            60625000 linemun:       6055 addr:08bb expected_valid:0
            60625000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            60635000 linemun:       6056 addr:08bb expected_valid:0
            60635000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            60645000 linemun:       6057 addr:08bb expected_valid:0
            60645000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            60655000 linemun:       6058 addr:08bb expected_valid:0
            60655000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            60665000 linemun:       6059 addr:08bb expected_valid:0
            60665000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            60665000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08bb
            60675000 linemun:       6060 addr:08bb expected_valid:1
            60675000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:08bb
            60685000 linemun:       6061 addr:08bc expected_valid:0
            60685000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:08bc
            60695000 linemun:       6062 addr:08bc expected_valid:0
            60695000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:08bc
            60705000 linemun:       6063 addr:08bc expected_valid:0
            60705000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:08bc
            60715000 linemun:       6064 addr:08bc expected_valid:0
            60715000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:08bc
            60725000 linemun:       6065 addr:08bc expected_valid:0
            60725000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:08bc
            60735000 linemun:       6066 addr:08bc expected_valid:0
            60735000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:08bc
            60745000 linemun:       6067 addr:08bc expected_valid:0
            60745000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:08bc
            60755000 linemun:       6068 addr:08bc expected_valid:0
            60755000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:08bc
            60765000 linemun:       6069 addr:08bc expected_valid:0
            60765000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:08bc
            60765000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08bc
            60775000 linemun:       6070 addr:08bc expected_valid:1
            60775000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:08bc
            60785000 linemun:       6071 addr:08bd expected_valid:0
            60785000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:08bd
            60795000 linemun:       6072 addr:08bd expected_valid:0
            60795000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:08bd
            60805000 linemun:       6073 addr:08bd expected_valid:0
            60805000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:08bd
            60815000 linemun:       6074 addr:08bd expected_valid:0
            60815000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:08bd
            60825000 linemun:       6075 addr:08bd expected_valid:0
            60825000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:08bd
            60835000 linemun:       6076 addr:08bd expected_valid:0
            60835000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:08bd
            60845000 linemun:       6077 addr:08bd expected_valid:0
            60845000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:08bd
            60855000 linemun:       6078 addr:08bd expected_valid:0
            60855000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:08bd
            60865000 linemun:       6079 addr:08bd expected_valid:0
            60865000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:08bd
            60865000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08bd
            60875000 linemun:       6080 addr:08bd expected_valid:1
            60875000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:08bd
            60885000 linemun:       6081 addr:08be expected_valid:0
            60885000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:08be
            60895000 linemun:       6082 addr:08be expected_valid:0
            60895000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:08be
            60905000 linemun:       6083 addr:08be expected_valid:0
            60905000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:08be
            60915000 linemun:       6084 addr:08be expected_valid:0
            60915000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:08be
            60925000 linemun:       6085 addr:08be expected_valid:0
            60925000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:08be
            60935000 linemun:       6086 addr:08be expected_valid:0
            60935000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:08be
            60945000 linemun:       6087 addr:08be expected_valid:0
            60945000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:08be
            60955000 linemun:       6088 addr:08be expected_valid:0
            60955000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:08be
            60965000 linemun:       6089 addr:08be expected_valid:0
            60965000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:08be
            60965000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08be
            60975000 linemun:       6090 addr:08be expected_valid:1
            60975000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:08be
            60985000 linemun:       6091 addr:08bf expected_valid:0
            60985000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:08bf
            60995000 linemun:       6092 addr:08bf expected_valid:0
            60995000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:08bf
            61005000 linemun:       6093 addr:08bf expected_valid:0
            61005000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:08bf
            61015000 linemun:       6094 addr:08bf expected_valid:0
            61015000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:08bf
            61025000 linemun:       6095 addr:08bf expected_valid:0
            61025000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:08bf
            61035000 linemun:       6096 addr:08bf expected_valid:0
            61035000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:08bf
            61045000 linemun:       6097 addr:08bf expected_valid:0
            61045000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:08bf
            61055000 linemun:       6098 addr:08bf expected_valid:0
            61055000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:08bf
            61065000 linemun:       6099 addr:08bf expected_valid:0
            61065000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:08bf
            61065000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08bf
            61075000 linemun:       6100 addr:08bf expected_valid:1
            61075000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:08bf
            61085000 linemun:       6101 addr:08c0 expected_valid:0
            61085000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            61095000 linemun:       6102 addr:08c0 expected_valid:0
            61095000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            61105000 linemun:       6103 addr:08c0 expected_valid:0
            61105000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            61115000 linemun:       6104 addr:08c0 expected_valid:0
            61115000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            61125000 linemun:       6105 addr:08c0 expected_valid:0
            61125000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            61135000 linemun:       6106 addr:08c0 expected_valid:0
            61135000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            61145000 linemun:       6107 addr:08c0 expected_valid:0
            61145000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            61155000 linemun:       6108 addr:08c0 expected_valid:0
            61155000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            61165000 linemun:       6109 addr:08c0 expected_valid:0
            61165000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            61165000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08c0
            61175000 linemun:       6110 addr:08c0 expected_valid:1
            61175000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:08c0
            61185000 linemun:       6111 addr:073a expected_valid:1
            61185000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            61195000 linemun:       6112 addr:073b expected_valid:1
            61195000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            61205000 linemun:       6113 addr:073c expected_valid:0
            61205000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            61215000 linemun:       6114 addr:073c expected_valid:0
            61215000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            61225000 linemun:       6115 addr:073c expected_valid:0
            61225000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            61235000 linemun:       6116 addr:073c expected_valid:0
            61235000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            61245000 linemun:       6117 addr:073c expected_valid:0
            61245000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            61255000 linemun:       6118 addr:073c expected_valid:0
            61255000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            61265000 linemun:       6119 addr:073c expected_valid:0
            61265000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            61275000 linemun:       6120 addr:073c expected_valid:0
            61275000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            61285000 linemun:       6121 addr:073c expected_valid:0
            61285000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:073c
            61285000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073c
            61295000 linemun:       6122 addr:073c expected_valid:1
            61295000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:073c
            61305000 linemun:       6123 addr:073d expected_valid:0
            61305000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            61315000 linemun:       6124 addr:073d expected_valid:0
            61315000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            61325000 linemun:       6125 addr:073d expected_valid:0
            61325000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            61335000 linemun:       6126 addr:073d expected_valid:0
            61335000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            61345000 linemun:       6127 addr:073d expected_valid:0
            61345000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            61355000 linemun:       6128 addr:073d expected_valid:0
            61355000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            61365000 linemun:       6129 addr:073d expected_valid:0
            61365000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            61375000 linemun:       6130 addr:073d expected_valid:0
            61375000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            61385000 linemun:       6131 addr:073d expected_valid:0
            61385000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            61385000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073d
            61395000 linemun:       6132 addr:073d expected_valid:1
            61395000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:073d
            61405000 linemun:       6133 addr:144f expected_valid:1
            61405000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:144f
            61415000 linemun:       6134 addr:1450 expected_valid:0
            61415000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            61425000 linemun:       6135 addr:1450 expected_valid:0
            61425000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            61435000 linemun:       6136 addr:1450 expected_valid:0
            61435000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            61445000 linemun:       6137 addr:1450 expected_valid:0
            61445000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            61455000 linemun:       6138 addr:1450 expected_valid:0
            61455000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            61465000 linemun:       6139 addr:1450 expected_valid:0
            61465000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            61475000 linemun:       6140 addr:1450 expected_valid:0
            61475000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            61485000 linemun:       6141 addr:1450 expected_valid:0
            61485000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            61495000 linemun:       6142 addr:1450 expected_valid:0
            61495000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            61495000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1450
            61505000 linemun:       6143 addr:1450 expected_valid:1
            61505000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:1450
            61515000 linemun:       6144 addr:1451 expected_valid:1
            61515000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:1451
            61525000 linemun:       6145 addr:1452 expected_valid:0
            61525000 RTL LRU_BIT[12]=10 FOR MISS ADDR:1452
            61535000 linemun:       6146 addr:1452 expected_valid:0
            61535000 RTL LRU_BIT[12]=10 FOR MISS ADDR:1452
            61545000 linemun:       6147 addr:1452 expected_valid:0
            61545000 RTL LRU_BIT[12]=10 FOR MISS ADDR:1452
            61555000 linemun:       6148 addr:1452 expected_valid:0
            61555000 RTL LRU_BIT[12]=10 FOR MISS ADDR:1452
            61565000 linemun:       6149 addr:1452 expected_valid:0
            61565000 RTL LRU_BIT[12]=10 FOR MISS ADDR:1452
            61575000 linemun:       6150 addr:1452 expected_valid:0
            61575000 RTL LRU_BIT[12]=10 FOR MISS ADDR:1452
            61585000 linemun:       6151 addr:1452 expected_valid:0
            61585000 RTL LRU_BIT[12]=10 FOR MISS ADDR:1452
            61595000 linemun:       6152 addr:1452 expected_valid:0
            61595000 RTL LRU_BIT[12]=10 FOR MISS ADDR:1452
            61605000 linemun:       6153 addr:1452 expected_valid:0
            61605000 RTL LRU_BIT[12]=10 FOR MISS ADDR:1452
            61605000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1452
            61615000 linemun:       6154 addr:1452 expected_valid:1
            61615000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:1452
            61625000 linemun:       6155 addr:1453 expected_valid:0
            61625000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1453
            61635000 linemun:       6156 addr:1453 expected_valid:0
            61635000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1453
            61645000 linemun:       6157 addr:1453 expected_valid:0
            61645000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1453
            61655000 linemun:       6158 addr:1453 expected_valid:0
            61655000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1453
            61665000 linemun:       6159 addr:1453 expected_valid:0
            61665000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1453
            61675000 linemun:       6160 addr:1453 expected_valid:0
            61675000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1453
            61685000 linemun:       6161 addr:1453 expected_valid:0
            61685000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1453
            61695000 linemun:       6162 addr:1453 expected_valid:0
            61695000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1453
            61705000 linemun:       6163 addr:1453 expected_valid:0
            61705000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1453
            61705000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1453
            61715000 linemun:       6164 addr:1453 expected_valid:1
            61715000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1453
            61725000 linemun:       6165 addr:0952 expected_valid:0
            61725000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            61735000 linemun:       6166 addr:0952 expected_valid:0
            61735000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            61745000 linemun:       6167 addr:0952 expected_valid:0
            61745000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            61755000 linemun:       6168 addr:0952 expected_valid:0
            61755000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            61765000 linemun:       6169 addr:0952 expected_valid:0
            61765000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            61775000 linemun:       6170 addr:0952 expected_valid:0
            61775000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            61785000 linemun:       6171 addr:0952 expected_valid:0
            61785000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            61795000 linemun:       6172 addr:0952 expected_valid:0
            61795000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            61805000 linemun:       6173 addr:0952 expected_valid:0
            61805000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            61805000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0952
            61815000 linemun:       6174 addr:0952 expected_valid:1
            61815000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            61825000 linemun:       6175 addr:0953 expected_valid:0
            61825000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            61835000 linemun:       6176 addr:0953 expected_valid:0
            61835000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            61845000 linemun:       6177 addr:0953 expected_valid:0
            61845000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            61855000 linemun:       6178 addr:0953 expected_valid:0
            61855000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            61865000 linemun:       6179 addr:0953 expected_valid:0
            61865000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            61875000 linemun:       6180 addr:0953 expected_valid:0
            61875000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            61885000 linemun:       6181 addr:0953 expected_valid:0
            61885000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            61895000 linemun:       6182 addr:0953 expected_valid:0
            61895000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            61905000 linemun:       6183 addr:0953 expected_valid:0
            61905000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
            61905000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0953
            61915000 linemun:       6184 addr:0953 expected_valid:1
            61915000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            61925000 linemun:       6185 addr:0954 expected_valid:0
            61925000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            61935000 linemun:       6186 addr:0954 expected_valid:0
            61935000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            61945000 linemun:       6187 addr:0954 expected_valid:0
            61945000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            61955000 linemun:       6188 addr:0954 expected_valid:0
            61955000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            61965000 linemun:       6189 addr:0954 expected_valid:0
            61965000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            61975000 linemun:       6190 addr:0954 expected_valid:0
            61975000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            61985000 linemun:       6191 addr:0954 expected_valid:0
            61985000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            61995000 linemun:       6192 addr:0954 expected_valid:0
            61995000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            62005000 linemun:       6193 addr:0954 expected_valid:0
            62005000 RTL LRU_BIT[14]=10 FOR MISS ADDR:0954
            62005000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0954
            62015000 linemun:       6194 addr:0954 expected_valid:1
            62015000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:0954
            62025000 linemun:       6195 addr:0955 expected_valid:0
            62025000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0955
            62035000 linemun:       6196 addr:0955 expected_valid:0
            62035000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0955
            62045000 linemun:       6197 addr:0955 expected_valid:0
            62045000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0955
            62055000 linemun:       6198 addr:0955 expected_valid:0
            62055000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0955
            62065000 linemun:       6199 addr:0955 expected_valid:0
            62065000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0955
            62075000 linemun:       6200 addr:0955 expected_valid:0
            62075000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0955
            62085000 linemun:       6201 addr:0955 expected_valid:0
            62085000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0955
            62095000 linemun:       6202 addr:0955 expected_valid:0
            62095000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0955
            62105000 linemun:       6203 addr:0955 expected_valid:0
            62105000 RTL LRU_BIT[15]=01 FOR MISS ADDR:0955
            62105000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0955
            62115000 linemun:       6204 addr:0955 expected_valid:1
            62115000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:0955
            62125000 linemun:       6205 addr:0a00 expected_valid:1
            62125000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            62135000 linemun:       6206 addr:0a01 expected_valid:1
            62135000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:0a01
            62145000 linemun:       6207 addr:0a02 expected_valid:0
            62145000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            62155000 linemun:       6208 addr:0a02 expected_valid:0
            62155000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            62165000 linemun:       6209 addr:0a02 expected_valid:0
            62165000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            62175000 linemun:       6210 addr:0a02 expected_valid:0
            62175000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            62185000 linemun:       6211 addr:0a02 expected_valid:0
            62185000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            62195000 linemun:       6212 addr:0a02 expected_valid:0
            62195000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            62205000 linemun:       6213 addr:0a02 expected_valid:0
            62205000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            62215000 linemun:       6214 addr:0a02 expected_valid:0
            62215000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            62225000 linemun:       6215 addr:0a02 expected_valid:0
            62225000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            62225000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a02
            62235000 linemun:       6216 addr:0a02 expected_valid:1
            62235000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0a02
            62245000 linemun:       6217 addr:0a03 expected_valid:0
            62245000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0a03
            62255000 linemun:       6218 addr:0a03 expected_valid:0
            62255000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0a03
            62265000 linemun:       6219 addr:0a03 expected_valid:0
            62265000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0a03
            62275000 linemun:       6220 addr:0a03 expected_valid:0
            62275000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0a03
            62285000 linemun:       6221 addr:0a03 expected_valid:0
            62285000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0a03
            62295000 linemun:       6222 addr:0a03 expected_valid:0
            62295000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0a03
            62305000 linemun:       6223 addr:0a03 expected_valid:0
            62305000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0a03
            62315000 linemun:       6224 addr:0a03 expected_valid:0
            62315000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0a03
            62325000 linemun:       6225 addr:0a03 expected_valid:0
            62325000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0a03
            62325000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0a03
            62335000 linemun:       6226 addr:0a03 expected_valid:1
            62335000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0a03
            62345000 linemun:       6227 addr:1739 expected_valid:0
            62345000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            62355000 linemun:       6228 addr:1739 expected_valid:0
            62355000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            62365000 linemun:       6229 addr:1739 expected_valid:0
            62365000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            62375000 linemun:       6230 addr:1739 expected_valid:0
            62375000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            62385000 linemun:       6231 addr:1739 expected_valid:0
            62385000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            62395000 linemun:       6232 addr:1739 expected_valid:0
            62395000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            62405000 linemun:       6233 addr:1739 expected_valid:0
            62405000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            62415000 linemun:       6234 addr:1739 expected_valid:0
            62415000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            62425000 linemun:       6235 addr:1739 expected_valid:0
            62425000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            62425000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1739
            62435000 linemun:       6236 addr:1739 expected_valid:1
            62435000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1739
            62445000 linemun:       6237 addr:1693 expected_valid:0
            62445000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            62455000 linemun:       6238 addr:1693 expected_valid:0
            62455000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            62465000 linemun:       6239 addr:1693 expected_valid:0
            62465000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            62475000 linemun:       6240 addr:1693 expected_valid:0
            62475000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            62485000 linemun:       6241 addr:1693 expected_valid:0
            62485000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            62495000 linemun:       6242 addr:1693 expected_valid:0
            62495000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            62505000 linemun:       6243 addr:1693 expected_valid:0
            62505000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            62515000 linemun:       6244 addr:1693 expected_valid:0
            62515000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            62525000 linemun:       6245 addr:1693 expected_valid:0
            62525000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
            62525000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1693
            62535000 linemun:       6246 addr:1693 expected_valid:1
            62535000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1693
            62545000 linemun:       6247 addr:1694 expected_valid:0
            62545000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
            62555000 linemun:       6248 addr:1694 expected_valid:0
            62555000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
            62565000 linemun:       6249 addr:1694 expected_valid:0
            62565000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
            62575000 linemun:       6250 addr:1694 expected_valid:0
            62575000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
            62585000 linemun:       6251 addr:1694 expected_valid:0
            62585000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
            62595000 linemun:       6252 addr:1694 expected_valid:0
            62595000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
            62605000 linemun:       6253 addr:1694 expected_valid:0
            62605000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
            62615000 linemun:       6254 addr:1694 expected_valid:0
            62615000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
            62625000 linemun:       6255 addr:1694 expected_valid:0
            62625000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
            62625000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1694
            62635000 linemun:       6256 addr:1694 expected_valid:1
            62635000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:1694
            62645000 linemun:       6257 addr:0ec5 expected_valid:0
            62645000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            62655000 linemun:       6258 addr:0ec5 expected_valid:0
            62655000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            62665000 linemun:       6259 addr:0ec5 expected_valid:0
            62665000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            62675000 linemun:       6260 addr:0ec5 expected_valid:0
            62675000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            62685000 linemun:       6261 addr:0ec5 expected_valid:0
            62685000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            62695000 linemun:       6262 addr:0ec5 expected_valid:0
            62695000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            62705000 linemun:       6263 addr:0ec5 expected_valid:0
            62705000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            62715000 linemun:       6264 addr:0ec5 expected_valid:0
            62715000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            62725000 linemun:       6265 addr:0ec5 expected_valid:0
            62725000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            62725000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ec5
            62735000 linemun:       6266 addr:0ec5 expected_valid:1
            62735000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            62745000 linemun:       6267 addr:0a00 expected_valid:1
            62745000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:0a00
            62755000 linemun:       6268 addr:0a01 expected_valid:1
            62755000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
            62765000 linemun:       6269 addr:0a02 expected_valid:1
            62765000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0a02
            62775000 linemun:       6270 addr:1739 expected_valid:1
            62775000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1739
            62785000 linemun:       6271 addr:0639 expected_valid:0
            62785000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            62795000 linemun:       6272 addr:0639 expected_valid:0
            62795000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            62805000 linemun:       6273 addr:0639 expected_valid:0
            62805000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            62815000 linemun:       6274 addr:0639 expected_valid:0
            62815000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            62825000 linemun:       6275 addr:0639 expected_valid:0
            62825000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            62835000 linemun:       6276 addr:0639 expected_valid:0
            62835000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            62845000 linemun:       6277 addr:0639 expected_valid:0
            62845000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            62855000 linemun:       6278 addr:0639 expected_valid:0
            62855000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            62865000 linemun:       6279 addr:0639 expected_valid:0
            62865000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            62865000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0639
            62875000 linemun:       6280 addr:0639 expected_valid:1
            62875000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            62885000 linemun:       6281 addr:0639 expected_valid:1
            62885000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            62895000 linemun:       6282 addr:063a expected_valid:0
            62895000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            62905000 linemun:       6283 addr:063a expected_valid:0
            62905000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            62915000 linemun:       6284 addr:063a expected_valid:0
            62915000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            62925000 linemun:       6285 addr:063a expected_valid:0
            62925000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            62935000 linemun:       6286 addr:063a expected_valid:0
            62935000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            62945000 linemun:       6287 addr:063a expected_valid:0
            62945000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            62955000 linemun:       6288 addr:063a expected_valid:0
            62955000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            62965000 linemun:       6289 addr:063a expected_valid:0
            62965000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            62975000 linemun:       6290 addr:063a expected_valid:0
            62975000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            62975000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:063a
            62985000 linemun:       6291 addr:063a expected_valid:1
            62985000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:063a
            62995000 linemun:       6292 addr:063b expected_valid:0
            62995000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            63005000 linemun:       6293 addr:063b expected_valid:0
            63005000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            63015000 linemun:       6294 addr:063b expected_valid:0
            63015000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            63025000 linemun:       6295 addr:063b expected_valid:0
            63025000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            63035000 linemun:       6296 addr:063b expected_valid:0
            63035000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            63045000 linemun:       6297 addr:063b expected_valid:0
            63045000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            63055000 linemun:       6298 addr:063b expected_valid:0
            63055000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            63065000 linemun:       6299 addr:063b expected_valid:0
            63065000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            63075000 linemun:       6300 addr:063b expected_valid:0
            63075000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:063b
            63075000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:063b
            63085000 linemun:       6301 addr:063b expected_valid:1
            63085000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:063b
            63095000 linemun:       6302 addr:0382 expected_valid:0
            63095000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            63105000 linemun:       6303 addr:0382 expected_valid:0
            63105000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            63115000 linemun:       6304 addr:0382 expected_valid:0
            63115000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            63125000 linemun:       6305 addr:0382 expected_valid:0
            63125000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            63135000 linemun:       6306 addr:0382 expected_valid:0
            63135000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            63145000 linemun:       6307 addr:0382 expected_valid:0
            63145000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            63155000 linemun:       6308 addr:0382 expected_valid:0
            63155000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            63165000 linemun:       6309 addr:0382 expected_valid:0
            63165000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            63175000 linemun:       6310 addr:0382 expected_valid:0
            63175000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            63175000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0382
            63185000 linemun:       6311 addr:0382 expected_valid:1
            63185000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            63195000 linemun:       6312 addr:05d1 expected_valid:0
            63195000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            63205000 linemun:       6313 addr:05d1 expected_valid:0
            63205000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            63215000 linemun:       6314 addr:05d1 expected_valid:0
            63215000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            63225000 linemun:       6315 addr:05d1 expected_valid:0
            63225000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            63235000 linemun:       6316 addr:05d1 expected_valid:0
            63235000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            63245000 linemun:       6317 addr:05d1 expected_valid:0
            63245000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            63255000 linemun:       6318 addr:05d1 expected_valid:0
            63255000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            63265000 linemun:       6319 addr:05d1 expected_valid:0
            63265000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            63275000 linemun:       6320 addr:05d1 expected_valid:0
            63275000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            63275000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d1
            63285000 linemun:       6321 addr:05d1 expected_valid:1
            63285000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            63295000 linemun:       6322 addr:0445 expected_valid:0
            63295000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            63305000 linemun:       6323 addr:0445 expected_valid:0
            63305000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            63315000 linemun:       6324 addr:0445 expected_valid:0
            63315000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            63325000 linemun:       6325 addr:0445 expected_valid:0
            63325000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            63335000 linemun:       6326 addr:0445 expected_valid:0
            63335000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            63345000 linemun:       6327 addr:0445 expected_valid:0
            63345000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            63355000 linemun:       6328 addr:0445 expected_valid:0
            63355000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            63365000 linemun:       6329 addr:0445 expected_valid:0
            63365000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            63375000 linemun:       6330 addr:0445 expected_valid:0
            63375000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0445
            63375000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0445
            63385000 linemun:       6331 addr:0445 expected_valid:1
            63385000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            63395000 linemun:       6332 addr:0446 expected_valid:0
            63395000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            63405000 linemun:       6333 addr:0446 expected_valid:0
            63405000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            63415000 linemun:       6334 addr:0446 expected_valid:0
            63415000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            63425000 linemun:       6335 addr:0446 expected_valid:0
            63425000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            63435000 linemun:       6336 addr:0446 expected_valid:0
            63435000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            63445000 linemun:       6337 addr:0446 expected_valid:0
            63445000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            63455000 linemun:       6338 addr:0446 expected_valid:0
            63455000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            63465000 linemun:       6339 addr:0446 expected_valid:0
            63465000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            63475000 linemun:       6340 addr:0446 expected_valid:0
            63475000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
            63475000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0446
            63485000 linemun:       6341 addr:0446 expected_valid:1
            63485000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
            63495000 linemun:       6342 addr:0447 expected_valid:0
            63495000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0447
            63505000 linemun:       6343 addr:0447 expected_valid:0
            63505000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0447
            63515000 linemun:       6344 addr:0447 expected_valid:0
            63515000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0447
            63525000 linemun:       6345 addr:0447 expected_valid:0
            63525000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0447
            63535000 linemun:       6346 addr:0447 expected_valid:0
            63535000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0447
            63545000 linemun:       6347 addr:0447 expected_valid:0
            63545000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0447
            63555000 linemun:       6348 addr:0447 expected_valid:0
            63555000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0447
            63565000 linemun:       6349 addr:0447 expected_valid:0
            63565000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0447
            63575000 linemun:       6350 addr:0447 expected_valid:0
            63575000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0447
            63575000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0447
            63585000 linemun:       6351 addr:0447 expected_valid:1
            63585000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0447
            63595000 linemun:       6352 addr:0448 expected_valid:1
            63595000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0448
            63605000 linemun:       6353 addr:0449 expected_valid:1
            63605000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0449
            63615000 linemun:       6354 addr:044a expected_valid:1
            63615000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:044a
            63625000 linemun:       6355 addr:044b expected_valid:1
            63625000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:044b
            63635000 linemun:       6356 addr:044c expected_valid:0
            63635000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            63645000 linemun:       6357 addr:044c expected_valid:0
            63645000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            63655000 linemun:       6358 addr:044c expected_valid:0
            63655000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            63665000 linemun:       6359 addr:044c expected_valid:0
            63665000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            63675000 linemun:       6360 addr:044c expected_valid:0
            63675000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            63685000 linemun:       6361 addr:044c expected_valid:0
            63685000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            63695000 linemun:       6362 addr:044c expected_valid:0
            63695000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            63705000 linemun:       6363 addr:044c expected_valid:0
            63705000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            63715000 linemun:       6364 addr:044c expected_valid:0
            63715000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:044c
            63715000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:044c
            63725000 linemun:       6365 addr:044c expected_valid:1
            63725000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:044c
            63735000 linemun:       6366 addr:1693 expected_valid:1
            63735000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1693
            63745000 linemun:       6367 addr:1694 expected_valid:1
            63745000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:1694
            63755000 linemun:       6368 addr:1695 expected_valid:0
            63755000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
            63765000 linemun:       6369 addr:1695 expected_valid:0
            63765000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
            63775000 linemun:       6370 addr:1695 expected_valid:0
            63775000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
            63785000 linemun:       6371 addr:1695 expected_valid:0
            63785000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
            63795000 linemun:       6372 addr:1695 expected_valid:0
            63795000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
            63805000 linemun:       6373 addr:1695 expected_valid:0
            63805000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
            63815000 linemun:       6374 addr:1695 expected_valid:0
            63815000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
            63825000 linemun:       6375 addr:1695 expected_valid:0
            63825000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
            63835000 linemun:       6376 addr:1695 expected_valid:0
            63835000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
            63835000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1695
            63845000 linemun:       6377 addr:1695 expected_valid:1
            63845000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:1695
            63855000 linemun:       6378 addr:1696 expected_valid:0
            63855000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1696
            63865000 linemun:       6379 addr:1696 expected_valid:0
            63865000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1696
            63875000 linemun:       6380 addr:1696 expected_valid:0
            63875000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1696
            63885000 linemun:       6381 addr:1696 expected_valid:0
            63885000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1696
            63895000 linemun:       6382 addr:1696 expected_valid:0
            63895000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1696
            63905000 linemun:       6383 addr:1696 expected_valid:0
            63905000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1696
            63915000 linemun:       6384 addr:1696 expected_valid:0
            63915000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1696
            63925000 linemun:       6385 addr:1696 expected_valid:0
            63925000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1696
            63935000 linemun:       6386 addr:1696 expected_valid:0
            63935000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1696
            63935000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1696
            63945000 linemun:       6387 addr:1696 expected_valid:1
            63945000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:1696
            63955000 linemun:       6388 addr:1697 expected_valid:0
            63955000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1697
            63965000 linemun:       6389 addr:1697 expected_valid:0
            63965000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1697
            63975000 linemun:       6390 addr:1697 expected_valid:0
            63975000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1697
            63985000 linemun:       6391 addr:1697 expected_valid:0
            63985000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1697
            63995000 linemun:       6392 addr:1697 expected_valid:0
            63995000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1697
            64005000 linemun:       6393 addr:1697 expected_valid:0
            64005000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1697
            64015000 linemun:       6394 addr:1697 expected_valid:0
            64015000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1697
            64025000 linemun:       6395 addr:1697 expected_valid:0
            64025000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1697
            64035000 linemun:       6396 addr:1697 expected_valid:0
            64035000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1697
            64035000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1697
            64045000 linemun:       6397 addr:1697 expected_valid:1
            64045000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:1697
            64055000 linemun:       6398 addr:1698 expected_valid:0
            64055000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1698
            64065000 linemun:       6399 addr:1698 expected_valid:0
            64065000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1698
            64075000 linemun:       6400 addr:1698 expected_valid:0
            64075000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1698
            64085000 linemun:       6401 addr:1698 expected_valid:0
            64085000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1698
            64095000 linemun:       6402 addr:1698 expected_valid:0
            64095000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1698
            64105000 linemun:       6403 addr:1698 expected_valid:0
            64105000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1698
            64115000 linemun:       6404 addr:1698 expected_valid:0
            64115000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1698
            64125000 linemun:       6405 addr:1698 expected_valid:0
            64125000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1698
            64135000 linemun:       6406 addr:1698 expected_valid:0
            64135000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1698
            64135000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1698
            64145000 linemun:       6407 addr:1698 expected_valid:1
            64145000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:1698
            64155000 linemun:       6408 addr:1699 expected_valid:0
            64155000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1699
            64165000 linemun:       6409 addr:1699 expected_valid:0
            64165000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1699
            64175000 linemun:       6410 addr:1699 expected_valid:0
            64175000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1699
            64185000 linemun:       6411 addr:1699 expected_valid:0
            64185000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1699
            64195000 linemun:       6412 addr:1699 expected_valid:0
            64195000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1699
            64205000 linemun:       6413 addr:1699 expected_valid:0
            64205000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1699
            64215000 linemun:       6414 addr:1699 expected_valid:0
            64215000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1699
            64225000 linemun:       6415 addr:1699 expected_valid:0
            64225000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1699
            64235000 linemun:       6416 addr:1699 expected_valid:0
            64235000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1699
            64235000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1699
            64245000 linemun:       6417 addr:1699 expected_valid:1
            64245000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:1699
            64255000 linemun:       6418 addr:169a expected_valid:0
            64255000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
            64265000 linemun:       6419 addr:169a expected_valid:0
            64265000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
            64275000 linemun:       6420 addr:169a expected_valid:0
            64275000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
            64285000 linemun:       6421 addr:169a expected_valid:0
            64285000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
            64295000 linemun:       6422 addr:169a expected_valid:0
            64295000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
            64305000 linemun:       6423 addr:169a expected_valid:0
            64305000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
            64315000 linemun:       6424 addr:169a expected_valid:0
            64315000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
            64325000 linemun:       6425 addr:169a expected_valid:0
            64325000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
            64335000 linemun:       6426 addr:169a expected_valid:0
            64335000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
            64335000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:169a
            64345000 linemun:       6427 addr:169a expected_valid:1
            64345000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:169a
            64355000 linemun:       6428 addr:190c expected_valid:0
            64355000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
            64365000 linemun:       6429 addr:190c expected_valid:0
            64365000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
            64375000 linemun:       6430 addr:190c expected_valid:0
            64375000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
            64385000 linemun:       6431 addr:190c expected_valid:0
            64385000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
            64395000 linemun:       6432 addr:190c expected_valid:0
            64395000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
            64405000 linemun:       6433 addr:190c expected_valid:0
            64405000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
            64415000 linemun:       6434 addr:190c expected_valid:0
            64415000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
            64425000 linemun:       6435 addr:190c expected_valid:0
            64425000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
            64435000 linemun:       6436 addr:190c expected_valid:0
            64435000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
            64435000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:190c
            64445000 linemun:       6437 addr:190c expected_valid:1
            64445000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:190c
            64455000 linemun:       6438 addr:190d expected_valid:0
            64455000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
            64465000 linemun:       6439 addr:190d expected_valid:0
            64465000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
            64475000 linemun:       6440 addr:190d expected_valid:0
            64475000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
            64485000 linemun:       6441 addr:190d expected_valid:0
            64485000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
            64495000 linemun:       6442 addr:190d expected_valid:0
            64495000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
            64505000 linemun:       6443 addr:190d expected_valid:0
            64505000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
            64515000 linemun:       6444 addr:190d expected_valid:0
            64515000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
            64525000 linemun:       6445 addr:190d expected_valid:0
            64525000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
            64535000 linemun:       6446 addr:190d expected_valid:0
            64535000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
            64535000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:190d
            64545000 linemun:       6447 addr:190d expected_valid:1
            64545000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:190d
            64555000 linemun:       6448 addr:190c expected_valid:1
            64555000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:190c
            64565000 linemun:       6449 addr:190d expected_valid:1
            64565000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:190d
            64575000 linemun:       6450 addr:190e expected_valid:0
            64575000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
            64585000 linemun:       6451 addr:190e expected_valid:0
            64585000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
            64595000 linemun:       6452 addr:190e expected_valid:0
            64595000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
            64605000 linemun:       6453 addr:190e expected_valid:0
            64605000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
            64615000 linemun:       6454 addr:190e expected_valid:0
            64615000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
            64625000 linemun:       6455 addr:190e expected_valid:0
            64625000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
            64635000 linemun:       6456 addr:190e expected_valid:0
            64635000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
            64645000 linemun:       6457 addr:190e expected_valid:0
            64645000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
            64655000 linemun:       6458 addr:190e expected_valid:0
            64655000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
            64655000 RTL LRU_BIT[0e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:190e
            64665000 linemun:       6459 addr:190e expected_valid:1
            64665000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:190e
            64675000 linemun:       6460 addr:190f expected_valid:0
            64675000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:190f
            64685000 linemun:       6461 addr:190f expected_valid:0
            64685000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:190f
            64695000 linemun:       6462 addr:190f expected_valid:0
            64695000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:190f
            64705000 linemun:       6463 addr:190f expected_valid:0
            64705000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:190f
            64715000 linemun:       6464 addr:190f expected_valid:0
            64715000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:190f
            64725000 linemun:       6465 addr:190f expected_valid:0
            64725000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:190f
            64735000 linemun:       6466 addr:190f expected_valid:0
            64735000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:190f
            64745000 linemun:       6467 addr:190f expected_valid:0
            64745000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:190f
            64755000 linemun:       6468 addr:190f expected_valid:0
            64755000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:190f
            64755000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:190f
            64765000 linemun:       6469 addr:190f expected_valid:1
            64765000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:190f
            64775000 linemun:       6470 addr:1910 expected_valid:0
            64775000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1910
            64785000 linemun:       6471 addr:1910 expected_valid:0
            64785000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1910
            64795000 linemun:       6472 addr:1910 expected_valid:0
            64795000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1910
            64805000 linemun:       6473 addr:1910 expected_valid:0
            64805000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1910
            64815000 linemun:       6474 addr:1910 expected_valid:0
            64815000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1910
            64825000 linemun:       6475 addr:1910 expected_valid:0
            64825000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1910
            64835000 linemun:       6476 addr:1910 expected_valid:0
            64835000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1910
            64845000 linemun:       6477 addr:1910 expected_valid:0
            64845000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1910
            64855000 linemun:       6478 addr:1910 expected_valid:0
            64855000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1910
            64855000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1910
            64865000 linemun:       6479 addr:1910 expected_valid:1
            64865000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:1910
            64875000 linemun:       6480 addr:1911 expected_valid:0
            64875000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1911
            64885000 linemun:       6481 addr:1911 expected_valid:0
            64885000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1911
            64895000 linemun:       6482 addr:1911 expected_valid:0
            64895000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1911
            64905000 linemun:       6483 addr:1911 expected_valid:0
            64905000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1911
            64915000 linemun:       6484 addr:1911 expected_valid:0
            64915000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1911
            64925000 linemun:       6485 addr:1911 expected_valid:0
            64925000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1911
            64935000 linemun:       6486 addr:1911 expected_valid:0
            64935000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1911
            64945000 linemun:       6487 addr:1911 expected_valid:0
            64945000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1911
            64955000 linemun:       6488 addr:1911 expected_valid:0
            64955000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1911
            64955000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1911
            64965000 linemun:       6489 addr:1911 expected_valid:1
            64965000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:1911
            64975000 linemun:       6490 addr:1693 expected_valid:1
            64975000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1693
            64985000 linemun:       6491 addr:1694 expected_valid:1
            64985000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:1694
            64995000 linemun:       6492 addr:1694 expected_valid:1
            64995000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:1694
            65005000 linemun:       6493 addr:1695 expected_valid:1
            65005000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:1695
            65015000 linemun:       6494 addr:1696 expected_valid:1
            65015000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:1696
            65025000 linemun:       6495 addr:0265 expected_valid:1
            65025000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0265
            65035000 linemun:       6496 addr:1a46 expected_valid:0
            65035000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            65045000 linemun:       6497 addr:1a46 expected_valid:0
            65045000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            65055000 linemun:       6498 addr:1a46 expected_valid:0
            65055000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            65065000 linemun:       6499 addr:1a46 expected_valid:0
            65065000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            65075000 linemun:       6500 addr:1a46 expected_valid:0
            65075000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            65085000 linemun:       6501 addr:1a46 expected_valid:0
            65085000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            65095000 linemun:       6502 addr:1a46 expected_valid:0
            65095000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            65105000 linemun:       6503 addr:1a46 expected_valid:0
            65105000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            65115000 linemun:       6504 addr:1a46 expected_valid:0
            65115000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            65115000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1a46
            65125000 linemun:       6505 addr:1a46 expected_valid:1
            65125000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:1a46
            65135000 linemun:       6506 addr:1a47 expected_valid:0
            65135000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
            65145000 linemun:       6507 addr:1a47 expected_valid:0
            65145000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
            65155000 linemun:       6508 addr:1a47 expected_valid:0
            65155000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
            65165000 linemun:       6509 addr:1a47 expected_valid:0
            65165000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
            65175000 linemun:       6510 addr:1a47 expected_valid:0
            65175000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
            65185000 linemun:       6511 addr:1a47 expected_valid:0
            65185000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
            65195000 linemun:       6512 addr:1a47 expected_valid:0
            65195000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
            65205000 linemun:       6513 addr:1a47 expected_valid:0
            65205000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
            65215000 linemun:       6514 addr:1a47 expected_valid:0
            65215000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
            65215000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1a47
            65225000 linemun:       6515 addr:1a47 expected_valid:1
            65225000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:1a47
            65235000 linemun:       6516 addr:1a48 expected_valid:0
            65235000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
            65245000 linemun:       6517 addr:1a48 expected_valid:0
            65245000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
            65255000 linemun:       6518 addr:1a48 expected_valid:0
            65255000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
            65265000 linemun:       6519 addr:1a48 expected_valid:0
            65265000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
            65275000 linemun:       6520 addr:1a48 expected_valid:0
            65275000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
            65285000 linemun:       6521 addr:1a48 expected_valid:0
            65285000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
            65295000 linemun:       6522 addr:1a48 expected_valid:0
            65295000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
            65305000 linemun:       6523 addr:1a48 expected_valid:0
            65305000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
            65315000 linemun:       6524 addr:1a48 expected_valid:0
            65315000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
            65315000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1a48
            65325000 linemun:       6525 addr:1a48 expected_valid:1
            65325000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:1a48
            65335000 linemun:       6526 addr:1a49 expected_valid:0
            65335000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1a49
            65345000 linemun:       6527 addr:1a49 expected_valid:0
            65345000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1a49
            65355000 linemun:       6528 addr:1a49 expected_valid:0
            65355000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1a49
            65365000 linemun:       6529 addr:1a49 expected_valid:0
            65365000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1a49
            65375000 linemun:       6530 addr:1a49 expected_valid:0
            65375000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1a49
            65385000 linemun:       6531 addr:1a49 expected_valid:0
            65385000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1a49
            65395000 linemun:       6532 addr:1a49 expected_valid:0
            65395000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1a49
            65405000 linemun:       6533 addr:1a49 expected_valid:0
            65405000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1a49
            65415000 linemun:       6534 addr:1a49 expected_valid:0
            65415000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1a49
            65415000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1a49
            65425000 linemun:       6535 addr:1a49 expected_valid:1
            65425000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:1a49
            65435000 linemun:       6536 addr:1a4a expected_valid:0
            65435000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
            65445000 linemun:       6537 addr:1a4a expected_valid:0
            65445000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
            65455000 linemun:       6538 addr:1a4a expected_valid:0
            65455000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
            65465000 linemun:       6539 addr:1a4a expected_valid:0
            65465000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
            65475000 linemun:       6540 addr:1a4a expected_valid:0
            65475000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
            65485000 linemun:       6541 addr:1a4a expected_valid:0
            65485000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
            65495000 linemun:       6542 addr:1a4a expected_valid:0
            65495000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
            65505000 linemun:       6543 addr:1a4a expected_valid:0
            65505000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
            65515000 linemun:       6544 addr:1a4a expected_valid:0
            65515000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
            65515000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1a4a
            65525000 linemun:       6545 addr:1a4a expected_valid:1
            65525000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:1a4a
            65535000 linemun:       6546 addr:1a4b expected_valid:0
            65535000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1a4b
            65545000 linemun:       6547 addr:1a4b expected_valid:0
            65545000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1a4b
            65555000 linemun:       6548 addr:1a4b expected_valid:0
            65555000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1a4b
            65565000 linemun:       6549 addr:1a4b expected_valid:0
            65565000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1a4b
            65575000 linemun:       6550 addr:1a4b expected_valid:0
            65575000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1a4b
            65585000 linemun:       6551 addr:1a4b expected_valid:0
            65585000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1a4b
            65595000 linemun:       6552 addr:1a4b expected_valid:0
            65595000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1a4b
            65605000 linemun:       6553 addr:1a4b expected_valid:0
            65605000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1a4b
            65615000 linemun:       6554 addr:1a4b expected_valid:0
            65615000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1a4b
            65615000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1a4b
            65625000 linemun:       6555 addr:1a4b expected_valid:1
            65625000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:1a4b
            65635000 linemun:       6556 addr:1203 expected_valid:0
            65635000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            65645000 linemun:       6557 addr:1203 expected_valid:0
            65645000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            65655000 linemun:       6558 addr:1203 expected_valid:0
            65655000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            65665000 linemun:       6559 addr:1203 expected_valid:0
            65665000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            65675000 linemun:       6560 addr:1203 expected_valid:0
            65675000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            65685000 linemun:       6561 addr:1203 expected_valid:0
            65685000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            65695000 linemun:       6562 addr:1203 expected_valid:0
            65695000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            65705000 linemun:       6563 addr:1203 expected_valid:0
            65705000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            65715000 linemun:       6564 addr:1203 expected_valid:0
            65715000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            65715000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1203
            65725000 linemun:       6565 addr:1203 expected_valid:1
            65725000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:1203
            65735000 linemun:       6566 addr:0f5f expected_valid:1
            65735000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:0f5f
            65745000 linemun:       6567 addr:0445 expected_valid:1
            65745000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0445
            65755000 linemun:       6568 addr:1203 expected_valid:1
            65755000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:1203
            65765000 linemun:       6569 addr:1204 expected_valid:0
            65765000 RTL LRU_BIT[04]=10 FOR MISS ADDR:1204
            65775000 linemun:       6570 addr:1204 expected_valid:0
            65775000 RTL LRU_BIT[04]=10 FOR MISS ADDR:1204
            65785000 linemun:       6571 addr:1204 expected_valid:0
            65785000 RTL LRU_BIT[04]=10 FOR MISS ADDR:1204
            65795000 linemun:       6572 addr:1204 expected_valid:0
            65795000 RTL LRU_BIT[04]=10 FOR MISS ADDR:1204
            65805000 linemun:       6573 addr:1204 expected_valid:0
            65805000 RTL LRU_BIT[04]=10 FOR MISS ADDR:1204
            65815000 linemun:       6574 addr:1204 expected_valid:0
            65815000 RTL LRU_BIT[04]=10 FOR MISS ADDR:1204
            65825000 linemun:       6575 addr:1204 expected_valid:0
            65825000 RTL LRU_BIT[04]=10 FOR MISS ADDR:1204
            65835000 linemun:       6576 addr:1204 expected_valid:0
            65835000 RTL LRU_BIT[04]=10 FOR MISS ADDR:1204
            65845000 linemun:       6577 addr:1204 expected_valid:0
            65845000 RTL LRU_BIT[04]=10 FOR MISS ADDR:1204
            65845000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1204
            65855000 linemun:       6578 addr:1204 expected_valid:1
            65855000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:1204
            65865000 linemun:       6579 addr:1205 expected_valid:0
            65865000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            65875000 linemun:       6580 addr:1205 expected_valid:0
            65875000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            65885000 linemun:       6581 addr:1205 expected_valid:0
            65885000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            65895000 linemun:       6582 addr:1205 expected_valid:0
            65895000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            65905000 linemun:       6583 addr:1205 expected_valid:0
            65905000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            65915000 linemun:       6584 addr:1205 expected_valid:0
            65915000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            65925000 linemun:       6585 addr:1205 expected_valid:0
            65925000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            65935000 linemun:       6586 addr:1205 expected_valid:0
            65935000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            65945000 linemun:       6587 addr:1205 expected_valid:0
            65945000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
            65945000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1205
            65955000 linemun:       6588 addr:1205 expected_valid:1
            65955000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:1205
            65965000 linemun:       6589 addr:1206 expected_valid:0
            65965000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            65975000 linemun:       6590 addr:1206 expected_valid:0
            65975000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            65985000 linemun:       6591 addr:1206 expected_valid:0
            65985000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            65995000 linemun:       6592 addr:1206 expected_valid:0
            65995000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            66005000 linemun:       6593 addr:1206 expected_valid:0
            66005000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            66015000 linemun:       6594 addr:1206 expected_valid:0
            66015000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            66025000 linemun:       6595 addr:1206 expected_valid:0
            66025000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            66035000 linemun:       6596 addr:1206 expected_valid:0
            66035000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            66045000 linemun:       6597 addr:1206 expected_valid:0
            66045000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            66045000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1206
            66055000 linemun:       6598 addr:1206 expected_valid:1
            66055000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:1206
            66065000 linemun:       6599 addr:1207 expected_valid:0
            66065000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
            66075000 linemun:       6600 addr:1207 expected_valid:0
            66075000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
            66085000 linemun:       6601 addr:1207 expected_valid:0
            66085000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
            66095000 linemun:       6602 addr:1207 expected_valid:0
            66095000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
            66105000 linemun:       6603 addr:1207 expected_valid:0
            66105000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
            66115000 linemun:       6604 addr:1207 expected_valid:0
            66115000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
            66125000 linemun:       6605 addr:1207 expected_valid:0
            66125000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
            66135000 linemun:       6606 addr:1207 expected_valid:0
            66135000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
            66145000 linemun:       6607 addr:1207 expected_valid:0
            66145000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
            66145000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1207
            66155000 linemun:       6608 addr:1207 expected_valid:1
            66155000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:1207
            66165000 linemun:       6609 addr:1208 expected_valid:0
            66165000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            66175000 linemun:       6610 addr:1208 expected_valid:0
            66175000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            66185000 linemun:       6611 addr:1208 expected_valid:0
            66185000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            66195000 linemun:       6612 addr:1208 expected_valid:0
            66195000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            66205000 linemun:       6613 addr:1208 expected_valid:0
            66205000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            66215000 linemun:       6614 addr:1208 expected_valid:0
            66215000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            66225000 linemun:       6615 addr:1208 expected_valid:0
            66225000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            66235000 linemun:       6616 addr:1208 expected_valid:0
            66235000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            66245000 linemun:       6617 addr:1208 expected_valid:0
            66245000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            66245000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1208
            66255000 linemun:       6618 addr:1208 expected_valid:1
            66255000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:1208
            66265000 linemun:       6619 addr:13b6 expected_valid:1
            66265000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:13b6
            66275000 linemun:       6620 addr:0952 expected_valid:1
            66275000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            66285000 linemun:       6621 addr:0953 expected_valid:1
            66285000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0953
            66295000 linemun:       6622 addr:0954 expected_valid:1
            66295000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:0954
            66305000 linemun:       6623 addr:0955 expected_valid:1
            66305000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            66315000 linemun:       6624 addr:0956 expected_valid:0
            66315000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0956
            66325000 linemun:       6625 addr:0956 expected_valid:0
            66325000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0956
            66335000 linemun:       6626 addr:0956 expected_valid:0
            66335000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0956
            66345000 linemun:       6627 addr:0956 expected_valid:0
            66345000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0956
            66355000 linemun:       6628 addr:0956 expected_valid:0
            66355000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0956
            66365000 linemun:       6629 addr:0956 expected_valid:0
            66365000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0956
            66375000 linemun:       6630 addr:0956 expected_valid:0
            66375000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0956
            66385000 linemun:       6631 addr:0956 expected_valid:0
            66385000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0956
            66395000 linemun:       6632 addr:0956 expected_valid:0
            66395000 RTL LRU_BIT[16]=10 FOR MISS ADDR:0956
            66395000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0956
            66405000 linemun:       6633 addr:0956 expected_valid:1
            66405000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:0956
            66415000 linemun:       6634 addr:0957 expected_valid:0
            66415000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0957
            66425000 linemun:       6635 addr:0957 expected_valid:0
            66425000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0957
            66435000 linemun:       6636 addr:0957 expected_valid:0
            66435000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0957
            66445000 linemun:       6637 addr:0957 expected_valid:0
            66445000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0957
            66455000 linemun:       6638 addr:0957 expected_valid:0
            66455000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0957
            66465000 linemun:       6639 addr:0957 expected_valid:0
            66465000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0957
            66475000 linemun:       6640 addr:0957 expected_valid:0
            66475000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0957
            66485000 linemun:       6641 addr:0957 expected_valid:0
            66485000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0957
            66495000 linemun:       6642 addr:0957 expected_valid:0
            66495000 RTL LRU_BIT[17]=10 FOR MISS ADDR:0957
            66495000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0957
            66505000 linemun:       6643 addr:0957 expected_valid:1
            66505000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:0957
            66515000 linemun:       6644 addr:010f expected_valid:0
            66515000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            66525000 linemun:       6645 addr:010f expected_valid:0
            66525000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            66535000 linemun:       6646 addr:010f expected_valid:0
            66535000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            66545000 linemun:       6647 addr:010f expected_valid:0
            66545000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            66555000 linemun:       6648 addr:010f expected_valid:0
            66555000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            66565000 linemun:       6649 addr:010f expected_valid:0
            66565000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            66575000 linemun:       6650 addr:010f expected_valid:0
            66575000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            66585000 linemun:       6651 addr:010f expected_valid:0
            66585000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            66595000 linemun:       6652 addr:010f expected_valid:0
            66595000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:010f
            66595000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:010f
            66605000 linemun:       6653 addr:010f expected_valid:1
            66605000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            66615000 linemun:       6654 addr:0110 expected_valid:0
            66615000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            66625000 linemun:       6655 addr:0110 expected_valid:0
            66625000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            66635000 linemun:       6656 addr:0110 expected_valid:0
            66635000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            66645000 linemun:       6657 addr:0110 expected_valid:0
            66645000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            66655000 linemun:       6658 addr:0110 expected_valid:0
            66655000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            66665000 linemun:       6659 addr:0110 expected_valid:0
            66665000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            66675000 linemun:       6660 addr:0110 expected_valid:0
            66675000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            66685000 linemun:       6661 addr:0110 expected_valid:0
            66685000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            66695000 linemun:       6662 addr:0110 expected_valid:0
            66695000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
            66695000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0110
            66705000 linemun:       6663 addr:0110 expected_valid:1
            66705000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            66715000 linemun:       6664 addr:13b6 expected_valid:1
            66715000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:13b6
            66725000 linemun:       6665 addr:13b7 expected_valid:1
            66725000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:13b7
            66735000 linemun:       6666 addr:1c37 expected_valid:0
            66735000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            66745000 linemun:       6667 addr:1c37 expected_valid:0
            66745000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            66755000 linemun:       6668 addr:1c37 expected_valid:0
            66755000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            66765000 linemun:       6669 addr:1c37 expected_valid:0
            66765000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            66775000 linemun:       6670 addr:1c37 expected_valid:0
            66775000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            66785000 linemun:       6671 addr:1c37 expected_valid:0
            66785000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            66795000 linemun:       6672 addr:1c37 expected_valid:0
            66795000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            66805000 linemun:       6673 addr:1c37 expected_valid:0
            66805000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            66815000 linemun:       6674 addr:1c37 expected_valid:0
            66815000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            66815000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c37
            66825000 linemun:       6675 addr:1c37 expected_valid:1
            66825000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:1c37
            66835000 linemun:       6676 addr:1c38 expected_valid:0
            66835000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            66845000 linemun:       6677 addr:1c38 expected_valid:0
            66845000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            66855000 linemun:       6678 addr:1c38 expected_valid:0
            66855000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            66865000 linemun:       6679 addr:1c38 expected_valid:0
            66865000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            66875000 linemun:       6680 addr:1c38 expected_valid:0
            66875000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            66885000 linemun:       6681 addr:1c38 expected_valid:0
            66885000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            66895000 linemun:       6682 addr:1c38 expected_valid:0
            66895000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            66905000 linemun:       6683 addr:1c38 expected_valid:0
            66905000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            66915000 linemun:       6684 addr:1c38 expected_valid:0
            66915000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            66915000 RTL LRU_BIT[38]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c38
            66925000 linemun:       6685 addr:1c38 expected_valid:1
            66925000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:1c38
            66935000 linemun:       6686 addr:1c39 expected_valid:0
            66935000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            66945000 linemun:       6687 addr:1c39 expected_valid:0
            66945000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            66955000 linemun:       6688 addr:1c39 expected_valid:0
            66955000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            66965000 linemun:       6689 addr:1c39 expected_valid:0
            66965000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            66975000 linemun:       6690 addr:1c39 expected_valid:0
            66975000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            66985000 linemun:       6691 addr:1c39 expected_valid:0
            66985000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            66995000 linemun:       6692 addr:1c39 expected_valid:0
            66995000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            67005000 linemun:       6693 addr:1c39 expected_valid:0
            67005000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            67015000 linemun:       6694 addr:1c39 expected_valid:0
            67015000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            67015000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c39
            67025000 linemun:       6695 addr:1c39 expected_valid:1
            67025000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1c39
            67035000 linemun:       6696 addr:1c3a expected_valid:0
            67035000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            67045000 linemun:       6697 addr:1c3a expected_valid:0
            67045000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            67055000 linemun:       6698 addr:1c3a expected_valid:0
            67055000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            67065000 linemun:       6699 addr:1c3a expected_valid:0
            67065000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            67075000 linemun:       6700 addr:1c3a expected_valid:0
            67075000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            67085000 linemun:       6701 addr:1c3a expected_valid:0
            67085000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            67095000 linemun:       6702 addr:1c3a expected_valid:0
            67095000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            67105000 linemun:       6703 addr:1c3a expected_valid:0
            67105000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            67115000 linemun:       6704 addr:1c3a expected_valid:0
            67115000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            67115000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c3a
            67125000 linemun:       6705 addr:1c3a expected_valid:1
            67125000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:1c3a
            67135000 linemun:       6706 addr:106a expected_valid:1
            67135000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:106a
            67145000 linemun:       6707 addr:190c expected_valid:1
            67145000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:190c
            67155000 linemun:       6708 addr:190d expected_valid:1
            67155000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:190d
            67165000 linemun:       6709 addr:190e expected_valid:1
            67165000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:190e
            67175000 linemun:       6710 addr:08b6 expected_valid:1
            67175000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:08b6
            67185000 linemun:       6711 addr:0639 expected_valid:1
            67185000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:0639
            67195000 linemun:       6712 addr:063a expected_valid:1
            67195000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            67205000 linemun:       6713 addr:063b expected_valid:1
            67205000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:063b
            67215000 linemun:       6714 addr:08b6 expected_valid:1
            67215000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            67225000 linemun:       6715 addr:08b7 expected_valid:0
            67225000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
            67235000 linemun:       6716 addr:08b7 expected_valid:0
            67235000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
            67245000 linemun:       6717 addr:08b7 expected_valid:0
            67245000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
            67255000 linemun:       6718 addr:08b7 expected_valid:0
            67255000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
            67265000 linemun:       6719 addr:08b7 expected_valid:0
            67265000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
            67275000 linemun:       6720 addr:08b7 expected_valid:0
            67275000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
            67285000 linemun:       6721 addr:08b7 expected_valid:0
            67285000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
            67295000 linemun:       6722 addr:08b7 expected_valid:0
            67295000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
            67305000 linemun:       6723 addr:08b7 expected_valid:0
            67305000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
            67305000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b7
            67315000 linemun:       6724 addr:08b7 expected_valid:1
            67315000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:08b7
            67325000 linemun:       6725 addr:08b8 expected_valid:1
            67325000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:08b8
            67335000 linemun:       6726 addr:08b9 expected_valid:0
            67335000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            67345000 linemun:       6727 addr:08b9 expected_valid:0
            67345000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            67355000 linemun:       6728 addr:08b9 expected_valid:0
            67355000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            67365000 linemun:       6729 addr:08b9 expected_valid:0
            67365000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            67375000 linemun:       6730 addr:08b9 expected_valid:0
            67375000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            67385000 linemun:       6731 addr:08b9 expected_valid:0
            67385000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            67395000 linemun:       6732 addr:08b9 expected_valid:0
            67395000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            67405000 linemun:       6733 addr:08b9 expected_valid:0
            67405000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            67415000 linemun:       6734 addr:08b9 expected_valid:0
            67415000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            67415000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b9
            67425000 linemun:       6735 addr:08b9 expected_valid:1
            67425000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:08b9
            67435000 linemun:       6736 addr:08ba expected_valid:0
            67435000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            67445000 linemun:       6737 addr:08ba expected_valid:0
            67445000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            67455000 linemun:       6738 addr:08ba expected_valid:0
            67455000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            67465000 linemun:       6739 addr:08ba expected_valid:0
            67465000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            67475000 linemun:       6740 addr:08ba expected_valid:0
            67475000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            67485000 linemun:       6741 addr:08ba expected_valid:0
            67485000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            67495000 linemun:       6742 addr:08ba expected_valid:0
            67495000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            67505000 linemun:       6743 addr:08ba expected_valid:0
            67505000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            67515000 linemun:       6744 addr:08ba expected_valid:0
            67515000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            67515000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08ba
            67525000 linemun:       6745 addr:08ba expected_valid:1
            67525000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:08ba
            67535000 linemun:       6746 addr:08bb expected_valid:0
            67535000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            67545000 linemun:       6747 addr:08bb expected_valid:0
            67545000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            67555000 linemun:       6748 addr:08bb expected_valid:0
            67555000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            67565000 linemun:       6749 addr:08bb expected_valid:0
            67565000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            67575000 linemun:       6750 addr:08bb expected_valid:0
            67575000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            67585000 linemun:       6751 addr:08bb expected_valid:0
            67585000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            67595000 linemun:       6752 addr:08bb expected_valid:0
            67595000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            67605000 linemun:       6753 addr:08bb expected_valid:0
            67605000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            67615000 linemun:       6754 addr:08bb expected_valid:0
            67615000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            67615000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bb
            67625000 linemun:       6755 addr:08bb expected_valid:1
            67625000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:08bb
            67635000 linemun:       6756 addr:0ec5 expected_valid:0
            67635000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            67645000 linemun:       6757 addr:0ec5 expected_valid:0
            67645000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            67655000 linemun:       6758 addr:0ec5 expected_valid:0
            67655000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            67665000 linemun:       6759 addr:0ec5 expected_valid:0
            67665000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            67675000 linemun:       6760 addr:0ec5 expected_valid:0
            67675000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            67685000 linemun:       6761 addr:0ec5 expected_valid:0
            67685000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            67695000 linemun:       6762 addr:0ec5 expected_valid:0
            67695000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            67705000 linemun:       6763 addr:0ec5 expected_valid:0
            67705000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            67715000 linemun:       6764 addr:0ec5 expected_valid:0
            67715000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0ec5
            67715000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ec5
            67725000 linemun:       6765 addr:0ec5 expected_valid:1
            67725000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0ec5
            67735000 linemun:       6766 addr:0ec6 expected_valid:0
            67735000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            67745000 linemun:       6767 addr:0ec6 expected_valid:0
            67745000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            67755000 linemun:       6768 addr:0ec6 expected_valid:0
            67755000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            67765000 linemun:       6769 addr:0ec6 expected_valid:0
            67765000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            67775000 linemun:       6770 addr:0ec6 expected_valid:0
            67775000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            67785000 linemun:       6771 addr:0ec6 expected_valid:0
            67785000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            67795000 linemun:       6772 addr:0ec6 expected_valid:0
            67795000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            67805000 linemun:       6773 addr:0ec6 expected_valid:0
            67805000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            67815000 linemun:       6774 addr:0ec6 expected_valid:0
            67815000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0ec6
            67815000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0ec6
            67825000 linemun:       6775 addr:0ec6 expected_valid:1
            67825000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0ec6
            67835000 linemun:       6776 addr:0ec7 expected_valid:0
            67835000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            67845000 linemun:       6777 addr:0ec7 expected_valid:0
            67845000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            67855000 linemun:       6778 addr:0ec7 expected_valid:0
            67855000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            67865000 linemun:       6779 addr:0ec7 expected_valid:0
            67865000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            67875000 linemun:       6780 addr:0ec7 expected_valid:0
            67875000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            67885000 linemun:       6781 addr:0ec7 expected_valid:0
            67885000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            67895000 linemun:       6782 addr:0ec7 expected_valid:0
            67895000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            67905000 linemun:       6783 addr:0ec7 expected_valid:0
            67905000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            67915000 linemun:       6784 addr:0ec7 expected_valid:0
            67915000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0ec7
            67915000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ec7
            67925000 linemun:       6785 addr:0ec7 expected_valid:1
            67925000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0ec7
            67935000 linemun:       6786 addr:1839 expected_valid:0
            67935000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
            67945000 linemun:       6787 addr:1839 expected_valid:0
            67945000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
            67955000 linemun:       6788 addr:1839 expected_valid:0
            67955000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
            67965000 linemun:       6789 addr:1839 expected_valid:0
            67965000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
            67975000 linemun:       6790 addr:1839 expected_valid:0
            67975000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
            67985000 linemun:       6791 addr:1839 expected_valid:0
            67985000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
            67995000 linemun:       6792 addr:1839 expected_valid:0
            67995000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
            68005000 linemun:       6793 addr:1839 expected_valid:0
            68005000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
            68015000 linemun:       6794 addr:1839 expected_valid:0
            68015000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
            68015000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1839
            68025000 linemun:       6795 addr:1839 expected_valid:1
            68025000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:1839
            68035000 linemun:       6796 addr:0d42 expected_valid:0
            68035000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
            68045000 linemun:       6797 addr:0d42 expected_valid:0
            68045000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
            68055000 linemun:       6798 addr:0d42 expected_valid:0
            68055000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
            68065000 linemun:       6799 addr:0d42 expected_valid:0
            68065000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
            68075000 linemun:       6800 addr:0d42 expected_valid:0
            68075000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
            68085000 linemun:       6801 addr:0d42 expected_valid:0
            68085000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
            68095000 linemun:       6802 addr:0d42 expected_valid:0
            68095000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
            68105000 linemun:       6803 addr:0d42 expected_valid:0
            68105000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
            68115000 linemun:       6804 addr:0d42 expected_valid:0
            68115000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
            68115000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d42
            68125000 linemun:       6805 addr:0d42 expected_valid:1
            68125000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0d42
            68135000 linemun:       6806 addr:0d43 expected_valid:0
            68135000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            68145000 linemun:       6807 addr:0d43 expected_valid:0
            68145000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            68155000 linemun:       6808 addr:0d43 expected_valid:0
            68155000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            68165000 linemun:       6809 addr:0d43 expected_valid:0
            68165000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            68175000 linemun:       6810 addr:0d43 expected_valid:0
            68175000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            68185000 linemun:       6811 addr:0d43 expected_valid:0
            68185000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            68195000 linemun:       6812 addr:0d43 expected_valid:0
            68195000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            68205000 linemun:       6813 addr:0d43 expected_valid:0
            68205000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            68215000 linemun:       6814 addr:0d43 expected_valid:0
            68215000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            68215000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d43
            68225000 linemun:       6815 addr:0d43 expected_valid:1
            68225000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0d43
            68235000 linemun:       6816 addr:0d44 expected_valid:1
            68235000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0d44
            68245000 linemun:       6817 addr:0d45 expected_valid:0
            68245000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
            68255000 linemun:       6818 addr:0d45 expected_valid:0
            68255000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
            68265000 linemun:       6819 addr:0d45 expected_valid:0
            68265000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
            68275000 linemun:       6820 addr:0d45 expected_valid:0
            68275000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
            68285000 linemun:       6821 addr:0d45 expected_valid:0
            68285000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
            68295000 linemun:       6822 addr:0d45 expected_valid:0
            68295000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
            68305000 linemun:       6823 addr:0d45 expected_valid:0
            68305000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
            68315000 linemun:       6824 addr:0d45 expected_valid:0
            68315000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
            68325000 linemun:       6825 addr:0d45 expected_valid:0
            68325000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
            68325000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d45
            68335000 linemun:       6826 addr:0d45 expected_valid:1
            68335000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0d45
            68345000 linemun:       6827 addr:0d46 expected_valid:0
            68345000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            68355000 linemun:       6828 addr:0d46 expected_valid:0
            68355000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            68365000 linemun:       6829 addr:0d46 expected_valid:0
            68365000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            68375000 linemun:       6830 addr:0d46 expected_valid:0
            68375000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            68385000 linemun:       6831 addr:0d46 expected_valid:0
            68385000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            68395000 linemun:       6832 addr:0d46 expected_valid:0
            68395000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            68405000 linemun:       6833 addr:0d46 expected_valid:0
            68405000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            68415000 linemun:       6834 addr:0d46 expected_valid:0
            68415000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            68425000 linemun:       6835 addr:0d46 expected_valid:0
            68425000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            68425000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d46
            68435000 linemun:       6836 addr:0d46 expected_valid:1
            68435000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0d46
            68445000 linemun:       6837 addr:0d47 expected_valid:0
            68445000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            68455000 linemun:       6838 addr:0d47 expected_valid:0
            68455000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            68465000 linemun:       6839 addr:0d47 expected_valid:0
            68465000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            68475000 linemun:       6840 addr:0d47 expected_valid:0
            68475000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            68485000 linemun:       6841 addr:0d47 expected_valid:0
            68485000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            68495000 linemun:       6842 addr:0d47 expected_valid:0
            68495000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            68505000 linemun:       6843 addr:0d47 expected_valid:0
            68505000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            68515000 linemun:       6844 addr:0d47 expected_valid:0
            68515000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            68525000 linemun:       6845 addr:0d47 expected_valid:0
            68525000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            68525000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d47
            68535000 linemun:       6846 addr:0d47 expected_valid:1
            68535000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0d47
            68545000 linemun:       6847 addr:0d48 expected_valid:0
            68545000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0d48
            68555000 linemun:       6848 addr:0d48 expected_valid:0
            68555000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0d48
            68565000 linemun:       6849 addr:0d48 expected_valid:0
            68565000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0d48
            68575000 linemun:       6850 addr:0d48 expected_valid:0
            68575000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0d48
            68585000 linemun:       6851 addr:0d48 expected_valid:0
            68585000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0d48
            68595000 linemun:       6852 addr:0d48 expected_valid:0
            68595000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0d48
            68605000 linemun:       6853 addr:0d48 expected_valid:0
            68605000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0d48
            68615000 linemun:       6854 addr:0d48 expected_valid:0
            68615000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0d48
            68625000 linemun:       6855 addr:0d48 expected_valid:0
            68625000 RTL LRU_BIT[08]=01 FOR MISS ADDR:0d48
            68625000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d48
            68635000 linemun:       6856 addr:0d48 expected_valid:1
            68635000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0d48
            68645000 linemun:       6857 addr:0d49 expected_valid:0
            68645000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0d49
            68655000 linemun:       6858 addr:0d49 expected_valid:0
            68655000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0d49
            68665000 linemun:       6859 addr:0d49 expected_valid:0
            68665000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0d49
            68675000 linemun:       6860 addr:0d49 expected_valid:0
            68675000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0d49
            68685000 linemun:       6861 addr:0d49 expected_valid:0
            68685000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0d49
            68695000 linemun:       6862 addr:0d49 expected_valid:0
            68695000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0d49
            68705000 linemun:       6863 addr:0d49 expected_valid:0
            68705000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0d49
            68715000 linemun:       6864 addr:0d49 expected_valid:0
            68715000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0d49
            68725000 linemun:       6865 addr:0d49 expected_valid:0
            68725000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0d49
            68725000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d49
            68735000 linemun:       6866 addr:0d49 expected_valid:1
            68735000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:0d49
            68745000 linemun:       6867 addr:0d4a expected_valid:0
            68745000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0d4a
            68755000 linemun:       6868 addr:0d4a expected_valid:0
            68755000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0d4a
            68765000 linemun:       6869 addr:0d4a expected_valid:0
            68765000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0d4a
            68775000 linemun:       6870 addr:0d4a expected_valid:0
            68775000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0d4a
            68785000 linemun:       6871 addr:0d4a expected_valid:0
            68785000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0d4a
            68795000 linemun:       6872 addr:0d4a expected_valid:0
            68795000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0d4a
            68805000 linemun:       6873 addr:0d4a expected_valid:0
            68805000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0d4a
            68815000 linemun:       6874 addr:0d4a expected_valid:0
            68815000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0d4a
            68825000 linemun:       6875 addr:0d4a expected_valid:0
            68825000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0d4a
            68825000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d4a
            68835000 linemun:       6876 addr:0d4a expected_valid:1
            68835000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:0d4a
            68845000 linemun:       6877 addr:0d4b expected_valid:0
            68845000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0d4b
            68855000 linemun:       6878 addr:0d4b expected_valid:0
            68855000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0d4b
            68865000 linemun:       6879 addr:0d4b expected_valid:0
            68865000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0d4b
            68875000 linemun:       6880 addr:0d4b expected_valid:0
            68875000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0d4b
            68885000 linemun:       6881 addr:0d4b expected_valid:0
            68885000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0d4b
            68895000 linemun:       6882 addr:0d4b expected_valid:0
            68895000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0d4b
            68905000 linemun:       6883 addr:0d4b expected_valid:0
            68905000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0d4b
            68915000 linemun:       6884 addr:0d4b expected_valid:0
            68915000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0d4b
            68925000 linemun:       6885 addr:0d4b expected_valid:0
            68925000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0d4b
            68925000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d4b
            68935000 linemun:       6886 addr:0d4b expected_valid:1
            68935000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:0d4b
            68945000 linemun:       6887 addr:1e89 expected_valid:0
            68945000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            68955000 linemun:       6888 addr:1e89 expected_valid:0
            68955000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            68965000 linemun:       6889 addr:1e89 expected_valid:0
            68965000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            68975000 linemun:       6890 addr:1e89 expected_valid:0
            68975000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            68985000 linemun:       6891 addr:1e89 expected_valid:0
            68985000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            68995000 linemun:       6892 addr:1e89 expected_valid:0
            68995000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            69005000 linemun:       6893 addr:1e89 expected_valid:0
            69005000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            69015000 linemun:       6894 addr:1e89 expected_valid:0
            69015000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            69025000 linemun:       6895 addr:1e89 expected_valid:0
            69025000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            69025000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e89
            69035000 linemun:       6896 addr:1e89 expected_valid:1
            69035000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:1e89
            69045000 linemun:       6897 addr:1e8a expected_valid:0
            69045000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            69055000 linemun:       6898 addr:1e8a expected_valid:0
            69055000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            69065000 linemun:       6899 addr:1e8a expected_valid:0
            69065000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            69075000 linemun:       6900 addr:1e8a expected_valid:0
            69075000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            69085000 linemun:       6901 addr:1e8a expected_valid:0
            69085000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            69095000 linemun:       6902 addr:1e8a expected_valid:0
            69095000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            69105000 linemun:       6903 addr:1e8a expected_valid:0
            69105000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            69115000 linemun:       6904 addr:1e8a expected_valid:0
            69115000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            69125000 linemun:       6905 addr:1e8a expected_valid:0
            69125000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            69125000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e8a
            69135000 linemun:       6906 addr:1e8a expected_valid:1
            69135000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:1e8a
            69145000 linemun:       6907 addr:1c37 expected_valid:1
            69145000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:1c37
            69155000 linemun:       6908 addr:1c38 expected_valid:1
            69155000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:1c38
            69165000 linemun:       6909 addr:1c39 expected_valid:0
            69165000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            69175000 linemun:       6910 addr:1c39 expected_valid:0
            69175000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            69185000 linemun:       6911 addr:1c39 expected_valid:0
            69185000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            69195000 linemun:       6912 addr:1c39 expected_valid:0
            69195000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            69205000 linemun:       6913 addr:1c39 expected_valid:0
            69205000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            69215000 linemun:       6914 addr:1c39 expected_valid:0
            69215000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            69225000 linemun:       6915 addr:1c39 expected_valid:0
            69225000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            69235000 linemun:       6916 addr:1c39 expected_valid:0
            69235000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            69245000 linemun:       6917 addr:1c39 expected_valid:0
            69245000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            69245000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c39
            69255000 linemun:       6918 addr:1c39 expected_valid:1
            69255000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1c39
            69265000 linemun:       6919 addr:1c3a expected_valid:0
            69265000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
            69275000 linemun:       6920 addr:1c3a expected_valid:0
            69275000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
            69285000 linemun:       6921 addr:1c3a expected_valid:0
            69285000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
            69295000 linemun:       6922 addr:1c3a expected_valid:0
            69295000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
            69305000 linemun:       6923 addr:1c3a expected_valid:0
            69305000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
            69315000 linemun:       6924 addr:1c3a expected_valid:0
            69315000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
            69325000 linemun:       6925 addr:1c3a expected_valid:0
            69325000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
            69335000 linemun:       6926 addr:1c3a expected_valid:0
            69335000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
            69345000 linemun:       6927 addr:1c3a expected_valid:0
            69345000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
            69345000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c3a
            69355000 linemun:       6928 addr:1c3a expected_valid:1
            69355000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:1c3a
            69365000 linemun:       6929 addr:1c3b expected_valid:0
            69365000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            69375000 linemun:       6930 addr:1c3b expected_valid:0
            69375000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            69385000 linemun:       6931 addr:1c3b expected_valid:0
            69385000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            69395000 linemun:       6932 addr:1c3b expected_valid:0
            69395000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            69405000 linemun:       6933 addr:1c3b expected_valid:0
            69405000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            69415000 linemun:       6934 addr:1c3b expected_valid:0
            69415000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            69425000 linemun:       6935 addr:1c3b expected_valid:0
            69425000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            69435000 linemun:       6936 addr:1c3b expected_valid:0
            69435000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            69445000 linemun:       6937 addr:1c3b expected_valid:0
            69445000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            69445000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c3b
            69455000 linemun:       6938 addr:1c3b expected_valid:1
            69455000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:1c3b
            69465000 linemun:       6939 addr:1c3c expected_valid:0
            69465000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1c3c
            69475000 linemun:       6940 addr:1c3c expected_valid:0
            69475000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1c3c
            69485000 linemun:       6941 addr:1c3c expected_valid:0
            69485000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1c3c
            69495000 linemun:       6942 addr:1c3c expected_valid:0
            69495000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1c3c
            69505000 linemun:       6943 addr:1c3c expected_valid:0
            69505000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1c3c
            69515000 linemun:       6944 addr:1c3c expected_valid:0
            69515000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1c3c
            69525000 linemun:       6945 addr:1c3c expected_valid:0
            69525000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1c3c
            69535000 linemun:       6946 addr:1c3c expected_valid:0
            69535000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1c3c
            69545000 linemun:       6947 addr:1c3c expected_valid:0
            69545000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1c3c
            69545000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c3c
            69555000 linemun:       6948 addr:1c3c expected_valid:1
            69555000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:1c3c
            69565000 linemun:       6949 addr:1c3d expected_valid:0
            69565000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1c3d
            69575000 linemun:       6950 addr:1c3d expected_valid:0
            69575000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1c3d
            69585000 linemun:       6951 addr:1c3d expected_valid:0
            69585000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1c3d
            69595000 linemun:       6952 addr:1c3d expected_valid:0
            69595000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1c3d
            69605000 linemun:       6953 addr:1c3d expected_valid:0
            69605000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1c3d
            69615000 linemun:       6954 addr:1c3d expected_valid:0
            69615000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1c3d
            69625000 linemun:       6955 addr:1c3d expected_valid:0
            69625000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1c3d
            69635000 linemun:       6956 addr:1c3d expected_valid:0
            69635000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1c3d
            69645000 linemun:       6957 addr:1c3d expected_valid:0
            69645000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1c3d
            69645000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c3d
            69655000 linemun:       6958 addr:1c3d expected_valid:1
            69655000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:1c3d
            69665000 linemun:       6959 addr:0c4c expected_valid:0
            69665000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            69675000 linemun:       6960 addr:0c4c expected_valid:0
            69675000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            69685000 linemun:       6961 addr:0c4c expected_valid:0
            69685000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            69695000 linemun:       6962 addr:0c4c expected_valid:0
            69695000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            69705000 linemun:       6963 addr:0c4c expected_valid:0
            69705000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            69715000 linemun:       6964 addr:0c4c expected_valid:0
            69715000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            69725000 linemun:       6965 addr:0c4c expected_valid:0
            69725000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            69735000 linemun:       6966 addr:0c4c expected_valid:0
            69735000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            69745000 linemun:       6967 addr:0c4c expected_valid:0
            69745000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            69745000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c4c
            69755000 linemun:       6968 addr:0c4c expected_valid:1
            69755000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:0c4c
            69765000 linemun:       6969 addr:0c4d expected_valid:1
            69765000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:0c4d
            69775000 linemun:       6970 addr:0c4e expected_valid:1
            69775000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:0c4e
            69785000 linemun:       6971 addr:190c expected_valid:1
            69785000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:190c
            69795000 linemun:       6972 addr:144f expected_valid:0
            69795000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            69805000 linemun:       6973 addr:144f expected_valid:0
            69805000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            69815000 linemun:       6974 addr:144f expected_valid:0
            69815000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            69825000 linemun:       6975 addr:144f expected_valid:0
            69825000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            69835000 linemun:       6976 addr:144f expected_valid:0
            69835000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            69845000 linemun:       6977 addr:144f expected_valid:0
            69845000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            69855000 linemun:       6978 addr:144f expected_valid:0
            69855000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            69865000 linemun:       6979 addr:144f expected_valid:0
            69865000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            69875000 linemun:       6980 addr:144f expected_valid:0
            69875000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
            69875000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:144f
            69885000 linemun:       6981 addr:144f expected_valid:1
            69885000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:144f
            69895000 linemun:       6982 addr:1450 expected_valid:0
            69895000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            69905000 linemun:       6983 addr:1450 expected_valid:0
            69905000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            69915000 linemun:       6984 addr:1450 expected_valid:0
            69915000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            69925000 linemun:       6985 addr:1450 expected_valid:0
            69925000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            69935000 linemun:       6986 addr:1450 expected_valid:0
            69935000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            69945000 linemun:       6987 addr:1450 expected_valid:0
            69945000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            69955000 linemun:       6988 addr:1450 expected_valid:0
            69955000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            69965000 linemun:       6989 addr:1450 expected_valid:0
            69965000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            69975000 linemun:       6990 addr:1450 expected_valid:0
            69975000 RTL LRU_BIT[10]=01 FOR MISS ADDR:1450
            69975000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1450
            69985000 linemun:       6991 addr:1450 expected_valid:1
            69985000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:1450
            69995000 linemun:       6992 addr:1451 expected_valid:0
            69995000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            70005000 linemun:       6993 addr:1451 expected_valid:0
            70005000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            70015000 linemun:       6994 addr:1451 expected_valid:0
            70015000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            70025000 linemun:       6995 addr:1451 expected_valid:0
            70025000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            70035000 linemun:       6996 addr:1451 expected_valid:0
            70035000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            70045000 linemun:       6997 addr:1451 expected_valid:0
            70045000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            70055000 linemun:       6998 addr:1451 expected_valid:0
            70055000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            70065000 linemun:       6999 addr:1451 expected_valid:0
            70065000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            70075000 linemun:       7000 addr:1451 expected_valid:0
            70075000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            70075000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1451
            70085000 linemun:       7001 addr:1451 expected_valid:1
            70085000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:1451
            70095000 linemun:       7002 addr:1452 expected_valid:1
            70095000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:1452
            70105000 linemun:       7003 addr:1203 expected_valid:1
            70105000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
            70115000 linemun:       7004 addr:1204 expected_valid:1
            70115000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:1204
            70125000 linemun:       7005 addr:1839 expected_valid:1
            70125000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1839
            70135000 linemun:       7006 addr:183a expected_valid:0
            70135000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
            70145000 linemun:       7007 addr:183a expected_valid:0
            70145000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
            70155000 linemun:       7008 addr:183a expected_valid:0
            70155000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
            70165000 linemun:       7009 addr:183a expected_valid:0
            70165000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
            70175000 linemun:       7010 addr:183a expected_valid:0
            70175000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
            70185000 linemun:       7011 addr:183a expected_valid:0
            70185000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
            70195000 linemun:       7012 addr:183a expected_valid:0
            70195000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
            70205000 linemun:       7013 addr:183a expected_valid:0
            70205000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
            70215000 linemun:       7014 addr:183a expected_valid:0
            70215000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
            70215000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:183a
            70225000 linemun:       7015 addr:183a expected_valid:1
            70225000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:183a
            70235000 linemun:       7016 addr:183b expected_valid:0
            70235000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
            70245000 linemun:       7017 addr:183b expected_valid:0
            70245000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
            70255000 linemun:       7018 addr:183b expected_valid:0
            70255000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
            70265000 linemun:       7019 addr:183b expected_valid:0
            70265000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
            70275000 linemun:       7020 addr:183b expected_valid:0
            70275000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
            70285000 linemun:       7021 addr:183b expected_valid:0
            70285000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
            70295000 linemun:       7022 addr:183b expected_valid:0
            70295000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
            70305000 linemun:       7023 addr:183b expected_valid:0
            70305000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
            70315000 linemun:       7024 addr:183b expected_valid:0
            70315000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
            70315000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:183b
            70325000 linemun:       7025 addr:183b expected_valid:1
            70325000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:183b
            70335000 linemun:       7026 addr:183c expected_valid:0
            70335000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
            70345000 linemun:       7027 addr:183c expected_valid:0
            70345000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
            70355000 linemun:       7028 addr:183c expected_valid:0
            70355000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
            70365000 linemun:       7029 addr:183c expected_valid:0
            70365000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
            70375000 linemun:       7030 addr:183c expected_valid:0
            70375000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
            70385000 linemun:       7031 addr:183c expected_valid:0
            70385000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
            70395000 linemun:       7032 addr:183c expected_valid:0
            70395000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
            70405000 linemun:       7033 addr:183c expected_valid:0
            70405000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
            70415000 linemun:       7034 addr:183c expected_valid:0
            70415000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
            70415000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:183c
            70425000 linemun:       7035 addr:183c expected_valid:1
            70425000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:183c
            70435000 linemun:       7036 addr:183d expected_valid:0
            70435000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
            70445000 linemun:       7037 addr:183d expected_valid:0
            70445000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
            70455000 linemun:       7038 addr:183d expected_valid:0
            70455000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
            70465000 linemun:       7039 addr:183d expected_valid:0
            70465000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
            70475000 linemun:       7040 addr:183d expected_valid:0
            70475000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
            70485000 linemun:       7041 addr:183d expected_valid:0
            70485000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
            70495000 linemun:       7042 addr:183d expected_valid:0
            70495000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
            70505000 linemun:       7043 addr:183d expected_valid:0
            70505000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
            70515000 linemun:       7044 addr:183d expected_valid:0
            70515000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
            70515000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:183d
            70525000 linemun:       7045 addr:183d expected_valid:1
            70525000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:183d
            70535000 linemun:       7046 addr:010f expected_valid:1
            70535000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:010f
            70545000 linemun:       7047 addr:0110 expected_valid:1
            70545000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:0110
            70555000 linemun:       7048 addr:0111 expected_valid:0
            70555000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            70565000 linemun:       7049 addr:0111 expected_valid:0
            70565000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            70575000 linemun:       7050 addr:0111 expected_valid:0
            70575000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            70585000 linemun:       7051 addr:0111 expected_valid:0
            70585000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            70595000 linemun:       7052 addr:0111 expected_valid:0
            70595000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            70605000 linemun:       7053 addr:0111 expected_valid:0
            70605000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            70615000 linemun:       7054 addr:0111 expected_valid:0
            70615000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            70625000 linemun:       7055 addr:0111 expected_valid:0
            70625000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            70635000 linemun:       7056 addr:0111 expected_valid:0
            70635000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
            70635000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0111
            70645000 linemun:       7057 addr:0111 expected_valid:1
            70645000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
            70655000 linemun:       7058 addr:0112 expected_valid:0
            70655000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            70665000 linemun:       7059 addr:0112 expected_valid:0
            70665000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            70675000 linemun:       7060 addr:0112 expected_valid:0
            70675000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            70685000 linemun:       7061 addr:0112 expected_valid:0
            70685000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            70695000 linemun:       7062 addr:0112 expected_valid:0
            70695000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            70705000 linemun:       7063 addr:0112 expected_valid:0
            70705000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            70715000 linemun:       7064 addr:0112 expected_valid:0
            70715000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            70725000 linemun:       7065 addr:0112 expected_valid:0
            70725000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            70735000 linemun:       7066 addr:0112 expected_valid:0
            70735000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0112
            70735000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0112
            70745000 linemun:       7067 addr:0112 expected_valid:1
            70745000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0112
            70755000 linemun:       7068 addr:05d1 expected_valid:0
            70755000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            70765000 linemun:       7069 addr:05d1 expected_valid:0
            70765000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            70775000 linemun:       7070 addr:05d1 expected_valid:0
            70775000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            70785000 linemun:       7071 addr:05d1 expected_valid:0
            70785000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            70795000 linemun:       7072 addr:05d1 expected_valid:0
            70795000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            70805000 linemun:       7073 addr:05d1 expected_valid:0
            70805000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            70815000 linemun:       7074 addr:05d1 expected_valid:0
            70815000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            70825000 linemun:       7075 addr:05d1 expected_valid:0
            70825000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            70835000 linemun:       7076 addr:05d1 expected_valid:0
            70835000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
            70835000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d1
            70845000 linemun:       7077 addr:05d1 expected_valid:1
            70845000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            70855000 linemun:       7078 addr:05d2 expected_valid:0
            70855000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            70865000 linemun:       7079 addr:05d2 expected_valid:0
            70865000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            70875000 linemun:       7080 addr:05d2 expected_valid:0
            70875000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            70885000 linemun:       7081 addr:05d2 expected_valid:0
            70885000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            70895000 linemun:       7082 addr:05d2 expected_valid:0
            70895000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            70905000 linemun:       7083 addr:05d2 expected_valid:0
            70905000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            70915000 linemun:       7084 addr:05d2 expected_valid:0
            70915000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            70925000 linemun:       7085 addr:05d2 expected_valid:0
            70925000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            70935000 linemun:       7086 addr:05d2 expected_valid:0
            70935000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
            70935000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d2
            70945000 linemun:       7087 addr:05d2 expected_valid:1
            70945000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
            70955000 linemun:       7088 addr:05d3 expected_valid:0
            70955000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            70965000 linemun:       7089 addr:05d3 expected_valid:0
            70965000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            70975000 linemun:       7090 addr:05d3 expected_valid:0
            70975000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            70985000 linemun:       7091 addr:05d3 expected_valid:0
            70985000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            70995000 linemun:       7092 addr:05d3 expected_valid:0
            70995000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            71005000 linemun:       7093 addr:05d3 expected_valid:0
            71005000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            71015000 linemun:       7094 addr:05d3 expected_valid:0
            71015000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            71025000 linemun:       7095 addr:05d3 expected_valid:0
            71025000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            71035000 linemun:       7096 addr:05d3 expected_valid:0
            71035000 RTL LRU_BIT[13]=10 FOR MISS ADDR:05d3
            71035000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d3
            71045000 linemun:       7097 addr:05d3 expected_valid:1
            71045000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:05d3
            71055000 linemun:       7098 addr:05d4 expected_valid:0
            71055000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            71065000 linemun:       7099 addr:05d4 expected_valid:0
            71065000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            71075000 linemun:       7100 addr:05d4 expected_valid:0
            71075000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            71085000 linemun:       7101 addr:05d4 expected_valid:0
            71085000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            71095000 linemun:       7102 addr:05d4 expected_valid:0
            71095000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            71105000 linemun:       7103 addr:05d4 expected_valid:0
            71105000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            71115000 linemun:       7104 addr:05d4 expected_valid:0
            71115000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            71125000 linemun:       7105 addr:05d4 expected_valid:0
            71125000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            71135000 linemun:       7106 addr:05d4 expected_valid:0
            71135000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            71135000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d4
            71145000 linemun:       7107 addr:05d4 expected_valid:1
            71145000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:05d4
            71155000 linemun:       7108 addr:0952 expected_valid:0
            71155000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            71165000 linemun:       7109 addr:0952 expected_valid:0
            71165000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            71175000 linemun:       7110 addr:0952 expected_valid:0
            71175000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            71185000 linemun:       7111 addr:0952 expected_valid:0
            71185000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            71195000 linemun:       7112 addr:0952 expected_valid:0
            71195000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            71205000 linemun:       7113 addr:0952 expected_valid:0
            71205000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            71215000 linemun:       7114 addr:0952 expected_valid:0
            71215000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            71225000 linemun:       7115 addr:0952 expected_valid:0
            71225000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            71235000 linemun:       7116 addr:0952 expected_valid:0
            71235000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
            71235000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0952
            71245000 linemun:       7117 addr:0952 expected_valid:1
            71245000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            71255000 linemun:       7118 addr:0d42 expected_valid:1
            71255000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0d42
            71265000 linemun:       7119 addr:0d43 expected_valid:1
            71265000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0d43
            71275000 linemun:       7120 addr:0d44 expected_valid:1
            71275000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0d44
            71285000 linemun:       7121 addr:0d45 expected_valid:1
            71285000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0d45
            71295000 linemun:       7122 addr:0d46 expected_valid:1
            71295000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0d46
            71305000 linemun:       7123 addr:0d47 expected_valid:1
            71305000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0d47
            71315000 linemun:       7124 addr:0d48 expected_valid:1
            71315000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0d48
            71325000 linemun:       7125 addr:2116 expected_valid:0
            71325000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
            71335000 linemun:       7126 addr:2116 expected_valid:0
            71335000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
            71345000 linemun:       7127 addr:2116 expected_valid:0
            71345000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
            71355000 linemun:       7128 addr:2116 expected_valid:0
            71355000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
            71365000 linemun:       7129 addr:2116 expected_valid:0
            71365000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
            71375000 linemun:       7130 addr:2116 expected_valid:0
            71375000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
            71385000 linemun:       7131 addr:2116 expected_valid:0
            71385000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
            71395000 linemun:       7132 addr:2116 expected_valid:0
            71395000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
            71405000 linemun:       7133 addr:2116 expected_valid:0
            71405000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
            71405000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2116
            71415000 linemun:       7134 addr:2116 expected_valid:1
            71415000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:2116
            71425000 linemun:       7135 addr:1739 expected_valid:0
            71425000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            71435000 linemun:       7136 addr:1739 expected_valid:0
            71435000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            71445000 linemun:       7137 addr:1739 expected_valid:0
            71445000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            71455000 linemun:       7138 addr:1739 expected_valid:0
            71455000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            71465000 linemun:       7139 addr:1739 expected_valid:0
            71465000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            71475000 linemun:       7140 addr:1739 expected_valid:0
            71475000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            71485000 linemun:       7141 addr:1739 expected_valid:0
            71485000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            71495000 linemun:       7142 addr:1739 expected_valid:0
            71495000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            71505000 linemun:       7143 addr:1739 expected_valid:0
            71505000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
            71505000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1739
            71515000 linemun:       7144 addr:1739 expected_valid:1
            71515000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1739
            71525000 linemun:       7145 addr:173a expected_valid:0
            71525000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            71535000 linemun:       7146 addr:173a expected_valid:0
            71535000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            71545000 linemun:       7147 addr:173a expected_valid:0
            71545000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            71555000 linemun:       7148 addr:173a expected_valid:0
            71555000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            71565000 linemun:       7149 addr:173a expected_valid:0
            71565000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            71575000 linemun:       7150 addr:173a expected_valid:0
            71575000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            71585000 linemun:       7151 addr:173a expected_valid:0
            71585000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            71595000 linemun:       7152 addr:173a expected_valid:0
            71595000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            71605000 linemun:       7153 addr:173a expected_valid:0
            71605000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            71605000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:173a
            71615000 linemun:       7154 addr:173a expected_valid:1
            71615000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:173a
            71625000 linemun:       7155 addr:1e89 expected_valid:1
            71625000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:1e89
            71635000 linemun:       7156 addr:1e8a expected_valid:1
            71635000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:1e8a
            71645000 linemun:       7157 addr:1e8b expected_valid:0
            71645000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
            71655000 linemun:       7158 addr:1e8b expected_valid:0
            71655000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
            71665000 linemun:       7159 addr:1e8b expected_valid:0
            71665000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
            71675000 linemun:       7160 addr:1e8b expected_valid:0
            71675000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
            71685000 linemun:       7161 addr:1e8b expected_valid:0
            71685000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
            71695000 linemun:       7162 addr:1e8b expected_valid:0
            71695000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
            71705000 linemun:       7163 addr:1e8b expected_valid:0
            71705000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
            71715000 linemun:       7164 addr:1e8b expected_valid:0
            71715000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
            71725000 linemun:       7165 addr:1e8b expected_valid:0
            71725000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
            71725000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1e8b
            71735000 linemun:       7166 addr:1e8b expected_valid:1
            71735000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:1e8b
            71745000 linemun:       7167 addr:1e8c expected_valid:0
            71745000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:1e8c
            71755000 linemun:       7168 addr:1e8c expected_valid:0
            71755000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:1e8c
            71765000 linemun:       7169 addr:1e8c expected_valid:0
            71765000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:1e8c
            71775000 linemun:       7170 addr:1e8c expected_valid:0
            71775000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:1e8c
            71785000 linemun:       7171 addr:1e8c expected_valid:0
            71785000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:1e8c
            71795000 linemun:       7172 addr:1e8c expected_valid:0
            71795000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:1e8c
            71805000 linemun:       7173 addr:1e8c expected_valid:0
            71805000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:1e8c
            71815000 linemun:       7174 addr:1e8c expected_valid:0
            71815000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:1e8c
            71825000 linemun:       7175 addr:1e8c expected_valid:0
            71825000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:1e8c
            71825000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e8c
            71835000 linemun:       7176 addr:1e8c expected_valid:1
            71835000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:1e8c
            71845000 linemun:       7177 addr:1e8d expected_valid:0
            71845000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:1e8d
            71855000 linemun:       7178 addr:1e8d expected_valid:0
            71855000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:1e8d
            71865000 linemun:       7179 addr:1e8d expected_valid:0
            71865000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:1e8d
            71875000 linemun:       7180 addr:1e8d expected_valid:0
            71875000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:1e8d
            71885000 linemun:       7181 addr:1e8d expected_valid:0
            71885000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:1e8d
            71895000 linemun:       7182 addr:1e8d expected_valid:0
            71895000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:1e8d
            71905000 linemun:       7183 addr:1e8d expected_valid:0
            71905000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:1e8d
            71915000 linemun:       7184 addr:1e8d expected_valid:0
            71915000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:1e8d
            71925000 linemun:       7185 addr:1e8d expected_valid:0
            71925000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:1e8d
            71925000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e8d
            71935000 linemun:       7186 addr:1e8d expected_valid:1
            71935000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:1e8d
            71945000 linemun:       7187 addr:009b expected_valid:1
            71945000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            71955000 linemun:       7188 addr:0a00 expected_valid:1
            71955000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:0a00
            71965000 linemun:       7189 addr:0a01 expected_valid:1
            71965000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
            71975000 linemun:       7190 addr:0a02 expected_valid:0
            71975000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0a02
            71985000 linemun:       7191 addr:0a02 expected_valid:0
            71985000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0a02
            71995000 linemun:       7192 addr:0a02 expected_valid:0
            71995000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0a02
            72005000 linemun:       7193 addr:0a02 expected_valid:0
            72005000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0a02
            72015000 linemun:       7194 addr:0a02 expected_valid:0
            72015000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0a02
            72025000 linemun:       7195 addr:0a02 expected_valid:0
            72025000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0a02
            72035000 linemun:       7196 addr:0a02 expected_valid:0
            72035000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0a02
            72045000 linemun:       7197 addr:0a02 expected_valid:0
            72045000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0a02
            72055000 linemun:       7198 addr:0a02 expected_valid:0
            72055000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0a02
            72055000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0a02
            72065000 linemun:       7199 addr:0a02 expected_valid:1
            72065000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0a02
            72075000 linemun:       7200 addr:1fbc expected_valid:0
            72075000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
            72085000 linemun:       7201 addr:1fbc expected_valid:0
            72085000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
            72095000 linemun:       7202 addr:1fbc expected_valid:0
            72095000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
            72105000 linemun:       7203 addr:1fbc expected_valid:0
            72105000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
            72115000 linemun:       7204 addr:1fbc expected_valid:0
            72115000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
            72125000 linemun:       7205 addr:1fbc expected_valid:0
            72125000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
            72135000 linemun:       7206 addr:1fbc expected_valid:0
            72135000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
            72145000 linemun:       7207 addr:1fbc expected_valid:0
            72145000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
            72155000 linemun:       7208 addr:1fbc expected_valid:0
            72155000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
            72155000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1fbc
            72165000 linemun:       7209 addr:1fbc expected_valid:1
            72165000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:1fbc
            72175000 linemun:       7210 addr:1fbd expected_valid:0
            72175000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1fbd
            72185000 linemun:       7211 addr:1fbd expected_valid:0
            72185000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1fbd
            72195000 linemun:       7212 addr:1fbd expected_valid:0
            72195000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1fbd
            72205000 linemun:       7213 addr:1fbd expected_valid:0
            72205000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1fbd
            72215000 linemun:       7214 addr:1fbd expected_valid:0
            72215000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1fbd
            72225000 linemun:       7215 addr:1fbd expected_valid:0
            72225000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1fbd
            72235000 linemun:       7216 addr:1fbd expected_valid:0
            72235000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1fbd
            72245000 linemun:       7217 addr:1fbd expected_valid:0
            72245000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1fbd
            72255000 linemun:       7218 addr:1fbd expected_valid:0
            72255000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:1fbd
            72255000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1fbd
            72265000 linemun:       7219 addr:1fbd expected_valid:1
            72265000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:1fbd
            72275000 linemun:       7220 addr:1fbe expected_valid:0
            72275000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            72285000 linemun:       7221 addr:1fbe expected_valid:0
            72285000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            72295000 linemun:       7222 addr:1fbe expected_valid:0
            72295000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            72305000 linemun:       7223 addr:1fbe expected_valid:0
            72305000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            72315000 linemun:       7224 addr:1fbe expected_valid:0
            72315000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            72325000 linemun:       7225 addr:1fbe expected_valid:0
            72325000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            72335000 linemun:       7226 addr:1fbe expected_valid:0
            72335000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            72345000 linemun:       7227 addr:1fbe expected_valid:0
            72345000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            72355000 linemun:       7228 addr:1fbe expected_valid:0
            72355000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            72355000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1fbe
            72365000 linemun:       7229 addr:1fbe expected_valid:1
            72365000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:1fbe
            72375000 linemun:       7230 addr:208a expected_valid:0
            72375000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            72385000 linemun:       7231 addr:208a expected_valid:0
            72385000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            72395000 linemun:       7232 addr:208a expected_valid:0
            72395000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            72405000 linemun:       7233 addr:208a expected_valid:0
            72405000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            72415000 linemun:       7234 addr:208a expected_valid:0
            72415000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            72425000 linemun:       7235 addr:208a expected_valid:0
            72425000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            72435000 linemun:       7236 addr:208a expected_valid:0
            72435000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            72445000 linemun:       7237 addr:208a expected_valid:0
            72445000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            72455000 linemun:       7238 addr:208a expected_valid:0
            72455000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            72455000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:208a
            72465000 linemun:       7239 addr:208a expected_valid:1
            72465000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:208a
            72475000 linemun:       7240 addr:208b expected_valid:0
            72475000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            72485000 linemun:       7241 addr:208b expected_valid:0
            72485000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            72495000 linemun:       7242 addr:208b expected_valid:0
            72495000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            72505000 linemun:       7243 addr:208b expected_valid:0
            72505000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            72515000 linemun:       7244 addr:208b expected_valid:0
            72515000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            72525000 linemun:       7245 addr:208b expected_valid:0
            72525000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            72535000 linemun:       7246 addr:208b expected_valid:0
            72535000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            72545000 linemun:       7247 addr:208b expected_valid:0
            72545000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            72555000 linemun:       7248 addr:208b expected_valid:0
            72555000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            72555000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:208b
            72565000 linemun:       7249 addr:208b expected_valid:1
            72565000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:208b
            72575000 linemun:       7250 addr:0d42 expected_valid:1
            72575000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0d42
            72585000 linemun:       7251 addr:0d43 expected_valid:1
            72585000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0d43
            72595000 linemun:       7252 addr:0d44 expected_valid:1
            72595000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0d44
            72605000 linemun:       7253 addr:0d45 expected_valid:1
            72605000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0d45
            72615000 linemun:       7254 addr:0d46 expected_valid:1
            72615000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0d46
            72625000 linemun:       7255 addr:0d47 expected_valid:1
            72625000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0d47
            72635000 linemun:       7256 addr:0d48 expected_valid:1
            72635000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:0d48
            72645000 linemun:       7257 addr:0f5f expected_valid:1
            72645000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:0f5f
            72655000 linemun:       7258 addr:1739 expected_valid:1
            72655000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1739
            72665000 linemun:       7259 addr:173a expected_valid:1
            72665000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:173a
            72675000 linemun:       7260 addr:173b expected_valid:0
            72675000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:173b
            72685000 linemun:       7261 addr:173b expected_valid:0
            72685000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:173b
            72695000 linemun:       7262 addr:173b expected_valid:0
            72695000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:173b
            72705000 linemun:       7263 addr:173b expected_valid:0
            72705000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:173b
            72715000 linemun:       7264 addr:173b expected_valid:0
            72715000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:173b
            72725000 linemun:       7265 addr:173b expected_valid:0
            72725000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:173b
            72735000 linemun:       7266 addr:173b expected_valid:0
            72735000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:173b
            72745000 linemun:       7267 addr:173b expected_valid:0
            72745000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:173b
            72755000 linemun:       7268 addr:173b expected_valid:0
            72755000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:173b
            72755000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:173b
            72765000 linemun:       7269 addr:173b expected_valid:1
            72765000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:173b
            72775000 linemun:       7270 addr:173c expected_valid:0
            72775000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            72785000 linemun:       7271 addr:173c expected_valid:0
            72785000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            72795000 linemun:       7272 addr:173c expected_valid:0
            72795000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            72805000 linemun:       7273 addr:173c expected_valid:0
            72805000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            72815000 linemun:       7274 addr:173c expected_valid:0
            72815000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            72825000 linemun:       7275 addr:173c expected_valid:0
            72825000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            72835000 linemun:       7276 addr:173c expected_valid:0
            72835000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            72845000 linemun:       7277 addr:173c expected_valid:0
            72845000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            72855000 linemun:       7278 addr:173c expected_valid:0
            72855000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            72855000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:173c
            72865000 linemun:       7279 addr:173c expected_valid:1
            72865000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:173c
            72875000 linemun:       7280 addr:173d expected_valid:0
            72875000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:173d
            72885000 linemun:       7281 addr:173d expected_valid:0
            72885000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:173d
            72895000 linemun:       7282 addr:173d expected_valid:0
            72895000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:173d
            72905000 linemun:       7283 addr:173d expected_valid:0
            72905000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:173d
            72915000 linemun:       7284 addr:173d expected_valid:0
            72915000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:173d
            72925000 linemun:       7285 addr:173d expected_valid:0
            72925000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:173d
            72935000 linemun:       7286 addr:173d expected_valid:0
            72935000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:173d
            72945000 linemun:       7287 addr:173d expected_valid:0
            72945000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:173d
            72955000 linemun:       7288 addr:173d expected_valid:0
            72955000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:173d
            72955000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:173d
            72965000 linemun:       7289 addr:173d expected_valid:1
            72965000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:173d
            72975000 linemun:       7290 addr:173e expected_valid:0
            72975000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:173e
            72985000 linemun:       7291 addr:173e expected_valid:0
            72985000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:173e
            72995000 linemun:       7292 addr:173e expected_valid:0
            72995000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:173e
            73005000 linemun:       7293 addr:173e expected_valid:0
            73005000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:173e
            73015000 linemun:       7294 addr:173e expected_valid:0
            73015000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:173e
            73025000 linemun:       7295 addr:173e expected_valid:0
            73025000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:173e
            73035000 linemun:       7296 addr:173e expected_valid:0
            73035000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:173e
            73045000 linemun:       7297 addr:173e expected_valid:0
            73045000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:173e
            73055000 linemun:       7298 addr:173e expected_valid:0
            73055000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:173e
            73055000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:173e
            73065000 linemun:       7299 addr:173e expected_valid:1
            73065000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:173e
            73075000 linemun:       7300 addr:173f expected_valid:0
            73075000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:173f
            73085000 linemun:       7301 addr:173f expected_valid:0
            73085000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:173f
            73095000 linemun:       7302 addr:173f expected_valid:0
            73095000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:173f
            73105000 linemun:       7303 addr:173f expected_valid:0
            73105000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:173f
            73115000 linemun:       7304 addr:173f expected_valid:0
            73115000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:173f
            73125000 linemun:       7305 addr:173f expected_valid:0
            73125000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:173f
            73135000 linemun:       7306 addr:173f expected_valid:0
            73135000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:173f
            73145000 linemun:       7307 addr:173f expected_valid:0
            73145000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:173f
            73155000 linemun:       7308 addr:173f expected_valid:0
            73155000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:173f
            73155000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:173f
            73165000 linemun:       7309 addr:173f expected_valid:1
            73165000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:173f
            73175000 linemun:       7310 addr:1740 expected_valid:0
            73175000 RTL LRU_BIT[00]=10 FOR MISS ADDR:1740
            73185000 linemun:       7311 addr:1740 expected_valid:0
            73185000 RTL LRU_BIT[00]=10 FOR MISS ADDR:1740
            73195000 linemun:       7312 addr:1740 expected_valid:0
            73195000 RTL LRU_BIT[00]=10 FOR MISS ADDR:1740
            73205000 linemun:       7313 addr:1740 expected_valid:0
            73205000 RTL LRU_BIT[00]=10 FOR MISS ADDR:1740
            73215000 linemun:       7314 addr:1740 expected_valid:0
            73215000 RTL LRU_BIT[00]=10 FOR MISS ADDR:1740
            73225000 linemun:       7315 addr:1740 expected_valid:0
            73225000 RTL LRU_BIT[00]=10 FOR MISS ADDR:1740
            73235000 linemun:       7316 addr:1740 expected_valid:0
            73235000 RTL LRU_BIT[00]=10 FOR MISS ADDR:1740
            73245000 linemun:       7317 addr:1740 expected_valid:0
            73245000 RTL LRU_BIT[00]=10 FOR MISS ADDR:1740
            73255000 linemun:       7318 addr:1740 expected_valid:0
            73255000 RTL LRU_BIT[00]=10 FOR MISS ADDR:1740
            73255000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1740
            73265000 linemun:       7319 addr:1740 expected_valid:1
            73265000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:1740
            73275000 linemun:       7320 addr:0f5f expected_valid:1
            73275000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:0f5f
            73285000 linemun:       7321 addr:0f60 expected_valid:1
            73285000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:0f60
            73295000 linemun:       7322 addr:0f61 expected_valid:1
            73295000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:0f61
            73305000 linemun:       7323 addr:0f62 expected_valid:1
            73305000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:0f62
            73315000 linemun:       7324 addr:0f63 expected_valid:1
            73315000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:0f63
            73325000 linemun:       7325 addr:0f64 expected_valid:1
            73325000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:0f64
            73335000 linemun:       7326 addr:0f65 expected_valid:0
            73335000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            73345000 linemun:       7327 addr:0f65 expected_valid:0
            73345000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            73355000 linemun:       7328 addr:0f65 expected_valid:0
            73355000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            73365000 linemun:       7329 addr:0f65 expected_valid:0
            73365000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            73375000 linemun:       7330 addr:0f65 expected_valid:0
            73375000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            73385000 linemun:       7331 addr:0f65 expected_valid:0
            73385000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            73395000 linemun:       7332 addr:0f65 expected_valid:0
            73395000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            73405000 linemun:       7333 addr:0f65 expected_valid:0
            73405000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            73415000 linemun:       7334 addr:0f65 expected_valid:0
            73415000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0f65
            73415000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0f65
            73425000 linemun:       7335 addr:0f65 expected_valid:1
            73425000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0f65
            73435000 linemun:       7336 addr:0f66 expected_valid:1
            73435000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0f66
            73445000 linemun:       7337 addr:0f67 expected_valid:1
            73445000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:0f67
            73455000 linemun:       7338 addr:0f68 expected_valid:1
            73455000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0f68
            73465000 linemun:       7339 addr:0f69 expected_valid:1
            73465000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0f69
            73475000 linemun:       7340 addr:0ec5 expected_valid:1
            73475000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            73485000 linemun:       7341 addr:0ec6 expected_valid:1
            73485000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0ec6
            73495000 linemun:       7342 addr:0ec7 expected_valid:1
            73495000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0ec7
            73505000 linemun:       7343 addr:190c expected_valid:1
            73505000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:190c
            73515000 linemun:       7344 addr:0382 expected_valid:0
            73515000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            73525000 linemun:       7345 addr:0382 expected_valid:0
            73525000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            73535000 linemun:       7346 addr:0382 expected_valid:0
            73535000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            73545000 linemun:       7347 addr:0382 expected_valid:0
            73545000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            73555000 linemun:       7348 addr:0382 expected_valid:0
            73555000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            73565000 linemun:       7349 addr:0382 expected_valid:0
            73565000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            73575000 linemun:       7350 addr:0382 expected_valid:0
            73575000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            73585000 linemun:       7351 addr:0382 expected_valid:0
            73585000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            73595000 linemun:       7352 addr:0382 expected_valid:0
            73595000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            73595000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0382
            73605000 linemun:       7353 addr:0382 expected_valid:1
            73605000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            73615000 linemun:       7354 addr:0383 expected_valid:0
            73615000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0383
            73625000 linemun:       7355 addr:0383 expected_valid:0
            73625000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0383
            73635000 linemun:       7356 addr:0383 expected_valid:0
            73635000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0383
            73645000 linemun:       7357 addr:0383 expected_valid:0
            73645000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0383
            73655000 linemun:       7358 addr:0383 expected_valid:0
            73655000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0383
            73665000 linemun:       7359 addr:0383 expected_valid:0
            73665000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0383
            73675000 linemun:       7360 addr:0383 expected_valid:0
            73675000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0383
            73685000 linemun:       7361 addr:0383 expected_valid:0
            73685000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0383
            73695000 linemun:       7362 addr:0383 expected_valid:0
            73695000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0383
            73695000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0383
            73705000 linemun:       7363 addr:0383 expected_valid:1
            73705000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0383
            73715000 linemun:       7364 addr:0384 expected_valid:0
            73715000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            73725000 linemun:       7365 addr:0384 expected_valid:0
            73725000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            73735000 linemun:       7366 addr:0384 expected_valid:0
            73735000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            73745000 linemun:       7367 addr:0384 expected_valid:0
            73745000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            73755000 linemun:       7368 addr:0384 expected_valid:0
            73755000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            73765000 linemun:       7369 addr:0384 expected_valid:0
            73765000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            73775000 linemun:       7370 addr:0384 expected_valid:0
            73775000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            73785000 linemun:       7371 addr:0384 expected_valid:0
            73785000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            73795000 linemun:       7372 addr:0384 expected_valid:0
            73795000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            73795000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0384
            73805000 linemun:       7373 addr:0384 expected_valid:1
            73805000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            73815000 linemun:       7374 addr:0385 expected_valid:0
            73815000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            73825000 linemun:       7375 addr:0385 expected_valid:0
            73825000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            73835000 linemun:       7376 addr:0385 expected_valid:0
            73835000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            73845000 linemun:       7377 addr:0385 expected_valid:0
            73845000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            73855000 linemun:       7378 addr:0385 expected_valid:0
            73855000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            73865000 linemun:       7379 addr:0385 expected_valid:0
            73865000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            73875000 linemun:       7380 addr:0385 expected_valid:0
            73875000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            73885000 linemun:       7381 addr:0385 expected_valid:0
            73885000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            73895000 linemun:       7382 addr:0385 expected_valid:0
            73895000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            73895000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0385
            73905000 linemun:       7383 addr:0385 expected_valid:1
            73905000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            73915000 linemun:       7384 addr:0386 expected_valid:0
            73915000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            73925000 linemun:       7385 addr:0386 expected_valid:0
            73925000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            73935000 linemun:       7386 addr:0386 expected_valid:0
            73935000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            73945000 linemun:       7387 addr:0386 expected_valid:0
            73945000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            73955000 linemun:       7388 addr:0386 expected_valid:0
            73955000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            73965000 linemun:       7389 addr:0386 expected_valid:0
            73965000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            73975000 linemun:       7390 addr:0386 expected_valid:0
            73975000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            73985000 linemun:       7391 addr:0386 expected_valid:0
            73985000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            73995000 linemun:       7392 addr:0386 expected_valid:0
            73995000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0386
            73995000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0386
            74005000 linemun:       7393 addr:0386 expected_valid:1
            74005000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0386
            74015000 linemun:       7394 addr:0387 expected_valid:0
            74015000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            74025000 linemun:       7395 addr:0387 expected_valid:0
            74025000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            74035000 linemun:       7396 addr:0387 expected_valid:0
            74035000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            74045000 linemun:       7397 addr:0387 expected_valid:0
            74045000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            74055000 linemun:       7398 addr:0387 expected_valid:0
            74055000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            74065000 linemun:       7399 addr:0387 expected_valid:0
            74065000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            74075000 linemun:       7400 addr:0387 expected_valid:0
            74075000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            74085000 linemun:       7401 addr:0387 expected_valid:0
            74085000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            74095000 linemun:       7402 addr:0387 expected_valid:0
            74095000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            74095000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0387
            74105000 linemun:       7403 addr:0387 expected_valid:1
            74105000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            74115000 linemun:       7404 addr:1128 expected_valid:1
            74115000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:1128
            74125000 linemun:       7405 addr:0ec5 expected_valid:1
            74125000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            74135000 linemun:       7406 addr:1693 expected_valid:0
            74135000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            74145000 linemun:       7407 addr:1693 expected_valid:0
            74145000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            74155000 linemun:       7408 addr:1693 expected_valid:0
            74155000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            74165000 linemun:       7409 addr:1693 expected_valid:0
            74165000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            74175000 linemun:       7410 addr:1693 expected_valid:0
            74175000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            74185000 linemun:       7411 addr:1693 expected_valid:0
            74185000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            74195000 linemun:       7412 addr:1693 expected_valid:0
            74195000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            74205000 linemun:       7413 addr:1693 expected_valid:0
            74205000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            74215000 linemun:       7414 addr:1693 expected_valid:0
            74215000 RTL LRU_BIT[13]=01 FOR MISS ADDR:1693
            74215000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1693
            74225000 linemun:       7415 addr:1693 expected_valid:1
            74225000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:1693
            74235000 linemun:       7416 addr:0a00 expected_valid:1
            74235000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
            74245000 linemun:       7417 addr:0a01 expected_valid:1
            74245000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
            74255000 linemun:       7418 addr:0a02 expected_valid:0
            74255000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            74265000 linemun:       7419 addr:0a02 expected_valid:0
            74265000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            74275000 linemun:       7420 addr:0a02 expected_valid:0
            74275000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            74285000 linemun:       7421 addr:0a02 expected_valid:0
            74285000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            74295000 linemun:       7422 addr:0a02 expected_valid:0
            74295000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            74305000 linemun:       7423 addr:0a02 expected_valid:0
            74305000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            74315000 linemun:       7424 addr:0a02 expected_valid:0
            74315000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            74325000 linemun:       7425 addr:0a02 expected_valid:0
            74325000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            74335000 linemun:       7426 addr:0a02 expected_valid:0
            74335000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0a02
            74335000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a02
            74345000 linemun:       7427 addr:0a02 expected_valid:1
            74345000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0a02
            74355000 linemun:       7428 addr:2575 expected_valid:0
            74355000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2575
            74365000 linemun:       7429 addr:2575 expected_valid:0
            74365000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2575
            74375000 linemun:       7430 addr:2575 expected_valid:0
            74375000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2575
            74385000 linemun:       7431 addr:2575 expected_valid:0
            74385000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2575
            74395000 linemun:       7432 addr:2575 expected_valid:0
            74395000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2575
            74405000 linemun:       7433 addr:2575 expected_valid:0
            74405000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2575
            74415000 linemun:       7434 addr:2575 expected_valid:0
            74415000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2575
            74425000 linemun:       7435 addr:2575 expected_valid:0
            74425000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2575
            74435000 linemun:       7436 addr:2575 expected_valid:0
            74435000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2575
            74435000 RTL LRU_BIT[35]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2575
            74445000 linemun:       7437 addr:2575 expected_valid:1
            74445000 RTL LRU_BIT[35]=01 UPDATED FOR HIT ADDR:2575
            74455000 linemun:       7438 addr:2576 expected_valid:0
            74455000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2576
            74465000 linemun:       7439 addr:2576 expected_valid:0
            74465000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2576
            74475000 linemun:       7440 addr:2576 expected_valid:0
            74475000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2576
            74485000 linemun:       7441 addr:2576 expected_valid:0
            74485000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2576
            74495000 linemun:       7442 addr:2576 expected_valid:0
            74495000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2576
            74505000 linemun:       7443 addr:2576 expected_valid:0
            74505000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2576
            74515000 linemun:       7444 addr:2576 expected_valid:0
            74515000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2576
            74525000 linemun:       7445 addr:2576 expected_valid:0
            74525000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2576
            74535000 linemun:       7446 addr:2576 expected_valid:0
            74535000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2576
            74535000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2576
            74545000 linemun:       7447 addr:2576 expected_valid:1
            74545000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:2576
            74555000 linemun:       7448 addr:2577 expected_valid:0
            74555000 RTL LRU_BIT[37]=01 FOR MISS ADDR:2577
            74565000 linemun:       7449 addr:2577 expected_valid:0
            74565000 RTL LRU_BIT[37]=01 FOR MISS ADDR:2577
            74575000 linemun:       7450 addr:2577 expected_valid:0
            74575000 RTL LRU_BIT[37]=01 FOR MISS ADDR:2577
            74585000 linemun:       7451 addr:2577 expected_valid:0
            74585000 RTL LRU_BIT[37]=01 FOR MISS ADDR:2577
            74595000 linemun:       7452 addr:2577 expected_valid:0
            74595000 RTL LRU_BIT[37]=01 FOR MISS ADDR:2577
            74605000 linemun:       7453 addr:2577 expected_valid:0
            74605000 RTL LRU_BIT[37]=01 FOR MISS ADDR:2577
            74615000 linemun:       7454 addr:2577 expected_valid:0
            74615000 RTL LRU_BIT[37]=01 FOR MISS ADDR:2577
            74625000 linemun:       7455 addr:2577 expected_valid:0
            74625000 RTL LRU_BIT[37]=01 FOR MISS ADDR:2577
            74635000 linemun:       7456 addr:2577 expected_valid:0
            74635000 RTL LRU_BIT[37]=01 FOR MISS ADDR:2577
            74635000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2577
            74645000 linemun:       7457 addr:2577 expected_valid:1
            74645000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:2577
            74655000 linemun:       7458 addr:2578 expected_valid:0
            74655000 RTL LRU_BIT[38]=10 FOR MISS ADDR:2578
            74665000 linemun:       7459 addr:2578 expected_valid:0
            74665000 RTL LRU_BIT[38]=10 FOR MISS ADDR:2578
            74675000 linemun:       7460 addr:2578 expected_valid:0
            74675000 RTL LRU_BIT[38]=10 FOR MISS ADDR:2578
            74685000 linemun:       7461 addr:2578 expected_valid:0
            74685000 RTL LRU_BIT[38]=10 FOR MISS ADDR:2578
            74695000 linemun:       7462 addr:2578 expected_valid:0
            74695000 RTL LRU_BIT[38]=10 FOR MISS ADDR:2578
            74705000 linemun:       7463 addr:2578 expected_valid:0
            74705000 RTL LRU_BIT[38]=10 FOR MISS ADDR:2578
            74715000 linemun:       7464 addr:2578 expected_valid:0
            74715000 RTL LRU_BIT[38]=10 FOR MISS ADDR:2578
            74725000 linemun:       7465 addr:2578 expected_valid:0
            74725000 RTL LRU_BIT[38]=10 FOR MISS ADDR:2578
            74735000 linemun:       7466 addr:2578 expected_valid:0
            74735000 RTL LRU_BIT[38]=10 FOR MISS ADDR:2578
            74735000 RTL LRU_BIT[38]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2578
            74745000 linemun:       7467 addr:2578 expected_valid:1
            74745000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:2578
            74755000 linemun:       7468 addr:2579 expected_valid:0
            74755000 RTL LRU_BIT[39]=10 FOR MISS ADDR:2579
            74765000 linemun:       7469 addr:2579 expected_valid:0
            74765000 RTL LRU_BIT[39]=10 FOR MISS ADDR:2579
            74775000 linemun:       7470 addr:2579 expected_valid:0
            74775000 RTL LRU_BIT[39]=10 FOR MISS ADDR:2579
            74785000 linemun:       7471 addr:2579 expected_valid:0
            74785000 RTL LRU_BIT[39]=10 FOR MISS ADDR:2579
            74795000 linemun:       7472 addr:2579 expected_valid:0
            74795000 RTL LRU_BIT[39]=10 FOR MISS ADDR:2579
            74805000 linemun:       7473 addr:2579 expected_valid:0
            74805000 RTL LRU_BIT[39]=10 FOR MISS ADDR:2579
            74815000 linemun:       7474 addr:2579 expected_valid:0
            74815000 RTL LRU_BIT[39]=10 FOR MISS ADDR:2579
            74825000 linemun:       7475 addr:2579 expected_valid:0
            74825000 RTL LRU_BIT[39]=10 FOR MISS ADDR:2579
            74835000 linemun:       7476 addr:2579 expected_valid:0
            74835000 RTL LRU_BIT[39]=10 FOR MISS ADDR:2579
            74835000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2579
            74845000 linemun:       7477 addr:2579 expected_valid:1
            74845000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:2579
            74855000 linemun:       7478 addr:1fbc expected_valid:1
            74855000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:1fbc
            74865000 linemun:       7479 addr:1fbd expected_valid:1
            74865000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:1fbd
            74875000 linemun:       7480 addr:009b expected_valid:1
            74875000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            74885000 linemun:       7481 addr:08b6 expected_valid:1
            74885000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:08b6
            74895000 linemun:       7482 addr:08b7 expected_valid:0
            74895000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            74905000 linemun:       7483 addr:08b7 expected_valid:0
            74905000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            74915000 linemun:       7484 addr:08b7 expected_valid:0
            74915000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            74925000 linemun:       7485 addr:08b7 expected_valid:0
            74925000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            74935000 linemun:       7486 addr:08b7 expected_valid:0
            74935000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            74945000 linemun:       7487 addr:08b7 expected_valid:0
            74945000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            74955000 linemun:       7488 addr:08b7 expected_valid:0
            74955000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            74965000 linemun:       7489 addr:08b7 expected_valid:0
            74965000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            74975000 linemun:       7490 addr:08b7 expected_valid:0
            74975000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            74975000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08b7
            74985000 linemun:       7491 addr:08b7 expected_valid:1
            74985000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            74995000 linemun:       7492 addr:08b8 expected_valid:0
            74995000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            75005000 linemun:       7493 addr:08b8 expected_valid:0
            75005000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            75015000 linemun:       7494 addr:08b8 expected_valid:0
            75015000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            75025000 linemun:       7495 addr:08b8 expected_valid:0
            75025000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            75035000 linemun:       7496 addr:08b8 expected_valid:0
            75035000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            75045000 linemun:       7497 addr:08b8 expected_valid:0
            75045000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            75055000 linemun:       7498 addr:08b8 expected_valid:0
            75055000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            75065000 linemun:       7499 addr:08b8 expected_valid:0
            75065000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            75075000 linemun:       7500 addr:08b8 expected_valid:0
            75075000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            75075000 RTL LRU_BIT[38]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b8
            75085000 linemun:       7501 addr:08b8 expected_valid:1
            75085000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:08b8
            75095000 linemun:       7502 addr:106a expected_valid:1
            75095000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:106a
            75105000 linemun:       7503 addr:106b expected_valid:1
            75105000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:106b
            75115000 linemun:       7504 addr:106c expected_valid:1
            75115000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:106c
            75125000 linemun:       7505 addr:106d expected_valid:1
            75125000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:106d
            75135000 linemun:       7506 addr:106e expected_valid:1
            75135000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:106e
            75145000 linemun:       7507 addr:106f expected_valid:1
            75145000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:106f
            75155000 linemun:       7508 addr:1070 expected_valid:1
            75155000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:1070
            75165000 linemun:       7509 addr:1071 expected_valid:0
            75165000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1071
            75175000 linemun:       7510 addr:1071 expected_valid:0
            75175000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1071
            75185000 linemun:       7511 addr:1071 expected_valid:0
            75185000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1071
            75195000 linemun:       7512 addr:1071 expected_valid:0
            75195000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1071
            75205000 linemun:       7513 addr:1071 expected_valid:0
            75205000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1071
            75215000 linemun:       7514 addr:1071 expected_valid:0
            75215000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1071
            75225000 linemun:       7515 addr:1071 expected_valid:0
            75225000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1071
            75235000 linemun:       7516 addr:1071 expected_valid:0
            75235000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1071
            75245000 linemun:       7517 addr:1071 expected_valid:0
            75245000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1071
            75245000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1071
            75255000 linemun:       7518 addr:1071 expected_valid:1
            75255000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:1071
            75265000 linemun:       7519 addr:1c37 expected_valid:0
            75265000 RTL LRU_BIT[37]=01 FOR MISS ADDR:1c37
            75275000 linemun:       7520 addr:1c37 expected_valid:0
            75275000 RTL LRU_BIT[37]=01 FOR MISS ADDR:1c37
            75285000 linemun:       7521 addr:1c37 expected_valid:0
            75285000 RTL LRU_BIT[37]=01 FOR MISS ADDR:1c37
            75295000 linemun:       7522 addr:1c37 expected_valid:0
            75295000 RTL LRU_BIT[37]=01 FOR MISS ADDR:1c37
            75305000 linemun:       7523 addr:1c37 expected_valid:0
            75305000 RTL LRU_BIT[37]=01 FOR MISS ADDR:1c37
            75315000 linemun:       7524 addr:1c37 expected_valid:0
            75315000 RTL LRU_BIT[37]=01 FOR MISS ADDR:1c37
            75325000 linemun:       7525 addr:1c37 expected_valid:0
            75325000 RTL LRU_BIT[37]=01 FOR MISS ADDR:1c37
            75335000 linemun:       7526 addr:1c37 expected_valid:0
            75335000 RTL LRU_BIT[37]=01 FOR MISS ADDR:1c37
            75345000 linemun:       7527 addr:1c37 expected_valid:0
            75345000 RTL LRU_BIT[37]=01 FOR MISS ADDR:1c37
            75345000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c37
            75355000 linemun:       7528 addr:1c37 expected_valid:1
            75355000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:1c37
            75365000 linemun:       7529 addr:08b6 expected_valid:1
            75365000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            75375000 linemun:       7530 addr:08b7 expected_valid:1
            75375000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:08b7
            75385000 linemun:       7531 addr:08b8 expected_valid:1
            75385000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:08b8
            75395000 linemun:       7532 addr:08b9 expected_valid:0
            75395000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            75405000 linemun:       7533 addr:08b9 expected_valid:0
            75405000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            75415000 linemun:       7534 addr:08b9 expected_valid:0
            75415000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            75425000 linemun:       7535 addr:08b9 expected_valid:0
            75425000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            75435000 linemun:       7536 addr:08b9 expected_valid:0
            75435000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            75445000 linemun:       7537 addr:08b9 expected_valid:0
            75445000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            75455000 linemun:       7538 addr:08b9 expected_valid:0
            75455000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            75465000 linemun:       7539 addr:08b9 expected_valid:0
            75465000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            75475000 linemun:       7540 addr:08b9 expected_valid:0
            75475000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            75475000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b9
            75485000 linemun:       7541 addr:08b9 expected_valid:1
            75485000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:08b9
            75495000 linemun:       7542 addr:08ba expected_valid:0
            75495000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            75505000 linemun:       7543 addr:08ba expected_valid:0
            75505000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            75515000 linemun:       7544 addr:08ba expected_valid:0
            75515000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            75525000 linemun:       7545 addr:08ba expected_valid:0
            75525000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            75535000 linemun:       7546 addr:08ba expected_valid:0
            75535000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            75545000 linemun:       7547 addr:08ba expected_valid:0
            75545000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            75555000 linemun:       7548 addr:08ba expected_valid:0
            75555000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            75565000 linemun:       7549 addr:08ba expected_valid:0
            75565000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            75575000 linemun:       7550 addr:08ba expected_valid:0
            75575000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            75575000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08ba
            75585000 linemun:       7551 addr:08ba expected_valid:1
            75585000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:08ba
            75595000 linemun:       7552 addr:08bb expected_valid:0
            75595000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            75605000 linemun:       7553 addr:08bb expected_valid:0
            75605000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            75615000 linemun:       7554 addr:08bb expected_valid:0
            75615000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            75625000 linemun:       7555 addr:08bb expected_valid:0
            75625000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            75635000 linemun:       7556 addr:08bb expected_valid:0
            75635000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            75645000 linemun:       7557 addr:08bb expected_valid:0
            75645000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            75655000 linemun:       7558 addr:08bb expected_valid:0
            75655000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            75665000 linemun:       7559 addr:08bb expected_valid:0
            75665000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            75675000 linemun:       7560 addr:08bb expected_valid:0
            75675000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:08bb
            75675000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bb
            75685000 linemun:       7561 addr:08bb expected_valid:1
            75685000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:08bb
            75695000 linemun:       7562 addr:08bc expected_valid:0
            75695000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            75705000 linemun:       7563 addr:08bc expected_valid:0
            75705000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            75715000 linemun:       7564 addr:08bc expected_valid:0
            75715000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            75725000 linemun:       7565 addr:08bc expected_valid:0
            75725000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            75735000 linemun:       7566 addr:08bc expected_valid:0
            75735000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            75745000 linemun:       7567 addr:08bc expected_valid:0
            75745000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            75755000 linemun:       7568 addr:08bc expected_valid:0
            75755000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            75765000 linemun:       7569 addr:08bc expected_valid:0
            75765000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            75775000 linemun:       7570 addr:08bc expected_valid:0
            75775000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
            75775000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bc
            75785000 linemun:       7571 addr:08bc expected_valid:1
            75785000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:08bc
            75795000 linemun:       7572 addr:08bd expected_valid:0
            75795000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            75805000 linemun:       7573 addr:08bd expected_valid:0
            75805000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            75815000 linemun:       7574 addr:08bd expected_valid:0
            75815000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            75825000 linemun:       7575 addr:08bd expected_valid:0
            75825000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            75835000 linemun:       7576 addr:08bd expected_valid:0
            75835000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            75845000 linemun:       7577 addr:08bd expected_valid:0
            75845000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            75855000 linemun:       7578 addr:08bd expected_valid:0
            75855000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            75865000 linemun:       7579 addr:08bd expected_valid:0
            75865000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            75875000 linemun:       7580 addr:08bd expected_valid:0
            75875000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:08bd
            75875000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bd
            75885000 linemun:       7581 addr:08bd expected_valid:1
            75885000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:08bd
            75895000 linemun:       7582 addr:08be expected_valid:0
            75895000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            75905000 linemun:       7583 addr:08be expected_valid:0
            75905000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            75915000 linemun:       7584 addr:08be expected_valid:0
            75915000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            75925000 linemun:       7585 addr:08be expected_valid:0
            75925000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            75935000 linemun:       7586 addr:08be expected_valid:0
            75935000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            75945000 linemun:       7587 addr:08be expected_valid:0
            75945000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            75955000 linemun:       7588 addr:08be expected_valid:0
            75955000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            75965000 linemun:       7589 addr:08be expected_valid:0
            75965000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            75975000 linemun:       7590 addr:08be expected_valid:0
            75975000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:08be
            75975000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08be
            75985000 linemun:       7591 addr:08be expected_valid:1
            75985000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:08be
            75995000 linemun:       7592 addr:08bf expected_valid:1
            75995000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:08bf
            76005000 linemun:       7593 addr:08c0 expected_valid:0
            76005000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            76015000 linemun:       7594 addr:08c0 expected_valid:0
            76015000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            76025000 linemun:       7595 addr:08c0 expected_valid:0
            76025000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            76035000 linemun:       7596 addr:08c0 expected_valid:0
            76035000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            76045000 linemun:       7597 addr:08c0 expected_valid:0
            76045000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            76055000 linemun:       7598 addr:08c0 expected_valid:0
            76055000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            76065000 linemun:       7599 addr:08c0 expected_valid:0
            76065000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            76075000 linemun:       7600 addr:08c0 expected_valid:0
            76075000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            76085000 linemun:       7601 addr:08c0 expected_valid:0
            76085000 RTL LRU_BIT[00]=10 FOR MISS ADDR:08c0
            76085000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08c0
            76095000 linemun:       7602 addr:08c0 expected_valid:1
            76095000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:08c0
            76105000 linemun:       7603 addr:08c1 expected_valid:0
            76105000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            76115000 linemun:       7604 addr:08c1 expected_valid:0
            76115000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            76125000 linemun:       7605 addr:08c1 expected_valid:0
            76125000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            76135000 linemun:       7606 addr:08c1 expected_valid:0
            76135000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            76145000 linemun:       7607 addr:08c1 expected_valid:0
            76145000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            76155000 linemun:       7608 addr:08c1 expected_valid:0
            76155000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            76165000 linemun:       7609 addr:08c1 expected_valid:0
            76165000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            76175000 linemun:       7610 addr:08c1 expected_valid:0
            76175000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            76185000 linemun:       7611 addr:08c1 expected_valid:0
            76185000 RTL LRU_BIT[01]=10 FOR MISS ADDR:08c1
            76185000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08c1
            76195000 linemun:       7612 addr:08c1 expected_valid:1
            76195000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:08c1
            76205000 linemun:       7613 addr:08c2 expected_valid:0
            76205000 RTL LRU_BIT[02]=10 FOR MISS ADDR:08c2
            76215000 linemun:       7614 addr:08c2 expected_valid:0
            76215000 RTL LRU_BIT[02]=10 FOR MISS ADDR:08c2
            76225000 linemun:       7615 addr:08c2 expected_valid:0
            76225000 RTL LRU_BIT[02]=10 FOR MISS ADDR:08c2
            76235000 linemun:       7616 addr:08c2 expected_valid:0
            76235000 RTL LRU_BIT[02]=10 FOR MISS ADDR:08c2
            76245000 linemun:       7617 addr:08c2 expected_valid:0
            76245000 RTL LRU_BIT[02]=10 FOR MISS ADDR:08c2
            76255000 linemun:       7618 addr:08c2 expected_valid:0
            76255000 RTL LRU_BIT[02]=10 FOR MISS ADDR:08c2
            76265000 linemun:       7619 addr:08c2 expected_valid:0
            76265000 RTL LRU_BIT[02]=10 FOR MISS ADDR:08c2
            76275000 linemun:       7620 addr:08c2 expected_valid:0
            76275000 RTL LRU_BIT[02]=10 FOR MISS ADDR:08c2
            76285000 linemun:       7621 addr:08c2 expected_valid:0
            76285000 RTL LRU_BIT[02]=10 FOR MISS ADDR:08c2
            76285000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08c2
            76295000 linemun:       7622 addr:08c2 expected_valid:1
            76295000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:08c2
            76305000 linemun:       7623 addr:08c3 expected_valid:0
            76305000 RTL LRU_BIT[03]=10 FOR MISS ADDR:08c3
            76315000 linemun:       7624 addr:08c3 expected_valid:0
            76315000 RTL LRU_BIT[03]=10 FOR MISS ADDR:08c3
            76325000 linemun:       7625 addr:08c3 expected_valid:0
            76325000 RTL LRU_BIT[03]=10 FOR MISS ADDR:08c3
            76335000 linemun:       7626 addr:08c3 expected_valid:0
            76335000 RTL LRU_BIT[03]=10 FOR MISS ADDR:08c3
            76345000 linemun:       7627 addr:08c3 expected_valid:0
            76345000 RTL LRU_BIT[03]=10 FOR MISS ADDR:08c3
            76355000 linemun:       7628 addr:08c3 expected_valid:0
            76355000 RTL LRU_BIT[03]=10 FOR MISS ADDR:08c3
            76365000 linemun:       7629 addr:08c3 expected_valid:0
            76365000 RTL LRU_BIT[03]=10 FOR MISS ADDR:08c3
            76375000 linemun:       7630 addr:08c3 expected_valid:0
            76375000 RTL LRU_BIT[03]=10 FOR MISS ADDR:08c3
            76385000 linemun:       7631 addr:08c3 expected_valid:0
            76385000 RTL LRU_BIT[03]=10 FOR MISS ADDR:08c3
            76385000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08c3
            76395000 linemun:       7632 addr:08c3 expected_valid:1
            76395000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:08c3
            76405000 linemun:       7633 addr:1e89 expected_valid:1
            76405000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:1e89
            76415000 linemun:       7634 addr:1e8a expected_valid:1
            76415000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:1e8a
            76425000 linemun:       7635 addr:1e8b expected_valid:1
            76425000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:1e8b
            76435000 linemun:       7636 addr:1e8c expected_valid:1
            76435000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:1e8c
            76445000 linemun:       7637 addr:1e8d expected_valid:1
            76445000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:1e8d
            76455000 linemun:       7638 addr:0bfc expected_valid:0
            76455000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            76465000 linemun:       7639 addr:0bfc expected_valid:0
            76465000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            76475000 linemun:       7640 addr:0bfc expected_valid:0
            76475000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            76485000 linemun:       7641 addr:0bfc expected_valid:0
            76485000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            76495000 linemun:       7642 addr:0bfc expected_valid:0
            76495000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            76505000 linemun:       7643 addr:0bfc expected_valid:0
            76505000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            76515000 linemun:       7644 addr:0bfc expected_valid:0
            76515000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            76525000 linemun:       7645 addr:0bfc expected_valid:0
            76525000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            76535000 linemun:       7646 addr:0bfc expected_valid:0
            76535000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
            76535000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0bfc
            76545000 linemun:       7647 addr:0bfc expected_valid:1
            76545000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
            76555000 linemun:       7648 addr:0bfd expected_valid:0
            76555000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            76565000 linemun:       7649 addr:0bfd expected_valid:0
            76565000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            76575000 linemun:       7650 addr:0bfd expected_valid:0
            76575000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            76585000 linemun:       7651 addr:0bfd expected_valid:0
            76585000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            76595000 linemun:       7652 addr:0bfd expected_valid:0
            76595000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            76605000 linemun:       7653 addr:0bfd expected_valid:0
            76605000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            76615000 linemun:       7654 addr:0bfd expected_valid:0
            76615000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            76625000 linemun:       7655 addr:0bfd expected_valid:0
            76625000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            76635000 linemun:       7656 addr:0bfd expected_valid:0
            76635000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
            76635000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0bfd
            76645000 linemun:       7657 addr:0bfd expected_valid:1
            76645000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:0bfd
            76655000 linemun:       7658 addr:0bfe expected_valid:0
            76655000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            76665000 linemun:       7659 addr:0bfe expected_valid:0
            76665000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            76675000 linemun:       7660 addr:0bfe expected_valid:0
            76675000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            76685000 linemun:       7661 addr:0bfe expected_valid:0
            76685000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            76695000 linemun:       7662 addr:0bfe expected_valid:0
            76695000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            76705000 linemun:       7663 addr:0bfe expected_valid:0
            76705000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            76715000 linemun:       7664 addr:0bfe expected_valid:0
            76715000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            76725000 linemun:       7665 addr:0bfe expected_valid:0
            76725000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            76735000 linemun:       7666 addr:0bfe expected_valid:0
            76735000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:0bfe
            76735000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0bfe
            76745000 linemun:       7667 addr:0bfe expected_valid:1
            76745000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:0bfe
            76755000 linemun:       7668 addr:0bff expected_valid:0
            76755000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            76765000 linemun:       7669 addr:0bff expected_valid:0
            76765000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            76775000 linemun:       7670 addr:0bff expected_valid:0
            76775000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            76785000 linemun:       7671 addr:0bff expected_valid:0
            76785000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            76795000 linemun:       7672 addr:0bff expected_valid:0
            76795000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            76805000 linemun:       7673 addr:0bff expected_valid:0
            76805000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            76815000 linemun:       7674 addr:0bff expected_valid:0
            76815000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            76825000 linemun:       7675 addr:0bff expected_valid:0
            76825000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            76835000 linemun:       7676 addr:0bff expected_valid:0
            76835000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:0bff
            76835000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bff
            76845000 linemun:       7677 addr:0bff expected_valid:1
            76845000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:0bff
            76855000 linemun:       7678 addr:0c00 expected_valid:0
            76855000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            76865000 linemun:       7679 addr:0c00 expected_valid:0
            76865000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            76875000 linemun:       7680 addr:0c00 expected_valid:0
            76875000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            76885000 linemun:       7681 addr:0c00 expected_valid:0
            76885000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            76895000 linemun:       7682 addr:0c00 expected_valid:0
            76895000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            76905000 linemun:       7683 addr:0c00 expected_valid:0
            76905000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            76915000 linemun:       7684 addr:0c00 expected_valid:0
            76915000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            76925000 linemun:       7685 addr:0c00 expected_valid:0
            76925000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            76935000 linemun:       7686 addr:0c00 expected_valid:0
            76935000 RTL LRU_BIT[00]=01 FOR MISS ADDR:0c00
            76935000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c00
            76945000 linemun:       7687 addr:0c00 expected_valid:1
            76945000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:0c00
            76955000 linemun:       7688 addr:0c01 expected_valid:0
            76955000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0c01
            76965000 linemun:       7689 addr:0c01 expected_valid:0
            76965000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0c01
            76975000 linemun:       7690 addr:0c01 expected_valid:0
            76975000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0c01
            76985000 linemun:       7691 addr:0c01 expected_valid:0
            76985000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0c01
            76995000 linemun:       7692 addr:0c01 expected_valid:0
            76995000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0c01
            77005000 linemun:       7693 addr:0c01 expected_valid:0
            77005000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0c01
            77015000 linemun:       7694 addr:0c01 expected_valid:0
            77015000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0c01
            77025000 linemun:       7695 addr:0c01 expected_valid:0
            77025000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0c01
            77035000 linemun:       7696 addr:0c01 expected_valid:0
            77035000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0c01
            77035000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c01
            77045000 linemun:       7697 addr:0c01 expected_valid:1
            77045000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0c01
            77055000 linemun:       7698 addr:0c02 expected_valid:0
            77055000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0c02
            77065000 linemun:       7699 addr:0c02 expected_valid:0
            77065000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0c02
            77075000 linemun:       7700 addr:0c02 expected_valid:0
            77075000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0c02
            77085000 linemun:       7701 addr:0c02 expected_valid:0
            77085000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0c02
            77095000 linemun:       7702 addr:0c02 expected_valid:0
            77095000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0c02
            77105000 linemun:       7703 addr:0c02 expected_valid:0
            77105000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0c02
            77115000 linemun:       7704 addr:0c02 expected_valid:0
            77115000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0c02
            77125000 linemun:       7705 addr:0c02 expected_valid:0
            77125000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0c02
            77135000 linemun:       7706 addr:0c02 expected_valid:0
            77135000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0c02
            77135000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c02
            77145000 linemun:       7707 addr:0c02 expected_valid:1
            77145000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0c02
            77155000 linemun:       7708 addr:0c03 expected_valid:0
            77155000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            77165000 linemun:       7709 addr:0c03 expected_valid:0
            77165000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            77175000 linemun:       7710 addr:0c03 expected_valid:0
            77175000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            77185000 linemun:       7711 addr:0c03 expected_valid:0
            77185000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            77195000 linemun:       7712 addr:0c03 expected_valid:0
            77195000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            77205000 linemun:       7713 addr:0c03 expected_valid:0
            77205000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            77215000 linemun:       7714 addr:0c03 expected_valid:0
            77215000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            77225000 linemun:       7715 addr:0c03 expected_valid:0
            77225000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            77235000 linemun:       7716 addr:0c03 expected_valid:0
            77235000 RTL LRU_BIT[03]=01 FOR MISS ADDR:0c03
            77235000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c03
            77245000 linemun:       7717 addr:0c03 expected_valid:1
            77245000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0c03
            77255000 linemun:       7718 addr:0c04 expected_valid:0
            77255000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0c04
            77265000 linemun:       7719 addr:0c04 expected_valid:0
            77265000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0c04
            77275000 linemun:       7720 addr:0c04 expected_valid:0
            77275000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0c04
            77285000 linemun:       7721 addr:0c04 expected_valid:0
            77285000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0c04
            77295000 linemun:       7722 addr:0c04 expected_valid:0
            77295000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0c04
            77305000 linemun:       7723 addr:0c04 expected_valid:0
            77305000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0c04
            77315000 linemun:       7724 addr:0c04 expected_valid:0
            77315000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0c04
            77325000 linemun:       7725 addr:0c04 expected_valid:0
            77325000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0c04
            77335000 linemun:       7726 addr:0c04 expected_valid:0
            77335000 RTL LRU_BIT[04]=01 FOR MISS ADDR:0c04
            77335000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c04
            77345000 linemun:       7727 addr:0c04 expected_valid:1
            77345000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0c04
            77355000 linemun:       7728 addr:0c05 expected_valid:0
            77355000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0c05
            77365000 linemun:       7729 addr:0c05 expected_valid:0
            77365000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0c05
            77375000 linemun:       7730 addr:0c05 expected_valid:0
            77375000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0c05
            77385000 linemun:       7731 addr:0c05 expected_valid:0
            77385000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0c05
            77395000 linemun:       7732 addr:0c05 expected_valid:0
            77395000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0c05
            77405000 linemun:       7733 addr:0c05 expected_valid:0
            77405000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0c05
            77415000 linemun:       7734 addr:0c05 expected_valid:0
            77415000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0c05
            77425000 linemun:       7735 addr:0c05 expected_valid:0
            77425000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0c05
            77435000 linemun:       7736 addr:0c05 expected_valid:0
            77435000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0c05
            77435000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c05
            77445000 linemun:       7737 addr:0c05 expected_valid:1
            77445000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0c05
            77455000 linemun:       7738 addr:0c06 expected_valid:0
            77455000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0c06
            77465000 linemun:       7739 addr:0c06 expected_valid:0
            77465000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0c06
            77475000 linemun:       7740 addr:0c06 expected_valid:0
            77475000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0c06
            77485000 linemun:       7741 addr:0c06 expected_valid:0
            77485000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0c06
            77495000 linemun:       7742 addr:0c06 expected_valid:0
            77495000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0c06
            77505000 linemun:       7743 addr:0c06 expected_valid:0
            77505000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0c06
            77515000 linemun:       7744 addr:0c06 expected_valid:0
            77515000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0c06
            77525000 linemun:       7745 addr:0c06 expected_valid:0
            77525000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0c06
            77535000 linemun:       7746 addr:0c06 expected_valid:0
            77535000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0c06
            77535000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c06
            77545000 linemun:       7747 addr:0c06 expected_valid:1
            77545000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0c06
            77555000 linemun:       7748 addr:0c07 expected_valid:0
            77555000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0c07
            77565000 linemun:       7749 addr:0c07 expected_valid:0
            77565000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0c07
            77575000 linemun:       7750 addr:0c07 expected_valid:0
            77575000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0c07
            77585000 linemun:       7751 addr:0c07 expected_valid:0
            77585000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0c07
            77595000 linemun:       7752 addr:0c07 expected_valid:0
            77595000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0c07
            77605000 linemun:       7753 addr:0c07 expected_valid:0
            77605000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0c07
            77615000 linemun:       7754 addr:0c07 expected_valid:0
            77615000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0c07
            77625000 linemun:       7755 addr:0c07 expected_valid:0
            77625000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0c07
            77635000 linemun:       7756 addr:0c07 expected_valid:0
            77635000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0c07
            77635000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c07
            77645000 linemun:       7757 addr:0c07 expected_valid:1
            77645000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0c07
            77655000 linemun:       7758 addr:0c08 expected_valid:0
            77655000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0c08
            77665000 linemun:       7759 addr:0c08 expected_valid:0
            77665000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0c08
            77675000 linemun:       7760 addr:0c08 expected_valid:0
            77675000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0c08
            77685000 linemun:       7761 addr:0c08 expected_valid:0
            77685000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0c08
            77695000 linemun:       7762 addr:0c08 expected_valid:0
            77695000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0c08
            77705000 linemun:       7763 addr:0c08 expected_valid:0
            77705000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0c08
            77715000 linemun:       7764 addr:0c08 expected_valid:0
            77715000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0c08
            77725000 linemun:       7765 addr:0c08 expected_valid:0
            77725000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0c08
            77735000 linemun:       7766 addr:0c08 expected_valid:0
            77735000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0c08
            77735000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c08
            77745000 linemun:       7767 addr:0c08 expected_valid:1
            77745000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0c08
            77755000 linemun:       7768 addr:0c09 expected_valid:0
            77755000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0c09
            77765000 linemun:       7769 addr:0c09 expected_valid:0
            77765000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0c09
            77775000 linemun:       7770 addr:0c09 expected_valid:0
            77775000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0c09
            77785000 linemun:       7771 addr:0c09 expected_valid:0
            77785000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0c09
            77795000 linemun:       7772 addr:0c09 expected_valid:0
            77795000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0c09
            77805000 linemun:       7773 addr:0c09 expected_valid:0
            77805000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0c09
            77815000 linemun:       7774 addr:0c09 expected_valid:0
            77815000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0c09
            77825000 linemun:       7775 addr:0c09 expected_valid:0
            77825000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0c09
            77835000 linemun:       7776 addr:0c09 expected_valid:0
            77835000 RTL LRU_BIT[09]=01 FOR MISS ADDR:0c09
            77835000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c09
            77845000 linemun:       7777 addr:0c09 expected_valid:1
            77845000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:0c09
            77855000 linemun:       7778 addr:0c0a expected_valid:0
            77855000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0c0a
            77865000 linemun:       7779 addr:0c0a expected_valid:0
            77865000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0c0a
            77875000 linemun:       7780 addr:0c0a expected_valid:0
            77875000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0c0a
            77885000 linemun:       7781 addr:0c0a expected_valid:0
            77885000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0c0a
            77895000 linemun:       7782 addr:0c0a expected_valid:0
            77895000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0c0a
            77905000 linemun:       7783 addr:0c0a expected_valid:0
            77905000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0c0a
            77915000 linemun:       7784 addr:0c0a expected_valid:0
            77915000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0c0a
            77925000 linemun:       7785 addr:0c0a expected_valid:0
            77925000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0c0a
            77935000 linemun:       7786 addr:0c0a expected_valid:0
            77935000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:0c0a
            77935000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c0a
            77945000 linemun:       7787 addr:0c0a expected_valid:1
            77945000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:0c0a
            77955000 linemun:       7788 addr:0c0b expected_valid:0
            77955000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0c0b
            77965000 linemun:       7789 addr:0c0b expected_valid:0
            77965000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0c0b
            77975000 linemun:       7790 addr:0c0b expected_valid:0
            77975000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0c0b
            77985000 linemun:       7791 addr:0c0b expected_valid:0
            77985000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0c0b
            77995000 linemun:       7792 addr:0c0b expected_valid:0
            77995000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0c0b
            78005000 linemun:       7793 addr:0c0b expected_valid:0
            78005000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0c0b
            78015000 linemun:       7794 addr:0c0b expected_valid:0
            78015000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0c0b
            78025000 linemun:       7795 addr:0c0b expected_valid:0
            78025000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0c0b
            78035000 linemun:       7796 addr:0c0b expected_valid:0
            78035000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:0c0b
            78035000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c0b
            78045000 linemun:       7797 addr:0c0b expected_valid:1
            78045000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:0c0b
            78055000 linemun:       7798 addr:0c0c expected_valid:0
            78055000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c0c
            78065000 linemun:       7799 addr:0c0c expected_valid:0
            78065000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c0c
            78075000 linemun:       7800 addr:0c0c expected_valid:0
            78075000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c0c
            78085000 linemun:       7801 addr:0c0c expected_valid:0
            78085000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c0c
            78095000 linemun:       7802 addr:0c0c expected_valid:0
            78095000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c0c
            78105000 linemun:       7803 addr:0c0c expected_valid:0
            78105000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c0c
            78115000 linemun:       7804 addr:0c0c expected_valid:0
            78115000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c0c
            78125000 linemun:       7805 addr:0c0c expected_valid:0
            78125000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c0c
            78135000 linemun:       7806 addr:0c0c expected_valid:0
            78135000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c0c
            78135000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c0c
            78145000 linemun:       7807 addr:0c0c expected_valid:1
            78145000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:0c0c
            78155000 linemun:       7808 addr:13b6 expected_valid:0
            78155000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            78165000 linemun:       7809 addr:13b6 expected_valid:0
            78165000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            78175000 linemun:       7810 addr:13b6 expected_valid:0
            78175000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            78185000 linemun:       7811 addr:13b6 expected_valid:0
            78185000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            78195000 linemun:       7812 addr:13b6 expected_valid:0
            78195000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            78205000 linemun:       7813 addr:13b6 expected_valid:0
            78205000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            78215000 linemun:       7814 addr:13b6 expected_valid:0
            78215000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            78225000 linemun:       7815 addr:13b6 expected_valid:0
            78225000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            78235000 linemun:       7816 addr:13b6 expected_valid:0
            78235000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
            78235000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13b6
            78245000 linemun:       7817 addr:13b6 expected_valid:1
            78245000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:13b6
            78255000 linemun:       7818 addr:13b7 expected_valid:0
            78255000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            78265000 linemun:       7819 addr:13b7 expected_valid:0
            78265000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            78275000 linemun:       7820 addr:13b7 expected_valid:0
            78275000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            78285000 linemun:       7821 addr:13b7 expected_valid:0
            78285000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            78295000 linemun:       7822 addr:13b7 expected_valid:0
            78295000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            78305000 linemun:       7823 addr:13b7 expected_valid:0
            78305000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            78315000 linemun:       7824 addr:13b7 expected_valid:0
            78315000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            78325000 linemun:       7825 addr:13b7 expected_valid:0
            78325000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            78335000 linemun:       7826 addr:13b7 expected_valid:0
            78335000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            78335000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13b7
            78345000 linemun:       7827 addr:13b7 expected_valid:1
            78345000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:13b7
            78355000 linemun:       7828 addr:13b8 expected_valid:0
            78355000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
            78365000 linemun:       7829 addr:13b8 expected_valid:0
            78365000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
            78375000 linemun:       7830 addr:13b8 expected_valid:0
            78375000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
            78385000 linemun:       7831 addr:13b8 expected_valid:0
            78385000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
            78395000 linemun:       7832 addr:13b8 expected_valid:0
            78395000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
            78405000 linemun:       7833 addr:13b8 expected_valid:0
            78405000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
            78415000 linemun:       7834 addr:13b8 expected_valid:0
            78415000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
            78425000 linemun:       7835 addr:13b8 expected_valid:0
            78425000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
            78435000 linemun:       7836 addr:13b8 expected_valid:0
            78435000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
            78435000 RTL LRU_BIT[38]=10 UPDATED FOR BLOCK0 REPLACE ADDR:13b8
            78445000 linemun:       7837 addr:13b8 expected_valid:1
            78445000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:13b8
            78455000 linemun:       7838 addr:1b96 expected_valid:0
            78455000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            78465000 linemun:       7839 addr:1b96 expected_valid:0
            78465000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            78475000 linemun:       7840 addr:1b96 expected_valid:0
            78475000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            78485000 linemun:       7841 addr:1b96 expected_valid:0
            78485000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            78495000 linemun:       7842 addr:1b96 expected_valid:0
            78495000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            78505000 linemun:       7843 addr:1b96 expected_valid:0
            78505000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            78515000 linemun:       7844 addr:1b96 expected_valid:0
            78515000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            78525000 linemun:       7845 addr:1b96 expected_valid:0
            78525000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            78535000 linemun:       7846 addr:1b96 expected_valid:0
            78535000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            78535000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b96
            78545000 linemun:       7847 addr:1b96 expected_valid:1
            78545000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1b96
            78555000 linemun:       7848 addr:1b97 expected_valid:0
            78555000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
            78565000 linemun:       7849 addr:1b97 expected_valid:0
            78565000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
            78575000 linemun:       7850 addr:1b97 expected_valid:0
            78575000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
            78585000 linemun:       7851 addr:1b97 expected_valid:0
            78585000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
            78595000 linemun:       7852 addr:1b97 expected_valid:0
            78595000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
            78605000 linemun:       7853 addr:1b97 expected_valid:0
            78605000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
            78615000 linemun:       7854 addr:1b97 expected_valid:0
            78615000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
            78625000 linemun:       7855 addr:1b97 expected_valid:0
            78625000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
            78635000 linemun:       7856 addr:1b97 expected_valid:0
            78635000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
            78635000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b97
            78645000 linemun:       7857 addr:1b97 expected_valid:1
            78645000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:1b97
            78655000 linemun:       7858 addr:1b98 expected_valid:0
            78655000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
            78665000 linemun:       7859 addr:1b98 expected_valid:0
            78665000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
            78675000 linemun:       7860 addr:1b98 expected_valid:0
            78675000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
            78685000 linemun:       7861 addr:1b98 expected_valid:0
            78685000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
            78695000 linemun:       7862 addr:1b98 expected_valid:0
            78695000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
            78705000 linemun:       7863 addr:1b98 expected_valid:0
            78705000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
            78715000 linemun:       7864 addr:1b98 expected_valid:0
            78715000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
            78725000 linemun:       7865 addr:1b98 expected_valid:0
            78725000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
            78735000 linemun:       7866 addr:1b98 expected_valid:0
            78735000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
            78735000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b98
            78745000 linemun:       7867 addr:1b98 expected_valid:1
            78745000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:1b98
            78755000 linemun:       7868 addr:1128 expected_valid:1
            78755000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:1128
            78765000 linemun:       7869 addr:05d1 expected_valid:1
            78765000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            78775000 linemun:       7870 addr:2116 expected_valid:1
            78775000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:2116
            78785000 linemun:       7871 addr:2117 expected_valid:0
            78785000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
            78795000 linemun:       7872 addr:2117 expected_valid:0
            78795000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
            78805000 linemun:       7873 addr:2117 expected_valid:0
            78805000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
            78815000 linemun:       7874 addr:2117 expected_valid:0
            78815000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
            78825000 linemun:       7875 addr:2117 expected_valid:0
            78825000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
            78835000 linemun:       7876 addr:2117 expected_valid:0
            78835000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
            78845000 linemun:       7877 addr:2117 expected_valid:0
            78845000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
            78855000 linemun:       7878 addr:2117 expected_valid:0
            78855000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
            78865000 linemun:       7879 addr:2117 expected_valid:0
            78865000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
            78865000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2117
            78875000 linemun:       7880 addr:2117 expected_valid:1
            78875000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:2117
            78885000 linemun:       7881 addr:2118 expected_valid:0
            78885000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
            78895000 linemun:       7882 addr:2118 expected_valid:0
            78895000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
            78905000 linemun:       7883 addr:2118 expected_valid:0
            78905000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
            78915000 linemun:       7884 addr:2118 expected_valid:0
            78915000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
            78925000 linemun:       7885 addr:2118 expected_valid:0
            78925000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
            78935000 linemun:       7886 addr:2118 expected_valid:0
            78935000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
            78945000 linemun:       7887 addr:2118 expected_valid:0
            78945000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
            78955000 linemun:       7888 addr:2118 expected_valid:0
            78955000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
            78965000 linemun:       7889 addr:2118 expected_valid:0
            78965000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
            78965000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2118
            78975000 linemun:       7890 addr:2118 expected_valid:1
            78975000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:2118
            78985000 linemun:       7891 addr:2119 expected_valid:0
            78985000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
            78995000 linemun:       7892 addr:2119 expected_valid:0
            78995000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
            79005000 linemun:       7893 addr:2119 expected_valid:0
            79005000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
            79015000 linemun:       7894 addr:2119 expected_valid:0
            79015000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
            79025000 linemun:       7895 addr:2119 expected_valid:0
            79025000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
            79035000 linemun:       7896 addr:2119 expected_valid:0
            79035000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
            79045000 linemun:       7897 addr:2119 expected_valid:0
            79045000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
            79055000 linemun:       7898 addr:2119 expected_valid:0
            79055000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
            79065000 linemun:       7899 addr:2119 expected_valid:0
            79065000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
            79065000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2119
            79075000 linemun:       7900 addr:2119 expected_valid:1
            79075000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:2119
            79085000 linemun:       7901 addr:211a expected_valid:0
            79085000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:211a
            79095000 linemun:       7902 addr:211a expected_valid:0
            79095000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:211a
            79105000 linemun:       7903 addr:211a expected_valid:0
            79105000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:211a
            79115000 linemun:       7904 addr:211a expected_valid:0
            79115000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:211a
            79125000 linemun:       7905 addr:211a expected_valid:0
            79125000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:211a
            79135000 linemun:       7906 addr:211a expected_valid:0
            79135000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:211a
            79145000 linemun:       7907 addr:211a expected_valid:0
            79145000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:211a
            79155000 linemun:       7908 addr:211a expected_valid:0
            79155000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:211a
            79165000 linemun:       7909 addr:211a expected_valid:0
            79165000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:211a
            79165000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:211a
            79175000 linemun:       7910 addr:211a expected_valid:1
            79175000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:211a
            79185000 linemun:       7911 addr:211b expected_valid:0
            79185000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:211b
            79195000 linemun:       7912 addr:211b expected_valid:0
            79195000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:211b
            79205000 linemun:       7913 addr:211b expected_valid:0
            79205000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:211b
            79215000 linemun:       7914 addr:211b expected_valid:0
            79215000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:211b
            79225000 linemun:       7915 addr:211b expected_valid:0
            79225000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:211b
            79235000 linemun:       7916 addr:211b expected_valid:0
            79235000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:211b
            79245000 linemun:       7917 addr:211b expected_valid:0
            79245000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:211b
            79255000 linemun:       7918 addr:211b expected_valid:0
            79255000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:211b
            79265000 linemun:       7919 addr:211b expected_valid:0
            79265000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:211b
            79265000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:211b
            79275000 linemun:       7920 addr:211b expected_valid:1
            79275000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:211b
            79285000 linemun:       7921 addr:211c expected_valid:0
            79285000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:211c
            79295000 linemun:       7922 addr:211c expected_valid:0
            79295000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:211c
            79305000 linemun:       7923 addr:211c expected_valid:0
            79305000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:211c
            79315000 linemun:       7924 addr:211c expected_valid:0
            79315000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:211c
            79325000 linemun:       7925 addr:211c expected_valid:0
            79325000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:211c
            79335000 linemun:       7926 addr:211c expected_valid:0
            79335000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:211c
            79345000 linemun:       7927 addr:211c expected_valid:0
            79345000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:211c
            79355000 linemun:       7928 addr:211c expected_valid:0
            79355000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:211c
            79365000 linemun:       7929 addr:211c expected_valid:0
            79365000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:211c
            79365000 RTL LRU_BIT[1c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:211c
            79375000 linemun:       7930 addr:211c expected_valid:1
            79375000 RTL LRU_BIT[1c]=10 UPDATED FOR HIT ADDR:211c
            79385000 linemun:       7931 addr:211d expected_valid:0
            79385000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:211d
            79395000 linemun:       7932 addr:211d expected_valid:0
            79395000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:211d
            79405000 linemun:       7933 addr:211d expected_valid:0
            79405000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:211d
            79415000 linemun:       7934 addr:211d expected_valid:0
            79415000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:211d
            79425000 linemun:       7935 addr:211d expected_valid:0
            79425000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:211d
            79435000 linemun:       7936 addr:211d expected_valid:0
            79435000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:211d
            79445000 linemun:       7937 addr:211d expected_valid:0
            79445000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:211d
            79455000 linemun:       7938 addr:211d expected_valid:0
            79455000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:211d
            79465000 linemun:       7939 addr:211d expected_valid:0
            79465000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:211d
            79465000 RTL LRU_BIT[1d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:211d
            79475000 linemun:       7940 addr:211d expected_valid:1
            79475000 RTL LRU_BIT[1d]=10 UPDATED FOR HIT ADDR:211d
            79485000 linemun:       7941 addr:211e expected_valid:0
            79485000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:211e
            79495000 linemun:       7942 addr:211e expected_valid:0
            79495000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:211e
            79505000 linemun:       7943 addr:211e expected_valid:0
            79505000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:211e
            79515000 linemun:       7944 addr:211e expected_valid:0
            79515000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:211e
            79525000 linemun:       7945 addr:211e expected_valid:0
            79525000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:211e
            79535000 linemun:       7946 addr:211e expected_valid:0
            79535000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:211e
            79545000 linemun:       7947 addr:211e expected_valid:0
            79545000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:211e
            79555000 linemun:       7948 addr:211e expected_valid:0
            79555000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:211e
            79565000 linemun:       7949 addr:211e expected_valid:0
            79565000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:211e
            79565000 RTL LRU_BIT[1e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:211e
            79575000 linemun:       7950 addr:211e expected_valid:1
            79575000 RTL LRU_BIT[1e]=10 UPDATED FOR HIT ADDR:211e
            79585000 linemun:       7951 addr:0639 expected_valid:0
            79585000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            79595000 linemun:       7952 addr:0639 expected_valid:0
            79595000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            79605000 linemun:       7953 addr:0639 expected_valid:0
            79605000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            79615000 linemun:       7954 addr:0639 expected_valid:0
            79615000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            79625000 linemun:       7955 addr:0639 expected_valid:0
            79625000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            79635000 linemun:       7956 addr:0639 expected_valid:0
            79635000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            79645000 linemun:       7957 addr:0639 expected_valid:0
            79645000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            79655000 linemun:       7958 addr:0639 expected_valid:0
            79655000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            79665000 linemun:       7959 addr:0639 expected_valid:0
            79665000 RTL LRU_BIT[39]=10 FOR MISS ADDR:0639
            79665000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0639
            79675000 linemun:       7960 addr:0639 expected_valid:1
            79675000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            79685000 linemun:       7961 addr:063a expected_valid:0
            79685000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            79695000 linemun:       7962 addr:063a expected_valid:0
            79695000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            79705000 linemun:       7963 addr:063a expected_valid:0
            79705000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            79715000 linemun:       7964 addr:063a expected_valid:0
            79715000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            79725000 linemun:       7965 addr:063a expected_valid:0
            79725000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            79735000 linemun:       7966 addr:063a expected_valid:0
            79735000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            79745000 linemun:       7967 addr:063a expected_valid:0
            79745000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            79755000 linemun:       7968 addr:063a expected_valid:0
            79755000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            79765000 linemun:       7969 addr:063a expected_valid:0
            79765000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:063a
            79765000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:063a
            79775000 linemun:       7970 addr:063a expected_valid:1
            79775000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:063a
            79785000 linemun:       7971 addr:0bfc expected_valid:1
            79785000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
            79795000 linemun:       7972 addr:0bfd expected_valid:1
            79795000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:0bfd
            79805000 linemun:       7973 addr:1fbc expected_valid:0
            79805000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
            79815000 linemun:       7974 addr:1fbc expected_valid:0
            79815000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
            79825000 linemun:       7975 addr:1fbc expected_valid:0
            79825000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
            79835000 linemun:       7976 addr:1fbc expected_valid:0
            79835000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
            79845000 linemun:       7977 addr:1fbc expected_valid:0
            79845000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
            79855000 linemun:       7978 addr:1fbc expected_valid:0
            79855000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
            79865000 linemun:       7979 addr:1fbc expected_valid:0
            79865000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
            79875000 linemun:       7980 addr:1fbc expected_valid:0
            79875000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
            79885000 linemun:       7981 addr:1fbc expected_valid:0
            79885000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
            79885000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1fbc
            79895000 linemun:       7982 addr:1fbc expected_valid:1
            79895000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:1fbc
            79905000 linemun:       7983 addr:1fbd expected_valid:0
            79905000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
            79915000 linemun:       7984 addr:1fbd expected_valid:0
            79915000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
            79925000 linemun:       7985 addr:1fbd expected_valid:0
            79925000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
            79935000 linemun:       7986 addr:1fbd expected_valid:0
            79935000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
            79945000 linemun:       7987 addr:1fbd expected_valid:0
            79945000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
            79955000 linemun:       7988 addr:1fbd expected_valid:0
            79955000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
            79965000 linemun:       7989 addr:1fbd expected_valid:0
            79965000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
            79975000 linemun:       7990 addr:1fbd expected_valid:0
            79975000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
            79985000 linemun:       7991 addr:1fbd expected_valid:0
            79985000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
            79985000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1fbd
            79995000 linemun:       7992 addr:1fbd expected_valid:1
            79995000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:1fbd
            80005000 linemun:       7993 addr:1fbe expected_valid:0
            80005000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            80015000 linemun:       7994 addr:1fbe expected_valid:0
            80015000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            80025000 linemun:       7995 addr:1fbe expected_valid:0
            80025000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            80035000 linemun:       7996 addr:1fbe expected_valid:0
            80035000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            80045000 linemun:       7997 addr:1fbe expected_valid:0
            80045000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            80055000 linemun:       7998 addr:1fbe expected_valid:0
            80055000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            80065000 linemun:       7999 addr:1fbe expected_valid:0
            80065000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            80075000 linemun:       8000 addr:1fbe expected_valid:0
            80075000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            80085000 linemun:       8001 addr:1fbe expected_valid:0
            80085000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:1fbe
            80085000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1fbe
            80095000 linemun:       8002 addr:1fbe expected_valid:1
            80095000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:1fbe
            80105000 linemun:       8003 addr:1693 expected_valid:1
            80105000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:1693
            80115000 linemun:       8004 addr:1694 expected_valid:0
            80115000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            80125000 linemun:       8005 addr:1694 expected_valid:0
            80125000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            80135000 linemun:       8006 addr:1694 expected_valid:0
            80135000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            80145000 linemun:       8007 addr:1694 expected_valid:0
            80145000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            80155000 linemun:       8008 addr:1694 expected_valid:0
            80155000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            80165000 linemun:       8009 addr:1694 expected_valid:0
            80165000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            80175000 linemun:       8010 addr:1694 expected_valid:0
            80175000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            80185000 linemun:       8011 addr:1694 expected_valid:0
            80185000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            80195000 linemun:       8012 addr:1694 expected_valid:0
            80195000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
            80195000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1694
            80205000 linemun:       8013 addr:1694 expected_valid:1
            80205000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:1694
            80215000 linemun:       8014 addr:1695 expected_valid:1
            80215000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:1695
            80225000 linemun:       8015 addr:1696 expected_valid:0
            80225000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
            80235000 linemun:       8016 addr:1696 expected_valid:0
            80235000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
            80245000 linemun:       8017 addr:1696 expected_valid:0
            80245000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
            80255000 linemun:       8018 addr:1696 expected_valid:0
            80255000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
            80265000 linemun:       8019 addr:1696 expected_valid:0
            80265000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
            80275000 linemun:       8020 addr:1696 expected_valid:0
            80275000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
            80285000 linemun:       8021 addr:1696 expected_valid:0
            80285000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
            80295000 linemun:       8022 addr:1696 expected_valid:0
            80295000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
            80305000 linemun:       8023 addr:1696 expected_valid:0
            80305000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
            80305000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1696
            80315000 linemun:       8024 addr:1696 expected_valid:1
            80315000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1696
            80325000 linemun:       8025 addr:0639 expected_valid:1
            80325000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:0639
            80335000 linemun:       8026 addr:190c expected_valid:0
            80335000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
            80345000 linemun:       8027 addr:190c expected_valid:0
            80345000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
            80355000 linemun:       8028 addr:190c expected_valid:0
            80355000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
            80365000 linemun:       8029 addr:190c expected_valid:0
            80365000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
            80375000 linemun:       8030 addr:190c expected_valid:0
            80375000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
            80385000 linemun:       8031 addr:190c expected_valid:0
            80385000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
            80395000 linemun:       8032 addr:190c expected_valid:0
            80395000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
            80405000 linemun:       8033 addr:190c expected_valid:0
            80405000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
            80415000 linemun:       8034 addr:190c expected_valid:0
            80415000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
            80415000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:190c
            80425000 linemun:       8035 addr:190c expected_valid:1
            80425000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:190c
            80435000 linemun:       8036 addr:0d42 expected_valid:0
            80435000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            80445000 linemun:       8037 addr:0d42 expected_valid:0
            80445000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            80455000 linemun:       8038 addr:0d42 expected_valid:0
            80455000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            80465000 linemun:       8039 addr:0d42 expected_valid:0
            80465000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            80475000 linemun:       8040 addr:0d42 expected_valid:0
            80475000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            80485000 linemun:       8041 addr:0d42 expected_valid:0
            80485000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            80495000 linemun:       8042 addr:0d42 expected_valid:0
            80495000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            80505000 linemun:       8043 addr:0d42 expected_valid:0
            80505000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            80515000 linemun:       8044 addr:0d42 expected_valid:0
            80515000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0d42
            80515000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d42
            80525000 linemun:       8045 addr:0d42 expected_valid:1
            80525000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0d42
            80535000 linemun:       8046 addr:0d43 expected_valid:0
            80535000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            80545000 linemun:       8047 addr:0d43 expected_valid:0
            80545000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            80555000 linemun:       8048 addr:0d43 expected_valid:0
            80555000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            80565000 linemun:       8049 addr:0d43 expected_valid:0
            80565000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            80575000 linemun:       8050 addr:0d43 expected_valid:0
            80575000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            80585000 linemun:       8051 addr:0d43 expected_valid:0
            80585000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            80595000 linemun:       8052 addr:0d43 expected_valid:0
            80595000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            80605000 linemun:       8053 addr:0d43 expected_valid:0
            80605000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            80615000 linemun:       8054 addr:0d43 expected_valid:0
            80615000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
            80615000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d43
            80625000 linemun:       8055 addr:0d43 expected_valid:1
            80625000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0d43
            80635000 linemun:       8056 addr:0d44 expected_valid:0
            80635000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
            80645000 linemun:       8057 addr:0d44 expected_valid:0
            80645000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
            80655000 linemun:       8058 addr:0d44 expected_valid:0
            80655000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
            80665000 linemun:       8059 addr:0d44 expected_valid:0
            80665000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
            80675000 linemun:       8060 addr:0d44 expected_valid:0
            80675000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
            80685000 linemun:       8061 addr:0d44 expected_valid:0
            80685000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
            80695000 linemun:       8062 addr:0d44 expected_valid:0
            80695000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
            80705000 linemun:       8063 addr:0d44 expected_valid:0
            80705000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
            80715000 linemun:       8064 addr:0d44 expected_valid:0
            80715000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
            80715000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d44
            80725000 linemun:       8065 addr:0d44 expected_valid:1
            80725000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0d44
            80735000 linemun:       8066 addr:0d45 expected_valid:0
            80735000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            80745000 linemun:       8067 addr:0d45 expected_valid:0
            80745000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            80755000 linemun:       8068 addr:0d45 expected_valid:0
            80755000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            80765000 linemun:       8069 addr:0d45 expected_valid:0
            80765000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            80775000 linemun:       8070 addr:0d45 expected_valid:0
            80775000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            80785000 linemun:       8071 addr:0d45 expected_valid:0
            80785000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            80795000 linemun:       8072 addr:0d45 expected_valid:0
            80795000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            80805000 linemun:       8073 addr:0d45 expected_valid:0
            80805000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            80815000 linemun:       8074 addr:0d45 expected_valid:0
            80815000 RTL LRU_BIT[05]=10 FOR MISS ADDR:0d45
            80815000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d45
            80825000 linemun:       8075 addr:0d45 expected_valid:1
            80825000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:0d45
            80835000 linemun:       8076 addr:0d46 expected_valid:0
            80835000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            80845000 linemun:       8077 addr:0d46 expected_valid:0
            80845000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            80855000 linemun:       8078 addr:0d46 expected_valid:0
            80855000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            80865000 linemun:       8079 addr:0d46 expected_valid:0
            80865000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            80875000 linemun:       8080 addr:0d46 expected_valid:0
            80875000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            80885000 linemun:       8081 addr:0d46 expected_valid:0
            80885000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            80895000 linemun:       8082 addr:0d46 expected_valid:0
            80895000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            80905000 linemun:       8083 addr:0d46 expected_valid:0
            80905000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            80915000 linemun:       8084 addr:0d46 expected_valid:0
            80915000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
            80915000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d46
            80925000 linemun:       8085 addr:0d46 expected_valid:1
            80925000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0d46
            80935000 linemun:       8086 addr:0d47 expected_valid:0
            80935000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            80945000 linemun:       8087 addr:0d47 expected_valid:0
            80945000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            80955000 linemun:       8088 addr:0d47 expected_valid:0
            80955000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            80965000 linemun:       8089 addr:0d47 expected_valid:0
            80965000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            80975000 linemun:       8090 addr:0d47 expected_valid:0
            80975000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            80985000 linemun:       8091 addr:0d47 expected_valid:0
            80985000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            80995000 linemun:       8092 addr:0d47 expected_valid:0
            80995000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            81005000 linemun:       8093 addr:0d47 expected_valid:0
            81005000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            81015000 linemun:       8094 addr:0d47 expected_valid:0
            81015000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
            81015000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d47
            81025000 linemun:       8095 addr:0d47 expected_valid:1
            81025000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0d47
            81035000 linemun:       8096 addr:0d48 expected_valid:1
            81035000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0d48
            81045000 linemun:       8097 addr:0d49 expected_valid:0
            81045000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0d49
            81055000 linemun:       8098 addr:0d49 expected_valid:0
            81055000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0d49
            81065000 linemun:       8099 addr:0d49 expected_valid:0
            81065000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0d49
            81075000 linemun:       8100 addr:0d49 expected_valid:0
            81075000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0d49
            81085000 linemun:       8101 addr:0d49 expected_valid:0
            81085000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0d49
            81095000 linemun:       8102 addr:0d49 expected_valid:0
            81095000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0d49
            81105000 linemun:       8103 addr:0d49 expected_valid:0
            81105000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0d49
            81115000 linemun:       8104 addr:0d49 expected_valid:0
            81115000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0d49
            81125000 linemun:       8105 addr:0d49 expected_valid:0
            81125000 RTL LRU_BIT[09]=10 FOR MISS ADDR:0d49
            81125000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d49
            81135000 linemun:       8106 addr:0d49 expected_valid:1
            81135000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:0d49
            81145000 linemun:       8107 addr:0bfc expected_valid:1
            81145000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:0bfc
            81155000 linemun:       8108 addr:238a expected_valid:0
            81155000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
            81165000 linemun:       8109 addr:238a expected_valid:0
            81165000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
            81175000 linemun:       8110 addr:238a expected_valid:0
            81175000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
            81185000 linemun:       8111 addr:238a expected_valid:0
            81185000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
            81195000 linemun:       8112 addr:238a expected_valid:0
            81195000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
            81205000 linemun:       8113 addr:238a expected_valid:0
            81205000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
            81215000 linemun:       8114 addr:238a expected_valid:0
            81215000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
            81225000 linemun:       8115 addr:238a expected_valid:0
            81225000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
            81235000 linemun:       8116 addr:238a expected_valid:0
            81235000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
            81235000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:238a
            81245000 linemun:       8117 addr:238a expected_valid:1
            81245000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:238a
            81255000 linemun:       8118 addr:238b expected_valid:0
            81255000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            81265000 linemun:       8119 addr:238b expected_valid:0
            81265000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            81275000 linemun:       8120 addr:238b expected_valid:0
            81275000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            81285000 linemun:       8121 addr:238b expected_valid:0
            81285000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            81295000 linemun:       8122 addr:238b expected_valid:0
            81295000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            81305000 linemun:       8123 addr:238b expected_valid:0
            81305000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            81315000 linemun:       8124 addr:238b expected_valid:0
            81315000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            81325000 linemun:       8125 addr:238b expected_valid:0
            81325000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            81335000 linemun:       8126 addr:238b expected_valid:0
            81335000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            81335000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:238b
            81345000 linemun:       8127 addr:238b expected_valid:1
            81345000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:238b
            81355000 linemun:       8128 addr:238c expected_valid:0
            81355000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
            81365000 linemun:       8129 addr:238c expected_valid:0
            81365000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
            81375000 linemun:       8130 addr:238c expected_valid:0
            81375000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
            81385000 linemun:       8131 addr:238c expected_valid:0
            81385000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
            81395000 linemun:       8132 addr:238c expected_valid:0
            81395000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
            81405000 linemun:       8133 addr:238c expected_valid:0
            81405000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
            81415000 linemun:       8134 addr:238c expected_valid:0
            81415000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
            81425000 linemun:       8135 addr:238c expected_valid:0
            81425000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
            81435000 linemun:       8136 addr:238c expected_valid:0
            81435000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
            81435000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:238c
            81445000 linemun:       8137 addr:238c expected_valid:1
            81445000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:238c
            81455000 linemun:       8138 addr:1571 expected_valid:1
            81455000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:1571
            81465000 linemun:       8139 addr:010f expected_valid:1
            81465000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            81475000 linemun:       8140 addr:0110 expected_valid:1
            81475000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
            81485000 linemun:       8141 addr:1571 expected_valid:1
            81485000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:1571
            81495000 linemun:       8142 addr:1572 expected_valid:1
            81495000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:1572
            81505000 linemun:       8143 addr:1a46 expected_valid:0
            81505000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            81515000 linemun:       8144 addr:1a46 expected_valid:0
            81515000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            81525000 linemun:       8145 addr:1a46 expected_valid:0
            81525000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            81535000 linemun:       8146 addr:1a46 expected_valid:0
            81535000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            81545000 linemun:       8147 addr:1a46 expected_valid:0
            81545000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            81555000 linemun:       8148 addr:1a46 expected_valid:0
            81555000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            81565000 linemun:       8149 addr:1a46 expected_valid:0
            81565000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            81575000 linemun:       8150 addr:1a46 expected_valid:0
            81575000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            81585000 linemun:       8151 addr:1a46 expected_valid:0
            81585000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
            81585000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1a46
            81595000 linemun:       8152 addr:1a46 expected_valid:1
            81595000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:1a46
            81605000 linemun:       8153 addr:2abd expected_valid:0
            81605000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
            81615000 linemun:       8154 addr:2abd expected_valid:0
            81615000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
            81625000 linemun:       8155 addr:2abd expected_valid:0
            81625000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
            81635000 linemun:       8156 addr:2abd expected_valid:0
            81635000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
            81645000 linemun:       8157 addr:2abd expected_valid:0
            81645000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
            81655000 linemun:       8158 addr:2abd expected_valid:0
            81655000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
            81665000 linemun:       8159 addr:2abd expected_valid:0
            81665000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
            81675000 linemun:       8160 addr:2abd expected_valid:0
            81675000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
            81685000 linemun:       8161 addr:2abd expected_valid:0
            81685000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
            81685000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2abd
            81695000 linemun:       8162 addr:2abd expected_valid:1
            81695000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:2abd
            81705000 linemun:       8163 addr:24d2 expected_valid:0
            81705000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            81715000 linemun:       8164 addr:24d2 expected_valid:0
            81715000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            81725000 linemun:       8165 addr:24d2 expected_valid:0
            81725000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            81735000 linemun:       8166 addr:24d2 expected_valid:0
            81735000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            81745000 linemun:       8167 addr:24d2 expected_valid:0
            81745000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            81755000 linemun:       8168 addr:24d2 expected_valid:0
            81755000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            81765000 linemun:       8169 addr:24d2 expected_valid:0
            81765000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            81775000 linemun:       8170 addr:24d2 expected_valid:0
            81775000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            81785000 linemun:       8171 addr:24d2 expected_valid:0
            81785000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            81785000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:24d2
            81795000 linemun:       8172 addr:24d2 expected_valid:1
            81795000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:24d2
            81805000 linemun:       8173 addr:1c37 expected_valid:0
            81805000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            81815000 linemun:       8174 addr:1c37 expected_valid:0
            81815000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            81825000 linemun:       8175 addr:1c37 expected_valid:0
            81825000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            81835000 linemun:       8176 addr:1c37 expected_valid:0
            81835000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            81845000 linemun:       8177 addr:1c37 expected_valid:0
            81845000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            81855000 linemun:       8178 addr:1c37 expected_valid:0
            81855000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            81865000 linemun:       8179 addr:1c37 expected_valid:0
            81865000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            81875000 linemun:       8180 addr:1c37 expected_valid:0
            81875000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            81885000 linemun:       8181 addr:1c37 expected_valid:0
            81885000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
            81885000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c37
            81895000 linemun:       8182 addr:1c37 expected_valid:1
            81895000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:1c37
            81905000 linemun:       8183 addr:010f expected_valid:1
            81905000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:010f
            81915000 linemun:       8184 addr:0445 expected_valid:0
            81915000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            81925000 linemun:       8185 addr:0445 expected_valid:0
            81925000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            81935000 linemun:       8186 addr:0445 expected_valid:0
            81935000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            81945000 linemun:       8187 addr:0445 expected_valid:0
            81945000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            81955000 linemun:       8188 addr:0445 expected_valid:0
            81955000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            81965000 linemun:       8189 addr:0445 expected_valid:0
            81965000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            81975000 linemun:       8190 addr:0445 expected_valid:0
            81975000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            81985000 linemun:       8191 addr:0445 expected_valid:0
            81985000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            81995000 linemun:       8192 addr:0445 expected_valid:0
            81995000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
            81995000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0445
            82005000 linemun:       8193 addr:0445 expected_valid:1
            82005000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
            82015000 linemun:       8194 addr:1203 expected_valid:0
            82015000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            82025000 linemun:       8195 addr:1203 expected_valid:0
            82025000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            82035000 linemun:       8196 addr:1203 expected_valid:0
            82035000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            82045000 linemun:       8197 addr:1203 expected_valid:0
            82045000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            82055000 linemun:       8198 addr:1203 expected_valid:0
            82055000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            82065000 linemun:       8199 addr:1203 expected_valid:0
            82065000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            82075000 linemun:       8200 addr:1203 expected_valid:0
            82075000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            82085000 linemun:       8201 addr:1203 expected_valid:0
            82085000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            82095000 linemun:       8202 addr:1203 expected_valid:0
            82095000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
            82095000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1203
            82105000 linemun:       8203 addr:1203 expected_valid:1
            82105000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:1203
            82115000 linemun:       8204 addr:1204 expected_valid:0
            82115000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            82125000 linemun:       8205 addr:1204 expected_valid:0
            82125000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            82135000 linemun:       8206 addr:1204 expected_valid:0
            82135000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            82145000 linemun:       8207 addr:1204 expected_valid:0
            82145000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            82155000 linemun:       8208 addr:1204 expected_valid:0
            82155000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            82165000 linemun:       8209 addr:1204 expected_valid:0
            82165000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            82175000 linemun:       8210 addr:1204 expected_valid:0
            82175000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            82185000 linemun:       8211 addr:1204 expected_valid:0
            82185000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            82195000 linemun:       8212 addr:1204 expected_valid:0
            82195000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
            82195000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1204
            82205000 linemun:       8213 addr:1204 expected_valid:1
            82205000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:1204
            82215000 linemun:       8214 addr:1204 expected_valid:1
            82215000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:1204
            82225000 linemun:       8215 addr:1205 expected_valid:0
            82225000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            82235000 linemun:       8216 addr:1205 expected_valid:0
            82235000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            82245000 linemun:       8217 addr:1205 expected_valid:0
            82245000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            82255000 linemun:       8218 addr:1205 expected_valid:0
            82255000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            82265000 linemun:       8219 addr:1205 expected_valid:0
            82265000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            82275000 linemun:       8220 addr:1205 expected_valid:0
            82275000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            82285000 linemun:       8221 addr:1205 expected_valid:0
            82285000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            82295000 linemun:       8222 addr:1205 expected_valid:0
            82295000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            82305000 linemun:       8223 addr:1205 expected_valid:0
            82305000 RTL LRU_BIT[05]=10 FOR MISS ADDR:1205
            82305000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1205
            82315000 linemun:       8224 addr:1205 expected_valid:1
            82315000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:1205
            82325000 linemun:       8225 addr:1206 expected_valid:0
            82325000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            82335000 linemun:       8226 addr:1206 expected_valid:0
            82335000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            82345000 linemun:       8227 addr:1206 expected_valid:0
            82345000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            82355000 linemun:       8228 addr:1206 expected_valid:0
            82355000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            82365000 linemun:       8229 addr:1206 expected_valid:0
            82365000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            82375000 linemun:       8230 addr:1206 expected_valid:0
            82375000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            82385000 linemun:       8231 addr:1206 expected_valid:0
            82385000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            82395000 linemun:       8232 addr:1206 expected_valid:0
            82395000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            82405000 linemun:       8233 addr:1206 expected_valid:0
            82405000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
            82405000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1206
            82415000 linemun:       8234 addr:1206 expected_valid:1
            82415000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:1206
            82425000 linemun:       8235 addr:1207 expected_valid:0
            82425000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
            82435000 linemun:       8236 addr:1207 expected_valid:0
            82435000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
            82445000 linemun:       8237 addr:1207 expected_valid:0
            82445000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
            82455000 linemun:       8238 addr:1207 expected_valid:0
            82455000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
            82465000 linemun:       8239 addr:1207 expected_valid:0
            82465000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
            82475000 linemun:       8240 addr:1207 expected_valid:0
            82475000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
            82485000 linemun:       8241 addr:1207 expected_valid:0
            82485000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
            82495000 linemun:       8242 addr:1207 expected_valid:0
            82495000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
            82505000 linemun:       8243 addr:1207 expected_valid:0
            82505000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
            82505000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1207
            82515000 linemun:       8244 addr:1207 expected_valid:1
            82515000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:1207
            82525000 linemun:       8245 addr:1208 expected_valid:0
            82525000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            82535000 linemun:       8246 addr:1208 expected_valid:0
            82535000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            82545000 linemun:       8247 addr:1208 expected_valid:0
            82545000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            82555000 linemun:       8248 addr:1208 expected_valid:0
            82555000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            82565000 linemun:       8249 addr:1208 expected_valid:0
            82565000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            82575000 linemun:       8250 addr:1208 expected_valid:0
            82575000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            82585000 linemun:       8251 addr:1208 expected_valid:0
            82585000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            82595000 linemun:       8252 addr:1208 expected_valid:0
            82595000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            82605000 linemun:       8253 addr:1208 expected_valid:0
            82605000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
            82605000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1208
            82615000 linemun:       8254 addr:1208 expected_valid:1
            82615000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:1208
            82625000 linemun:       8255 addr:1209 expected_valid:0
            82625000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1209
            82635000 linemun:       8256 addr:1209 expected_valid:0
            82635000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1209
            82645000 linemun:       8257 addr:1209 expected_valid:0
            82645000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1209
            82655000 linemun:       8258 addr:1209 expected_valid:0
            82655000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1209
            82665000 linemun:       8259 addr:1209 expected_valid:0
            82665000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1209
            82675000 linemun:       8260 addr:1209 expected_valid:0
            82675000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1209
            82685000 linemun:       8261 addr:1209 expected_valid:0
            82685000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1209
            82695000 linemun:       8262 addr:1209 expected_valid:0
            82695000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1209
            82705000 linemun:       8263 addr:1209 expected_valid:0
            82705000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1209
            82705000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1209
            82715000 linemun:       8264 addr:1209 expected_valid:1
            82715000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:1209
            82725000 linemun:       8265 addr:120a expected_valid:0
            82725000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:120a
            82735000 linemun:       8266 addr:120a expected_valid:0
            82735000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:120a
            82745000 linemun:       8267 addr:120a expected_valid:0
            82745000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:120a
            82755000 linemun:       8268 addr:120a expected_valid:0
            82755000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:120a
            82765000 linemun:       8269 addr:120a expected_valid:0
            82765000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:120a
            82775000 linemun:       8270 addr:120a expected_valid:0
            82775000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:120a
            82785000 linemun:       8271 addr:120a expected_valid:0
            82785000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:120a
            82795000 linemun:       8272 addr:120a expected_valid:0
            82795000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:120a
            82805000 linemun:       8273 addr:120a expected_valid:0
            82805000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:120a
            82805000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:120a
            82815000 linemun:       8274 addr:120a expected_valid:1
            82815000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:120a
            82825000 linemun:       8275 addr:120b expected_valid:0
            82825000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:120b
            82835000 linemun:       8276 addr:120b expected_valid:0
            82835000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:120b
            82845000 linemun:       8277 addr:120b expected_valid:0
            82845000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:120b
            82855000 linemun:       8278 addr:120b expected_valid:0
            82855000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:120b
            82865000 linemun:       8279 addr:120b expected_valid:0
            82865000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:120b
            82875000 linemun:       8280 addr:120b expected_valid:0
            82875000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:120b
            82885000 linemun:       8281 addr:120b expected_valid:0
            82885000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:120b
            82895000 linemun:       8282 addr:120b expected_valid:0
            82895000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:120b
            82905000 linemun:       8283 addr:120b expected_valid:0
            82905000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:120b
            82905000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:120b
            82915000 linemun:       8284 addr:120b expected_valid:1
            82915000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:120b
            82925000 linemun:       8285 addr:120c expected_valid:0
            82925000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:120c
            82935000 linemun:       8286 addr:120c expected_valid:0
            82935000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:120c
            82945000 linemun:       8287 addr:120c expected_valid:0
            82945000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:120c
            82955000 linemun:       8288 addr:120c expected_valid:0
            82955000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:120c
            82965000 linemun:       8289 addr:120c expected_valid:0
            82965000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:120c
            82975000 linemun:       8290 addr:120c expected_valid:0
            82975000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:120c
            82985000 linemun:       8291 addr:120c expected_valid:0
            82985000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:120c
            82995000 linemun:       8292 addr:120c expected_valid:0
            82995000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:120c
            83005000 linemun:       8293 addr:120c expected_valid:0
            83005000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:120c
            83005000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:120c
            83015000 linemun:       8294 addr:120c expected_valid:1
            83015000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:120c
            83025000 linemun:       8295 addr:120d expected_valid:0
            83025000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:120d
            83035000 linemun:       8296 addr:120d expected_valid:0
            83035000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:120d
            83045000 linemun:       8297 addr:120d expected_valid:0
            83045000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:120d
            83055000 linemun:       8298 addr:120d expected_valid:0
            83055000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:120d
            83065000 linemun:       8299 addr:120d expected_valid:0
            83065000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:120d
            83075000 linemun:       8300 addr:120d expected_valid:0
            83075000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:120d
            83085000 linemun:       8301 addr:120d expected_valid:0
            83085000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:120d
            83095000 linemun:       8302 addr:120d expected_valid:0
            83095000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:120d
            83105000 linemun:       8303 addr:120d expected_valid:0
            83105000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:120d
            83105000 RTL LRU_BIT[0d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:120d
            83115000 linemun:       8304 addr:120d expected_valid:1
            83115000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:120d
            83125000 linemun:       8305 addr:120e expected_valid:0
            83125000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:120e
            83135000 linemun:       8306 addr:120e expected_valid:0
            83135000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:120e
            83145000 linemun:       8307 addr:120e expected_valid:0
            83145000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:120e
            83155000 linemun:       8308 addr:120e expected_valid:0
            83155000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:120e
            83165000 linemun:       8309 addr:120e expected_valid:0
            83165000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:120e
            83175000 linemun:       8310 addr:120e expected_valid:0
            83175000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:120e
            83185000 linemun:       8311 addr:120e expected_valid:0
            83185000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:120e
            83195000 linemun:       8312 addr:120e expected_valid:0
            83195000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:120e
            83205000 linemun:       8313 addr:120e expected_valid:0
            83205000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:120e
            83205000 RTL LRU_BIT[0e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:120e
            83215000 linemun:       8314 addr:120e expected_valid:1
            83215000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:120e
            83225000 linemun:       8315 addr:2b4f expected_valid:0
            83225000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2b4f
            83235000 linemun:       8316 addr:2b4f expected_valid:0
            83235000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2b4f
            83245000 linemun:       8317 addr:2b4f expected_valid:0
            83245000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2b4f
            83255000 linemun:       8318 addr:2b4f expected_valid:0
            83255000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2b4f
            83265000 linemun:       8319 addr:2b4f expected_valid:0
            83265000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2b4f
            83275000 linemun:       8320 addr:2b4f expected_valid:0
            83275000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2b4f
            83285000 linemun:       8321 addr:2b4f expected_valid:0
            83285000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2b4f
            83295000 linemun:       8322 addr:2b4f expected_valid:0
            83295000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2b4f
            83305000 linemun:       8323 addr:2b4f expected_valid:0
            83305000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2b4f
            83305000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b4f
            83315000 linemun:       8324 addr:2b4f expected_valid:1
            83315000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:2b4f
            83325000 linemun:       8325 addr:2b50 expected_valid:0
            83325000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
            83335000 linemun:       8326 addr:2b50 expected_valid:0
            83335000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
            83345000 linemun:       8327 addr:2b50 expected_valid:0
            83345000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
            83355000 linemun:       8328 addr:2b50 expected_valid:0
            83355000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
            83365000 linemun:       8329 addr:2b50 expected_valid:0
            83365000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
            83375000 linemun:       8330 addr:2b50 expected_valid:0
            83375000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
            83385000 linemun:       8331 addr:2b50 expected_valid:0
            83385000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
            83395000 linemun:       8332 addr:2b50 expected_valid:0
            83395000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
            83405000 linemun:       8333 addr:2b50 expected_valid:0
            83405000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
            83405000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b50
            83415000 linemun:       8334 addr:2b50 expected_valid:1
            83415000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:2b50
            83425000 linemun:       8335 addr:2b51 expected_valid:0
            83425000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2b51
            83435000 linemun:       8336 addr:2b51 expected_valid:0
            83435000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2b51
            83445000 linemun:       8337 addr:2b51 expected_valid:0
            83445000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2b51
            83455000 linemun:       8338 addr:2b51 expected_valid:0
            83455000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2b51
            83465000 linemun:       8339 addr:2b51 expected_valid:0
            83465000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2b51
            83475000 linemun:       8340 addr:2b51 expected_valid:0
            83475000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2b51
            83485000 linemun:       8341 addr:2b51 expected_valid:0
            83485000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2b51
            83495000 linemun:       8342 addr:2b51 expected_valid:0
            83495000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2b51
            83505000 linemun:       8343 addr:2b51 expected_valid:0
            83505000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2b51
            83505000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b51
            83515000 linemun:       8344 addr:2b51 expected_valid:1
            83515000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:2b51
            83525000 linemun:       8345 addr:2b52 expected_valid:0
            83525000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            83535000 linemun:       8346 addr:2b52 expected_valid:0
            83535000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            83545000 linemun:       8347 addr:2b52 expected_valid:0
            83545000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            83555000 linemun:       8348 addr:2b52 expected_valid:0
            83555000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            83565000 linemun:       8349 addr:2b52 expected_valid:0
            83565000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            83575000 linemun:       8350 addr:2b52 expected_valid:0
            83575000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            83585000 linemun:       8351 addr:2b52 expected_valid:0
            83585000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            83595000 linemun:       8352 addr:2b52 expected_valid:0
            83595000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            83605000 linemun:       8353 addr:2b52 expected_valid:0
            83605000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            83605000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b52
            83615000 linemun:       8354 addr:2b52 expected_valid:1
            83615000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:2b52
            83625000 linemun:       8355 addr:2b53 expected_valid:0
            83625000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
            83635000 linemun:       8356 addr:2b53 expected_valid:0
            83635000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
            83645000 linemun:       8357 addr:2b53 expected_valid:0
            83645000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
            83655000 linemun:       8358 addr:2b53 expected_valid:0
            83655000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
            83665000 linemun:       8359 addr:2b53 expected_valid:0
            83665000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
            83675000 linemun:       8360 addr:2b53 expected_valid:0
            83675000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
            83685000 linemun:       8361 addr:2b53 expected_valid:0
            83685000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
            83695000 linemun:       8362 addr:2b53 expected_valid:0
            83695000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
            83705000 linemun:       8363 addr:2b53 expected_valid:0
            83705000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
            83705000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b53
            83715000 linemun:       8364 addr:2b53 expected_valid:1
            83715000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:2b53
            83725000 linemun:       8365 addr:2b54 expected_valid:0
            83725000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2b54
            83735000 linemun:       8366 addr:2b54 expected_valid:0
            83735000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2b54
            83745000 linemun:       8367 addr:2b54 expected_valid:0
            83745000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2b54
            83755000 linemun:       8368 addr:2b54 expected_valid:0
            83755000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2b54
            83765000 linemun:       8369 addr:2b54 expected_valid:0
            83765000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2b54
            83775000 linemun:       8370 addr:2b54 expected_valid:0
            83775000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2b54
            83785000 linemun:       8371 addr:2b54 expected_valid:0
            83785000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2b54
            83795000 linemun:       8372 addr:2b54 expected_valid:0
            83795000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2b54
            83805000 linemun:       8373 addr:2b54 expected_valid:0
            83805000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2b54
            83805000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b54
            83815000 linemun:       8374 addr:2b54 expected_valid:1
            83815000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:2b54
            83825000 linemun:       8375 addr:2b55 expected_valid:0
            83825000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2b55
            83835000 linemun:       8376 addr:2b55 expected_valid:0
            83835000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2b55
            83845000 linemun:       8377 addr:2b55 expected_valid:0
            83845000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2b55
            83855000 linemun:       8378 addr:2b55 expected_valid:0
            83855000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2b55
            83865000 linemun:       8379 addr:2b55 expected_valid:0
            83865000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2b55
            83875000 linemun:       8380 addr:2b55 expected_valid:0
            83875000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2b55
            83885000 linemun:       8381 addr:2b55 expected_valid:0
            83885000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2b55
            83895000 linemun:       8382 addr:2b55 expected_valid:0
            83895000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2b55
            83905000 linemun:       8383 addr:2b55 expected_valid:0
            83905000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2b55
            83905000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b55
            83915000 linemun:       8384 addr:2b55 expected_valid:1
            83915000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:2b55
            83925000 linemun:       8385 addr:2b56 expected_valid:0
            83925000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2b56
            83935000 linemun:       8386 addr:2b56 expected_valid:0
            83935000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2b56
            83945000 linemun:       8387 addr:2b56 expected_valid:0
            83945000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2b56
            83955000 linemun:       8388 addr:2b56 expected_valid:0
            83955000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2b56
            83965000 linemun:       8389 addr:2b56 expected_valid:0
            83965000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2b56
            83975000 linemun:       8390 addr:2b56 expected_valid:0
            83975000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2b56
            83985000 linemun:       8391 addr:2b56 expected_valid:0
            83985000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2b56
            83995000 linemun:       8392 addr:2b56 expected_valid:0
            83995000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2b56
            84005000 linemun:       8393 addr:2b56 expected_valid:0
            84005000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2b56
            84005000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b56
            84015000 linemun:       8394 addr:2b56 expected_valid:1
            84015000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:2b56
            84025000 linemun:       8395 addr:2b57 expected_valid:0
            84025000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2b57
            84035000 linemun:       8396 addr:2b57 expected_valid:0
            84035000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2b57
            84045000 linemun:       8397 addr:2b57 expected_valid:0
            84045000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2b57
            84055000 linemun:       8398 addr:2b57 expected_valid:0
            84055000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2b57
            84065000 linemun:       8399 addr:2b57 expected_valid:0
            84065000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2b57
            84075000 linemun:       8400 addr:2b57 expected_valid:0
            84075000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2b57
            84085000 linemun:       8401 addr:2b57 expected_valid:0
            84085000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2b57
            84095000 linemun:       8402 addr:2b57 expected_valid:0
            84095000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2b57
            84105000 linemun:       8403 addr:2b57 expected_valid:0
            84105000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2b57
            84105000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b57
            84115000 linemun:       8404 addr:2b57 expected_valid:1
            84115000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:2b57
            84125000 linemun:       8405 addr:2b58 expected_valid:0
            84125000 RTL LRU_BIT[18]=10 FOR MISS ADDR:2b58
            84135000 linemun:       8406 addr:2b58 expected_valid:0
            84135000 RTL LRU_BIT[18]=10 FOR MISS ADDR:2b58
            84145000 linemun:       8407 addr:2b58 expected_valid:0
            84145000 RTL LRU_BIT[18]=10 FOR MISS ADDR:2b58
            84155000 linemun:       8408 addr:2b58 expected_valid:0
            84155000 RTL LRU_BIT[18]=10 FOR MISS ADDR:2b58
            84165000 linemun:       8409 addr:2b58 expected_valid:0
            84165000 RTL LRU_BIT[18]=10 FOR MISS ADDR:2b58
            84175000 linemun:       8410 addr:2b58 expected_valid:0
            84175000 RTL LRU_BIT[18]=10 FOR MISS ADDR:2b58
            84185000 linemun:       8411 addr:2b58 expected_valid:0
            84185000 RTL LRU_BIT[18]=10 FOR MISS ADDR:2b58
            84195000 linemun:       8412 addr:2b58 expected_valid:0
            84195000 RTL LRU_BIT[18]=10 FOR MISS ADDR:2b58
            84205000 linemun:       8413 addr:2b58 expected_valid:0
            84205000 RTL LRU_BIT[18]=10 FOR MISS ADDR:2b58
            84205000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b58
            84215000 linemun:       8414 addr:2b58 expected_valid:1
            84215000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:2b58
            84225000 linemun:       8415 addr:2b59 expected_valid:0
            84225000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2b59
            84235000 linemun:       8416 addr:2b59 expected_valid:0
            84235000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2b59
            84245000 linemun:       8417 addr:2b59 expected_valid:0
            84245000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2b59
            84255000 linemun:       8418 addr:2b59 expected_valid:0
            84255000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2b59
            84265000 linemun:       8419 addr:2b59 expected_valid:0
            84265000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2b59
            84275000 linemun:       8420 addr:2b59 expected_valid:0
            84275000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2b59
            84285000 linemun:       8421 addr:2b59 expected_valid:0
            84285000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2b59
            84295000 linemun:       8422 addr:2b59 expected_valid:0
            84295000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2b59
            84305000 linemun:       8423 addr:2b59 expected_valid:0
            84305000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2b59
            84305000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b59
            84315000 linemun:       8424 addr:2b59 expected_valid:1
            84315000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:2b59
            84325000 linemun:       8425 addr:2b5a expected_valid:0
            84325000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:2b5a
            84335000 linemun:       8426 addr:2b5a expected_valid:0
            84335000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:2b5a
            84345000 linemun:       8427 addr:2b5a expected_valid:0
            84345000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:2b5a
            84355000 linemun:       8428 addr:2b5a expected_valid:0
            84355000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:2b5a
            84365000 linemun:       8429 addr:2b5a expected_valid:0
            84365000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:2b5a
            84375000 linemun:       8430 addr:2b5a expected_valid:0
            84375000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:2b5a
            84385000 linemun:       8431 addr:2b5a expected_valid:0
            84385000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:2b5a
            84395000 linemun:       8432 addr:2b5a expected_valid:0
            84395000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:2b5a
            84405000 linemun:       8433 addr:2b5a expected_valid:0
            84405000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:2b5a
            84405000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b5a
            84415000 linemun:       8434 addr:2b5a expected_valid:1
            84415000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:2b5a
            84425000 linemun:       8435 addr:2b5b expected_valid:0
            84425000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:2b5b
            84435000 linemun:       8436 addr:2b5b expected_valid:0
            84435000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:2b5b
            84445000 linemun:       8437 addr:2b5b expected_valid:0
            84445000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:2b5b
            84455000 linemun:       8438 addr:2b5b expected_valid:0
            84455000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:2b5b
            84465000 linemun:       8439 addr:2b5b expected_valid:0
            84465000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:2b5b
            84475000 linemun:       8440 addr:2b5b expected_valid:0
            84475000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:2b5b
            84485000 linemun:       8441 addr:2b5b expected_valid:0
            84485000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:2b5b
            84495000 linemun:       8442 addr:2b5b expected_valid:0
            84495000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:2b5b
            84505000 linemun:       8443 addr:2b5b expected_valid:0
            84505000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:2b5b
            84505000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b5b
            84515000 linemun:       8444 addr:2b5b expected_valid:1
            84515000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:2b5b
            84525000 linemun:       8445 addr:2b5c expected_valid:0
            84525000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:2b5c
            84535000 linemun:       8446 addr:2b5c expected_valid:0
            84535000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:2b5c
            84545000 linemun:       8447 addr:2b5c expected_valid:0
            84545000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:2b5c
            84555000 linemun:       8448 addr:2b5c expected_valid:0
            84555000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:2b5c
            84565000 linemun:       8449 addr:2b5c expected_valid:0
            84565000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:2b5c
            84575000 linemun:       8450 addr:2b5c expected_valid:0
            84575000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:2b5c
            84585000 linemun:       8451 addr:2b5c expected_valid:0
            84585000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:2b5c
            84595000 linemun:       8452 addr:2b5c expected_valid:0
            84595000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:2b5c
            84605000 linemun:       8453 addr:2b5c expected_valid:0
            84605000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:2b5c
            84605000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b5c
            84615000 linemun:       8454 addr:2b5c expected_valid:1
            84615000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:2b5c
            84625000 linemun:       8455 addr:2b5d expected_valid:0
            84625000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:2b5d
            84635000 linemun:       8456 addr:2b5d expected_valid:0
            84635000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:2b5d
            84645000 linemun:       8457 addr:2b5d expected_valid:0
            84645000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:2b5d
            84655000 linemun:       8458 addr:2b5d expected_valid:0
            84655000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:2b5d
            84665000 linemun:       8459 addr:2b5d expected_valid:0
            84665000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:2b5d
            84675000 linemun:       8460 addr:2b5d expected_valid:0
            84675000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:2b5d
            84685000 linemun:       8461 addr:2b5d expected_valid:0
            84685000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:2b5d
            84695000 linemun:       8462 addr:2b5d expected_valid:0
            84695000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:2b5d
            84705000 linemun:       8463 addr:2b5d expected_valid:0
            84705000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:2b5d
            84705000 RTL LRU_BIT[1d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b5d
            84715000 linemun:       8464 addr:2b5d expected_valid:1
            84715000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:2b5d
            84725000 linemun:       8465 addr:2b5e expected_valid:0
            84725000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:2b5e
            84735000 linemun:       8466 addr:2b5e expected_valid:0
            84735000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:2b5e
            84745000 linemun:       8467 addr:2b5e expected_valid:0
            84745000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:2b5e
            84755000 linemun:       8468 addr:2b5e expected_valid:0
            84755000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:2b5e
            84765000 linemun:       8469 addr:2b5e expected_valid:0
            84765000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:2b5e
            84775000 linemun:       8470 addr:2b5e expected_valid:0
            84775000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:2b5e
            84785000 linemun:       8471 addr:2b5e expected_valid:0
            84785000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:2b5e
            84795000 linemun:       8472 addr:2b5e expected_valid:0
            84795000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:2b5e
            84805000 linemun:       8473 addr:2b5e expected_valid:0
            84805000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:2b5e
            84805000 RTL LRU_BIT[1e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b5e
            84815000 linemun:       8474 addr:2b5e expected_valid:1
            84815000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:2b5e
            84825000 linemun:       8475 addr:2b5f expected_valid:0
            84825000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:2b5f
            84835000 linemun:       8476 addr:2b5f expected_valid:0
            84835000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:2b5f
            84845000 linemun:       8477 addr:2b5f expected_valid:0
            84845000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:2b5f
            84855000 linemun:       8478 addr:2b5f expected_valid:0
            84855000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:2b5f
            84865000 linemun:       8479 addr:2b5f expected_valid:0
            84865000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:2b5f
            84875000 linemun:       8480 addr:2b5f expected_valid:0
            84875000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:2b5f
            84885000 linemun:       8481 addr:2b5f expected_valid:0
            84885000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:2b5f
            84895000 linemun:       8482 addr:2b5f expected_valid:0
            84895000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:2b5f
            84905000 linemun:       8483 addr:2b5f expected_valid:0
            84905000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:2b5f
            84905000 RTL LRU_BIT[1f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b5f
            84915000 linemun:       8484 addr:2b5f expected_valid:1
            84915000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:2b5f
            84925000 linemun:       8485 addr:2b60 expected_valid:0
            84925000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2b60
            84935000 linemun:       8486 addr:2b60 expected_valid:0
            84935000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2b60
            84945000 linemun:       8487 addr:2b60 expected_valid:0
            84945000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2b60
            84955000 linemun:       8488 addr:2b60 expected_valid:0
            84955000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2b60
            84965000 linemun:       8489 addr:2b60 expected_valid:0
            84965000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2b60
            84975000 linemun:       8490 addr:2b60 expected_valid:0
            84975000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2b60
            84985000 linemun:       8491 addr:2b60 expected_valid:0
            84985000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2b60
            84995000 linemun:       8492 addr:2b60 expected_valid:0
            84995000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2b60
            85005000 linemun:       8493 addr:2b60 expected_valid:0
            85005000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2b60
            85005000 RTL LRU_BIT[20]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b60
            85015000 linemun:       8494 addr:2b60 expected_valid:1
            85015000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:2b60
            85025000 linemun:       8495 addr:2953 expected_valid:0
            85025000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
            85035000 linemun:       8496 addr:2953 expected_valid:0
            85035000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
            85045000 linemun:       8497 addr:2953 expected_valid:0
            85045000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
            85055000 linemun:       8498 addr:2953 expected_valid:0
            85055000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
            85065000 linemun:       8499 addr:2953 expected_valid:0
            85065000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
            85075000 linemun:       8500 addr:2953 expected_valid:0
            85075000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
            85085000 linemun:       8501 addr:2953 expected_valid:0
            85085000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
            85095000 linemun:       8502 addr:2953 expected_valid:0
            85095000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
            85105000 linemun:       8503 addr:2953 expected_valid:0
            85105000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
            85105000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2953
            85115000 linemun:       8504 addr:2953 expected_valid:1
            85115000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:2953
            85125000 linemun:       8505 addr:2954 expected_valid:0
            85125000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2954
            85135000 linemun:       8506 addr:2954 expected_valid:0
            85135000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2954
            85145000 linemun:       8507 addr:2954 expected_valid:0
            85145000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2954
            85155000 linemun:       8508 addr:2954 expected_valid:0
            85155000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2954
            85165000 linemun:       8509 addr:2954 expected_valid:0
            85165000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2954
            85175000 linemun:       8510 addr:2954 expected_valid:0
            85175000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2954
            85185000 linemun:       8511 addr:2954 expected_valid:0
            85185000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2954
            85195000 linemun:       8512 addr:2954 expected_valid:0
            85195000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2954
            85205000 linemun:       8513 addr:2954 expected_valid:0
            85205000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2954
            85205000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2954
            85215000 linemun:       8514 addr:2954 expected_valid:1
            85215000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:2954
            85225000 linemun:       8515 addr:1203 expected_valid:1
            85225000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:1203
            85235000 linemun:       8516 addr:2abd expected_valid:1
            85235000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:2abd
            85245000 linemun:       8517 addr:2abe expected_valid:0
            85245000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:2abe
            85255000 linemun:       8518 addr:2abe expected_valid:0
            85255000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:2abe
            85265000 linemun:       8519 addr:2abe expected_valid:0
            85265000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:2abe
            85275000 linemun:       8520 addr:2abe expected_valid:0
            85275000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:2abe
            85285000 linemun:       8521 addr:2abe expected_valid:0
            85285000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:2abe
            85295000 linemun:       8522 addr:2abe expected_valid:0
            85295000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:2abe
            85305000 linemun:       8523 addr:2abe expected_valid:0
            85305000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:2abe
            85315000 linemun:       8524 addr:2abe expected_valid:0
            85315000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:2abe
            85325000 linemun:       8525 addr:2abe expected_valid:0
            85325000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:2abe
            85325000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2abe
            85335000 linemun:       8526 addr:2abe expected_valid:1
            85335000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:2abe
            85345000 linemun:       8527 addr:2259 expected_valid:0
            85345000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
            85355000 linemun:       8528 addr:2259 expected_valid:0
            85355000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
            85365000 linemun:       8529 addr:2259 expected_valid:0
            85365000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
            85375000 linemun:       8530 addr:2259 expected_valid:0
            85375000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
            85385000 linemun:       8531 addr:2259 expected_valid:0
            85385000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
            85395000 linemun:       8532 addr:2259 expected_valid:0
            85395000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
            85405000 linemun:       8533 addr:2259 expected_valid:0
            85405000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
            85415000 linemun:       8534 addr:2259 expected_valid:0
            85415000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
            85425000 linemun:       8535 addr:2259 expected_valid:0
            85425000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
            85425000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2259
            85435000 linemun:       8536 addr:2259 expected_valid:1
            85435000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:2259
            85445000 linemun:       8537 addr:225a expected_valid:0
            85445000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
            85455000 linemun:       8538 addr:225a expected_valid:0
            85455000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
            85465000 linemun:       8539 addr:225a expected_valid:0
            85465000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
            85475000 linemun:       8540 addr:225a expected_valid:0
            85475000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
            85485000 linemun:       8541 addr:225a expected_valid:0
            85485000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
            85495000 linemun:       8542 addr:225a expected_valid:0
            85495000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
            85505000 linemun:       8543 addr:225a expected_valid:0
            85505000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
            85515000 linemun:       8544 addr:225a expected_valid:0
            85515000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
            85525000 linemun:       8545 addr:225a expected_valid:0
            85525000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
            85525000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225a
            85535000 linemun:       8546 addr:225a expected_valid:1
            85535000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:225a
            85545000 linemun:       8547 addr:225b expected_valid:0
            85545000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
            85555000 linemun:       8548 addr:225b expected_valid:0
            85555000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
            85565000 linemun:       8549 addr:225b expected_valid:0
            85565000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
            85575000 linemun:       8550 addr:225b expected_valid:0
            85575000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
            85585000 linemun:       8551 addr:225b expected_valid:0
            85585000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
            85595000 linemun:       8552 addr:225b expected_valid:0
            85595000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
            85605000 linemun:       8553 addr:225b expected_valid:0
            85605000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
            85615000 linemun:       8554 addr:225b expected_valid:0
            85615000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
            85625000 linemun:       8555 addr:225b expected_valid:0
            85625000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
            85625000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225b
            85635000 linemun:       8556 addr:225b expected_valid:1
            85635000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:225b
            85645000 linemun:       8557 addr:1b96 expected_valid:0
            85645000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            85655000 linemun:       8558 addr:1b96 expected_valid:0
            85655000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            85665000 linemun:       8559 addr:1b96 expected_valid:0
            85665000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            85675000 linemun:       8560 addr:1b96 expected_valid:0
            85675000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            85685000 linemun:       8561 addr:1b96 expected_valid:0
            85685000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            85695000 linemun:       8562 addr:1b96 expected_valid:0
            85695000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            85705000 linemun:       8563 addr:1b96 expected_valid:0
            85705000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            85715000 linemun:       8564 addr:1b96 expected_valid:0
            85715000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            85725000 linemun:       8565 addr:1b96 expected_valid:0
            85725000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
            85725000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b96
            85735000 linemun:       8566 addr:1b96 expected_valid:1
            85735000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1b96
            85745000 linemun:       8567 addr:1b97 expected_valid:0
            85745000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1b97
            85755000 linemun:       8568 addr:1b97 expected_valid:0
            85755000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1b97
            85765000 linemun:       8569 addr:1b97 expected_valid:0
            85765000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1b97
            85775000 linemun:       8570 addr:1b97 expected_valid:0
            85775000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1b97
            85785000 linemun:       8571 addr:1b97 expected_valid:0
            85785000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1b97
            85795000 linemun:       8572 addr:1b97 expected_valid:0
            85795000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1b97
            85805000 linemun:       8573 addr:1b97 expected_valid:0
            85805000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1b97
            85815000 linemun:       8574 addr:1b97 expected_valid:0
            85815000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1b97
            85825000 linemun:       8575 addr:1b97 expected_valid:0
            85825000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1b97
            85825000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b97
            85835000 linemun:       8576 addr:1b97 expected_valid:1
            85835000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:1b97
            85845000 linemun:       8577 addr:1a46 expected_valid:1
            85845000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:1a46
            85855000 linemun:       8578 addr:1b96 expected_valid:1
            85855000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1b96
            85865000 linemun:       8579 addr:1b97 expected_valid:1
            85865000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:1b97
            85875000 linemun:       8580 addr:1b98 expected_valid:0
            85875000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
            85885000 linemun:       8581 addr:1b98 expected_valid:0
            85885000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
            85895000 linemun:       8582 addr:1b98 expected_valid:0
            85895000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
            85905000 linemun:       8583 addr:1b98 expected_valid:0
            85905000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
            85915000 linemun:       8584 addr:1b98 expected_valid:0
            85915000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
            85925000 linemun:       8585 addr:1b98 expected_valid:0
            85925000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
            85935000 linemun:       8586 addr:1b98 expected_valid:0
            85935000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
            85945000 linemun:       8587 addr:1b98 expected_valid:0
            85945000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
            85955000 linemun:       8588 addr:1b98 expected_valid:0
            85955000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
            85955000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b98
            85965000 linemun:       8589 addr:1b98 expected_valid:1
            85965000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:1b98
            85975000 linemun:       8590 addr:1c37 expected_valid:1
            85975000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:1c37
            85985000 linemun:       8591 addr:1c38 expected_valid:0
            85985000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            85995000 linemun:       8592 addr:1c38 expected_valid:0
            85995000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            86005000 linemun:       8593 addr:1c38 expected_valid:0
            86005000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            86015000 linemun:       8594 addr:1c38 expected_valid:0
            86015000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            86025000 linemun:       8595 addr:1c38 expected_valid:0
            86025000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            86035000 linemun:       8596 addr:1c38 expected_valid:0
            86035000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            86045000 linemun:       8597 addr:1c38 expected_valid:0
            86045000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            86055000 linemun:       8598 addr:1c38 expected_valid:0
            86055000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            86065000 linemun:       8599 addr:1c38 expected_valid:0
            86065000 RTL LRU_BIT[38]=01 FOR MISS ADDR:1c38
            86065000 RTL LRU_BIT[38]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c38
            86075000 linemun:       8600 addr:1c38 expected_valid:1
            86075000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:1c38
            86085000 linemun:       8601 addr:1c39 expected_valid:0
            86085000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            86095000 linemun:       8602 addr:1c39 expected_valid:0
            86095000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            86105000 linemun:       8603 addr:1c39 expected_valid:0
            86105000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            86115000 linemun:       8604 addr:1c39 expected_valid:0
            86115000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            86125000 linemun:       8605 addr:1c39 expected_valid:0
            86125000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            86135000 linemun:       8606 addr:1c39 expected_valid:0
            86135000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            86145000 linemun:       8607 addr:1c39 expected_valid:0
            86145000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            86155000 linemun:       8608 addr:1c39 expected_valid:0
            86155000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            86165000 linemun:       8609 addr:1c39 expected_valid:0
            86165000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
            86165000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c39
            86175000 linemun:       8610 addr:1c39 expected_valid:1
            86175000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1c39
            86185000 linemun:       8611 addr:1c3a expected_valid:0
            86185000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            86195000 linemun:       8612 addr:1c3a expected_valid:0
            86195000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            86205000 linemun:       8613 addr:1c3a expected_valid:0
            86205000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            86215000 linemun:       8614 addr:1c3a expected_valid:0
            86215000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            86225000 linemun:       8615 addr:1c3a expected_valid:0
            86225000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            86235000 linemun:       8616 addr:1c3a expected_valid:0
            86235000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            86245000 linemun:       8617 addr:1c3a expected_valid:0
            86245000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            86255000 linemun:       8618 addr:1c3a expected_valid:0
            86255000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            86265000 linemun:       8619 addr:1c3a expected_valid:0
            86265000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:1c3a
            86265000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c3a
            86275000 linemun:       8620 addr:1c3a expected_valid:1
            86275000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:1c3a
            86285000 linemun:       8621 addr:1c3b expected_valid:0
            86285000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            86295000 linemun:       8622 addr:1c3b expected_valid:0
            86295000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            86305000 linemun:       8623 addr:1c3b expected_valid:0
            86305000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            86315000 linemun:       8624 addr:1c3b expected_valid:0
            86315000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            86325000 linemun:       8625 addr:1c3b expected_valid:0
            86325000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            86335000 linemun:       8626 addr:1c3b expected_valid:0
            86335000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            86345000 linemun:       8627 addr:1c3b expected_valid:0
            86345000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            86355000 linemun:       8628 addr:1c3b expected_valid:0
            86355000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            86365000 linemun:       8629 addr:1c3b expected_valid:0
            86365000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:1c3b
            86365000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c3b
            86375000 linemun:       8630 addr:1c3b expected_valid:1
            86375000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:1c3b
            86385000 linemun:       8631 addr:1c3c expected_valid:0
            86385000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1c3c
            86395000 linemun:       8632 addr:1c3c expected_valid:0
            86395000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1c3c
            86405000 linemun:       8633 addr:1c3c expected_valid:0
            86405000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1c3c
            86415000 linemun:       8634 addr:1c3c expected_valid:0
            86415000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1c3c
            86425000 linemun:       8635 addr:1c3c expected_valid:0
            86425000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1c3c
            86435000 linemun:       8636 addr:1c3c expected_valid:0
            86435000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1c3c
            86445000 linemun:       8637 addr:1c3c expected_valid:0
            86445000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1c3c
            86455000 linemun:       8638 addr:1c3c expected_valid:0
            86455000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1c3c
            86465000 linemun:       8639 addr:1c3c expected_valid:0
            86465000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1c3c
            86465000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c3c
            86475000 linemun:       8640 addr:1c3c expected_valid:1
            86475000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:1c3c
            86485000 linemun:       8641 addr:0952 expected_valid:0
            86485000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            86495000 linemun:       8642 addr:0952 expected_valid:0
            86495000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            86505000 linemun:       8643 addr:0952 expected_valid:0
            86505000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            86515000 linemun:       8644 addr:0952 expected_valid:0
            86515000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            86525000 linemun:       8645 addr:0952 expected_valid:0
            86525000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            86535000 linemun:       8646 addr:0952 expected_valid:0
            86535000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            86545000 linemun:       8647 addr:0952 expected_valid:0
            86545000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            86555000 linemun:       8648 addr:0952 expected_valid:0
            86555000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            86565000 linemun:       8649 addr:0952 expected_valid:0
            86565000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
            86565000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0952
            86575000 linemun:       8650 addr:0952 expected_valid:1
            86575000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
            86585000 linemun:       8651 addr:0953 expected_valid:0
            86585000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            86595000 linemun:       8652 addr:0953 expected_valid:0
            86595000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            86605000 linemun:       8653 addr:0953 expected_valid:0
            86605000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            86615000 linemun:       8654 addr:0953 expected_valid:0
            86615000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            86625000 linemun:       8655 addr:0953 expected_valid:0
            86625000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            86635000 linemun:       8656 addr:0953 expected_valid:0
            86635000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            86645000 linemun:       8657 addr:0953 expected_valid:0
            86645000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            86655000 linemun:       8658 addr:0953 expected_valid:0
            86655000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            86665000 linemun:       8659 addr:0953 expected_valid:0
            86665000 RTL LRU_BIT[13]=10 FOR MISS ADDR:0953
            86665000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0953
            86675000 linemun:       8660 addr:0953 expected_valid:1
            86675000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:0953
            86685000 linemun:       8661 addr:0954 expected_valid:0
            86685000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0954
            86695000 linemun:       8662 addr:0954 expected_valid:0
            86695000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0954
            86705000 linemun:       8663 addr:0954 expected_valid:0
            86705000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0954
            86715000 linemun:       8664 addr:0954 expected_valid:0
            86715000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0954
            86725000 linemun:       8665 addr:0954 expected_valid:0
            86725000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0954
            86735000 linemun:       8666 addr:0954 expected_valid:0
            86735000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0954
            86745000 linemun:       8667 addr:0954 expected_valid:0
            86745000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0954
            86755000 linemun:       8668 addr:0954 expected_valid:0
            86755000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0954
            86765000 linemun:       8669 addr:0954 expected_valid:0
            86765000 RTL LRU_BIT[14]=01 FOR MISS ADDR:0954
            86765000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0954
            86775000 linemun:       8670 addr:0954 expected_valid:1
            86775000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:0954
            86785000 linemun:       8671 addr:0955 expected_valid:0
            86785000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            86795000 linemun:       8672 addr:0955 expected_valid:0
            86795000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            86805000 linemun:       8673 addr:0955 expected_valid:0
            86805000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            86815000 linemun:       8674 addr:0955 expected_valid:0
            86815000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            86825000 linemun:       8675 addr:0955 expected_valid:0
            86825000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            86835000 linemun:       8676 addr:0955 expected_valid:0
            86835000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            86845000 linemun:       8677 addr:0955 expected_valid:0
            86845000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            86855000 linemun:       8678 addr:0955 expected_valid:0
            86855000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            86865000 linemun:       8679 addr:0955 expected_valid:0
            86865000 RTL LRU_BIT[15]=10 FOR MISS ADDR:0955
            86865000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0955
            86875000 linemun:       8680 addr:0955 expected_valid:1
            86875000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:0955
            86885000 linemun:       8681 addr:0c4c expected_valid:0
            86885000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            86895000 linemun:       8682 addr:0c4c expected_valid:0
            86895000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            86905000 linemun:       8683 addr:0c4c expected_valid:0
            86905000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            86915000 linemun:       8684 addr:0c4c expected_valid:0
            86915000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            86925000 linemun:       8685 addr:0c4c expected_valid:0
            86925000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            86935000 linemun:       8686 addr:0c4c expected_valid:0
            86935000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            86945000 linemun:       8687 addr:0c4c expected_valid:0
            86945000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            86955000 linemun:       8688 addr:0c4c expected_valid:0
            86955000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            86965000 linemun:       8689 addr:0c4c expected_valid:0
            86965000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:0c4c
            86965000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0c4c
            86975000 linemun:       8690 addr:0c4c expected_valid:1
            86975000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:0c4c
            86985000 linemun:       8691 addr:238a expected_valid:1
            86985000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:238a
            86995000 linemun:       8692 addr:144f expected_valid:0
            86995000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            87005000 linemun:       8693 addr:144f expected_valid:0
            87005000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            87015000 linemun:       8694 addr:144f expected_valid:0
            87015000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            87025000 linemun:       8695 addr:144f expected_valid:0
            87025000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            87035000 linemun:       8696 addr:144f expected_valid:0
            87035000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            87045000 linemun:       8697 addr:144f expected_valid:0
            87045000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            87055000 linemun:       8698 addr:144f expected_valid:0
            87055000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            87065000 linemun:       8699 addr:144f expected_valid:0
            87065000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            87075000 linemun:       8700 addr:144f expected_valid:0
            87075000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
            87075000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:144f
            87085000 linemun:       8701 addr:144f expected_valid:1
            87085000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:144f
            87095000 linemun:       8702 addr:1450 expected_valid:0
            87095000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            87105000 linemun:       8703 addr:1450 expected_valid:0
            87105000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            87115000 linemun:       8704 addr:1450 expected_valid:0
            87115000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            87125000 linemun:       8705 addr:1450 expected_valid:0
            87125000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            87135000 linemun:       8706 addr:1450 expected_valid:0
            87135000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            87145000 linemun:       8707 addr:1450 expected_valid:0
            87145000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            87155000 linemun:       8708 addr:1450 expected_valid:0
            87155000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            87165000 linemun:       8709 addr:1450 expected_valid:0
            87165000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            87175000 linemun:       8710 addr:1450 expected_valid:0
            87175000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
            87175000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1450
            87185000 linemun:       8711 addr:1450 expected_valid:1
            87185000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:1450
            87195000 linemun:       8712 addr:1451 expected_valid:0
            87195000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            87205000 linemun:       8713 addr:1451 expected_valid:0
            87205000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            87215000 linemun:       8714 addr:1451 expected_valid:0
            87215000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            87225000 linemun:       8715 addr:1451 expected_valid:0
            87225000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            87235000 linemun:       8716 addr:1451 expected_valid:0
            87235000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            87245000 linemun:       8717 addr:1451 expected_valid:0
            87245000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            87255000 linemun:       8718 addr:1451 expected_valid:0
            87255000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            87265000 linemun:       8719 addr:1451 expected_valid:0
            87265000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            87275000 linemun:       8720 addr:1451 expected_valid:0
            87275000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1451
            87275000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1451
            87285000 linemun:       8721 addr:1451 expected_valid:1
            87285000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:1451
            87295000 linemun:       8722 addr:0d42 expected_valid:1
            87295000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0d42
            87305000 linemun:       8723 addr:0d43 expected_valid:1
            87305000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0d43
            87315000 linemun:       8724 addr:24d2 expected_valid:0
            87315000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
            87325000 linemun:       8725 addr:24d2 expected_valid:0
            87325000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
            87335000 linemun:       8726 addr:24d2 expected_valid:0
            87335000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
            87345000 linemun:       8727 addr:24d2 expected_valid:0
            87345000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
            87355000 linemun:       8728 addr:24d2 expected_valid:0
            87355000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
            87365000 linemun:       8729 addr:24d2 expected_valid:0
            87365000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
            87375000 linemun:       8730 addr:24d2 expected_valid:0
            87375000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
            87385000 linemun:       8731 addr:24d2 expected_valid:0
            87385000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
            87395000 linemun:       8732 addr:24d2 expected_valid:0
            87395000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
            87395000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:24d2
            87405000 linemun:       8733 addr:24d2 expected_valid:1
            87405000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:24d2
            87415000 linemun:       8734 addr:24d3 expected_valid:0
            87415000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
            87425000 linemun:       8735 addr:24d3 expected_valid:0
            87425000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
            87435000 linemun:       8736 addr:24d3 expected_valid:0
            87435000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
            87445000 linemun:       8737 addr:24d3 expected_valid:0
            87445000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
            87455000 linemun:       8738 addr:24d3 expected_valid:0
            87455000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
            87465000 linemun:       8739 addr:24d3 expected_valid:0
            87465000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
            87475000 linemun:       8740 addr:24d3 expected_valid:0
            87475000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
            87485000 linemun:       8741 addr:24d3 expected_valid:0
            87485000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
            87495000 linemun:       8742 addr:24d3 expected_valid:0
            87495000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
            87495000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:24d3
            87505000 linemun:       8743 addr:24d3 expected_valid:1
            87505000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:24d3
            87515000 linemun:       8744 addr:208a expected_valid:0
            87515000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            87525000 linemun:       8745 addr:208a expected_valid:0
            87525000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            87535000 linemun:       8746 addr:208a expected_valid:0
            87535000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            87545000 linemun:       8747 addr:208a expected_valid:0
            87545000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            87555000 linemun:       8748 addr:208a expected_valid:0
            87555000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            87565000 linemun:       8749 addr:208a expected_valid:0
            87565000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            87575000 linemun:       8750 addr:208a expected_valid:0
            87575000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            87585000 linemun:       8751 addr:208a expected_valid:0
            87585000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            87595000 linemun:       8752 addr:208a expected_valid:0
            87595000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            87595000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:208a
            87605000 linemun:       8753 addr:208a expected_valid:1
            87605000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:208a
            87615000 linemun:       8754 addr:208b expected_valid:0
            87615000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:208b
            87625000 linemun:       8755 addr:208b expected_valid:0
            87625000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:208b
            87635000 linemun:       8756 addr:208b expected_valid:0
            87635000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:208b
            87645000 linemun:       8757 addr:208b expected_valid:0
            87645000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:208b
            87655000 linemun:       8758 addr:208b expected_valid:0
            87655000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:208b
            87665000 linemun:       8759 addr:208b expected_valid:0
            87665000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:208b
            87675000 linemun:       8760 addr:208b expected_valid:0
            87675000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:208b
            87685000 linemun:       8761 addr:208b expected_valid:0
            87685000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:208b
            87695000 linemun:       8762 addr:208b expected_valid:0
            87695000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:208b
            87695000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:208b
            87705000 linemun:       8763 addr:208b expected_valid:1
            87705000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:208b
            87715000 linemun:       8764 addr:208c expected_valid:0
            87715000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            87725000 linemun:       8765 addr:208c expected_valid:0
            87725000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            87735000 linemun:       8766 addr:208c expected_valid:0
            87735000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            87745000 linemun:       8767 addr:208c expected_valid:0
            87745000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            87755000 linemun:       8768 addr:208c expected_valid:0
            87755000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            87765000 linemun:       8769 addr:208c expected_valid:0
            87765000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            87775000 linemun:       8770 addr:208c expected_valid:0
            87775000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            87785000 linemun:       8771 addr:208c expected_valid:0
            87785000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            87795000 linemun:       8772 addr:208c expected_valid:0
            87795000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            87795000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:208c
            87805000 linemun:       8773 addr:208c expected_valid:1
            87805000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:208c
            87815000 linemun:       8774 addr:208d expected_valid:0
            87815000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:208d
            87825000 linemun:       8775 addr:208d expected_valid:0
            87825000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:208d
            87835000 linemun:       8776 addr:208d expected_valid:0
            87835000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:208d
            87845000 linemun:       8777 addr:208d expected_valid:0
            87845000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:208d
            87855000 linemun:       8778 addr:208d expected_valid:0
            87855000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:208d
            87865000 linemun:       8779 addr:208d expected_valid:0
            87865000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:208d
            87875000 linemun:       8780 addr:208d expected_valid:0
            87875000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:208d
            87885000 linemun:       8781 addr:208d expected_valid:0
            87885000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:208d
            87895000 linemun:       8782 addr:208d expected_valid:0
            87895000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:208d
            87895000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:208d
            87905000 linemun:       8783 addr:208d expected_valid:1
            87905000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:208d
            87915000 linemun:       8784 addr:2ee2 expected_valid:0
            87915000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2ee2
            87925000 linemun:       8785 addr:2ee2 expected_valid:0
            87925000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2ee2
            87935000 linemun:       8786 addr:2ee2 expected_valid:0
            87935000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2ee2
            87945000 linemun:       8787 addr:2ee2 expected_valid:0
            87945000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2ee2
            87955000 linemun:       8788 addr:2ee2 expected_valid:0
            87955000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2ee2
            87965000 linemun:       8789 addr:2ee2 expected_valid:0
            87965000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2ee2
            87975000 linemun:       8790 addr:2ee2 expected_valid:0
            87975000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2ee2
            87985000 linemun:       8791 addr:2ee2 expected_valid:0
            87985000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2ee2
            87995000 linemun:       8792 addr:2ee2 expected_valid:0
            87995000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2ee2
            87995000 RTL LRU_BIT[22]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2ee2
            88005000 linemun:       8793 addr:2ee2 expected_valid:1
            88005000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:2ee2
            88015000 linemun:       8794 addr:2ee3 expected_valid:0
            88015000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
            88025000 linemun:       8795 addr:2ee3 expected_valid:0
            88025000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
            88035000 linemun:       8796 addr:2ee3 expected_valid:0
            88035000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
            88045000 linemun:       8797 addr:2ee3 expected_valid:0
            88045000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
            88055000 linemun:       8798 addr:2ee3 expected_valid:0
            88055000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
            88065000 linemun:       8799 addr:2ee3 expected_valid:0
            88065000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
            88075000 linemun:       8800 addr:2ee3 expected_valid:0
            88075000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
            88085000 linemun:       8801 addr:2ee3 expected_valid:0
            88085000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
            88095000 linemun:       8802 addr:2ee3 expected_valid:0
            88095000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
            88095000 RTL LRU_BIT[23]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2ee3
            88105000 linemun:       8803 addr:2ee3 expected_valid:1
            88105000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:2ee3
            88115000 linemun:       8804 addr:2ee4 expected_valid:0
            88115000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
            88125000 linemun:       8805 addr:2ee4 expected_valid:0
            88125000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
            88135000 linemun:       8806 addr:2ee4 expected_valid:0
            88135000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
            88145000 linemun:       8807 addr:2ee4 expected_valid:0
            88145000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
            88155000 linemun:       8808 addr:2ee4 expected_valid:0
            88155000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
            88165000 linemun:       8809 addr:2ee4 expected_valid:0
            88165000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
            88175000 linemun:       8810 addr:2ee4 expected_valid:0
            88175000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
            88185000 linemun:       8811 addr:2ee4 expected_valid:0
            88185000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
            88195000 linemun:       8812 addr:2ee4 expected_valid:0
            88195000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
            88195000 RTL LRU_BIT[24]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2ee4
            88205000 linemun:       8813 addr:2ee4 expected_valid:1
            88205000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:2ee4
            88215000 linemun:       8814 addr:2ee5 expected_valid:0
            88215000 RTL LRU_BIT[25]=01 FOR MISS ADDR:2ee5
            88225000 linemun:       8815 addr:2ee5 expected_valid:0
            88225000 RTL LRU_BIT[25]=01 FOR MISS ADDR:2ee5
            88235000 linemun:       8816 addr:2ee5 expected_valid:0
            88235000 RTL LRU_BIT[25]=01 FOR MISS ADDR:2ee5
            88245000 linemun:       8817 addr:2ee5 expected_valid:0
            88245000 RTL LRU_BIT[25]=01 FOR MISS ADDR:2ee5
            88255000 linemun:       8818 addr:2ee5 expected_valid:0
            88255000 RTL LRU_BIT[25]=01 FOR MISS ADDR:2ee5
            88265000 linemun:       8819 addr:2ee5 expected_valid:0
            88265000 RTL LRU_BIT[25]=01 FOR MISS ADDR:2ee5
            88275000 linemun:       8820 addr:2ee5 expected_valid:0
            88275000 RTL LRU_BIT[25]=01 FOR MISS ADDR:2ee5
            88285000 linemun:       8821 addr:2ee5 expected_valid:0
            88285000 RTL LRU_BIT[25]=01 FOR MISS ADDR:2ee5
            88295000 linemun:       8822 addr:2ee5 expected_valid:0
            88295000 RTL LRU_BIT[25]=01 FOR MISS ADDR:2ee5
            88295000 RTL LRU_BIT[25]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2ee5
            88305000 linemun:       8823 addr:2ee5 expected_valid:1
            88305000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:2ee5
            88315000 linemun:       8824 addr:27f7 expected_valid:0
            88315000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            88325000 linemun:       8825 addr:27f7 expected_valid:0
            88325000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            88335000 linemun:       8826 addr:27f7 expected_valid:0
            88335000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            88345000 linemun:       8827 addr:27f7 expected_valid:0
            88345000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            88355000 linemun:       8828 addr:27f7 expected_valid:0
            88355000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            88365000 linemun:       8829 addr:27f7 expected_valid:0
            88365000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            88375000 linemun:       8830 addr:27f7 expected_valid:0
            88375000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            88385000 linemun:       8831 addr:27f7 expected_valid:0
            88385000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            88395000 linemun:       8832 addr:27f7 expected_valid:0
            88395000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            88395000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:27f7
            88405000 linemun:       8833 addr:27f7 expected_valid:1
            88405000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:27f7
            88415000 linemun:       8834 addr:27f8 expected_valid:0
            88415000 RTL LRU_BIT[38]=10 FOR MISS ADDR:27f8
            88425000 linemun:       8835 addr:27f8 expected_valid:0
            88425000 RTL LRU_BIT[38]=10 FOR MISS ADDR:27f8
            88435000 linemun:       8836 addr:27f8 expected_valid:0
            88435000 RTL LRU_BIT[38]=10 FOR MISS ADDR:27f8
            88445000 linemun:       8837 addr:27f8 expected_valid:0
            88445000 RTL LRU_BIT[38]=10 FOR MISS ADDR:27f8
            88455000 linemun:       8838 addr:27f8 expected_valid:0
            88455000 RTL LRU_BIT[38]=10 FOR MISS ADDR:27f8
            88465000 linemun:       8839 addr:27f8 expected_valid:0
            88465000 RTL LRU_BIT[38]=10 FOR MISS ADDR:27f8
            88475000 linemun:       8840 addr:27f8 expected_valid:0
            88475000 RTL LRU_BIT[38]=10 FOR MISS ADDR:27f8
            88485000 linemun:       8841 addr:27f8 expected_valid:0
            88485000 RTL LRU_BIT[38]=10 FOR MISS ADDR:27f8
            88495000 linemun:       8842 addr:27f8 expected_valid:0
            88495000 RTL LRU_BIT[38]=10 FOR MISS ADDR:27f8
            88495000 RTL LRU_BIT[38]=10 UPDATED FOR BLOCK0 REPLACE ADDR:27f8
            88505000 linemun:       8843 addr:27f8 expected_valid:1
            88505000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:27f8
            88515000 linemun:       8844 addr:27f9 expected_valid:0
            88515000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
            88525000 linemun:       8845 addr:27f9 expected_valid:0
            88525000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
            88535000 linemun:       8846 addr:27f9 expected_valid:0
            88535000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
            88545000 linemun:       8847 addr:27f9 expected_valid:0
            88545000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
            88555000 linemun:       8848 addr:27f9 expected_valid:0
            88555000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
            88565000 linemun:       8849 addr:27f9 expected_valid:0
            88565000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
            88575000 linemun:       8850 addr:27f9 expected_valid:0
            88575000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
            88585000 linemun:       8851 addr:27f9 expected_valid:0
            88585000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
            88595000 linemun:       8852 addr:27f9 expected_valid:0
            88595000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
            88595000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:27f9
            88605000 linemun:       8853 addr:27f9 expected_valid:1
            88605000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:27f9
            88615000 linemun:       8854 addr:27fa expected_valid:0
            88615000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:27fa
            88625000 linemun:       8855 addr:27fa expected_valid:0
            88625000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:27fa
            88635000 linemun:       8856 addr:27fa expected_valid:0
            88635000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:27fa
            88645000 linemun:       8857 addr:27fa expected_valid:0
            88645000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:27fa
            88655000 linemun:       8858 addr:27fa expected_valid:0
            88655000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:27fa
            88665000 linemun:       8859 addr:27fa expected_valid:0
            88665000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:27fa
            88675000 linemun:       8860 addr:27fa expected_valid:0
            88675000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:27fa
            88685000 linemun:       8861 addr:27fa expected_valid:0
            88685000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:27fa
            88695000 linemun:       8862 addr:27fa expected_valid:0
            88695000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:27fa
            88695000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:27fa
            88705000 linemun:       8863 addr:27fa expected_valid:1
            88705000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:27fa
            88715000 linemun:       8864 addr:27fb expected_valid:0
            88715000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:27fb
            88725000 linemun:       8865 addr:27fb expected_valid:0
            88725000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:27fb
            88735000 linemun:       8866 addr:27fb expected_valid:0
            88735000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:27fb
            88745000 linemun:       8867 addr:27fb expected_valid:0
            88745000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:27fb
            88755000 linemun:       8868 addr:27fb expected_valid:0
            88755000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:27fb
            88765000 linemun:       8869 addr:27fb expected_valid:0
            88765000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:27fb
            88775000 linemun:       8870 addr:27fb expected_valid:0
            88775000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:27fb
            88785000 linemun:       8871 addr:27fb expected_valid:0
            88785000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:27fb
            88795000 linemun:       8872 addr:27fb expected_valid:0
            88795000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:27fb
            88795000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:27fb
            88805000 linemun:       8873 addr:27fb expected_valid:1
            88805000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:27fb
            88815000 linemun:       8874 addr:27fc expected_valid:0
            88815000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:27fc
            88825000 linemun:       8875 addr:27fc expected_valid:0
            88825000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:27fc
            88835000 linemun:       8876 addr:27fc expected_valid:0
            88835000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:27fc
            88845000 linemun:       8877 addr:27fc expected_valid:0
            88845000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:27fc
            88855000 linemun:       8878 addr:27fc expected_valid:0
            88855000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:27fc
            88865000 linemun:       8879 addr:27fc expected_valid:0
            88865000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:27fc
            88875000 linemun:       8880 addr:27fc expected_valid:0
            88875000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:27fc
            88885000 linemun:       8881 addr:27fc expected_valid:0
            88885000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:27fc
            88895000 linemun:       8882 addr:27fc expected_valid:0
            88895000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:27fc
            88895000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:27fc
            88905000 linemun:       8883 addr:27fc expected_valid:1
            88905000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:27fc
            88915000 linemun:       8884 addr:2c7f expected_valid:0
            88915000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
            88925000 linemun:       8885 addr:2c7f expected_valid:0
            88925000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
            88935000 linemun:       8886 addr:2c7f expected_valid:0
            88935000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
            88945000 linemun:       8887 addr:2c7f expected_valid:0
            88945000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
            88955000 linemun:       8888 addr:2c7f expected_valid:0
            88955000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
            88965000 linemun:       8889 addr:2c7f expected_valid:0
            88965000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
            88975000 linemun:       8890 addr:2c7f expected_valid:0
            88975000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
            88985000 linemun:       8891 addr:2c7f expected_valid:0
            88985000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
            88995000 linemun:       8892 addr:2c7f expected_valid:0
            88995000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
            88995000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2c7f
            89005000 linemun:       8893 addr:2c7f expected_valid:1
            89005000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:2c7f
            89015000 linemun:       8894 addr:2c7f expected_valid:1
            89015000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:2c7f
            89025000 linemun:       8895 addr:2c80 expected_valid:0
            89025000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
            89035000 linemun:       8896 addr:2c80 expected_valid:0
            89035000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
            89045000 linemun:       8897 addr:2c80 expected_valid:0
            89045000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
            89055000 linemun:       8898 addr:2c80 expected_valid:0
            89055000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
            89065000 linemun:       8899 addr:2c80 expected_valid:0
            89065000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
            89075000 linemun:       8900 addr:2c80 expected_valid:0
            89075000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
            89085000 linemun:       8901 addr:2c80 expected_valid:0
            89085000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
            89095000 linemun:       8902 addr:2c80 expected_valid:0
            89095000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
            89105000 linemun:       8903 addr:2c80 expected_valid:0
            89105000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
            89105000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2c80
            89115000 linemun:       8904 addr:2c80 expected_valid:1
            89115000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:2c80
            89125000 linemun:       8905 addr:2c81 expected_valid:0
            89125000 RTL LRU_BIT[01]=10 FOR MISS ADDR:2c81
            89135000 linemun:       8906 addr:2c81 expected_valid:0
            89135000 RTL LRU_BIT[01]=10 FOR MISS ADDR:2c81
            89145000 linemun:       8907 addr:2c81 expected_valid:0
            89145000 RTL LRU_BIT[01]=10 FOR MISS ADDR:2c81
            89155000 linemun:       8908 addr:2c81 expected_valid:0
            89155000 RTL LRU_BIT[01]=10 FOR MISS ADDR:2c81
            89165000 linemun:       8909 addr:2c81 expected_valid:0
            89165000 RTL LRU_BIT[01]=10 FOR MISS ADDR:2c81
            89175000 linemun:       8910 addr:2c81 expected_valid:0
            89175000 RTL LRU_BIT[01]=10 FOR MISS ADDR:2c81
            89185000 linemun:       8911 addr:2c81 expected_valid:0
            89185000 RTL LRU_BIT[01]=10 FOR MISS ADDR:2c81
            89195000 linemun:       8912 addr:2c81 expected_valid:0
            89195000 RTL LRU_BIT[01]=10 FOR MISS ADDR:2c81
            89205000 linemun:       8913 addr:2c81 expected_valid:0
            89205000 RTL LRU_BIT[01]=10 FOR MISS ADDR:2c81
            89205000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2c81
            89215000 linemun:       8914 addr:2c81 expected_valid:1
            89215000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:2c81
            89225000 linemun:       8915 addr:08b6 expected_valid:1
            89225000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:08b6
            89235000 linemun:       8916 addr:08b7 expected_valid:0
            89235000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            89245000 linemun:       8917 addr:08b7 expected_valid:0
            89245000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            89255000 linemun:       8918 addr:08b7 expected_valid:0
            89255000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            89265000 linemun:       8919 addr:08b7 expected_valid:0
            89265000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            89275000 linemun:       8920 addr:08b7 expected_valid:0
            89275000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            89285000 linemun:       8921 addr:08b7 expected_valid:0
            89285000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            89295000 linemun:       8922 addr:08b7 expected_valid:0
            89295000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            89305000 linemun:       8923 addr:08b7 expected_valid:0
            89305000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            89315000 linemun:       8924 addr:08b7 expected_valid:0
            89315000 RTL LRU_BIT[37]=10 FOR MISS ADDR:08b7
            89315000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08b7
            89325000 linemun:       8925 addr:08b7 expected_valid:1
            89325000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:08b7
            89335000 linemun:       8926 addr:08b8 expected_valid:0
            89335000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            89345000 linemun:       8927 addr:08b8 expected_valid:0
            89345000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            89355000 linemun:       8928 addr:08b8 expected_valid:0
            89355000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            89365000 linemun:       8929 addr:08b8 expected_valid:0
            89365000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            89375000 linemun:       8930 addr:08b8 expected_valid:0
            89375000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            89385000 linemun:       8931 addr:08b8 expected_valid:0
            89385000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            89395000 linemun:       8932 addr:08b8 expected_valid:0
            89395000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            89405000 linemun:       8933 addr:08b8 expected_valid:0
            89405000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            89415000 linemun:       8934 addr:08b8 expected_valid:0
            89415000 RTL LRU_BIT[38]=01 FOR MISS ADDR:08b8
            89415000 RTL LRU_BIT[38]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b8
            89425000 linemun:       8935 addr:08b8 expected_valid:1
            89425000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:08b8
            89435000 linemun:       8936 addr:08b9 expected_valid:0
            89435000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            89445000 linemun:       8937 addr:08b9 expected_valid:0
            89445000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            89455000 linemun:       8938 addr:08b9 expected_valid:0
            89455000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            89465000 linemun:       8939 addr:08b9 expected_valid:0
            89465000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            89475000 linemun:       8940 addr:08b9 expected_valid:0
            89475000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            89485000 linemun:       8941 addr:08b9 expected_valid:0
            89485000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            89495000 linemun:       8942 addr:08b9 expected_valid:0
            89495000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            89505000 linemun:       8943 addr:08b9 expected_valid:0
            89505000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            89515000 linemun:       8944 addr:08b9 expected_valid:0
            89515000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            89515000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b9
            89525000 linemun:       8945 addr:08b9 expected_valid:1
            89525000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:08b9
            89535000 linemun:       8946 addr:08ba expected_valid:0
            89535000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            89545000 linemun:       8947 addr:08ba expected_valid:0
            89545000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            89555000 linemun:       8948 addr:08ba expected_valid:0
            89555000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            89565000 linemun:       8949 addr:08ba expected_valid:0
            89565000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            89575000 linemun:       8950 addr:08ba expected_valid:0
            89575000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            89585000 linemun:       8951 addr:08ba expected_valid:0
            89585000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            89595000 linemun:       8952 addr:08ba expected_valid:0
            89595000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            89605000 linemun:       8953 addr:08ba expected_valid:0
            89605000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            89615000 linemun:       8954 addr:08ba expected_valid:0
            89615000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
            89615000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08ba
            89625000 linemun:       8955 addr:08ba expected_valid:1
            89625000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:08ba
            89635000 linemun:       8956 addr:08bb expected_valid:0
            89635000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            89645000 linemun:       8957 addr:08bb expected_valid:0
            89645000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            89655000 linemun:       8958 addr:08bb expected_valid:0
            89655000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            89665000 linemun:       8959 addr:08bb expected_valid:0
            89665000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            89675000 linemun:       8960 addr:08bb expected_valid:0
            89675000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            89685000 linemun:       8961 addr:08bb expected_valid:0
            89685000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            89695000 linemun:       8962 addr:08bb expected_valid:0
            89695000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            89705000 linemun:       8963 addr:08bb expected_valid:0
            89705000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            89715000 linemun:       8964 addr:08bb expected_valid:0
            89715000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
            89715000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08bb
            89725000 linemun:       8965 addr:08bb expected_valid:1
            89725000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:08bb
            89735000 linemun:       8966 addr:208a expected_valid:1
            89735000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:208a
            89745000 linemun:       8967 addr:208b expected_valid:1
            89745000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:208b
            89755000 linemun:       8968 addr:208c expected_valid:1
            89755000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:208c
            89765000 linemun:       8969 addr:208d expected_valid:1
            89765000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:208d
            89775000 linemun:       8970 addr:2259 expected_valid:1
            89775000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:2259
            89785000 linemun:       8971 addr:225a expected_valid:1
            89785000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:225a
            89795000 linemun:       8972 addr:0265 expected_valid:0
            89795000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0265
            89805000 linemun:       8973 addr:0265 expected_valid:0
            89805000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0265
            89815000 linemun:       8974 addr:0265 expected_valid:0
            89815000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0265
            89825000 linemun:       8975 addr:0265 expected_valid:0
            89825000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0265
            89835000 linemun:       8976 addr:0265 expected_valid:0
            89835000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0265
            89845000 linemun:       8977 addr:0265 expected_valid:0
            89845000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0265
            89855000 linemun:       8978 addr:0265 expected_valid:0
            89855000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0265
            89865000 linemun:       8979 addr:0265 expected_valid:0
            89865000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0265
            89875000 linemun:       8980 addr:0265 expected_valid:0
            89875000 RTL LRU_BIT[25]=10 FOR MISS ADDR:0265
            89875000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0265
            89885000 linemun:       8981 addr:0265 expected_valid:1
            89885000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0265
            89895000 linemun:       8982 addr:0266 expected_valid:1
            89895000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:0266
            89905000 linemun:       8983 addr:0267 expected_valid:1
            89905000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:0267
            89915000 linemun:       8984 addr:0268 expected_valid:0
            89915000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            89925000 linemun:       8985 addr:0268 expected_valid:0
            89925000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            89935000 linemun:       8986 addr:0268 expected_valid:0
            89935000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            89945000 linemun:       8987 addr:0268 expected_valid:0
            89945000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            89955000 linemun:       8988 addr:0268 expected_valid:0
            89955000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            89965000 linemun:       8989 addr:0268 expected_valid:0
            89965000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            89975000 linemun:       8990 addr:0268 expected_valid:0
            89975000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            89985000 linemun:       8991 addr:0268 expected_valid:0
            89985000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            89995000 linemun:       8992 addr:0268 expected_valid:0
            89995000 RTL LRU_BIT[28]=10 FOR MISS ADDR:0268
            89995000 RTL LRU_BIT[28]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0268
            90005000 linemun:       8993 addr:0268 expected_valid:1
            90005000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:0268
            90015000 linemun:       8994 addr:0269 expected_valid:0
            90015000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            90025000 linemun:       8995 addr:0269 expected_valid:0
            90025000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            90035000 linemun:       8996 addr:0269 expected_valid:0
            90035000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            90045000 linemun:       8997 addr:0269 expected_valid:0
            90045000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            90055000 linemun:       8998 addr:0269 expected_valid:0
            90055000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            90065000 linemun:       8999 addr:0269 expected_valid:0
            90065000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            90075000 linemun:       9000 addr:0269 expected_valid:0
            90075000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            90085000 linemun:       9001 addr:0269 expected_valid:0
            90085000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            90095000 linemun:       9002 addr:0269 expected_valid:0
            90095000 RTL LRU_BIT[29]=01 FOR MISS ADDR:0269
            90095000 RTL LRU_BIT[29]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0269
            90105000 linemun:       9003 addr:0269 expected_valid:1
            90105000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:0269
            90115000 linemun:       9004 addr:026a expected_valid:0
            90115000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:026a
            90125000 linemun:       9005 addr:026a expected_valid:0
            90125000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:026a
            90135000 linemun:       9006 addr:026a expected_valid:0
            90135000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:026a
            90145000 linemun:       9007 addr:026a expected_valid:0
            90145000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:026a
            90155000 linemun:       9008 addr:026a expected_valid:0
            90155000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:026a
            90165000 linemun:       9009 addr:026a expected_valid:0
            90165000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:026a
            90175000 linemun:       9010 addr:026a expected_valid:0
            90175000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:026a
            90185000 linemun:       9011 addr:026a expected_valid:0
            90185000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:026a
            90195000 linemun:       9012 addr:026a expected_valid:0
            90195000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:026a
            90195000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:026a
            90205000 linemun:       9013 addr:026a expected_valid:1
            90205000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:026a
            90215000 linemun:       9014 addr:026b expected_valid:0
            90215000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:026b
            90225000 linemun:       9015 addr:026b expected_valid:0
            90225000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:026b
            90235000 linemun:       9016 addr:026b expected_valid:0
            90235000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:026b
            90245000 linemun:       9017 addr:026b expected_valid:0
            90245000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:026b
            90255000 linemun:       9018 addr:026b expected_valid:0
            90255000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:026b
            90265000 linemun:       9019 addr:026b expected_valid:0
            90265000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:026b
            90275000 linemun:       9020 addr:026b expected_valid:0
            90275000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:026b
            90285000 linemun:       9021 addr:026b expected_valid:0
            90285000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:026b
            90295000 linemun:       9022 addr:026b expected_valid:0
            90295000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:026b
            90295000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:026b
            90305000 linemun:       9023 addr:026b expected_valid:1
            90305000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:026b
            90315000 linemun:       9024 addr:026c expected_valid:1
            90315000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:026c
            90325000 linemun:       9025 addr:026c expected_valid:1
            90325000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:026c
            90335000 linemun:       9026 addr:026d expected_valid:1
            90335000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:026d
            90345000 linemun:       9027 addr:026e expected_valid:1
            90345000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:026e
            90355000 linemun:       9028 addr:026f expected_valid:1
            90355000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:026f
            90365000 linemun:       9029 addr:0270 expected_valid:1
            90365000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:0270
            90375000 linemun:       9030 addr:0271 expected_valid:0
            90375000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            90385000 linemun:       9031 addr:0271 expected_valid:0
            90385000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            90395000 linemun:       9032 addr:0271 expected_valid:0
            90395000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            90405000 linemun:       9033 addr:0271 expected_valid:0
            90405000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            90415000 linemun:       9034 addr:0271 expected_valid:0
            90415000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            90425000 linemun:       9035 addr:0271 expected_valid:0
            90425000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            90435000 linemun:       9036 addr:0271 expected_valid:0
            90435000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            90445000 linemun:       9037 addr:0271 expected_valid:0
            90445000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            90455000 linemun:       9038 addr:0271 expected_valid:0
            90455000 RTL LRU_BIT[31]=10 FOR MISS ADDR:0271
            90455000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0271
            90465000 linemun:       9039 addr:0271 expected_valid:1
            90465000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:0271
            90475000 linemun:       9040 addr:0272 expected_valid:1
            90475000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:0272
            90485000 linemun:       9041 addr:0273 expected_valid:1
            90485000 RTL LRU_BIT[33]=10 UPDATED FOR HIT ADDR:0273
            90495000 linemun:       9042 addr:0274 expected_valid:0
            90495000 RTL LRU_BIT[34]=10 FOR MISS ADDR:0274
            90505000 linemun:       9043 addr:0274 expected_valid:0
            90505000 RTL LRU_BIT[34]=10 FOR MISS ADDR:0274
            90515000 linemun:       9044 addr:0274 expected_valid:0
            90515000 RTL LRU_BIT[34]=10 FOR MISS ADDR:0274
            90525000 linemun:       9045 addr:0274 expected_valid:0
            90525000 RTL LRU_BIT[34]=10 FOR MISS ADDR:0274
            90535000 linemun:       9046 addr:0274 expected_valid:0
            90535000 RTL LRU_BIT[34]=10 FOR MISS ADDR:0274
            90545000 linemun:       9047 addr:0274 expected_valid:0
            90545000 RTL LRU_BIT[34]=10 FOR MISS ADDR:0274
            90555000 linemun:       9048 addr:0274 expected_valid:0
            90555000 RTL LRU_BIT[34]=10 FOR MISS ADDR:0274
            90565000 linemun:       9049 addr:0274 expected_valid:0
            90565000 RTL LRU_BIT[34]=10 FOR MISS ADDR:0274
            90575000 linemun:       9050 addr:0274 expected_valid:0
            90575000 RTL LRU_BIT[34]=10 FOR MISS ADDR:0274
            90575000 RTL LRU_BIT[34]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0274
            90585000 linemun:       9051 addr:0274 expected_valid:1
            90585000 RTL LRU_BIT[34]=01 UPDATED FOR HIT ADDR:0274
            90595000 linemun:       9052 addr:0275 expected_valid:0
            90595000 RTL LRU_BIT[35]=01 FOR MISS ADDR:0275
            90605000 linemun:       9053 addr:0275 expected_valid:0
            90605000 RTL LRU_BIT[35]=01 FOR MISS ADDR:0275
            90615000 linemun:       9054 addr:0275 expected_valid:0
            90615000 RTL LRU_BIT[35]=01 FOR MISS ADDR:0275
            90625000 linemun:       9055 addr:0275 expected_valid:0
            90625000 RTL LRU_BIT[35]=01 FOR MISS ADDR:0275
            90635000 linemun:       9056 addr:0275 expected_valid:0
            90635000 RTL LRU_BIT[35]=01 FOR MISS ADDR:0275
            90645000 linemun:       9057 addr:0275 expected_valid:0
            90645000 RTL LRU_BIT[35]=01 FOR MISS ADDR:0275
            90655000 linemun:       9058 addr:0275 expected_valid:0
            90655000 RTL LRU_BIT[35]=01 FOR MISS ADDR:0275
            90665000 linemun:       9059 addr:0275 expected_valid:0
            90665000 RTL LRU_BIT[35]=01 FOR MISS ADDR:0275
            90675000 linemun:       9060 addr:0275 expected_valid:0
            90675000 RTL LRU_BIT[35]=01 FOR MISS ADDR:0275
            90675000 RTL LRU_BIT[35]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0275
            90685000 linemun:       9061 addr:0275 expected_valid:1
            90685000 RTL LRU_BIT[35]=10 UPDATED FOR HIT ADDR:0275
            90695000 linemun:       9062 addr:106a expected_valid:1
            90695000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:106a
            90705000 linemun:       9063 addr:106b expected_valid:1
            90705000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:106b
            90715000 linemun:       9064 addr:106c expected_valid:1
            90715000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:106c
            90725000 linemun:       9065 addr:106d expected_valid:1
            90725000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:106d
            90735000 linemun:       9066 addr:1b96 expected_valid:1
            90735000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1b96
            90745000 linemun:       9067 addr:1739 expected_valid:0
            90745000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1739
            90755000 linemun:       9068 addr:1739 expected_valid:0
            90755000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1739
            90765000 linemun:       9069 addr:1739 expected_valid:0
            90765000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1739
            90775000 linemun:       9070 addr:1739 expected_valid:0
            90775000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1739
            90785000 linemun:       9071 addr:1739 expected_valid:0
            90785000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1739
            90795000 linemun:       9072 addr:1739 expected_valid:0
            90795000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1739
            90805000 linemun:       9073 addr:1739 expected_valid:0
            90805000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1739
            90815000 linemun:       9074 addr:1739 expected_valid:0
            90815000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1739
            90825000 linemun:       9075 addr:1739 expected_valid:0
            90825000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1739
            90825000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1739
            90835000 linemun:       9076 addr:1739 expected_valid:1
            90835000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:1739
            90845000 linemun:       9077 addr:173a expected_valid:0
            90845000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            90855000 linemun:       9078 addr:173a expected_valid:0
            90855000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            90865000 linemun:       9079 addr:173a expected_valid:0
            90865000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            90875000 linemun:       9080 addr:173a expected_valid:0
            90875000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            90885000 linemun:       9081 addr:173a expected_valid:0
            90885000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            90895000 linemun:       9082 addr:173a expected_valid:0
            90895000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            90905000 linemun:       9083 addr:173a expected_valid:0
            90905000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            90915000 linemun:       9084 addr:173a expected_valid:0
            90915000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            90925000 linemun:       9085 addr:173a expected_valid:0
            90925000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            90925000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:173a
            90935000 linemun:       9086 addr:173a expected_valid:1
            90935000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:173a
            90945000 linemun:       9087 addr:173b expected_valid:0
            90945000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:173b
            90955000 linemun:       9088 addr:173b expected_valid:0
            90955000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:173b
            90965000 linemun:       9089 addr:173b expected_valid:0
            90965000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:173b
            90975000 linemun:       9090 addr:173b expected_valid:0
            90975000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:173b
            90985000 linemun:       9091 addr:173b expected_valid:0
            90985000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:173b
            90995000 linemun:       9092 addr:173b expected_valid:0
            90995000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:173b
            91005000 linemun:       9093 addr:173b expected_valid:0
            91005000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:173b
            91015000 linemun:       9094 addr:173b expected_valid:0
            91015000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:173b
            91025000 linemun:       9095 addr:173b expected_valid:0
            91025000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:173b
            91025000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:173b
            91035000 linemun:       9096 addr:173b expected_valid:1
            91035000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:173b
            91045000 linemun:       9097 addr:173c expected_valid:0
            91045000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            91055000 linemun:       9098 addr:173c expected_valid:0
            91055000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            91065000 linemun:       9099 addr:173c expected_valid:0
            91065000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            91075000 linemun:       9100 addr:173c expected_valid:0
            91075000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            91085000 linemun:       9101 addr:173c expected_valid:0
            91085000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            91095000 linemun:       9102 addr:173c expected_valid:0
            91095000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            91105000 linemun:       9103 addr:173c expected_valid:0
            91105000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            91115000 linemun:       9104 addr:173c expected_valid:0
            91115000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            91125000 linemun:       9105 addr:173c expected_valid:0
            91125000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:173c
            91125000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:173c
            91135000 linemun:       9106 addr:173c expected_valid:1
            91135000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:173c
            91145000 linemun:       9107 addr:0ec5 expected_valid:0
            91145000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            91155000 linemun:       9108 addr:0ec5 expected_valid:0
            91155000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            91165000 linemun:       9109 addr:0ec5 expected_valid:0
            91165000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            91175000 linemun:       9110 addr:0ec5 expected_valid:0
            91175000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            91185000 linemun:       9111 addr:0ec5 expected_valid:0
            91185000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            91195000 linemun:       9112 addr:0ec5 expected_valid:0
            91195000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            91205000 linemun:       9113 addr:0ec5 expected_valid:0
            91205000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            91215000 linemun:       9114 addr:0ec5 expected_valid:0
            91215000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            91225000 linemun:       9115 addr:0ec5 expected_valid:0
            91225000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0ec5
            91225000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0ec5
            91235000 linemun:       9116 addr:0ec5 expected_valid:1
            91235000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0ec5
            91245000 linemun:       9117 addr:311a expected_valid:0
            91245000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:311a
            91255000 linemun:       9118 addr:311a expected_valid:0
            91255000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:311a
            91265000 linemun:       9119 addr:311a expected_valid:0
            91265000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:311a
            91275000 linemun:       9120 addr:311a expected_valid:0
            91275000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:311a
            91285000 linemun:       9121 addr:311a expected_valid:0
            91285000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:311a
            91295000 linemun:       9122 addr:311a expected_valid:0
            91295000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:311a
            91305000 linemun:       9123 addr:311a expected_valid:0
            91305000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:311a
            91315000 linemun:       9124 addr:311a expected_valid:0
            91315000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:311a
            91325000 linemun:       9125 addr:311a expected_valid:0
            91325000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:311a
            91325000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:311a
            91335000 linemun:       9126 addr:311a expected_valid:1
            91335000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:311a
            91345000 linemun:       9127 addr:0639 expected_valid:0
            91345000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            91355000 linemun:       9128 addr:0639 expected_valid:0
            91355000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            91365000 linemun:       9129 addr:0639 expected_valid:0
            91365000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            91375000 linemun:       9130 addr:0639 expected_valid:0
            91375000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            91385000 linemun:       9131 addr:0639 expected_valid:0
            91385000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            91395000 linemun:       9132 addr:0639 expected_valid:0
            91395000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            91405000 linemun:       9133 addr:0639 expected_valid:0
            91405000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            91415000 linemun:       9134 addr:0639 expected_valid:0
            91415000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            91425000 linemun:       9135 addr:0639 expected_valid:0
            91425000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            91425000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0639
            91435000 linemun:       9136 addr:0639 expected_valid:1
            91435000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:0639
            91445000 linemun:       9137 addr:063a expected_valid:0
            91445000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            91455000 linemun:       9138 addr:063a expected_valid:0
            91455000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            91465000 linemun:       9139 addr:063a expected_valid:0
            91465000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            91475000 linemun:       9140 addr:063a expected_valid:0
            91475000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            91485000 linemun:       9141 addr:063a expected_valid:0
            91485000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            91495000 linemun:       9142 addr:063a expected_valid:0
            91495000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            91505000 linemun:       9143 addr:063a expected_valid:0
            91505000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            91515000 linemun:       9144 addr:063a expected_valid:0
            91515000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            91525000 linemun:       9145 addr:063a expected_valid:0
            91525000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            91525000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063a
            91535000 linemun:       9146 addr:063a expected_valid:1
            91535000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            91545000 linemun:       9147 addr:2b4f expected_valid:1
            91545000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:2b4f
            91555000 linemun:       9148 addr:2b50 expected_valid:1
            91555000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:2b50
            91565000 linemun:       9149 addr:2b51 expected_valid:1
            91565000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:2b51
            91575000 linemun:       9150 addr:1203 expected_valid:1
            91575000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
            91585000 linemun:       9151 addr:13b6 expected_valid:1
            91585000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:13b6
            91595000 linemun:       9152 addr:13b7 expected_valid:0
            91595000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            91605000 linemun:       9153 addr:13b7 expected_valid:0
            91605000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            91615000 linemun:       9154 addr:13b7 expected_valid:0
            91615000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            91625000 linemun:       9155 addr:13b7 expected_valid:0
            91625000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            91635000 linemun:       9156 addr:13b7 expected_valid:0
            91635000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            91645000 linemun:       9157 addr:13b7 expected_valid:0
            91645000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            91655000 linemun:       9158 addr:13b7 expected_valid:0
            91655000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            91665000 linemun:       9159 addr:13b7 expected_valid:0
            91665000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            91675000 linemun:       9160 addr:13b7 expected_valid:0
            91675000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
            91675000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13b7
            91685000 linemun:       9161 addr:13b7 expected_valid:1
            91685000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:13b7
            91695000 linemun:       9162 addr:2abd expected_valid:1
            91695000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:2abd
            91705000 linemun:       9163 addr:2abe expected_valid:1
            91705000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:2abe
            91715000 linemun:       9164 addr:2abf expected_valid:0
            91715000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
            91725000 linemun:       9165 addr:2abf expected_valid:0
            91725000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
            91735000 linemun:       9166 addr:2abf expected_valid:0
            91735000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
            91745000 linemun:       9167 addr:2abf expected_valid:0
            91745000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
            91755000 linemun:       9168 addr:2abf expected_valid:0
            91755000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
            91765000 linemun:       9169 addr:2abf expected_valid:0
            91765000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
            91775000 linemun:       9170 addr:2abf expected_valid:0
            91775000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
            91785000 linemun:       9171 addr:2abf expected_valid:0
            91785000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
            91795000 linemun:       9172 addr:2abf expected_valid:0
            91795000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
            91795000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2abf
            91805000 linemun:       9173 addr:2abf expected_valid:1
            91805000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:2abf
            91815000 linemun:       9174 addr:2ac0 expected_valid:0
            91815000 RTL LRU_BIT[00]=01 FOR MISS ADDR:2ac0
            91825000 linemun:       9175 addr:2ac0 expected_valid:0
            91825000 RTL LRU_BIT[00]=01 FOR MISS ADDR:2ac0
            91835000 linemun:       9176 addr:2ac0 expected_valid:0
            91835000 RTL LRU_BIT[00]=01 FOR MISS ADDR:2ac0
            91845000 linemun:       9177 addr:2ac0 expected_valid:0
            91845000 RTL LRU_BIT[00]=01 FOR MISS ADDR:2ac0
            91855000 linemun:       9178 addr:2ac0 expected_valid:0
            91855000 RTL LRU_BIT[00]=01 FOR MISS ADDR:2ac0
            91865000 linemun:       9179 addr:2ac0 expected_valid:0
            91865000 RTL LRU_BIT[00]=01 FOR MISS ADDR:2ac0
            91875000 linemun:       9180 addr:2ac0 expected_valid:0
            91875000 RTL LRU_BIT[00]=01 FOR MISS ADDR:2ac0
            91885000 linemun:       9181 addr:2ac0 expected_valid:0
            91885000 RTL LRU_BIT[00]=01 FOR MISS ADDR:2ac0
            91895000 linemun:       9182 addr:2ac0 expected_valid:0
            91895000 RTL LRU_BIT[00]=01 FOR MISS ADDR:2ac0
            91895000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2ac0
            91905000 linemun:       9183 addr:2ac0 expected_valid:1
            91905000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:2ac0
            91915000 linemun:       9184 addr:2ac1 expected_valid:0
            91915000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2ac1
            91925000 linemun:       9185 addr:2ac1 expected_valid:0
            91925000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2ac1
            91935000 linemun:       9186 addr:2ac1 expected_valid:0
            91935000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2ac1
            91945000 linemun:       9187 addr:2ac1 expected_valid:0
            91945000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2ac1
            91955000 linemun:       9188 addr:2ac1 expected_valid:0
            91955000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2ac1
            91965000 linemun:       9189 addr:2ac1 expected_valid:0
            91965000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2ac1
            91975000 linemun:       9190 addr:2ac1 expected_valid:0
            91975000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2ac1
            91985000 linemun:       9191 addr:2ac1 expected_valid:0
            91985000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2ac1
            91995000 linemun:       9192 addr:2ac1 expected_valid:0
            91995000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2ac1
            91995000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2ac1
            92005000 linemun:       9193 addr:2ac1 expected_valid:1
            92005000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:2ac1
            92015000 linemun:       9194 addr:2ac2 expected_valid:0
            92015000 RTL LRU_BIT[02]=01 FOR MISS ADDR:2ac2
            92025000 linemun:       9195 addr:2ac2 expected_valid:0
            92025000 RTL LRU_BIT[02]=01 FOR MISS ADDR:2ac2
            92035000 linemun:       9196 addr:2ac2 expected_valid:0
            92035000 RTL LRU_BIT[02]=01 FOR MISS ADDR:2ac2
            92045000 linemun:       9197 addr:2ac2 expected_valid:0
            92045000 RTL LRU_BIT[02]=01 FOR MISS ADDR:2ac2
            92055000 linemun:       9198 addr:2ac2 expected_valid:0
            92055000 RTL LRU_BIT[02]=01 FOR MISS ADDR:2ac2
            92065000 linemun:       9199 addr:2ac2 expected_valid:0
            92065000 RTL LRU_BIT[02]=01 FOR MISS ADDR:2ac2
            92075000 linemun:       9200 addr:2ac2 expected_valid:0
            92075000 RTL LRU_BIT[02]=01 FOR MISS ADDR:2ac2
            92085000 linemun:       9201 addr:2ac2 expected_valid:0
            92085000 RTL LRU_BIT[02]=01 FOR MISS ADDR:2ac2
            92095000 linemun:       9202 addr:2ac2 expected_valid:0
            92095000 RTL LRU_BIT[02]=01 FOR MISS ADDR:2ac2
            92095000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2ac2
            92105000 linemun:       9203 addr:2ac2 expected_valid:1
            92105000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:2ac2
            92115000 linemun:       9204 addr:2ac3 expected_valid:0
            92115000 RTL LRU_BIT[03]=10 FOR MISS ADDR:2ac3
            92125000 linemun:       9205 addr:2ac3 expected_valid:0
            92125000 RTL LRU_BIT[03]=10 FOR MISS ADDR:2ac3
            92135000 linemun:       9206 addr:2ac3 expected_valid:0
            92135000 RTL LRU_BIT[03]=10 FOR MISS ADDR:2ac3
            92145000 linemun:       9207 addr:2ac3 expected_valid:0
            92145000 RTL LRU_BIT[03]=10 FOR MISS ADDR:2ac3
            92155000 linemun:       9208 addr:2ac3 expected_valid:0
            92155000 RTL LRU_BIT[03]=10 FOR MISS ADDR:2ac3
            92165000 linemun:       9209 addr:2ac3 expected_valid:0
            92165000 RTL LRU_BIT[03]=10 FOR MISS ADDR:2ac3
            92175000 linemun:       9210 addr:2ac3 expected_valid:0
            92175000 RTL LRU_BIT[03]=10 FOR MISS ADDR:2ac3
            92185000 linemun:       9211 addr:2ac3 expected_valid:0
            92185000 RTL LRU_BIT[03]=10 FOR MISS ADDR:2ac3
            92195000 linemun:       9212 addr:2ac3 expected_valid:0
            92195000 RTL LRU_BIT[03]=10 FOR MISS ADDR:2ac3
            92195000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2ac3
            92205000 linemun:       9213 addr:2ac3 expected_valid:1
            92205000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:2ac3
            92215000 linemun:       9214 addr:2ac4 expected_valid:0
            92215000 RTL LRU_BIT[04]=10 FOR MISS ADDR:2ac4
            92225000 linemun:       9215 addr:2ac4 expected_valid:0
            92225000 RTL LRU_BIT[04]=10 FOR MISS ADDR:2ac4
            92235000 linemun:       9216 addr:2ac4 expected_valid:0
            92235000 RTL LRU_BIT[04]=10 FOR MISS ADDR:2ac4
            92245000 linemun:       9217 addr:2ac4 expected_valid:0
            92245000 RTL LRU_BIT[04]=10 FOR MISS ADDR:2ac4
            92255000 linemun:       9218 addr:2ac4 expected_valid:0
            92255000 RTL LRU_BIT[04]=10 FOR MISS ADDR:2ac4
            92265000 linemun:       9219 addr:2ac4 expected_valid:0
            92265000 RTL LRU_BIT[04]=10 FOR MISS ADDR:2ac4
            92275000 linemun:       9220 addr:2ac4 expected_valid:0
            92275000 RTL LRU_BIT[04]=10 FOR MISS ADDR:2ac4
            92285000 linemun:       9221 addr:2ac4 expected_valid:0
            92285000 RTL LRU_BIT[04]=10 FOR MISS ADDR:2ac4
            92295000 linemun:       9222 addr:2ac4 expected_valid:0
            92295000 RTL LRU_BIT[04]=10 FOR MISS ADDR:2ac4
            92295000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2ac4
            92305000 linemun:       9223 addr:2ac4 expected_valid:1
            92305000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:2ac4
            92315000 linemun:       9224 addr:1571 expected_valid:1
            92315000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:1571
            92325000 linemun:       9225 addr:1572 expected_valid:1
            92325000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:1572
            92335000 linemun:       9226 addr:0952 expected_valid:1
            92335000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
            92345000 linemun:       9227 addr:0953 expected_valid:1
            92345000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
            92355000 linemun:       9228 addr:26d4 expected_valid:0
            92355000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
            92365000 linemun:       9229 addr:26d4 expected_valid:0
            92365000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
            92375000 linemun:       9230 addr:26d4 expected_valid:0
            92375000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
            92385000 linemun:       9231 addr:26d4 expected_valid:0
            92385000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
            92395000 linemun:       9232 addr:26d4 expected_valid:0
            92395000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
            92405000 linemun:       9233 addr:26d4 expected_valid:0
            92405000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
            92415000 linemun:       9234 addr:26d4 expected_valid:0
            92415000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
            92425000 linemun:       9235 addr:26d4 expected_valid:0
            92425000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
            92435000 linemun:       9236 addr:26d4 expected_valid:0
            92435000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
            92435000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:26d4
            92445000 linemun:       9237 addr:26d4 expected_valid:1
            92445000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:26d4
            92455000 linemun:       9238 addr:1739 expected_valid:1
            92455000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1739
            92465000 linemun:       9239 addr:073a expected_valid:0
            92465000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            92475000 linemun:       9240 addr:073a expected_valid:0
            92475000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            92485000 linemun:       9241 addr:073a expected_valid:0
            92485000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            92495000 linemun:       9242 addr:073a expected_valid:0
            92495000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            92505000 linemun:       9243 addr:073a expected_valid:0
            92505000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            92515000 linemun:       9244 addr:073a expected_valid:0
            92515000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            92525000 linemun:       9245 addr:073a expected_valid:0
            92525000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            92535000 linemun:       9246 addr:073a expected_valid:0
            92535000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            92545000 linemun:       9247 addr:073a expected_valid:0
            92545000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:073a
            92545000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073a
            92555000 linemun:       9248 addr:073a expected_valid:1
            92555000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:073a
            92565000 linemun:       9249 addr:073b expected_valid:0
            92565000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            92575000 linemun:       9250 addr:073b expected_valid:0
            92575000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            92585000 linemun:       9251 addr:073b expected_valid:0
            92585000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            92595000 linemun:       9252 addr:073b expected_valid:0
            92595000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            92605000 linemun:       9253 addr:073b expected_valid:0
            92605000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            92615000 linemun:       9254 addr:073b expected_valid:0
            92615000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            92625000 linemun:       9255 addr:073b expected_valid:0
            92625000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            92635000 linemun:       9256 addr:073b expected_valid:0
            92635000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            92645000 linemun:       9257 addr:073b expected_valid:0
            92645000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
            92645000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073b
            92655000 linemun:       9258 addr:073b expected_valid:1
            92655000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
            92665000 linemun:       9259 addr:073c expected_valid:0
            92665000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            92675000 linemun:       9260 addr:073c expected_valid:0
            92675000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            92685000 linemun:       9261 addr:073c expected_valid:0
            92685000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            92695000 linemun:       9262 addr:073c expected_valid:0
            92695000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            92705000 linemun:       9263 addr:073c expected_valid:0
            92705000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            92715000 linemun:       9264 addr:073c expected_valid:0
            92715000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            92725000 linemun:       9265 addr:073c expected_valid:0
            92725000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            92735000 linemun:       9266 addr:073c expected_valid:0
            92735000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            92745000 linemun:       9267 addr:073c expected_valid:0
            92745000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:073c
            92745000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073c
            92755000 linemun:       9268 addr:073c expected_valid:1
            92755000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:073c
            92765000 linemun:       9269 addr:073d expected_valid:0
            92765000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            92775000 linemun:       9270 addr:073d expected_valid:0
            92775000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            92785000 linemun:       9271 addr:073d expected_valid:0
            92785000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            92795000 linemun:       9272 addr:073d expected_valid:0
            92795000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            92805000 linemun:       9273 addr:073d expected_valid:0
            92805000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            92815000 linemun:       9274 addr:073d expected_valid:0
            92815000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            92825000 linemun:       9275 addr:073d expected_valid:0
            92825000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            92835000 linemun:       9276 addr:073d expected_valid:0
            92835000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            92845000 linemun:       9277 addr:073d expected_valid:0
            92845000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:073d
            92845000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073d
            92855000 linemun:       9278 addr:073d expected_valid:1
            92855000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:073d
            92865000 linemun:       9279 addr:1e89 expected_valid:0
            92865000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            92875000 linemun:       9280 addr:1e89 expected_valid:0
            92875000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            92885000 linemun:       9281 addr:1e89 expected_valid:0
            92885000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            92895000 linemun:       9282 addr:1e89 expected_valid:0
            92895000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            92905000 linemun:       9283 addr:1e89 expected_valid:0
            92905000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            92915000 linemun:       9284 addr:1e89 expected_valid:0
            92915000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            92925000 linemun:       9285 addr:1e89 expected_valid:0
            92925000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            92935000 linemun:       9286 addr:1e89 expected_valid:0
            92935000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            92945000 linemun:       9287 addr:1e89 expected_valid:0
            92945000 RTL LRU_BIT[09]=10 FOR MISS ADDR:1e89
            92945000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e89
            92955000 linemun:       9288 addr:1e89 expected_valid:1
            92955000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:1e89
            92965000 linemun:       9289 addr:1e8a expected_valid:0
            92965000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            92975000 linemun:       9290 addr:1e8a expected_valid:0
            92975000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            92985000 linemun:       9291 addr:1e8a expected_valid:0
            92985000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            92995000 linemun:       9292 addr:1e8a expected_valid:0
            92995000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            93005000 linemun:       9293 addr:1e8a expected_valid:0
            93005000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            93015000 linemun:       9294 addr:1e8a expected_valid:0
            93015000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            93025000 linemun:       9295 addr:1e8a expected_valid:0
            93025000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            93035000 linemun:       9296 addr:1e8a expected_valid:0
            93035000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            93045000 linemun:       9297 addr:1e8a expected_valid:0
            93045000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1e8a
            93045000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e8a
            93055000 linemun:       9298 addr:1e8a expected_valid:1
            93055000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:1e8a
            93065000 linemun:       9299 addr:1e8b expected_valid:0
            93065000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1e8b
            93075000 linemun:       9300 addr:1e8b expected_valid:0
            93075000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1e8b
            93085000 linemun:       9301 addr:1e8b expected_valid:0
            93085000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1e8b
            93095000 linemun:       9302 addr:1e8b expected_valid:0
            93095000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1e8b
            93105000 linemun:       9303 addr:1e8b expected_valid:0
            93105000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1e8b
            93115000 linemun:       9304 addr:1e8b expected_valid:0
            93115000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1e8b
            93125000 linemun:       9305 addr:1e8b expected_valid:0
            93125000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1e8b
            93135000 linemun:       9306 addr:1e8b expected_valid:0
            93135000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1e8b
            93145000 linemun:       9307 addr:1e8b expected_valid:0
            93145000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1e8b
            93145000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e8b
            93155000 linemun:       9308 addr:1e8b expected_valid:1
            93155000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:1e8b
            93165000 linemun:       9309 addr:1e8c expected_valid:0
            93165000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:1e8c
            93175000 linemun:       9310 addr:1e8c expected_valid:0
            93175000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:1e8c
            93185000 linemun:       9311 addr:1e8c expected_valid:0
            93185000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:1e8c
            93195000 linemun:       9312 addr:1e8c expected_valid:0
            93195000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:1e8c
            93205000 linemun:       9313 addr:1e8c expected_valid:0
            93205000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:1e8c
            93215000 linemun:       9314 addr:1e8c expected_valid:0
            93215000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:1e8c
            93225000 linemun:       9315 addr:1e8c expected_valid:0
            93225000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:1e8c
            93235000 linemun:       9316 addr:1e8c expected_valid:0
            93235000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:1e8c
            93245000 linemun:       9317 addr:1e8c expected_valid:0
            93245000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:1e8c
            93245000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1e8c
            93255000 linemun:       9318 addr:1e8c expected_valid:1
            93255000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:1e8c
            93265000 linemun:       9319 addr:2ee2 expected_valid:1
            93265000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:2ee2
            93275000 linemun:       9320 addr:08b6 expected_valid:1
            93275000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:08b6
            93285000 linemun:       9321 addr:08b7 expected_valid:1
            93285000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:08b7
            93295000 linemun:       9322 addr:08b8 expected_valid:1
            93295000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:08b8
            93305000 linemun:       9323 addr:08b9 expected_valid:0
            93305000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            93315000 linemun:       9324 addr:08b9 expected_valid:0
            93315000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            93325000 linemun:       9325 addr:08b9 expected_valid:0
            93325000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            93335000 linemun:       9326 addr:08b9 expected_valid:0
            93335000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            93345000 linemun:       9327 addr:08b9 expected_valid:0
            93345000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            93355000 linemun:       9328 addr:08b9 expected_valid:0
            93355000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            93365000 linemun:       9329 addr:08b9 expected_valid:0
            93365000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            93375000 linemun:       9330 addr:08b9 expected_valid:0
            93375000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            93385000 linemun:       9331 addr:08b9 expected_valid:0
            93385000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
            93385000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b9
            93395000 linemun:       9332 addr:08b9 expected_valid:1
            93395000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:08b9
            93405000 linemun:       9333 addr:27f7 expected_valid:0
            93405000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            93415000 linemun:       9334 addr:27f7 expected_valid:0
            93415000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            93425000 linemun:       9335 addr:27f7 expected_valid:0
            93425000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            93435000 linemun:       9336 addr:27f7 expected_valid:0
            93435000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            93445000 linemun:       9337 addr:27f7 expected_valid:0
            93445000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            93455000 linemun:       9338 addr:27f7 expected_valid:0
            93455000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            93465000 linemun:       9339 addr:27f7 expected_valid:0
            93465000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            93475000 linemun:       9340 addr:27f7 expected_valid:0
            93475000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            93485000 linemun:       9341 addr:27f7 expected_valid:0
            93485000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
            93485000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:27f7
            93495000 linemun:       9342 addr:27f7 expected_valid:1
            93495000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:27f7
            93505000 linemun:       9343 addr:1128 expected_valid:1
            93505000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:1128
            93515000 linemun:       9344 addr:1129 expected_valid:0
            93515000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            93525000 linemun:       9345 addr:1129 expected_valid:0
            93525000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            93535000 linemun:       9346 addr:1129 expected_valid:0
            93535000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            93545000 linemun:       9347 addr:1129 expected_valid:0
            93545000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            93555000 linemun:       9348 addr:1129 expected_valid:0
            93555000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            93565000 linemun:       9349 addr:1129 expected_valid:0
            93565000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            93575000 linemun:       9350 addr:1129 expected_valid:0
            93575000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            93585000 linemun:       9351 addr:1129 expected_valid:0
            93585000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            93595000 linemun:       9352 addr:1129 expected_valid:0
            93595000 RTL LRU_BIT[29]=10 FOR MISS ADDR:1129
            93595000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1129
            93605000 linemun:       9353 addr:1129 expected_valid:1
            93605000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:1129
            93615000 linemun:       9354 addr:112a expected_valid:0
            93615000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:112a
            93625000 linemun:       9355 addr:112a expected_valid:0
            93625000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:112a
            93635000 linemun:       9356 addr:112a expected_valid:0
            93635000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:112a
            93645000 linemun:       9357 addr:112a expected_valid:0
            93645000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:112a
            93655000 linemun:       9358 addr:112a expected_valid:0
            93655000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:112a
            93665000 linemun:       9359 addr:112a expected_valid:0
            93665000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:112a
            93675000 linemun:       9360 addr:112a expected_valid:0
            93675000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:112a
            93685000 linemun:       9361 addr:112a expected_valid:0
            93685000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:112a
            93695000 linemun:       9362 addr:112a expected_valid:0
            93695000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:112a
            93695000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:112a
            93705000 linemun:       9363 addr:112a expected_valid:1
            93705000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:112a
            93715000 linemun:       9364 addr:112b expected_valid:0
            93715000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:112b
            93725000 linemun:       9365 addr:112b expected_valid:0
            93725000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:112b
            93735000 linemun:       9366 addr:112b expected_valid:0
            93735000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:112b
            93745000 linemun:       9367 addr:112b expected_valid:0
            93745000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:112b
            93755000 linemun:       9368 addr:112b expected_valid:0
            93755000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:112b
            93765000 linemun:       9369 addr:112b expected_valid:0
            93765000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:112b
            93775000 linemun:       9370 addr:112b expected_valid:0
            93775000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:112b
            93785000 linemun:       9371 addr:112b expected_valid:0
            93785000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:112b
            93795000 linemun:       9372 addr:112b expected_valid:0
            93795000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:112b
            93795000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:112b
            93805000 linemun:       9373 addr:112b expected_valid:1
            93805000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:112b
            93815000 linemun:       9374 addr:112c expected_valid:0
            93815000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:112c
            93825000 linemun:       9375 addr:112c expected_valid:0
            93825000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:112c
            93835000 linemun:       9376 addr:112c expected_valid:0
            93835000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:112c
            93845000 linemun:       9377 addr:112c expected_valid:0
            93845000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:112c
            93855000 linemun:       9378 addr:112c expected_valid:0
            93855000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:112c
            93865000 linemun:       9379 addr:112c expected_valid:0
            93865000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:112c
            93875000 linemun:       9380 addr:112c expected_valid:0
            93875000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:112c
            93885000 linemun:       9381 addr:112c expected_valid:0
            93885000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:112c
            93895000 linemun:       9382 addr:112c expected_valid:0
            93895000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:112c
            93895000 RTL LRU_BIT[2c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:112c
            93905000 linemun:       9383 addr:112c expected_valid:1
            93905000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:112c
            93915000 linemun:       9384 addr:112d expected_valid:0
            93915000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:112d
            93925000 linemun:       9385 addr:112d expected_valid:0
            93925000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:112d
            93935000 linemun:       9386 addr:112d expected_valid:0
            93935000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:112d
            93945000 linemun:       9387 addr:112d expected_valid:0
            93945000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:112d
            93955000 linemun:       9388 addr:112d expected_valid:0
            93955000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:112d
            93965000 linemun:       9389 addr:112d expected_valid:0
            93965000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:112d
            93975000 linemun:       9390 addr:112d expected_valid:0
            93975000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:112d
            93985000 linemun:       9391 addr:112d expected_valid:0
            93985000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:112d
            93995000 linemun:       9392 addr:112d expected_valid:0
            93995000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:112d
            93995000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:112d
            94005000 linemun:       9393 addr:112d expected_valid:1
            94005000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:112d
            94015000 linemun:       9394 addr:1203 expected_valid:1
            94015000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
            94025000 linemun:       9395 addr:1204 expected_valid:1
            94025000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:1204
            94035000 linemun:       9396 addr:1205 expected_valid:1
            94035000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:1205
            94045000 linemun:       9397 addr:1206 expected_valid:1
            94045000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:1206
            94055000 linemun:       9398 addr:1207 expected_valid:1
            94055000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:1207
            94065000 linemun:       9399 addr:1208 expected_valid:1
            94065000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:1208
            94075000 linemun:       9400 addr:1739 expected_valid:1
            94075000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1739
            94085000 linemun:       9401 addr:173a expected_valid:0
            94085000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:173a
            94095000 linemun:       9402 addr:173a expected_valid:0
            94095000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:173a
            94105000 linemun:       9403 addr:173a expected_valid:0
            94105000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:173a
            94115000 linemun:       9404 addr:173a expected_valid:0
            94115000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:173a
            94125000 linemun:       9405 addr:173a expected_valid:0
            94125000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:173a
            94135000 linemun:       9406 addr:173a expected_valid:0
            94135000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:173a
            94145000 linemun:       9407 addr:173a expected_valid:0
            94145000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:173a
            94155000 linemun:       9408 addr:173a expected_valid:0
            94155000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:173a
            94165000 linemun:       9409 addr:173a expected_valid:0
            94165000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:173a
            94165000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:173a
            94175000 linemun:       9410 addr:173a expected_valid:1
            94175000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:173a
            94185000 linemun:       9411 addr:173b expected_valid:1
            94185000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:173b
            94195000 linemun:       9412 addr:173c expected_valid:1
            94195000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:173c
            94205000 linemun:       9413 addr:2b4f expected_valid:1
            94205000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:2b4f
            94215000 linemun:       9414 addr:2b50 expected_valid:1
            94215000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:2b50
            94225000 linemun:       9415 addr:2b51 expected_valid:1
            94225000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:2b51
            94235000 linemun:       9416 addr:2b52 expected_valid:0
            94235000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            94245000 linemun:       9417 addr:2b52 expected_valid:0
            94245000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            94255000 linemun:       9418 addr:2b52 expected_valid:0
            94255000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            94265000 linemun:       9419 addr:2b52 expected_valid:0
            94265000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            94275000 linemun:       9420 addr:2b52 expected_valid:0
            94275000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            94285000 linemun:       9421 addr:2b52 expected_valid:0
            94285000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            94295000 linemun:       9422 addr:2b52 expected_valid:0
            94295000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            94305000 linemun:       9423 addr:2b52 expected_valid:0
            94305000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            94315000 linemun:       9424 addr:2b52 expected_valid:0
            94315000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2b52
            94315000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b52
            94325000 linemun:       9425 addr:2b52 expected_valid:1
            94325000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:2b52
            94335000 linemun:       9426 addr:1e89 expected_valid:1
            94335000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:1e89
            94345000 linemun:       9427 addr:1e8a expected_valid:1
            94345000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:1e8a
            94355000 linemun:       9428 addr:073a expected_valid:1
            94355000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
            94365000 linemun:       9429 addr:073b expected_valid:1
            94365000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:073b
            94375000 linemun:       9430 addr:073c expected_valid:1
            94375000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:073c
            94385000 linemun:       9431 addr:073d expected_valid:1
            94385000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:073d
            94395000 linemun:       9432 addr:0382 expected_valid:0
            94395000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            94405000 linemun:       9433 addr:0382 expected_valid:0
            94405000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            94415000 linemun:       9434 addr:0382 expected_valid:0
            94415000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            94425000 linemun:       9435 addr:0382 expected_valid:0
            94425000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            94435000 linemun:       9436 addr:0382 expected_valid:0
            94435000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            94445000 linemun:       9437 addr:0382 expected_valid:0
            94445000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            94455000 linemun:       9438 addr:0382 expected_valid:0
            94455000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            94465000 linemun:       9439 addr:0382 expected_valid:0
            94465000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            94475000 linemun:       9440 addr:0382 expected_valid:0
            94475000 RTL LRU_BIT[02]=10 FOR MISS ADDR:0382
            94475000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0382
            94485000 linemun:       9441 addr:0382 expected_valid:1
            94485000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:0382
            94495000 linemun:       9442 addr:0383 expected_valid:0
            94495000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            94505000 linemun:       9443 addr:0383 expected_valid:0
            94505000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            94515000 linemun:       9444 addr:0383 expected_valid:0
            94515000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            94525000 linemun:       9445 addr:0383 expected_valid:0
            94525000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            94535000 linemun:       9446 addr:0383 expected_valid:0
            94535000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            94545000 linemun:       9447 addr:0383 expected_valid:0
            94545000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            94555000 linemun:       9448 addr:0383 expected_valid:0
            94555000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            94565000 linemun:       9449 addr:0383 expected_valid:0
            94565000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            94575000 linemun:       9450 addr:0383 expected_valid:0
            94575000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0383
            94575000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0383
            94585000 linemun:       9451 addr:0383 expected_valid:1
            94585000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0383
            94595000 linemun:       9452 addr:0384 expected_valid:0
            94595000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            94605000 linemun:       9453 addr:0384 expected_valid:0
            94605000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            94615000 linemun:       9454 addr:0384 expected_valid:0
            94615000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            94625000 linemun:       9455 addr:0384 expected_valid:0
            94625000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            94635000 linemun:       9456 addr:0384 expected_valid:0
            94635000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            94645000 linemun:       9457 addr:0384 expected_valid:0
            94645000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            94655000 linemun:       9458 addr:0384 expected_valid:0
            94655000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            94665000 linemun:       9459 addr:0384 expected_valid:0
            94665000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            94675000 linemun:       9460 addr:0384 expected_valid:0
            94675000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0384
            94675000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0384
            94685000 linemun:       9461 addr:0384 expected_valid:1
            94685000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0384
            94695000 linemun:       9462 addr:0385 expected_valid:0
            94695000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            94705000 linemun:       9463 addr:0385 expected_valid:0
            94705000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            94715000 linemun:       9464 addr:0385 expected_valid:0
            94715000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            94725000 linemun:       9465 addr:0385 expected_valid:0
            94725000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            94735000 linemun:       9466 addr:0385 expected_valid:0
            94735000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            94745000 linemun:       9467 addr:0385 expected_valid:0
            94745000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            94755000 linemun:       9468 addr:0385 expected_valid:0
            94755000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            94765000 linemun:       9469 addr:0385 expected_valid:0
            94765000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            94775000 linemun:       9470 addr:0385 expected_valid:0
            94775000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0385
            94775000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0385
            94785000 linemun:       9471 addr:0385 expected_valid:1
            94785000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0385
            94795000 linemun:       9472 addr:0386 expected_valid:0
            94795000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            94805000 linemun:       9473 addr:0386 expected_valid:0
            94805000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            94815000 linemun:       9474 addr:0386 expected_valid:0
            94815000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            94825000 linemun:       9475 addr:0386 expected_valid:0
            94825000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            94835000 linemun:       9476 addr:0386 expected_valid:0
            94835000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            94845000 linemun:       9477 addr:0386 expected_valid:0
            94845000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            94855000 linemun:       9478 addr:0386 expected_valid:0
            94855000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            94865000 linemun:       9479 addr:0386 expected_valid:0
            94865000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            94875000 linemun:       9480 addr:0386 expected_valid:0
            94875000 RTL LRU_BIT[06]=10 FOR MISS ADDR:0386
            94875000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0386
            94885000 linemun:       9481 addr:0386 expected_valid:1
            94885000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:0386
            94895000 linemun:       9482 addr:0387 expected_valid:0
            94895000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            94905000 linemun:       9483 addr:0387 expected_valid:0
            94905000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            94915000 linemun:       9484 addr:0387 expected_valid:0
            94915000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            94925000 linemun:       9485 addr:0387 expected_valid:0
            94925000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            94935000 linemun:       9486 addr:0387 expected_valid:0
            94935000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            94945000 linemun:       9487 addr:0387 expected_valid:0
            94945000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            94955000 linemun:       9488 addr:0387 expected_valid:0
            94955000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            94965000 linemun:       9489 addr:0387 expected_valid:0
            94965000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            94975000 linemun:       9490 addr:0387 expected_valid:0
            94975000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0387
            94975000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0387
            94985000 linemun:       9491 addr:0387 expected_valid:1
            94985000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0387
            94995000 linemun:       9492 addr:238a expected_valid:0
            94995000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
            95005000 linemun:       9493 addr:238a expected_valid:0
            95005000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
            95015000 linemun:       9494 addr:238a expected_valid:0
            95015000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
            95025000 linemun:       9495 addr:238a expected_valid:0
            95025000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
            95035000 linemun:       9496 addr:238a expected_valid:0
            95035000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
            95045000 linemun:       9497 addr:238a expected_valid:0
            95045000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
            95055000 linemun:       9498 addr:238a expected_valid:0
            95055000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
            95065000 linemun:       9499 addr:238a expected_valid:0
            95065000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
            95075000 linemun:       9500 addr:238a expected_valid:0
            95075000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
            95075000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:238a
            95085000 linemun:       9501 addr:238a expected_valid:1
            95085000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:238a
            95095000 linemun:       9502 addr:238b expected_valid:0
            95095000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            95105000 linemun:       9503 addr:238b expected_valid:0
            95105000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            95115000 linemun:       9504 addr:238b expected_valid:0
            95115000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            95125000 linemun:       9505 addr:238b expected_valid:0
            95125000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            95135000 linemun:       9506 addr:238b expected_valid:0
            95135000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            95145000 linemun:       9507 addr:238b expected_valid:0
            95145000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            95155000 linemun:       9508 addr:238b expected_valid:0
            95155000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            95165000 linemun:       9509 addr:238b expected_valid:0
            95165000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            95175000 linemun:       9510 addr:238b expected_valid:0
            95175000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
            95175000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:238b
            95185000 linemun:       9511 addr:238b expected_valid:1
            95185000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:238b
            95195000 linemun:       9512 addr:1203 expected_valid:1
            95195000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
            95205000 linemun:       9513 addr:1204 expected_valid:1
            95205000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:1204
            95215000 linemun:       9514 addr:238a expected_valid:1
            95215000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:238a
            95225000 linemun:       9515 addr:24d2 expected_valid:0
            95225000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            95235000 linemun:       9516 addr:24d2 expected_valid:0
            95235000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            95245000 linemun:       9517 addr:24d2 expected_valid:0
            95245000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            95255000 linemun:       9518 addr:24d2 expected_valid:0
            95255000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            95265000 linemun:       9519 addr:24d2 expected_valid:0
            95265000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            95275000 linemun:       9520 addr:24d2 expected_valid:0
            95275000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            95285000 linemun:       9521 addr:24d2 expected_valid:0
            95285000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            95295000 linemun:       9522 addr:24d2 expected_valid:0
            95295000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            95305000 linemun:       9523 addr:24d2 expected_valid:0
            95305000 RTL LRU_BIT[12]=10 FOR MISS ADDR:24d2
            95305000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:24d2
            95315000 linemun:       9524 addr:24d2 expected_valid:1
            95315000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:24d2
            95325000 linemun:       9525 addr:24d3 expected_valid:1
            95325000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:24d3
            95335000 linemun:       9526 addr:1e89 expected_valid:1
            95335000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:1e89
            95345000 linemun:       9527 addr:1e8a expected_valid:1
            95345000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:1e8a
            95355000 linemun:       9528 addr:1e8b expected_valid:1
            95355000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:1e8b
            95365000 linemun:       9529 addr:1e8c expected_valid:1
            95365000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:1e8c
            95375000 linemun:       9530 addr:1e8d expected_valid:0
            95375000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:1e8d
            95385000 linemun:       9531 addr:1e8d expected_valid:0
            95385000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:1e8d
            95395000 linemun:       9532 addr:1e8d expected_valid:0
            95395000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:1e8d
            95405000 linemun:       9533 addr:1e8d expected_valid:0
            95405000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:1e8d
            95415000 linemun:       9534 addr:1e8d expected_valid:0
            95415000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:1e8d
            95425000 linemun:       9535 addr:1e8d expected_valid:0
            95425000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:1e8d
            95435000 linemun:       9536 addr:1e8d expected_valid:0
            95435000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:1e8d
            95445000 linemun:       9537 addr:1e8d expected_valid:0
            95445000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:1e8d
            95455000 linemun:       9538 addr:1e8d expected_valid:0
            95455000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:1e8d
            95455000 RTL LRU_BIT[0d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1e8d
            95465000 linemun:       9539 addr:1e8d expected_valid:1
            95465000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:1e8d
            95475000 linemun:       9540 addr:1e8e expected_valid:0
            95475000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:1e8e
            95485000 linemun:       9541 addr:1e8e expected_valid:0
            95485000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:1e8e
            95495000 linemun:       9542 addr:1e8e expected_valid:0
            95495000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:1e8e
            95505000 linemun:       9543 addr:1e8e expected_valid:0
            95505000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:1e8e
            95515000 linemun:       9544 addr:1e8e expected_valid:0
            95515000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:1e8e
            95525000 linemun:       9545 addr:1e8e expected_valid:0
            95525000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:1e8e
            95535000 linemun:       9546 addr:1e8e expected_valid:0
            95535000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:1e8e
            95545000 linemun:       9547 addr:1e8e expected_valid:0
            95545000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:1e8e
            95555000 linemun:       9548 addr:1e8e expected_valid:0
            95555000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:1e8e
            95555000 RTL LRU_BIT[0e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1e8e
            95565000 linemun:       9549 addr:1e8e expected_valid:1
            95565000 RTL LRU_BIT[0e]=10 UPDATED FOR HIT ADDR:1e8e
            95575000 linemun:       9550 addr:1e8f expected_valid:0
            95575000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:1e8f
            95585000 linemun:       9551 addr:1e8f expected_valid:0
            95585000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:1e8f
            95595000 linemun:       9552 addr:1e8f expected_valid:0
            95595000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:1e8f
            95605000 linemun:       9553 addr:1e8f expected_valid:0
            95605000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:1e8f
            95615000 linemun:       9554 addr:1e8f expected_valid:0
            95615000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:1e8f
            95625000 linemun:       9555 addr:1e8f expected_valid:0
            95625000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:1e8f
            95635000 linemun:       9556 addr:1e8f expected_valid:0
            95635000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:1e8f
            95645000 linemun:       9557 addr:1e8f expected_valid:0
            95645000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:1e8f
            95655000 linemun:       9558 addr:1e8f expected_valid:0
            95655000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:1e8f
            95655000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e8f
            95665000 linemun:       9559 addr:1e8f expected_valid:1
            95665000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:1e8f
            95675000 linemun:       9560 addr:1e90 expected_valid:0
            95675000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1e90
            95685000 linemun:       9561 addr:1e90 expected_valid:0
            95685000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1e90
            95695000 linemun:       9562 addr:1e90 expected_valid:0
            95695000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1e90
            95705000 linemun:       9563 addr:1e90 expected_valid:0
            95705000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1e90
            95715000 linemun:       9564 addr:1e90 expected_valid:0
            95715000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1e90
            95725000 linemun:       9565 addr:1e90 expected_valid:0
            95725000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1e90
            95735000 linemun:       9566 addr:1e90 expected_valid:0
            95735000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1e90
            95745000 linemun:       9567 addr:1e90 expected_valid:0
            95745000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1e90
            95755000 linemun:       9568 addr:1e90 expected_valid:0
            95755000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1e90
            95755000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e90
            95765000 linemun:       9569 addr:1e90 expected_valid:1
            95765000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:1e90
            95775000 linemun:       9570 addr:1e91 expected_valid:0
            95775000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1e91
            95785000 linemun:       9571 addr:1e91 expected_valid:0
            95785000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1e91
            95795000 linemun:       9572 addr:1e91 expected_valid:0
            95795000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1e91
            95805000 linemun:       9573 addr:1e91 expected_valid:0
            95805000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1e91
            95815000 linemun:       9574 addr:1e91 expected_valid:0
            95815000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1e91
            95825000 linemun:       9575 addr:1e91 expected_valid:0
            95825000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1e91
            95835000 linemun:       9576 addr:1e91 expected_valid:0
            95835000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1e91
            95845000 linemun:       9577 addr:1e91 expected_valid:0
            95845000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1e91
            95855000 linemun:       9578 addr:1e91 expected_valid:0
            95855000 RTL LRU_BIT[11]=10 FOR MISS ADDR:1e91
            95855000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1e91
            95865000 linemun:       9579 addr:1e91 expected_valid:1
            95865000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:1e91
            95875000 linemun:       9580 addr:05d1 expected_valid:0
            95875000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            95885000 linemun:       9581 addr:05d1 expected_valid:0
            95885000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            95895000 linemun:       9582 addr:05d1 expected_valid:0
            95895000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            95905000 linemun:       9583 addr:05d1 expected_valid:0
            95905000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            95915000 linemun:       9584 addr:05d1 expected_valid:0
            95915000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            95925000 linemun:       9585 addr:05d1 expected_valid:0
            95925000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            95935000 linemun:       9586 addr:05d1 expected_valid:0
            95935000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            95945000 linemun:       9587 addr:05d1 expected_valid:0
            95945000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            95955000 linemun:       9588 addr:05d1 expected_valid:0
            95955000 RTL LRU_BIT[11]=01 FOR MISS ADDR:05d1
            95955000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d1
            95965000 linemun:       9589 addr:05d1 expected_valid:1
            95965000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
            95975000 linemun:       9590 addr:05d2 expected_valid:0
            95975000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            95985000 linemun:       9591 addr:05d2 expected_valid:0
            95985000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            95995000 linemun:       9592 addr:05d2 expected_valid:0
            95995000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            96005000 linemun:       9593 addr:05d2 expected_valid:0
            96005000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            96015000 linemun:       9594 addr:05d2 expected_valid:0
            96015000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            96025000 linemun:       9595 addr:05d2 expected_valid:0
            96025000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            96035000 linemun:       9596 addr:05d2 expected_valid:0
            96035000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            96045000 linemun:       9597 addr:05d2 expected_valid:0
            96045000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            96055000 linemun:       9598 addr:05d2 expected_valid:0
            96055000 RTL LRU_BIT[12]=01 FOR MISS ADDR:05d2
            96055000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d2
            96065000 linemun:       9599 addr:05d2 expected_valid:1
            96065000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            96075000 linemun:       9600 addr:0bfc expected_valid:0
            96075000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            96085000 linemun:       9601 addr:0bfc expected_valid:0
            96085000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            96095000 linemun:       9602 addr:0bfc expected_valid:0
            96095000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            96105000 linemun:       9603 addr:0bfc expected_valid:0
            96105000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            96115000 linemun:       9604 addr:0bfc expected_valid:0
            96115000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            96125000 linemun:       9605 addr:0bfc expected_valid:0
            96125000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            96135000 linemun:       9606 addr:0bfc expected_valid:0
            96135000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            96145000 linemun:       9607 addr:0bfc expected_valid:0
            96145000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            96155000 linemun:       9608 addr:0bfc expected_valid:0
            96155000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
            96155000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bfc
            96165000 linemun:       9609 addr:0bfc expected_valid:1
            96165000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:0bfc
            96175000 linemun:       9610 addr:0c4c expected_valid:0
            96175000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            96185000 linemun:       9611 addr:0c4c expected_valid:0
            96185000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            96195000 linemun:       9612 addr:0c4c expected_valid:0
            96195000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            96205000 linemun:       9613 addr:0c4c expected_valid:0
            96205000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            96215000 linemun:       9614 addr:0c4c expected_valid:0
            96215000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            96225000 linemun:       9615 addr:0c4c expected_valid:0
            96225000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            96235000 linemun:       9616 addr:0c4c expected_valid:0
            96235000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            96245000 linemun:       9617 addr:0c4c expected_valid:0
            96245000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            96255000 linemun:       9618 addr:0c4c expected_valid:0
            96255000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
            96255000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c4c
            96265000 linemun:       9619 addr:0c4c expected_valid:1
            96265000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:0c4c
            96275000 linemun:       9620 addr:345a expected_valid:0
            96275000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
            96285000 linemun:       9621 addr:345a expected_valid:0
            96285000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
            96295000 linemun:       9622 addr:345a expected_valid:0
            96295000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
            96305000 linemun:       9623 addr:345a expected_valid:0
            96305000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
            96315000 linemun:       9624 addr:345a expected_valid:0
            96315000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
            96325000 linemun:       9625 addr:345a expected_valid:0
            96325000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
            96335000 linemun:       9626 addr:345a expected_valid:0
            96335000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
            96345000 linemun:       9627 addr:345a expected_valid:0
            96345000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
            96355000 linemun:       9628 addr:345a expected_valid:0
            96355000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
            96355000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:345a
            96365000 linemun:       9629 addr:345a expected_valid:1
            96365000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:345a
            96375000 linemun:       9630 addr:345b expected_valid:0
            96375000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
            96385000 linemun:       9631 addr:345b expected_valid:0
            96385000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
            96395000 linemun:       9632 addr:345b expected_valid:0
            96395000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
            96405000 linemun:       9633 addr:345b expected_valid:0
            96405000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
            96415000 linemun:       9634 addr:345b expected_valid:0
            96415000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
            96425000 linemun:       9635 addr:345b expected_valid:0
            96425000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
            96435000 linemun:       9636 addr:345b expected_valid:0
            96435000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
            96445000 linemun:       9637 addr:345b expected_valid:0
            96445000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
            96455000 linemun:       9638 addr:345b expected_valid:0
            96455000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
            96455000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:345b
            96465000 linemun:       9639 addr:345b expected_valid:1
            96465000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:345b
            96475000 linemun:       9640 addr:0265 expected_valid:1
            96475000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0265
            96485000 linemun:       9641 addr:0266 expected_valid:1
            96485000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
            96495000 linemun:       9642 addr:0267 expected_valid:1
            96495000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
            96505000 linemun:       9643 addr:0268 expected_valid:1
            96505000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:0268
            96515000 linemun:       9644 addr:0269 expected_valid:1
            96515000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:0269
            96525000 linemun:       9645 addr:026a expected_valid:0
            96525000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            96535000 linemun:       9646 addr:026a expected_valid:0
            96535000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            96545000 linemun:       9647 addr:026a expected_valid:0
            96545000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            96555000 linemun:       9648 addr:026a expected_valid:0
            96555000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            96565000 linemun:       9649 addr:026a expected_valid:0
            96565000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            96575000 linemun:       9650 addr:026a expected_valid:0
            96575000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            96585000 linemun:       9651 addr:026a expected_valid:0
            96585000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            96595000 linemun:       9652 addr:026a expected_valid:0
            96595000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            96605000 linemun:       9653 addr:026a expected_valid:0
            96605000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:026a
            96605000 RTL LRU_BIT[2a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:026a
            96615000 linemun:       9654 addr:026a expected_valid:1
            96615000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:026a
            96625000 linemun:       9655 addr:026b expected_valid:0
            96625000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            96635000 linemun:       9656 addr:026b expected_valid:0
            96635000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            96645000 linemun:       9657 addr:026b expected_valid:0
            96645000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            96655000 linemun:       9658 addr:026b expected_valid:0
            96655000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            96665000 linemun:       9659 addr:026b expected_valid:0
            96665000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            96675000 linemun:       9660 addr:026b expected_valid:0
            96675000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            96685000 linemun:       9661 addr:026b expected_valid:0
            96685000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            96695000 linemun:       9662 addr:026b expected_valid:0
            96695000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            96705000 linemun:       9663 addr:026b expected_valid:0
            96705000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:026b
            96705000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:026b
            96715000 linemun:       9664 addr:026b expected_valid:1
            96715000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:026b
            96725000 linemun:       9665 addr:026c expected_valid:0
            96725000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:026c
            96735000 linemun:       9666 addr:026c expected_valid:0
            96735000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:026c
            96745000 linemun:       9667 addr:026c expected_valid:0
            96745000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:026c
            96755000 linemun:       9668 addr:026c expected_valid:0
            96755000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:026c
            96765000 linemun:       9669 addr:026c expected_valid:0
            96765000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:026c
            96775000 linemun:       9670 addr:026c expected_valid:0
            96775000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:026c
            96785000 linemun:       9671 addr:026c expected_valid:0
            96785000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:026c
            96795000 linemun:       9672 addr:026c expected_valid:0
            96795000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:026c
            96805000 linemun:       9673 addr:026c expected_valid:0
            96805000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:026c
            96805000 RTL LRU_BIT[2c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:026c
            96815000 linemun:       9674 addr:026c expected_valid:1
            96815000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:026c
            96825000 linemun:       9675 addr:026d expected_valid:0
            96825000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:026d
            96835000 linemun:       9676 addr:026d expected_valid:0
            96835000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:026d
            96845000 linemun:       9677 addr:026d expected_valid:0
            96845000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:026d
            96855000 linemun:       9678 addr:026d expected_valid:0
            96855000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:026d
            96865000 linemun:       9679 addr:026d expected_valid:0
            96865000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:026d
            96875000 linemun:       9680 addr:026d expected_valid:0
            96875000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:026d
            96885000 linemun:       9681 addr:026d expected_valid:0
            96885000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:026d
            96895000 linemun:       9682 addr:026d expected_valid:0
            96895000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:026d
            96905000 linemun:       9683 addr:026d expected_valid:0
            96905000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:026d
            96905000 RTL LRU_BIT[2d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:026d
            96915000 linemun:       9684 addr:026d expected_valid:1
            96915000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:026d
            96925000 linemun:       9685 addr:026e expected_valid:1
            96925000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:026e
            96935000 linemun:       9686 addr:026f expected_valid:1
            96935000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:026f
            96945000 linemun:       9687 addr:2d0b expected_valid:0
            96945000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
            96955000 linemun:       9688 addr:2d0b expected_valid:0
            96955000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
            96965000 linemun:       9689 addr:2d0b expected_valid:0
            96965000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
            96975000 linemun:       9690 addr:2d0b expected_valid:0
            96975000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
            96985000 linemun:       9691 addr:2d0b expected_valid:0
            96985000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
            96995000 linemun:       9692 addr:2d0b expected_valid:0
            96995000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
            97005000 linemun:       9693 addr:2d0b expected_valid:0
            97005000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
            97015000 linemun:       9694 addr:2d0b expected_valid:0
            97015000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
            97025000 linemun:       9695 addr:2d0b expected_valid:0
            97025000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
            97025000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d0b
            97035000 linemun:       9696 addr:2d0b expected_valid:1
            97035000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:2d0b
            97045000 linemun:       9697 addr:2d0c expected_valid:0
            97045000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
            97055000 linemun:       9698 addr:2d0c expected_valid:0
            97055000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
            97065000 linemun:       9699 addr:2d0c expected_valid:0
            97065000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
            97075000 linemun:       9700 addr:2d0c expected_valid:0
            97075000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
            97085000 linemun:       9701 addr:2d0c expected_valid:0
            97085000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
            97095000 linemun:       9702 addr:2d0c expected_valid:0
            97095000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
            97105000 linemun:       9703 addr:2d0c expected_valid:0
            97105000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
            97115000 linemun:       9704 addr:2d0c expected_valid:0
            97115000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
            97125000 linemun:       9705 addr:2d0c expected_valid:0
            97125000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
            97125000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d0c
            97135000 linemun:       9706 addr:2d0c expected_valid:1
            97135000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:2d0c
            97145000 linemun:       9707 addr:2d0d expected_valid:0
            97145000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:2d0d
            97155000 linemun:       9708 addr:2d0d expected_valid:0
            97155000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:2d0d
            97165000 linemun:       9709 addr:2d0d expected_valid:0
            97165000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:2d0d
            97175000 linemun:       9710 addr:2d0d expected_valid:0
            97175000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:2d0d
            97185000 linemun:       9711 addr:2d0d expected_valid:0
            97185000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:2d0d
            97195000 linemun:       9712 addr:2d0d expected_valid:0
            97195000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:2d0d
            97205000 linemun:       9713 addr:2d0d expected_valid:0
            97205000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:2d0d
            97215000 linemun:       9714 addr:2d0d expected_valid:0
            97215000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:2d0d
            97225000 linemun:       9715 addr:2d0d expected_valid:0
            97225000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:2d0d
            97225000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2d0d
            97235000 linemun:       9716 addr:2d0d expected_valid:1
            97235000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:2d0d
            97245000 linemun:       9717 addr:2d0e expected_valid:0
            97245000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:2d0e
            97255000 linemun:       9718 addr:2d0e expected_valid:0
            97255000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:2d0e
            97265000 linemun:       9719 addr:2d0e expected_valid:0
            97265000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:2d0e
            97275000 linemun:       9720 addr:2d0e expected_valid:0
            97275000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:2d0e
            97285000 linemun:       9721 addr:2d0e expected_valid:0
            97285000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:2d0e
            97295000 linemun:       9722 addr:2d0e expected_valid:0
            97295000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:2d0e
            97305000 linemun:       9723 addr:2d0e expected_valid:0
            97305000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:2d0e
            97315000 linemun:       9724 addr:2d0e expected_valid:0
            97315000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:2d0e
            97325000 linemun:       9725 addr:2d0e expected_valid:0
            97325000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:2d0e
            97325000 RTL LRU_BIT[0e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2d0e
            97335000 linemun:       9726 addr:2d0e expected_valid:1
            97335000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:2d0e
            97345000 linemun:       9727 addr:2d0f expected_valid:0
            97345000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2d0f
            97355000 linemun:       9728 addr:2d0f expected_valid:0
            97355000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2d0f
            97365000 linemun:       9729 addr:2d0f expected_valid:0
            97365000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2d0f
            97375000 linemun:       9730 addr:2d0f expected_valid:0
            97375000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2d0f
            97385000 linemun:       9731 addr:2d0f expected_valid:0
            97385000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2d0f
            97395000 linemun:       9732 addr:2d0f expected_valid:0
            97395000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2d0f
            97405000 linemun:       9733 addr:2d0f expected_valid:0
            97405000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2d0f
            97415000 linemun:       9734 addr:2d0f expected_valid:0
            97415000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2d0f
            97425000 linemun:       9735 addr:2d0f expected_valid:0
            97425000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:2d0f
            97425000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d0f
            97435000 linemun:       9736 addr:2d0f expected_valid:1
            97435000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:2d0f
            97445000 linemun:       9737 addr:2d10 expected_valid:0
            97445000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
            97455000 linemun:       9738 addr:2d10 expected_valid:0
            97455000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
            97465000 linemun:       9739 addr:2d10 expected_valid:0
            97465000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
            97475000 linemun:       9740 addr:2d10 expected_valid:0
            97475000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
            97485000 linemun:       9741 addr:2d10 expected_valid:0
            97485000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
            97495000 linemun:       9742 addr:2d10 expected_valid:0
            97495000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
            97505000 linemun:       9743 addr:2d10 expected_valid:0
            97505000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
            97515000 linemun:       9744 addr:2d10 expected_valid:0
            97515000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
            97525000 linemun:       9745 addr:2d10 expected_valid:0
            97525000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
            97525000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d10
            97535000 linemun:       9746 addr:2d10 expected_valid:1
            97535000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:2d10
            97545000 linemun:       9747 addr:2d11 expected_valid:0
            97545000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2d11
            97555000 linemun:       9748 addr:2d11 expected_valid:0
            97555000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2d11
            97565000 linemun:       9749 addr:2d11 expected_valid:0
            97565000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2d11
            97575000 linemun:       9750 addr:2d11 expected_valid:0
            97575000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2d11
            97585000 linemun:       9751 addr:2d11 expected_valid:0
            97585000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2d11
            97595000 linemun:       9752 addr:2d11 expected_valid:0
            97595000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2d11
            97605000 linemun:       9753 addr:2d11 expected_valid:0
            97605000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2d11
            97615000 linemun:       9754 addr:2d11 expected_valid:0
            97615000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2d11
            97625000 linemun:       9755 addr:2d11 expected_valid:0
            97625000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2d11
            97625000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2d11
            97635000 linemun:       9756 addr:2d11 expected_valid:1
            97635000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:2d11
            97645000 linemun:       9757 addr:2953 expected_valid:0
            97645000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
            97655000 linemun:       9758 addr:2953 expected_valid:0
            97655000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
            97665000 linemun:       9759 addr:2953 expected_valid:0
            97665000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
            97675000 linemun:       9760 addr:2953 expected_valid:0
            97675000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
            97685000 linemun:       9761 addr:2953 expected_valid:0
            97685000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
            97695000 linemun:       9762 addr:2953 expected_valid:0
            97695000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
            97705000 linemun:       9763 addr:2953 expected_valid:0
            97705000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
            97715000 linemun:       9764 addr:2953 expected_valid:0
            97715000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
            97725000 linemun:       9765 addr:2953 expected_valid:0
            97725000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
            97725000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2953
            97735000 linemun:       9766 addr:2953 expected_valid:1
            97735000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:2953
            97745000 linemun:       9767 addr:106a expected_valid:0
            97745000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            97755000 linemun:       9768 addr:106a expected_valid:0
            97755000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            97765000 linemun:       9769 addr:106a expected_valid:0
            97765000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            97775000 linemun:       9770 addr:106a expected_valid:0
            97775000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            97785000 linemun:       9771 addr:106a expected_valid:0
            97785000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            97795000 linemun:       9772 addr:106a expected_valid:0
            97795000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            97805000 linemun:       9773 addr:106a expected_valid:0
            97805000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            97815000 linemun:       9774 addr:106a expected_valid:0
            97815000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            97825000 linemun:       9775 addr:106a expected_valid:0
            97825000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
            97825000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106a
            97835000 linemun:       9776 addr:106a expected_valid:1
            97835000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:106a
            97845000 linemun:       9777 addr:106b expected_valid:0
            97845000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            97855000 linemun:       9778 addr:106b expected_valid:0
            97855000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            97865000 linemun:       9779 addr:106b expected_valid:0
            97865000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            97875000 linemun:       9780 addr:106b expected_valid:0
            97875000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            97885000 linemun:       9781 addr:106b expected_valid:0
            97885000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            97895000 linemun:       9782 addr:106b expected_valid:0
            97895000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            97905000 linemun:       9783 addr:106b expected_valid:0
            97905000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            97915000 linemun:       9784 addr:106b expected_valid:0
            97915000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            97925000 linemun:       9785 addr:106b expected_valid:0
            97925000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:106b
            97925000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106b
            97935000 linemun:       9786 addr:106b expected_valid:1
            97935000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:106b
            97945000 linemun:       9787 addr:0639 expected_valid:0
            97945000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            97955000 linemun:       9788 addr:0639 expected_valid:0
            97955000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            97965000 linemun:       9789 addr:0639 expected_valid:0
            97965000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            97975000 linemun:       9790 addr:0639 expected_valid:0
            97975000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            97985000 linemun:       9791 addr:0639 expected_valid:0
            97985000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            97995000 linemun:       9792 addr:0639 expected_valid:0
            97995000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            98005000 linemun:       9793 addr:0639 expected_valid:0
            98005000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            98015000 linemun:       9794 addr:0639 expected_valid:0
            98015000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            98025000 linemun:       9795 addr:0639 expected_valid:0
            98025000 RTL LRU_BIT[39]=01 FOR MISS ADDR:0639
            98025000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0639
            98035000 linemun:       9796 addr:0639 expected_valid:1
            98035000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:0639
            98045000 linemun:       9797 addr:063a expected_valid:0
            98045000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            98055000 linemun:       9798 addr:063a expected_valid:0
            98055000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            98065000 linemun:       9799 addr:063a expected_valid:0
            98065000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            98075000 linemun:       9800 addr:063a expected_valid:0
            98075000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            98085000 linemun:       9801 addr:063a expected_valid:0
            98085000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            98095000 linemun:       9802 addr:063a expected_valid:0
            98095000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            98105000 linemun:       9803 addr:063a expected_valid:0
            98105000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            98115000 linemun:       9804 addr:063a expected_valid:0
            98115000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            98125000 linemun:       9805 addr:063a expected_valid:0
            98125000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:063a
            98125000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:063a
            98135000 linemun:       9806 addr:063a expected_valid:1
            98135000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:063a
            98145000 linemun:       9807 addr:05d1 expected_valid:1
            98145000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
            98155000 linemun:       9808 addr:05d2 expected_valid:1
            98155000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
            98165000 linemun:       9809 addr:05d3 expected_valid:0
            98165000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            98175000 linemun:       9810 addr:05d3 expected_valid:0
            98175000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            98185000 linemun:       9811 addr:05d3 expected_valid:0
            98185000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            98195000 linemun:       9812 addr:05d3 expected_valid:0
            98195000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            98205000 linemun:       9813 addr:05d3 expected_valid:0
            98205000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            98215000 linemun:       9814 addr:05d3 expected_valid:0
            98215000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            98225000 linemun:       9815 addr:05d3 expected_valid:0
            98225000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            98235000 linemun:       9816 addr:05d3 expected_valid:0
            98235000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            98245000 linemun:       9817 addr:05d3 expected_valid:0
            98245000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
            98245000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d3
            98255000 linemun:       9818 addr:05d3 expected_valid:1
            98255000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:05d3
            98265000 linemun:       9819 addr:05d4 expected_valid:0
            98265000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            98275000 linemun:       9820 addr:05d4 expected_valid:0
            98275000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            98285000 linemun:       9821 addr:05d4 expected_valid:0
            98285000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            98295000 linemun:       9822 addr:05d4 expected_valid:0
            98295000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            98305000 linemun:       9823 addr:05d4 expected_valid:0
            98305000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            98315000 linemun:       9824 addr:05d4 expected_valid:0
            98315000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            98325000 linemun:       9825 addr:05d4 expected_valid:0
            98325000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            98335000 linemun:       9826 addr:05d4 expected_valid:0
            98335000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            98345000 linemun:       9827 addr:05d4 expected_valid:0
            98345000 RTL LRU_BIT[14]=01 FOR MISS ADDR:05d4
            98345000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d4
            98355000 linemun:       9828 addr:05d4 expected_valid:1
            98355000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:05d4
            98365000 linemun:       9829 addr:05d5 expected_valid:0
            98365000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            98375000 linemun:       9830 addr:05d5 expected_valid:0
            98375000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            98385000 linemun:       9831 addr:05d5 expected_valid:0
            98385000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            98395000 linemun:       9832 addr:05d5 expected_valid:0
            98395000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            98405000 linemun:       9833 addr:05d5 expected_valid:0
            98405000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            98415000 linemun:       9834 addr:05d5 expected_valid:0
            98415000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            98425000 linemun:       9835 addr:05d5 expected_valid:0
            98425000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            98435000 linemun:       9836 addr:05d5 expected_valid:0
            98435000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            98445000 linemun:       9837 addr:05d5 expected_valid:0
            98445000 RTL LRU_BIT[15]=01 FOR MISS ADDR:05d5
            98445000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d5
            98455000 linemun:       9838 addr:05d5 expected_valid:1
            98455000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:05d5
            98465000 linemun:       9839 addr:05d6 expected_valid:0
            98465000 RTL LRU_BIT[16]=01 FOR MISS ADDR:05d6
            98475000 linemun:       9840 addr:05d6 expected_valid:0
            98475000 RTL LRU_BIT[16]=01 FOR MISS ADDR:05d6
            98485000 linemun:       9841 addr:05d6 expected_valid:0
            98485000 RTL LRU_BIT[16]=01 FOR MISS ADDR:05d6
            98495000 linemun:       9842 addr:05d6 expected_valid:0
            98495000 RTL LRU_BIT[16]=01 FOR MISS ADDR:05d6
            98505000 linemun:       9843 addr:05d6 expected_valid:0
            98505000 RTL LRU_BIT[16]=01 FOR MISS ADDR:05d6
            98515000 linemun:       9844 addr:05d6 expected_valid:0
            98515000 RTL LRU_BIT[16]=01 FOR MISS ADDR:05d6
            98525000 linemun:       9845 addr:05d6 expected_valid:0
            98525000 RTL LRU_BIT[16]=01 FOR MISS ADDR:05d6
            98535000 linemun:       9846 addr:05d6 expected_valid:0
            98535000 RTL LRU_BIT[16]=01 FOR MISS ADDR:05d6
            98545000 linemun:       9847 addr:05d6 expected_valid:0
            98545000 RTL LRU_BIT[16]=01 FOR MISS ADDR:05d6
            98545000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d6
            98555000 linemun:       9848 addr:05d6 expected_valid:1
            98555000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:05d6
            98565000 linemun:       9849 addr:05d7 expected_valid:0
            98565000 RTL LRU_BIT[17]=01 FOR MISS ADDR:05d7
            98575000 linemun:       9850 addr:05d7 expected_valid:0
            98575000 RTL LRU_BIT[17]=01 FOR MISS ADDR:05d7
            98585000 linemun:       9851 addr:05d7 expected_valid:0
            98585000 RTL LRU_BIT[17]=01 FOR MISS ADDR:05d7
            98595000 linemun:       9852 addr:05d7 expected_valid:0
            98595000 RTL LRU_BIT[17]=01 FOR MISS ADDR:05d7
            98605000 linemun:       9853 addr:05d7 expected_valid:0
            98605000 RTL LRU_BIT[17]=01 FOR MISS ADDR:05d7
            98615000 linemun:       9854 addr:05d7 expected_valid:0
            98615000 RTL LRU_BIT[17]=01 FOR MISS ADDR:05d7
            98625000 linemun:       9855 addr:05d7 expected_valid:0
            98625000 RTL LRU_BIT[17]=01 FOR MISS ADDR:05d7
            98635000 linemun:       9856 addr:05d7 expected_valid:0
            98635000 RTL LRU_BIT[17]=01 FOR MISS ADDR:05d7
            98645000 linemun:       9857 addr:05d7 expected_valid:0
            98645000 RTL LRU_BIT[17]=01 FOR MISS ADDR:05d7
            98645000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d7
            98655000 linemun:       9858 addr:05d7 expected_valid:1
            98655000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:05d7
            98665000 linemun:       9859 addr:05d8 expected_valid:0
            98665000 RTL LRU_BIT[18]=10 FOR MISS ADDR:05d8
            98675000 linemun:       9860 addr:05d8 expected_valid:0
            98675000 RTL LRU_BIT[18]=10 FOR MISS ADDR:05d8
            98685000 linemun:       9861 addr:05d8 expected_valid:0
            98685000 RTL LRU_BIT[18]=10 FOR MISS ADDR:05d8
            98695000 linemun:       9862 addr:05d8 expected_valid:0
            98695000 RTL LRU_BIT[18]=10 FOR MISS ADDR:05d8
            98705000 linemun:       9863 addr:05d8 expected_valid:0
            98705000 RTL LRU_BIT[18]=10 FOR MISS ADDR:05d8
            98715000 linemun:       9864 addr:05d8 expected_valid:0
            98715000 RTL LRU_BIT[18]=10 FOR MISS ADDR:05d8
            98725000 linemun:       9865 addr:05d8 expected_valid:0
            98725000 RTL LRU_BIT[18]=10 FOR MISS ADDR:05d8
            98735000 linemun:       9866 addr:05d8 expected_valid:0
            98735000 RTL LRU_BIT[18]=10 FOR MISS ADDR:05d8
            98745000 linemun:       9867 addr:05d8 expected_valid:0
            98745000 RTL LRU_BIT[18]=10 FOR MISS ADDR:05d8
            98745000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d8
            98755000 linemun:       9868 addr:05d8 expected_valid:1
            98755000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:05d8
            98765000 linemun:       9869 addr:05d9 expected_valid:0
            98765000 RTL LRU_BIT[19]=10 FOR MISS ADDR:05d9
            98775000 linemun:       9870 addr:05d9 expected_valid:0
            98775000 RTL LRU_BIT[19]=10 FOR MISS ADDR:05d9
            98785000 linemun:       9871 addr:05d9 expected_valid:0
            98785000 RTL LRU_BIT[19]=10 FOR MISS ADDR:05d9
            98795000 linemun:       9872 addr:05d9 expected_valid:0
            98795000 RTL LRU_BIT[19]=10 FOR MISS ADDR:05d9
            98805000 linemun:       9873 addr:05d9 expected_valid:0
            98805000 RTL LRU_BIT[19]=10 FOR MISS ADDR:05d9
            98815000 linemun:       9874 addr:05d9 expected_valid:0
            98815000 RTL LRU_BIT[19]=10 FOR MISS ADDR:05d9
            98825000 linemun:       9875 addr:05d9 expected_valid:0
            98825000 RTL LRU_BIT[19]=10 FOR MISS ADDR:05d9
            98835000 linemun:       9876 addr:05d9 expected_valid:0
            98835000 RTL LRU_BIT[19]=10 FOR MISS ADDR:05d9
            98845000 linemun:       9877 addr:05d9 expected_valid:0
            98845000 RTL LRU_BIT[19]=10 FOR MISS ADDR:05d9
            98845000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d9
            98855000 linemun:       9878 addr:05d9 expected_valid:1
            98855000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:05d9
            98865000 linemun:       9879 addr:05da expected_valid:0
            98865000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:05da
            98875000 linemun:       9880 addr:05da expected_valid:0
            98875000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:05da
            98885000 linemun:       9881 addr:05da expected_valid:0
            98885000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:05da
            98895000 linemun:       9882 addr:05da expected_valid:0
            98895000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:05da
            98905000 linemun:       9883 addr:05da expected_valid:0
            98905000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:05da
            98915000 linemun:       9884 addr:05da expected_valid:0
            98915000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:05da
            98925000 linemun:       9885 addr:05da expected_valid:0
            98925000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:05da
            98935000 linemun:       9886 addr:05da expected_valid:0
            98935000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:05da
            98945000 linemun:       9887 addr:05da expected_valid:0
            98945000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:05da
            98945000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05da
            98955000 linemun:       9888 addr:05da expected_valid:1
            98955000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:05da
            98965000 linemun:       9889 addr:05db expected_valid:0
            98965000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:05db
            98975000 linemun:       9890 addr:05db expected_valid:0
            98975000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:05db
            98985000 linemun:       9891 addr:05db expected_valid:0
            98985000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:05db
            98995000 linemun:       9892 addr:05db expected_valid:0
            98995000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:05db
            99005000 linemun:       9893 addr:05db expected_valid:0
            99005000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:05db
            99015000 linemun:       9894 addr:05db expected_valid:0
            99015000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:05db
            99025000 linemun:       9895 addr:05db expected_valid:0
            99025000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:05db
            99035000 linemun:       9896 addr:05db expected_valid:0
            99035000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:05db
            99045000 linemun:       9897 addr:05db expected_valid:0
            99045000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:05db
            99045000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05db
            99055000 linemun:       9898 addr:05db expected_valid:1
            99055000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:05db
            99065000 linemun:       9899 addr:208a expected_valid:0
            99065000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            99075000 linemun:       9900 addr:208a expected_valid:0
            99075000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            99085000 linemun:       9901 addr:208a expected_valid:0
            99085000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            99095000 linemun:       9902 addr:208a expected_valid:0
            99095000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            99105000 linemun:       9903 addr:208a expected_valid:0
            99105000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            99115000 linemun:       9904 addr:208a expected_valid:0
            99115000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            99125000 linemun:       9905 addr:208a expected_valid:0
            99125000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            99135000 linemun:       9906 addr:208a expected_valid:0
            99135000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            99145000 linemun:       9907 addr:208a expected_valid:0
            99145000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:208a
            99145000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:208a
            99155000 linemun:       9908 addr:208a expected_valid:1
            99155000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:208a
            99165000 linemun:       9909 addr:208b expected_valid:0
            99165000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            99175000 linemun:       9910 addr:208b expected_valid:0
            99175000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            99185000 linemun:       9911 addr:208b expected_valid:0
            99185000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            99195000 linemun:       9912 addr:208b expected_valid:0
            99195000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            99205000 linemun:       9913 addr:208b expected_valid:0
            99205000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            99215000 linemun:       9914 addr:208b expected_valid:0
            99215000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            99225000 linemun:       9915 addr:208b expected_valid:0
            99225000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            99235000 linemun:       9916 addr:208b expected_valid:0
            99235000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            99245000 linemun:       9917 addr:208b expected_valid:0
            99245000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:208b
            99245000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:208b
            99255000 linemun:       9918 addr:208b expected_valid:1
            99255000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:208b
            99265000 linemun:       9919 addr:208c expected_valid:0
            99265000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            99275000 linemun:       9920 addr:208c expected_valid:0
            99275000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            99285000 linemun:       9921 addr:208c expected_valid:0
            99285000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            99295000 linemun:       9922 addr:208c expected_valid:0
            99295000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            99305000 linemun:       9923 addr:208c expected_valid:0
            99305000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            99315000 linemun:       9924 addr:208c expected_valid:0
            99315000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            99325000 linemun:       9925 addr:208c expected_valid:0
            99325000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            99335000 linemun:       9926 addr:208c expected_valid:0
            99335000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            99345000 linemun:       9927 addr:208c expected_valid:0
            99345000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:208c
            99345000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:208c
            99355000 linemun:       9928 addr:208c expected_valid:1
            99355000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:208c
            99365000 linemun:       9929 addr:208d expected_valid:0
            99365000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:208d
            99375000 linemun:       9930 addr:208d expected_valid:0
            99375000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:208d
            99385000 linemun:       9931 addr:208d expected_valid:0
            99385000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:208d
            99395000 linemun:       9932 addr:208d expected_valid:0
            99395000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:208d
            99405000 linemun:       9933 addr:208d expected_valid:0
            99405000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:208d
            99415000 linemun:       9934 addr:208d expected_valid:0
            99415000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:208d
            99425000 linemun:       9935 addr:208d expected_valid:0
            99425000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:208d
            99435000 linemun:       9936 addr:208d expected_valid:0
            99435000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:208d
            99445000 linemun:       9937 addr:208d expected_valid:0
            99445000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:208d
            99445000 RTL LRU_BIT[0d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:208d
            99455000 linemun:       9938 addr:208d expected_valid:1
            99455000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:208d
            99465000 linemun:       9939 addr:3071 expected_valid:0
            99465000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
            99475000 linemun:       9940 addr:3071 expected_valid:0
            99475000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
            99485000 linemun:       9941 addr:3071 expected_valid:0
            99485000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
            99495000 linemun:       9942 addr:3071 expected_valid:0
            99495000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
            99505000 linemun:       9943 addr:3071 expected_valid:0
            99505000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
            99515000 linemun:       9944 addr:3071 expected_valid:0
            99515000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
            99525000 linemun:       9945 addr:3071 expected_valid:0
            99525000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
            99535000 linemun:       9946 addr:3071 expected_valid:0
            99535000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
            99545000 linemun:       9947 addr:3071 expected_valid:0
            99545000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
            99545000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3071
            99555000 linemun:       9948 addr:3071 expected_valid:1
            99555000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:3071
            99565000 linemun:       9949 addr:08b6 expected_valid:1
            99565000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
            99575000 linemun:       9950 addr:1739 expected_valid:1
            99575000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1739
            99585000 linemun:       9951 addr:173a expected_valid:0
            99585000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            99595000 linemun:       9952 addr:173a expected_valid:0
            99595000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            99605000 linemun:       9953 addr:173a expected_valid:0
            99605000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            99615000 linemun:       9954 addr:173a expected_valid:0
            99615000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            99625000 linemun:       9955 addr:173a expected_valid:0
            99625000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            99635000 linemun:       9956 addr:173a expected_valid:0
            99635000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            99645000 linemun:       9957 addr:173a expected_valid:0
            99645000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            99655000 linemun:       9958 addr:173a expected_valid:0
            99655000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            99665000 linemun:       9959 addr:173a expected_valid:0
            99665000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:173a
            99665000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:173a
            99675000 linemun:       9960 addr:173a expected_valid:1
            99675000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:173a
            99685000 linemun:       9961 addr:009b expected_valid:0
            99685000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
            99695000 linemun:       9962 addr:009b expected_valid:0
            99695000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
            99705000 linemun:       9963 addr:009b expected_valid:0
            99705000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
            99715000 linemun:       9964 addr:009b expected_valid:0
            99715000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
            99725000 linemun:       9965 addr:009b expected_valid:0
            99725000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
            99735000 linemun:       9966 addr:009b expected_valid:0
            99735000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
            99745000 linemun:       9967 addr:009b expected_valid:0
            99745000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
            99755000 linemun:       9968 addr:009b expected_valid:0
            99755000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
            99765000 linemun:       9969 addr:009b expected_valid:0
            99765000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:009b
            99765000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009b
            99775000 linemun:       9970 addr:009b expected_valid:1
            99775000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
            99785000 linemun:       9971 addr:009c expected_valid:0
            99785000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:009c
            99795000 linemun:       9972 addr:009c expected_valid:0
            99795000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:009c
            99805000 linemun:       9973 addr:009c expected_valid:0
            99805000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:009c
            99815000 linemun:       9974 addr:009c expected_valid:0
            99815000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:009c
            99825000 linemun:       9975 addr:009c expected_valid:0
            99825000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:009c
            99835000 linemun:       9976 addr:009c expected_valid:0
            99835000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:009c
            99845000 linemun:       9977 addr:009c expected_valid:0
            99845000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:009c
            99855000 linemun:       9978 addr:009c expected_valid:0
            99855000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:009c
            99865000 linemun:       9979 addr:009c expected_valid:0
            99865000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:009c
            99865000 RTL LRU_BIT[1c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:009c
            99875000 linemun:       9980 addr:009c expected_valid:1
            99875000 RTL LRU_BIT[1c]=10 UPDATED FOR HIT ADDR:009c
            99885000 linemun:       9981 addr:009d expected_valid:0
            99885000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
            99895000 linemun:       9982 addr:009d expected_valid:0
            99895000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
            99905000 linemun:       9983 addr:009d expected_valid:0
            99905000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
            99915000 linemun:       9984 addr:009d expected_valid:0
            99915000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
            99925000 linemun:       9985 addr:009d expected_valid:0
            99925000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
            99935000 linemun:       9986 addr:009d expected_valid:0
            99935000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
            99945000 linemun:       9987 addr:009d expected_valid:0
            99945000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
            99955000 linemun:       9988 addr:009d expected_valid:0
            99955000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
            99965000 linemun:       9989 addr:009d expected_valid:0
            99965000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
            99965000 RTL LRU_BIT[1d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:009d
            99975000 linemun:       9990 addr:009d expected_valid:1
            99975000 RTL LRU_BIT[1d]=10 UPDATED FOR HIT ADDR:009d
            99985000 linemun:       9991 addr:009e expected_valid:0
            99985000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:009e
            99995000 linemun:       9992 addr:009e expected_valid:0
            99995000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:009e
           100005000 linemun:       9993 addr:009e expected_valid:0
           100005000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:009e
           100015000 linemun:       9994 addr:009e expected_valid:0
           100015000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:009e
           100025000 linemun:       9995 addr:009e expected_valid:0
           100025000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:009e
           100035000 linemun:       9996 addr:009e expected_valid:0
           100035000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:009e
           100045000 linemun:       9997 addr:009e expected_valid:0
           100045000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:009e
           100055000 linemun:       9998 addr:009e expected_valid:0
           100055000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:009e
           100065000 linemun:       9999 addr:009e expected_valid:0
           100065000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:009e
           100065000 RTL LRU_BIT[1e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:009e
           100075000 linemun:      10000 addr:009e expected_valid:1
           100075000 RTL LRU_BIT[1e]=10 UPDATED FOR HIT ADDR:009e
           100085000 linemun:      10001 addr:009f expected_valid:0
           100085000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:009f
           100095000 linemun:      10002 addr:009f expected_valid:0
           100095000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:009f
           100105000 linemun:      10003 addr:009f expected_valid:0
           100105000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:009f
           100115000 linemun:      10004 addr:009f expected_valid:0
           100115000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:009f
           100125000 linemun:      10005 addr:009f expected_valid:0
           100125000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:009f
           100135000 linemun:      10006 addr:009f expected_valid:0
           100135000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:009f
           100145000 linemun:      10007 addr:009f expected_valid:0
           100145000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:009f
           100155000 linemun:      10008 addr:009f expected_valid:0
           100155000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:009f
           100165000 linemun:      10009 addr:009f expected_valid:0
           100165000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:009f
           100165000 RTL LRU_BIT[1f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:009f
           100175000 linemun:      10010 addr:009f expected_valid:1
           100175000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:009f
           100185000 linemun:      10011 addr:0265 expected_valid:1
           100185000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0265
           100195000 linemun:      10012 addr:05d1 expected_valid:1
           100195000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
           100205000 linemun:      10013 addr:3071 expected_valid:1
           100205000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:3071
           100215000 linemun:      10014 addr:238a expected_valid:0
           100215000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
           100225000 linemun:      10015 addr:238a expected_valid:0
           100225000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
           100235000 linemun:      10016 addr:238a expected_valid:0
           100235000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
           100245000 linemun:      10017 addr:238a expected_valid:0
           100245000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
           100255000 linemun:      10018 addr:238a expected_valid:0
           100255000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
           100265000 linemun:      10019 addr:238a expected_valid:0
           100265000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
           100275000 linemun:      10020 addr:238a expected_valid:0
           100275000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
           100285000 linemun:      10021 addr:238a expected_valid:0
           100285000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
           100295000 linemun:      10022 addr:238a expected_valid:0
           100295000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:238a
           100295000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:238a
           100305000 linemun:      10023 addr:238a expected_valid:1
           100305000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:238a
           100315000 linemun:      10024 addr:238b expected_valid:0
           100315000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
           100325000 linemun:      10025 addr:238b expected_valid:0
           100325000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
           100335000 linemun:      10026 addr:238b expected_valid:0
           100335000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
           100345000 linemun:      10027 addr:238b expected_valid:0
           100345000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
           100355000 linemun:      10028 addr:238b expected_valid:0
           100355000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
           100365000 linemun:      10029 addr:238b expected_valid:0
           100365000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
           100375000 linemun:      10030 addr:238b expected_valid:0
           100375000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
           100385000 linemun:      10031 addr:238b expected_valid:0
           100385000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
           100395000 linemun:      10032 addr:238b expected_valid:0
           100395000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:238b
           100395000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:238b
           100405000 linemun:      10033 addr:238b expected_valid:1
           100405000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:238b
           100415000 linemun:      10034 addr:1839 expected_valid:0
           100415000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1839
           100425000 linemun:      10035 addr:1839 expected_valid:0
           100425000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1839
           100435000 linemun:      10036 addr:1839 expected_valid:0
           100435000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1839
           100445000 linemun:      10037 addr:1839 expected_valid:0
           100445000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1839
           100455000 linemun:      10038 addr:1839 expected_valid:0
           100455000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1839
           100465000 linemun:      10039 addr:1839 expected_valid:0
           100465000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1839
           100475000 linemun:      10040 addr:1839 expected_valid:0
           100475000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1839
           100485000 linemun:      10041 addr:1839 expected_valid:0
           100485000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1839
           100495000 linemun:      10042 addr:1839 expected_valid:0
           100495000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1839
           100495000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1839
           100505000 linemun:      10043 addr:1839 expected_valid:1
           100505000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1839
           100515000 linemun:      10044 addr:183a expected_valid:0
           100515000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
           100525000 linemun:      10045 addr:183a expected_valid:0
           100525000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
           100535000 linemun:      10046 addr:183a expected_valid:0
           100535000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
           100545000 linemun:      10047 addr:183a expected_valid:0
           100545000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
           100555000 linemun:      10048 addr:183a expected_valid:0
           100555000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
           100565000 linemun:      10049 addr:183a expected_valid:0
           100565000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
           100575000 linemun:      10050 addr:183a expected_valid:0
           100575000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
           100585000 linemun:      10051 addr:183a expected_valid:0
           100585000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
           100595000 linemun:      10052 addr:183a expected_valid:0
           100595000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:183a
           100595000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:183a
           100605000 linemun:      10053 addr:183a expected_valid:1
           100605000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:183a
           100615000 linemun:      10054 addr:183b expected_valid:0
           100615000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
           100625000 linemun:      10055 addr:183b expected_valid:0
           100625000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
           100635000 linemun:      10056 addr:183b expected_valid:0
           100635000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
           100645000 linemun:      10057 addr:183b expected_valid:0
           100645000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
           100655000 linemun:      10058 addr:183b expected_valid:0
           100655000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
           100665000 linemun:      10059 addr:183b expected_valid:0
           100665000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
           100675000 linemun:      10060 addr:183b expected_valid:0
           100675000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
           100685000 linemun:      10061 addr:183b expected_valid:0
           100685000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
           100695000 linemun:      10062 addr:183b expected_valid:0
           100695000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:183b
           100695000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:183b
           100705000 linemun:      10063 addr:183b expected_valid:1
           100705000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:183b
           100715000 linemun:      10064 addr:183c expected_valid:0
           100715000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:183c
           100725000 linemun:      10065 addr:183c expected_valid:0
           100725000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:183c
           100735000 linemun:      10066 addr:183c expected_valid:0
           100735000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:183c
           100745000 linemun:      10067 addr:183c expected_valid:0
           100745000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:183c
           100755000 linemun:      10068 addr:183c expected_valid:0
           100755000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:183c
           100765000 linemun:      10069 addr:183c expected_valid:0
           100765000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:183c
           100775000 linemun:      10070 addr:183c expected_valid:0
           100775000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:183c
           100785000 linemun:      10071 addr:183c expected_valid:0
           100785000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:183c
           100795000 linemun:      10072 addr:183c expected_valid:0
           100795000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:183c
           100795000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:183c
           100805000 linemun:      10073 addr:183c expected_valid:1
           100805000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:183c
           100815000 linemun:      10074 addr:183d expected_valid:0
           100815000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:183d
           100825000 linemun:      10075 addr:183d expected_valid:0
           100825000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:183d
           100835000 linemun:      10076 addr:183d expected_valid:0
           100835000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:183d
           100845000 linemun:      10077 addr:183d expected_valid:0
           100845000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:183d
           100855000 linemun:      10078 addr:183d expected_valid:0
           100855000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:183d
           100865000 linemun:      10079 addr:183d expected_valid:0
           100865000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:183d
           100875000 linemun:      10080 addr:183d expected_valid:0
           100875000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:183d
           100885000 linemun:      10081 addr:183d expected_valid:0
           100885000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:183d
           100895000 linemun:      10082 addr:183d expected_valid:0
           100895000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:183d
           100895000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:183d
           100905000 linemun:      10083 addr:183d expected_valid:1
           100905000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:183d
           100915000 linemun:      10084 addr:3cc4 expected_valid:0
           100915000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           100925000 linemun:      10085 addr:3cc4 expected_valid:0
           100925000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           100935000 linemun:      10086 addr:3cc4 expected_valid:0
           100935000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           100945000 linemun:      10087 addr:3cc4 expected_valid:0
           100945000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           100955000 linemun:      10088 addr:3cc4 expected_valid:0
           100955000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           100965000 linemun:      10089 addr:3cc4 expected_valid:0
           100965000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           100975000 linemun:      10090 addr:3cc4 expected_valid:0
           100975000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           100985000 linemun:      10091 addr:3cc4 expected_valid:0
           100985000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           100995000 linemun:      10092 addr:3cc4 expected_valid:0
           100995000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           100995000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3cc4
           101005000 linemun:      10093 addr:3cc4 expected_valid:1
           101005000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:3cc4
           101015000 linemun:      10094 addr:3cc5 expected_valid:0
           101015000 RTL LRU_BIT[05]=10 FOR MISS ADDR:3cc5
           101025000 linemun:      10095 addr:3cc5 expected_valid:0
           101025000 RTL LRU_BIT[05]=10 FOR MISS ADDR:3cc5
           101035000 linemun:      10096 addr:3cc5 expected_valid:0
           101035000 RTL LRU_BIT[05]=10 FOR MISS ADDR:3cc5
           101045000 linemun:      10097 addr:3cc5 expected_valid:0
           101045000 RTL LRU_BIT[05]=10 FOR MISS ADDR:3cc5
           101055000 linemun:      10098 addr:3cc5 expected_valid:0
           101055000 RTL LRU_BIT[05]=10 FOR MISS ADDR:3cc5
           101065000 linemun:      10099 addr:3cc5 expected_valid:0
           101065000 RTL LRU_BIT[05]=10 FOR MISS ADDR:3cc5
           101075000 linemun:      10100 addr:3cc5 expected_valid:0
           101075000 RTL LRU_BIT[05]=10 FOR MISS ADDR:3cc5
           101085000 linemun:      10101 addr:3cc5 expected_valid:0
           101085000 RTL LRU_BIT[05]=10 FOR MISS ADDR:3cc5
           101095000 linemun:      10102 addr:3cc5 expected_valid:0
           101095000 RTL LRU_BIT[05]=10 FOR MISS ADDR:3cc5
           101095000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3cc5
           101105000 linemun:      10103 addr:3cc5 expected_valid:1
           101105000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:3cc5
           101115000 linemun:      10104 addr:362e expected_valid:0
           101115000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           101125000 linemun:      10105 addr:362e expected_valid:0
           101125000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           101135000 linemun:      10106 addr:362e expected_valid:0
           101135000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           101145000 linemun:      10107 addr:362e expected_valid:0
           101145000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           101155000 linemun:      10108 addr:362e expected_valid:0
           101155000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           101165000 linemun:      10109 addr:362e expected_valid:0
           101165000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           101175000 linemun:      10110 addr:362e expected_valid:0
           101175000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           101185000 linemun:      10111 addr:362e expected_valid:0
           101185000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           101195000 linemun:      10112 addr:362e expected_valid:0
           101195000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           101195000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:362e
           101205000 linemun:      10113 addr:362e expected_valid:1
           101205000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:362e
           101215000 linemun:      10114 addr:362f expected_valid:0
           101215000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:362f
           101225000 linemun:      10115 addr:362f expected_valid:0
           101225000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:362f
           101235000 linemun:      10116 addr:362f expected_valid:0
           101235000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:362f
           101245000 linemun:      10117 addr:362f expected_valid:0
           101245000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:362f
           101255000 linemun:      10118 addr:362f expected_valid:0
           101255000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:362f
           101265000 linemun:      10119 addr:362f expected_valid:0
           101265000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:362f
           101275000 linemun:      10120 addr:362f expected_valid:0
           101275000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:362f
           101285000 linemun:      10121 addr:362f expected_valid:0
           101285000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:362f
           101295000 linemun:      10122 addr:362f expected_valid:0
           101295000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:362f
           101295000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:362f
           101305000 linemun:      10123 addr:362f expected_valid:1
           101305000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:362f
           101315000 linemun:      10124 addr:3630 expected_valid:0
           101315000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           101325000 linemun:      10125 addr:3630 expected_valid:0
           101325000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           101335000 linemun:      10126 addr:3630 expected_valid:0
           101335000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           101345000 linemun:      10127 addr:3630 expected_valid:0
           101345000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           101355000 linemun:      10128 addr:3630 expected_valid:0
           101355000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           101365000 linemun:      10129 addr:3630 expected_valid:0
           101365000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           101375000 linemun:      10130 addr:3630 expected_valid:0
           101375000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           101385000 linemun:      10131 addr:3630 expected_valid:0
           101385000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           101395000 linemun:      10132 addr:3630 expected_valid:0
           101395000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           101395000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3630
           101405000 linemun:      10133 addr:3630 expected_valid:1
           101405000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:3630
           101415000 linemun:      10134 addr:3631 expected_valid:0
           101415000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           101425000 linemun:      10135 addr:3631 expected_valid:0
           101425000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           101435000 linemun:      10136 addr:3631 expected_valid:0
           101435000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           101445000 linemun:      10137 addr:3631 expected_valid:0
           101445000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           101455000 linemun:      10138 addr:3631 expected_valid:0
           101455000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           101465000 linemun:      10139 addr:3631 expected_valid:0
           101465000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           101475000 linemun:      10140 addr:3631 expected_valid:0
           101475000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           101485000 linemun:      10141 addr:3631 expected_valid:0
           101485000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           101495000 linemun:      10142 addr:3631 expected_valid:0
           101495000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           101495000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3631
           101505000 linemun:      10143 addr:3631 expected_valid:1
           101505000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:3631
           101515000 linemun:      10144 addr:1c37 expected_valid:0
           101515000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           101525000 linemun:      10145 addr:1c37 expected_valid:0
           101525000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           101535000 linemun:      10146 addr:1c37 expected_valid:0
           101535000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           101545000 linemun:      10147 addr:1c37 expected_valid:0
           101545000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           101555000 linemun:      10148 addr:1c37 expected_valid:0
           101555000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           101565000 linemun:      10149 addr:1c37 expected_valid:0
           101565000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           101575000 linemun:      10150 addr:1c37 expected_valid:0
           101575000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           101585000 linemun:      10151 addr:1c37 expected_valid:0
           101585000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           101595000 linemun:      10152 addr:1c37 expected_valid:0
           101595000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           101595000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c37
           101605000 linemun:      10153 addr:1c37 expected_valid:1
           101605000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:1c37
           101615000 linemun:      10154 addr:1c38 expected_valid:0
           101615000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           101625000 linemun:      10155 addr:1c38 expected_valid:0
           101625000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           101635000 linemun:      10156 addr:1c38 expected_valid:0
           101635000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           101645000 linemun:      10157 addr:1c38 expected_valid:0
           101645000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           101655000 linemun:      10158 addr:1c38 expected_valid:0
           101655000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           101665000 linemun:      10159 addr:1c38 expected_valid:0
           101665000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           101675000 linemun:      10160 addr:1c38 expected_valid:0
           101675000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           101685000 linemun:      10161 addr:1c38 expected_valid:0
           101685000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           101695000 linemun:      10162 addr:1c38 expected_valid:0
           101695000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           101695000 RTL LRU_BIT[38]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c38
           101705000 linemun:      10163 addr:1c38 expected_valid:1
           101705000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:1c38
           101715000 linemun:      10164 addr:1c39 expected_valid:0
           101715000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1c39
           101725000 linemun:      10165 addr:1c39 expected_valid:0
           101725000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1c39
           101735000 linemun:      10166 addr:1c39 expected_valid:0
           101735000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1c39
           101745000 linemun:      10167 addr:1c39 expected_valid:0
           101745000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1c39
           101755000 linemun:      10168 addr:1c39 expected_valid:0
           101755000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1c39
           101765000 linemun:      10169 addr:1c39 expected_valid:0
           101765000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1c39
           101775000 linemun:      10170 addr:1c39 expected_valid:0
           101775000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1c39
           101785000 linemun:      10171 addr:1c39 expected_valid:0
           101785000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1c39
           101795000 linemun:      10172 addr:1c39 expected_valid:0
           101795000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1c39
           101795000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c39
           101805000 linemun:      10173 addr:1c39 expected_valid:1
           101805000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:1c39
           101815000 linemun:      10174 addr:1c3a expected_valid:0
           101815000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           101825000 linemun:      10175 addr:1c3a expected_valid:0
           101825000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           101835000 linemun:      10176 addr:1c3a expected_valid:0
           101835000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           101845000 linemun:      10177 addr:1c3a expected_valid:0
           101845000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           101855000 linemun:      10178 addr:1c3a expected_valid:0
           101855000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           101865000 linemun:      10179 addr:1c3a expected_valid:0
           101865000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           101875000 linemun:      10180 addr:1c3a expected_valid:0
           101875000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           101885000 linemun:      10181 addr:1c3a expected_valid:0
           101885000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           101895000 linemun:      10182 addr:1c3a expected_valid:0
           101895000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           101895000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c3a
           101905000 linemun:      10183 addr:1c3a expected_valid:1
           101905000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:1c3a
           101915000 linemun:      10184 addr:1c37 expected_valid:1
           101915000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:1c37
           101925000 linemun:      10185 addr:2b4f expected_valid:0
           101925000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           101935000 linemun:      10186 addr:2b4f expected_valid:0
           101935000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           101945000 linemun:      10187 addr:2b4f expected_valid:0
           101945000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           101955000 linemun:      10188 addr:2b4f expected_valid:0
           101955000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           101965000 linemun:      10189 addr:2b4f expected_valid:0
           101965000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           101975000 linemun:      10190 addr:2b4f expected_valid:0
           101975000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           101985000 linemun:      10191 addr:2b4f expected_valid:0
           101985000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           101995000 linemun:      10192 addr:2b4f expected_valid:0
           101995000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           102005000 linemun:      10193 addr:2b4f expected_valid:0
           102005000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           102005000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b4f
           102015000 linemun:      10194 addr:2b4f expected_valid:1
           102015000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:2b4f
           102025000 linemun:      10195 addr:2b50 expected_valid:0
           102025000 RTL LRU_BIT[10]=10 FOR MISS ADDR:2b50
           102035000 linemun:      10196 addr:2b50 expected_valid:0
           102035000 RTL LRU_BIT[10]=10 FOR MISS ADDR:2b50
           102045000 linemun:      10197 addr:2b50 expected_valid:0
           102045000 RTL LRU_BIT[10]=10 FOR MISS ADDR:2b50
           102055000 linemun:      10198 addr:2b50 expected_valid:0
           102055000 RTL LRU_BIT[10]=10 FOR MISS ADDR:2b50
           102065000 linemun:      10199 addr:2b50 expected_valid:0
           102065000 RTL LRU_BIT[10]=10 FOR MISS ADDR:2b50
           102075000 linemun:      10200 addr:2b50 expected_valid:0
           102075000 RTL LRU_BIT[10]=10 FOR MISS ADDR:2b50
           102085000 linemun:      10201 addr:2b50 expected_valid:0
           102085000 RTL LRU_BIT[10]=10 FOR MISS ADDR:2b50
           102095000 linemun:      10202 addr:2b50 expected_valid:0
           102095000 RTL LRU_BIT[10]=10 FOR MISS ADDR:2b50
           102105000 linemun:      10203 addr:2b50 expected_valid:0
           102105000 RTL LRU_BIT[10]=10 FOR MISS ADDR:2b50
           102105000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b50
           102115000 linemun:      10204 addr:2b50 expected_valid:1
           102115000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:2b50
           102125000 linemun:      10205 addr:2b51 expected_valid:0
           102125000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2b51
           102135000 linemun:      10206 addr:2b51 expected_valid:0
           102135000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2b51
           102145000 linemun:      10207 addr:2b51 expected_valid:0
           102145000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2b51
           102155000 linemun:      10208 addr:2b51 expected_valid:0
           102155000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2b51
           102165000 linemun:      10209 addr:2b51 expected_valid:0
           102165000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2b51
           102175000 linemun:      10210 addr:2b51 expected_valid:0
           102175000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2b51
           102185000 linemun:      10211 addr:2b51 expected_valid:0
           102185000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2b51
           102195000 linemun:      10212 addr:2b51 expected_valid:0
           102195000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2b51
           102205000 linemun:      10213 addr:2b51 expected_valid:0
           102205000 RTL LRU_BIT[11]=10 FOR MISS ADDR:2b51
           102205000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b51
           102215000 linemun:      10214 addr:2b51 expected_valid:1
           102215000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:2b51
           102225000 linemun:      10215 addr:2b52 expected_valid:0
           102225000 RTL LRU_BIT[12]=10 FOR MISS ADDR:2b52
           102235000 linemun:      10216 addr:2b52 expected_valid:0
           102235000 RTL LRU_BIT[12]=10 FOR MISS ADDR:2b52
           102245000 linemun:      10217 addr:2b52 expected_valid:0
           102245000 RTL LRU_BIT[12]=10 FOR MISS ADDR:2b52
           102255000 linemun:      10218 addr:2b52 expected_valid:0
           102255000 RTL LRU_BIT[12]=10 FOR MISS ADDR:2b52
           102265000 linemun:      10219 addr:2b52 expected_valid:0
           102265000 RTL LRU_BIT[12]=10 FOR MISS ADDR:2b52
           102275000 linemun:      10220 addr:2b52 expected_valid:0
           102275000 RTL LRU_BIT[12]=10 FOR MISS ADDR:2b52
           102285000 linemun:      10221 addr:2b52 expected_valid:0
           102285000 RTL LRU_BIT[12]=10 FOR MISS ADDR:2b52
           102295000 linemun:      10222 addr:2b52 expected_valid:0
           102295000 RTL LRU_BIT[12]=10 FOR MISS ADDR:2b52
           102305000 linemun:      10223 addr:2b52 expected_valid:0
           102305000 RTL LRU_BIT[12]=10 FOR MISS ADDR:2b52
           102305000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b52
           102315000 linemun:      10224 addr:2b52 expected_valid:1
           102315000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:2b52
           102325000 linemun:      10225 addr:2b53 expected_valid:0
           102325000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
           102335000 linemun:      10226 addr:2b53 expected_valid:0
           102335000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
           102345000 linemun:      10227 addr:2b53 expected_valid:0
           102345000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
           102355000 linemun:      10228 addr:2b53 expected_valid:0
           102355000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
           102365000 linemun:      10229 addr:2b53 expected_valid:0
           102365000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
           102375000 linemun:      10230 addr:2b53 expected_valid:0
           102375000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
           102385000 linemun:      10231 addr:2b53 expected_valid:0
           102385000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
           102395000 linemun:      10232 addr:2b53 expected_valid:0
           102395000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
           102405000 linemun:      10233 addr:2b53 expected_valid:0
           102405000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2b53
           102405000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b53
           102415000 linemun:      10234 addr:2b53 expected_valid:1
           102415000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:2b53
           102425000 linemun:      10235 addr:0f5f expected_valid:0
           102425000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:0f5f
           102435000 linemun:      10236 addr:0f5f expected_valid:0
           102435000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:0f5f
           102445000 linemun:      10237 addr:0f5f expected_valid:0
           102445000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:0f5f
           102455000 linemun:      10238 addr:0f5f expected_valid:0
           102455000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:0f5f
           102465000 linemun:      10239 addr:0f5f expected_valid:0
           102465000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:0f5f
           102475000 linemun:      10240 addr:0f5f expected_valid:0
           102475000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:0f5f
           102485000 linemun:      10241 addr:0f5f expected_valid:0
           102485000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:0f5f
           102495000 linemun:      10242 addr:0f5f expected_valid:0
           102495000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:0f5f
           102505000 linemun:      10243 addr:0f5f expected_valid:0
           102505000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:0f5f
           102505000 RTL LRU_BIT[1f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0f5f
           102515000 linemun:      10244 addr:0f5f expected_valid:1
           102515000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:0f5f
           102525000 linemun:      10245 addr:0f60 expected_valid:1
           102525000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:0f60
           102535000 linemun:      10246 addr:0f61 expected_valid:1
           102535000 RTL LRU_BIT[21]=10 UPDATED FOR HIT ADDR:0f61
           102545000 linemun:      10247 addr:0f62 expected_valid:1
           102545000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:0f62
           102555000 linemun:      10248 addr:0f63 expected_valid:1
           102555000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:0f63
           102565000 linemun:      10249 addr:010f expected_valid:0
           102565000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           102575000 linemun:      10250 addr:010f expected_valid:0
           102575000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           102585000 linemun:      10251 addr:010f expected_valid:0
           102585000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           102595000 linemun:      10252 addr:010f expected_valid:0
           102595000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           102605000 linemun:      10253 addr:010f expected_valid:0
           102605000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           102615000 linemun:      10254 addr:010f expected_valid:0
           102615000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           102625000 linemun:      10255 addr:010f expected_valid:0
           102625000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           102635000 linemun:      10256 addr:010f expected_valid:0
           102635000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           102645000 linemun:      10257 addr:010f expected_valid:0
           102645000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           102645000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:010f
           102655000 linemun:      10258 addr:010f expected_valid:1
           102655000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:010f
           102665000 linemun:      10259 addr:08b6 expected_valid:1
           102665000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
           102675000 linemun:      10260 addr:08b7 expected_valid:0
           102675000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           102685000 linemun:      10261 addr:08b7 expected_valid:0
           102685000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           102695000 linemun:      10262 addr:08b7 expected_valid:0
           102695000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           102705000 linemun:      10263 addr:08b7 expected_valid:0
           102705000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           102715000 linemun:      10264 addr:08b7 expected_valid:0
           102715000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           102725000 linemun:      10265 addr:08b7 expected_valid:0
           102725000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           102735000 linemun:      10266 addr:08b7 expected_valid:0
           102735000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           102745000 linemun:      10267 addr:08b7 expected_valid:0
           102745000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           102755000 linemun:      10268 addr:08b7 expected_valid:0
           102755000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           102755000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b7
           102765000 linemun:      10269 addr:08b7 expected_valid:1
           102765000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:08b7
           102775000 linemun:      10270 addr:2259 expected_valid:1
           102775000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:2259
           102785000 linemun:      10271 addr:225a expected_valid:0
           102785000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           102795000 linemun:      10272 addr:225a expected_valid:0
           102795000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           102805000 linemun:      10273 addr:225a expected_valid:0
           102805000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           102815000 linemun:      10274 addr:225a expected_valid:0
           102815000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           102825000 linemun:      10275 addr:225a expected_valid:0
           102825000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           102835000 linemun:      10276 addr:225a expected_valid:0
           102835000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           102845000 linemun:      10277 addr:225a expected_valid:0
           102845000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           102855000 linemun:      10278 addr:225a expected_valid:0
           102855000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           102865000 linemun:      10279 addr:225a expected_valid:0
           102865000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           102865000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225a
           102875000 linemun:      10280 addr:225a expected_valid:1
           102875000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:225a
           102885000 linemun:      10281 addr:225b expected_valid:0
           102885000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           102895000 linemun:      10282 addr:225b expected_valid:0
           102895000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           102905000 linemun:      10283 addr:225b expected_valid:0
           102905000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           102915000 linemun:      10284 addr:225b expected_valid:0
           102915000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           102925000 linemun:      10285 addr:225b expected_valid:0
           102925000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           102935000 linemun:      10286 addr:225b expected_valid:0
           102935000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           102945000 linemun:      10287 addr:225b expected_valid:0
           102945000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           102955000 linemun:      10288 addr:225b expected_valid:0
           102955000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           102965000 linemun:      10289 addr:225b expected_valid:0
           102965000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           102965000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225b
           102975000 linemun:      10290 addr:225b expected_valid:1
           102975000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:225b
           102985000 linemun:      10291 addr:225c expected_valid:0
           102985000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           102995000 linemun:      10292 addr:225c expected_valid:0
           102995000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           103005000 linemun:      10293 addr:225c expected_valid:0
           103005000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           103015000 linemun:      10294 addr:225c expected_valid:0
           103015000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           103025000 linemun:      10295 addr:225c expected_valid:0
           103025000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           103035000 linemun:      10296 addr:225c expected_valid:0
           103035000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           103045000 linemun:      10297 addr:225c expected_valid:0
           103045000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           103055000 linemun:      10298 addr:225c expected_valid:0
           103055000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           103065000 linemun:      10299 addr:225c expected_valid:0
           103065000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           103065000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:225c
           103075000 linemun:      10300 addr:225c expected_valid:1
           103075000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:225c
           103085000 linemun:      10301 addr:225d expected_valid:0
           103085000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           103095000 linemun:      10302 addr:225d expected_valid:0
           103095000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           103105000 linemun:      10303 addr:225d expected_valid:0
           103105000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           103115000 linemun:      10304 addr:225d expected_valid:0
           103115000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           103125000 linemun:      10305 addr:225d expected_valid:0
           103125000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           103135000 linemun:      10306 addr:225d expected_valid:0
           103135000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           103145000 linemun:      10307 addr:225d expected_valid:0
           103145000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           103155000 linemun:      10308 addr:225d expected_valid:0
           103155000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           103165000 linemun:      10309 addr:225d expected_valid:0
           103165000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           103165000 RTL LRU_BIT[1d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:225d
           103175000 linemun:      10310 addr:225d expected_valid:1
           103175000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:225d
           103185000 linemun:      10311 addr:225e expected_valid:0
           103185000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           103195000 linemun:      10312 addr:225e expected_valid:0
           103195000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           103205000 linemun:      10313 addr:225e expected_valid:0
           103205000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           103215000 linemun:      10314 addr:225e expected_valid:0
           103215000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           103225000 linemun:      10315 addr:225e expected_valid:0
           103225000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           103235000 linemun:      10316 addr:225e expected_valid:0
           103235000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           103245000 linemun:      10317 addr:225e expected_valid:0
           103245000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           103255000 linemun:      10318 addr:225e expected_valid:0
           103255000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           103265000 linemun:      10319 addr:225e expected_valid:0
           103265000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           103265000 RTL LRU_BIT[1e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:225e
           103275000 linemun:      10320 addr:225e expected_valid:1
           103275000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:225e
           103285000 linemun:      10321 addr:225f expected_valid:0
           103285000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           103295000 linemun:      10322 addr:225f expected_valid:0
           103295000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           103305000 linemun:      10323 addr:225f expected_valid:0
           103305000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           103315000 linemun:      10324 addr:225f expected_valid:0
           103315000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           103325000 linemun:      10325 addr:225f expected_valid:0
           103325000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           103335000 linemun:      10326 addr:225f expected_valid:0
           103335000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           103345000 linemun:      10327 addr:225f expected_valid:0
           103345000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           103355000 linemun:      10328 addr:225f expected_valid:0
           103355000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           103365000 linemun:      10329 addr:225f expected_valid:0
           103365000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           103365000 RTL LRU_BIT[1f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225f
           103375000 linemun:      10330 addr:225f expected_valid:1
           103375000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:225f
           103385000 linemun:      10331 addr:24d2 expected_valid:0
           103385000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
           103395000 linemun:      10332 addr:24d2 expected_valid:0
           103395000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
           103405000 linemun:      10333 addr:24d2 expected_valid:0
           103405000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
           103415000 linemun:      10334 addr:24d2 expected_valid:0
           103415000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
           103425000 linemun:      10335 addr:24d2 expected_valid:0
           103425000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
           103435000 linemun:      10336 addr:24d2 expected_valid:0
           103435000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
           103445000 linemun:      10337 addr:24d2 expected_valid:0
           103445000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
           103455000 linemun:      10338 addr:24d2 expected_valid:0
           103455000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
           103465000 linemun:      10339 addr:24d2 expected_valid:0
           103465000 RTL LRU_BIT[12]=01 FOR MISS ADDR:24d2
           103465000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:24d2
           103475000 linemun:      10340 addr:24d2 expected_valid:1
           103475000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:24d2
           103485000 linemun:      10341 addr:24d3 expected_valid:0
           103485000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
           103495000 linemun:      10342 addr:24d3 expected_valid:0
           103495000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
           103505000 linemun:      10343 addr:24d3 expected_valid:0
           103505000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
           103515000 linemun:      10344 addr:24d3 expected_valid:0
           103515000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
           103525000 linemun:      10345 addr:24d3 expected_valid:0
           103525000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
           103535000 linemun:      10346 addr:24d3 expected_valid:0
           103535000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
           103545000 linemun:      10347 addr:24d3 expected_valid:0
           103545000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
           103555000 linemun:      10348 addr:24d3 expected_valid:0
           103555000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
           103565000 linemun:      10349 addr:24d3 expected_valid:0
           103565000 RTL LRU_BIT[13]=01 FOR MISS ADDR:24d3
           103565000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:24d3
           103575000 linemun:      10350 addr:24d3 expected_valid:1
           103575000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:24d3
           103585000 linemun:      10351 addr:24d4 expected_valid:0
           103585000 RTL LRU_BIT[14]=10 FOR MISS ADDR:24d4
           103595000 linemun:      10352 addr:24d4 expected_valid:0
           103595000 RTL LRU_BIT[14]=10 FOR MISS ADDR:24d4
           103605000 linemun:      10353 addr:24d4 expected_valid:0
           103605000 RTL LRU_BIT[14]=10 FOR MISS ADDR:24d4
           103615000 linemun:      10354 addr:24d4 expected_valid:0
           103615000 RTL LRU_BIT[14]=10 FOR MISS ADDR:24d4
           103625000 linemun:      10355 addr:24d4 expected_valid:0
           103625000 RTL LRU_BIT[14]=10 FOR MISS ADDR:24d4
           103635000 linemun:      10356 addr:24d4 expected_valid:0
           103635000 RTL LRU_BIT[14]=10 FOR MISS ADDR:24d4
           103645000 linemun:      10357 addr:24d4 expected_valid:0
           103645000 RTL LRU_BIT[14]=10 FOR MISS ADDR:24d4
           103655000 linemun:      10358 addr:24d4 expected_valid:0
           103655000 RTL LRU_BIT[14]=10 FOR MISS ADDR:24d4
           103665000 linemun:      10359 addr:24d4 expected_valid:0
           103665000 RTL LRU_BIT[14]=10 FOR MISS ADDR:24d4
           103665000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:24d4
           103675000 linemun:      10360 addr:24d4 expected_valid:1
           103675000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:24d4
           103685000 linemun:      10361 addr:1693 expected_valid:0
           103685000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           103695000 linemun:      10362 addr:1693 expected_valid:0
           103695000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           103705000 linemun:      10363 addr:1693 expected_valid:0
           103705000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           103715000 linemun:      10364 addr:1693 expected_valid:0
           103715000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           103725000 linemun:      10365 addr:1693 expected_valid:0
           103725000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           103735000 linemun:      10366 addr:1693 expected_valid:0
           103735000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           103745000 linemun:      10367 addr:1693 expected_valid:0
           103745000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           103755000 linemun:      10368 addr:1693 expected_valid:0
           103755000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           103765000 linemun:      10369 addr:1693 expected_valid:0
           103765000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           103765000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1693
           103775000 linemun:      10370 addr:1693 expected_valid:1
           103775000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1693
           103785000 linemun:      10371 addr:1694 expected_valid:0
           103785000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           103795000 linemun:      10372 addr:1694 expected_valid:0
           103795000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           103805000 linemun:      10373 addr:1694 expected_valid:0
           103805000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           103815000 linemun:      10374 addr:1694 expected_valid:0
           103815000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           103825000 linemun:      10375 addr:1694 expected_valid:0
           103825000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           103835000 linemun:      10376 addr:1694 expected_valid:0
           103835000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           103845000 linemun:      10377 addr:1694 expected_valid:0
           103845000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           103855000 linemun:      10378 addr:1694 expected_valid:0
           103855000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           103865000 linemun:      10379 addr:1694 expected_valid:0
           103865000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           103865000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1694
           103875000 linemun:      10380 addr:1694 expected_valid:1
           103875000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:1694
           103885000 linemun:      10381 addr:1695 expected_valid:0
           103885000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
           103895000 linemun:      10382 addr:1695 expected_valid:0
           103895000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
           103905000 linemun:      10383 addr:1695 expected_valid:0
           103905000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
           103915000 linemun:      10384 addr:1695 expected_valid:0
           103915000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
           103925000 linemun:      10385 addr:1695 expected_valid:0
           103925000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
           103935000 linemun:      10386 addr:1695 expected_valid:0
           103935000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
           103945000 linemun:      10387 addr:1695 expected_valid:0
           103945000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
           103955000 linemun:      10388 addr:1695 expected_valid:0
           103955000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
           103965000 linemun:      10389 addr:1695 expected_valid:0
           103965000 RTL LRU_BIT[15]=10 FOR MISS ADDR:1695
           103965000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1695
           103975000 linemun:      10390 addr:1695 expected_valid:1
           103975000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:1695
           103985000 linemun:      10391 addr:3b00 expected_valid:0
           103985000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           103995000 linemun:      10392 addr:3b00 expected_valid:0
           103995000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           104005000 linemun:      10393 addr:3b00 expected_valid:0
           104005000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           104015000 linemun:      10394 addr:3b00 expected_valid:0
           104015000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           104025000 linemun:      10395 addr:3b00 expected_valid:0
           104025000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           104035000 linemun:      10396 addr:3b00 expected_valid:0
           104035000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           104045000 linemun:      10397 addr:3b00 expected_valid:0
           104045000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           104055000 linemun:      10398 addr:3b00 expected_valid:0
           104055000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           104065000 linemun:      10399 addr:3b00 expected_valid:0
           104065000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           104065000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3b00
           104075000 linemun:      10400 addr:3b00 expected_valid:1
           104075000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:3b00
           104085000 linemun:      10401 addr:009b expected_valid:1
           104085000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:009b
           104095000 linemun:      10402 addr:009c expected_valid:1
           104095000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
           104105000 linemun:      10403 addr:009d expected_valid:1
           104105000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:009d
           104115000 linemun:      10404 addr:009e expected_valid:1
           104115000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
           104125000 linemun:      10405 addr:2f2c expected_valid:0
           104125000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           104135000 linemun:      10406 addr:2f2c expected_valid:0
           104135000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           104145000 linemun:      10407 addr:2f2c expected_valid:0
           104145000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           104155000 linemun:      10408 addr:2f2c expected_valid:0
           104155000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           104165000 linemun:      10409 addr:2f2c expected_valid:0
           104165000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           104175000 linemun:      10410 addr:2f2c expected_valid:0
           104175000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           104185000 linemun:      10411 addr:2f2c expected_valid:0
           104185000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           104195000 linemun:      10412 addr:2f2c expected_valid:0
           104195000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           104205000 linemun:      10413 addr:2f2c expected_valid:0
           104205000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           104205000 RTL LRU_BIT[2c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f2c
           104215000 linemun:      10414 addr:2f2c expected_valid:1
           104215000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:2f2c
           104225000 linemun:      10415 addr:009b expected_valid:1
           104225000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
           104235000 linemun:      10416 addr:3d8d expected_valid:0
           104235000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:3d8d
           104245000 linemun:      10417 addr:3d8d expected_valid:0
           104245000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:3d8d
           104255000 linemun:      10418 addr:3d8d expected_valid:0
           104255000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:3d8d
           104265000 linemun:      10419 addr:3d8d expected_valid:0
           104265000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:3d8d
           104275000 linemun:      10420 addr:3d8d expected_valid:0
           104275000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:3d8d
           104285000 linemun:      10421 addr:3d8d expected_valid:0
           104285000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:3d8d
           104295000 linemun:      10422 addr:3d8d expected_valid:0
           104295000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:3d8d
           104305000 linemun:      10423 addr:3d8d expected_valid:0
           104305000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:3d8d
           104315000 linemun:      10424 addr:3d8d expected_valid:0
           104315000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:3d8d
           104315000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3d8d
           104325000 linemun:      10425 addr:3d8d expected_valid:1
           104325000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:3d8d
           104335000 linemun:      10426 addr:010f expected_valid:1
           104335000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:010f
           104345000 linemun:      10427 addr:0110 expected_valid:0
           104345000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
           104355000 linemun:      10428 addr:0110 expected_valid:0
           104355000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
           104365000 linemun:      10429 addr:0110 expected_valid:0
           104365000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
           104375000 linemun:      10430 addr:0110 expected_valid:0
           104375000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
           104385000 linemun:      10431 addr:0110 expected_valid:0
           104385000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
           104395000 linemun:      10432 addr:0110 expected_valid:0
           104395000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
           104405000 linemun:      10433 addr:0110 expected_valid:0
           104405000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
           104415000 linemun:      10434 addr:0110 expected_valid:0
           104415000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
           104425000 linemun:      10435 addr:0110 expected_valid:0
           104425000 RTL LRU_BIT[10]=01 FOR MISS ADDR:0110
           104425000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0110
           104435000 linemun:      10436 addr:0110 expected_valid:1
           104435000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:0110
           104445000 linemun:      10437 addr:0111 expected_valid:0
           104445000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
           104455000 linemun:      10438 addr:0111 expected_valid:0
           104455000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
           104465000 linemun:      10439 addr:0111 expected_valid:0
           104465000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
           104475000 linemun:      10440 addr:0111 expected_valid:0
           104475000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
           104485000 linemun:      10441 addr:0111 expected_valid:0
           104485000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
           104495000 linemun:      10442 addr:0111 expected_valid:0
           104495000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
           104505000 linemun:      10443 addr:0111 expected_valid:0
           104505000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
           104515000 linemun:      10444 addr:0111 expected_valid:0
           104515000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
           104525000 linemun:      10445 addr:0111 expected_valid:0
           104525000 RTL LRU_BIT[11]=01 FOR MISS ADDR:0111
           104525000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0111
           104535000 linemun:      10446 addr:0111 expected_valid:1
           104535000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:0111
           104545000 linemun:      10447 addr:0112 expected_valid:0
           104545000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
           104555000 linemun:      10448 addr:0112 expected_valid:0
           104555000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
           104565000 linemun:      10449 addr:0112 expected_valid:0
           104565000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
           104575000 linemun:      10450 addr:0112 expected_valid:0
           104575000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
           104585000 linemun:      10451 addr:0112 expected_valid:0
           104585000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
           104595000 linemun:      10452 addr:0112 expected_valid:0
           104595000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
           104605000 linemun:      10453 addr:0112 expected_valid:0
           104605000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
           104615000 linemun:      10454 addr:0112 expected_valid:0
           104615000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
           104625000 linemun:      10455 addr:0112 expected_valid:0
           104625000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0112
           104625000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0112
           104635000 linemun:      10456 addr:0112 expected_valid:1
           104635000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0112
           104645000 linemun:      10457 addr:08b6 expected_valid:1
           104645000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
           104655000 linemun:      10458 addr:08b7 expected_valid:1
           104655000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:08b7
           104665000 linemun:      10459 addr:08b8 expected_valid:1
           104665000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
           104675000 linemun:      10460 addr:08b9 expected_valid:0
           104675000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
           104685000 linemun:      10461 addr:08b9 expected_valid:0
           104685000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
           104695000 linemun:      10462 addr:08b9 expected_valid:0
           104695000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
           104705000 linemun:      10463 addr:08b9 expected_valid:0
           104705000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
           104715000 linemun:      10464 addr:08b9 expected_valid:0
           104715000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
           104725000 linemun:      10465 addr:08b9 expected_valid:0
           104725000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
           104735000 linemun:      10466 addr:08b9 expected_valid:0
           104735000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
           104745000 linemun:      10467 addr:08b9 expected_valid:0
           104745000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
           104755000 linemun:      10468 addr:08b9 expected_valid:0
           104755000 RTL LRU_BIT[39]=01 FOR MISS ADDR:08b9
           104755000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b9
           104765000 linemun:      10469 addr:08b9 expected_valid:1
           104765000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:08b9
           104775000 linemun:      10470 addr:2812 expected_valid:0
           104775000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2812
           104785000 linemun:      10471 addr:2812 expected_valid:0
           104785000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2812
           104795000 linemun:      10472 addr:2812 expected_valid:0
           104795000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2812
           104805000 linemun:      10473 addr:2812 expected_valid:0
           104805000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2812
           104815000 linemun:      10474 addr:2812 expected_valid:0
           104815000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2812
           104825000 linemun:      10475 addr:2812 expected_valid:0
           104825000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2812
           104835000 linemun:      10476 addr:2812 expected_valid:0
           104835000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2812
           104845000 linemun:      10477 addr:2812 expected_valid:0
           104845000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2812
           104855000 linemun:      10478 addr:2812 expected_valid:0
           104855000 RTL LRU_BIT[12]=01 FOR MISS ADDR:2812
           104855000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2812
           104865000 linemun:      10479 addr:2812 expected_valid:1
           104865000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:2812
           104875000 linemun:      10480 addr:2813 expected_valid:0
           104875000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2813
           104885000 linemun:      10481 addr:2813 expected_valid:0
           104885000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2813
           104895000 linemun:      10482 addr:2813 expected_valid:0
           104895000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2813
           104905000 linemun:      10483 addr:2813 expected_valid:0
           104905000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2813
           104915000 linemun:      10484 addr:2813 expected_valid:0
           104915000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2813
           104925000 linemun:      10485 addr:2813 expected_valid:0
           104925000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2813
           104935000 linemun:      10486 addr:2813 expected_valid:0
           104935000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2813
           104945000 linemun:      10487 addr:2813 expected_valid:0
           104945000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2813
           104955000 linemun:      10488 addr:2813 expected_valid:0
           104955000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2813
           104955000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2813
           104965000 linemun:      10489 addr:2813 expected_valid:1
           104965000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:2813
           104975000 linemun:      10490 addr:2814 expected_valid:0
           104975000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2814
           104985000 linemun:      10491 addr:2814 expected_valid:0
           104985000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2814
           104995000 linemun:      10492 addr:2814 expected_valid:0
           104995000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2814
           105005000 linemun:      10493 addr:2814 expected_valid:0
           105005000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2814
           105015000 linemun:      10494 addr:2814 expected_valid:0
           105015000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2814
           105025000 linemun:      10495 addr:2814 expected_valid:0
           105025000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2814
           105035000 linemun:      10496 addr:2814 expected_valid:0
           105035000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2814
           105045000 linemun:      10497 addr:2814 expected_valid:0
           105045000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2814
           105055000 linemun:      10498 addr:2814 expected_valid:0
           105055000 RTL LRU_BIT[14]=10 FOR MISS ADDR:2814
           105055000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2814
           105065000 linemun:      10499 addr:2814 expected_valid:1
           105065000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:2814
           105075000 linemun:      10500 addr:2815 expected_valid:0
           105075000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2815
           105085000 linemun:      10501 addr:2815 expected_valid:0
           105085000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2815
           105095000 linemun:      10502 addr:2815 expected_valid:0
           105095000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2815
           105105000 linemun:      10503 addr:2815 expected_valid:0
           105105000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2815
           105115000 linemun:      10504 addr:2815 expected_valid:0
           105115000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2815
           105125000 linemun:      10505 addr:2815 expected_valid:0
           105125000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2815
           105135000 linemun:      10506 addr:2815 expected_valid:0
           105135000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2815
           105145000 linemun:      10507 addr:2815 expected_valid:0
           105145000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2815
           105155000 linemun:      10508 addr:2815 expected_valid:0
           105155000 RTL LRU_BIT[15]=01 FOR MISS ADDR:2815
           105155000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2815
           105165000 linemun:      10509 addr:2815 expected_valid:1
           105165000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:2815
           105175000 linemun:      10510 addr:2816 expected_valid:0
           105175000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2816
           105185000 linemun:      10511 addr:2816 expected_valid:0
           105185000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2816
           105195000 linemun:      10512 addr:2816 expected_valid:0
           105195000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2816
           105205000 linemun:      10513 addr:2816 expected_valid:0
           105205000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2816
           105215000 linemun:      10514 addr:2816 expected_valid:0
           105215000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2816
           105225000 linemun:      10515 addr:2816 expected_valid:0
           105225000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2816
           105235000 linemun:      10516 addr:2816 expected_valid:0
           105235000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2816
           105245000 linemun:      10517 addr:2816 expected_valid:0
           105245000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2816
           105255000 linemun:      10518 addr:2816 expected_valid:0
           105255000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2816
           105255000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2816
           105265000 linemun:      10519 addr:2816 expected_valid:1
           105265000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:2816
           105275000 linemun:      10520 addr:2817 expected_valid:0
           105275000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2817
           105285000 linemun:      10521 addr:2817 expected_valid:0
           105285000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2817
           105295000 linemun:      10522 addr:2817 expected_valid:0
           105295000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2817
           105305000 linemun:      10523 addr:2817 expected_valid:0
           105305000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2817
           105315000 linemun:      10524 addr:2817 expected_valid:0
           105315000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2817
           105325000 linemun:      10525 addr:2817 expected_valid:0
           105325000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2817
           105335000 linemun:      10526 addr:2817 expected_valid:0
           105335000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2817
           105345000 linemun:      10527 addr:2817 expected_valid:0
           105345000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2817
           105355000 linemun:      10528 addr:2817 expected_valid:0
           105355000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2817
           105355000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2817
           105365000 linemun:      10529 addr:2817 expected_valid:1
           105365000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:2817
           105375000 linemun:      10530 addr:2818 expected_valid:0
           105375000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2818
           105385000 linemun:      10531 addr:2818 expected_valid:0
           105385000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2818
           105395000 linemun:      10532 addr:2818 expected_valid:0
           105395000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2818
           105405000 linemun:      10533 addr:2818 expected_valid:0
           105405000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2818
           105415000 linemun:      10534 addr:2818 expected_valid:0
           105415000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2818
           105425000 linemun:      10535 addr:2818 expected_valid:0
           105425000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2818
           105435000 linemun:      10536 addr:2818 expected_valid:0
           105435000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2818
           105445000 linemun:      10537 addr:2818 expected_valid:0
           105445000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2818
           105455000 linemun:      10538 addr:2818 expected_valid:0
           105455000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2818
           105455000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2818
           105465000 linemun:      10539 addr:2818 expected_valid:1
           105465000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:2818
           105475000 linemun:      10540 addr:2819 expected_valid:0
           105475000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2819
           105485000 linemun:      10541 addr:2819 expected_valid:0
           105485000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2819
           105495000 linemun:      10542 addr:2819 expected_valid:0
           105495000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2819
           105505000 linemun:      10543 addr:2819 expected_valid:0
           105505000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2819
           105515000 linemun:      10544 addr:2819 expected_valid:0
           105515000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2819
           105525000 linemun:      10545 addr:2819 expected_valid:0
           105525000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2819
           105535000 linemun:      10546 addr:2819 expected_valid:0
           105535000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2819
           105545000 linemun:      10547 addr:2819 expected_valid:0
           105545000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2819
           105555000 linemun:      10548 addr:2819 expected_valid:0
           105555000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2819
           105555000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2819
           105565000 linemun:      10549 addr:2819 expected_valid:1
           105565000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:2819
           105575000 linemun:      10550 addr:281a expected_valid:0
           105575000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:281a
           105585000 linemun:      10551 addr:281a expected_valid:0
           105585000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:281a
           105595000 linemun:      10552 addr:281a expected_valid:0
           105595000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:281a
           105605000 linemun:      10553 addr:281a expected_valid:0
           105605000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:281a
           105615000 linemun:      10554 addr:281a expected_valid:0
           105615000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:281a
           105625000 linemun:      10555 addr:281a expected_valid:0
           105625000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:281a
           105635000 linemun:      10556 addr:281a expected_valid:0
           105635000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:281a
           105645000 linemun:      10557 addr:281a expected_valid:0
           105645000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:281a
           105655000 linemun:      10558 addr:281a expected_valid:0
           105655000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:281a
           105655000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:281a
           105665000 linemun:      10559 addr:281a expected_valid:1
           105665000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:281a
           105675000 linemun:      10560 addr:009b expected_valid:1
           105675000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:009b
           105685000 linemun:      10561 addr:009c expected_valid:1
           105685000 RTL LRU_BIT[1c]=10 UPDATED FOR HIT ADDR:009c
           105695000 linemun:      10562 addr:009d expected_valid:1
           105695000 RTL LRU_BIT[1d]=10 UPDATED FOR HIT ADDR:009d
           105705000 linemun:      10563 addr:009e expected_valid:1
           105705000 RTL LRU_BIT[1e]=10 UPDATED FOR HIT ADDR:009e
           105715000 linemun:      10564 addr:009f expected_valid:0
           105715000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           105725000 linemun:      10565 addr:009f expected_valid:0
           105725000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           105735000 linemun:      10566 addr:009f expected_valid:0
           105735000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           105745000 linemun:      10567 addr:009f expected_valid:0
           105745000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           105755000 linemun:      10568 addr:009f expected_valid:0
           105755000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           105765000 linemun:      10569 addr:009f expected_valid:0
           105765000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           105775000 linemun:      10570 addr:009f expected_valid:0
           105775000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           105785000 linemun:      10571 addr:009f expected_valid:0
           105785000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           105795000 linemun:      10572 addr:009f expected_valid:0
           105795000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           105795000 RTL LRU_BIT[1f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009f
           105805000 linemun:      10573 addr:009f expected_valid:1
           105805000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
           105815000 linemun:      10574 addr:00a0 expected_valid:0
           105815000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
           105825000 linemun:      10575 addr:00a0 expected_valid:0
           105825000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
           105835000 linemun:      10576 addr:00a0 expected_valid:0
           105835000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
           105845000 linemun:      10577 addr:00a0 expected_valid:0
           105845000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
           105855000 linemun:      10578 addr:00a0 expected_valid:0
           105855000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
           105865000 linemun:      10579 addr:00a0 expected_valid:0
           105865000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
           105875000 linemun:      10580 addr:00a0 expected_valid:0
           105875000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
           105885000 linemun:      10581 addr:00a0 expected_valid:0
           105885000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
           105895000 linemun:      10582 addr:00a0 expected_valid:0
           105895000 RTL LRU_BIT[20]=10 FOR MISS ADDR:00a0
           105895000 RTL LRU_BIT[20]=10 UPDATED FOR BLOCK0 REPLACE ADDR:00a0
           105905000 linemun:      10583 addr:00a0 expected_valid:1
           105905000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:00a0
           105915000 linemun:      10584 addr:311a expected_valid:0
           105915000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           105925000 linemun:      10585 addr:311a expected_valid:0
           105925000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           105935000 linemun:      10586 addr:311a expected_valid:0
           105935000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           105945000 linemun:      10587 addr:311a expected_valid:0
           105945000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           105955000 linemun:      10588 addr:311a expected_valid:0
           105955000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           105965000 linemun:      10589 addr:311a expected_valid:0
           105965000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           105975000 linemun:      10590 addr:311a expected_valid:0
           105975000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           105985000 linemun:      10591 addr:311a expected_valid:0
           105985000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           105995000 linemun:      10592 addr:311a expected_valid:0
           105995000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           105995000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:311a
           106005000 linemun:      10593 addr:311a expected_valid:1
           106005000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:311a
           106015000 linemun:      10594 addr:1b96 expected_valid:0
           106015000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1b96
           106025000 linemun:      10595 addr:1b96 expected_valid:0
           106025000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1b96
           106035000 linemun:      10596 addr:1b96 expected_valid:0
           106035000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1b96
           106045000 linemun:      10597 addr:1b96 expected_valid:0
           106045000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1b96
           106055000 linemun:      10598 addr:1b96 expected_valid:0
           106055000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1b96
           106065000 linemun:      10599 addr:1b96 expected_valid:0
           106065000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1b96
           106075000 linemun:      10600 addr:1b96 expected_valid:0
           106075000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1b96
           106085000 linemun:      10601 addr:1b96 expected_valid:0
           106085000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1b96
           106095000 linemun:      10602 addr:1b96 expected_valid:0
           106095000 RTL LRU_BIT[16]=01 FOR MISS ADDR:1b96
           106095000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b96
           106105000 linemun:      10603 addr:1b96 expected_valid:1
           106105000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:1b96
           106115000 linemun:      10604 addr:1b97 expected_valid:0
           106115000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           106125000 linemun:      10605 addr:1b97 expected_valid:0
           106125000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           106135000 linemun:      10606 addr:1b97 expected_valid:0
           106135000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           106145000 linemun:      10607 addr:1b97 expected_valid:0
           106145000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           106155000 linemun:      10608 addr:1b97 expected_valid:0
           106155000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           106165000 linemun:      10609 addr:1b97 expected_valid:0
           106165000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           106175000 linemun:      10610 addr:1b97 expected_valid:0
           106175000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           106185000 linemun:      10611 addr:1b97 expected_valid:0
           106185000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           106195000 linemun:      10612 addr:1b97 expected_valid:0
           106195000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           106195000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b97
           106205000 linemun:      10613 addr:1b97 expected_valid:1
           106205000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:1b97
           106215000 linemun:      10614 addr:1b98 expected_valid:0
           106215000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           106225000 linemun:      10615 addr:1b98 expected_valid:0
           106225000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           106235000 linemun:      10616 addr:1b98 expected_valid:0
           106235000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           106245000 linemun:      10617 addr:1b98 expected_valid:0
           106245000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           106255000 linemun:      10618 addr:1b98 expected_valid:0
           106255000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           106265000 linemun:      10619 addr:1b98 expected_valid:0
           106265000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           106275000 linemun:      10620 addr:1b98 expected_valid:0
           106275000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           106285000 linemun:      10621 addr:1b98 expected_valid:0
           106285000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           106295000 linemun:      10622 addr:1b98 expected_valid:0
           106295000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           106295000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b98
           106305000 linemun:      10623 addr:1b98 expected_valid:1
           106305000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:1b98
           106315000 linemun:      10624 addr:1b99 expected_valid:0
           106315000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           106325000 linemun:      10625 addr:1b99 expected_valid:0
           106325000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           106335000 linemun:      10626 addr:1b99 expected_valid:0
           106335000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           106345000 linemun:      10627 addr:1b99 expected_valid:0
           106345000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           106355000 linemun:      10628 addr:1b99 expected_valid:0
           106355000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           106365000 linemun:      10629 addr:1b99 expected_valid:0
           106365000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           106375000 linemun:      10630 addr:1b99 expected_valid:0
           106375000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           106385000 linemun:      10631 addr:1b99 expected_valid:0
           106385000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           106395000 linemun:      10632 addr:1b99 expected_valid:0
           106395000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           106395000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b99
           106405000 linemun:      10633 addr:1b99 expected_valid:1
           106405000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:1b99
           106415000 linemun:      10634 addr:0265 expected_valid:1
           106415000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:0265
           106425000 linemun:      10635 addr:0266 expected_valid:1
           106425000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:0266
           106435000 linemun:      10636 addr:2f2c expected_valid:1
           106435000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:2f2c
           106445000 linemun:      10637 addr:2f2d expected_valid:0
           106445000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           106455000 linemun:      10638 addr:2f2d expected_valid:0
           106455000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           106465000 linemun:      10639 addr:2f2d expected_valid:0
           106465000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           106475000 linemun:      10640 addr:2f2d expected_valid:0
           106475000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           106485000 linemun:      10641 addr:2f2d expected_valid:0
           106485000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           106495000 linemun:      10642 addr:2f2d expected_valid:0
           106495000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           106505000 linemun:      10643 addr:2f2d expected_valid:0
           106505000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           106515000 linemun:      10644 addr:2f2d expected_valid:0
           106515000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           106525000 linemun:      10645 addr:2f2d expected_valid:0
           106525000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           106525000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f2d
           106535000 linemun:      10646 addr:2f2d expected_valid:1
           106535000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:2f2d
           106545000 linemun:      10647 addr:2f2e expected_valid:0
           106545000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           106555000 linemun:      10648 addr:2f2e expected_valid:0
           106555000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           106565000 linemun:      10649 addr:2f2e expected_valid:0
           106565000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           106575000 linemun:      10650 addr:2f2e expected_valid:0
           106575000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           106585000 linemun:      10651 addr:2f2e expected_valid:0
           106585000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           106595000 linemun:      10652 addr:2f2e expected_valid:0
           106595000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           106605000 linemun:      10653 addr:2f2e expected_valid:0
           106605000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           106615000 linemun:      10654 addr:2f2e expected_valid:0
           106615000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           106625000 linemun:      10655 addr:2f2e expected_valid:0
           106625000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           106625000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f2e
           106635000 linemun:      10656 addr:2f2e expected_valid:1
           106635000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:2f2e
           106645000 linemun:      10657 addr:2f2f expected_valid:0
           106645000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:2f2f
           106655000 linemun:      10658 addr:2f2f expected_valid:0
           106655000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:2f2f
           106665000 linemun:      10659 addr:2f2f expected_valid:0
           106665000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:2f2f
           106675000 linemun:      10660 addr:2f2f expected_valid:0
           106675000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:2f2f
           106685000 linemun:      10661 addr:2f2f expected_valid:0
           106685000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:2f2f
           106695000 linemun:      10662 addr:2f2f expected_valid:0
           106695000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:2f2f
           106705000 linemun:      10663 addr:2f2f expected_valid:0
           106705000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:2f2f
           106715000 linemun:      10664 addr:2f2f expected_valid:0
           106715000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:2f2f
           106725000 linemun:      10665 addr:2f2f expected_valid:0
           106725000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:2f2f
           106725000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f2f
           106735000 linemun:      10666 addr:2f2f expected_valid:1
           106735000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:2f2f
           106745000 linemun:      10667 addr:2f30 expected_valid:0
           106745000 RTL LRU_BIT[30]=10 FOR MISS ADDR:2f30
           106755000 linemun:      10668 addr:2f30 expected_valid:0
           106755000 RTL LRU_BIT[30]=10 FOR MISS ADDR:2f30
           106765000 linemun:      10669 addr:2f30 expected_valid:0
           106765000 RTL LRU_BIT[30]=10 FOR MISS ADDR:2f30
           106775000 linemun:      10670 addr:2f30 expected_valid:0
           106775000 RTL LRU_BIT[30]=10 FOR MISS ADDR:2f30
           106785000 linemun:      10671 addr:2f30 expected_valid:0
           106785000 RTL LRU_BIT[30]=10 FOR MISS ADDR:2f30
           106795000 linemun:      10672 addr:2f30 expected_valid:0
           106795000 RTL LRU_BIT[30]=10 FOR MISS ADDR:2f30
           106805000 linemun:      10673 addr:2f30 expected_valid:0
           106805000 RTL LRU_BIT[30]=10 FOR MISS ADDR:2f30
           106815000 linemun:      10674 addr:2f30 expected_valid:0
           106815000 RTL LRU_BIT[30]=10 FOR MISS ADDR:2f30
           106825000 linemun:      10675 addr:2f30 expected_valid:0
           106825000 RTL LRU_BIT[30]=10 FOR MISS ADDR:2f30
           106825000 RTL LRU_BIT[30]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f30
           106835000 linemun:      10676 addr:2f30 expected_valid:1
           106835000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:2f30
           106845000 linemun:      10677 addr:2f31 expected_valid:0
           106845000 RTL LRU_BIT[31]=10 FOR MISS ADDR:2f31
           106855000 linemun:      10678 addr:2f31 expected_valid:0
           106855000 RTL LRU_BIT[31]=10 FOR MISS ADDR:2f31
           106865000 linemun:      10679 addr:2f31 expected_valid:0
           106865000 RTL LRU_BIT[31]=10 FOR MISS ADDR:2f31
           106875000 linemun:      10680 addr:2f31 expected_valid:0
           106875000 RTL LRU_BIT[31]=10 FOR MISS ADDR:2f31
           106885000 linemun:      10681 addr:2f31 expected_valid:0
           106885000 RTL LRU_BIT[31]=10 FOR MISS ADDR:2f31
           106895000 linemun:      10682 addr:2f31 expected_valid:0
           106895000 RTL LRU_BIT[31]=10 FOR MISS ADDR:2f31
           106905000 linemun:      10683 addr:2f31 expected_valid:0
           106905000 RTL LRU_BIT[31]=10 FOR MISS ADDR:2f31
           106915000 linemun:      10684 addr:2f31 expected_valid:0
           106915000 RTL LRU_BIT[31]=10 FOR MISS ADDR:2f31
           106925000 linemun:      10685 addr:2f31 expected_valid:0
           106925000 RTL LRU_BIT[31]=10 FOR MISS ADDR:2f31
           106925000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f31
           106935000 linemun:      10686 addr:2f31 expected_valid:1
           106935000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:2f31
           106945000 linemun:      10687 addr:2f32 expected_valid:0
           106945000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           106955000 linemun:      10688 addr:2f32 expected_valid:0
           106955000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           106965000 linemun:      10689 addr:2f32 expected_valid:0
           106965000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           106975000 linemun:      10690 addr:2f32 expected_valid:0
           106975000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           106985000 linemun:      10691 addr:2f32 expected_valid:0
           106985000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           106995000 linemun:      10692 addr:2f32 expected_valid:0
           106995000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           107005000 linemun:      10693 addr:2f32 expected_valid:0
           107005000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           107015000 linemun:      10694 addr:2f32 expected_valid:0
           107015000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           107025000 linemun:      10695 addr:2f32 expected_valid:0
           107025000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           107025000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f32
           107035000 linemun:      10696 addr:2f32 expected_valid:1
           107035000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:2f32
           107045000 linemun:      10697 addr:2f33 expected_valid:0
           107045000 RTL LRU_BIT[33]=01 FOR MISS ADDR:2f33
           107055000 linemun:      10698 addr:2f33 expected_valid:0
           107055000 RTL LRU_BIT[33]=01 FOR MISS ADDR:2f33
           107065000 linemun:      10699 addr:2f33 expected_valid:0
           107065000 RTL LRU_BIT[33]=01 FOR MISS ADDR:2f33
           107075000 linemun:      10700 addr:2f33 expected_valid:0
           107075000 RTL LRU_BIT[33]=01 FOR MISS ADDR:2f33
           107085000 linemun:      10701 addr:2f33 expected_valid:0
           107085000 RTL LRU_BIT[33]=01 FOR MISS ADDR:2f33
           107095000 linemun:      10702 addr:2f33 expected_valid:0
           107095000 RTL LRU_BIT[33]=01 FOR MISS ADDR:2f33
           107105000 linemun:      10703 addr:2f33 expected_valid:0
           107105000 RTL LRU_BIT[33]=01 FOR MISS ADDR:2f33
           107115000 linemun:      10704 addr:2f33 expected_valid:0
           107115000 RTL LRU_BIT[33]=01 FOR MISS ADDR:2f33
           107125000 linemun:      10705 addr:2f33 expected_valid:0
           107125000 RTL LRU_BIT[33]=01 FOR MISS ADDR:2f33
           107125000 RTL LRU_BIT[33]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2f33
           107135000 linemun:      10706 addr:2f33 expected_valid:1
           107135000 RTL LRU_BIT[33]=10 UPDATED FOR HIT ADDR:2f33
           107145000 linemun:      10707 addr:2f34 expected_valid:0
           107145000 RTL LRU_BIT[34]=01 FOR MISS ADDR:2f34
           107155000 linemun:      10708 addr:2f34 expected_valid:0
           107155000 RTL LRU_BIT[34]=01 FOR MISS ADDR:2f34
           107165000 linemun:      10709 addr:2f34 expected_valid:0
           107165000 RTL LRU_BIT[34]=01 FOR MISS ADDR:2f34
           107175000 linemun:      10710 addr:2f34 expected_valid:0
           107175000 RTL LRU_BIT[34]=01 FOR MISS ADDR:2f34
           107185000 linemun:      10711 addr:2f34 expected_valid:0
           107185000 RTL LRU_BIT[34]=01 FOR MISS ADDR:2f34
           107195000 linemun:      10712 addr:2f34 expected_valid:0
           107195000 RTL LRU_BIT[34]=01 FOR MISS ADDR:2f34
           107205000 linemun:      10713 addr:2f34 expected_valid:0
           107205000 RTL LRU_BIT[34]=01 FOR MISS ADDR:2f34
           107215000 linemun:      10714 addr:2f34 expected_valid:0
           107215000 RTL LRU_BIT[34]=01 FOR MISS ADDR:2f34
           107225000 linemun:      10715 addr:2f34 expected_valid:0
           107225000 RTL LRU_BIT[34]=01 FOR MISS ADDR:2f34
           107225000 RTL LRU_BIT[34]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2f34
           107235000 linemun:      10716 addr:2f34 expected_valid:1
           107235000 RTL LRU_BIT[34]=10 UPDATED FOR HIT ADDR:2f34
           107245000 linemun:      10717 addr:2f35 expected_valid:0
           107245000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2f35
           107255000 linemun:      10718 addr:2f35 expected_valid:0
           107255000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2f35
           107265000 linemun:      10719 addr:2f35 expected_valid:0
           107265000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2f35
           107275000 linemun:      10720 addr:2f35 expected_valid:0
           107275000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2f35
           107285000 linemun:      10721 addr:2f35 expected_valid:0
           107285000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2f35
           107295000 linemun:      10722 addr:2f35 expected_valid:0
           107295000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2f35
           107305000 linemun:      10723 addr:2f35 expected_valid:0
           107305000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2f35
           107315000 linemun:      10724 addr:2f35 expected_valid:0
           107315000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2f35
           107325000 linemun:      10725 addr:2f35 expected_valid:0
           107325000 RTL LRU_BIT[35]=10 FOR MISS ADDR:2f35
           107325000 RTL LRU_BIT[35]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f35
           107335000 linemun:      10726 addr:2f35 expected_valid:1
           107335000 RTL LRU_BIT[35]=01 UPDATED FOR HIT ADDR:2f35
           107345000 linemun:      10727 addr:2f36 expected_valid:0
           107345000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2f36
           107355000 linemun:      10728 addr:2f36 expected_valid:0
           107355000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2f36
           107365000 linemun:      10729 addr:2f36 expected_valid:0
           107365000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2f36
           107375000 linemun:      10730 addr:2f36 expected_valid:0
           107375000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2f36
           107385000 linemun:      10731 addr:2f36 expected_valid:0
           107385000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2f36
           107395000 linemun:      10732 addr:2f36 expected_valid:0
           107395000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2f36
           107405000 linemun:      10733 addr:2f36 expected_valid:0
           107405000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2f36
           107415000 linemun:      10734 addr:2f36 expected_valid:0
           107415000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2f36
           107425000 linemun:      10735 addr:2f36 expected_valid:0
           107425000 RTL LRU_BIT[36]=01 FOR MISS ADDR:2f36
           107425000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2f36
           107435000 linemun:      10736 addr:2f36 expected_valid:1
           107435000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:2f36
           107445000 linemun:      10737 addr:2d0b expected_valid:0
           107445000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           107455000 linemun:      10738 addr:2d0b expected_valid:0
           107455000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           107465000 linemun:      10739 addr:2d0b expected_valid:0
           107465000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           107475000 linemun:      10740 addr:2d0b expected_valid:0
           107475000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           107485000 linemun:      10741 addr:2d0b expected_valid:0
           107485000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           107495000 linemun:      10742 addr:2d0b expected_valid:0
           107495000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           107505000 linemun:      10743 addr:2d0b expected_valid:0
           107505000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           107515000 linemun:      10744 addr:2d0b expected_valid:0
           107515000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           107525000 linemun:      10745 addr:2d0b expected_valid:0
           107525000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           107525000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2d0b
           107535000 linemun:      10746 addr:2d0b expected_valid:1
           107535000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:2d0b
           107545000 linemun:      10747 addr:3908 expected_valid:0
           107545000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           107555000 linemun:      10748 addr:3908 expected_valid:0
           107555000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           107565000 linemun:      10749 addr:3908 expected_valid:0
           107565000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           107575000 linemun:      10750 addr:3908 expected_valid:0
           107575000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           107585000 linemun:      10751 addr:3908 expected_valid:0
           107585000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           107595000 linemun:      10752 addr:3908 expected_valid:0
           107595000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           107605000 linemun:      10753 addr:3908 expected_valid:0
           107605000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           107615000 linemun:      10754 addr:3908 expected_valid:0
           107615000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           107625000 linemun:      10755 addr:3908 expected_valid:0
           107625000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           107625000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3908
           107635000 linemun:      10756 addr:3908 expected_valid:1
           107635000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:3908
           107645000 linemun:      10757 addr:3909 expected_valid:0
           107645000 RTL LRU_BIT[09]=01 FOR MISS ADDR:3909
           107655000 linemun:      10758 addr:3909 expected_valid:0
           107655000 RTL LRU_BIT[09]=01 FOR MISS ADDR:3909
           107665000 linemun:      10759 addr:3909 expected_valid:0
           107665000 RTL LRU_BIT[09]=01 FOR MISS ADDR:3909
           107675000 linemun:      10760 addr:3909 expected_valid:0
           107675000 RTL LRU_BIT[09]=01 FOR MISS ADDR:3909
           107685000 linemun:      10761 addr:3909 expected_valid:0
           107685000 RTL LRU_BIT[09]=01 FOR MISS ADDR:3909
           107695000 linemun:      10762 addr:3909 expected_valid:0
           107695000 RTL LRU_BIT[09]=01 FOR MISS ADDR:3909
           107705000 linemun:      10763 addr:3909 expected_valid:0
           107705000 RTL LRU_BIT[09]=01 FOR MISS ADDR:3909
           107715000 linemun:      10764 addr:3909 expected_valid:0
           107715000 RTL LRU_BIT[09]=01 FOR MISS ADDR:3909
           107725000 linemun:      10765 addr:3909 expected_valid:0
           107725000 RTL LRU_BIT[09]=01 FOR MISS ADDR:3909
           107725000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3909
           107735000 linemun:      10766 addr:3909 expected_valid:1
           107735000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:3909
           107745000 linemun:      10767 addr:390a expected_valid:0
           107745000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           107755000 linemun:      10768 addr:390a expected_valid:0
           107755000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           107765000 linemun:      10769 addr:390a expected_valid:0
           107765000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           107775000 linemun:      10770 addr:390a expected_valid:0
           107775000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           107785000 linemun:      10771 addr:390a expected_valid:0
           107785000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           107795000 linemun:      10772 addr:390a expected_valid:0
           107795000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           107805000 linemun:      10773 addr:390a expected_valid:0
           107805000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           107815000 linemun:      10774 addr:390a expected_valid:0
           107815000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           107825000 linemun:      10775 addr:390a expected_valid:0
           107825000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           107825000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:390a
           107835000 linemun:      10776 addr:390a expected_valid:1
           107835000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:390a
           107845000 linemun:      10777 addr:390b expected_valid:0
           107845000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           107855000 linemun:      10778 addr:390b expected_valid:0
           107855000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           107865000 linemun:      10779 addr:390b expected_valid:0
           107865000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           107875000 linemun:      10780 addr:390b expected_valid:0
           107875000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           107885000 linemun:      10781 addr:390b expected_valid:0
           107885000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           107895000 linemun:      10782 addr:390b expected_valid:0
           107895000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           107905000 linemun:      10783 addr:390b expected_valid:0
           107905000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           107915000 linemun:      10784 addr:390b expected_valid:0
           107915000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           107925000 linemun:      10785 addr:390b expected_valid:0
           107925000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           107925000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:390b
           107935000 linemun:      10786 addr:390b expected_valid:1
           107935000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:390b
           107945000 linemun:      10787 addr:2f2c expected_valid:1
           107945000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:2f2c
           107955000 linemun:      10788 addr:2f2d expected_valid:1
           107955000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:2f2d
           107965000 linemun:      10789 addr:32a9 expected_valid:0
           107965000 RTL LRU_BIT[29]=10 FOR MISS ADDR:32a9
           107975000 linemun:      10790 addr:32a9 expected_valid:0
           107975000 RTL LRU_BIT[29]=10 FOR MISS ADDR:32a9
           107985000 linemun:      10791 addr:32a9 expected_valid:0
           107985000 RTL LRU_BIT[29]=10 FOR MISS ADDR:32a9
           107995000 linemun:      10792 addr:32a9 expected_valid:0
           107995000 RTL LRU_BIT[29]=10 FOR MISS ADDR:32a9
           108005000 linemun:      10793 addr:32a9 expected_valid:0
           108005000 RTL LRU_BIT[29]=10 FOR MISS ADDR:32a9
           108015000 linemun:      10794 addr:32a9 expected_valid:0
           108015000 RTL LRU_BIT[29]=10 FOR MISS ADDR:32a9
           108025000 linemun:      10795 addr:32a9 expected_valid:0
           108025000 RTL LRU_BIT[29]=10 FOR MISS ADDR:32a9
           108035000 linemun:      10796 addr:32a9 expected_valid:0
           108035000 RTL LRU_BIT[29]=10 FOR MISS ADDR:32a9
           108045000 linemun:      10797 addr:32a9 expected_valid:0
           108045000 RTL LRU_BIT[29]=10 FOR MISS ADDR:32a9
           108045000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:32a9
           108055000 linemun:      10798 addr:32a9 expected_valid:1
           108055000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:32a9
           108065000 linemun:      10799 addr:3a6e expected_valid:0
           108065000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           108075000 linemun:      10800 addr:3a6e expected_valid:0
           108075000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           108085000 linemun:      10801 addr:3a6e expected_valid:0
           108085000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           108095000 linemun:      10802 addr:3a6e expected_valid:0
           108095000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           108105000 linemun:      10803 addr:3a6e expected_valid:0
           108105000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           108115000 linemun:      10804 addr:3a6e expected_valid:0
           108115000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           108125000 linemun:      10805 addr:3a6e expected_valid:0
           108125000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           108135000 linemun:      10806 addr:3a6e expected_valid:0
           108135000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           108145000 linemun:      10807 addr:3a6e expected_valid:0
           108145000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           108145000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a6e
           108155000 linemun:      10808 addr:3a6e expected_valid:1
           108155000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:3a6e
           108165000 linemun:      10809 addr:1b96 expected_valid:1
           108165000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:1b96
           108175000 linemun:      10810 addr:1b97 expected_valid:1
           108175000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:1b97
           108185000 linemun:      10811 addr:1b98 expected_valid:1
           108185000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:1b98
           108195000 linemun:      10812 addr:1b99 expected_valid:1
           108195000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:1b99
           108205000 linemun:      10813 addr:1b9a expected_valid:0
           108205000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           108215000 linemun:      10814 addr:1b9a expected_valid:0
           108215000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           108225000 linemun:      10815 addr:1b9a expected_valid:0
           108225000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           108235000 linemun:      10816 addr:1b9a expected_valid:0
           108235000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           108245000 linemun:      10817 addr:1b9a expected_valid:0
           108245000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           108255000 linemun:      10818 addr:1b9a expected_valid:0
           108255000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           108265000 linemun:      10819 addr:1b9a expected_valid:0
           108265000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           108275000 linemun:      10820 addr:1b9a expected_valid:0
           108275000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           108285000 linemun:      10821 addr:1b9a expected_valid:0
           108285000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           108285000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b9a
           108295000 linemun:      10822 addr:1b9a expected_valid:1
           108295000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:1b9a
           108305000 linemun:      10823 addr:08b6 expected_valid:1
           108305000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:08b6
           108315000 linemun:      10824 addr:2116 expected_valid:0
           108315000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           108325000 linemun:      10825 addr:2116 expected_valid:0
           108325000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           108335000 linemun:      10826 addr:2116 expected_valid:0
           108335000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           108345000 linemun:      10827 addr:2116 expected_valid:0
           108345000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           108355000 linemun:      10828 addr:2116 expected_valid:0
           108355000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           108365000 linemun:      10829 addr:2116 expected_valid:0
           108365000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           108375000 linemun:      10830 addr:2116 expected_valid:0
           108375000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           108385000 linemun:      10831 addr:2116 expected_valid:0
           108385000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           108395000 linemun:      10832 addr:2116 expected_valid:0
           108395000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           108395000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2116
           108405000 linemun:      10833 addr:2116 expected_valid:1
           108405000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:2116
           108415000 linemun:      10834 addr:2117 expected_valid:0
           108415000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
           108425000 linemun:      10835 addr:2117 expected_valid:0
           108425000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
           108435000 linemun:      10836 addr:2117 expected_valid:0
           108435000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
           108445000 linemun:      10837 addr:2117 expected_valid:0
           108445000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
           108455000 linemun:      10838 addr:2117 expected_valid:0
           108455000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
           108465000 linemun:      10839 addr:2117 expected_valid:0
           108465000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
           108475000 linemun:      10840 addr:2117 expected_valid:0
           108475000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
           108485000 linemun:      10841 addr:2117 expected_valid:0
           108485000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
           108495000 linemun:      10842 addr:2117 expected_valid:0
           108495000 RTL LRU_BIT[17]=10 FOR MISS ADDR:2117
           108495000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2117
           108505000 linemun:      10843 addr:2117 expected_valid:1
           108505000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:2117
           108515000 linemun:      10844 addr:2118 expected_valid:0
           108515000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           108525000 linemun:      10845 addr:2118 expected_valid:0
           108525000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           108535000 linemun:      10846 addr:2118 expected_valid:0
           108535000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           108545000 linemun:      10847 addr:2118 expected_valid:0
           108545000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           108555000 linemun:      10848 addr:2118 expected_valid:0
           108555000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           108565000 linemun:      10849 addr:2118 expected_valid:0
           108565000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           108575000 linemun:      10850 addr:2118 expected_valid:0
           108575000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           108585000 linemun:      10851 addr:2118 expected_valid:0
           108585000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           108595000 linemun:      10852 addr:2118 expected_valid:0
           108595000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           108595000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2118
           108605000 linemun:      10853 addr:2118 expected_valid:1
           108605000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:2118
           108615000 linemun:      10854 addr:2119 expected_valid:0
           108615000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2119
           108625000 linemun:      10855 addr:2119 expected_valid:0
           108625000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2119
           108635000 linemun:      10856 addr:2119 expected_valid:0
           108635000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2119
           108645000 linemun:      10857 addr:2119 expected_valid:0
           108645000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2119
           108655000 linemun:      10858 addr:2119 expected_valid:0
           108655000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2119
           108665000 linemun:      10859 addr:2119 expected_valid:0
           108665000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2119
           108675000 linemun:      10860 addr:2119 expected_valid:0
           108675000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2119
           108685000 linemun:      10861 addr:2119 expected_valid:0
           108685000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2119
           108695000 linemun:      10862 addr:2119 expected_valid:0
           108695000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2119
           108695000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2119
           108705000 linemun:      10863 addr:2119 expected_valid:1
           108705000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:2119
           108715000 linemun:      10864 addr:4293 expected_valid:0
           108715000 RTL LRU_BIT[13]=10 FOR MISS ADDR:4293
           108725000 linemun:      10865 addr:4293 expected_valid:0
           108725000 RTL LRU_BIT[13]=10 FOR MISS ADDR:4293
           108735000 linemun:      10866 addr:4293 expected_valid:0
           108735000 RTL LRU_BIT[13]=10 FOR MISS ADDR:4293
           108745000 linemun:      10867 addr:4293 expected_valid:0
           108745000 RTL LRU_BIT[13]=10 FOR MISS ADDR:4293
           108755000 linemun:      10868 addr:4293 expected_valid:0
           108755000 RTL LRU_BIT[13]=10 FOR MISS ADDR:4293
           108765000 linemun:      10869 addr:4293 expected_valid:0
           108765000 RTL LRU_BIT[13]=10 FOR MISS ADDR:4293
           108775000 linemun:      10870 addr:4293 expected_valid:0
           108775000 RTL LRU_BIT[13]=10 FOR MISS ADDR:4293
           108785000 linemun:      10871 addr:4293 expected_valid:0
           108785000 RTL LRU_BIT[13]=10 FOR MISS ADDR:4293
           108795000 linemun:      10872 addr:4293 expected_valid:0
           108795000 RTL LRU_BIT[13]=10 FOR MISS ADDR:4293
           108795000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4293
           108805000 linemun:      10873 addr:4293 expected_valid:1
           108805000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:4293
           108815000 linemun:      10874 addr:1203 expected_valid:1
           108815000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:1203
           108825000 linemun:      10875 addr:1204 expected_valid:1
           108825000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:1204
           108835000 linemun:      10876 addr:1205 expected_valid:0
           108835000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           108845000 linemun:      10877 addr:1205 expected_valid:0
           108845000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           108855000 linemun:      10878 addr:1205 expected_valid:0
           108855000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           108865000 linemun:      10879 addr:1205 expected_valid:0
           108865000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           108875000 linemun:      10880 addr:1205 expected_valid:0
           108875000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           108885000 linemun:      10881 addr:1205 expected_valid:0
           108885000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           108895000 linemun:      10882 addr:1205 expected_valid:0
           108895000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           108905000 linemun:      10883 addr:1205 expected_valid:0
           108905000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           108915000 linemun:      10884 addr:1205 expected_valid:0
           108915000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           108915000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1205
           108925000 linemun:      10885 addr:1205 expected_valid:1
           108925000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:1205
           108935000 linemun:      10886 addr:1206 expected_valid:1
           108935000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:1206
           108945000 linemun:      10887 addr:2259 expected_valid:0
           108945000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           108955000 linemun:      10888 addr:2259 expected_valid:0
           108955000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           108965000 linemun:      10889 addr:2259 expected_valid:0
           108965000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           108975000 linemun:      10890 addr:2259 expected_valid:0
           108975000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           108985000 linemun:      10891 addr:2259 expected_valid:0
           108985000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           108995000 linemun:      10892 addr:2259 expected_valid:0
           108995000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           109005000 linemun:      10893 addr:2259 expected_valid:0
           109005000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           109015000 linemun:      10894 addr:2259 expected_valid:0
           109015000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           109025000 linemun:      10895 addr:2259 expected_valid:0
           109025000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           109025000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2259
           109035000 linemun:      10896 addr:2259 expected_valid:1
           109035000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:2259
           109045000 linemun:      10897 addr:225a expected_valid:0
           109045000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           109055000 linemun:      10898 addr:225a expected_valid:0
           109055000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           109065000 linemun:      10899 addr:225a expected_valid:0
           109065000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           109075000 linemun:      10900 addr:225a expected_valid:0
           109075000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           109085000 linemun:      10901 addr:225a expected_valid:0
           109085000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           109095000 linemun:      10902 addr:225a expected_valid:0
           109095000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           109105000 linemun:      10903 addr:225a expected_valid:0
           109105000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           109115000 linemun:      10904 addr:225a expected_valid:0
           109115000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           109125000 linemun:      10905 addr:225a expected_valid:0
           109125000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           109125000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225a
           109135000 linemun:      10906 addr:225a expected_valid:1
           109135000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:225a
           109145000 linemun:      10907 addr:1128 expected_valid:1
           109145000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:1128
           109155000 linemun:      10908 addr:3a6e expected_valid:1
           109155000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:3a6e
           109165000 linemun:      10909 addr:3a6f expected_valid:0
           109165000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           109175000 linemun:      10910 addr:3a6f expected_valid:0
           109175000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           109185000 linemun:      10911 addr:3a6f expected_valid:0
           109185000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           109195000 linemun:      10912 addr:3a6f expected_valid:0
           109195000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           109205000 linemun:      10913 addr:3a6f expected_valid:0
           109205000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           109215000 linemun:      10914 addr:3a6f expected_valid:0
           109215000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           109225000 linemun:      10915 addr:3a6f expected_valid:0
           109225000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           109235000 linemun:      10916 addr:3a6f expected_valid:0
           109235000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           109245000 linemun:      10917 addr:3a6f expected_valid:0
           109245000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           109245000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a6f
           109255000 linemun:      10918 addr:3a6f expected_valid:1
           109255000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:3a6f
           109265000 linemun:      10919 addr:3a70 expected_valid:0
           109265000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           109275000 linemun:      10920 addr:3a70 expected_valid:0
           109275000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           109285000 linemun:      10921 addr:3a70 expected_valid:0
           109285000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           109295000 linemun:      10922 addr:3a70 expected_valid:0
           109295000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           109305000 linemun:      10923 addr:3a70 expected_valid:0
           109305000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           109315000 linemun:      10924 addr:3a70 expected_valid:0
           109315000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           109325000 linemun:      10925 addr:3a70 expected_valid:0
           109325000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           109335000 linemun:      10926 addr:3a70 expected_valid:0
           109335000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           109345000 linemun:      10927 addr:3a70 expected_valid:0
           109345000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           109345000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a70
           109355000 linemun:      10928 addr:3a70 expected_valid:1
           109355000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:3a70
           109365000 linemun:      10929 addr:3a71 expected_valid:0
           109365000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3a71
           109375000 linemun:      10930 addr:3a71 expected_valid:0
           109375000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3a71
           109385000 linemun:      10931 addr:3a71 expected_valid:0
           109385000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3a71
           109395000 linemun:      10932 addr:3a71 expected_valid:0
           109395000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3a71
           109405000 linemun:      10933 addr:3a71 expected_valid:0
           109405000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3a71
           109415000 linemun:      10934 addr:3a71 expected_valid:0
           109415000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3a71
           109425000 linemun:      10935 addr:3a71 expected_valid:0
           109425000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3a71
           109435000 linemun:      10936 addr:3a71 expected_valid:0
           109435000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3a71
           109445000 linemun:      10937 addr:3a71 expected_valid:0
           109445000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3a71
           109445000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a71
           109455000 linemun:      10938 addr:3a71 expected_valid:1
           109455000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:3a71
           109465000 linemun:      10939 addr:3a72 expected_valid:0
           109465000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           109475000 linemun:      10940 addr:3a72 expected_valid:0
           109475000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           109485000 linemun:      10941 addr:3a72 expected_valid:0
           109485000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           109495000 linemun:      10942 addr:3a72 expected_valid:0
           109495000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           109505000 linemun:      10943 addr:3a72 expected_valid:0
           109505000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           109515000 linemun:      10944 addr:3a72 expected_valid:0
           109515000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           109525000 linemun:      10945 addr:3a72 expected_valid:0
           109525000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           109535000 linemun:      10946 addr:3a72 expected_valid:0
           109535000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           109545000 linemun:      10947 addr:3a72 expected_valid:0
           109545000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           109545000 RTL LRU_BIT[32]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a72
           109555000 linemun:      10948 addr:3a72 expected_valid:1
           109555000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:3a72
           109565000 linemun:      10949 addr:3a73 expected_valid:0
           109565000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3a73
           109575000 linemun:      10950 addr:3a73 expected_valid:0
           109575000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3a73
           109585000 linemun:      10951 addr:3a73 expected_valid:0
           109585000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3a73
           109595000 linemun:      10952 addr:3a73 expected_valid:0
           109595000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3a73
           109605000 linemun:      10953 addr:3a73 expected_valid:0
           109605000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3a73
           109615000 linemun:      10954 addr:3a73 expected_valid:0
           109615000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3a73
           109625000 linemun:      10955 addr:3a73 expected_valid:0
           109625000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3a73
           109635000 linemun:      10956 addr:3a73 expected_valid:0
           109635000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3a73
           109645000 linemun:      10957 addr:3a73 expected_valid:0
           109645000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3a73
           109645000 RTL LRU_BIT[33]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3a73
           109655000 linemun:      10958 addr:3a73 expected_valid:1
           109655000 RTL LRU_BIT[33]=01 UPDATED FOR HIT ADDR:3a73
           109665000 linemun:      10959 addr:106a expected_valid:1
           109665000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:106a
           109675000 linemun:      10960 addr:106b expected_valid:1
           109675000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:106b
           109685000 linemun:      10961 addr:106c expected_valid:0
           109685000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
           109695000 linemun:      10962 addr:106c expected_valid:0
           109695000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
           109705000 linemun:      10963 addr:106c expected_valid:0
           109705000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
           109715000 linemun:      10964 addr:106c expected_valid:0
           109715000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
           109725000 linemun:      10965 addr:106c expected_valid:0
           109725000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
           109735000 linemun:      10966 addr:106c expected_valid:0
           109735000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
           109745000 linemun:      10967 addr:106c expected_valid:0
           109745000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
           109755000 linemun:      10968 addr:106c expected_valid:0
           109755000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
           109765000 linemun:      10969 addr:106c expected_valid:0
           109765000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:106c
           109765000 RTL LRU_BIT[2c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106c
           109775000 linemun:      10970 addr:106c expected_valid:1
           109775000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:106c
           109785000 linemun:      10971 addr:3b00 expected_valid:1
           109785000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:3b00
           109795000 linemun:      10972 addr:3b01 expected_valid:0
           109795000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           109805000 linemun:      10973 addr:3b01 expected_valid:0
           109805000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           109815000 linemun:      10974 addr:3b01 expected_valid:0
           109815000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           109825000 linemun:      10975 addr:3b01 expected_valid:0
           109825000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           109835000 linemun:      10976 addr:3b01 expected_valid:0
           109835000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           109845000 linemun:      10977 addr:3b01 expected_valid:0
           109845000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           109855000 linemun:      10978 addr:3b01 expected_valid:0
           109855000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           109865000 linemun:      10979 addr:3b01 expected_valid:0
           109865000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           109875000 linemun:      10980 addr:3b01 expected_valid:0
           109875000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           109875000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3b01
           109885000 linemun:      10981 addr:3b01 expected_valid:1
           109885000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:3b01
           109895000 linemun:      10982 addr:3b02 expected_valid:0
           109895000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           109905000 linemun:      10983 addr:3b02 expected_valid:0
           109905000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           109915000 linemun:      10984 addr:3b02 expected_valid:0
           109915000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           109925000 linemun:      10985 addr:3b02 expected_valid:0
           109925000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           109935000 linemun:      10986 addr:3b02 expected_valid:0
           109935000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           109945000 linemun:      10987 addr:3b02 expected_valid:0
           109945000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           109955000 linemun:      10988 addr:3b02 expected_valid:0
           109955000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           109965000 linemun:      10989 addr:3b02 expected_valid:0
           109965000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           109975000 linemun:      10990 addr:3b02 expected_valid:0
           109975000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           109975000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3b02
           109985000 linemun:      10991 addr:3b02 expected_valid:1
           109985000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:3b02
           109995000 linemun:      10992 addr:3071 expected_valid:0
           109995000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
           110005000 linemun:      10993 addr:3071 expected_valid:0
           110005000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
           110015000 linemun:      10994 addr:3071 expected_valid:0
           110015000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
           110025000 linemun:      10995 addr:3071 expected_valid:0
           110025000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
           110035000 linemun:      10996 addr:3071 expected_valid:0
           110035000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
           110045000 linemun:      10997 addr:3071 expected_valid:0
           110045000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
           110055000 linemun:      10998 addr:3071 expected_valid:0
           110055000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
           110065000 linemun:      10999 addr:3071 expected_valid:0
           110065000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
           110075000 linemun:      11000 addr:3071 expected_valid:0
           110075000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3071
           110075000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3071
           110085000 linemun:      11001 addr:3071 expected_valid:1
           110085000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:3071
           110095000 linemun:      11002 addr:3072 expected_valid:0
           110095000 RTL LRU_BIT[32]=10 FOR MISS ADDR:3072
           110105000 linemun:      11003 addr:3072 expected_valid:0
           110105000 RTL LRU_BIT[32]=10 FOR MISS ADDR:3072
           110115000 linemun:      11004 addr:3072 expected_valid:0
           110115000 RTL LRU_BIT[32]=10 FOR MISS ADDR:3072
           110125000 linemun:      11005 addr:3072 expected_valid:0
           110125000 RTL LRU_BIT[32]=10 FOR MISS ADDR:3072
           110135000 linemun:      11006 addr:3072 expected_valid:0
           110135000 RTL LRU_BIT[32]=10 FOR MISS ADDR:3072
           110145000 linemun:      11007 addr:3072 expected_valid:0
           110145000 RTL LRU_BIT[32]=10 FOR MISS ADDR:3072
           110155000 linemun:      11008 addr:3072 expected_valid:0
           110155000 RTL LRU_BIT[32]=10 FOR MISS ADDR:3072
           110165000 linemun:      11009 addr:3072 expected_valid:0
           110165000 RTL LRU_BIT[32]=10 FOR MISS ADDR:3072
           110175000 linemun:      11010 addr:3072 expected_valid:0
           110175000 RTL LRU_BIT[32]=10 FOR MISS ADDR:3072
           110175000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3072
           110185000 linemun:      11011 addr:3072 expected_valid:1
           110185000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:3072
           110195000 linemun:      11012 addr:3073 expected_valid:0
           110195000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3073
           110205000 linemun:      11013 addr:3073 expected_valid:0
           110205000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3073
           110215000 linemun:      11014 addr:3073 expected_valid:0
           110215000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3073
           110225000 linemun:      11015 addr:3073 expected_valid:0
           110225000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3073
           110235000 linemun:      11016 addr:3073 expected_valid:0
           110235000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3073
           110245000 linemun:      11017 addr:3073 expected_valid:0
           110245000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3073
           110255000 linemun:      11018 addr:3073 expected_valid:0
           110255000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3073
           110265000 linemun:      11019 addr:3073 expected_valid:0
           110265000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3073
           110275000 linemun:      11020 addr:3073 expected_valid:0
           110275000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3073
           110275000 RTL LRU_BIT[33]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3073
           110285000 linemun:      11021 addr:3073 expected_valid:1
           110285000 RTL LRU_BIT[33]=10 UPDATED FOR HIT ADDR:3073
           110295000 linemun:      11022 addr:2812 expected_valid:1
           110295000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:2812
           110305000 linemun:      11023 addr:08b6 expected_valid:1
           110305000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
           110315000 linemun:      11024 addr:08b7 expected_valid:1
           110315000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:08b7
           110325000 linemun:      11025 addr:08b8 expected_valid:1
           110325000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:08b8
           110335000 linemun:      11026 addr:08b9 expected_valid:1
           110335000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:08b9
           110345000 linemun:      11027 addr:08ba expected_valid:0
           110345000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
           110355000 linemun:      11028 addr:08ba expected_valid:0
           110355000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
           110365000 linemun:      11029 addr:08ba expected_valid:0
           110365000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
           110375000 linemun:      11030 addr:08ba expected_valid:0
           110375000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
           110385000 linemun:      11031 addr:08ba expected_valid:0
           110385000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
           110395000 linemun:      11032 addr:08ba expected_valid:0
           110395000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
           110405000 linemun:      11033 addr:08ba expected_valid:0
           110405000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
           110415000 linemun:      11034 addr:08ba expected_valid:0
           110415000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
           110425000 linemun:      11035 addr:08ba expected_valid:0
           110425000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:08ba
           110425000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08ba
           110435000 linemun:      11036 addr:08ba expected_valid:1
           110435000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:08ba
           110445000 linemun:      11037 addr:08bb expected_valid:0
           110445000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
           110455000 linemun:      11038 addr:08bb expected_valid:0
           110455000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
           110465000 linemun:      11039 addr:08bb expected_valid:0
           110465000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
           110475000 linemun:      11040 addr:08bb expected_valid:0
           110475000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
           110485000 linemun:      11041 addr:08bb expected_valid:0
           110485000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
           110495000 linemun:      11042 addr:08bb expected_valid:0
           110495000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
           110505000 linemun:      11043 addr:08bb expected_valid:0
           110505000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
           110515000 linemun:      11044 addr:08bb expected_valid:0
           110515000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
           110525000 linemun:      11045 addr:08bb expected_valid:0
           110525000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:08bb
           110525000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08bb
           110535000 linemun:      11046 addr:08bb expected_valid:1
           110535000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:08bb
           110545000 linemun:      11047 addr:08bc expected_valid:0
           110545000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
           110555000 linemun:      11048 addr:08bc expected_valid:0
           110555000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
           110565000 linemun:      11049 addr:08bc expected_valid:0
           110565000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
           110575000 linemun:      11050 addr:08bc expected_valid:0
           110575000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
           110585000 linemun:      11051 addr:08bc expected_valid:0
           110585000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
           110595000 linemun:      11052 addr:08bc expected_valid:0
           110595000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
           110605000 linemun:      11053 addr:08bc expected_valid:0
           110605000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
           110615000 linemun:      11054 addr:08bc expected_valid:0
           110615000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
           110625000 linemun:      11055 addr:08bc expected_valid:0
           110625000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:08bc
           110625000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08bc
           110635000 linemun:      11056 addr:08bc expected_valid:1
           110635000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:08bc
           110645000 linemun:      11057 addr:331d expected_valid:0
           110645000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:331d
           110655000 linemun:      11058 addr:331d expected_valid:0
           110655000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:331d
           110665000 linemun:      11059 addr:331d expected_valid:0
           110665000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:331d
           110675000 linemun:      11060 addr:331d expected_valid:0
           110675000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:331d
           110685000 linemun:      11061 addr:331d expected_valid:0
           110685000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:331d
           110695000 linemun:      11062 addr:331d expected_valid:0
           110695000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:331d
           110705000 linemun:      11063 addr:331d expected_valid:0
           110705000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:331d
           110715000 linemun:      11064 addr:331d expected_valid:0
           110715000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:331d
           110725000 linemun:      11065 addr:331d expected_valid:0
           110725000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:331d
           110725000 RTL LRU_BIT[1d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:331d
           110735000 linemun:      11066 addr:331d expected_valid:1
           110735000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:331d
           110745000 linemun:      11067 addr:2259 expected_valid:1
           110745000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:2259
           110755000 linemun:      11068 addr:2575 expected_valid:0
           110755000 RTL LRU_BIT[35]=01 FOR MISS ADDR:2575
           110765000 linemun:      11069 addr:2575 expected_valid:0
           110765000 RTL LRU_BIT[35]=01 FOR MISS ADDR:2575
           110775000 linemun:      11070 addr:2575 expected_valid:0
           110775000 RTL LRU_BIT[35]=01 FOR MISS ADDR:2575
           110785000 linemun:      11071 addr:2575 expected_valid:0
           110785000 RTL LRU_BIT[35]=01 FOR MISS ADDR:2575
           110795000 linemun:      11072 addr:2575 expected_valid:0
           110795000 RTL LRU_BIT[35]=01 FOR MISS ADDR:2575
           110805000 linemun:      11073 addr:2575 expected_valid:0
           110805000 RTL LRU_BIT[35]=01 FOR MISS ADDR:2575
           110815000 linemun:      11074 addr:2575 expected_valid:0
           110815000 RTL LRU_BIT[35]=01 FOR MISS ADDR:2575
           110825000 linemun:      11075 addr:2575 expected_valid:0
           110825000 RTL LRU_BIT[35]=01 FOR MISS ADDR:2575
           110835000 linemun:      11076 addr:2575 expected_valid:0
           110835000 RTL LRU_BIT[35]=01 FOR MISS ADDR:2575
           110835000 RTL LRU_BIT[35]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2575
           110845000 linemun:      11077 addr:2575 expected_valid:1
           110845000 RTL LRU_BIT[35]=10 UPDATED FOR HIT ADDR:2575
           110855000 linemun:      11078 addr:3756 expected_valid:0
           110855000 RTL LRU_BIT[16]=01 FOR MISS ADDR:3756
           110865000 linemun:      11079 addr:3756 expected_valid:0
           110865000 RTL LRU_BIT[16]=01 FOR MISS ADDR:3756
           110875000 linemun:      11080 addr:3756 expected_valid:0
           110875000 RTL LRU_BIT[16]=01 FOR MISS ADDR:3756
           110885000 linemun:      11081 addr:3756 expected_valid:0
           110885000 RTL LRU_BIT[16]=01 FOR MISS ADDR:3756
           110895000 linemun:      11082 addr:3756 expected_valid:0
           110895000 RTL LRU_BIT[16]=01 FOR MISS ADDR:3756
           110905000 linemun:      11083 addr:3756 expected_valid:0
           110905000 RTL LRU_BIT[16]=01 FOR MISS ADDR:3756
           110915000 linemun:      11084 addr:3756 expected_valid:0
           110915000 RTL LRU_BIT[16]=01 FOR MISS ADDR:3756
           110925000 linemun:      11085 addr:3756 expected_valid:0
           110925000 RTL LRU_BIT[16]=01 FOR MISS ADDR:3756
           110935000 linemun:      11086 addr:3756 expected_valid:0
           110935000 RTL LRU_BIT[16]=01 FOR MISS ADDR:3756
           110935000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3756
           110945000 linemun:      11087 addr:3756 expected_valid:1
           110945000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:3756
           110955000 linemun:      11088 addr:3757 expected_valid:0
           110955000 RTL LRU_BIT[17]=01 FOR MISS ADDR:3757
           110965000 linemun:      11089 addr:3757 expected_valid:0
           110965000 RTL LRU_BIT[17]=01 FOR MISS ADDR:3757
           110975000 linemun:      11090 addr:3757 expected_valid:0
           110975000 RTL LRU_BIT[17]=01 FOR MISS ADDR:3757
           110985000 linemun:      11091 addr:3757 expected_valid:0
           110985000 RTL LRU_BIT[17]=01 FOR MISS ADDR:3757
           110995000 linemun:      11092 addr:3757 expected_valid:0
           110995000 RTL LRU_BIT[17]=01 FOR MISS ADDR:3757
           111005000 linemun:      11093 addr:3757 expected_valid:0
           111005000 RTL LRU_BIT[17]=01 FOR MISS ADDR:3757
           111015000 linemun:      11094 addr:3757 expected_valid:0
           111015000 RTL LRU_BIT[17]=01 FOR MISS ADDR:3757
           111025000 linemun:      11095 addr:3757 expected_valid:0
           111025000 RTL LRU_BIT[17]=01 FOR MISS ADDR:3757
           111035000 linemun:      11096 addr:3757 expected_valid:0
           111035000 RTL LRU_BIT[17]=01 FOR MISS ADDR:3757
           111035000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3757
           111045000 linemun:      11097 addr:3757 expected_valid:1
           111045000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:3757
           111055000 linemun:      11098 addr:3758 expected_valid:0
           111055000 RTL LRU_BIT[18]=10 FOR MISS ADDR:3758
           111065000 linemun:      11099 addr:3758 expected_valid:0
           111065000 RTL LRU_BIT[18]=10 FOR MISS ADDR:3758
           111075000 linemun:      11100 addr:3758 expected_valid:0
           111075000 RTL LRU_BIT[18]=10 FOR MISS ADDR:3758
           111085000 linemun:      11101 addr:3758 expected_valid:0
           111085000 RTL LRU_BIT[18]=10 FOR MISS ADDR:3758
           111095000 linemun:      11102 addr:3758 expected_valid:0
           111095000 RTL LRU_BIT[18]=10 FOR MISS ADDR:3758
           111105000 linemun:      11103 addr:3758 expected_valid:0
           111105000 RTL LRU_BIT[18]=10 FOR MISS ADDR:3758
           111115000 linemun:      11104 addr:3758 expected_valid:0
           111115000 RTL LRU_BIT[18]=10 FOR MISS ADDR:3758
           111125000 linemun:      11105 addr:3758 expected_valid:0
           111125000 RTL LRU_BIT[18]=10 FOR MISS ADDR:3758
           111135000 linemun:      11106 addr:3758 expected_valid:0
           111135000 RTL LRU_BIT[18]=10 FOR MISS ADDR:3758
           111135000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3758
           111145000 linemun:      11107 addr:3758 expected_valid:1
           111145000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:3758
           111155000 linemun:      11108 addr:3759 expected_valid:0
           111155000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           111165000 linemun:      11109 addr:3759 expected_valid:0
           111165000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           111175000 linemun:      11110 addr:3759 expected_valid:0
           111175000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           111185000 linemun:      11111 addr:3759 expected_valid:0
           111185000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           111195000 linemun:      11112 addr:3759 expected_valid:0
           111195000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           111205000 linemun:      11113 addr:3759 expected_valid:0
           111205000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           111215000 linemun:      11114 addr:3759 expected_valid:0
           111215000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           111225000 linemun:      11115 addr:3759 expected_valid:0
           111225000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           111235000 linemun:      11116 addr:3759 expected_valid:0
           111235000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           111235000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3759
           111245000 linemun:      11117 addr:3759 expected_valid:1
           111245000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:3759
           111255000 linemun:      11118 addr:05d1 expected_valid:0
           111255000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
           111265000 linemun:      11119 addr:05d1 expected_valid:0
           111265000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
           111275000 linemun:      11120 addr:05d1 expected_valid:0
           111275000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
           111285000 linemun:      11121 addr:05d1 expected_valid:0
           111285000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
           111295000 linemun:      11122 addr:05d1 expected_valid:0
           111295000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
           111305000 linemun:      11123 addr:05d1 expected_valid:0
           111305000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
           111315000 linemun:      11124 addr:05d1 expected_valid:0
           111315000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
           111325000 linemun:      11125 addr:05d1 expected_valid:0
           111325000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
           111335000 linemun:      11126 addr:05d1 expected_valid:0
           111335000 RTL LRU_BIT[11]=10 FOR MISS ADDR:05d1
           111335000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d1
           111345000 linemun:      11127 addr:05d1 expected_valid:1
           111345000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
           111355000 linemun:      11128 addr:05d2 expected_valid:0
           111355000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
           111365000 linemun:      11129 addr:05d2 expected_valid:0
           111365000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
           111375000 linemun:      11130 addr:05d2 expected_valid:0
           111375000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
           111385000 linemun:      11131 addr:05d2 expected_valid:0
           111385000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
           111395000 linemun:      11132 addr:05d2 expected_valid:0
           111395000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
           111405000 linemun:      11133 addr:05d2 expected_valid:0
           111405000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
           111415000 linemun:      11134 addr:05d2 expected_valid:0
           111415000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
           111425000 linemun:      11135 addr:05d2 expected_valid:0
           111425000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
           111435000 linemun:      11136 addr:05d2 expected_valid:0
           111435000 RTL LRU_BIT[12]=10 FOR MISS ADDR:05d2
           111435000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:05d2
           111445000 linemun:      11137 addr:05d2 expected_valid:1
           111445000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
           111455000 linemun:      11138 addr:4add expected_valid:0
           111455000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:4add
           111465000 linemun:      11139 addr:4add expected_valid:0
           111465000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:4add
           111475000 linemun:      11140 addr:4add expected_valid:0
           111475000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:4add
           111485000 linemun:      11141 addr:4add expected_valid:0
           111485000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:4add
           111495000 linemun:      11142 addr:4add expected_valid:0
           111495000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:4add
           111505000 linemun:      11143 addr:4add expected_valid:0
           111505000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:4add
           111515000 linemun:      11144 addr:4add expected_valid:0
           111515000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:4add
           111525000 linemun:      11145 addr:4add expected_valid:0
           111525000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:4add
           111535000 linemun:      11146 addr:4add expected_valid:0
           111535000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:4add
           111535000 RTL LRU_BIT[1d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4add
           111545000 linemun:      11147 addr:4add expected_valid:1
           111545000 RTL LRU_BIT[1d]=10 UPDATED FOR HIT ADDR:4add
           111555000 linemun:      11148 addr:4ade expected_valid:0
           111555000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:4ade
           111565000 linemun:      11149 addr:4ade expected_valid:0
           111565000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:4ade
           111575000 linemun:      11150 addr:4ade expected_valid:0
           111575000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:4ade
           111585000 linemun:      11151 addr:4ade expected_valid:0
           111585000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:4ade
           111595000 linemun:      11152 addr:4ade expected_valid:0
           111595000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:4ade
           111605000 linemun:      11153 addr:4ade expected_valid:0
           111605000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:4ade
           111615000 linemun:      11154 addr:4ade expected_valid:0
           111615000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:4ade
           111625000 linemun:      11155 addr:4ade expected_valid:0
           111625000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:4ade
           111635000 linemun:      11156 addr:4ade expected_valid:0
           111635000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:4ade
           111635000 RTL LRU_BIT[1e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4ade
           111645000 linemun:      11157 addr:4ade expected_valid:1
           111645000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:4ade
           111655000 linemun:      11158 addr:4adf expected_valid:0
           111655000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:4adf
           111665000 linemun:      11159 addr:4adf expected_valid:0
           111665000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:4adf
           111675000 linemun:      11160 addr:4adf expected_valid:0
           111675000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:4adf
           111685000 linemun:      11161 addr:4adf expected_valid:0
           111685000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:4adf
           111695000 linemun:      11162 addr:4adf expected_valid:0
           111695000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:4adf
           111705000 linemun:      11163 addr:4adf expected_valid:0
           111705000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:4adf
           111715000 linemun:      11164 addr:4adf expected_valid:0
           111715000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:4adf
           111725000 linemun:      11165 addr:4adf expected_valid:0
           111725000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:4adf
           111735000 linemun:      11166 addr:4adf expected_valid:0
           111735000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:4adf
           111735000 RTL LRU_BIT[1f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4adf
           111745000 linemun:      11167 addr:4adf expected_valid:1
           111745000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:4adf
           111755000 linemun:      11168 addr:4ae0 expected_valid:0
           111755000 RTL LRU_BIT[20]=01 FOR MISS ADDR:4ae0
           111765000 linemun:      11169 addr:4ae0 expected_valid:0
           111765000 RTL LRU_BIT[20]=01 FOR MISS ADDR:4ae0
           111775000 linemun:      11170 addr:4ae0 expected_valid:0
           111775000 RTL LRU_BIT[20]=01 FOR MISS ADDR:4ae0
           111785000 linemun:      11171 addr:4ae0 expected_valid:0
           111785000 RTL LRU_BIT[20]=01 FOR MISS ADDR:4ae0
           111795000 linemun:      11172 addr:4ae0 expected_valid:0
           111795000 RTL LRU_BIT[20]=01 FOR MISS ADDR:4ae0
           111805000 linemun:      11173 addr:4ae0 expected_valid:0
           111805000 RTL LRU_BIT[20]=01 FOR MISS ADDR:4ae0
           111815000 linemun:      11174 addr:4ae0 expected_valid:0
           111815000 RTL LRU_BIT[20]=01 FOR MISS ADDR:4ae0
           111825000 linemun:      11175 addr:4ae0 expected_valid:0
           111825000 RTL LRU_BIT[20]=01 FOR MISS ADDR:4ae0
           111835000 linemun:      11176 addr:4ae0 expected_valid:0
           111835000 RTL LRU_BIT[20]=01 FOR MISS ADDR:4ae0
           111835000 RTL LRU_BIT[20]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4ae0
           111845000 linemun:      11177 addr:4ae0 expected_valid:1
           111845000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:4ae0
           111855000 linemun:      11178 addr:4ae1 expected_valid:0
           111855000 RTL LRU_BIT[21]=10 FOR MISS ADDR:4ae1
           111865000 linemun:      11179 addr:4ae1 expected_valid:0
           111865000 RTL LRU_BIT[21]=10 FOR MISS ADDR:4ae1
           111875000 linemun:      11180 addr:4ae1 expected_valid:0
           111875000 RTL LRU_BIT[21]=10 FOR MISS ADDR:4ae1
           111885000 linemun:      11181 addr:4ae1 expected_valid:0
           111885000 RTL LRU_BIT[21]=10 FOR MISS ADDR:4ae1
           111895000 linemun:      11182 addr:4ae1 expected_valid:0
           111895000 RTL LRU_BIT[21]=10 FOR MISS ADDR:4ae1
           111905000 linemun:      11183 addr:4ae1 expected_valid:0
           111905000 RTL LRU_BIT[21]=10 FOR MISS ADDR:4ae1
           111915000 linemun:      11184 addr:4ae1 expected_valid:0
           111915000 RTL LRU_BIT[21]=10 FOR MISS ADDR:4ae1
           111925000 linemun:      11185 addr:4ae1 expected_valid:0
           111925000 RTL LRU_BIT[21]=10 FOR MISS ADDR:4ae1
           111935000 linemun:      11186 addr:4ae1 expected_valid:0
           111935000 RTL LRU_BIT[21]=10 FOR MISS ADDR:4ae1
           111935000 RTL LRU_BIT[21]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4ae1
           111945000 linemun:      11187 addr:4ae1 expected_valid:1
           111945000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:4ae1
           111955000 linemun:      11188 addr:4ae2 expected_valid:0
           111955000 RTL LRU_BIT[22]=10 FOR MISS ADDR:4ae2
           111965000 linemun:      11189 addr:4ae2 expected_valid:0
           111965000 RTL LRU_BIT[22]=10 FOR MISS ADDR:4ae2
           111975000 linemun:      11190 addr:4ae2 expected_valid:0
           111975000 RTL LRU_BIT[22]=10 FOR MISS ADDR:4ae2
           111985000 linemun:      11191 addr:4ae2 expected_valid:0
           111985000 RTL LRU_BIT[22]=10 FOR MISS ADDR:4ae2
           111995000 linemun:      11192 addr:4ae2 expected_valid:0
           111995000 RTL LRU_BIT[22]=10 FOR MISS ADDR:4ae2
           112005000 linemun:      11193 addr:4ae2 expected_valid:0
           112005000 RTL LRU_BIT[22]=10 FOR MISS ADDR:4ae2
           112015000 linemun:      11194 addr:4ae2 expected_valid:0
           112015000 RTL LRU_BIT[22]=10 FOR MISS ADDR:4ae2
           112025000 linemun:      11195 addr:4ae2 expected_valid:0
           112025000 RTL LRU_BIT[22]=10 FOR MISS ADDR:4ae2
           112035000 linemun:      11196 addr:4ae2 expected_valid:0
           112035000 RTL LRU_BIT[22]=10 FOR MISS ADDR:4ae2
           112035000 RTL LRU_BIT[22]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4ae2
           112045000 linemun:      11197 addr:4ae2 expected_valid:1
           112045000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:4ae2
           112055000 linemun:      11198 addr:4ae3 expected_valid:0
           112055000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ae3
           112065000 linemun:      11199 addr:4ae3 expected_valid:0
           112065000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ae3
           112075000 linemun:      11200 addr:4ae3 expected_valid:0
           112075000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ae3
           112085000 linemun:      11201 addr:4ae3 expected_valid:0
           112085000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ae3
           112095000 linemun:      11202 addr:4ae3 expected_valid:0
           112095000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ae3
           112105000 linemun:      11203 addr:4ae3 expected_valid:0
           112105000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ae3
           112115000 linemun:      11204 addr:4ae3 expected_valid:0
           112115000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ae3
           112125000 linemun:      11205 addr:4ae3 expected_valid:0
           112125000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ae3
           112135000 linemun:      11206 addr:4ae3 expected_valid:0
           112135000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ae3
           112135000 RTL LRU_BIT[23]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4ae3
           112145000 linemun:      11207 addr:4ae3 expected_valid:1
           112145000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:4ae3
           112155000 linemun:      11208 addr:4ae4 expected_valid:0
           112155000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ae4
           112165000 linemun:      11209 addr:4ae4 expected_valid:0
           112165000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ae4
           112175000 linemun:      11210 addr:4ae4 expected_valid:0
           112175000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ae4
           112185000 linemun:      11211 addr:4ae4 expected_valid:0
           112185000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ae4
           112195000 linemun:      11212 addr:4ae4 expected_valid:0
           112195000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ae4
           112205000 linemun:      11213 addr:4ae4 expected_valid:0
           112205000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ae4
           112215000 linemun:      11214 addr:4ae4 expected_valid:0
           112215000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ae4
           112225000 linemun:      11215 addr:4ae4 expected_valid:0
           112225000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ae4
           112235000 linemun:      11216 addr:4ae4 expected_valid:0
           112235000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ae4
           112235000 RTL LRU_BIT[24]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4ae4
           112245000 linemun:      11217 addr:4ae4 expected_valid:1
           112245000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:4ae4
           112255000 linemun:      11218 addr:3cc4 expected_valid:1
           112255000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:3cc4
           112265000 linemun:      11219 addr:3cc5 expected_valid:1
           112265000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:3cc5
           112275000 linemun:      11220 addr:3cc6 expected_valid:0
           112275000 RTL LRU_BIT[06]=10 FOR MISS ADDR:3cc6
           112285000 linemun:      11221 addr:3cc6 expected_valid:0
           112285000 RTL LRU_BIT[06]=10 FOR MISS ADDR:3cc6
           112295000 linemun:      11222 addr:3cc6 expected_valid:0
           112295000 RTL LRU_BIT[06]=10 FOR MISS ADDR:3cc6
           112305000 linemun:      11223 addr:3cc6 expected_valid:0
           112305000 RTL LRU_BIT[06]=10 FOR MISS ADDR:3cc6
           112315000 linemun:      11224 addr:3cc6 expected_valid:0
           112315000 RTL LRU_BIT[06]=10 FOR MISS ADDR:3cc6
           112325000 linemun:      11225 addr:3cc6 expected_valid:0
           112325000 RTL LRU_BIT[06]=10 FOR MISS ADDR:3cc6
           112335000 linemun:      11226 addr:3cc6 expected_valid:0
           112335000 RTL LRU_BIT[06]=10 FOR MISS ADDR:3cc6
           112345000 linemun:      11227 addr:3cc6 expected_valid:0
           112345000 RTL LRU_BIT[06]=10 FOR MISS ADDR:3cc6
           112355000 linemun:      11228 addr:3cc6 expected_valid:0
           112355000 RTL LRU_BIT[06]=10 FOR MISS ADDR:3cc6
           112355000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3cc6
           112365000 linemun:      11229 addr:3cc6 expected_valid:1
           112365000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:3cc6
           112375000 linemun:      11230 addr:1fbc expected_valid:0
           112375000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
           112385000 linemun:      11231 addr:1fbc expected_valid:0
           112385000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
           112395000 linemun:      11232 addr:1fbc expected_valid:0
           112395000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
           112405000 linemun:      11233 addr:1fbc expected_valid:0
           112405000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
           112415000 linemun:      11234 addr:1fbc expected_valid:0
           112415000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
           112425000 linemun:      11235 addr:1fbc expected_valid:0
           112425000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
           112435000 linemun:      11236 addr:1fbc expected_valid:0
           112435000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
           112445000 linemun:      11237 addr:1fbc expected_valid:0
           112445000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
           112455000 linemun:      11238 addr:1fbc expected_valid:0
           112455000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:1fbc
           112455000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1fbc
           112465000 linemun:      11239 addr:1fbc expected_valid:1
           112465000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:1fbc
           112475000 linemun:      11240 addr:1fbd expected_valid:0
           112475000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           112485000 linemun:      11241 addr:1fbd expected_valid:0
           112485000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           112495000 linemun:      11242 addr:1fbd expected_valid:0
           112495000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           112505000 linemun:      11243 addr:1fbd expected_valid:0
           112505000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           112515000 linemun:      11244 addr:1fbd expected_valid:0
           112515000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           112525000 linemun:      11245 addr:1fbd expected_valid:0
           112525000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           112535000 linemun:      11246 addr:1fbd expected_valid:0
           112535000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           112545000 linemun:      11247 addr:1fbd expected_valid:0
           112545000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           112555000 linemun:      11248 addr:1fbd expected_valid:0
           112555000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           112555000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1fbd
           112565000 linemun:      11249 addr:1fbd expected_valid:1
           112565000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:1fbd
           112575000 linemun:      11250 addr:1fbe expected_valid:1
           112575000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:1fbe
           112585000 linemun:      11251 addr:1fbf expected_valid:0
           112585000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           112595000 linemun:      11252 addr:1fbf expected_valid:0
           112595000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           112605000 linemun:      11253 addr:1fbf expected_valid:0
           112605000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           112615000 linemun:      11254 addr:1fbf expected_valid:0
           112615000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           112625000 linemun:      11255 addr:1fbf expected_valid:0
           112625000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           112635000 linemun:      11256 addr:1fbf expected_valid:0
           112635000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           112645000 linemun:      11257 addr:1fbf expected_valid:0
           112645000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           112655000 linemun:      11258 addr:1fbf expected_valid:0
           112655000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           112665000 linemun:      11259 addr:1fbf expected_valid:0
           112665000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           112665000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1fbf
           112675000 linemun:      11260 addr:1fbf expected_valid:1
           112675000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:1fbf
           112685000 linemun:      11261 addr:05d1 expected_valid:1
           112685000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
           112695000 linemun:      11262 addr:44f6 expected_valid:0
           112695000 RTL LRU_BIT[36]=01 FOR MISS ADDR:44f6
           112705000 linemun:      11263 addr:44f6 expected_valid:0
           112705000 RTL LRU_BIT[36]=01 FOR MISS ADDR:44f6
           112715000 linemun:      11264 addr:44f6 expected_valid:0
           112715000 RTL LRU_BIT[36]=01 FOR MISS ADDR:44f6
           112725000 linemun:      11265 addr:44f6 expected_valid:0
           112725000 RTL LRU_BIT[36]=01 FOR MISS ADDR:44f6
           112735000 linemun:      11266 addr:44f6 expected_valid:0
           112735000 RTL LRU_BIT[36]=01 FOR MISS ADDR:44f6
           112745000 linemun:      11267 addr:44f6 expected_valid:0
           112745000 RTL LRU_BIT[36]=01 FOR MISS ADDR:44f6
           112755000 linemun:      11268 addr:44f6 expected_valid:0
           112755000 RTL LRU_BIT[36]=01 FOR MISS ADDR:44f6
           112765000 linemun:      11269 addr:44f6 expected_valid:0
           112765000 RTL LRU_BIT[36]=01 FOR MISS ADDR:44f6
           112775000 linemun:      11270 addr:44f6 expected_valid:0
           112775000 RTL LRU_BIT[36]=01 FOR MISS ADDR:44f6
           112775000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:44f6
           112785000 linemun:      11271 addr:44f6 expected_valid:1
           112785000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:44f6
           112795000 linemun:      11272 addr:44f7 expected_valid:0
           112795000 RTL LRU_BIT[37]=10 FOR MISS ADDR:44f7
           112805000 linemun:      11273 addr:44f7 expected_valid:0
           112805000 RTL LRU_BIT[37]=10 FOR MISS ADDR:44f7
           112815000 linemun:      11274 addr:44f7 expected_valid:0
           112815000 RTL LRU_BIT[37]=10 FOR MISS ADDR:44f7
           112825000 linemun:      11275 addr:44f7 expected_valid:0
           112825000 RTL LRU_BIT[37]=10 FOR MISS ADDR:44f7
           112835000 linemun:      11276 addr:44f7 expected_valid:0
           112835000 RTL LRU_BIT[37]=10 FOR MISS ADDR:44f7
           112845000 linemun:      11277 addr:44f7 expected_valid:0
           112845000 RTL LRU_BIT[37]=10 FOR MISS ADDR:44f7
           112855000 linemun:      11278 addr:44f7 expected_valid:0
           112855000 RTL LRU_BIT[37]=10 FOR MISS ADDR:44f7
           112865000 linemun:      11279 addr:44f7 expected_valid:0
           112865000 RTL LRU_BIT[37]=10 FOR MISS ADDR:44f7
           112875000 linemun:      11280 addr:44f7 expected_valid:0
           112875000 RTL LRU_BIT[37]=10 FOR MISS ADDR:44f7
           112875000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:44f7
           112885000 linemun:      11281 addr:44f7 expected_valid:1
           112885000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:44f7
           112895000 linemun:      11282 addr:1839 expected_valid:0
           112895000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
           112905000 linemun:      11283 addr:1839 expected_valid:0
           112905000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
           112915000 linemun:      11284 addr:1839 expected_valid:0
           112915000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
           112925000 linemun:      11285 addr:1839 expected_valid:0
           112925000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
           112935000 linemun:      11286 addr:1839 expected_valid:0
           112935000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
           112945000 linemun:      11287 addr:1839 expected_valid:0
           112945000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
           112955000 linemun:      11288 addr:1839 expected_valid:0
           112955000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
           112965000 linemun:      11289 addr:1839 expected_valid:0
           112965000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
           112975000 linemun:      11290 addr:1839 expected_valid:0
           112975000 RTL LRU_BIT[39]=10 FOR MISS ADDR:1839
           112975000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1839
           112985000 linemun:      11291 addr:1839 expected_valid:1
           112985000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:1839
           112995000 linemun:      11292 addr:183a expected_valid:0
           112995000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:183a
           113005000 linemun:      11293 addr:183a expected_valid:0
           113005000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:183a
           113015000 linemun:      11294 addr:183a expected_valid:0
           113015000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:183a
           113025000 linemun:      11295 addr:183a expected_valid:0
           113025000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:183a
           113035000 linemun:      11296 addr:183a expected_valid:0
           113035000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:183a
           113045000 linemun:      11297 addr:183a expected_valid:0
           113045000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:183a
           113055000 linemun:      11298 addr:183a expected_valid:0
           113055000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:183a
           113065000 linemun:      11299 addr:183a expected_valid:0
           113065000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:183a
           113075000 linemun:      11300 addr:183a expected_valid:0
           113075000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:183a
           113075000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:183a
           113085000 linemun:      11301 addr:183a expected_valid:1
           113085000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:183a
           113095000 linemun:      11302 addr:2953 expected_valid:0
           113095000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           113105000 linemun:      11303 addr:2953 expected_valid:0
           113105000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           113115000 linemun:      11304 addr:2953 expected_valid:0
           113115000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           113125000 linemun:      11305 addr:2953 expected_valid:0
           113125000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           113135000 linemun:      11306 addr:2953 expected_valid:0
           113135000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           113145000 linemun:      11307 addr:2953 expected_valid:0
           113145000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           113155000 linemun:      11308 addr:2953 expected_valid:0
           113155000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           113165000 linemun:      11309 addr:2953 expected_valid:0
           113165000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           113175000 linemun:      11310 addr:2953 expected_valid:0
           113175000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           113175000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2953
           113185000 linemun:      11311 addr:2953 expected_valid:1
           113185000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:2953
           113195000 linemun:      11312 addr:2954 expected_valid:0
           113195000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           113205000 linemun:      11313 addr:2954 expected_valid:0
           113205000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           113215000 linemun:      11314 addr:2954 expected_valid:0
           113215000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           113225000 linemun:      11315 addr:2954 expected_valid:0
           113225000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           113235000 linemun:      11316 addr:2954 expected_valid:0
           113235000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           113245000 linemun:      11317 addr:2954 expected_valid:0
           113245000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           113255000 linemun:      11318 addr:2954 expected_valid:0
           113255000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           113265000 linemun:      11319 addr:2954 expected_valid:0
           113265000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           113275000 linemun:      11320 addr:2954 expected_valid:0
           113275000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           113275000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2954
           113285000 linemun:      11321 addr:2954 expected_valid:1
           113285000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:2954
           113295000 linemun:      11322 addr:1b96 expected_valid:0
           113295000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           113305000 linemun:      11323 addr:1b96 expected_valid:0
           113305000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           113315000 linemun:      11324 addr:1b96 expected_valid:0
           113315000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           113325000 linemun:      11325 addr:1b96 expected_valid:0
           113325000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           113335000 linemun:      11326 addr:1b96 expected_valid:0
           113335000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           113345000 linemun:      11327 addr:1b96 expected_valid:0
           113345000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           113355000 linemun:      11328 addr:1b96 expected_valid:0
           113355000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           113365000 linemun:      11329 addr:1b96 expected_valid:0
           113365000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           113375000 linemun:      11330 addr:1b96 expected_valid:0
           113375000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           113375000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b96
           113385000 linemun:      11331 addr:1b96 expected_valid:1
           113385000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1b96
           113395000 linemun:      11332 addr:4397 expected_valid:0
           113395000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4397
           113405000 linemun:      11333 addr:4397 expected_valid:0
           113405000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4397
           113415000 linemun:      11334 addr:4397 expected_valid:0
           113415000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4397
           113425000 linemun:      11335 addr:4397 expected_valid:0
           113425000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4397
           113435000 linemun:      11336 addr:4397 expected_valid:0
           113435000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4397
           113445000 linemun:      11337 addr:4397 expected_valid:0
           113445000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4397
           113455000 linemun:      11338 addr:4397 expected_valid:0
           113455000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4397
           113465000 linemun:      11339 addr:4397 expected_valid:0
           113465000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4397
           113475000 linemun:      11340 addr:4397 expected_valid:0
           113475000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4397
           113475000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4397
           113485000 linemun:      11341 addr:4397 expected_valid:1
           113485000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:4397
           113495000 linemun:      11342 addr:4398 expected_valid:0
           113495000 RTL LRU_BIT[18]=01 FOR MISS ADDR:4398
           113505000 linemun:      11343 addr:4398 expected_valid:0
           113505000 RTL LRU_BIT[18]=01 FOR MISS ADDR:4398
           113515000 linemun:      11344 addr:4398 expected_valid:0
           113515000 RTL LRU_BIT[18]=01 FOR MISS ADDR:4398
           113525000 linemun:      11345 addr:4398 expected_valid:0
           113525000 RTL LRU_BIT[18]=01 FOR MISS ADDR:4398
           113535000 linemun:      11346 addr:4398 expected_valid:0
           113535000 RTL LRU_BIT[18]=01 FOR MISS ADDR:4398
           113545000 linemun:      11347 addr:4398 expected_valid:0
           113545000 RTL LRU_BIT[18]=01 FOR MISS ADDR:4398
           113555000 linemun:      11348 addr:4398 expected_valid:0
           113555000 RTL LRU_BIT[18]=01 FOR MISS ADDR:4398
           113565000 linemun:      11349 addr:4398 expected_valid:0
           113565000 RTL LRU_BIT[18]=01 FOR MISS ADDR:4398
           113575000 linemun:      11350 addr:4398 expected_valid:0
           113575000 RTL LRU_BIT[18]=01 FOR MISS ADDR:4398
           113575000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4398
           113585000 linemun:      11351 addr:4398 expected_valid:1
           113585000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:4398
           113595000 linemun:      11352 addr:4399 expected_valid:0
           113595000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           113605000 linemun:      11353 addr:4399 expected_valid:0
           113605000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           113615000 linemun:      11354 addr:4399 expected_valid:0
           113615000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           113625000 linemun:      11355 addr:4399 expected_valid:0
           113625000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           113635000 linemun:      11356 addr:4399 expected_valid:0
           113635000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           113645000 linemun:      11357 addr:4399 expected_valid:0
           113645000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           113655000 linemun:      11358 addr:4399 expected_valid:0
           113655000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           113665000 linemun:      11359 addr:4399 expected_valid:0
           113665000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           113675000 linemun:      11360 addr:4399 expected_valid:0
           113675000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           113675000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4399
           113685000 linemun:      11361 addr:4399 expected_valid:1
           113685000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:4399
           113695000 linemun:      11362 addr:439a expected_valid:0
           113695000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:439a
           113705000 linemun:      11363 addr:439a expected_valid:0
           113705000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:439a
           113715000 linemun:      11364 addr:439a expected_valid:0
           113715000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:439a
           113725000 linemun:      11365 addr:439a expected_valid:0
           113725000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:439a
           113735000 linemun:      11366 addr:439a expected_valid:0
           113735000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:439a
           113745000 linemun:      11367 addr:439a expected_valid:0
           113745000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:439a
           113755000 linemun:      11368 addr:439a expected_valid:0
           113755000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:439a
           113765000 linemun:      11369 addr:439a expected_valid:0
           113765000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:439a
           113775000 linemun:      11370 addr:439a expected_valid:0
           113775000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:439a
           113775000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:439a
           113785000 linemun:      11371 addr:439a expected_valid:1
           113785000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:439a
           113795000 linemun:      11372 addr:439b expected_valid:0
           113795000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:439b
           113805000 linemun:      11373 addr:439b expected_valid:0
           113805000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:439b
           113815000 linemun:      11374 addr:439b expected_valid:0
           113815000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:439b
           113825000 linemun:      11375 addr:439b expected_valid:0
           113825000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:439b
           113835000 linemun:      11376 addr:439b expected_valid:0
           113835000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:439b
           113845000 linemun:      11377 addr:439b expected_valid:0
           113845000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:439b
           113855000 linemun:      11378 addr:439b expected_valid:0
           113855000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:439b
           113865000 linemun:      11379 addr:439b expected_valid:0
           113865000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:439b
           113875000 linemun:      11380 addr:439b expected_valid:0
           113875000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:439b
           113875000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:439b
           113885000 linemun:      11381 addr:439b expected_valid:1
           113885000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:439b
           113895000 linemun:      11382 addr:439c expected_valid:0
           113895000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:439c
           113905000 linemun:      11383 addr:439c expected_valid:0
           113905000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:439c
           113915000 linemun:      11384 addr:439c expected_valid:0
           113915000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:439c
           113925000 linemun:      11385 addr:439c expected_valid:0
           113925000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:439c
           113935000 linemun:      11386 addr:439c expected_valid:0
           113935000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:439c
           113945000 linemun:      11387 addr:439c expected_valid:0
           113945000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:439c
           113955000 linemun:      11388 addr:439c expected_valid:0
           113955000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:439c
           113965000 linemun:      11389 addr:439c expected_valid:0
           113965000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:439c
           113975000 linemun:      11390 addr:439c expected_valid:0
           113975000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:439c
           113975000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:439c
           113985000 linemun:      11391 addr:439c expected_valid:1
           113985000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:439c
           113995000 linemun:      11392 addr:439d expected_valid:0
           113995000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:439d
           114005000 linemun:      11393 addr:439d expected_valid:0
           114005000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:439d
           114015000 linemun:      11394 addr:439d expected_valid:0
           114015000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:439d
           114025000 linemun:      11395 addr:439d expected_valid:0
           114025000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:439d
           114035000 linemun:      11396 addr:439d expected_valid:0
           114035000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:439d
           114045000 linemun:      11397 addr:439d expected_valid:0
           114045000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:439d
           114055000 linemun:      11398 addr:439d expected_valid:0
           114055000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:439d
           114065000 linemun:      11399 addr:439d expected_valid:0
           114065000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:439d
           114075000 linemun:      11400 addr:439d expected_valid:0
           114075000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:439d
           114075000 RTL LRU_BIT[1d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:439d
           114085000 linemun:      11401 addr:439d expected_valid:1
           114085000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:439d
           114095000 linemun:      11402 addr:439e expected_valid:0
           114095000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:439e
           114105000 linemun:      11403 addr:439e expected_valid:0
           114105000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:439e
           114115000 linemun:      11404 addr:439e expected_valid:0
           114115000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:439e
           114125000 linemun:      11405 addr:439e expected_valid:0
           114125000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:439e
           114135000 linemun:      11406 addr:439e expected_valid:0
           114135000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:439e
           114145000 linemun:      11407 addr:439e expected_valid:0
           114145000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:439e
           114155000 linemun:      11408 addr:439e expected_valid:0
           114155000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:439e
           114165000 linemun:      11409 addr:439e expected_valid:0
           114165000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:439e
           114175000 linemun:      11410 addr:439e expected_valid:0
           114175000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:439e
           114175000 RTL LRU_BIT[1e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:439e
           114185000 linemun:      11411 addr:439e expected_valid:1
           114185000 RTL LRU_BIT[1e]=10 UPDATED FOR HIT ADDR:439e
           114195000 linemun:      11412 addr:439e expected_valid:1
           114195000 RTL LRU_BIT[1e]=10 UPDATED FOR HIT ADDR:439e
           114205000 linemun:      11413 addr:439f expected_valid:0
           114205000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:439f
           114215000 linemun:      11414 addr:439f expected_valid:0
           114215000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:439f
           114225000 linemun:      11415 addr:439f expected_valid:0
           114225000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:439f
           114235000 linemun:      11416 addr:439f expected_valid:0
           114235000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:439f
           114245000 linemun:      11417 addr:439f expected_valid:0
           114245000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:439f
           114255000 linemun:      11418 addr:439f expected_valid:0
           114255000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:439f
           114265000 linemun:      11419 addr:439f expected_valid:0
           114265000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:439f
           114275000 linemun:      11420 addr:439f expected_valid:0
           114275000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:439f
           114285000 linemun:      11421 addr:439f expected_valid:0
           114285000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:439f
           114285000 RTL LRU_BIT[1f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:439f
           114295000 linemun:      11422 addr:439f expected_valid:1
           114295000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:439f
           114305000 linemun:      11423 addr:362e expected_valid:0
           114305000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           114315000 linemun:      11424 addr:362e expected_valid:0
           114315000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           114325000 linemun:      11425 addr:362e expected_valid:0
           114325000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           114335000 linemun:      11426 addr:362e expected_valid:0
           114335000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           114345000 linemun:      11427 addr:362e expected_valid:0
           114345000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           114355000 linemun:      11428 addr:362e expected_valid:0
           114355000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           114365000 linemun:      11429 addr:362e expected_valid:0
           114365000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           114375000 linemun:      11430 addr:362e expected_valid:0
           114375000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           114385000 linemun:      11431 addr:362e expected_valid:0
           114385000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           114385000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:362e
           114395000 linemun:      11432 addr:362e expected_valid:1
           114395000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:362e
           114405000 linemun:      11433 addr:352d expected_valid:0
           114405000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:352d
           114415000 linemun:      11434 addr:352d expected_valid:0
           114415000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:352d
           114425000 linemun:      11435 addr:352d expected_valid:0
           114425000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:352d
           114435000 linemun:      11436 addr:352d expected_valid:0
           114435000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:352d
           114445000 linemun:      11437 addr:352d expected_valid:0
           114445000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:352d
           114455000 linemun:      11438 addr:352d expected_valid:0
           114455000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:352d
           114465000 linemun:      11439 addr:352d expected_valid:0
           114465000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:352d
           114475000 linemun:      11440 addr:352d expected_valid:0
           114475000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:352d
           114485000 linemun:      11441 addr:352d expected_valid:0
           114485000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:352d
           114485000 RTL LRU_BIT[2d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:352d
           114495000 linemun:      11442 addr:352d expected_valid:1
           114495000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:352d
           114505000 linemun:      11443 addr:53c1 expected_valid:0
           114505000 RTL LRU_BIT[01]=01 FOR MISS ADDR:53c1
           114515000 linemun:      11444 addr:53c1 expected_valid:0
           114515000 RTL LRU_BIT[01]=01 FOR MISS ADDR:53c1
           114525000 linemun:      11445 addr:53c1 expected_valid:0
           114525000 RTL LRU_BIT[01]=01 FOR MISS ADDR:53c1
           114535000 linemun:      11446 addr:53c1 expected_valid:0
           114535000 RTL LRU_BIT[01]=01 FOR MISS ADDR:53c1
           114545000 linemun:      11447 addr:53c1 expected_valid:0
           114545000 RTL LRU_BIT[01]=01 FOR MISS ADDR:53c1
           114555000 linemun:      11448 addr:53c1 expected_valid:0
           114555000 RTL LRU_BIT[01]=01 FOR MISS ADDR:53c1
           114565000 linemun:      11449 addr:53c1 expected_valid:0
           114565000 RTL LRU_BIT[01]=01 FOR MISS ADDR:53c1
           114575000 linemun:      11450 addr:53c1 expected_valid:0
           114575000 RTL LRU_BIT[01]=01 FOR MISS ADDR:53c1
           114585000 linemun:      11451 addr:53c1 expected_valid:0
           114585000 RTL LRU_BIT[01]=01 FOR MISS ADDR:53c1
           114585000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:53c1
           114595000 linemun:      11452 addr:53c1 expected_valid:1
           114595000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:53c1
           114605000 linemun:      11453 addr:53c2 expected_valid:0
           114605000 RTL LRU_BIT[02]=10 FOR MISS ADDR:53c2
           114615000 linemun:      11454 addr:53c2 expected_valid:0
           114615000 RTL LRU_BIT[02]=10 FOR MISS ADDR:53c2
           114625000 linemun:      11455 addr:53c2 expected_valid:0
           114625000 RTL LRU_BIT[02]=10 FOR MISS ADDR:53c2
           114635000 linemun:      11456 addr:53c2 expected_valid:0
           114635000 RTL LRU_BIT[02]=10 FOR MISS ADDR:53c2
           114645000 linemun:      11457 addr:53c2 expected_valid:0
           114645000 RTL LRU_BIT[02]=10 FOR MISS ADDR:53c2
           114655000 linemun:      11458 addr:53c2 expected_valid:0
           114655000 RTL LRU_BIT[02]=10 FOR MISS ADDR:53c2
           114665000 linemun:      11459 addr:53c2 expected_valid:0
           114665000 RTL LRU_BIT[02]=10 FOR MISS ADDR:53c2
           114675000 linemun:      11460 addr:53c2 expected_valid:0
           114675000 RTL LRU_BIT[02]=10 FOR MISS ADDR:53c2
           114685000 linemun:      11461 addr:53c2 expected_valid:0
           114685000 RTL LRU_BIT[02]=10 FOR MISS ADDR:53c2
           114685000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:53c2
           114695000 linemun:      11462 addr:53c2 expected_valid:1
           114695000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:53c2
           114705000 linemun:      11463 addr:53c3 expected_valid:0
           114705000 RTL LRU_BIT[03]=10 FOR MISS ADDR:53c3
           114715000 linemun:      11464 addr:53c3 expected_valid:0
           114715000 RTL LRU_BIT[03]=10 FOR MISS ADDR:53c3
           114725000 linemun:      11465 addr:53c3 expected_valid:0
           114725000 RTL LRU_BIT[03]=10 FOR MISS ADDR:53c3
           114735000 linemun:      11466 addr:53c3 expected_valid:0
           114735000 RTL LRU_BIT[03]=10 FOR MISS ADDR:53c3
           114745000 linemun:      11467 addr:53c3 expected_valid:0
           114745000 RTL LRU_BIT[03]=10 FOR MISS ADDR:53c3
           114755000 linemun:      11468 addr:53c3 expected_valid:0
           114755000 RTL LRU_BIT[03]=10 FOR MISS ADDR:53c3
           114765000 linemun:      11469 addr:53c3 expected_valid:0
           114765000 RTL LRU_BIT[03]=10 FOR MISS ADDR:53c3
           114775000 linemun:      11470 addr:53c3 expected_valid:0
           114775000 RTL LRU_BIT[03]=10 FOR MISS ADDR:53c3
           114785000 linemun:      11471 addr:53c3 expected_valid:0
           114785000 RTL LRU_BIT[03]=10 FOR MISS ADDR:53c3
           114785000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:53c3
           114795000 linemun:      11472 addr:53c3 expected_valid:1
           114795000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:53c3
           114805000 linemun:      11473 addr:53c4 expected_valid:0
           114805000 RTL LRU_BIT[04]=01 FOR MISS ADDR:53c4
           114815000 linemun:      11474 addr:53c4 expected_valid:0
           114815000 RTL LRU_BIT[04]=01 FOR MISS ADDR:53c4
           114825000 linemun:      11475 addr:53c4 expected_valid:0
           114825000 RTL LRU_BIT[04]=01 FOR MISS ADDR:53c4
           114835000 linemun:      11476 addr:53c4 expected_valid:0
           114835000 RTL LRU_BIT[04]=01 FOR MISS ADDR:53c4
           114845000 linemun:      11477 addr:53c4 expected_valid:0
           114845000 RTL LRU_BIT[04]=01 FOR MISS ADDR:53c4
           114855000 linemun:      11478 addr:53c4 expected_valid:0
           114855000 RTL LRU_BIT[04]=01 FOR MISS ADDR:53c4
           114865000 linemun:      11479 addr:53c4 expected_valid:0
           114865000 RTL LRU_BIT[04]=01 FOR MISS ADDR:53c4
           114875000 linemun:      11480 addr:53c4 expected_valid:0
           114875000 RTL LRU_BIT[04]=01 FOR MISS ADDR:53c4
           114885000 linemun:      11481 addr:53c4 expected_valid:0
           114885000 RTL LRU_BIT[04]=01 FOR MISS ADDR:53c4
           114885000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:53c4
           114895000 linemun:      11482 addr:53c4 expected_valid:1
           114895000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:53c4
           114905000 linemun:      11483 addr:53c5 expected_valid:0
           114905000 RTL LRU_BIT[05]=01 FOR MISS ADDR:53c5
           114915000 linemun:      11484 addr:53c5 expected_valid:0
           114915000 RTL LRU_BIT[05]=01 FOR MISS ADDR:53c5
           114925000 linemun:      11485 addr:53c5 expected_valid:0
           114925000 RTL LRU_BIT[05]=01 FOR MISS ADDR:53c5
           114935000 linemun:      11486 addr:53c5 expected_valid:0
           114935000 RTL LRU_BIT[05]=01 FOR MISS ADDR:53c5
           114945000 linemun:      11487 addr:53c5 expected_valid:0
           114945000 RTL LRU_BIT[05]=01 FOR MISS ADDR:53c5
           114955000 linemun:      11488 addr:53c5 expected_valid:0
           114955000 RTL LRU_BIT[05]=01 FOR MISS ADDR:53c5
           114965000 linemun:      11489 addr:53c5 expected_valid:0
           114965000 RTL LRU_BIT[05]=01 FOR MISS ADDR:53c5
           114975000 linemun:      11490 addr:53c5 expected_valid:0
           114975000 RTL LRU_BIT[05]=01 FOR MISS ADDR:53c5
           114985000 linemun:      11491 addr:53c5 expected_valid:0
           114985000 RTL LRU_BIT[05]=01 FOR MISS ADDR:53c5
           114985000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:53c5
           114995000 linemun:      11492 addr:53c5 expected_valid:1
           114995000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:53c5
           115005000 linemun:      11493 addr:53c6 expected_valid:0
           115005000 RTL LRU_BIT[06]=01 FOR MISS ADDR:53c6
           115015000 linemun:      11494 addr:53c6 expected_valid:0
           115015000 RTL LRU_BIT[06]=01 FOR MISS ADDR:53c6
           115025000 linemun:      11495 addr:53c6 expected_valid:0
           115025000 RTL LRU_BIT[06]=01 FOR MISS ADDR:53c6
           115035000 linemun:      11496 addr:53c6 expected_valid:0
           115035000 RTL LRU_BIT[06]=01 FOR MISS ADDR:53c6
           115045000 linemun:      11497 addr:53c6 expected_valid:0
           115045000 RTL LRU_BIT[06]=01 FOR MISS ADDR:53c6
           115055000 linemun:      11498 addr:53c6 expected_valid:0
           115055000 RTL LRU_BIT[06]=01 FOR MISS ADDR:53c6
           115065000 linemun:      11499 addr:53c6 expected_valid:0
           115065000 RTL LRU_BIT[06]=01 FOR MISS ADDR:53c6
           115075000 linemun:      11500 addr:53c6 expected_valid:0
           115075000 RTL LRU_BIT[06]=01 FOR MISS ADDR:53c6
           115085000 linemun:      11501 addr:53c6 expected_valid:0
           115085000 RTL LRU_BIT[06]=01 FOR MISS ADDR:53c6
           115085000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:53c6
           115095000 linemun:      11502 addr:53c6 expected_valid:1
           115095000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:53c6
           115105000 linemun:      11503 addr:53c7 expected_valid:0
           115105000 RTL LRU_BIT[07]=01 FOR MISS ADDR:53c7
           115115000 linemun:      11504 addr:53c7 expected_valid:0
           115115000 RTL LRU_BIT[07]=01 FOR MISS ADDR:53c7
           115125000 linemun:      11505 addr:53c7 expected_valid:0
           115125000 RTL LRU_BIT[07]=01 FOR MISS ADDR:53c7
           115135000 linemun:      11506 addr:53c7 expected_valid:0
           115135000 RTL LRU_BIT[07]=01 FOR MISS ADDR:53c7
           115145000 linemun:      11507 addr:53c7 expected_valid:0
           115145000 RTL LRU_BIT[07]=01 FOR MISS ADDR:53c7
           115155000 linemun:      11508 addr:53c7 expected_valid:0
           115155000 RTL LRU_BIT[07]=01 FOR MISS ADDR:53c7
           115165000 linemun:      11509 addr:53c7 expected_valid:0
           115165000 RTL LRU_BIT[07]=01 FOR MISS ADDR:53c7
           115175000 linemun:      11510 addr:53c7 expected_valid:0
           115175000 RTL LRU_BIT[07]=01 FOR MISS ADDR:53c7
           115185000 linemun:      11511 addr:53c7 expected_valid:0
           115185000 RTL LRU_BIT[07]=01 FOR MISS ADDR:53c7
           115185000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:53c7
           115195000 linemun:      11512 addr:53c7 expected_valid:1
           115195000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:53c7
           115205000 linemun:      11513 addr:1203 expected_valid:1
           115205000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
           115215000 linemun:      11514 addr:345a expected_valid:0
           115215000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
           115225000 linemun:      11515 addr:345a expected_valid:0
           115225000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
           115235000 linemun:      11516 addr:345a expected_valid:0
           115235000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
           115245000 linemun:      11517 addr:345a expected_valid:0
           115245000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
           115255000 linemun:      11518 addr:345a expected_valid:0
           115255000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
           115265000 linemun:      11519 addr:345a expected_valid:0
           115265000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
           115275000 linemun:      11520 addr:345a expected_valid:0
           115275000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
           115285000 linemun:      11521 addr:345a expected_valid:0
           115285000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
           115295000 linemun:      11522 addr:345a expected_valid:0
           115295000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:345a
           115295000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:345a
           115305000 linemun:      11523 addr:345a expected_valid:1
           115305000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:345a
           115315000 linemun:      11524 addr:345b expected_valid:0
           115315000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
           115325000 linemun:      11525 addr:345b expected_valid:0
           115325000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
           115335000 linemun:      11526 addr:345b expected_valid:0
           115335000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
           115345000 linemun:      11527 addr:345b expected_valid:0
           115345000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
           115355000 linemun:      11528 addr:345b expected_valid:0
           115355000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
           115365000 linemun:      11529 addr:345b expected_valid:0
           115365000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
           115375000 linemun:      11530 addr:345b expected_valid:0
           115375000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
           115385000 linemun:      11531 addr:345b expected_valid:0
           115385000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
           115395000 linemun:      11532 addr:345b expected_valid:0
           115395000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:345b
           115395000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:345b
           115405000 linemun:      11533 addr:345b expected_valid:1
           115405000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:345b
           115415000 linemun:      11534 addr:345c expected_valid:0
           115415000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:345c
           115425000 linemun:      11535 addr:345c expected_valid:0
           115425000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:345c
           115435000 linemun:      11536 addr:345c expected_valid:0
           115435000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:345c
           115445000 linemun:      11537 addr:345c expected_valid:0
           115445000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:345c
           115455000 linemun:      11538 addr:345c expected_valid:0
           115455000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:345c
           115465000 linemun:      11539 addr:345c expected_valid:0
           115465000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:345c
           115475000 linemun:      11540 addr:345c expected_valid:0
           115475000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:345c
           115485000 linemun:      11541 addr:345c expected_valid:0
           115485000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:345c
           115495000 linemun:      11542 addr:345c expected_valid:0
           115495000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:345c
           115495000 RTL LRU_BIT[1c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:345c
           115505000 linemun:      11543 addr:345c expected_valid:1
           115505000 RTL LRU_BIT[1c]=10 UPDATED FOR HIT ADDR:345c
           115515000 linemun:      11544 addr:0d42 expected_valid:0
           115515000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
           115525000 linemun:      11545 addr:0d42 expected_valid:0
           115525000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
           115535000 linemun:      11546 addr:0d42 expected_valid:0
           115535000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
           115545000 linemun:      11547 addr:0d42 expected_valid:0
           115545000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
           115555000 linemun:      11548 addr:0d42 expected_valid:0
           115555000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
           115565000 linemun:      11549 addr:0d42 expected_valid:0
           115565000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
           115575000 linemun:      11550 addr:0d42 expected_valid:0
           115575000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
           115585000 linemun:      11551 addr:0d42 expected_valid:0
           115585000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
           115595000 linemun:      11552 addr:0d42 expected_valid:0
           115595000 RTL LRU_BIT[02]=01 FOR MISS ADDR:0d42
           115595000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d42
           115605000 linemun:      11553 addr:0d42 expected_valid:1
           115605000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0d42
           115615000 linemun:      11554 addr:0d43 expected_valid:0
           115615000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
           115625000 linemun:      11555 addr:0d43 expected_valid:0
           115625000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
           115635000 linemun:      11556 addr:0d43 expected_valid:0
           115635000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
           115645000 linemun:      11557 addr:0d43 expected_valid:0
           115645000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
           115655000 linemun:      11558 addr:0d43 expected_valid:0
           115655000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
           115665000 linemun:      11559 addr:0d43 expected_valid:0
           115665000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
           115675000 linemun:      11560 addr:0d43 expected_valid:0
           115675000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
           115685000 linemun:      11561 addr:0d43 expected_valid:0
           115685000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
           115695000 linemun:      11562 addr:0d43 expected_valid:0
           115695000 RTL LRU_BIT[03]=10 FOR MISS ADDR:0d43
           115695000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d43
           115705000 linemun:      11563 addr:0d43 expected_valid:1
           115705000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0d43
           115715000 linemun:      11564 addr:513d expected_valid:0
           115715000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           115725000 linemun:      11565 addr:513d expected_valid:0
           115725000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           115735000 linemun:      11566 addr:513d expected_valid:0
           115735000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           115745000 linemun:      11567 addr:513d expected_valid:0
           115745000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           115755000 linemun:      11568 addr:513d expected_valid:0
           115755000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           115765000 linemun:      11569 addr:513d expected_valid:0
           115765000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           115775000 linemun:      11570 addr:513d expected_valid:0
           115775000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           115785000 linemun:      11571 addr:513d expected_valid:0
           115785000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           115795000 linemun:      11572 addr:513d expected_valid:0
           115795000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           115795000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:513d
           115805000 linemun:      11573 addr:513d expected_valid:1
           115805000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:513d
           115815000 linemun:      11574 addr:2b4f expected_valid:1
           115815000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:2b4f
           115825000 linemun:      11575 addr:13b6 expected_valid:0
           115825000 RTL LRU_BIT[36]=10 FOR MISS ADDR:13b6
           115835000 linemun:      11576 addr:13b6 expected_valid:0
           115835000 RTL LRU_BIT[36]=10 FOR MISS ADDR:13b6
           115845000 linemun:      11577 addr:13b6 expected_valid:0
           115845000 RTL LRU_BIT[36]=10 FOR MISS ADDR:13b6
           115855000 linemun:      11578 addr:13b6 expected_valid:0
           115855000 RTL LRU_BIT[36]=10 FOR MISS ADDR:13b6
           115865000 linemun:      11579 addr:13b6 expected_valid:0
           115865000 RTL LRU_BIT[36]=10 FOR MISS ADDR:13b6
           115875000 linemun:      11580 addr:13b6 expected_valid:0
           115875000 RTL LRU_BIT[36]=10 FOR MISS ADDR:13b6
           115885000 linemun:      11581 addr:13b6 expected_valid:0
           115885000 RTL LRU_BIT[36]=10 FOR MISS ADDR:13b6
           115895000 linemun:      11582 addr:13b6 expected_valid:0
           115895000 RTL LRU_BIT[36]=10 FOR MISS ADDR:13b6
           115905000 linemun:      11583 addr:13b6 expected_valid:0
           115905000 RTL LRU_BIT[36]=10 FOR MISS ADDR:13b6
           115905000 RTL LRU_BIT[36]=10 UPDATED FOR BLOCK0 REPLACE ADDR:13b6
           115915000 linemun:      11584 addr:13b6 expected_valid:1
           115915000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:13b6
           115925000 linemun:      11585 addr:13b7 expected_valid:0
           115925000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
           115935000 linemun:      11586 addr:13b7 expected_valid:0
           115935000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
           115945000 linemun:      11587 addr:13b7 expected_valid:0
           115945000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
           115955000 linemun:      11588 addr:13b7 expected_valid:0
           115955000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
           115965000 linemun:      11589 addr:13b7 expected_valid:0
           115965000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
           115975000 linemun:      11590 addr:13b7 expected_valid:0
           115975000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
           115985000 linemun:      11591 addr:13b7 expected_valid:0
           115985000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
           115995000 linemun:      11592 addr:13b7 expected_valid:0
           115995000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
           116005000 linemun:      11593 addr:13b7 expected_valid:0
           116005000 RTL LRU_BIT[37]=01 FOR MISS ADDR:13b7
           116005000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13b7
           116015000 linemun:      11594 addr:13b7 expected_valid:1
           116015000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:13b7
           116025000 linemun:      11595 addr:13b8 expected_valid:0
           116025000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
           116035000 linemun:      11596 addr:13b8 expected_valid:0
           116035000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
           116045000 linemun:      11597 addr:13b8 expected_valid:0
           116045000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
           116055000 linemun:      11598 addr:13b8 expected_valid:0
           116055000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
           116065000 linemun:      11599 addr:13b8 expected_valid:0
           116065000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
           116075000 linemun:      11600 addr:13b8 expected_valid:0
           116075000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
           116085000 linemun:      11601 addr:13b8 expected_valid:0
           116085000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
           116095000 linemun:      11602 addr:13b8 expected_valid:0
           116095000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
           116105000 linemun:      11603 addr:13b8 expected_valid:0
           116105000 RTL LRU_BIT[38]=10 FOR MISS ADDR:13b8
           116105000 RTL LRU_BIT[38]=10 UPDATED FOR BLOCK0 REPLACE ADDR:13b8
           116115000 linemun:      11604 addr:13b8 expected_valid:1
           116115000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:13b8
           116125000 linemun:      11605 addr:13b9 expected_valid:0
           116125000 RTL LRU_BIT[39]=01 FOR MISS ADDR:13b9
           116135000 linemun:      11606 addr:13b9 expected_valid:0
           116135000 RTL LRU_BIT[39]=01 FOR MISS ADDR:13b9
           116145000 linemun:      11607 addr:13b9 expected_valid:0
           116145000 RTL LRU_BIT[39]=01 FOR MISS ADDR:13b9
           116155000 linemun:      11608 addr:13b9 expected_valid:0
           116155000 RTL LRU_BIT[39]=01 FOR MISS ADDR:13b9
           116165000 linemun:      11609 addr:13b9 expected_valid:0
           116165000 RTL LRU_BIT[39]=01 FOR MISS ADDR:13b9
           116175000 linemun:      11610 addr:13b9 expected_valid:0
           116175000 RTL LRU_BIT[39]=01 FOR MISS ADDR:13b9
           116185000 linemun:      11611 addr:13b9 expected_valid:0
           116185000 RTL LRU_BIT[39]=01 FOR MISS ADDR:13b9
           116195000 linemun:      11612 addr:13b9 expected_valid:0
           116195000 RTL LRU_BIT[39]=01 FOR MISS ADDR:13b9
           116205000 linemun:      11613 addr:13b9 expected_valid:0
           116205000 RTL LRU_BIT[39]=01 FOR MISS ADDR:13b9
           116205000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13b9
           116215000 linemun:      11614 addr:13b9 expected_valid:1
           116215000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:13b9
           116225000 linemun:      11615 addr:13ba expected_valid:0
           116225000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:13ba
           116235000 linemun:      11616 addr:13ba expected_valid:0
           116235000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:13ba
           116245000 linemun:      11617 addr:13ba expected_valid:0
           116245000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:13ba
           116255000 linemun:      11618 addr:13ba expected_valid:0
           116255000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:13ba
           116265000 linemun:      11619 addr:13ba expected_valid:0
           116265000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:13ba
           116275000 linemun:      11620 addr:13ba expected_valid:0
           116275000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:13ba
           116285000 linemun:      11621 addr:13ba expected_valid:0
           116285000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:13ba
           116295000 linemun:      11622 addr:13ba expected_valid:0
           116295000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:13ba
           116305000 linemun:      11623 addr:13ba expected_valid:0
           116305000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:13ba
           116305000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:13ba
           116315000 linemun:      11624 addr:13ba expected_valid:1
           116315000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:13ba
           116325000 linemun:      11625 addr:362e expected_valid:1
           116325000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:362e
           116335000 linemun:      11626 addr:4b45 expected_valid:0
           116335000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4b45
           116345000 linemun:      11627 addr:4b45 expected_valid:0
           116345000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4b45
           116355000 linemun:      11628 addr:4b45 expected_valid:0
           116355000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4b45
           116365000 linemun:      11629 addr:4b45 expected_valid:0
           116365000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4b45
           116375000 linemun:      11630 addr:4b45 expected_valid:0
           116375000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4b45
           116385000 linemun:      11631 addr:4b45 expected_valid:0
           116385000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4b45
           116395000 linemun:      11632 addr:4b45 expected_valid:0
           116395000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4b45
           116405000 linemun:      11633 addr:4b45 expected_valid:0
           116405000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4b45
           116415000 linemun:      11634 addr:4b45 expected_valid:0
           116415000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4b45
           116415000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4b45
           116425000 linemun:      11635 addr:4b45 expected_valid:1
           116425000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:4b45
           116435000 linemun:      11636 addr:26d4 expected_valid:0
           116435000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
           116445000 linemun:      11637 addr:26d4 expected_valid:0
           116445000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
           116455000 linemun:      11638 addr:26d4 expected_valid:0
           116455000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
           116465000 linemun:      11639 addr:26d4 expected_valid:0
           116465000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
           116475000 linemun:      11640 addr:26d4 expected_valid:0
           116475000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
           116485000 linemun:      11641 addr:26d4 expected_valid:0
           116485000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
           116495000 linemun:      11642 addr:26d4 expected_valid:0
           116495000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
           116505000 linemun:      11643 addr:26d4 expected_valid:0
           116505000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
           116515000 linemun:      11644 addr:26d4 expected_valid:0
           116515000 RTL LRU_BIT[14]=10 FOR MISS ADDR:26d4
           116515000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:26d4
           116525000 linemun:      11645 addr:26d4 expected_valid:1
           116525000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:26d4
           116535000 linemun:      11646 addr:26d5 expected_valid:0
           116535000 RTL LRU_BIT[15]=10 FOR MISS ADDR:26d5
           116545000 linemun:      11647 addr:26d5 expected_valid:0
           116545000 RTL LRU_BIT[15]=10 FOR MISS ADDR:26d5
           116555000 linemun:      11648 addr:26d5 expected_valid:0
           116555000 RTL LRU_BIT[15]=10 FOR MISS ADDR:26d5
           116565000 linemun:      11649 addr:26d5 expected_valid:0
           116565000 RTL LRU_BIT[15]=10 FOR MISS ADDR:26d5
           116575000 linemun:      11650 addr:26d5 expected_valid:0
           116575000 RTL LRU_BIT[15]=10 FOR MISS ADDR:26d5
           116585000 linemun:      11651 addr:26d5 expected_valid:0
           116585000 RTL LRU_BIT[15]=10 FOR MISS ADDR:26d5
           116595000 linemun:      11652 addr:26d5 expected_valid:0
           116595000 RTL LRU_BIT[15]=10 FOR MISS ADDR:26d5
           116605000 linemun:      11653 addr:26d5 expected_valid:0
           116605000 RTL LRU_BIT[15]=10 FOR MISS ADDR:26d5
           116615000 linemun:      11654 addr:26d5 expected_valid:0
           116615000 RTL LRU_BIT[15]=10 FOR MISS ADDR:26d5
           116615000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:26d5
           116625000 linemun:      11655 addr:26d5 expected_valid:1
           116625000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:26d5
           116635000 linemun:      11656 addr:40f5 expected_valid:0
           116635000 RTL LRU_BIT[35]=10 FOR MISS ADDR:40f5
           116645000 linemun:      11657 addr:40f5 expected_valid:0
           116645000 RTL LRU_BIT[35]=10 FOR MISS ADDR:40f5
           116655000 linemun:      11658 addr:40f5 expected_valid:0
           116655000 RTL LRU_BIT[35]=10 FOR MISS ADDR:40f5
           116665000 linemun:      11659 addr:40f5 expected_valid:0
           116665000 RTL LRU_BIT[35]=10 FOR MISS ADDR:40f5
           116675000 linemun:      11660 addr:40f5 expected_valid:0
           116675000 RTL LRU_BIT[35]=10 FOR MISS ADDR:40f5
           116685000 linemun:      11661 addr:40f5 expected_valid:0
           116685000 RTL LRU_BIT[35]=10 FOR MISS ADDR:40f5
           116695000 linemun:      11662 addr:40f5 expected_valid:0
           116695000 RTL LRU_BIT[35]=10 FOR MISS ADDR:40f5
           116705000 linemun:      11663 addr:40f5 expected_valid:0
           116705000 RTL LRU_BIT[35]=10 FOR MISS ADDR:40f5
           116715000 linemun:      11664 addr:40f5 expected_valid:0
           116715000 RTL LRU_BIT[35]=10 FOR MISS ADDR:40f5
           116715000 RTL LRU_BIT[35]=10 UPDATED FOR BLOCK0 REPLACE ADDR:40f5
           116725000 linemun:      11665 addr:40f5 expected_valid:1
           116725000 RTL LRU_BIT[35]=01 UPDATED FOR HIT ADDR:40f5
           116735000 linemun:      11666 addr:1c37 expected_valid:0
           116735000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           116745000 linemun:      11667 addr:1c37 expected_valid:0
           116745000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           116755000 linemun:      11668 addr:1c37 expected_valid:0
           116755000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           116765000 linemun:      11669 addr:1c37 expected_valid:0
           116765000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           116775000 linemun:      11670 addr:1c37 expected_valid:0
           116775000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           116785000 linemun:      11671 addr:1c37 expected_valid:0
           116785000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           116795000 linemun:      11672 addr:1c37 expected_valid:0
           116795000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           116805000 linemun:      11673 addr:1c37 expected_valid:0
           116805000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           116815000 linemun:      11674 addr:1c37 expected_valid:0
           116815000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           116815000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c37
           116825000 linemun:      11675 addr:1c37 expected_valid:1
           116825000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:1c37
           116835000 linemun:      11676 addr:2ee2 expected_valid:0
           116835000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           116845000 linemun:      11677 addr:2ee2 expected_valid:0
           116845000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           116855000 linemun:      11678 addr:2ee2 expected_valid:0
           116855000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           116865000 linemun:      11679 addr:2ee2 expected_valid:0
           116865000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           116875000 linemun:      11680 addr:2ee2 expected_valid:0
           116875000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           116885000 linemun:      11681 addr:2ee2 expected_valid:0
           116885000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           116895000 linemun:      11682 addr:2ee2 expected_valid:0
           116895000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           116905000 linemun:      11683 addr:2ee2 expected_valid:0
           116905000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           116915000 linemun:      11684 addr:2ee2 expected_valid:0
           116915000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           116915000 RTL LRU_BIT[22]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2ee2
           116925000 linemun:      11685 addr:2ee2 expected_valid:1
           116925000 RTL LRU_BIT[22]=10 UPDATED FOR HIT ADDR:2ee2
           116935000 linemun:      11686 addr:4524 expected_valid:0
           116935000 RTL LRU_BIT[24]=10 FOR MISS ADDR:4524
           116945000 linemun:      11687 addr:4524 expected_valid:0
           116945000 RTL LRU_BIT[24]=10 FOR MISS ADDR:4524
           116955000 linemun:      11688 addr:4524 expected_valid:0
           116955000 RTL LRU_BIT[24]=10 FOR MISS ADDR:4524
           116965000 linemun:      11689 addr:4524 expected_valid:0
           116965000 RTL LRU_BIT[24]=10 FOR MISS ADDR:4524
           116975000 linemun:      11690 addr:4524 expected_valid:0
           116975000 RTL LRU_BIT[24]=10 FOR MISS ADDR:4524
           116985000 linemun:      11691 addr:4524 expected_valid:0
           116985000 RTL LRU_BIT[24]=10 FOR MISS ADDR:4524
           116995000 linemun:      11692 addr:4524 expected_valid:0
           116995000 RTL LRU_BIT[24]=10 FOR MISS ADDR:4524
           117005000 linemun:      11693 addr:4524 expected_valid:0
           117005000 RTL LRU_BIT[24]=10 FOR MISS ADDR:4524
           117015000 linemun:      11694 addr:4524 expected_valid:0
           117015000 RTL LRU_BIT[24]=10 FOR MISS ADDR:4524
           117015000 RTL LRU_BIT[24]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4524
           117025000 linemun:      11695 addr:4524 expected_valid:1
           117025000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:4524
           117035000 linemun:      11696 addr:4525 expected_valid:0
           117035000 RTL LRU_BIT[25]=01 FOR MISS ADDR:4525
           117045000 linemun:      11697 addr:4525 expected_valid:0
           117045000 RTL LRU_BIT[25]=01 FOR MISS ADDR:4525
           117055000 linemun:      11698 addr:4525 expected_valid:0
           117055000 RTL LRU_BIT[25]=01 FOR MISS ADDR:4525
           117065000 linemun:      11699 addr:4525 expected_valid:0
           117065000 RTL LRU_BIT[25]=01 FOR MISS ADDR:4525
           117075000 linemun:      11700 addr:4525 expected_valid:0
           117075000 RTL LRU_BIT[25]=01 FOR MISS ADDR:4525
           117085000 linemun:      11701 addr:4525 expected_valid:0
           117085000 RTL LRU_BIT[25]=01 FOR MISS ADDR:4525
           117095000 linemun:      11702 addr:4525 expected_valid:0
           117095000 RTL LRU_BIT[25]=01 FOR MISS ADDR:4525
           117105000 linemun:      11703 addr:4525 expected_valid:0
           117105000 RTL LRU_BIT[25]=01 FOR MISS ADDR:4525
           117115000 linemun:      11704 addr:4525 expected_valid:0
           117115000 RTL LRU_BIT[25]=01 FOR MISS ADDR:4525
           117115000 RTL LRU_BIT[25]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4525
           117125000 linemun:      11705 addr:4525 expected_valid:1
           117125000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:4525
           117135000 linemun:      11706 addr:4526 expected_valid:0
           117135000 RTL LRU_BIT[26]=01 FOR MISS ADDR:4526
           117145000 linemun:      11707 addr:4526 expected_valid:0
           117145000 RTL LRU_BIT[26]=01 FOR MISS ADDR:4526
           117155000 linemun:      11708 addr:4526 expected_valid:0
           117155000 RTL LRU_BIT[26]=01 FOR MISS ADDR:4526
           117165000 linemun:      11709 addr:4526 expected_valid:0
           117165000 RTL LRU_BIT[26]=01 FOR MISS ADDR:4526
           117175000 linemun:      11710 addr:4526 expected_valid:0
           117175000 RTL LRU_BIT[26]=01 FOR MISS ADDR:4526
           117185000 linemun:      11711 addr:4526 expected_valid:0
           117185000 RTL LRU_BIT[26]=01 FOR MISS ADDR:4526
           117195000 linemun:      11712 addr:4526 expected_valid:0
           117195000 RTL LRU_BIT[26]=01 FOR MISS ADDR:4526
           117205000 linemun:      11713 addr:4526 expected_valid:0
           117205000 RTL LRU_BIT[26]=01 FOR MISS ADDR:4526
           117215000 linemun:      11714 addr:4526 expected_valid:0
           117215000 RTL LRU_BIT[26]=01 FOR MISS ADDR:4526
           117215000 RTL LRU_BIT[26]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4526
           117225000 linemun:      11715 addr:4526 expected_valid:1
           117225000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:4526
           117235000 linemun:      11716 addr:54e8 expected_valid:0
           117235000 RTL LRU_BIT[28]=10 FOR MISS ADDR:54e8
           117245000 linemun:      11717 addr:54e8 expected_valid:0
           117245000 RTL LRU_BIT[28]=10 FOR MISS ADDR:54e8
           117255000 linemun:      11718 addr:54e8 expected_valid:0
           117255000 RTL LRU_BIT[28]=10 FOR MISS ADDR:54e8
           117265000 linemun:      11719 addr:54e8 expected_valid:0
           117265000 RTL LRU_BIT[28]=10 FOR MISS ADDR:54e8
           117275000 linemun:      11720 addr:54e8 expected_valid:0
           117275000 RTL LRU_BIT[28]=10 FOR MISS ADDR:54e8
           117285000 linemun:      11721 addr:54e8 expected_valid:0
           117285000 RTL LRU_BIT[28]=10 FOR MISS ADDR:54e8
           117295000 linemun:      11722 addr:54e8 expected_valid:0
           117295000 RTL LRU_BIT[28]=10 FOR MISS ADDR:54e8
           117305000 linemun:      11723 addr:54e8 expected_valid:0
           117305000 RTL LRU_BIT[28]=10 FOR MISS ADDR:54e8
           117315000 linemun:      11724 addr:54e8 expected_valid:0
           117315000 RTL LRU_BIT[28]=10 FOR MISS ADDR:54e8
           117315000 RTL LRU_BIT[28]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54e8
           117325000 linemun:      11725 addr:54e8 expected_valid:1
           117325000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:54e8
           117335000 linemun:      11726 addr:54e9 expected_valid:0
           117335000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           117345000 linemun:      11727 addr:54e9 expected_valid:0
           117345000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           117355000 linemun:      11728 addr:54e9 expected_valid:0
           117355000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           117365000 linemun:      11729 addr:54e9 expected_valid:0
           117365000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           117375000 linemun:      11730 addr:54e9 expected_valid:0
           117375000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           117385000 linemun:      11731 addr:54e9 expected_valid:0
           117385000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           117395000 linemun:      11732 addr:54e9 expected_valid:0
           117395000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           117405000 linemun:      11733 addr:54e9 expected_valid:0
           117405000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           117415000 linemun:      11734 addr:54e9 expected_valid:0
           117415000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           117415000 RTL LRU_BIT[29]=01 UPDATED FOR BLOCK1 REPLACE ADDR:54e9
           117425000 linemun:      11735 addr:54e9 expected_valid:1
           117425000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:54e9
           117435000 linemun:      11736 addr:54ea expected_valid:0
           117435000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:54ea
           117445000 linemun:      11737 addr:54ea expected_valid:0
           117445000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:54ea
           117455000 linemun:      11738 addr:54ea expected_valid:0
           117455000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:54ea
           117465000 linemun:      11739 addr:54ea expected_valid:0
           117465000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:54ea
           117475000 linemun:      11740 addr:54ea expected_valid:0
           117475000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:54ea
           117485000 linemun:      11741 addr:54ea expected_valid:0
           117485000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:54ea
           117495000 linemun:      11742 addr:54ea expected_valid:0
           117495000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:54ea
           117505000 linemun:      11743 addr:54ea expected_valid:0
           117505000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:54ea
           117515000 linemun:      11744 addr:54ea expected_valid:0
           117515000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:54ea
           117515000 RTL LRU_BIT[2a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54ea
           117525000 linemun:      11745 addr:54ea expected_valid:1
           117525000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:54ea
           117535000 linemun:      11746 addr:1a46 expected_valid:0
           117535000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
           117545000 linemun:      11747 addr:1a46 expected_valid:0
           117545000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
           117555000 linemun:      11748 addr:1a46 expected_valid:0
           117555000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
           117565000 linemun:      11749 addr:1a46 expected_valid:0
           117565000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
           117575000 linemun:      11750 addr:1a46 expected_valid:0
           117575000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
           117585000 linemun:      11751 addr:1a46 expected_valid:0
           117585000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
           117595000 linemun:      11752 addr:1a46 expected_valid:0
           117595000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
           117605000 linemun:      11753 addr:1a46 expected_valid:0
           117605000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
           117615000 linemun:      11754 addr:1a46 expected_valid:0
           117615000 RTL LRU_BIT[06]=10 FOR MISS ADDR:1a46
           117615000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1a46
           117625000 linemun:      11755 addr:1a46 expected_valid:1
           117625000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:1a46
           117635000 linemun:      11756 addr:1571 expected_valid:0
           117635000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
           117645000 linemun:      11757 addr:1571 expected_valid:0
           117645000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
           117655000 linemun:      11758 addr:1571 expected_valid:0
           117655000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
           117665000 linemun:      11759 addr:1571 expected_valid:0
           117665000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
           117675000 linemun:      11760 addr:1571 expected_valid:0
           117675000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
           117685000 linemun:      11761 addr:1571 expected_valid:0
           117685000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
           117695000 linemun:      11762 addr:1571 expected_valid:0
           117695000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
           117705000 linemun:      11763 addr:1571 expected_valid:0
           117705000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
           117715000 linemun:      11764 addr:1571 expected_valid:0
           117715000 RTL LRU_BIT[31]=01 FOR MISS ADDR:1571
           117715000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1571
           117725000 linemun:      11765 addr:1571 expected_valid:1
           117725000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:1571
           117735000 linemun:      11766 addr:0265 expected_valid:1
           117735000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:0265
           117745000 linemun:      11767 addr:0266 expected_valid:1
           117745000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:0266
           117755000 linemun:      11768 addr:0267 expected_valid:1
           117755000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:0267
           117765000 linemun:      11769 addr:0d42 expected_valid:1
           117765000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0d42
           117775000 linemun:      11770 addr:0d43 expected_valid:1
           117775000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:0d43
           117785000 linemun:      11771 addr:0d44 expected_valid:0
           117785000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
           117795000 linemun:      11772 addr:0d44 expected_valid:0
           117795000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
           117805000 linemun:      11773 addr:0d44 expected_valid:0
           117805000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
           117815000 linemun:      11774 addr:0d44 expected_valid:0
           117815000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
           117825000 linemun:      11775 addr:0d44 expected_valid:0
           117825000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
           117835000 linemun:      11776 addr:0d44 expected_valid:0
           117835000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
           117845000 linemun:      11777 addr:0d44 expected_valid:0
           117845000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
           117855000 linemun:      11778 addr:0d44 expected_valid:0
           117855000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
           117865000 linemun:      11779 addr:0d44 expected_valid:0
           117865000 RTL LRU_BIT[04]=10 FOR MISS ADDR:0d44
           117865000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d44
           117875000 linemun:      11780 addr:0d44 expected_valid:1
           117875000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:0d44
           117885000 linemun:      11781 addr:0d45 expected_valid:0
           117885000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
           117895000 linemun:      11782 addr:0d45 expected_valid:0
           117895000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
           117905000 linemun:      11783 addr:0d45 expected_valid:0
           117905000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
           117915000 linemun:      11784 addr:0d45 expected_valid:0
           117915000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
           117925000 linemun:      11785 addr:0d45 expected_valid:0
           117925000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
           117935000 linemun:      11786 addr:0d45 expected_valid:0
           117935000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
           117945000 linemun:      11787 addr:0d45 expected_valid:0
           117945000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
           117955000 linemun:      11788 addr:0d45 expected_valid:0
           117955000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
           117965000 linemun:      11789 addr:0d45 expected_valid:0
           117965000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0d45
           117965000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d45
           117975000 linemun:      11790 addr:0d45 expected_valid:1
           117975000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0d45
           117985000 linemun:      11791 addr:0d46 expected_valid:0
           117985000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
           117995000 linemun:      11792 addr:0d46 expected_valid:0
           117995000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
           118005000 linemun:      11793 addr:0d46 expected_valid:0
           118005000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
           118015000 linemun:      11794 addr:0d46 expected_valid:0
           118015000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
           118025000 linemun:      11795 addr:0d46 expected_valid:0
           118025000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
           118035000 linemun:      11796 addr:0d46 expected_valid:0
           118035000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
           118045000 linemun:      11797 addr:0d46 expected_valid:0
           118045000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
           118055000 linemun:      11798 addr:0d46 expected_valid:0
           118055000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
           118065000 linemun:      11799 addr:0d46 expected_valid:0
           118065000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0d46
           118065000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0d46
           118075000 linemun:      11800 addr:0d46 expected_valid:1
           118075000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0d46
           118085000 linemun:      11801 addr:1203 expected_valid:1
           118085000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
           118095000 linemun:      11802 addr:1204 expected_valid:0
           118095000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           118105000 linemun:      11803 addr:1204 expected_valid:0
           118105000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           118115000 linemun:      11804 addr:1204 expected_valid:0
           118115000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           118125000 linemun:      11805 addr:1204 expected_valid:0
           118125000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           118135000 linemun:      11806 addr:1204 expected_valid:0
           118135000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           118145000 linemun:      11807 addr:1204 expected_valid:0
           118145000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           118155000 linemun:      11808 addr:1204 expected_valid:0
           118155000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           118165000 linemun:      11809 addr:1204 expected_valid:0
           118165000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           118175000 linemun:      11810 addr:1204 expected_valid:0
           118175000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           118175000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1204
           118185000 linemun:      11811 addr:1204 expected_valid:1
           118185000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:1204
           118195000 linemun:      11812 addr:5500 expected_valid:0
           118195000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5500
           118205000 linemun:      11813 addr:5500 expected_valid:0
           118205000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5500
           118215000 linemun:      11814 addr:5500 expected_valid:0
           118215000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5500
           118225000 linemun:      11815 addr:5500 expected_valid:0
           118225000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5500
           118235000 linemun:      11816 addr:5500 expected_valid:0
           118235000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5500
           118245000 linemun:      11817 addr:5500 expected_valid:0
           118245000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5500
           118255000 linemun:      11818 addr:5500 expected_valid:0
           118255000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5500
           118265000 linemun:      11819 addr:5500 expected_valid:0
           118265000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5500
           118275000 linemun:      11820 addr:5500 expected_valid:0
           118275000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5500
           118275000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5500
           118285000 linemun:      11821 addr:5500 expected_valid:1
           118285000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:5500
           118295000 linemun:      11822 addr:5501 expected_valid:0
           118295000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           118305000 linemun:      11823 addr:5501 expected_valid:0
           118305000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           118315000 linemun:      11824 addr:5501 expected_valid:0
           118315000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           118325000 linemun:      11825 addr:5501 expected_valid:0
           118325000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           118335000 linemun:      11826 addr:5501 expected_valid:0
           118335000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           118345000 linemun:      11827 addr:5501 expected_valid:0
           118345000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           118355000 linemun:      11828 addr:5501 expected_valid:0
           118355000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           118365000 linemun:      11829 addr:5501 expected_valid:0
           118365000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           118375000 linemun:      11830 addr:5501 expected_valid:0
           118375000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           118375000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5501
           118385000 linemun:      11831 addr:5501 expected_valid:1
           118385000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:5501
           118395000 linemun:      11832 addr:4deb expected_valid:0
           118395000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:4deb
           118405000 linemun:      11833 addr:4deb expected_valid:0
           118405000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:4deb
           118415000 linemun:      11834 addr:4deb expected_valid:0
           118415000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:4deb
           118425000 linemun:      11835 addr:4deb expected_valid:0
           118425000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:4deb
           118435000 linemun:      11836 addr:4deb expected_valid:0
           118435000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:4deb
           118445000 linemun:      11837 addr:4deb expected_valid:0
           118445000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:4deb
           118455000 linemun:      11838 addr:4deb expected_valid:0
           118455000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:4deb
           118465000 linemun:      11839 addr:4deb expected_valid:0
           118465000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:4deb
           118475000 linemun:      11840 addr:4deb expected_valid:0
           118475000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:4deb
           118475000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4deb
           118485000 linemun:      11841 addr:4deb expected_valid:1
           118485000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:4deb
           118495000 linemun:      11842 addr:0d42 expected_valid:1
           118495000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:0d42
           118505000 linemun:      11843 addr:0d43 expected_valid:1
           118505000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:0d43
           118515000 linemun:      11844 addr:0d44 expected_valid:1
           118515000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:0d44
           118525000 linemun:      11845 addr:0d45 expected_valid:1
           118525000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0d45
           118535000 linemun:      11846 addr:0d46 expected_valid:1
           118535000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0d46
           118545000 linemun:      11847 addr:0d47 expected_valid:0
           118545000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
           118555000 linemun:      11848 addr:0d47 expected_valid:0
           118555000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
           118565000 linemun:      11849 addr:0d47 expected_valid:0
           118565000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
           118575000 linemun:      11850 addr:0d47 expected_valid:0
           118575000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
           118585000 linemun:      11851 addr:0d47 expected_valid:0
           118585000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
           118595000 linemun:      11852 addr:0d47 expected_valid:0
           118595000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
           118605000 linemun:      11853 addr:0d47 expected_valid:0
           118605000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
           118615000 linemun:      11854 addr:0d47 expected_valid:0
           118615000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
           118625000 linemun:      11855 addr:0d47 expected_valid:0
           118625000 RTL LRU_BIT[07]=10 FOR MISS ADDR:0d47
           118625000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d47
           118635000 linemun:      11856 addr:0d47 expected_valid:1
           118635000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:0d47
           118645000 linemun:      11857 addr:0d48 expected_valid:0
           118645000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0d48
           118655000 linemun:      11858 addr:0d48 expected_valid:0
           118655000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0d48
           118665000 linemun:      11859 addr:0d48 expected_valid:0
           118665000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0d48
           118675000 linemun:      11860 addr:0d48 expected_valid:0
           118675000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0d48
           118685000 linemun:      11861 addr:0d48 expected_valid:0
           118685000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0d48
           118695000 linemun:      11862 addr:0d48 expected_valid:0
           118695000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0d48
           118705000 linemun:      11863 addr:0d48 expected_valid:0
           118705000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0d48
           118715000 linemun:      11864 addr:0d48 expected_valid:0
           118715000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0d48
           118725000 linemun:      11865 addr:0d48 expected_valid:0
           118725000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0d48
           118725000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0d48
           118735000 linemun:      11866 addr:0d48 expected_valid:1
           118735000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0d48
           118745000 linemun:      11867 addr:1693 expected_valid:0
           118745000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           118755000 linemun:      11868 addr:1693 expected_valid:0
           118755000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           118765000 linemun:      11869 addr:1693 expected_valid:0
           118765000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           118775000 linemun:      11870 addr:1693 expected_valid:0
           118775000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           118785000 linemun:      11871 addr:1693 expected_valid:0
           118785000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           118795000 linemun:      11872 addr:1693 expected_valid:0
           118795000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           118805000 linemun:      11873 addr:1693 expected_valid:0
           118805000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           118815000 linemun:      11874 addr:1693 expected_valid:0
           118815000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           118825000 linemun:      11875 addr:1693 expected_valid:0
           118825000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           118825000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1693
           118835000 linemun:      11876 addr:1693 expected_valid:1
           118835000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1693
           118845000 linemun:      11877 addr:1694 expected_valid:0
           118845000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           118855000 linemun:      11878 addr:1694 expected_valid:0
           118855000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           118865000 linemun:      11879 addr:1694 expected_valid:0
           118865000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           118875000 linemun:      11880 addr:1694 expected_valid:0
           118875000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           118885000 linemun:      11881 addr:1694 expected_valid:0
           118885000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           118895000 linemun:      11882 addr:1694 expected_valid:0
           118895000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           118905000 linemun:      11883 addr:1694 expected_valid:0
           118905000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           118915000 linemun:      11884 addr:1694 expected_valid:0
           118915000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           118925000 linemun:      11885 addr:1694 expected_valid:0
           118925000 RTL LRU_BIT[14]=01 FOR MISS ADDR:1694
           118925000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1694
           118935000 linemun:      11886 addr:1694 expected_valid:1
           118935000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:1694
           118945000 linemun:      11887 addr:1b96 expected_valid:1
           118945000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1b96
           118955000 linemun:      11888 addr:1b97 expected_valid:0
           118955000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           118965000 linemun:      11889 addr:1b97 expected_valid:0
           118965000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           118975000 linemun:      11890 addr:1b97 expected_valid:0
           118975000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           118985000 linemun:      11891 addr:1b97 expected_valid:0
           118985000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           118995000 linemun:      11892 addr:1b97 expected_valid:0
           118995000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           119005000 linemun:      11893 addr:1b97 expected_valid:0
           119005000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           119015000 linemun:      11894 addr:1b97 expected_valid:0
           119015000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           119025000 linemun:      11895 addr:1b97 expected_valid:0
           119025000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           119035000 linemun:      11896 addr:1b97 expected_valid:0
           119035000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           119035000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b97
           119045000 linemun:      11897 addr:1b97 expected_valid:1
           119045000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:1b97
           119055000 linemun:      11898 addr:1b98 expected_valid:0
           119055000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           119065000 linemun:      11899 addr:1b98 expected_valid:0
           119065000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           119075000 linemun:      11900 addr:1b98 expected_valid:0
           119075000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           119085000 linemun:      11901 addr:1b98 expected_valid:0
           119085000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           119095000 linemun:      11902 addr:1b98 expected_valid:0
           119095000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           119105000 linemun:      11903 addr:1b98 expected_valid:0
           119105000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           119115000 linemun:      11904 addr:1b98 expected_valid:0
           119115000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           119125000 linemun:      11905 addr:1b98 expected_valid:0
           119125000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           119135000 linemun:      11906 addr:1b98 expected_valid:0
           119135000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1b98
           119135000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b98
           119145000 linemun:      11907 addr:1b98 expected_valid:1
           119145000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:1b98
           119155000 linemun:      11908 addr:1b99 expected_valid:0
           119155000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1b99
           119165000 linemun:      11909 addr:1b99 expected_valid:0
           119165000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1b99
           119175000 linemun:      11910 addr:1b99 expected_valid:0
           119175000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1b99
           119185000 linemun:      11911 addr:1b99 expected_valid:0
           119185000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1b99
           119195000 linemun:      11912 addr:1b99 expected_valid:0
           119195000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1b99
           119205000 linemun:      11913 addr:1b99 expected_valid:0
           119205000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1b99
           119215000 linemun:      11914 addr:1b99 expected_valid:0
           119215000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1b99
           119225000 linemun:      11915 addr:1b99 expected_valid:0
           119225000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1b99
           119235000 linemun:      11916 addr:1b99 expected_valid:0
           119235000 RTL LRU_BIT[19]=10 FOR MISS ADDR:1b99
           119235000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b99
           119245000 linemun:      11917 addr:1b99 expected_valid:1
           119245000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:1b99
           119255000 linemun:      11918 addr:1b9a expected_valid:0
           119255000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           119265000 linemun:      11919 addr:1b9a expected_valid:0
           119265000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           119275000 linemun:      11920 addr:1b9a expected_valid:0
           119275000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           119285000 linemun:      11921 addr:1b9a expected_valid:0
           119285000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           119295000 linemun:      11922 addr:1b9a expected_valid:0
           119295000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           119305000 linemun:      11923 addr:1b9a expected_valid:0
           119305000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           119315000 linemun:      11924 addr:1b9a expected_valid:0
           119315000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           119325000 linemun:      11925 addr:1b9a expected_valid:0
           119325000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           119335000 linemun:      11926 addr:1b9a expected_valid:0
           119335000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           119335000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b9a
           119345000 linemun:      11927 addr:1b9a expected_valid:1
           119345000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:1b9a
           119355000 linemun:      11928 addr:1b9b expected_valid:0
           119355000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           119365000 linemun:      11929 addr:1b9b expected_valid:0
           119365000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           119375000 linemun:      11930 addr:1b9b expected_valid:0
           119375000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           119385000 linemun:      11931 addr:1b9b expected_valid:0
           119385000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           119395000 linemun:      11932 addr:1b9b expected_valid:0
           119395000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           119405000 linemun:      11933 addr:1b9b expected_valid:0
           119405000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           119415000 linemun:      11934 addr:1b9b expected_valid:0
           119415000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           119425000 linemun:      11935 addr:1b9b expected_valid:0
           119425000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           119435000 linemun:      11936 addr:1b9b expected_valid:0
           119435000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           119435000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b9b
           119445000 linemun:      11937 addr:1b9b expected_valid:1
           119445000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:1b9b
           119455000 linemun:      11938 addr:1b9c expected_valid:0
           119455000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           119465000 linemun:      11939 addr:1b9c expected_valid:0
           119465000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           119475000 linemun:      11940 addr:1b9c expected_valid:0
           119475000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           119485000 linemun:      11941 addr:1b9c expected_valid:0
           119485000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           119495000 linemun:      11942 addr:1b9c expected_valid:0
           119495000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           119505000 linemun:      11943 addr:1b9c expected_valid:0
           119505000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           119515000 linemun:      11944 addr:1b9c expected_valid:0
           119515000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           119525000 linemun:      11945 addr:1b9c expected_valid:0
           119525000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           119535000 linemun:      11946 addr:1b9c expected_valid:0
           119535000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           119535000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b9c
           119545000 linemun:      11947 addr:1b9c expected_valid:1
           119545000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:1b9c
           119555000 linemun:      11948 addr:2259 expected_valid:0
           119555000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           119565000 linemun:      11949 addr:2259 expected_valid:0
           119565000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           119575000 linemun:      11950 addr:2259 expected_valid:0
           119575000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           119585000 linemun:      11951 addr:2259 expected_valid:0
           119585000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           119595000 linemun:      11952 addr:2259 expected_valid:0
           119595000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           119605000 linemun:      11953 addr:2259 expected_valid:0
           119605000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           119615000 linemun:      11954 addr:2259 expected_valid:0
           119615000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           119625000 linemun:      11955 addr:2259 expected_valid:0
           119625000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           119635000 linemun:      11956 addr:2259 expected_valid:0
           119635000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2259
           119635000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2259
           119645000 linemun:      11957 addr:2259 expected_valid:1
           119645000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:2259
           119655000 linemun:      11958 addr:225a expected_valid:0
           119655000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           119665000 linemun:      11959 addr:225a expected_valid:0
           119665000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           119675000 linemun:      11960 addr:225a expected_valid:0
           119675000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           119685000 linemun:      11961 addr:225a expected_valid:0
           119685000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           119695000 linemun:      11962 addr:225a expected_valid:0
           119695000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           119705000 linemun:      11963 addr:225a expected_valid:0
           119705000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           119715000 linemun:      11964 addr:225a expected_valid:0
           119715000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           119725000 linemun:      11965 addr:225a expected_valid:0
           119725000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           119735000 linemun:      11966 addr:225a expected_valid:0
           119735000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           119735000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225a
           119745000 linemun:      11967 addr:225a expected_valid:1
           119745000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:225a
           119755000 linemun:      11968 addr:225b expected_valid:0
           119755000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:225b
           119765000 linemun:      11969 addr:225b expected_valid:0
           119765000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:225b
           119775000 linemun:      11970 addr:225b expected_valid:0
           119775000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:225b
           119785000 linemun:      11971 addr:225b expected_valid:0
           119785000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:225b
           119795000 linemun:      11972 addr:225b expected_valid:0
           119795000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:225b
           119805000 linemun:      11973 addr:225b expected_valid:0
           119805000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:225b
           119815000 linemun:      11974 addr:225b expected_valid:0
           119815000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:225b
           119825000 linemun:      11975 addr:225b expected_valid:0
           119825000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:225b
           119835000 linemun:      11976 addr:225b expected_valid:0
           119835000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:225b
           119835000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:225b
           119845000 linemun:      11977 addr:225b expected_valid:1
           119845000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:225b
           119855000 linemun:      11978 addr:225c expected_valid:0
           119855000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:225c
           119865000 linemun:      11979 addr:225c expected_valid:0
           119865000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:225c
           119875000 linemun:      11980 addr:225c expected_valid:0
           119875000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:225c
           119885000 linemun:      11981 addr:225c expected_valid:0
           119885000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:225c
           119895000 linemun:      11982 addr:225c expected_valid:0
           119895000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:225c
           119905000 linemun:      11983 addr:225c expected_valid:0
           119905000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:225c
           119915000 linemun:      11984 addr:225c expected_valid:0
           119915000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:225c
           119925000 linemun:      11985 addr:225c expected_valid:0
           119925000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:225c
           119935000 linemun:      11986 addr:225c expected_valid:0
           119935000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:225c
           119935000 RTL LRU_BIT[1c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225c
           119945000 linemun:      11987 addr:225c expected_valid:1
           119945000 RTL LRU_BIT[1c]=10 UPDATED FOR HIT ADDR:225c
           119955000 linemun:      11988 addr:225d expected_valid:0
           119955000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:225d
           119965000 linemun:      11989 addr:225d expected_valid:0
           119965000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:225d
           119975000 linemun:      11990 addr:225d expected_valid:0
           119975000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:225d
           119985000 linemun:      11991 addr:225d expected_valid:0
           119985000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:225d
           119995000 linemun:      11992 addr:225d expected_valid:0
           119995000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:225d
           120005000 linemun:      11993 addr:225d expected_valid:0
           120005000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:225d
           120015000 linemun:      11994 addr:225d expected_valid:0
           120015000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:225d
           120025000 linemun:      11995 addr:225d expected_valid:0
           120025000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:225d
           120035000 linemun:      11996 addr:225d expected_valid:0
           120035000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:225d
           120035000 RTL LRU_BIT[1d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225d
           120045000 linemun:      11997 addr:225d expected_valid:1
           120045000 RTL LRU_BIT[1d]=10 UPDATED FOR HIT ADDR:225d
           120055000 linemun:      11998 addr:225e expected_valid:0
           120055000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           120065000 linemun:      11999 addr:225e expected_valid:0
           120065000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           120075000 linemun:      12000 addr:225e expected_valid:0
           120075000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           120085000 linemun:      12001 addr:225e expected_valid:0
           120085000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           120095000 linemun:      12002 addr:225e expected_valid:0
           120095000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           120105000 linemun:      12003 addr:225e expected_valid:0
           120105000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           120115000 linemun:      12004 addr:225e expected_valid:0
           120115000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           120125000 linemun:      12005 addr:225e expected_valid:0
           120125000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           120135000 linemun:      12006 addr:225e expected_valid:0
           120135000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:225e
           120135000 RTL LRU_BIT[1e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:225e
           120145000 linemun:      12007 addr:225e expected_valid:1
           120145000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:225e
           120155000 linemun:      12008 addr:352d expected_valid:1
           120155000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:352d
           120165000 linemun:      12009 addr:352e expected_valid:0
           120165000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           120175000 linemun:      12010 addr:352e expected_valid:0
           120175000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           120185000 linemun:      12011 addr:352e expected_valid:0
           120185000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           120195000 linemun:      12012 addr:352e expected_valid:0
           120195000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           120205000 linemun:      12013 addr:352e expected_valid:0
           120205000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           120215000 linemun:      12014 addr:352e expected_valid:0
           120215000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           120225000 linemun:      12015 addr:352e expected_valid:0
           120225000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           120235000 linemun:      12016 addr:352e expected_valid:0
           120235000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           120245000 linemun:      12017 addr:352e expected_valid:0
           120245000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           120245000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:352e
           120255000 linemun:      12018 addr:352e expected_valid:1
           120255000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:352e
           120265000 linemun:      12019 addr:1693 expected_valid:1
           120265000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1693
           120275000 linemun:      12020 addr:5b51 expected_valid:0
           120275000 RTL LRU_BIT[11]=01 FOR MISS ADDR:5b51
           120285000 linemun:      12021 addr:5b51 expected_valid:0
           120285000 RTL LRU_BIT[11]=01 FOR MISS ADDR:5b51
           120295000 linemun:      12022 addr:5b51 expected_valid:0
           120295000 RTL LRU_BIT[11]=01 FOR MISS ADDR:5b51
           120305000 linemun:      12023 addr:5b51 expected_valid:0
           120305000 RTL LRU_BIT[11]=01 FOR MISS ADDR:5b51
           120315000 linemun:      12024 addr:5b51 expected_valid:0
           120315000 RTL LRU_BIT[11]=01 FOR MISS ADDR:5b51
           120325000 linemun:      12025 addr:5b51 expected_valid:0
           120325000 RTL LRU_BIT[11]=01 FOR MISS ADDR:5b51
           120335000 linemun:      12026 addr:5b51 expected_valid:0
           120335000 RTL LRU_BIT[11]=01 FOR MISS ADDR:5b51
           120345000 linemun:      12027 addr:5b51 expected_valid:0
           120345000 RTL LRU_BIT[11]=01 FOR MISS ADDR:5b51
           120355000 linemun:      12028 addr:5b51 expected_valid:0
           120355000 RTL LRU_BIT[11]=01 FOR MISS ADDR:5b51
           120355000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5b51
           120365000 linemun:      12029 addr:5b51 expected_valid:1
           120365000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:5b51
           120375000 linemun:      12030 addr:1b96 expected_valid:1
           120375000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1b96
           120385000 linemun:      12031 addr:1b97 expected_valid:1
           120385000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:1b97
           120395000 linemun:      12032 addr:238a expected_valid:1
           120395000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:238a
           120405000 linemun:      12033 addr:238b expected_valid:0
           120405000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           120415000 linemun:      12034 addr:238b expected_valid:0
           120415000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           120425000 linemun:      12035 addr:238b expected_valid:0
           120425000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           120435000 linemun:      12036 addr:238b expected_valid:0
           120435000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           120445000 linemun:      12037 addr:238b expected_valid:0
           120445000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           120455000 linemun:      12038 addr:238b expected_valid:0
           120455000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           120465000 linemun:      12039 addr:238b expected_valid:0
           120465000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           120475000 linemun:      12040 addr:238b expected_valid:0
           120475000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           120485000 linemun:      12041 addr:238b expected_valid:0
           120485000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           120485000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:238b
           120495000 linemun:      12042 addr:238b expected_valid:1
           120495000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:238b
           120505000 linemun:      12043 addr:238c expected_valid:0
           120505000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           120515000 linemun:      12044 addr:238c expected_valid:0
           120515000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           120525000 linemun:      12045 addr:238c expected_valid:0
           120525000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           120535000 linemun:      12046 addr:238c expected_valid:0
           120535000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           120545000 linemun:      12047 addr:238c expected_valid:0
           120545000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           120555000 linemun:      12048 addr:238c expected_valid:0
           120555000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           120565000 linemun:      12049 addr:238c expected_valid:0
           120565000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           120575000 linemun:      12050 addr:238c expected_valid:0
           120575000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           120585000 linemun:      12051 addr:238c expected_valid:0
           120585000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           120585000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:238c
           120595000 linemun:      12052 addr:238c expected_valid:1
           120595000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:238c
           120605000 linemun:      12053 addr:32a9 expected_valid:1
           120605000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:32a9
           120615000 linemun:      12054 addr:4904 expected_valid:0
           120615000 RTL LRU_BIT[04]=01 FOR MISS ADDR:4904
           120625000 linemun:      12055 addr:4904 expected_valid:0
           120625000 RTL LRU_BIT[04]=01 FOR MISS ADDR:4904
           120635000 linemun:      12056 addr:4904 expected_valid:0
           120635000 RTL LRU_BIT[04]=01 FOR MISS ADDR:4904
           120645000 linemun:      12057 addr:4904 expected_valid:0
           120645000 RTL LRU_BIT[04]=01 FOR MISS ADDR:4904
           120655000 linemun:      12058 addr:4904 expected_valid:0
           120655000 RTL LRU_BIT[04]=01 FOR MISS ADDR:4904
           120665000 linemun:      12059 addr:4904 expected_valid:0
           120665000 RTL LRU_BIT[04]=01 FOR MISS ADDR:4904
           120675000 linemun:      12060 addr:4904 expected_valid:0
           120675000 RTL LRU_BIT[04]=01 FOR MISS ADDR:4904
           120685000 linemun:      12061 addr:4904 expected_valid:0
           120685000 RTL LRU_BIT[04]=01 FOR MISS ADDR:4904
           120695000 linemun:      12062 addr:4904 expected_valid:0
           120695000 RTL LRU_BIT[04]=01 FOR MISS ADDR:4904
           120695000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4904
           120705000 linemun:      12063 addr:4904 expected_valid:1
           120705000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:4904
           120715000 linemun:      12064 addr:4905 expected_valid:0
           120715000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           120725000 linemun:      12065 addr:4905 expected_valid:0
           120725000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           120735000 linemun:      12066 addr:4905 expected_valid:0
           120735000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           120745000 linemun:      12067 addr:4905 expected_valid:0
           120745000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           120755000 linemun:      12068 addr:4905 expected_valid:0
           120755000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           120765000 linemun:      12069 addr:4905 expected_valid:0
           120765000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           120775000 linemun:      12070 addr:4905 expected_valid:0
           120775000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           120785000 linemun:      12071 addr:4905 expected_valid:0
           120785000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           120795000 linemun:      12072 addr:4905 expected_valid:0
           120795000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           120795000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4905
           120805000 linemun:      12073 addr:4905 expected_valid:1
           120805000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:4905
           120815000 linemun:      12074 addr:4906 expected_valid:0
           120815000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           120825000 linemun:      12075 addr:4906 expected_valid:0
           120825000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           120835000 linemun:      12076 addr:4906 expected_valid:0
           120835000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           120845000 linemun:      12077 addr:4906 expected_valid:0
           120845000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           120855000 linemun:      12078 addr:4906 expected_valid:0
           120855000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           120865000 linemun:      12079 addr:4906 expected_valid:0
           120865000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           120875000 linemun:      12080 addr:4906 expected_valid:0
           120875000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           120885000 linemun:      12081 addr:4906 expected_valid:0
           120885000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           120895000 linemun:      12082 addr:4906 expected_valid:0
           120895000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           120895000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4906
           120905000 linemun:      12083 addr:4906 expected_valid:1
           120905000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:4906
           120915000 linemun:      12084 addr:4907 expected_valid:0
           120915000 RTL LRU_BIT[07]=01 FOR MISS ADDR:4907
           120925000 linemun:      12085 addr:4907 expected_valid:0
           120925000 RTL LRU_BIT[07]=01 FOR MISS ADDR:4907
           120935000 linemun:      12086 addr:4907 expected_valid:0
           120935000 RTL LRU_BIT[07]=01 FOR MISS ADDR:4907
           120945000 linemun:      12087 addr:4907 expected_valid:0
           120945000 RTL LRU_BIT[07]=01 FOR MISS ADDR:4907
           120955000 linemun:      12088 addr:4907 expected_valid:0
           120955000 RTL LRU_BIT[07]=01 FOR MISS ADDR:4907
           120965000 linemun:      12089 addr:4907 expected_valid:0
           120965000 RTL LRU_BIT[07]=01 FOR MISS ADDR:4907
           120975000 linemun:      12090 addr:4907 expected_valid:0
           120975000 RTL LRU_BIT[07]=01 FOR MISS ADDR:4907
           120985000 linemun:      12091 addr:4907 expected_valid:0
           120985000 RTL LRU_BIT[07]=01 FOR MISS ADDR:4907
           120995000 linemun:      12092 addr:4907 expected_valid:0
           120995000 RTL LRU_BIT[07]=01 FOR MISS ADDR:4907
           120995000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4907
           121005000 linemun:      12093 addr:4907 expected_valid:1
           121005000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:4907
           121015000 linemun:      12094 addr:4908 expected_valid:0
           121015000 RTL LRU_BIT[08]=01 FOR MISS ADDR:4908
           121025000 linemun:      12095 addr:4908 expected_valid:0
           121025000 RTL LRU_BIT[08]=01 FOR MISS ADDR:4908
           121035000 linemun:      12096 addr:4908 expected_valid:0
           121035000 RTL LRU_BIT[08]=01 FOR MISS ADDR:4908
           121045000 linemun:      12097 addr:4908 expected_valid:0
           121045000 RTL LRU_BIT[08]=01 FOR MISS ADDR:4908
           121055000 linemun:      12098 addr:4908 expected_valid:0
           121055000 RTL LRU_BIT[08]=01 FOR MISS ADDR:4908
           121065000 linemun:      12099 addr:4908 expected_valid:0
           121065000 RTL LRU_BIT[08]=01 FOR MISS ADDR:4908
           121075000 linemun:      12100 addr:4908 expected_valid:0
           121075000 RTL LRU_BIT[08]=01 FOR MISS ADDR:4908
           121085000 linemun:      12101 addr:4908 expected_valid:0
           121085000 RTL LRU_BIT[08]=01 FOR MISS ADDR:4908
           121095000 linemun:      12102 addr:4908 expected_valid:0
           121095000 RTL LRU_BIT[08]=01 FOR MISS ADDR:4908
           121095000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4908
           121105000 linemun:      12103 addr:4908 expected_valid:1
           121105000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:4908
           121115000 linemun:      12104 addr:0f5f expected_valid:0
           121115000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
           121125000 linemun:      12105 addr:0f5f expected_valid:0
           121125000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
           121135000 linemun:      12106 addr:0f5f expected_valid:0
           121135000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
           121145000 linemun:      12107 addr:0f5f expected_valid:0
           121145000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
           121155000 linemun:      12108 addr:0f5f expected_valid:0
           121155000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
           121165000 linemun:      12109 addr:0f5f expected_valid:0
           121165000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
           121175000 linemun:      12110 addr:0f5f expected_valid:0
           121175000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
           121185000 linemun:      12111 addr:0f5f expected_valid:0
           121185000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
           121195000 linemun:      12112 addr:0f5f expected_valid:0
           121195000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:0f5f
           121195000 RTL LRU_BIT[1f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0f5f
           121205000 linemun:      12113 addr:0f5f expected_valid:1
           121205000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:0f5f
           121215000 linemun:      12114 addr:0f60 expected_valid:0
           121215000 RTL LRU_BIT[20]=10 FOR MISS ADDR:0f60
           121225000 linemun:      12115 addr:0f60 expected_valid:0
           121225000 RTL LRU_BIT[20]=10 FOR MISS ADDR:0f60
           121235000 linemun:      12116 addr:0f60 expected_valid:0
           121235000 RTL LRU_BIT[20]=10 FOR MISS ADDR:0f60
           121245000 linemun:      12117 addr:0f60 expected_valid:0
           121245000 RTL LRU_BIT[20]=10 FOR MISS ADDR:0f60
           121255000 linemun:      12118 addr:0f60 expected_valid:0
           121255000 RTL LRU_BIT[20]=10 FOR MISS ADDR:0f60
           121265000 linemun:      12119 addr:0f60 expected_valid:0
           121265000 RTL LRU_BIT[20]=10 FOR MISS ADDR:0f60
           121275000 linemun:      12120 addr:0f60 expected_valid:0
           121275000 RTL LRU_BIT[20]=10 FOR MISS ADDR:0f60
           121285000 linemun:      12121 addr:0f60 expected_valid:0
           121285000 RTL LRU_BIT[20]=10 FOR MISS ADDR:0f60
           121295000 linemun:      12122 addr:0f60 expected_valid:0
           121295000 RTL LRU_BIT[20]=10 FOR MISS ADDR:0f60
           121295000 RTL LRU_BIT[20]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0f60
           121305000 linemun:      12123 addr:0f60 expected_valid:1
           121305000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:0f60
           121315000 linemun:      12124 addr:0f61 expected_valid:1
           121315000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:0f61
           121325000 linemun:      12125 addr:0f62 expected_valid:0
           121325000 RTL LRU_BIT[22]=10 FOR MISS ADDR:0f62
           121335000 linemun:      12126 addr:0f62 expected_valid:0
           121335000 RTL LRU_BIT[22]=10 FOR MISS ADDR:0f62
           121345000 linemun:      12127 addr:0f62 expected_valid:0
           121345000 RTL LRU_BIT[22]=10 FOR MISS ADDR:0f62
           121355000 linemun:      12128 addr:0f62 expected_valid:0
           121355000 RTL LRU_BIT[22]=10 FOR MISS ADDR:0f62
           121365000 linemun:      12129 addr:0f62 expected_valid:0
           121365000 RTL LRU_BIT[22]=10 FOR MISS ADDR:0f62
           121375000 linemun:      12130 addr:0f62 expected_valid:0
           121375000 RTL LRU_BIT[22]=10 FOR MISS ADDR:0f62
           121385000 linemun:      12131 addr:0f62 expected_valid:0
           121385000 RTL LRU_BIT[22]=10 FOR MISS ADDR:0f62
           121395000 linemun:      12132 addr:0f62 expected_valid:0
           121395000 RTL LRU_BIT[22]=10 FOR MISS ADDR:0f62
           121405000 linemun:      12133 addr:0f62 expected_valid:0
           121405000 RTL LRU_BIT[22]=10 FOR MISS ADDR:0f62
           121405000 RTL LRU_BIT[22]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0f62
           121415000 linemun:      12134 addr:0f62 expected_valid:1
           121415000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:0f62
           121425000 linemun:      12135 addr:0f63 expected_valid:1
           121425000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:0f63
           121435000 linemun:      12136 addr:2f2c expected_valid:1
           121435000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:2f2c
           121445000 linemun:      12137 addr:2f2d expected_valid:1
           121445000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:2f2d
           121455000 linemun:      12138 addr:2f2e expected_valid:0
           121455000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           121465000 linemun:      12139 addr:2f2e expected_valid:0
           121465000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           121475000 linemun:      12140 addr:2f2e expected_valid:0
           121475000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           121485000 linemun:      12141 addr:2f2e expected_valid:0
           121485000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           121495000 linemun:      12142 addr:2f2e expected_valid:0
           121495000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           121505000 linemun:      12143 addr:2f2e expected_valid:0
           121505000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           121515000 linemun:      12144 addr:2f2e expected_valid:0
           121515000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           121525000 linemun:      12145 addr:2f2e expected_valid:0
           121525000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           121535000 linemun:      12146 addr:2f2e expected_valid:0
           121535000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:2f2e
           121535000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f2e
           121545000 linemun:      12147 addr:2f2e expected_valid:1
           121545000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:2f2e
           121555000 linemun:      12148 addr:2f2f expected_valid:1
           121555000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:2f2f
           121565000 linemun:      12149 addr:2f30 expected_valid:1
           121565000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:2f30
           121575000 linemun:      12150 addr:32a9 expected_valid:1
           121575000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:32a9
           121585000 linemun:      12151 addr:32aa expected_valid:0
           121585000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           121595000 linemun:      12152 addr:32aa expected_valid:0
           121595000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           121605000 linemun:      12153 addr:32aa expected_valid:0
           121605000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           121615000 linemun:      12154 addr:32aa expected_valid:0
           121615000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           121625000 linemun:      12155 addr:32aa expected_valid:0
           121625000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           121635000 linemun:      12156 addr:32aa expected_valid:0
           121635000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           121645000 linemun:      12157 addr:32aa expected_valid:0
           121645000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           121655000 linemun:      12158 addr:32aa expected_valid:0
           121655000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           121665000 linemun:      12159 addr:32aa expected_valid:0
           121665000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           121665000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:32aa
           121675000 linemun:      12160 addr:32aa expected_valid:1
           121675000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:32aa
           121685000 linemun:      12161 addr:144f expected_valid:0
           121685000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
           121695000 linemun:      12162 addr:144f expected_valid:0
           121695000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
           121705000 linemun:      12163 addr:144f expected_valid:0
           121705000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
           121715000 linemun:      12164 addr:144f expected_valid:0
           121715000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
           121725000 linemun:      12165 addr:144f expected_valid:0
           121725000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
           121735000 linemun:      12166 addr:144f expected_valid:0
           121735000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
           121745000 linemun:      12167 addr:144f expected_valid:0
           121745000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
           121755000 linemun:      12168 addr:144f expected_valid:0
           121755000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
           121765000 linemun:      12169 addr:144f expected_valid:0
           121765000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:144f
           121765000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:144f
           121775000 linemun:      12170 addr:144f expected_valid:1
           121775000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:144f
           121785000 linemun:      12171 addr:1450 expected_valid:0
           121785000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           121795000 linemun:      12172 addr:1450 expected_valid:0
           121795000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           121805000 linemun:      12173 addr:1450 expected_valid:0
           121805000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           121815000 linemun:      12174 addr:1450 expected_valid:0
           121815000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           121825000 linemun:      12175 addr:1450 expected_valid:0
           121825000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           121835000 linemun:      12176 addr:1450 expected_valid:0
           121835000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           121845000 linemun:      12177 addr:1450 expected_valid:0
           121845000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           121855000 linemun:      12178 addr:1450 expected_valid:0
           121855000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           121865000 linemun:      12179 addr:1450 expected_valid:0
           121865000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           121865000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1450
           121875000 linemun:      12180 addr:1450 expected_valid:1
           121875000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:1450
           121885000 linemun:      12181 addr:1693 expected_valid:1
           121885000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1693
           121895000 linemun:      12182 addr:57ee expected_valid:0
           121895000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:57ee
           121905000 linemun:      12183 addr:57ee expected_valid:0
           121905000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:57ee
           121915000 linemun:      12184 addr:57ee expected_valid:0
           121915000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:57ee
           121925000 linemun:      12185 addr:57ee expected_valid:0
           121925000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:57ee
           121935000 linemun:      12186 addr:57ee expected_valid:0
           121935000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:57ee
           121945000 linemun:      12187 addr:57ee expected_valid:0
           121945000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:57ee
           121955000 linemun:      12188 addr:57ee expected_valid:0
           121955000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:57ee
           121965000 linemun:      12189 addr:57ee expected_valid:0
           121965000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:57ee
           121975000 linemun:      12190 addr:57ee expected_valid:0
           121975000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:57ee
           121975000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:57ee
           121985000 linemun:      12191 addr:57ee expected_valid:1
           121985000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:57ee
           121995000 linemun:      12192 addr:57ef expected_valid:0
           121995000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:57ef
           122005000 linemun:      12193 addr:57ef expected_valid:0
           122005000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:57ef
           122015000 linemun:      12194 addr:57ef expected_valid:0
           122015000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:57ef
           122025000 linemun:      12195 addr:57ef expected_valid:0
           122025000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:57ef
           122035000 linemun:      12196 addr:57ef expected_valid:0
           122035000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:57ef
           122045000 linemun:      12197 addr:57ef expected_valid:0
           122045000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:57ef
           122055000 linemun:      12198 addr:57ef expected_valid:0
           122055000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:57ef
           122065000 linemun:      12199 addr:57ef expected_valid:0
           122065000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:57ef
           122075000 linemun:      12200 addr:57ef expected_valid:0
           122075000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:57ef
           122075000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:57ef
           122085000 linemun:      12201 addr:57ef expected_valid:1
           122085000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:57ef
           122095000 linemun:      12202 addr:4b45 expected_valid:0
           122095000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           122105000 linemun:      12203 addr:4b45 expected_valid:0
           122105000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           122115000 linemun:      12204 addr:4b45 expected_valid:0
           122115000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           122125000 linemun:      12205 addr:4b45 expected_valid:0
           122125000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           122135000 linemun:      12206 addr:4b45 expected_valid:0
           122135000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           122145000 linemun:      12207 addr:4b45 expected_valid:0
           122145000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           122155000 linemun:      12208 addr:4b45 expected_valid:0
           122155000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           122165000 linemun:      12209 addr:4b45 expected_valid:0
           122165000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           122175000 linemun:      12210 addr:4b45 expected_valid:0
           122175000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           122175000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4b45
           122185000 linemun:      12211 addr:4b45 expected_valid:1
           122185000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:4b45
           122195000 linemun:      12212 addr:4b46 expected_valid:0
           122195000 RTL LRU_BIT[06]=01 FOR MISS ADDR:4b46
           122205000 linemun:      12213 addr:4b46 expected_valid:0
           122205000 RTL LRU_BIT[06]=01 FOR MISS ADDR:4b46
           122215000 linemun:      12214 addr:4b46 expected_valid:0
           122215000 RTL LRU_BIT[06]=01 FOR MISS ADDR:4b46
           122225000 linemun:      12215 addr:4b46 expected_valid:0
           122225000 RTL LRU_BIT[06]=01 FOR MISS ADDR:4b46
           122235000 linemun:      12216 addr:4b46 expected_valid:0
           122235000 RTL LRU_BIT[06]=01 FOR MISS ADDR:4b46
           122245000 linemun:      12217 addr:4b46 expected_valid:0
           122245000 RTL LRU_BIT[06]=01 FOR MISS ADDR:4b46
           122255000 linemun:      12218 addr:4b46 expected_valid:0
           122255000 RTL LRU_BIT[06]=01 FOR MISS ADDR:4b46
           122265000 linemun:      12219 addr:4b46 expected_valid:0
           122265000 RTL LRU_BIT[06]=01 FOR MISS ADDR:4b46
           122275000 linemun:      12220 addr:4b46 expected_valid:0
           122275000 RTL LRU_BIT[06]=01 FOR MISS ADDR:4b46
           122275000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4b46
           122285000 linemun:      12221 addr:4b46 expected_valid:1
           122285000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:4b46
           122295000 linemun:      12222 addr:4b47 expected_valid:0
           122295000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4b47
           122305000 linemun:      12223 addr:4b47 expected_valid:0
           122305000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4b47
           122315000 linemun:      12224 addr:4b47 expected_valid:0
           122315000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4b47
           122325000 linemun:      12225 addr:4b47 expected_valid:0
           122325000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4b47
           122335000 linemun:      12226 addr:4b47 expected_valid:0
           122335000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4b47
           122345000 linemun:      12227 addr:4b47 expected_valid:0
           122345000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4b47
           122355000 linemun:      12228 addr:4b47 expected_valid:0
           122355000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4b47
           122365000 linemun:      12229 addr:4b47 expected_valid:0
           122365000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4b47
           122375000 linemun:      12230 addr:4b47 expected_valid:0
           122375000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4b47
           122375000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4b47
           122385000 linemun:      12231 addr:4b47 expected_valid:1
           122385000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:4b47
           122395000 linemun:      12232 addr:08b6 expected_valid:0
           122395000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           122405000 linemun:      12233 addr:08b6 expected_valid:0
           122405000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           122415000 linemun:      12234 addr:08b6 expected_valid:0
           122415000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           122425000 linemun:      12235 addr:08b6 expected_valid:0
           122425000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           122435000 linemun:      12236 addr:08b6 expected_valid:0
           122435000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           122445000 linemun:      12237 addr:08b6 expected_valid:0
           122445000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           122455000 linemun:      12238 addr:08b6 expected_valid:0
           122455000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           122465000 linemun:      12239 addr:08b6 expected_valid:0
           122465000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           122475000 linemun:      12240 addr:08b6 expected_valid:0
           122475000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           122475000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b6
           122485000 linemun:      12241 addr:08b6 expected_valid:1
           122485000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:08b6
           122495000 linemun:      12242 addr:08b7 expected_valid:0
           122495000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           122505000 linemun:      12243 addr:08b7 expected_valid:0
           122505000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           122515000 linemun:      12244 addr:08b7 expected_valid:0
           122515000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           122525000 linemun:      12245 addr:08b7 expected_valid:0
           122525000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           122535000 linemun:      12246 addr:08b7 expected_valid:0
           122535000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           122545000 linemun:      12247 addr:08b7 expected_valid:0
           122545000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           122555000 linemun:      12248 addr:08b7 expected_valid:0
           122555000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           122565000 linemun:      12249 addr:08b7 expected_valid:0
           122565000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           122575000 linemun:      12250 addr:08b7 expected_valid:0
           122575000 RTL LRU_BIT[37]=01 FOR MISS ADDR:08b7
           122575000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b7
           122585000 linemun:      12251 addr:08b7 expected_valid:1
           122585000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:08b7
           122595000 linemun:      12252 addr:08b8 expected_valid:1
           122595000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:08b8
           122605000 linemun:      12253 addr:1839 expected_valid:1
           122605000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1839
           122615000 linemun:      12254 addr:183a expected_valid:1
           122615000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:183a
           122625000 linemun:      12255 addr:0a00 expected_valid:0
           122625000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           122635000 linemun:      12256 addr:0a00 expected_valid:0
           122635000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           122645000 linemun:      12257 addr:0a00 expected_valid:0
           122645000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           122655000 linemun:      12258 addr:0a00 expected_valid:0
           122655000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           122665000 linemun:      12259 addr:0a00 expected_valid:0
           122665000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           122675000 linemun:      12260 addr:0a00 expected_valid:0
           122675000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           122685000 linemun:      12261 addr:0a00 expected_valid:0
           122685000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           122695000 linemun:      12262 addr:0a00 expected_valid:0
           122695000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           122705000 linemun:      12263 addr:0a00 expected_valid:0
           122705000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           122705000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0a00
           122715000 linemun:      12264 addr:0a00 expected_valid:1
           122715000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
           122725000 linemun:      12265 addr:0a01 expected_valid:0
           122725000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
           122735000 linemun:      12266 addr:0a01 expected_valid:0
           122735000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
           122745000 linemun:      12267 addr:0a01 expected_valid:0
           122745000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
           122755000 linemun:      12268 addr:0a01 expected_valid:0
           122755000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
           122765000 linemun:      12269 addr:0a01 expected_valid:0
           122765000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
           122775000 linemun:      12270 addr:0a01 expected_valid:0
           122775000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
           122785000 linemun:      12271 addr:0a01 expected_valid:0
           122785000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
           122795000 linemun:      12272 addr:0a01 expected_valid:0
           122795000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
           122805000 linemun:      12273 addr:0a01 expected_valid:0
           122805000 RTL LRU_BIT[01]=01 FOR MISS ADDR:0a01
           122805000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0a01
           122815000 linemun:      12274 addr:0a01 expected_valid:1
           122815000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
           122825000 linemun:      12275 addr:1d9b expected_valid:0
           122825000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1d9b
           122835000 linemun:      12276 addr:1d9b expected_valid:0
           122835000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1d9b
           122845000 linemun:      12277 addr:1d9b expected_valid:0
           122845000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1d9b
           122855000 linemun:      12278 addr:1d9b expected_valid:0
           122855000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1d9b
           122865000 linemun:      12279 addr:1d9b expected_valid:0
           122865000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1d9b
           122875000 linemun:      12280 addr:1d9b expected_valid:0
           122875000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1d9b
           122885000 linemun:      12281 addr:1d9b expected_valid:0
           122885000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1d9b
           122895000 linemun:      12282 addr:1d9b expected_valid:0
           122895000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1d9b
           122905000 linemun:      12283 addr:1d9b expected_valid:0
           122905000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1d9b
           122905000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1d9b
           122915000 linemun:      12284 addr:1d9b expected_valid:1
           122915000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:1d9b
           122925000 linemun:      12285 addr:1d9c expected_valid:0
           122925000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1d9c
           122935000 linemun:      12286 addr:1d9c expected_valid:0
           122935000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1d9c
           122945000 linemun:      12287 addr:1d9c expected_valid:0
           122945000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1d9c
           122955000 linemun:      12288 addr:1d9c expected_valid:0
           122955000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1d9c
           122965000 linemun:      12289 addr:1d9c expected_valid:0
           122965000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1d9c
           122975000 linemun:      12290 addr:1d9c expected_valid:0
           122975000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1d9c
           122985000 linemun:      12291 addr:1d9c expected_valid:0
           122985000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1d9c
           122995000 linemun:      12292 addr:1d9c expected_valid:0
           122995000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1d9c
           123005000 linemun:      12293 addr:1d9c expected_valid:0
           123005000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1d9c
           123005000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1d9c
           123015000 linemun:      12294 addr:1d9c expected_valid:1
           123015000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:1d9c
           123025000 linemun:      12295 addr:0a00 expected_valid:1
           123025000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
           123035000 linemun:      12296 addr:0a01 expected_valid:1
           123035000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:0a01
           123045000 linemun:      12297 addr:1e89 expected_valid:1
           123045000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:1e89
           123055000 linemun:      12298 addr:1e8a expected_valid:0
           123055000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:1e8a
           123065000 linemun:      12299 addr:1e8a expected_valid:0
           123065000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:1e8a
           123075000 linemun:      12300 addr:1e8a expected_valid:0
           123075000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:1e8a
           123085000 linemun:      12301 addr:1e8a expected_valid:0
           123085000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:1e8a
           123095000 linemun:      12302 addr:1e8a expected_valid:0
           123095000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:1e8a
           123105000 linemun:      12303 addr:1e8a expected_valid:0
           123105000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:1e8a
           123115000 linemun:      12304 addr:1e8a expected_valid:0
           123115000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:1e8a
           123125000 linemun:      12305 addr:1e8a expected_valid:0
           123125000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:1e8a
           123135000 linemun:      12306 addr:1e8a expected_valid:0
           123135000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:1e8a
           123135000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1e8a
           123145000 linemun:      12307 addr:1e8a expected_valid:1
           123145000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:1e8a
           123155000 linemun:      12308 addr:1e8b expected_valid:0
           123155000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
           123165000 linemun:      12309 addr:1e8b expected_valid:0
           123165000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
           123175000 linemun:      12310 addr:1e8b expected_valid:0
           123175000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
           123185000 linemun:      12311 addr:1e8b expected_valid:0
           123185000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
           123195000 linemun:      12312 addr:1e8b expected_valid:0
           123195000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
           123205000 linemun:      12313 addr:1e8b expected_valid:0
           123205000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
           123215000 linemun:      12314 addr:1e8b expected_valid:0
           123215000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
           123225000 linemun:      12315 addr:1e8b expected_valid:0
           123225000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
           123235000 linemun:      12316 addr:1e8b expected_valid:0
           123235000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:1e8b
           123235000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1e8b
           123245000 linemun:      12317 addr:1e8b expected_valid:1
           123245000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:1e8b
           123255000 linemun:      12318 addr:54e8 expected_valid:1
           123255000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:54e8
           123265000 linemun:      12319 addr:54e9 expected_valid:1
           123265000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:54e9
           123275000 linemun:      12320 addr:54ea expected_valid:1
           123275000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:54ea
           123285000 linemun:      12321 addr:54eb expected_valid:0
           123285000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:54eb
           123295000 linemun:      12322 addr:54eb expected_valid:0
           123295000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:54eb
           123305000 linemun:      12323 addr:54eb expected_valid:0
           123305000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:54eb
           123315000 linemun:      12324 addr:54eb expected_valid:0
           123315000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:54eb
           123325000 linemun:      12325 addr:54eb expected_valid:0
           123325000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:54eb
           123335000 linemun:      12326 addr:54eb expected_valid:0
           123335000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:54eb
           123345000 linemun:      12327 addr:54eb expected_valid:0
           123345000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:54eb
           123355000 linemun:      12328 addr:54eb expected_valid:0
           123355000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:54eb
           123365000 linemun:      12329 addr:54eb expected_valid:0
           123365000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:54eb
           123365000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:54eb
           123375000 linemun:      12330 addr:54eb expected_valid:1
           123375000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:54eb
           123385000 linemun:      12331 addr:54ec expected_valid:0
           123385000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:54ec
           123395000 linemun:      12332 addr:54ec expected_valid:0
           123395000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:54ec
           123405000 linemun:      12333 addr:54ec expected_valid:0
           123405000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:54ec
           123415000 linemun:      12334 addr:54ec expected_valid:0
           123415000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:54ec
           123425000 linemun:      12335 addr:54ec expected_valid:0
           123425000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:54ec
           123435000 linemun:      12336 addr:54ec expected_valid:0
           123435000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:54ec
           123445000 linemun:      12337 addr:54ec expected_valid:0
           123445000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:54ec
           123455000 linemun:      12338 addr:54ec expected_valid:0
           123455000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:54ec
           123465000 linemun:      12339 addr:54ec expected_valid:0
           123465000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:54ec
           123465000 RTL LRU_BIT[2c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:54ec
           123475000 linemun:      12340 addr:54ec expected_valid:1
           123475000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:54ec
           123485000 linemun:      12341 addr:54ed expected_valid:0
           123485000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:54ed
           123495000 linemun:      12342 addr:54ed expected_valid:0
           123495000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:54ed
           123505000 linemun:      12343 addr:54ed expected_valid:0
           123505000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:54ed
           123515000 linemun:      12344 addr:54ed expected_valid:0
           123515000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:54ed
           123525000 linemun:      12345 addr:54ed expected_valid:0
           123525000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:54ed
           123535000 linemun:      12346 addr:54ed expected_valid:0
           123535000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:54ed
           123545000 linemun:      12347 addr:54ed expected_valid:0
           123545000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:54ed
           123555000 linemun:      12348 addr:54ed expected_valid:0
           123555000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:54ed
           123565000 linemun:      12349 addr:54ed expected_valid:0
           123565000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:54ed
           123565000 RTL LRU_BIT[2d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:54ed
           123575000 linemun:      12350 addr:54ed expected_valid:1
           123575000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:54ed
           123585000 linemun:      12351 addr:54ee expected_valid:0
           123585000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:54ee
           123595000 linemun:      12352 addr:54ee expected_valid:0
           123595000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:54ee
           123605000 linemun:      12353 addr:54ee expected_valid:0
           123605000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:54ee
           123615000 linemun:      12354 addr:54ee expected_valid:0
           123615000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:54ee
           123625000 linemun:      12355 addr:54ee expected_valid:0
           123625000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:54ee
           123635000 linemun:      12356 addr:54ee expected_valid:0
           123635000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:54ee
           123645000 linemun:      12357 addr:54ee expected_valid:0
           123645000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:54ee
           123655000 linemun:      12358 addr:54ee expected_valid:0
           123655000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:54ee
           123665000 linemun:      12359 addr:54ee expected_valid:0
           123665000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:54ee
           123665000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54ee
           123675000 linemun:      12360 addr:54ee expected_valid:1
           123675000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:54ee
           123685000 linemun:      12361 addr:54ef expected_valid:0
           123685000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           123695000 linemun:      12362 addr:54ef expected_valid:0
           123695000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           123705000 linemun:      12363 addr:54ef expected_valid:0
           123705000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           123715000 linemun:      12364 addr:54ef expected_valid:0
           123715000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           123725000 linemun:      12365 addr:54ef expected_valid:0
           123725000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           123735000 linemun:      12366 addr:54ef expected_valid:0
           123735000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           123745000 linemun:      12367 addr:54ef expected_valid:0
           123745000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           123755000 linemun:      12368 addr:54ef expected_valid:0
           123755000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           123765000 linemun:      12369 addr:54ef expected_valid:0
           123765000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           123765000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54ef
           123775000 linemun:      12370 addr:54ef expected_valid:1
           123775000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:54ef
           123785000 linemun:      12371 addr:54f0 expected_valid:0
           123785000 RTL LRU_BIT[30]=01 FOR MISS ADDR:54f0
           123795000 linemun:      12372 addr:54f0 expected_valid:0
           123795000 RTL LRU_BIT[30]=01 FOR MISS ADDR:54f0
           123805000 linemun:      12373 addr:54f0 expected_valid:0
           123805000 RTL LRU_BIT[30]=01 FOR MISS ADDR:54f0
           123815000 linemun:      12374 addr:54f0 expected_valid:0
           123815000 RTL LRU_BIT[30]=01 FOR MISS ADDR:54f0
           123825000 linemun:      12375 addr:54f0 expected_valid:0
           123825000 RTL LRU_BIT[30]=01 FOR MISS ADDR:54f0
           123835000 linemun:      12376 addr:54f0 expected_valid:0
           123835000 RTL LRU_BIT[30]=01 FOR MISS ADDR:54f0
           123845000 linemun:      12377 addr:54f0 expected_valid:0
           123845000 RTL LRU_BIT[30]=01 FOR MISS ADDR:54f0
           123855000 linemun:      12378 addr:54f0 expected_valid:0
           123855000 RTL LRU_BIT[30]=01 FOR MISS ADDR:54f0
           123865000 linemun:      12379 addr:54f0 expected_valid:0
           123865000 RTL LRU_BIT[30]=01 FOR MISS ADDR:54f0
           123865000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:54f0
           123875000 linemun:      12380 addr:54f0 expected_valid:1
           123875000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:54f0
           123885000 linemun:      12381 addr:54f1 expected_valid:0
           123885000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           123895000 linemun:      12382 addr:54f1 expected_valid:0
           123895000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           123905000 linemun:      12383 addr:54f1 expected_valid:0
           123905000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           123915000 linemun:      12384 addr:54f1 expected_valid:0
           123915000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           123925000 linemun:      12385 addr:54f1 expected_valid:0
           123925000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           123935000 linemun:      12386 addr:54f1 expected_valid:0
           123935000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           123945000 linemun:      12387 addr:54f1 expected_valid:0
           123945000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           123955000 linemun:      12388 addr:54f1 expected_valid:0
           123955000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           123965000 linemun:      12389 addr:54f1 expected_valid:0
           123965000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           123965000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54f1
           123975000 linemun:      12390 addr:54f1 expected_valid:1
           123975000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:54f1
           123985000 linemun:      12391 addr:54f2 expected_valid:0
           123985000 RTL LRU_BIT[32]=01 FOR MISS ADDR:54f2
           123995000 linemun:      12392 addr:54f2 expected_valid:0
           123995000 RTL LRU_BIT[32]=01 FOR MISS ADDR:54f2
           124005000 linemun:      12393 addr:54f2 expected_valid:0
           124005000 RTL LRU_BIT[32]=01 FOR MISS ADDR:54f2
           124015000 linemun:      12394 addr:54f2 expected_valid:0
           124015000 RTL LRU_BIT[32]=01 FOR MISS ADDR:54f2
           124025000 linemun:      12395 addr:54f2 expected_valid:0
           124025000 RTL LRU_BIT[32]=01 FOR MISS ADDR:54f2
           124035000 linemun:      12396 addr:54f2 expected_valid:0
           124035000 RTL LRU_BIT[32]=01 FOR MISS ADDR:54f2
           124045000 linemun:      12397 addr:54f2 expected_valid:0
           124045000 RTL LRU_BIT[32]=01 FOR MISS ADDR:54f2
           124055000 linemun:      12398 addr:54f2 expected_valid:0
           124055000 RTL LRU_BIT[32]=01 FOR MISS ADDR:54f2
           124065000 linemun:      12399 addr:54f2 expected_valid:0
           124065000 RTL LRU_BIT[32]=01 FOR MISS ADDR:54f2
           124065000 RTL LRU_BIT[32]=01 UPDATED FOR BLOCK1 REPLACE ADDR:54f2
           124075000 linemun:      12400 addr:54f2 expected_valid:1
           124075000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:54f2
           124085000 linemun:      12401 addr:106a expected_valid:0
           124085000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
           124095000 linemun:      12402 addr:106a expected_valid:0
           124095000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
           124105000 linemun:      12403 addr:106a expected_valid:0
           124105000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
           124115000 linemun:      12404 addr:106a expected_valid:0
           124115000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
           124125000 linemun:      12405 addr:106a expected_valid:0
           124125000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
           124135000 linemun:      12406 addr:106a expected_valid:0
           124135000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
           124145000 linemun:      12407 addr:106a expected_valid:0
           124145000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
           124155000 linemun:      12408 addr:106a expected_valid:0
           124155000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
           124165000 linemun:      12409 addr:106a expected_valid:0
           124165000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:106a
           124165000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:106a
           124175000 linemun:      12410 addr:106a expected_valid:1
           124175000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:106a
           124185000 linemun:      12411 addr:106b expected_valid:0
           124185000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
           124195000 linemun:      12412 addr:106b expected_valid:0
           124195000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
           124205000 linemun:      12413 addr:106b expected_valid:0
           124205000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
           124215000 linemun:      12414 addr:106b expected_valid:0
           124215000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
           124225000 linemun:      12415 addr:106b expected_valid:0
           124225000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
           124235000 linemun:      12416 addr:106b expected_valid:0
           124235000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
           124245000 linemun:      12417 addr:106b expected_valid:0
           124245000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
           124255000 linemun:      12418 addr:106b expected_valid:0
           124255000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
           124265000 linemun:      12419 addr:106b expected_valid:0
           124265000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:106b
           124265000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:106b
           124275000 linemun:      12420 addr:106b expected_valid:1
           124275000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:106b
           124285000 linemun:      12421 addr:4ee3 expected_valid:0
           124285000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ee3
           124295000 linemun:      12422 addr:4ee3 expected_valid:0
           124295000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ee3
           124305000 linemun:      12423 addr:4ee3 expected_valid:0
           124305000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ee3
           124315000 linemun:      12424 addr:4ee3 expected_valid:0
           124315000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ee3
           124325000 linemun:      12425 addr:4ee3 expected_valid:0
           124325000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ee3
           124335000 linemun:      12426 addr:4ee3 expected_valid:0
           124335000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ee3
           124345000 linemun:      12427 addr:4ee3 expected_valid:0
           124345000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ee3
           124355000 linemun:      12428 addr:4ee3 expected_valid:0
           124355000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ee3
           124365000 linemun:      12429 addr:4ee3 expected_valid:0
           124365000 RTL LRU_BIT[23]=10 FOR MISS ADDR:4ee3
           124365000 RTL LRU_BIT[23]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4ee3
           124375000 linemun:      12430 addr:4ee3 expected_valid:1
           124375000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:4ee3
           124385000 linemun:      12431 addr:1839 expected_valid:1
           124385000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:1839
           124395000 linemun:      12432 addr:183a expected_valid:1
           124395000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:183a
           124405000 linemun:      12433 addr:183b expected_valid:1
           124405000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:183b
           124415000 linemun:      12434 addr:183c expected_valid:0
           124415000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
           124425000 linemun:      12435 addr:183c expected_valid:0
           124425000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
           124435000 linemun:      12436 addr:183c expected_valid:0
           124435000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
           124445000 linemun:      12437 addr:183c expected_valid:0
           124445000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
           124455000 linemun:      12438 addr:183c expected_valid:0
           124455000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
           124465000 linemun:      12439 addr:183c expected_valid:0
           124465000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
           124475000 linemun:      12440 addr:183c expected_valid:0
           124475000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
           124485000 linemun:      12441 addr:183c expected_valid:0
           124485000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
           124495000 linemun:      12442 addr:183c expected_valid:0
           124495000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:183c
           124495000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:183c
           124505000 linemun:      12443 addr:183c expected_valid:1
           124505000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:183c
           124515000 linemun:      12444 addr:183d expected_valid:0
           124515000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
           124525000 linemun:      12445 addr:183d expected_valid:0
           124525000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
           124535000 linemun:      12446 addr:183d expected_valid:0
           124535000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
           124545000 linemun:      12447 addr:183d expected_valid:0
           124545000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
           124555000 linemun:      12448 addr:183d expected_valid:0
           124555000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
           124565000 linemun:      12449 addr:183d expected_valid:0
           124565000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
           124575000 linemun:      12450 addr:183d expected_valid:0
           124575000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
           124585000 linemun:      12451 addr:183d expected_valid:0
           124585000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
           124595000 linemun:      12452 addr:183d expected_valid:0
           124595000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:183d
           124595000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:183d
           124605000 linemun:      12453 addr:183d expected_valid:1
           124605000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:183d
           124615000 linemun:      12454 addr:183e expected_valid:0
           124615000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:183e
           124625000 linemun:      12455 addr:183e expected_valid:0
           124625000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:183e
           124635000 linemun:      12456 addr:183e expected_valid:0
           124635000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:183e
           124645000 linemun:      12457 addr:183e expected_valid:0
           124645000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:183e
           124655000 linemun:      12458 addr:183e expected_valid:0
           124655000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:183e
           124665000 linemun:      12459 addr:183e expected_valid:0
           124665000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:183e
           124675000 linemun:      12460 addr:183e expected_valid:0
           124675000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:183e
           124685000 linemun:      12461 addr:183e expected_valid:0
           124685000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:183e
           124695000 linemun:      12462 addr:183e expected_valid:0
           124695000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:183e
           124695000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:183e
           124705000 linemun:      12463 addr:183e expected_valid:1
           124705000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:183e
           124715000 linemun:      12464 addr:183f expected_valid:0
           124715000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:183f
           124725000 linemun:      12465 addr:183f expected_valid:0
           124725000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:183f
           124735000 linemun:      12466 addr:183f expected_valid:0
           124735000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:183f
           124745000 linemun:      12467 addr:183f expected_valid:0
           124745000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:183f
           124755000 linemun:      12468 addr:183f expected_valid:0
           124755000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:183f
           124765000 linemun:      12469 addr:183f expected_valid:0
           124765000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:183f
           124775000 linemun:      12470 addr:183f expected_valid:0
           124775000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:183f
           124785000 linemun:      12471 addr:183f expected_valid:0
           124785000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:183f
           124795000 linemun:      12472 addr:183f expected_valid:0
           124795000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:183f
           124795000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:183f
           124805000 linemun:      12473 addr:183f expected_valid:1
           124805000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:183f
           124815000 linemun:      12474 addr:1840 expected_valid:0
           124815000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1840
           124825000 linemun:      12475 addr:1840 expected_valid:0
           124825000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1840
           124835000 linemun:      12476 addr:1840 expected_valid:0
           124835000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1840
           124845000 linemun:      12477 addr:1840 expected_valid:0
           124845000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1840
           124855000 linemun:      12478 addr:1840 expected_valid:0
           124855000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1840
           124865000 linemun:      12479 addr:1840 expected_valid:0
           124865000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1840
           124875000 linemun:      12480 addr:1840 expected_valid:0
           124875000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1840
           124885000 linemun:      12481 addr:1840 expected_valid:0
           124885000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1840
           124895000 linemun:      12482 addr:1840 expected_valid:0
           124895000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1840
           124895000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1840
           124905000 linemun:      12483 addr:1840 expected_valid:1
           124905000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:1840
           124915000 linemun:      12484 addr:1841 expected_valid:0
           124915000 RTL LRU_BIT[01]=10 FOR MISS ADDR:1841
           124925000 linemun:      12485 addr:1841 expected_valid:0
           124925000 RTL LRU_BIT[01]=10 FOR MISS ADDR:1841
           124935000 linemun:      12486 addr:1841 expected_valid:0
           124935000 RTL LRU_BIT[01]=10 FOR MISS ADDR:1841
           124945000 linemun:      12487 addr:1841 expected_valid:0
           124945000 RTL LRU_BIT[01]=10 FOR MISS ADDR:1841
           124955000 linemun:      12488 addr:1841 expected_valid:0
           124955000 RTL LRU_BIT[01]=10 FOR MISS ADDR:1841
           124965000 linemun:      12489 addr:1841 expected_valid:0
           124965000 RTL LRU_BIT[01]=10 FOR MISS ADDR:1841
           124975000 linemun:      12490 addr:1841 expected_valid:0
           124975000 RTL LRU_BIT[01]=10 FOR MISS ADDR:1841
           124985000 linemun:      12491 addr:1841 expected_valid:0
           124985000 RTL LRU_BIT[01]=10 FOR MISS ADDR:1841
           124995000 linemun:      12492 addr:1841 expected_valid:0
           124995000 RTL LRU_BIT[01]=10 FOR MISS ADDR:1841
           124995000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1841
           125005000 linemun:      12493 addr:1841 expected_valid:1
           125005000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:1841
           125015000 linemun:      12494 addr:5ae9 expected_valid:0
           125015000 RTL LRU_BIT[29]=10 FOR MISS ADDR:5ae9
           125025000 linemun:      12495 addr:5ae9 expected_valid:0
           125025000 RTL LRU_BIT[29]=10 FOR MISS ADDR:5ae9
           125035000 linemun:      12496 addr:5ae9 expected_valid:0
           125035000 RTL LRU_BIT[29]=10 FOR MISS ADDR:5ae9
           125045000 linemun:      12497 addr:5ae9 expected_valid:0
           125045000 RTL LRU_BIT[29]=10 FOR MISS ADDR:5ae9
           125055000 linemun:      12498 addr:5ae9 expected_valid:0
           125055000 RTL LRU_BIT[29]=10 FOR MISS ADDR:5ae9
           125065000 linemun:      12499 addr:5ae9 expected_valid:0
           125065000 RTL LRU_BIT[29]=10 FOR MISS ADDR:5ae9
           125075000 linemun:      12500 addr:5ae9 expected_valid:0
           125075000 RTL LRU_BIT[29]=10 FOR MISS ADDR:5ae9
           125085000 linemun:      12501 addr:5ae9 expected_valid:0
           125085000 RTL LRU_BIT[29]=10 FOR MISS ADDR:5ae9
           125095000 linemun:      12502 addr:5ae9 expected_valid:0
           125095000 RTL LRU_BIT[29]=10 FOR MISS ADDR:5ae9
           125095000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5ae9
           125105000 linemun:      12503 addr:5ae9 expected_valid:1
           125105000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:5ae9
           125115000 linemun:      12504 addr:5aea expected_valid:0
           125115000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:5aea
           125125000 linemun:      12505 addr:5aea expected_valid:0
           125125000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:5aea
           125135000 linemun:      12506 addr:5aea expected_valid:0
           125135000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:5aea
           125145000 linemun:      12507 addr:5aea expected_valid:0
           125145000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:5aea
           125155000 linemun:      12508 addr:5aea expected_valid:0
           125155000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:5aea
           125165000 linemun:      12509 addr:5aea expected_valid:0
           125165000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:5aea
           125175000 linemun:      12510 addr:5aea expected_valid:0
           125175000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:5aea
           125185000 linemun:      12511 addr:5aea expected_valid:0
           125185000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:5aea
           125195000 linemun:      12512 addr:5aea expected_valid:0
           125195000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:5aea
           125195000 RTL LRU_BIT[2a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5aea
           125205000 linemun:      12513 addr:5aea expected_valid:1
           125205000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:5aea
           125215000 linemun:      12514 addr:5aeb expected_valid:0
           125215000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5aeb
           125225000 linemun:      12515 addr:5aeb expected_valid:0
           125225000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5aeb
           125235000 linemun:      12516 addr:5aeb expected_valid:0
           125235000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5aeb
           125245000 linemun:      12517 addr:5aeb expected_valid:0
           125245000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5aeb
           125255000 linemun:      12518 addr:5aeb expected_valid:0
           125255000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5aeb
           125265000 linemun:      12519 addr:5aeb expected_valid:0
           125265000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5aeb
           125275000 linemun:      12520 addr:5aeb expected_valid:0
           125275000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5aeb
           125285000 linemun:      12521 addr:5aeb expected_valid:0
           125285000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5aeb
           125295000 linemun:      12522 addr:5aeb expected_valid:0
           125295000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5aeb
           125295000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5aeb
           125305000 linemun:      12523 addr:5aeb expected_valid:1
           125305000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:5aeb
           125315000 linemun:      12524 addr:5aec expected_valid:0
           125315000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:5aec
           125325000 linemun:      12525 addr:5aec expected_valid:0
           125325000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:5aec
           125335000 linemun:      12526 addr:5aec expected_valid:0
           125335000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:5aec
           125345000 linemun:      12527 addr:5aec expected_valid:0
           125345000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:5aec
           125355000 linemun:      12528 addr:5aec expected_valid:0
           125355000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:5aec
           125365000 linemun:      12529 addr:5aec expected_valid:0
           125365000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:5aec
           125375000 linemun:      12530 addr:5aec expected_valid:0
           125375000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:5aec
           125385000 linemun:      12531 addr:5aec expected_valid:0
           125385000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:5aec
           125395000 linemun:      12532 addr:5aec expected_valid:0
           125395000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:5aec
           125395000 RTL LRU_BIT[2c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5aec
           125405000 linemun:      12533 addr:5aec expected_valid:1
           125405000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:5aec
           125415000 linemun:      12534 addr:5aed expected_valid:0
           125415000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5aed
           125425000 linemun:      12535 addr:5aed expected_valid:0
           125425000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5aed
           125435000 linemun:      12536 addr:5aed expected_valid:0
           125435000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5aed
           125445000 linemun:      12537 addr:5aed expected_valid:0
           125445000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5aed
           125455000 linemun:      12538 addr:5aed expected_valid:0
           125455000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5aed
           125465000 linemun:      12539 addr:5aed expected_valid:0
           125465000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5aed
           125475000 linemun:      12540 addr:5aed expected_valid:0
           125475000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5aed
           125485000 linemun:      12541 addr:5aed expected_valid:0
           125485000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5aed
           125495000 linemun:      12542 addr:5aed expected_valid:0
           125495000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5aed
           125495000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5aed
           125505000 linemun:      12543 addr:5aed expected_valid:1
           125505000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:5aed
           125515000 linemun:      12544 addr:5aee expected_valid:0
           125515000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5aee
           125525000 linemun:      12545 addr:5aee expected_valid:0
           125525000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5aee
           125535000 linemun:      12546 addr:5aee expected_valid:0
           125535000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5aee
           125545000 linemun:      12547 addr:5aee expected_valid:0
           125545000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5aee
           125555000 linemun:      12548 addr:5aee expected_valid:0
           125555000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5aee
           125565000 linemun:      12549 addr:5aee expected_valid:0
           125565000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5aee
           125575000 linemun:      12550 addr:5aee expected_valid:0
           125575000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5aee
           125585000 linemun:      12551 addr:5aee expected_valid:0
           125585000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5aee
           125595000 linemun:      12552 addr:5aee expected_valid:0
           125595000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5aee
           125595000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5aee
           125605000 linemun:      12553 addr:5aee expected_valid:1
           125605000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:5aee
           125615000 linemun:      12554 addr:3887 expected_valid:0
           125615000 RTL LRU_BIT[07]=01 FOR MISS ADDR:3887
           125625000 linemun:      12555 addr:3887 expected_valid:0
           125625000 RTL LRU_BIT[07]=01 FOR MISS ADDR:3887
           125635000 linemun:      12556 addr:3887 expected_valid:0
           125635000 RTL LRU_BIT[07]=01 FOR MISS ADDR:3887
           125645000 linemun:      12557 addr:3887 expected_valid:0
           125645000 RTL LRU_BIT[07]=01 FOR MISS ADDR:3887
           125655000 linemun:      12558 addr:3887 expected_valid:0
           125655000 RTL LRU_BIT[07]=01 FOR MISS ADDR:3887
           125665000 linemun:      12559 addr:3887 expected_valid:0
           125665000 RTL LRU_BIT[07]=01 FOR MISS ADDR:3887
           125675000 linemun:      12560 addr:3887 expected_valid:0
           125675000 RTL LRU_BIT[07]=01 FOR MISS ADDR:3887
           125685000 linemun:      12561 addr:3887 expected_valid:0
           125685000 RTL LRU_BIT[07]=01 FOR MISS ADDR:3887
           125695000 linemun:      12562 addr:3887 expected_valid:0
           125695000 RTL LRU_BIT[07]=01 FOR MISS ADDR:3887
           125695000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3887
           125705000 linemun:      12563 addr:3887 expected_valid:1
           125705000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:3887
           125715000 linemun:      12564 addr:0bfc expected_valid:0
           125715000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
           125725000 linemun:      12565 addr:0bfc expected_valid:0
           125725000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
           125735000 linemun:      12566 addr:0bfc expected_valid:0
           125735000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
           125745000 linemun:      12567 addr:0bfc expected_valid:0
           125745000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
           125755000 linemun:      12568 addr:0bfc expected_valid:0
           125755000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
           125765000 linemun:      12569 addr:0bfc expected_valid:0
           125765000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
           125775000 linemun:      12570 addr:0bfc expected_valid:0
           125775000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
           125785000 linemun:      12571 addr:0bfc expected_valid:0
           125785000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
           125795000 linemun:      12572 addr:0bfc expected_valid:0
           125795000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:0bfc
           125795000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0bfc
           125805000 linemun:      12573 addr:0bfc expected_valid:1
           125805000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:0bfc
           125815000 linemun:      12574 addr:0bfd expected_valid:0
           125815000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
           125825000 linemun:      12575 addr:0bfd expected_valid:0
           125825000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
           125835000 linemun:      12576 addr:0bfd expected_valid:0
           125835000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
           125845000 linemun:      12577 addr:0bfd expected_valid:0
           125845000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
           125855000 linemun:      12578 addr:0bfd expected_valid:0
           125855000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
           125865000 linemun:      12579 addr:0bfd expected_valid:0
           125865000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
           125875000 linemun:      12580 addr:0bfd expected_valid:0
           125875000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
           125885000 linemun:      12581 addr:0bfd expected_valid:0
           125885000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
           125895000 linemun:      12582 addr:0bfd expected_valid:0
           125895000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:0bfd
           125895000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0bfd
           125905000 linemun:      12583 addr:0bfd expected_valid:1
           125905000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:0bfd
           125915000 linemun:      12584 addr:0bfe expected_valid:0
           125915000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
           125925000 linemun:      12585 addr:0bfe expected_valid:0
           125925000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
           125935000 linemun:      12586 addr:0bfe expected_valid:0
           125935000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
           125945000 linemun:      12587 addr:0bfe expected_valid:0
           125945000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
           125955000 linemun:      12588 addr:0bfe expected_valid:0
           125955000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
           125965000 linemun:      12589 addr:0bfe expected_valid:0
           125965000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
           125975000 linemun:      12590 addr:0bfe expected_valid:0
           125975000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
           125985000 linemun:      12591 addr:0bfe expected_valid:0
           125985000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
           125995000 linemun:      12592 addr:0bfe expected_valid:0
           125995000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:0bfe
           125995000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bfe
           126005000 linemun:      12593 addr:0bfe expected_valid:1
           126005000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:0bfe
           126015000 linemun:      12594 addr:3b00 expected_valid:0
           126015000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           126025000 linemun:      12595 addr:3b00 expected_valid:0
           126025000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           126035000 linemun:      12596 addr:3b00 expected_valid:0
           126035000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           126045000 linemun:      12597 addr:3b00 expected_valid:0
           126045000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           126055000 linemun:      12598 addr:3b00 expected_valid:0
           126055000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           126065000 linemun:      12599 addr:3b00 expected_valid:0
           126065000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           126075000 linemun:      12600 addr:3b00 expected_valid:0
           126075000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           126085000 linemun:      12601 addr:3b00 expected_valid:0
           126085000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           126095000 linemun:      12602 addr:3b00 expected_valid:0
           126095000 RTL LRU_BIT[00]=10 FOR MISS ADDR:3b00
           126095000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3b00
           126105000 linemun:      12603 addr:3b00 expected_valid:1
           126105000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:3b00
           126115000 linemun:      12604 addr:3b01 expected_valid:0
           126115000 RTL LRU_BIT[01]=01 FOR MISS ADDR:3b01
           126125000 linemun:      12605 addr:3b01 expected_valid:0
           126125000 RTL LRU_BIT[01]=01 FOR MISS ADDR:3b01
           126135000 linemun:      12606 addr:3b01 expected_valid:0
           126135000 RTL LRU_BIT[01]=01 FOR MISS ADDR:3b01
           126145000 linemun:      12607 addr:3b01 expected_valid:0
           126145000 RTL LRU_BIT[01]=01 FOR MISS ADDR:3b01
           126155000 linemun:      12608 addr:3b01 expected_valid:0
           126155000 RTL LRU_BIT[01]=01 FOR MISS ADDR:3b01
           126165000 linemun:      12609 addr:3b01 expected_valid:0
           126165000 RTL LRU_BIT[01]=01 FOR MISS ADDR:3b01
           126175000 linemun:      12610 addr:3b01 expected_valid:0
           126175000 RTL LRU_BIT[01]=01 FOR MISS ADDR:3b01
           126185000 linemun:      12611 addr:3b01 expected_valid:0
           126185000 RTL LRU_BIT[01]=01 FOR MISS ADDR:3b01
           126195000 linemun:      12612 addr:3b01 expected_valid:0
           126195000 RTL LRU_BIT[01]=01 FOR MISS ADDR:3b01
           126195000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3b01
           126205000 linemun:      12613 addr:3b01 expected_valid:1
           126205000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:3b01
           126215000 linemun:      12614 addr:2d0b expected_valid:0
           126215000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           126225000 linemun:      12615 addr:2d0b expected_valid:0
           126225000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           126235000 linemun:      12616 addr:2d0b expected_valid:0
           126235000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           126245000 linemun:      12617 addr:2d0b expected_valid:0
           126245000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           126255000 linemun:      12618 addr:2d0b expected_valid:0
           126255000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           126265000 linemun:      12619 addr:2d0b expected_valid:0
           126265000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           126275000 linemun:      12620 addr:2d0b expected_valid:0
           126275000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           126285000 linemun:      12621 addr:2d0b expected_valid:0
           126285000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           126295000 linemun:      12622 addr:2d0b expected_valid:0
           126295000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:2d0b
           126295000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2d0b
           126305000 linemun:      12623 addr:2d0b expected_valid:1
           126305000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:2d0b
           126315000 linemun:      12624 addr:2d0c expected_valid:0
           126315000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           126325000 linemun:      12625 addr:2d0c expected_valid:0
           126325000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           126335000 linemun:      12626 addr:2d0c expected_valid:0
           126335000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           126345000 linemun:      12627 addr:2d0c expected_valid:0
           126345000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           126355000 linemun:      12628 addr:2d0c expected_valid:0
           126355000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           126365000 linemun:      12629 addr:2d0c expected_valid:0
           126365000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           126375000 linemun:      12630 addr:2d0c expected_valid:0
           126375000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           126385000 linemun:      12631 addr:2d0c expected_valid:0
           126385000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           126395000 linemun:      12632 addr:2d0c expected_valid:0
           126395000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           126395000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2d0c
           126405000 linemun:      12633 addr:2d0c expected_valid:1
           126405000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:2d0c
           126415000 linemun:      12634 addr:3756 expected_valid:1
           126415000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:3756
           126425000 linemun:      12635 addr:3757 expected_valid:0
           126425000 RTL LRU_BIT[17]=10 FOR MISS ADDR:3757
           126435000 linemun:      12636 addr:3757 expected_valid:0
           126435000 RTL LRU_BIT[17]=10 FOR MISS ADDR:3757
           126445000 linemun:      12637 addr:3757 expected_valid:0
           126445000 RTL LRU_BIT[17]=10 FOR MISS ADDR:3757
           126455000 linemun:      12638 addr:3757 expected_valid:0
           126455000 RTL LRU_BIT[17]=10 FOR MISS ADDR:3757
           126465000 linemun:      12639 addr:3757 expected_valid:0
           126465000 RTL LRU_BIT[17]=10 FOR MISS ADDR:3757
           126475000 linemun:      12640 addr:3757 expected_valid:0
           126475000 RTL LRU_BIT[17]=10 FOR MISS ADDR:3757
           126485000 linemun:      12641 addr:3757 expected_valid:0
           126485000 RTL LRU_BIT[17]=10 FOR MISS ADDR:3757
           126495000 linemun:      12642 addr:3757 expected_valid:0
           126495000 RTL LRU_BIT[17]=10 FOR MISS ADDR:3757
           126505000 linemun:      12643 addr:3757 expected_valid:0
           126505000 RTL LRU_BIT[17]=10 FOR MISS ADDR:3757
           126505000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3757
           126515000 linemun:      12644 addr:3757 expected_valid:1
           126515000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:3757
           126525000 linemun:      12645 addr:3758 expected_valid:0
           126525000 RTL LRU_BIT[18]=01 FOR MISS ADDR:3758
           126535000 linemun:      12646 addr:3758 expected_valid:0
           126535000 RTL LRU_BIT[18]=01 FOR MISS ADDR:3758
           126545000 linemun:      12647 addr:3758 expected_valid:0
           126545000 RTL LRU_BIT[18]=01 FOR MISS ADDR:3758
           126555000 linemun:      12648 addr:3758 expected_valid:0
           126555000 RTL LRU_BIT[18]=01 FOR MISS ADDR:3758
           126565000 linemun:      12649 addr:3758 expected_valid:0
           126565000 RTL LRU_BIT[18]=01 FOR MISS ADDR:3758
           126575000 linemun:      12650 addr:3758 expected_valid:0
           126575000 RTL LRU_BIT[18]=01 FOR MISS ADDR:3758
           126585000 linemun:      12651 addr:3758 expected_valid:0
           126585000 RTL LRU_BIT[18]=01 FOR MISS ADDR:3758
           126595000 linemun:      12652 addr:3758 expected_valid:0
           126595000 RTL LRU_BIT[18]=01 FOR MISS ADDR:3758
           126605000 linemun:      12653 addr:3758 expected_valid:0
           126605000 RTL LRU_BIT[18]=01 FOR MISS ADDR:3758
           126605000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3758
           126615000 linemun:      12654 addr:3758 expected_valid:1
           126615000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:3758
           126625000 linemun:      12655 addr:3759 expected_valid:0
           126625000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           126635000 linemun:      12656 addr:3759 expected_valid:0
           126635000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           126645000 linemun:      12657 addr:3759 expected_valid:0
           126645000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           126655000 linemun:      12658 addr:3759 expected_valid:0
           126655000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           126665000 linemun:      12659 addr:3759 expected_valid:0
           126665000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           126675000 linemun:      12660 addr:3759 expected_valid:0
           126675000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           126685000 linemun:      12661 addr:3759 expected_valid:0
           126685000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           126695000 linemun:      12662 addr:3759 expected_valid:0
           126695000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           126705000 linemun:      12663 addr:3759 expected_valid:0
           126705000 RTL LRU_BIT[19]=10 FOR MISS ADDR:3759
           126705000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3759
           126715000 linemun:      12664 addr:3759 expected_valid:1
           126715000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:3759
           126725000 linemun:      12665 addr:375a expected_valid:0
           126725000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:375a
           126735000 linemun:      12666 addr:375a expected_valid:0
           126735000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:375a
           126745000 linemun:      12667 addr:375a expected_valid:0
           126745000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:375a
           126755000 linemun:      12668 addr:375a expected_valid:0
           126755000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:375a
           126765000 linemun:      12669 addr:375a expected_valid:0
           126765000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:375a
           126775000 linemun:      12670 addr:375a expected_valid:0
           126775000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:375a
           126785000 linemun:      12671 addr:375a expected_valid:0
           126785000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:375a
           126795000 linemun:      12672 addr:375a expected_valid:0
           126795000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:375a
           126805000 linemun:      12673 addr:375a expected_valid:0
           126805000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:375a
           126805000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:375a
           126815000 linemun:      12674 addr:375a expected_valid:1
           126815000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:375a
           126825000 linemun:      12675 addr:05d1 expected_valid:1
           126825000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:05d1
           126835000 linemun:      12676 addr:05d2 expected_valid:1
           126835000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:05d2
           126845000 linemun:      12677 addr:1739 expected_valid:0
           126845000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
           126855000 linemun:      12678 addr:1739 expected_valid:0
           126855000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
           126865000 linemun:      12679 addr:1739 expected_valid:0
           126865000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
           126875000 linemun:      12680 addr:1739 expected_valid:0
           126875000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
           126885000 linemun:      12681 addr:1739 expected_valid:0
           126885000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
           126895000 linemun:      12682 addr:1739 expected_valid:0
           126895000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
           126905000 linemun:      12683 addr:1739 expected_valid:0
           126905000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
           126915000 linemun:      12684 addr:1739 expected_valid:0
           126915000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
           126925000 linemun:      12685 addr:1739 expected_valid:0
           126925000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1739
           126925000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1739
           126935000 linemun:      12686 addr:1739 expected_valid:1
           126935000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1739
           126945000 linemun:      12687 addr:4397 expected_valid:0
           126945000 RTL LRU_BIT[17]=01 FOR MISS ADDR:4397
           126955000 linemun:      12688 addr:4397 expected_valid:0
           126955000 RTL LRU_BIT[17]=01 FOR MISS ADDR:4397
           126965000 linemun:      12689 addr:4397 expected_valid:0
           126965000 RTL LRU_BIT[17]=01 FOR MISS ADDR:4397
           126975000 linemun:      12690 addr:4397 expected_valid:0
           126975000 RTL LRU_BIT[17]=01 FOR MISS ADDR:4397
           126985000 linemun:      12691 addr:4397 expected_valid:0
           126985000 RTL LRU_BIT[17]=01 FOR MISS ADDR:4397
           126995000 linemun:      12692 addr:4397 expected_valid:0
           126995000 RTL LRU_BIT[17]=01 FOR MISS ADDR:4397
           127005000 linemun:      12693 addr:4397 expected_valid:0
           127005000 RTL LRU_BIT[17]=01 FOR MISS ADDR:4397
           127015000 linemun:      12694 addr:4397 expected_valid:0
           127015000 RTL LRU_BIT[17]=01 FOR MISS ADDR:4397
           127025000 linemun:      12695 addr:4397 expected_valid:0
           127025000 RTL LRU_BIT[17]=01 FOR MISS ADDR:4397
           127025000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4397
           127035000 linemun:      12696 addr:4397 expected_valid:1
           127035000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:4397
           127045000 linemun:      12697 addr:4398 expected_valid:0
           127045000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4398
           127055000 linemun:      12698 addr:4398 expected_valid:0
           127055000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4398
           127065000 linemun:      12699 addr:4398 expected_valid:0
           127065000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4398
           127075000 linemun:      12700 addr:4398 expected_valid:0
           127075000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4398
           127085000 linemun:      12701 addr:4398 expected_valid:0
           127085000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4398
           127095000 linemun:      12702 addr:4398 expected_valid:0
           127095000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4398
           127105000 linemun:      12703 addr:4398 expected_valid:0
           127105000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4398
           127115000 linemun:      12704 addr:4398 expected_valid:0
           127115000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4398
           127125000 linemun:      12705 addr:4398 expected_valid:0
           127125000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4398
           127125000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4398
           127135000 linemun:      12706 addr:4398 expected_valid:1
           127135000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:4398
           127145000 linemun:      12707 addr:4399 expected_valid:0
           127145000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           127155000 linemun:      12708 addr:4399 expected_valid:0
           127155000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           127165000 linemun:      12709 addr:4399 expected_valid:0
           127165000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           127175000 linemun:      12710 addr:4399 expected_valid:0
           127175000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           127185000 linemun:      12711 addr:4399 expected_valid:0
           127185000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           127195000 linemun:      12712 addr:4399 expected_valid:0
           127195000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           127205000 linemun:      12713 addr:4399 expected_valid:0
           127205000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           127215000 linemun:      12714 addr:4399 expected_valid:0
           127215000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           127225000 linemun:      12715 addr:4399 expected_valid:0
           127225000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4399
           127225000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4399
           127235000 linemun:      12716 addr:4399 expected_valid:1
           127235000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:4399
           127245000 linemun:      12717 addr:439a expected_valid:0
           127245000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:439a
           127255000 linemun:      12718 addr:439a expected_valid:0
           127255000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:439a
           127265000 linemun:      12719 addr:439a expected_valid:0
           127265000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:439a
           127275000 linemun:      12720 addr:439a expected_valid:0
           127275000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:439a
           127285000 linemun:      12721 addr:439a expected_valid:0
           127285000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:439a
           127295000 linemun:      12722 addr:439a expected_valid:0
           127295000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:439a
           127305000 linemun:      12723 addr:439a expected_valid:0
           127305000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:439a
           127315000 linemun:      12724 addr:439a expected_valid:0
           127315000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:439a
           127325000 linemun:      12725 addr:439a expected_valid:0
           127325000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:439a
           127325000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:439a
           127335000 linemun:      12726 addr:439a expected_valid:1
           127335000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:439a
           127345000 linemun:      12727 addr:439b expected_valid:0
           127345000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:439b
           127355000 linemun:      12728 addr:439b expected_valid:0
           127355000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:439b
           127365000 linemun:      12729 addr:439b expected_valid:0
           127365000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:439b
           127375000 linemun:      12730 addr:439b expected_valid:0
           127375000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:439b
           127385000 linemun:      12731 addr:439b expected_valid:0
           127385000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:439b
           127395000 linemun:      12732 addr:439b expected_valid:0
           127395000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:439b
           127405000 linemun:      12733 addr:439b expected_valid:0
           127405000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:439b
           127415000 linemun:      12734 addr:439b expected_valid:0
           127415000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:439b
           127425000 linemun:      12735 addr:439b expected_valid:0
           127425000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:439b
           127425000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:439b
           127435000 linemun:      12736 addr:439b expected_valid:1
           127435000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:439b
           127445000 linemun:      12737 addr:0952 expected_valid:0
           127445000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
           127455000 linemun:      12738 addr:0952 expected_valid:0
           127455000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
           127465000 linemun:      12739 addr:0952 expected_valid:0
           127465000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
           127475000 linemun:      12740 addr:0952 expected_valid:0
           127475000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
           127485000 linemun:      12741 addr:0952 expected_valid:0
           127485000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
           127495000 linemun:      12742 addr:0952 expected_valid:0
           127495000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
           127505000 linemun:      12743 addr:0952 expected_valid:0
           127505000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
           127515000 linemun:      12744 addr:0952 expected_valid:0
           127515000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
           127525000 linemun:      12745 addr:0952 expected_valid:0
           127525000 RTL LRU_BIT[12]=01 FOR MISS ADDR:0952
           127525000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0952
           127535000 linemun:      12746 addr:0952 expected_valid:1
           127535000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:0952
           127545000 linemun:      12747 addr:6258 expected_valid:0
           127545000 RTL LRU_BIT[18]=01 FOR MISS ADDR:6258
           127555000 linemun:      12748 addr:6258 expected_valid:0
           127555000 RTL LRU_BIT[18]=01 FOR MISS ADDR:6258
           127565000 linemun:      12749 addr:6258 expected_valid:0
           127565000 RTL LRU_BIT[18]=01 FOR MISS ADDR:6258
           127575000 linemun:      12750 addr:6258 expected_valid:0
           127575000 RTL LRU_BIT[18]=01 FOR MISS ADDR:6258
           127585000 linemun:      12751 addr:6258 expected_valid:0
           127585000 RTL LRU_BIT[18]=01 FOR MISS ADDR:6258
           127595000 linemun:      12752 addr:6258 expected_valid:0
           127595000 RTL LRU_BIT[18]=01 FOR MISS ADDR:6258
           127605000 linemun:      12753 addr:6258 expected_valid:0
           127605000 RTL LRU_BIT[18]=01 FOR MISS ADDR:6258
           127615000 linemun:      12754 addr:6258 expected_valid:0
           127615000 RTL LRU_BIT[18]=01 FOR MISS ADDR:6258
           127625000 linemun:      12755 addr:6258 expected_valid:0
           127625000 RTL LRU_BIT[18]=01 FOR MISS ADDR:6258
           127625000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6258
           127635000 linemun:      12756 addr:6258 expected_valid:1
           127635000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:6258
           127645000 linemun:      12757 addr:6259 expected_valid:0
           127645000 RTL LRU_BIT[19]=10 FOR MISS ADDR:6259
           127655000 linemun:      12758 addr:6259 expected_valid:0
           127655000 RTL LRU_BIT[19]=10 FOR MISS ADDR:6259
           127665000 linemun:      12759 addr:6259 expected_valid:0
           127665000 RTL LRU_BIT[19]=10 FOR MISS ADDR:6259
           127675000 linemun:      12760 addr:6259 expected_valid:0
           127675000 RTL LRU_BIT[19]=10 FOR MISS ADDR:6259
           127685000 linemun:      12761 addr:6259 expected_valid:0
           127685000 RTL LRU_BIT[19]=10 FOR MISS ADDR:6259
           127695000 linemun:      12762 addr:6259 expected_valid:0
           127695000 RTL LRU_BIT[19]=10 FOR MISS ADDR:6259
           127705000 linemun:      12763 addr:6259 expected_valid:0
           127705000 RTL LRU_BIT[19]=10 FOR MISS ADDR:6259
           127715000 linemun:      12764 addr:6259 expected_valid:0
           127715000 RTL LRU_BIT[19]=10 FOR MISS ADDR:6259
           127725000 linemun:      12765 addr:6259 expected_valid:0
           127725000 RTL LRU_BIT[19]=10 FOR MISS ADDR:6259
           127725000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6259
           127735000 linemun:      12766 addr:6259 expected_valid:1
           127735000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:6259
           127745000 linemun:      12767 addr:08b6 expected_valid:1
           127745000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:08b6
           127755000 linemun:      12768 addr:5943 expected_valid:0
           127755000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           127765000 linemun:      12769 addr:5943 expected_valid:0
           127765000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           127775000 linemun:      12770 addr:5943 expected_valid:0
           127775000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           127785000 linemun:      12771 addr:5943 expected_valid:0
           127785000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           127795000 linemun:      12772 addr:5943 expected_valid:0
           127795000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           127805000 linemun:      12773 addr:5943 expected_valid:0
           127805000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           127815000 linemun:      12774 addr:5943 expected_valid:0
           127815000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           127825000 linemun:      12775 addr:5943 expected_valid:0
           127825000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           127835000 linemun:      12776 addr:5943 expected_valid:0
           127835000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           127835000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5943
           127845000 linemun:      12777 addr:5943 expected_valid:1
           127845000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:5943
           127855000 linemun:      12778 addr:5944 expected_valid:0
           127855000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5944
           127865000 linemun:      12779 addr:5944 expected_valid:0
           127865000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5944
           127875000 linemun:      12780 addr:5944 expected_valid:0
           127875000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5944
           127885000 linemun:      12781 addr:5944 expected_valid:0
           127885000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5944
           127895000 linemun:      12782 addr:5944 expected_valid:0
           127895000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5944
           127905000 linemun:      12783 addr:5944 expected_valid:0
           127905000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5944
           127915000 linemun:      12784 addr:5944 expected_valid:0
           127915000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5944
           127925000 linemun:      12785 addr:5944 expected_valid:0
           127925000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5944
           127935000 linemun:      12786 addr:5944 expected_valid:0
           127935000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5944
           127935000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5944
           127945000 linemun:      12787 addr:5944 expected_valid:1
           127945000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:5944
           127955000 linemun:      12788 addr:5945 expected_valid:0
           127955000 RTL LRU_BIT[05]=10 FOR MISS ADDR:5945
           127965000 linemun:      12789 addr:5945 expected_valid:0
           127965000 RTL LRU_BIT[05]=10 FOR MISS ADDR:5945
           127975000 linemun:      12790 addr:5945 expected_valid:0
           127975000 RTL LRU_BIT[05]=10 FOR MISS ADDR:5945
           127985000 linemun:      12791 addr:5945 expected_valid:0
           127985000 RTL LRU_BIT[05]=10 FOR MISS ADDR:5945
           127995000 linemun:      12792 addr:5945 expected_valid:0
           127995000 RTL LRU_BIT[05]=10 FOR MISS ADDR:5945
           128005000 linemun:      12793 addr:5945 expected_valid:0
           128005000 RTL LRU_BIT[05]=10 FOR MISS ADDR:5945
           128015000 linemun:      12794 addr:5945 expected_valid:0
           128015000 RTL LRU_BIT[05]=10 FOR MISS ADDR:5945
           128025000 linemun:      12795 addr:5945 expected_valid:0
           128025000 RTL LRU_BIT[05]=10 FOR MISS ADDR:5945
           128035000 linemun:      12796 addr:5945 expected_valid:0
           128035000 RTL LRU_BIT[05]=10 FOR MISS ADDR:5945
           128035000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5945
           128045000 linemun:      12797 addr:5945 expected_valid:1
           128045000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:5945
           128055000 linemun:      12798 addr:5946 expected_valid:0
           128055000 RTL LRU_BIT[06]=10 FOR MISS ADDR:5946
           128065000 linemun:      12799 addr:5946 expected_valid:0
           128065000 RTL LRU_BIT[06]=10 FOR MISS ADDR:5946
           128075000 linemun:      12800 addr:5946 expected_valid:0
           128075000 RTL LRU_BIT[06]=10 FOR MISS ADDR:5946
           128085000 linemun:      12801 addr:5946 expected_valid:0
           128085000 RTL LRU_BIT[06]=10 FOR MISS ADDR:5946
           128095000 linemun:      12802 addr:5946 expected_valid:0
           128095000 RTL LRU_BIT[06]=10 FOR MISS ADDR:5946
           128105000 linemun:      12803 addr:5946 expected_valid:0
           128105000 RTL LRU_BIT[06]=10 FOR MISS ADDR:5946
           128115000 linemun:      12804 addr:5946 expected_valid:0
           128115000 RTL LRU_BIT[06]=10 FOR MISS ADDR:5946
           128125000 linemun:      12805 addr:5946 expected_valid:0
           128125000 RTL LRU_BIT[06]=10 FOR MISS ADDR:5946
           128135000 linemun:      12806 addr:5946 expected_valid:0
           128135000 RTL LRU_BIT[06]=10 FOR MISS ADDR:5946
           128135000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5946
           128145000 linemun:      12807 addr:5946 expected_valid:1
           128145000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:5946
           128155000 linemun:      12808 addr:5947 expected_valid:0
           128155000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5947
           128165000 linemun:      12809 addr:5947 expected_valid:0
           128165000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5947
           128175000 linemun:      12810 addr:5947 expected_valid:0
           128175000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5947
           128185000 linemun:      12811 addr:5947 expected_valid:0
           128185000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5947
           128195000 linemun:      12812 addr:5947 expected_valid:0
           128195000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5947
           128205000 linemun:      12813 addr:5947 expected_valid:0
           128205000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5947
           128215000 linemun:      12814 addr:5947 expected_valid:0
           128215000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5947
           128225000 linemun:      12815 addr:5947 expected_valid:0
           128225000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5947
           128235000 linemun:      12816 addr:5947 expected_valid:0
           128235000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5947
           128235000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5947
           128245000 linemun:      12817 addr:5947 expected_valid:1
           128245000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:5947
           128255000 linemun:      12818 addr:5948 expected_valid:0
           128255000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5948
           128265000 linemun:      12819 addr:5948 expected_valid:0
           128265000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5948
           128275000 linemun:      12820 addr:5948 expected_valid:0
           128275000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5948
           128285000 linemun:      12821 addr:5948 expected_valid:0
           128285000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5948
           128295000 linemun:      12822 addr:5948 expected_valid:0
           128295000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5948
           128305000 linemun:      12823 addr:5948 expected_valid:0
           128305000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5948
           128315000 linemun:      12824 addr:5948 expected_valid:0
           128315000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5948
           128325000 linemun:      12825 addr:5948 expected_valid:0
           128325000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5948
           128335000 linemun:      12826 addr:5948 expected_valid:0
           128335000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5948
           128335000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5948
           128345000 linemun:      12827 addr:5948 expected_valid:1
           128345000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:5948
           128355000 linemun:      12828 addr:2d0b expected_valid:1
           128355000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:2d0b
           128365000 linemun:      12829 addr:2d0c expected_valid:1
           128365000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:2d0c
           128375000 linemun:      12830 addr:2d0d expected_valid:0
           128375000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           128385000 linemun:      12831 addr:2d0d expected_valid:0
           128385000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           128395000 linemun:      12832 addr:2d0d expected_valid:0
           128395000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           128405000 linemun:      12833 addr:2d0d expected_valid:0
           128405000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           128415000 linemun:      12834 addr:2d0d expected_valid:0
           128415000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           128425000 linemun:      12835 addr:2d0d expected_valid:0
           128425000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           128435000 linemun:      12836 addr:2d0d expected_valid:0
           128435000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           128445000 linemun:      12837 addr:2d0d expected_valid:0
           128445000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           128455000 linemun:      12838 addr:2d0d expected_valid:0
           128455000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           128455000 RTL LRU_BIT[0d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d0d
           128465000 linemun:      12839 addr:2d0d expected_valid:1
           128465000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:2d0d
           128475000 linemun:      12840 addr:2d0e expected_valid:1
           128475000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:2d0e
           128485000 linemun:      12841 addr:2116 expected_valid:0
           128485000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           128495000 linemun:      12842 addr:2116 expected_valid:0
           128495000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           128505000 linemun:      12843 addr:2116 expected_valid:0
           128505000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           128515000 linemun:      12844 addr:2116 expected_valid:0
           128515000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           128525000 linemun:      12845 addr:2116 expected_valid:0
           128525000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           128535000 linemun:      12846 addr:2116 expected_valid:0
           128535000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           128545000 linemun:      12847 addr:2116 expected_valid:0
           128545000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           128555000 linemun:      12848 addr:2116 expected_valid:0
           128555000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           128565000 linemun:      12849 addr:2116 expected_valid:0
           128565000 RTL LRU_BIT[16]=10 FOR MISS ADDR:2116
           128565000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2116
           128575000 linemun:      12850 addr:2116 expected_valid:1
           128575000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:2116
           128585000 linemun:      12851 addr:208a expected_valid:0
           128585000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:208a
           128595000 linemun:      12852 addr:208a expected_valid:0
           128595000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:208a
           128605000 linemun:      12853 addr:208a expected_valid:0
           128605000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:208a
           128615000 linemun:      12854 addr:208a expected_valid:0
           128615000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:208a
           128625000 linemun:      12855 addr:208a expected_valid:0
           128625000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:208a
           128635000 linemun:      12856 addr:208a expected_valid:0
           128635000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:208a
           128645000 linemun:      12857 addr:208a expected_valid:0
           128645000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:208a
           128655000 linemun:      12858 addr:208a expected_valid:0
           128655000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:208a
           128665000 linemun:      12859 addr:208a expected_valid:0
           128665000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:208a
           128665000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:208a
           128675000 linemun:      12860 addr:208a expected_valid:1
           128675000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:208a
           128685000 linemun:      12861 addr:3908 expected_valid:0
           128685000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           128695000 linemun:      12862 addr:3908 expected_valid:0
           128695000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           128705000 linemun:      12863 addr:3908 expected_valid:0
           128705000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           128715000 linemun:      12864 addr:3908 expected_valid:0
           128715000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           128725000 linemun:      12865 addr:3908 expected_valid:0
           128725000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           128735000 linemun:      12866 addr:3908 expected_valid:0
           128735000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           128745000 linemun:      12867 addr:3908 expected_valid:0
           128745000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           128755000 linemun:      12868 addr:3908 expected_valid:0
           128755000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           128765000 linemun:      12869 addr:3908 expected_valid:0
           128765000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3908
           128765000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3908
           128775000 linemun:      12870 addr:3908 expected_valid:1
           128775000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:3908
           128785000 linemun:      12871 addr:3909 expected_valid:1
           128785000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:3909
           128795000 linemun:      12872 addr:390a expected_valid:0
           128795000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           128805000 linemun:      12873 addr:390a expected_valid:0
           128805000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           128815000 linemun:      12874 addr:390a expected_valid:0
           128815000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           128825000 linemun:      12875 addr:390a expected_valid:0
           128825000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           128835000 linemun:      12876 addr:390a expected_valid:0
           128835000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           128845000 linemun:      12877 addr:390a expected_valid:0
           128845000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           128855000 linemun:      12878 addr:390a expected_valid:0
           128855000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           128865000 linemun:      12879 addr:390a expected_valid:0
           128865000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           128875000 linemun:      12880 addr:390a expected_valid:0
           128875000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:390a
           128875000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:390a
           128885000 linemun:      12881 addr:390a expected_valid:1
           128885000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:390a
           128895000 linemun:      12882 addr:390b expected_valid:0
           128895000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           128905000 linemun:      12883 addr:390b expected_valid:0
           128905000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           128915000 linemun:      12884 addr:390b expected_valid:0
           128915000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           128925000 linemun:      12885 addr:390b expected_valid:0
           128925000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           128935000 linemun:      12886 addr:390b expected_valid:0
           128935000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           128945000 linemun:      12887 addr:390b expected_valid:0
           128945000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           128955000 linemun:      12888 addr:390b expected_valid:0
           128955000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           128965000 linemun:      12889 addr:390b expected_valid:0
           128965000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           128975000 linemun:      12890 addr:390b expected_valid:0
           128975000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:390b
           128975000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:390b
           128985000 linemun:      12891 addr:390b expected_valid:1
           128985000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:390b
           128995000 linemun:      12892 addr:390c expected_valid:0
           128995000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:390c
           129005000 linemun:      12893 addr:390c expected_valid:0
           129005000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:390c
           129015000 linemun:      12894 addr:390c expected_valid:0
           129015000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:390c
           129025000 linemun:      12895 addr:390c expected_valid:0
           129025000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:390c
           129035000 linemun:      12896 addr:390c expected_valid:0
           129035000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:390c
           129045000 linemun:      12897 addr:390c expected_valid:0
           129045000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:390c
           129055000 linemun:      12898 addr:390c expected_valid:0
           129055000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:390c
           129065000 linemun:      12899 addr:390c expected_valid:0
           129065000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:390c
           129075000 linemun:      12900 addr:390c expected_valid:0
           129075000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:390c
           129075000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:390c
           129085000 linemun:      12901 addr:390c expected_valid:1
           129085000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:390c
           129095000 linemun:      12902 addr:390d expected_valid:0
           129095000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:390d
           129105000 linemun:      12903 addr:390d expected_valid:0
           129105000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:390d
           129115000 linemun:      12904 addr:390d expected_valid:0
           129115000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:390d
           129125000 linemun:      12905 addr:390d expected_valid:0
           129125000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:390d
           129135000 linemun:      12906 addr:390d expected_valid:0
           129135000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:390d
           129145000 linemun:      12907 addr:390d expected_valid:0
           129145000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:390d
           129155000 linemun:      12908 addr:390d expected_valid:0
           129155000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:390d
           129165000 linemun:      12909 addr:390d expected_valid:0
           129165000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:390d
           129175000 linemun:      12910 addr:390d expected_valid:0
           129175000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:390d
           129175000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:390d
           129185000 linemun:      12911 addr:390d expected_valid:1
           129185000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:390d
           129195000 linemun:      12912 addr:57ee expected_valid:0
           129195000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:57ee
           129205000 linemun:      12913 addr:57ee expected_valid:0
           129205000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:57ee
           129215000 linemun:      12914 addr:57ee expected_valid:0
           129215000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:57ee
           129225000 linemun:      12915 addr:57ee expected_valid:0
           129225000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:57ee
           129235000 linemun:      12916 addr:57ee expected_valid:0
           129235000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:57ee
           129245000 linemun:      12917 addr:57ee expected_valid:0
           129245000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:57ee
           129255000 linemun:      12918 addr:57ee expected_valid:0
           129255000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:57ee
           129265000 linemun:      12919 addr:57ee expected_valid:0
           129265000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:57ee
           129275000 linemun:      12920 addr:57ee expected_valid:0
           129275000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:57ee
           129275000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:57ee
           129285000 linemun:      12921 addr:57ee expected_valid:1
           129285000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:57ee
           129295000 linemun:      12922 addr:57ef expected_valid:1
           129295000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:57ef
           129305000 linemun:      12923 addr:57f0 expected_valid:0
           129305000 RTL LRU_BIT[30]=10 FOR MISS ADDR:57f0
           129315000 linemun:      12924 addr:57f0 expected_valid:0
           129315000 RTL LRU_BIT[30]=10 FOR MISS ADDR:57f0
           129325000 linemun:      12925 addr:57f0 expected_valid:0
           129325000 RTL LRU_BIT[30]=10 FOR MISS ADDR:57f0
           129335000 linemun:      12926 addr:57f0 expected_valid:0
           129335000 RTL LRU_BIT[30]=10 FOR MISS ADDR:57f0
           129345000 linemun:      12927 addr:57f0 expected_valid:0
           129345000 RTL LRU_BIT[30]=10 FOR MISS ADDR:57f0
           129355000 linemun:      12928 addr:57f0 expected_valid:0
           129355000 RTL LRU_BIT[30]=10 FOR MISS ADDR:57f0
           129365000 linemun:      12929 addr:57f0 expected_valid:0
           129365000 RTL LRU_BIT[30]=10 FOR MISS ADDR:57f0
           129375000 linemun:      12930 addr:57f0 expected_valid:0
           129375000 RTL LRU_BIT[30]=10 FOR MISS ADDR:57f0
           129385000 linemun:      12931 addr:57f0 expected_valid:0
           129385000 RTL LRU_BIT[30]=10 FOR MISS ADDR:57f0
           129385000 RTL LRU_BIT[30]=10 UPDATED FOR BLOCK0 REPLACE ADDR:57f0
           129395000 linemun:      12932 addr:57f0 expected_valid:1
           129395000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:57f0
           129405000 linemun:      12933 addr:57f1 expected_valid:0
           129405000 RTL LRU_BIT[31]=01 FOR MISS ADDR:57f1
           129415000 linemun:      12934 addr:57f1 expected_valid:0
           129415000 RTL LRU_BIT[31]=01 FOR MISS ADDR:57f1
           129425000 linemun:      12935 addr:57f1 expected_valid:0
           129425000 RTL LRU_BIT[31]=01 FOR MISS ADDR:57f1
           129435000 linemun:      12936 addr:57f1 expected_valid:0
           129435000 RTL LRU_BIT[31]=01 FOR MISS ADDR:57f1
           129445000 linemun:      12937 addr:57f1 expected_valid:0
           129445000 RTL LRU_BIT[31]=01 FOR MISS ADDR:57f1
           129455000 linemun:      12938 addr:57f1 expected_valid:0
           129455000 RTL LRU_BIT[31]=01 FOR MISS ADDR:57f1
           129465000 linemun:      12939 addr:57f1 expected_valid:0
           129465000 RTL LRU_BIT[31]=01 FOR MISS ADDR:57f1
           129475000 linemun:      12940 addr:57f1 expected_valid:0
           129475000 RTL LRU_BIT[31]=01 FOR MISS ADDR:57f1
           129485000 linemun:      12941 addr:57f1 expected_valid:0
           129485000 RTL LRU_BIT[31]=01 FOR MISS ADDR:57f1
           129485000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:57f1
           129495000 linemun:      12942 addr:57f1 expected_valid:1
           129495000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:57f1
           129505000 linemun:      12943 addr:57f2 expected_valid:0
           129505000 RTL LRU_BIT[32]=10 FOR MISS ADDR:57f2
           129515000 linemun:      12944 addr:57f2 expected_valid:0
           129515000 RTL LRU_BIT[32]=10 FOR MISS ADDR:57f2
           129525000 linemun:      12945 addr:57f2 expected_valid:0
           129525000 RTL LRU_BIT[32]=10 FOR MISS ADDR:57f2
           129535000 linemun:      12946 addr:57f2 expected_valid:0
           129535000 RTL LRU_BIT[32]=10 FOR MISS ADDR:57f2
           129545000 linemun:      12947 addr:57f2 expected_valid:0
           129545000 RTL LRU_BIT[32]=10 FOR MISS ADDR:57f2
           129555000 linemun:      12948 addr:57f2 expected_valid:0
           129555000 RTL LRU_BIT[32]=10 FOR MISS ADDR:57f2
           129565000 linemun:      12949 addr:57f2 expected_valid:0
           129565000 RTL LRU_BIT[32]=10 FOR MISS ADDR:57f2
           129575000 linemun:      12950 addr:57f2 expected_valid:0
           129575000 RTL LRU_BIT[32]=10 FOR MISS ADDR:57f2
           129585000 linemun:      12951 addr:57f2 expected_valid:0
           129585000 RTL LRU_BIT[32]=10 FOR MISS ADDR:57f2
           129585000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:57f2
           129595000 linemun:      12952 addr:57f2 expected_valid:1
           129595000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:57f2
           129605000 linemun:      12953 addr:6676 expected_valid:0
           129605000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6676
           129615000 linemun:      12954 addr:6676 expected_valid:0
           129615000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6676
           129625000 linemun:      12955 addr:6676 expected_valid:0
           129625000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6676
           129635000 linemun:      12956 addr:6676 expected_valid:0
           129635000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6676
           129645000 linemun:      12957 addr:6676 expected_valid:0
           129645000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6676
           129655000 linemun:      12958 addr:6676 expected_valid:0
           129655000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6676
           129665000 linemun:      12959 addr:6676 expected_valid:0
           129665000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6676
           129675000 linemun:      12960 addr:6676 expected_valid:0
           129675000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6676
           129685000 linemun:      12961 addr:6676 expected_valid:0
           129685000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6676
           129685000 RTL LRU_BIT[36]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6676
           129695000 linemun:      12962 addr:6676 expected_valid:1
           129695000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:6676
           129705000 linemun:      12963 addr:1571 expected_valid:0
           129705000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1571
           129715000 linemun:      12964 addr:1571 expected_valid:0
           129715000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1571
           129725000 linemun:      12965 addr:1571 expected_valid:0
           129725000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1571
           129735000 linemun:      12966 addr:1571 expected_valid:0
           129735000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1571
           129745000 linemun:      12967 addr:1571 expected_valid:0
           129745000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1571
           129755000 linemun:      12968 addr:1571 expected_valid:0
           129755000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1571
           129765000 linemun:      12969 addr:1571 expected_valid:0
           129765000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1571
           129775000 linemun:      12970 addr:1571 expected_valid:0
           129775000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1571
           129785000 linemun:      12971 addr:1571 expected_valid:0
           129785000 RTL LRU_BIT[31]=10 FOR MISS ADDR:1571
           129785000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1571
           129795000 linemun:      12972 addr:1571 expected_valid:1
           129795000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:1571
           129805000 linemun:      12973 addr:3071 expected_valid:0
           129805000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3071
           129815000 linemun:      12974 addr:3071 expected_valid:0
           129815000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3071
           129825000 linemun:      12975 addr:3071 expected_valid:0
           129825000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3071
           129835000 linemun:      12976 addr:3071 expected_valid:0
           129835000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3071
           129845000 linemun:      12977 addr:3071 expected_valid:0
           129845000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3071
           129855000 linemun:      12978 addr:3071 expected_valid:0
           129855000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3071
           129865000 linemun:      12979 addr:3071 expected_valid:0
           129865000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3071
           129875000 linemun:      12980 addr:3071 expected_valid:0
           129875000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3071
           129885000 linemun:      12981 addr:3071 expected_valid:0
           129885000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3071
           129885000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3071
           129895000 linemun:      12982 addr:3071 expected_valid:1
           129895000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:3071
           129905000 linemun:      12983 addr:3072 expected_valid:0
           129905000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3072
           129915000 linemun:      12984 addr:3072 expected_valid:0
           129915000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3072
           129925000 linemun:      12985 addr:3072 expected_valid:0
           129925000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3072
           129935000 linemun:      12986 addr:3072 expected_valid:0
           129935000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3072
           129945000 linemun:      12987 addr:3072 expected_valid:0
           129945000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3072
           129955000 linemun:      12988 addr:3072 expected_valid:0
           129955000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3072
           129965000 linemun:      12989 addr:3072 expected_valid:0
           129965000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3072
           129975000 linemun:      12990 addr:3072 expected_valid:0
           129975000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3072
           129985000 linemun:      12991 addr:3072 expected_valid:0
           129985000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3072
           129985000 RTL LRU_BIT[32]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3072
           129995000 linemun:      12992 addr:3072 expected_valid:1
           129995000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:3072
           130005000 linemun:      12993 addr:3073 expected_valid:1
           130005000 RTL LRU_BIT[33]=10 UPDATED FOR HIT ADDR:3073
           130015000 linemun:      12994 addr:3074 expected_valid:0
           130015000 RTL LRU_BIT[34]=10 FOR MISS ADDR:3074
           130025000 linemun:      12995 addr:3074 expected_valid:0
           130025000 RTL LRU_BIT[34]=10 FOR MISS ADDR:3074
           130035000 linemun:      12996 addr:3074 expected_valid:0
           130035000 RTL LRU_BIT[34]=10 FOR MISS ADDR:3074
           130045000 linemun:      12997 addr:3074 expected_valid:0
           130045000 RTL LRU_BIT[34]=10 FOR MISS ADDR:3074
           130055000 linemun:      12998 addr:3074 expected_valid:0
           130055000 RTL LRU_BIT[34]=10 FOR MISS ADDR:3074
           130065000 linemun:      12999 addr:3074 expected_valid:0
           130065000 RTL LRU_BIT[34]=10 FOR MISS ADDR:3074
           130075000 linemun:      13000 addr:3074 expected_valid:0
           130075000 RTL LRU_BIT[34]=10 FOR MISS ADDR:3074
           130085000 linemun:      13001 addr:3074 expected_valid:0
           130085000 RTL LRU_BIT[34]=10 FOR MISS ADDR:3074
           130095000 linemun:      13002 addr:3074 expected_valid:0
           130095000 RTL LRU_BIT[34]=10 FOR MISS ADDR:3074
           130095000 RTL LRU_BIT[34]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3074
           130105000 linemun:      13003 addr:3074 expected_valid:1
           130105000 RTL LRU_BIT[34]=01 UPDATED FOR HIT ADDR:3074
           130115000 linemun:      13004 addr:3075 expected_valid:0
           130115000 RTL LRU_BIT[35]=01 FOR MISS ADDR:3075
           130125000 linemun:      13005 addr:3075 expected_valid:0
           130125000 RTL LRU_BIT[35]=01 FOR MISS ADDR:3075
           130135000 linemun:      13006 addr:3075 expected_valid:0
           130135000 RTL LRU_BIT[35]=01 FOR MISS ADDR:3075
           130145000 linemun:      13007 addr:3075 expected_valid:0
           130145000 RTL LRU_BIT[35]=01 FOR MISS ADDR:3075
           130155000 linemun:      13008 addr:3075 expected_valid:0
           130155000 RTL LRU_BIT[35]=01 FOR MISS ADDR:3075
           130165000 linemun:      13009 addr:3075 expected_valid:0
           130165000 RTL LRU_BIT[35]=01 FOR MISS ADDR:3075
           130175000 linemun:      13010 addr:3075 expected_valid:0
           130175000 RTL LRU_BIT[35]=01 FOR MISS ADDR:3075
           130185000 linemun:      13011 addr:3075 expected_valid:0
           130185000 RTL LRU_BIT[35]=01 FOR MISS ADDR:3075
           130195000 linemun:      13012 addr:3075 expected_valid:0
           130195000 RTL LRU_BIT[35]=01 FOR MISS ADDR:3075
           130195000 RTL LRU_BIT[35]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3075
           130205000 linemun:      13013 addr:3075 expected_valid:1
           130205000 RTL LRU_BIT[35]=10 UPDATED FOR HIT ADDR:3075
           130215000 linemun:      13014 addr:6a0e expected_valid:0
           130215000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:6a0e
           130225000 linemun:      13015 addr:6a0e expected_valid:0
           130225000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:6a0e
           130235000 linemun:      13016 addr:6a0e expected_valid:0
           130235000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:6a0e
           130245000 linemun:      13017 addr:6a0e expected_valid:0
           130245000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:6a0e
           130255000 linemun:      13018 addr:6a0e expected_valid:0
           130255000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:6a0e
           130265000 linemun:      13019 addr:6a0e expected_valid:0
           130265000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:6a0e
           130275000 linemun:      13020 addr:6a0e expected_valid:0
           130275000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:6a0e
           130285000 linemun:      13021 addr:6a0e expected_valid:0
           130285000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:6a0e
           130295000 linemun:      13022 addr:6a0e expected_valid:0
           130295000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:6a0e
           130295000 RTL LRU_BIT[0e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6a0e
           130305000 linemun:      13023 addr:6a0e expected_valid:1
           130305000 RTL LRU_BIT[0e]=10 UPDATED FOR HIT ADDR:6a0e
           130315000 linemun:      13024 addr:6258 expected_valid:1
           130315000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:6258
           130325000 linemun:      13025 addr:56ab expected_valid:0
           130325000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           130335000 linemun:      13026 addr:56ab expected_valid:0
           130335000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           130345000 linemun:      13027 addr:56ab expected_valid:0
           130345000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           130355000 linemun:      13028 addr:56ab expected_valid:0
           130355000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           130365000 linemun:      13029 addr:56ab expected_valid:0
           130365000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           130375000 linemun:      13030 addr:56ab expected_valid:0
           130375000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           130385000 linemun:      13031 addr:56ab expected_valid:0
           130385000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           130395000 linemun:      13032 addr:56ab expected_valid:0
           130395000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           130405000 linemun:      13033 addr:56ab expected_valid:0
           130405000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           130405000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:56ab
           130415000 linemun:      13034 addr:56ab expected_valid:1
           130415000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:56ab
           130425000 linemun:      13035 addr:56ac expected_valid:0
           130425000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           130435000 linemun:      13036 addr:56ac expected_valid:0
           130435000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           130445000 linemun:      13037 addr:56ac expected_valid:0
           130445000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           130455000 linemun:      13038 addr:56ac expected_valid:0
           130455000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           130465000 linemun:      13039 addr:56ac expected_valid:0
           130465000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           130475000 linemun:      13040 addr:56ac expected_valid:0
           130475000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           130485000 linemun:      13041 addr:56ac expected_valid:0
           130485000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           130495000 linemun:      13042 addr:56ac expected_valid:0
           130495000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           130505000 linemun:      13043 addr:56ac expected_valid:0
           130505000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           130505000 RTL LRU_BIT[2c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:56ac
           130515000 linemun:      13044 addr:56ac expected_valid:1
           130515000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:56ac
           130525000 linemun:      13045 addr:362e expected_valid:0
           130525000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           130535000 linemun:      13046 addr:362e expected_valid:0
           130535000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           130545000 linemun:      13047 addr:362e expected_valid:0
           130545000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           130555000 linemun:      13048 addr:362e expected_valid:0
           130555000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           130565000 linemun:      13049 addr:362e expected_valid:0
           130565000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           130575000 linemun:      13050 addr:362e expected_valid:0
           130575000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           130585000 linemun:      13051 addr:362e expected_valid:0
           130585000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           130595000 linemun:      13052 addr:362e expected_valid:0
           130595000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           130605000 linemun:      13053 addr:362e expected_valid:0
           130605000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:362e
           130605000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:362e
           130615000 linemun:      13054 addr:362e expected_valid:1
           130615000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:362e
           130625000 linemun:      13055 addr:362f expected_valid:0
           130625000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           130635000 linemun:      13056 addr:362f expected_valid:0
           130635000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           130645000 linemun:      13057 addr:362f expected_valid:0
           130645000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           130655000 linemun:      13058 addr:362f expected_valid:0
           130655000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           130665000 linemun:      13059 addr:362f expected_valid:0
           130665000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           130675000 linemun:      13060 addr:362f expected_valid:0
           130675000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           130685000 linemun:      13061 addr:362f expected_valid:0
           130685000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           130695000 linemun:      13062 addr:362f expected_valid:0
           130695000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           130705000 linemun:      13063 addr:362f expected_valid:0
           130705000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           130705000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:362f
           130715000 linemun:      13064 addr:362f expected_valid:1
           130715000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:362f
           130725000 linemun:      13065 addr:3630 expected_valid:0
           130725000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           130735000 linemun:      13066 addr:3630 expected_valid:0
           130735000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           130745000 linemun:      13067 addr:3630 expected_valid:0
           130745000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           130755000 linemun:      13068 addr:3630 expected_valid:0
           130755000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           130765000 linemun:      13069 addr:3630 expected_valid:0
           130765000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           130775000 linemun:      13070 addr:3630 expected_valid:0
           130775000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           130785000 linemun:      13071 addr:3630 expected_valid:0
           130785000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           130795000 linemun:      13072 addr:3630 expected_valid:0
           130795000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           130805000 linemun:      13073 addr:3630 expected_valid:0
           130805000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3630
           130805000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3630
           130815000 linemun:      13074 addr:3630 expected_valid:1
           130815000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:3630
           130825000 linemun:      13075 addr:13b6 expected_valid:0
           130825000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
           130835000 linemun:      13076 addr:13b6 expected_valid:0
           130835000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
           130845000 linemun:      13077 addr:13b6 expected_valid:0
           130845000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
           130855000 linemun:      13078 addr:13b6 expected_valid:0
           130855000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
           130865000 linemun:      13079 addr:13b6 expected_valid:0
           130865000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
           130875000 linemun:      13080 addr:13b6 expected_valid:0
           130875000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
           130885000 linemun:      13081 addr:13b6 expected_valid:0
           130885000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
           130895000 linemun:      13082 addr:13b6 expected_valid:0
           130895000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
           130905000 linemun:      13083 addr:13b6 expected_valid:0
           130905000 RTL LRU_BIT[36]=01 FOR MISS ADDR:13b6
           130905000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:13b6
           130915000 linemun:      13084 addr:13b6 expected_valid:1
           130915000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:13b6
           130925000 linemun:      13085 addr:6988 expected_valid:0
           130925000 RTL LRU_BIT[08]=10 FOR MISS ADDR:6988
           130935000 linemun:      13086 addr:6988 expected_valid:0
           130935000 RTL LRU_BIT[08]=10 FOR MISS ADDR:6988
           130945000 linemun:      13087 addr:6988 expected_valid:0
           130945000 RTL LRU_BIT[08]=10 FOR MISS ADDR:6988
           130955000 linemun:      13088 addr:6988 expected_valid:0
           130955000 RTL LRU_BIT[08]=10 FOR MISS ADDR:6988
           130965000 linemun:      13089 addr:6988 expected_valid:0
           130965000 RTL LRU_BIT[08]=10 FOR MISS ADDR:6988
           130975000 linemun:      13090 addr:6988 expected_valid:0
           130975000 RTL LRU_BIT[08]=10 FOR MISS ADDR:6988
           130985000 linemun:      13091 addr:6988 expected_valid:0
           130985000 RTL LRU_BIT[08]=10 FOR MISS ADDR:6988
           130995000 linemun:      13092 addr:6988 expected_valid:0
           130995000 RTL LRU_BIT[08]=10 FOR MISS ADDR:6988
           131005000 linemun:      13093 addr:6988 expected_valid:0
           131005000 RTL LRU_BIT[08]=10 FOR MISS ADDR:6988
           131005000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6988
           131015000 linemun:      13094 addr:6988 expected_valid:1
           131015000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:6988
           131025000 linemun:      13095 addr:6989 expected_valid:0
           131025000 RTL LRU_BIT[09]=10 FOR MISS ADDR:6989
           131035000 linemun:      13096 addr:6989 expected_valid:0
           131035000 RTL LRU_BIT[09]=10 FOR MISS ADDR:6989
           131045000 linemun:      13097 addr:6989 expected_valid:0
           131045000 RTL LRU_BIT[09]=10 FOR MISS ADDR:6989
           131055000 linemun:      13098 addr:6989 expected_valid:0
           131055000 RTL LRU_BIT[09]=10 FOR MISS ADDR:6989
           131065000 linemun:      13099 addr:6989 expected_valid:0
           131065000 RTL LRU_BIT[09]=10 FOR MISS ADDR:6989
           131075000 linemun:      13100 addr:6989 expected_valid:0
           131075000 RTL LRU_BIT[09]=10 FOR MISS ADDR:6989
           131085000 linemun:      13101 addr:6989 expected_valid:0
           131085000 RTL LRU_BIT[09]=10 FOR MISS ADDR:6989
           131095000 linemun:      13102 addr:6989 expected_valid:0
           131095000 RTL LRU_BIT[09]=10 FOR MISS ADDR:6989
           131105000 linemun:      13103 addr:6989 expected_valid:0
           131105000 RTL LRU_BIT[09]=10 FOR MISS ADDR:6989
           131105000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6989
           131115000 linemun:      13104 addr:6989 expected_valid:1
           131115000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:6989
           131125000 linemun:      13105 addr:698a expected_valid:0
           131125000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:698a
           131135000 linemun:      13106 addr:698a expected_valid:0
           131135000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:698a
           131145000 linemun:      13107 addr:698a expected_valid:0
           131145000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:698a
           131155000 linemun:      13108 addr:698a expected_valid:0
           131155000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:698a
           131165000 linemun:      13109 addr:698a expected_valid:0
           131165000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:698a
           131175000 linemun:      13110 addr:698a expected_valid:0
           131175000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:698a
           131185000 linemun:      13111 addr:698a expected_valid:0
           131185000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:698a
           131195000 linemun:      13112 addr:698a expected_valid:0
           131195000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:698a
           131205000 linemun:      13113 addr:698a expected_valid:0
           131205000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:698a
           131205000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:698a
           131215000 linemun:      13114 addr:698a expected_valid:1
           131215000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:698a
           131225000 linemun:      13115 addr:05d1 expected_valid:1
           131225000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:05d1
           131235000 linemun:      13116 addr:05d2 expected_valid:1
           131235000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:05d2
           131245000 linemun:      13117 addr:05d3 expected_valid:0
           131245000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
           131255000 linemun:      13118 addr:05d3 expected_valid:0
           131255000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
           131265000 linemun:      13119 addr:05d3 expected_valid:0
           131265000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
           131275000 linemun:      13120 addr:05d3 expected_valid:0
           131275000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
           131285000 linemun:      13121 addr:05d3 expected_valid:0
           131285000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
           131295000 linemun:      13122 addr:05d3 expected_valid:0
           131295000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
           131305000 linemun:      13123 addr:05d3 expected_valid:0
           131305000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
           131315000 linemun:      13124 addr:05d3 expected_valid:0
           131315000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
           131325000 linemun:      13125 addr:05d3 expected_valid:0
           131325000 RTL LRU_BIT[13]=01 FOR MISS ADDR:05d3
           131325000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:05d3
           131335000 linemun:      13126 addr:05d3 expected_valid:1
           131335000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:05d3
           131345000 linemun:      13127 addr:1d9b expected_valid:1
           131345000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:1d9b
           131355000 linemun:      13128 addr:1d9c expected_valid:1
           131355000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:1d9c
           131365000 linemun:      13129 addr:3071 expected_valid:1
           131365000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:3071
           131375000 linemun:      13130 addr:3072 expected_valid:1
           131375000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:3072
           131385000 linemun:      13131 addr:3073 expected_valid:1
           131385000 RTL LRU_BIT[33]=10 UPDATED FOR HIT ADDR:3073
           131395000 linemun:      13132 addr:3074 expected_valid:1
           131395000 RTL LRU_BIT[34]=01 UPDATED FOR HIT ADDR:3074
           131405000 linemun:      13133 addr:3075 expected_valid:1
           131405000 RTL LRU_BIT[35]=10 UPDATED FOR HIT ADDR:3075
           131415000 linemun:      13134 addr:3076 expected_valid:0
           131415000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3076
           131425000 linemun:      13135 addr:3076 expected_valid:0
           131425000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3076
           131435000 linemun:      13136 addr:3076 expected_valid:0
           131435000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3076
           131445000 linemun:      13137 addr:3076 expected_valid:0
           131445000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3076
           131455000 linemun:      13138 addr:3076 expected_valid:0
           131455000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3076
           131465000 linemun:      13139 addr:3076 expected_valid:0
           131465000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3076
           131475000 linemun:      13140 addr:3076 expected_valid:0
           131475000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3076
           131485000 linemun:      13141 addr:3076 expected_valid:0
           131485000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3076
           131495000 linemun:      13142 addr:3076 expected_valid:0
           131495000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3076
           131495000 RTL LRU_BIT[36]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3076
           131505000 linemun:      13143 addr:3076 expected_valid:1
           131505000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:3076
           131515000 linemun:      13144 addr:3077 expected_valid:0
           131515000 RTL LRU_BIT[37]=10 FOR MISS ADDR:3077
           131525000 linemun:      13145 addr:3077 expected_valid:0
           131525000 RTL LRU_BIT[37]=10 FOR MISS ADDR:3077
           131535000 linemun:      13146 addr:3077 expected_valid:0
           131535000 RTL LRU_BIT[37]=10 FOR MISS ADDR:3077
           131545000 linemun:      13147 addr:3077 expected_valid:0
           131545000 RTL LRU_BIT[37]=10 FOR MISS ADDR:3077
           131555000 linemun:      13148 addr:3077 expected_valid:0
           131555000 RTL LRU_BIT[37]=10 FOR MISS ADDR:3077
           131565000 linemun:      13149 addr:3077 expected_valid:0
           131565000 RTL LRU_BIT[37]=10 FOR MISS ADDR:3077
           131575000 linemun:      13150 addr:3077 expected_valid:0
           131575000 RTL LRU_BIT[37]=10 FOR MISS ADDR:3077
           131585000 linemun:      13151 addr:3077 expected_valid:0
           131585000 RTL LRU_BIT[37]=10 FOR MISS ADDR:3077
           131595000 linemun:      13152 addr:3077 expected_valid:0
           131595000 RTL LRU_BIT[37]=10 FOR MISS ADDR:3077
           131595000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3077
           131605000 linemun:      13153 addr:3077 expected_valid:1
           131605000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:3077
           131615000 linemun:      13154 addr:6bfa expected_valid:0
           131615000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6bfa
           131625000 linemun:      13155 addr:6bfa expected_valid:0
           131625000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6bfa
           131635000 linemun:      13156 addr:6bfa expected_valid:0
           131635000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6bfa
           131645000 linemun:      13157 addr:6bfa expected_valid:0
           131645000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6bfa
           131655000 linemun:      13158 addr:6bfa expected_valid:0
           131655000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6bfa
           131665000 linemun:      13159 addr:6bfa expected_valid:0
           131665000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6bfa
           131675000 linemun:      13160 addr:6bfa expected_valid:0
           131675000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6bfa
           131685000 linemun:      13161 addr:6bfa expected_valid:0
           131685000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6bfa
           131695000 linemun:      13162 addr:6bfa expected_valid:0
           131695000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6bfa
           131695000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6bfa
           131705000 linemun:      13163 addr:6bfa expected_valid:1
           131705000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:6bfa
           131715000 linemun:      13164 addr:6bfb expected_valid:0
           131715000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6bfb
           131725000 linemun:      13165 addr:6bfb expected_valid:0
           131725000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6bfb
           131735000 linemun:      13166 addr:6bfb expected_valid:0
           131735000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6bfb
           131745000 linemun:      13167 addr:6bfb expected_valid:0
           131745000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6bfb
           131755000 linemun:      13168 addr:6bfb expected_valid:0
           131755000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6bfb
           131765000 linemun:      13169 addr:6bfb expected_valid:0
           131765000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6bfb
           131775000 linemun:      13170 addr:6bfb expected_valid:0
           131775000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6bfb
           131785000 linemun:      13171 addr:6bfb expected_valid:0
           131785000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6bfb
           131795000 linemun:      13172 addr:6bfb expected_valid:0
           131795000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6bfb
           131795000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6bfb
           131805000 linemun:      13173 addr:6bfb expected_valid:1
           131805000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:6bfb
           131815000 linemun:      13174 addr:6bfc expected_valid:0
           131815000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:6bfc
           131825000 linemun:      13175 addr:6bfc expected_valid:0
           131825000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:6bfc
           131835000 linemun:      13176 addr:6bfc expected_valid:0
           131835000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:6bfc
           131845000 linemun:      13177 addr:6bfc expected_valid:0
           131845000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:6bfc
           131855000 linemun:      13178 addr:6bfc expected_valid:0
           131855000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:6bfc
           131865000 linemun:      13179 addr:6bfc expected_valid:0
           131865000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:6bfc
           131875000 linemun:      13180 addr:6bfc expected_valid:0
           131875000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:6bfc
           131885000 linemun:      13181 addr:6bfc expected_valid:0
           131885000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:6bfc
           131895000 linemun:      13182 addr:6bfc expected_valid:0
           131895000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:6bfc
           131895000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6bfc
           131905000 linemun:      13183 addr:6bfc expected_valid:1
           131905000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:6bfc
           131915000 linemun:      13184 addr:08b6 expected_valid:0
           131915000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           131925000 linemun:      13185 addr:08b6 expected_valid:0
           131925000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           131935000 linemun:      13186 addr:08b6 expected_valid:0
           131935000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           131945000 linemun:      13187 addr:08b6 expected_valid:0
           131945000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           131955000 linemun:      13188 addr:08b6 expected_valid:0
           131955000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           131965000 linemun:      13189 addr:08b6 expected_valid:0
           131965000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           131975000 linemun:      13190 addr:08b6 expected_valid:0
           131975000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           131985000 linemun:      13191 addr:08b6 expected_valid:0
           131985000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           131995000 linemun:      13192 addr:08b6 expected_valid:0
           131995000 RTL LRU_BIT[36]=01 FOR MISS ADDR:08b6
           131995000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:08b6
           132005000 linemun:      13193 addr:08b6 expected_valid:1
           132005000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:08b6
           132015000 linemun:      13194 addr:362e expected_valid:1
           132015000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:362e
           132025000 linemun:      13195 addr:362f expected_valid:1
           132025000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:362f
           132035000 linemun:      13196 addr:3630 expected_valid:1
           132035000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:3630
           132045000 linemun:      13197 addr:3631 expected_valid:0
           132045000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3631
           132055000 linemun:      13198 addr:3631 expected_valid:0
           132055000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3631
           132065000 linemun:      13199 addr:3631 expected_valid:0
           132065000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3631
           132075000 linemun:      13200 addr:3631 expected_valid:0
           132075000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3631
           132085000 linemun:      13201 addr:3631 expected_valid:0
           132085000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3631
           132095000 linemun:      13202 addr:3631 expected_valid:0
           132095000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3631
           132105000 linemun:      13203 addr:3631 expected_valid:0
           132105000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3631
           132115000 linemun:      13204 addr:3631 expected_valid:0
           132115000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3631
           132125000 linemun:      13205 addr:3631 expected_valid:0
           132125000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3631
           132125000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3631
           132135000 linemun:      13206 addr:3631 expected_valid:1
           132135000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:3631
           132145000 linemun:      13207 addr:362e expected_valid:1
           132145000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:362e
           132155000 linemun:      13208 addr:362f expected_valid:1
           132155000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:362f
           132165000 linemun:      13209 addr:3630 expected_valid:1
           132165000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:3630
           132175000 linemun:      13210 addr:2d0b expected_valid:1
           132175000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:2d0b
           132185000 linemun:      13211 addr:6eaf expected_valid:0
           132185000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           132195000 linemun:      13212 addr:6eaf expected_valid:0
           132195000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           132205000 linemun:      13213 addr:6eaf expected_valid:0
           132205000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           132215000 linemun:      13214 addr:6eaf expected_valid:0
           132215000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           132225000 linemun:      13215 addr:6eaf expected_valid:0
           132225000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           132235000 linemun:      13216 addr:6eaf expected_valid:0
           132235000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           132245000 linemun:      13217 addr:6eaf expected_valid:0
           132245000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           132255000 linemun:      13218 addr:6eaf expected_valid:0
           132255000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           132265000 linemun:      13219 addr:6eaf expected_valid:0
           132265000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           132265000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6eaf
           132275000 linemun:      13220 addr:6eaf expected_valid:1
           132275000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:6eaf
           132285000 linemun:      13221 addr:44f6 expected_valid:0
           132285000 RTL LRU_BIT[36]=10 FOR MISS ADDR:44f6
           132295000 linemun:      13222 addr:44f6 expected_valid:0
           132295000 RTL LRU_BIT[36]=10 FOR MISS ADDR:44f6
           132305000 linemun:      13223 addr:44f6 expected_valid:0
           132305000 RTL LRU_BIT[36]=10 FOR MISS ADDR:44f6
           132315000 linemun:      13224 addr:44f6 expected_valid:0
           132315000 RTL LRU_BIT[36]=10 FOR MISS ADDR:44f6
           132325000 linemun:      13225 addr:44f6 expected_valid:0
           132325000 RTL LRU_BIT[36]=10 FOR MISS ADDR:44f6
           132335000 linemun:      13226 addr:44f6 expected_valid:0
           132335000 RTL LRU_BIT[36]=10 FOR MISS ADDR:44f6
           132345000 linemun:      13227 addr:44f6 expected_valid:0
           132345000 RTL LRU_BIT[36]=10 FOR MISS ADDR:44f6
           132355000 linemun:      13228 addr:44f6 expected_valid:0
           132355000 RTL LRU_BIT[36]=10 FOR MISS ADDR:44f6
           132365000 linemun:      13229 addr:44f6 expected_valid:0
           132365000 RTL LRU_BIT[36]=10 FOR MISS ADDR:44f6
           132365000 RTL LRU_BIT[36]=10 UPDATED FOR BLOCK0 REPLACE ADDR:44f6
           132375000 linemun:      13230 addr:44f6 expected_valid:1
           132375000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:44f6
           132385000 linemun:      13231 addr:5efe expected_valid:0
           132385000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:5efe
           132395000 linemun:      13232 addr:5efe expected_valid:0
           132395000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:5efe
           132405000 linemun:      13233 addr:5efe expected_valid:0
           132405000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:5efe
           132415000 linemun:      13234 addr:5efe expected_valid:0
           132415000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:5efe
           132425000 linemun:      13235 addr:5efe expected_valid:0
           132425000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:5efe
           132435000 linemun:      13236 addr:5efe expected_valid:0
           132435000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:5efe
           132445000 linemun:      13237 addr:5efe expected_valid:0
           132445000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:5efe
           132455000 linemun:      13238 addr:5efe expected_valid:0
           132455000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:5efe
           132465000 linemun:      13239 addr:5efe expected_valid:0
           132465000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:5efe
           132465000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5efe
           132475000 linemun:      13240 addr:5efe expected_valid:1
           132475000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:5efe
           132485000 linemun:      13241 addr:5eff expected_valid:0
           132485000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:5eff
           132495000 linemun:      13242 addr:5eff expected_valid:0
           132495000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:5eff
           132505000 linemun:      13243 addr:5eff expected_valid:0
           132505000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:5eff
           132515000 linemun:      13244 addr:5eff expected_valid:0
           132515000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:5eff
           132525000 linemun:      13245 addr:5eff expected_valid:0
           132525000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:5eff
           132535000 linemun:      13246 addr:5eff expected_valid:0
           132535000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:5eff
           132545000 linemun:      13247 addr:5eff expected_valid:0
           132545000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:5eff
           132555000 linemun:      13248 addr:5eff expected_valid:0
           132555000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:5eff
           132565000 linemun:      13249 addr:5eff expected_valid:0
           132565000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:5eff
           132565000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5eff
           132575000 linemun:      13250 addr:5eff expected_valid:1
           132575000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:5eff
           132585000 linemun:      13251 addr:5f00 expected_valid:0
           132585000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5f00
           132595000 linemun:      13252 addr:5f00 expected_valid:0
           132595000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5f00
           132605000 linemun:      13253 addr:5f00 expected_valid:0
           132605000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5f00
           132615000 linemun:      13254 addr:5f00 expected_valid:0
           132615000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5f00
           132625000 linemun:      13255 addr:5f00 expected_valid:0
           132625000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5f00
           132635000 linemun:      13256 addr:5f00 expected_valid:0
           132635000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5f00
           132645000 linemun:      13257 addr:5f00 expected_valid:0
           132645000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5f00
           132655000 linemun:      13258 addr:5f00 expected_valid:0
           132655000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5f00
           132665000 linemun:      13259 addr:5f00 expected_valid:0
           132665000 RTL LRU_BIT[00]=01 FOR MISS ADDR:5f00
           132665000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f00
           132675000 linemun:      13260 addr:5f00 expected_valid:1
           132675000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:5f00
           132685000 linemun:      13261 addr:5f01 expected_valid:0
           132685000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5f01
           132695000 linemun:      13262 addr:5f01 expected_valid:0
           132695000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5f01
           132705000 linemun:      13263 addr:5f01 expected_valid:0
           132705000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5f01
           132715000 linemun:      13264 addr:5f01 expected_valid:0
           132715000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5f01
           132725000 linemun:      13265 addr:5f01 expected_valid:0
           132725000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5f01
           132735000 linemun:      13266 addr:5f01 expected_valid:0
           132735000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5f01
           132745000 linemun:      13267 addr:5f01 expected_valid:0
           132745000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5f01
           132755000 linemun:      13268 addr:5f01 expected_valid:0
           132755000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5f01
           132765000 linemun:      13269 addr:5f01 expected_valid:0
           132765000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5f01
           132765000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5f01
           132775000 linemun:      13270 addr:5f01 expected_valid:1
           132775000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:5f01
           132785000 linemun:      13271 addr:190c expected_valid:0
           132785000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           132795000 linemun:      13272 addr:190c expected_valid:0
           132795000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           132805000 linemun:      13273 addr:190c expected_valid:0
           132805000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           132815000 linemun:      13274 addr:190c expected_valid:0
           132815000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           132825000 linemun:      13275 addr:190c expected_valid:0
           132825000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           132835000 linemun:      13276 addr:190c expected_valid:0
           132835000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           132845000 linemun:      13277 addr:190c expected_valid:0
           132845000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           132855000 linemun:      13278 addr:190c expected_valid:0
           132855000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           132865000 linemun:      13279 addr:190c expected_valid:0
           132865000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           132865000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:190c
           132875000 linemun:      13280 addr:190c expected_valid:1
           132875000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:190c
           132885000 linemun:      13281 addr:190d expected_valid:0
           132885000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:190d
           132895000 linemun:      13282 addr:190d expected_valid:0
           132895000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:190d
           132905000 linemun:      13283 addr:190d expected_valid:0
           132905000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:190d
           132915000 linemun:      13284 addr:190d expected_valid:0
           132915000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:190d
           132925000 linemun:      13285 addr:190d expected_valid:0
           132925000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:190d
           132935000 linemun:      13286 addr:190d expected_valid:0
           132935000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:190d
           132945000 linemun:      13287 addr:190d expected_valid:0
           132945000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:190d
           132955000 linemun:      13288 addr:190d expected_valid:0
           132955000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:190d
           132965000 linemun:      13289 addr:190d expected_valid:0
           132965000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:190d
           132965000 RTL LRU_BIT[0d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:190d
           132975000 linemun:      13290 addr:190d expected_valid:1
           132975000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:190d
           132985000 linemun:      13291 addr:190e expected_valid:0
           132985000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
           132995000 linemun:      13292 addr:190e expected_valid:0
           132995000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
           133005000 linemun:      13293 addr:190e expected_valid:0
           133005000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
           133015000 linemun:      13294 addr:190e expected_valid:0
           133015000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
           133025000 linemun:      13295 addr:190e expected_valid:0
           133025000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
           133035000 linemun:      13296 addr:190e expected_valid:0
           133035000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
           133045000 linemun:      13297 addr:190e expected_valid:0
           133045000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
           133055000 linemun:      13298 addr:190e expected_valid:0
           133055000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
           133065000 linemun:      13299 addr:190e expected_valid:0
           133065000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:190e
           133065000 RTL LRU_BIT[0e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:190e
           133075000 linemun:      13300 addr:190e expected_valid:1
           133075000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:190e
           133085000 linemun:      13301 addr:6fb9 expected_valid:0
           133085000 RTL LRU_BIT[39]=10 FOR MISS ADDR:6fb9
           133095000 linemun:      13302 addr:6fb9 expected_valid:0
           133095000 RTL LRU_BIT[39]=10 FOR MISS ADDR:6fb9
           133105000 linemun:      13303 addr:6fb9 expected_valid:0
           133105000 RTL LRU_BIT[39]=10 FOR MISS ADDR:6fb9
           133115000 linemun:      13304 addr:6fb9 expected_valid:0
           133115000 RTL LRU_BIT[39]=10 FOR MISS ADDR:6fb9
           133125000 linemun:      13305 addr:6fb9 expected_valid:0
           133125000 RTL LRU_BIT[39]=10 FOR MISS ADDR:6fb9
           133135000 linemun:      13306 addr:6fb9 expected_valid:0
           133135000 RTL LRU_BIT[39]=10 FOR MISS ADDR:6fb9
           133145000 linemun:      13307 addr:6fb9 expected_valid:0
           133145000 RTL LRU_BIT[39]=10 FOR MISS ADDR:6fb9
           133155000 linemun:      13308 addr:6fb9 expected_valid:0
           133155000 RTL LRU_BIT[39]=10 FOR MISS ADDR:6fb9
           133165000 linemun:      13309 addr:6fb9 expected_valid:0
           133165000 RTL LRU_BIT[39]=10 FOR MISS ADDR:6fb9
           133165000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6fb9
           133175000 linemun:      13310 addr:6fb9 expected_valid:1
           133175000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:6fb9
           133185000 linemun:      13311 addr:6fba expected_valid:0
           133185000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:6fba
           133195000 linemun:      13312 addr:6fba expected_valid:0
           133195000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:6fba
           133205000 linemun:      13313 addr:6fba expected_valid:0
           133205000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:6fba
           133215000 linemun:      13314 addr:6fba expected_valid:0
           133215000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:6fba
           133225000 linemun:      13315 addr:6fba expected_valid:0
           133225000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:6fba
           133235000 linemun:      13316 addr:6fba expected_valid:0
           133235000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:6fba
           133245000 linemun:      13317 addr:6fba expected_valid:0
           133245000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:6fba
           133255000 linemun:      13318 addr:6fba expected_valid:0
           133255000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:6fba
           133265000 linemun:      13319 addr:6fba expected_valid:0
           133265000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:6fba
           133265000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6fba
           133275000 linemun:      13320 addr:6fba expected_valid:1
           133275000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:6fba
           133285000 linemun:      13321 addr:6fbb expected_valid:0
           133285000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:6fbb
           133295000 linemun:      13322 addr:6fbb expected_valid:0
           133295000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:6fbb
           133305000 linemun:      13323 addr:6fbb expected_valid:0
           133305000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:6fbb
           133315000 linemun:      13324 addr:6fbb expected_valid:0
           133315000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:6fbb
           133325000 linemun:      13325 addr:6fbb expected_valid:0
           133325000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:6fbb
           133335000 linemun:      13326 addr:6fbb expected_valid:0
           133335000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:6fbb
           133345000 linemun:      13327 addr:6fbb expected_valid:0
           133345000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:6fbb
           133355000 linemun:      13328 addr:6fbb expected_valid:0
           133355000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:6fbb
           133365000 linemun:      13329 addr:6fbb expected_valid:0
           133365000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:6fbb
           133365000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6fbb
           133375000 linemun:      13330 addr:6fbb expected_valid:1
           133375000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:6fbb
           133385000 linemun:      13331 addr:6a0e expected_valid:1
           133385000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:6a0e
           133395000 linemun:      13332 addr:6a0f expected_valid:0
           133395000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:6a0f
           133405000 linemun:      13333 addr:6a0f expected_valid:0
           133405000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:6a0f
           133415000 linemun:      13334 addr:6a0f expected_valid:0
           133415000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:6a0f
           133425000 linemun:      13335 addr:6a0f expected_valid:0
           133425000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:6a0f
           133435000 linemun:      13336 addr:6a0f expected_valid:0
           133435000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:6a0f
           133445000 linemun:      13337 addr:6a0f expected_valid:0
           133445000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:6a0f
           133455000 linemun:      13338 addr:6a0f expected_valid:0
           133455000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:6a0f
           133465000 linemun:      13339 addr:6a0f expected_valid:0
           133465000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:6a0f
           133475000 linemun:      13340 addr:6a0f expected_valid:0
           133475000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:6a0f
           133475000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6a0f
           133485000 linemun:      13341 addr:6a0f expected_valid:1
           133485000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:6a0f
           133495000 linemun:      13342 addr:32a9 expected_valid:0
           133495000 RTL LRU_BIT[29]=01 FOR MISS ADDR:32a9
           133505000 linemun:      13343 addr:32a9 expected_valid:0
           133505000 RTL LRU_BIT[29]=01 FOR MISS ADDR:32a9
           133515000 linemun:      13344 addr:32a9 expected_valid:0
           133515000 RTL LRU_BIT[29]=01 FOR MISS ADDR:32a9
           133525000 linemun:      13345 addr:32a9 expected_valid:0
           133525000 RTL LRU_BIT[29]=01 FOR MISS ADDR:32a9
           133535000 linemun:      13346 addr:32a9 expected_valid:0
           133535000 RTL LRU_BIT[29]=01 FOR MISS ADDR:32a9
           133545000 linemun:      13347 addr:32a9 expected_valid:0
           133545000 RTL LRU_BIT[29]=01 FOR MISS ADDR:32a9
           133555000 linemun:      13348 addr:32a9 expected_valid:0
           133555000 RTL LRU_BIT[29]=01 FOR MISS ADDR:32a9
           133565000 linemun:      13349 addr:32a9 expected_valid:0
           133565000 RTL LRU_BIT[29]=01 FOR MISS ADDR:32a9
           133575000 linemun:      13350 addr:32a9 expected_valid:0
           133575000 RTL LRU_BIT[29]=01 FOR MISS ADDR:32a9
           133575000 RTL LRU_BIT[29]=01 UPDATED FOR BLOCK1 REPLACE ADDR:32a9
           133585000 linemun:      13351 addr:32a9 expected_valid:1
           133585000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:32a9
           133595000 linemun:      13352 addr:32aa expected_valid:0
           133595000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           133605000 linemun:      13353 addr:32aa expected_valid:0
           133605000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           133615000 linemun:      13354 addr:32aa expected_valid:0
           133615000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           133625000 linemun:      13355 addr:32aa expected_valid:0
           133625000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           133635000 linemun:      13356 addr:32aa expected_valid:0
           133635000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           133645000 linemun:      13357 addr:32aa expected_valid:0
           133645000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           133655000 linemun:      13358 addr:32aa expected_valid:0
           133655000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           133665000 linemun:      13359 addr:32aa expected_valid:0
           133665000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           133675000 linemun:      13360 addr:32aa expected_valid:0
           133675000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:32aa
           133675000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:32aa
           133685000 linemun:      13361 addr:32aa expected_valid:1
           133685000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:32aa
           133695000 linemun:      13362 addr:32ab expected_valid:0
           133695000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:32ab
           133705000 linemun:      13363 addr:32ab expected_valid:0
           133705000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:32ab
           133715000 linemun:      13364 addr:32ab expected_valid:0
           133715000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:32ab
           133725000 linemun:      13365 addr:32ab expected_valid:0
           133725000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:32ab
           133735000 linemun:      13366 addr:32ab expected_valid:0
           133735000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:32ab
           133745000 linemun:      13367 addr:32ab expected_valid:0
           133745000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:32ab
           133755000 linemun:      13368 addr:32ab expected_valid:0
           133755000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:32ab
           133765000 linemun:      13369 addr:32ab expected_valid:0
           133765000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:32ab
           133775000 linemun:      13370 addr:32ab expected_valid:0
           133775000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:32ab
           133775000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:32ab
           133785000 linemun:      13371 addr:32ab expected_valid:1
           133785000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:32ab
           133795000 linemun:      13372 addr:3887 expected_valid:1
           133795000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:3887
           133805000 linemun:      13373 addr:3888 expected_valid:0
           133805000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3888
           133815000 linemun:      13374 addr:3888 expected_valid:0
           133815000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3888
           133825000 linemun:      13375 addr:3888 expected_valid:0
           133825000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3888
           133835000 linemun:      13376 addr:3888 expected_valid:0
           133835000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3888
           133845000 linemun:      13377 addr:3888 expected_valid:0
           133845000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3888
           133855000 linemun:      13378 addr:3888 expected_valid:0
           133855000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3888
           133865000 linemun:      13379 addr:3888 expected_valid:0
           133865000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3888
           133875000 linemun:      13380 addr:3888 expected_valid:0
           133875000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3888
           133885000 linemun:      13381 addr:3888 expected_valid:0
           133885000 RTL LRU_BIT[08]=01 FOR MISS ADDR:3888
           133885000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3888
           133895000 linemun:      13382 addr:3888 expected_valid:1
           133895000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:3888
           133905000 linemun:      13383 addr:73eb expected_valid:0
           133905000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:73eb
           133915000 linemun:      13384 addr:73eb expected_valid:0
           133915000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:73eb
           133925000 linemun:      13385 addr:73eb expected_valid:0
           133925000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:73eb
           133935000 linemun:      13386 addr:73eb expected_valid:0
           133935000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:73eb
           133945000 linemun:      13387 addr:73eb expected_valid:0
           133945000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:73eb
           133955000 linemun:      13388 addr:73eb expected_valid:0
           133955000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:73eb
           133965000 linemun:      13389 addr:73eb expected_valid:0
           133965000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:73eb
           133975000 linemun:      13390 addr:73eb expected_valid:0
           133975000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:73eb
           133985000 linemun:      13391 addr:73eb expected_valid:0
           133985000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:73eb
           133985000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:73eb
           133995000 linemun:      13392 addr:73eb expected_valid:1
           133995000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:73eb
           134005000 linemun:      13393 addr:73ec expected_valid:0
           134005000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:73ec
           134015000 linemun:      13394 addr:73ec expected_valid:0
           134015000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:73ec
           134025000 linemun:      13395 addr:73ec expected_valid:0
           134025000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:73ec
           134035000 linemun:      13396 addr:73ec expected_valid:0
           134035000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:73ec
           134045000 linemun:      13397 addr:73ec expected_valid:0
           134045000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:73ec
           134055000 linemun:      13398 addr:73ec expected_valid:0
           134055000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:73ec
           134065000 linemun:      13399 addr:73ec expected_valid:0
           134065000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:73ec
           134075000 linemun:      13400 addr:73ec expected_valid:0
           134075000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:73ec
           134085000 linemun:      13401 addr:73ec expected_valid:0
           134085000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:73ec
           134085000 RTL LRU_BIT[2c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:73ec
           134095000 linemun:      13402 addr:73ec expected_valid:1
           134095000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:73ec
           134105000 linemun:      13403 addr:6fb9 expected_valid:1
           134105000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:6fb9
           134115000 linemun:      13404 addr:2c7f expected_valid:0
           134115000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2c7f
           134125000 linemun:      13405 addr:2c7f expected_valid:0
           134125000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2c7f
           134135000 linemun:      13406 addr:2c7f expected_valid:0
           134135000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2c7f
           134145000 linemun:      13407 addr:2c7f expected_valid:0
           134145000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2c7f
           134155000 linemun:      13408 addr:2c7f expected_valid:0
           134155000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2c7f
           134165000 linemun:      13409 addr:2c7f expected_valid:0
           134165000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2c7f
           134175000 linemun:      13410 addr:2c7f expected_valid:0
           134175000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2c7f
           134185000 linemun:      13411 addr:2c7f expected_valid:0
           134185000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2c7f
           134195000 linemun:      13412 addr:2c7f expected_valid:0
           134195000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2c7f
           134195000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2c7f
           134205000 linemun:      13413 addr:2c7f expected_valid:1
           134205000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:2c7f
           134215000 linemun:      13414 addr:2c80 expected_valid:0
           134215000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
           134225000 linemun:      13415 addr:2c80 expected_valid:0
           134225000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
           134235000 linemun:      13416 addr:2c80 expected_valid:0
           134235000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
           134245000 linemun:      13417 addr:2c80 expected_valid:0
           134245000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
           134255000 linemun:      13418 addr:2c80 expected_valid:0
           134255000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
           134265000 linemun:      13419 addr:2c80 expected_valid:0
           134265000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
           134275000 linemun:      13420 addr:2c80 expected_valid:0
           134275000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
           134285000 linemun:      13421 addr:2c80 expected_valid:0
           134285000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
           134295000 linemun:      13422 addr:2c80 expected_valid:0
           134295000 RTL LRU_BIT[00]=10 FOR MISS ADDR:2c80
           134295000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2c80
           134305000 linemun:      13423 addr:2c80 expected_valid:1
           134305000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:2c80
           134315000 linemun:      13424 addr:4cd4 expected_valid:0
           134315000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           134325000 linemun:      13425 addr:4cd4 expected_valid:0
           134325000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           134335000 linemun:      13426 addr:4cd4 expected_valid:0
           134335000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           134345000 linemun:      13427 addr:4cd4 expected_valid:0
           134345000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           134355000 linemun:      13428 addr:4cd4 expected_valid:0
           134355000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           134365000 linemun:      13429 addr:4cd4 expected_valid:0
           134365000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           134375000 linemun:      13430 addr:4cd4 expected_valid:0
           134375000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           134385000 linemun:      13431 addr:4cd4 expected_valid:0
           134385000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           134395000 linemun:      13432 addr:4cd4 expected_valid:0
           134395000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           134395000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4cd4
           134405000 linemun:      13433 addr:4cd4 expected_valid:1
           134405000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:4cd4
           134415000 linemun:      13434 addr:4cd5 expected_valid:0
           134415000 RTL LRU_BIT[15]=01 FOR MISS ADDR:4cd5
           134425000 linemun:      13435 addr:4cd5 expected_valid:0
           134425000 RTL LRU_BIT[15]=01 FOR MISS ADDR:4cd5
           134435000 linemun:      13436 addr:4cd5 expected_valid:0
           134435000 RTL LRU_BIT[15]=01 FOR MISS ADDR:4cd5
           134445000 linemun:      13437 addr:4cd5 expected_valid:0
           134445000 RTL LRU_BIT[15]=01 FOR MISS ADDR:4cd5
           134455000 linemun:      13438 addr:4cd5 expected_valid:0
           134455000 RTL LRU_BIT[15]=01 FOR MISS ADDR:4cd5
           134465000 linemun:      13439 addr:4cd5 expected_valid:0
           134465000 RTL LRU_BIT[15]=01 FOR MISS ADDR:4cd5
           134475000 linemun:      13440 addr:4cd5 expected_valid:0
           134475000 RTL LRU_BIT[15]=01 FOR MISS ADDR:4cd5
           134485000 linemun:      13441 addr:4cd5 expected_valid:0
           134485000 RTL LRU_BIT[15]=01 FOR MISS ADDR:4cd5
           134495000 linemun:      13442 addr:4cd5 expected_valid:0
           134495000 RTL LRU_BIT[15]=01 FOR MISS ADDR:4cd5
           134495000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4cd5
           134505000 linemun:      13443 addr:4cd5 expected_valid:1
           134505000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:4cd5
           134515000 linemun:      13444 addr:4cd6 expected_valid:0
           134515000 RTL LRU_BIT[16]=01 FOR MISS ADDR:4cd6
           134525000 linemun:      13445 addr:4cd6 expected_valid:0
           134525000 RTL LRU_BIT[16]=01 FOR MISS ADDR:4cd6
           134535000 linemun:      13446 addr:4cd6 expected_valid:0
           134535000 RTL LRU_BIT[16]=01 FOR MISS ADDR:4cd6
           134545000 linemun:      13447 addr:4cd6 expected_valid:0
           134545000 RTL LRU_BIT[16]=01 FOR MISS ADDR:4cd6
           134555000 linemun:      13448 addr:4cd6 expected_valid:0
           134555000 RTL LRU_BIT[16]=01 FOR MISS ADDR:4cd6
           134565000 linemun:      13449 addr:4cd6 expected_valid:0
           134565000 RTL LRU_BIT[16]=01 FOR MISS ADDR:4cd6
           134575000 linemun:      13450 addr:4cd6 expected_valid:0
           134575000 RTL LRU_BIT[16]=01 FOR MISS ADDR:4cd6
           134585000 linemun:      13451 addr:4cd6 expected_valid:0
           134585000 RTL LRU_BIT[16]=01 FOR MISS ADDR:4cd6
           134595000 linemun:      13452 addr:4cd6 expected_valid:0
           134595000 RTL LRU_BIT[16]=01 FOR MISS ADDR:4cd6
           134595000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4cd6
           134605000 linemun:      13453 addr:4cd6 expected_valid:1
           134605000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:4cd6
           134615000 linemun:      13454 addr:4cd7 expected_valid:0
           134615000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4cd7
           134625000 linemun:      13455 addr:4cd7 expected_valid:0
           134625000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4cd7
           134635000 linemun:      13456 addr:4cd7 expected_valid:0
           134635000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4cd7
           134645000 linemun:      13457 addr:4cd7 expected_valid:0
           134645000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4cd7
           134655000 linemun:      13458 addr:4cd7 expected_valid:0
           134655000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4cd7
           134665000 linemun:      13459 addr:4cd7 expected_valid:0
           134665000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4cd7
           134675000 linemun:      13460 addr:4cd7 expected_valid:0
           134675000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4cd7
           134685000 linemun:      13461 addr:4cd7 expected_valid:0
           134685000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4cd7
           134695000 linemun:      13462 addr:4cd7 expected_valid:0
           134695000 RTL LRU_BIT[17]=10 FOR MISS ADDR:4cd7
           134695000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4cd7
           134705000 linemun:      13463 addr:4cd7 expected_valid:1
           134705000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:4cd7
           134715000 linemun:      13464 addr:4cd8 expected_valid:0
           134715000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4cd8
           134725000 linemun:      13465 addr:4cd8 expected_valid:0
           134725000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4cd8
           134735000 linemun:      13466 addr:4cd8 expected_valid:0
           134735000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4cd8
           134745000 linemun:      13467 addr:4cd8 expected_valid:0
           134745000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4cd8
           134755000 linemun:      13468 addr:4cd8 expected_valid:0
           134755000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4cd8
           134765000 linemun:      13469 addr:4cd8 expected_valid:0
           134765000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4cd8
           134775000 linemun:      13470 addr:4cd8 expected_valid:0
           134775000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4cd8
           134785000 linemun:      13471 addr:4cd8 expected_valid:0
           134785000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4cd8
           134795000 linemun:      13472 addr:4cd8 expected_valid:0
           134795000 RTL LRU_BIT[18]=10 FOR MISS ADDR:4cd8
           134795000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4cd8
           134805000 linemun:      13473 addr:4cd8 expected_valid:1
           134805000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:4cd8
           134815000 linemun:      13474 addr:4cd9 expected_valid:0
           134815000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4cd9
           134825000 linemun:      13475 addr:4cd9 expected_valid:0
           134825000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4cd9
           134835000 linemun:      13476 addr:4cd9 expected_valid:0
           134835000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4cd9
           134845000 linemun:      13477 addr:4cd9 expected_valid:0
           134845000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4cd9
           134855000 linemun:      13478 addr:4cd9 expected_valid:0
           134855000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4cd9
           134865000 linemun:      13479 addr:4cd9 expected_valid:0
           134865000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4cd9
           134875000 linemun:      13480 addr:4cd9 expected_valid:0
           134875000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4cd9
           134885000 linemun:      13481 addr:4cd9 expected_valid:0
           134885000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4cd9
           134895000 linemun:      13482 addr:4cd9 expected_valid:0
           134895000 RTL LRU_BIT[19]=01 FOR MISS ADDR:4cd9
           134895000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4cd9
           134905000 linemun:      13483 addr:4cd9 expected_valid:1
           134905000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:4cd9
           134915000 linemun:      13484 addr:4cda expected_valid:0
           134915000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:4cda
           134925000 linemun:      13485 addr:4cda expected_valid:0
           134925000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:4cda
           134935000 linemun:      13486 addr:4cda expected_valid:0
           134935000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:4cda
           134945000 linemun:      13487 addr:4cda expected_valid:0
           134945000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:4cda
           134955000 linemun:      13488 addr:4cda expected_valid:0
           134955000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:4cda
           134965000 linemun:      13489 addr:4cda expected_valid:0
           134965000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:4cda
           134975000 linemun:      13490 addr:4cda expected_valid:0
           134975000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:4cda
           134985000 linemun:      13491 addr:4cda expected_valid:0
           134985000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:4cda
           134995000 linemun:      13492 addr:4cda expected_valid:0
           134995000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:4cda
           134995000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4cda
           135005000 linemun:      13493 addr:4cda expected_valid:1
           135005000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:4cda
           135015000 linemun:      13494 addr:311a expected_valid:0
           135015000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           135025000 linemun:      13495 addr:311a expected_valid:0
           135025000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           135035000 linemun:      13496 addr:311a expected_valid:0
           135035000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           135045000 linemun:      13497 addr:311a expected_valid:0
           135045000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           135055000 linemun:      13498 addr:311a expected_valid:0
           135055000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           135065000 linemun:      13499 addr:311a expected_valid:0
           135065000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           135075000 linemun:      13500 addr:311a expected_valid:0
           135075000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           135085000 linemun:      13501 addr:311a expected_valid:0
           135085000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           135095000 linemun:      13502 addr:311a expected_valid:0
           135095000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:311a
           135095000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:311a
           135105000 linemun:      13503 addr:311a expected_valid:1
           135105000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:311a
           135115000 linemun:      13504 addr:311b expected_valid:0
           135115000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:311b
           135125000 linemun:      13505 addr:311b expected_valid:0
           135125000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:311b
           135135000 linemun:      13506 addr:311b expected_valid:0
           135135000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:311b
           135145000 linemun:      13507 addr:311b expected_valid:0
           135145000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:311b
           135155000 linemun:      13508 addr:311b expected_valid:0
           135155000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:311b
           135165000 linemun:      13509 addr:311b expected_valid:0
           135165000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:311b
           135175000 linemun:      13510 addr:311b expected_valid:0
           135175000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:311b
           135185000 linemun:      13511 addr:311b expected_valid:0
           135185000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:311b
           135195000 linemun:      13512 addr:311b expected_valid:0
           135195000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:311b
           135195000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:311b
           135205000 linemun:      13513 addr:311b expected_valid:1
           135205000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:311b
           135215000 linemun:      13514 addr:311c expected_valid:0
           135215000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:311c
           135225000 linemun:      13515 addr:311c expected_valid:0
           135225000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:311c
           135235000 linemun:      13516 addr:311c expected_valid:0
           135235000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:311c
           135245000 linemun:      13517 addr:311c expected_valid:0
           135245000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:311c
           135255000 linemun:      13518 addr:311c expected_valid:0
           135255000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:311c
           135265000 linemun:      13519 addr:311c expected_valid:0
           135265000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:311c
           135275000 linemun:      13520 addr:311c expected_valid:0
           135275000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:311c
           135285000 linemun:      13521 addr:311c expected_valid:0
           135285000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:311c
           135295000 linemun:      13522 addr:311c expected_valid:0
           135295000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:311c
           135295000 RTL LRU_BIT[1c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:311c
           135305000 linemun:      13523 addr:311c expected_valid:1
           135305000 RTL LRU_BIT[1c]=10 UPDATED FOR HIT ADDR:311c
           135315000 linemun:      13524 addr:311d expected_valid:0
           135315000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:311d
           135325000 linemun:      13525 addr:311d expected_valid:0
           135325000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:311d
           135335000 linemun:      13526 addr:311d expected_valid:0
           135335000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:311d
           135345000 linemun:      13527 addr:311d expected_valid:0
           135345000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:311d
           135355000 linemun:      13528 addr:311d expected_valid:0
           135355000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:311d
           135365000 linemun:      13529 addr:311d expected_valid:0
           135365000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:311d
           135375000 linemun:      13530 addr:311d expected_valid:0
           135375000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:311d
           135385000 linemun:      13531 addr:311d expected_valid:0
           135385000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:311d
           135395000 linemun:      13532 addr:311d expected_valid:0
           135395000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:311d
           135395000 RTL LRU_BIT[1d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:311d
           135405000 linemun:      13533 addr:311d expected_valid:1
           135405000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:311d
           135415000 linemun:      13534 addr:311e expected_valid:0
           135415000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:311e
           135425000 linemun:      13535 addr:311e expected_valid:0
           135425000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:311e
           135435000 linemun:      13536 addr:311e expected_valid:0
           135435000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:311e
           135445000 linemun:      13537 addr:311e expected_valid:0
           135445000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:311e
           135455000 linemun:      13538 addr:311e expected_valid:0
           135455000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:311e
           135465000 linemun:      13539 addr:311e expected_valid:0
           135465000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:311e
           135475000 linemun:      13540 addr:311e expected_valid:0
           135475000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:311e
           135485000 linemun:      13541 addr:311e expected_valid:0
           135485000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:311e
           135495000 linemun:      13542 addr:311e expected_valid:0
           135495000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:311e
           135495000 RTL LRU_BIT[1e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:311e
           135505000 linemun:      13543 addr:311e expected_valid:1
           135505000 RTL LRU_BIT[1e]=10 UPDATED FOR HIT ADDR:311e
           135515000 linemun:      13544 addr:311f expected_valid:0
           135515000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:311f
           135525000 linemun:      13545 addr:311f expected_valid:0
           135525000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:311f
           135535000 linemun:      13546 addr:311f expected_valid:0
           135535000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:311f
           135545000 linemun:      13547 addr:311f expected_valid:0
           135545000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:311f
           135555000 linemun:      13548 addr:311f expected_valid:0
           135555000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:311f
           135565000 linemun:      13549 addr:311f expected_valid:0
           135565000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:311f
           135575000 linemun:      13550 addr:311f expected_valid:0
           135575000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:311f
           135585000 linemun:      13551 addr:311f expected_valid:0
           135585000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:311f
           135595000 linemun:      13552 addr:311f expected_valid:0
           135595000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:311f
           135595000 RTL LRU_BIT[1f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:311f
           135605000 linemun:      13553 addr:311f expected_valid:1
           135605000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:311f
           135615000 linemun:      13554 addr:3120 expected_valid:0
           135615000 RTL LRU_BIT[20]=01 FOR MISS ADDR:3120
           135625000 linemun:      13555 addr:3120 expected_valid:0
           135625000 RTL LRU_BIT[20]=01 FOR MISS ADDR:3120
           135635000 linemun:      13556 addr:3120 expected_valid:0
           135635000 RTL LRU_BIT[20]=01 FOR MISS ADDR:3120
           135645000 linemun:      13557 addr:3120 expected_valid:0
           135645000 RTL LRU_BIT[20]=01 FOR MISS ADDR:3120
           135655000 linemun:      13558 addr:3120 expected_valid:0
           135655000 RTL LRU_BIT[20]=01 FOR MISS ADDR:3120
           135665000 linemun:      13559 addr:3120 expected_valid:0
           135665000 RTL LRU_BIT[20]=01 FOR MISS ADDR:3120
           135675000 linemun:      13560 addr:3120 expected_valid:0
           135675000 RTL LRU_BIT[20]=01 FOR MISS ADDR:3120
           135685000 linemun:      13561 addr:3120 expected_valid:0
           135685000 RTL LRU_BIT[20]=01 FOR MISS ADDR:3120
           135695000 linemun:      13562 addr:3120 expected_valid:0
           135695000 RTL LRU_BIT[20]=01 FOR MISS ADDR:3120
           135695000 RTL LRU_BIT[20]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3120
           135705000 linemun:      13563 addr:3120 expected_valid:1
           135705000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:3120
           135715000 linemun:      13564 addr:3121 expected_valid:0
           135715000 RTL LRU_BIT[21]=10 FOR MISS ADDR:3121
           135725000 linemun:      13565 addr:3121 expected_valid:0
           135725000 RTL LRU_BIT[21]=10 FOR MISS ADDR:3121
           135735000 linemun:      13566 addr:3121 expected_valid:0
           135735000 RTL LRU_BIT[21]=10 FOR MISS ADDR:3121
           135745000 linemun:      13567 addr:3121 expected_valid:0
           135745000 RTL LRU_BIT[21]=10 FOR MISS ADDR:3121
           135755000 linemun:      13568 addr:3121 expected_valid:0
           135755000 RTL LRU_BIT[21]=10 FOR MISS ADDR:3121
           135765000 linemun:      13569 addr:3121 expected_valid:0
           135765000 RTL LRU_BIT[21]=10 FOR MISS ADDR:3121
           135775000 linemun:      13570 addr:3121 expected_valid:0
           135775000 RTL LRU_BIT[21]=10 FOR MISS ADDR:3121
           135785000 linemun:      13571 addr:3121 expected_valid:0
           135785000 RTL LRU_BIT[21]=10 FOR MISS ADDR:3121
           135795000 linemun:      13572 addr:3121 expected_valid:0
           135795000 RTL LRU_BIT[21]=10 FOR MISS ADDR:3121
           135795000 RTL LRU_BIT[21]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3121
           135805000 linemun:      13573 addr:3121 expected_valid:1
           135805000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:3121
           135815000 linemun:      13574 addr:345a expected_valid:0
           135815000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:345a
           135825000 linemun:      13575 addr:345a expected_valid:0
           135825000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:345a
           135835000 linemun:      13576 addr:345a expected_valid:0
           135835000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:345a
           135845000 linemun:      13577 addr:345a expected_valid:0
           135845000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:345a
           135855000 linemun:      13578 addr:345a expected_valid:0
           135855000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:345a
           135865000 linemun:      13579 addr:345a expected_valid:0
           135865000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:345a
           135875000 linemun:      13580 addr:345a expected_valid:0
           135875000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:345a
           135885000 linemun:      13581 addr:345a expected_valid:0
           135885000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:345a
           135895000 linemun:      13582 addr:345a expected_valid:0
           135895000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:345a
           135895000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:345a
           135905000 linemun:      13583 addr:345a expected_valid:1
           135905000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:345a
           135915000 linemun:      13584 addr:345b expected_valid:0
           135915000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:345b
           135925000 linemun:      13585 addr:345b expected_valid:0
           135925000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:345b
           135935000 linemun:      13586 addr:345b expected_valid:0
           135935000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:345b
           135945000 linemun:      13587 addr:345b expected_valid:0
           135945000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:345b
           135955000 linemun:      13588 addr:345b expected_valid:0
           135955000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:345b
           135965000 linemun:      13589 addr:345b expected_valid:0
           135965000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:345b
           135975000 linemun:      13590 addr:345b expected_valid:0
           135975000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:345b
           135985000 linemun:      13591 addr:345b expected_valid:0
           135985000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:345b
           135995000 linemun:      13592 addr:345b expected_valid:0
           135995000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:345b
           135995000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:345b
           136005000 linemun:      13593 addr:345b expected_valid:1
           136005000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:345b
           136015000 linemun:      13594 addr:345c expected_valid:0
           136015000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:345c
           136025000 linemun:      13595 addr:345c expected_valid:0
           136025000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:345c
           136035000 linemun:      13596 addr:345c expected_valid:0
           136035000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:345c
           136045000 linemun:      13597 addr:345c expected_valid:0
           136045000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:345c
           136055000 linemun:      13598 addr:345c expected_valid:0
           136055000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:345c
           136065000 linemun:      13599 addr:345c expected_valid:0
           136065000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:345c
           136075000 linemun:      13600 addr:345c expected_valid:0
           136075000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:345c
           136085000 linemun:      13601 addr:345c expected_valid:0
           136085000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:345c
           136095000 linemun:      13602 addr:345c expected_valid:0
           136095000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:345c
           136095000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:345c
           136105000 linemun:      13603 addr:345c expected_valid:1
           136105000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:345c
           136115000 linemun:      13604 addr:345d expected_valid:0
           136115000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:345d
           136125000 linemun:      13605 addr:345d expected_valid:0
           136125000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:345d
           136135000 linemun:      13606 addr:345d expected_valid:0
           136135000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:345d
           136145000 linemun:      13607 addr:345d expected_valid:0
           136145000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:345d
           136155000 linemun:      13608 addr:345d expected_valid:0
           136155000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:345d
           136165000 linemun:      13609 addr:345d expected_valid:0
           136165000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:345d
           136175000 linemun:      13610 addr:345d expected_valid:0
           136175000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:345d
           136185000 linemun:      13611 addr:345d expected_valid:0
           136185000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:345d
           136195000 linemun:      13612 addr:345d expected_valid:0
           136195000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:345d
           136195000 RTL LRU_BIT[1d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:345d
           136205000 linemun:      13613 addr:345d expected_valid:1
           136205000 RTL LRU_BIT[1d]=10 UPDATED FOR HIT ADDR:345d
           136215000 linemun:      13614 addr:345e expected_valid:0
           136215000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:345e
           136225000 linemun:      13615 addr:345e expected_valid:0
           136225000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:345e
           136235000 linemun:      13616 addr:345e expected_valid:0
           136235000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:345e
           136245000 linemun:      13617 addr:345e expected_valid:0
           136245000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:345e
           136255000 linemun:      13618 addr:345e expected_valid:0
           136255000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:345e
           136265000 linemun:      13619 addr:345e expected_valid:0
           136265000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:345e
           136275000 linemun:      13620 addr:345e expected_valid:0
           136275000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:345e
           136285000 linemun:      13621 addr:345e expected_valid:0
           136285000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:345e
           136295000 linemun:      13622 addr:345e expected_valid:0
           136295000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:345e
           136295000 RTL LRU_BIT[1e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:345e
           136305000 linemun:      13623 addr:345e expected_valid:1
           136305000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:345e
           136315000 linemun:      13624 addr:345f expected_valid:0
           136315000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:345f
           136325000 linemun:      13625 addr:345f expected_valid:0
           136325000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:345f
           136335000 linemun:      13626 addr:345f expected_valid:0
           136335000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:345f
           136345000 linemun:      13627 addr:345f expected_valid:0
           136345000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:345f
           136355000 linemun:      13628 addr:345f expected_valid:0
           136355000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:345f
           136365000 linemun:      13629 addr:345f expected_valid:0
           136365000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:345f
           136375000 linemun:      13630 addr:345f expected_valid:0
           136375000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:345f
           136385000 linemun:      13631 addr:345f expected_valid:0
           136385000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:345f
           136395000 linemun:      13632 addr:345f expected_valid:0
           136395000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:345f
           136395000 RTL LRU_BIT[1f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:345f
           136405000 linemun:      13633 addr:345f expected_valid:1
           136405000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:345f
           136415000 linemun:      13634 addr:3460 expected_valid:0
           136415000 RTL LRU_BIT[20]=10 FOR MISS ADDR:3460
           136425000 linemun:      13635 addr:3460 expected_valid:0
           136425000 RTL LRU_BIT[20]=10 FOR MISS ADDR:3460
           136435000 linemun:      13636 addr:3460 expected_valid:0
           136435000 RTL LRU_BIT[20]=10 FOR MISS ADDR:3460
           136445000 linemun:      13637 addr:3460 expected_valid:0
           136445000 RTL LRU_BIT[20]=10 FOR MISS ADDR:3460
           136455000 linemun:      13638 addr:3460 expected_valid:0
           136455000 RTL LRU_BIT[20]=10 FOR MISS ADDR:3460
           136465000 linemun:      13639 addr:3460 expected_valid:0
           136465000 RTL LRU_BIT[20]=10 FOR MISS ADDR:3460
           136475000 linemun:      13640 addr:3460 expected_valid:0
           136475000 RTL LRU_BIT[20]=10 FOR MISS ADDR:3460
           136485000 linemun:      13641 addr:3460 expected_valid:0
           136485000 RTL LRU_BIT[20]=10 FOR MISS ADDR:3460
           136495000 linemun:      13642 addr:3460 expected_valid:0
           136495000 RTL LRU_BIT[20]=10 FOR MISS ADDR:3460
           136495000 RTL LRU_BIT[20]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3460
           136505000 linemun:      13643 addr:3460 expected_valid:1
           136505000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:3460
           136515000 linemun:      13644 addr:7150 expected_valid:0
           136515000 RTL LRU_BIT[10]=01 FOR MISS ADDR:7150
           136525000 linemun:      13645 addr:7150 expected_valid:0
           136525000 RTL LRU_BIT[10]=01 FOR MISS ADDR:7150
           136535000 linemun:      13646 addr:7150 expected_valid:0
           136535000 RTL LRU_BIT[10]=01 FOR MISS ADDR:7150
           136545000 linemun:      13647 addr:7150 expected_valid:0
           136545000 RTL LRU_BIT[10]=01 FOR MISS ADDR:7150
           136555000 linemun:      13648 addr:7150 expected_valid:0
           136555000 RTL LRU_BIT[10]=01 FOR MISS ADDR:7150
           136565000 linemun:      13649 addr:7150 expected_valid:0
           136565000 RTL LRU_BIT[10]=01 FOR MISS ADDR:7150
           136575000 linemun:      13650 addr:7150 expected_valid:0
           136575000 RTL LRU_BIT[10]=01 FOR MISS ADDR:7150
           136585000 linemun:      13651 addr:7150 expected_valid:0
           136585000 RTL LRU_BIT[10]=01 FOR MISS ADDR:7150
           136595000 linemun:      13652 addr:7150 expected_valid:0
           136595000 RTL LRU_BIT[10]=01 FOR MISS ADDR:7150
           136595000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7150
           136605000 linemun:      13653 addr:7150 expected_valid:1
           136605000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:7150
           136615000 linemun:      13654 addr:1693 expected_valid:1
           136615000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:1693
           136625000 linemun:      13655 addr:1694 expected_valid:1
           136625000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:1694
           136635000 linemun:      13656 addr:1203 expected_valid:0
           136635000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           136645000 linemun:      13657 addr:1203 expected_valid:0
           136645000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           136655000 linemun:      13658 addr:1203 expected_valid:0
           136655000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           136665000 linemun:      13659 addr:1203 expected_valid:0
           136665000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           136675000 linemun:      13660 addr:1203 expected_valid:0
           136675000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           136685000 linemun:      13661 addr:1203 expected_valid:0
           136685000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           136695000 linemun:      13662 addr:1203 expected_valid:0
           136695000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           136705000 linemun:      13663 addr:1203 expected_valid:0
           136705000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           136715000 linemun:      13664 addr:1203 expected_valid:0
           136715000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           136715000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1203
           136725000 linemun:      13665 addr:1203 expected_valid:1
           136725000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
           136735000 linemun:      13666 addr:1204 expected_valid:0
           136735000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           136745000 linemun:      13667 addr:1204 expected_valid:0
           136745000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           136755000 linemun:      13668 addr:1204 expected_valid:0
           136755000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           136765000 linemun:      13669 addr:1204 expected_valid:0
           136765000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           136775000 linemun:      13670 addr:1204 expected_valid:0
           136775000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           136785000 linemun:      13671 addr:1204 expected_valid:0
           136785000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           136795000 linemun:      13672 addr:1204 expected_valid:0
           136795000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           136805000 linemun:      13673 addr:1204 expected_valid:0
           136805000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           136815000 linemun:      13674 addr:1204 expected_valid:0
           136815000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           136815000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1204
           136825000 linemun:      13675 addr:1204 expected_valid:1
           136825000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:1204
           136835000 linemun:      13676 addr:1205 expected_valid:0
           136835000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           136845000 linemun:      13677 addr:1205 expected_valid:0
           136845000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           136855000 linemun:      13678 addr:1205 expected_valid:0
           136855000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           136865000 linemun:      13679 addr:1205 expected_valid:0
           136865000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           136875000 linemun:      13680 addr:1205 expected_valid:0
           136875000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           136885000 linemun:      13681 addr:1205 expected_valid:0
           136885000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           136895000 linemun:      13682 addr:1205 expected_valid:0
           136895000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           136905000 linemun:      13683 addr:1205 expected_valid:0
           136905000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           136915000 linemun:      13684 addr:1205 expected_valid:0
           136915000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           136915000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1205
           136925000 linemun:      13685 addr:1205 expected_valid:1
           136925000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:1205
           136935000 linemun:      13686 addr:1206 expected_valid:0
           136935000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           136945000 linemun:      13687 addr:1206 expected_valid:0
           136945000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           136955000 linemun:      13688 addr:1206 expected_valid:0
           136955000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           136965000 linemun:      13689 addr:1206 expected_valid:0
           136965000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           136975000 linemun:      13690 addr:1206 expected_valid:0
           136975000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           136985000 linemun:      13691 addr:1206 expected_valid:0
           136985000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           136995000 linemun:      13692 addr:1206 expected_valid:0
           136995000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           137005000 linemun:      13693 addr:1206 expected_valid:0
           137005000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           137015000 linemun:      13694 addr:1206 expected_valid:0
           137015000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           137015000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1206
           137025000 linemun:      13695 addr:1206 expected_valid:1
           137025000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:1206
           137035000 linemun:      13696 addr:1207 expected_valid:0
           137035000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
           137045000 linemun:      13697 addr:1207 expected_valid:0
           137045000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
           137055000 linemun:      13698 addr:1207 expected_valid:0
           137055000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
           137065000 linemun:      13699 addr:1207 expected_valid:0
           137065000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
           137075000 linemun:      13700 addr:1207 expected_valid:0
           137075000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
           137085000 linemun:      13701 addr:1207 expected_valid:0
           137085000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
           137095000 linemun:      13702 addr:1207 expected_valid:0
           137095000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
           137105000 linemun:      13703 addr:1207 expected_valid:0
           137105000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
           137115000 linemun:      13704 addr:1207 expected_valid:0
           137115000 RTL LRU_BIT[07]=10 FOR MISS ADDR:1207
           137115000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1207
           137125000 linemun:      13705 addr:1207 expected_valid:1
           137125000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:1207
           137135000 linemun:      13706 addr:1208 expected_valid:0
           137135000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
           137145000 linemun:      13707 addr:1208 expected_valid:0
           137145000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
           137155000 linemun:      13708 addr:1208 expected_valid:0
           137155000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
           137165000 linemun:      13709 addr:1208 expected_valid:0
           137165000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
           137175000 linemun:      13710 addr:1208 expected_valid:0
           137175000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
           137185000 linemun:      13711 addr:1208 expected_valid:0
           137185000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
           137195000 linemun:      13712 addr:1208 expected_valid:0
           137195000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
           137205000 linemun:      13713 addr:1208 expected_valid:0
           137205000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
           137215000 linemun:      13714 addr:1208 expected_valid:0
           137215000 RTL LRU_BIT[08]=10 FOR MISS ADDR:1208
           137215000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1208
           137225000 linemun:      13715 addr:1208 expected_valid:1
           137225000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:1208
           137235000 linemun:      13716 addr:5c13 expected_valid:0
           137235000 RTL LRU_BIT[13]=01 FOR MISS ADDR:5c13
           137245000 linemun:      13717 addr:5c13 expected_valid:0
           137245000 RTL LRU_BIT[13]=01 FOR MISS ADDR:5c13
           137255000 linemun:      13718 addr:5c13 expected_valid:0
           137255000 RTL LRU_BIT[13]=01 FOR MISS ADDR:5c13
           137265000 linemun:      13719 addr:5c13 expected_valid:0
           137265000 RTL LRU_BIT[13]=01 FOR MISS ADDR:5c13
           137275000 linemun:      13720 addr:5c13 expected_valid:0
           137275000 RTL LRU_BIT[13]=01 FOR MISS ADDR:5c13
           137285000 linemun:      13721 addr:5c13 expected_valid:0
           137285000 RTL LRU_BIT[13]=01 FOR MISS ADDR:5c13
           137295000 linemun:      13722 addr:5c13 expected_valid:0
           137295000 RTL LRU_BIT[13]=01 FOR MISS ADDR:5c13
           137305000 linemun:      13723 addr:5c13 expected_valid:0
           137305000 RTL LRU_BIT[13]=01 FOR MISS ADDR:5c13
           137315000 linemun:      13724 addr:5c13 expected_valid:0
           137315000 RTL LRU_BIT[13]=01 FOR MISS ADDR:5c13
           137315000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5c13
           137325000 linemun:      13725 addr:5c13 expected_valid:1
           137325000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:5c13
           137335000 linemun:      13726 addr:500f expected_valid:0
           137335000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:500f
           137345000 linemun:      13727 addr:500f expected_valid:0
           137345000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:500f
           137355000 linemun:      13728 addr:500f expected_valid:0
           137355000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:500f
           137365000 linemun:      13729 addr:500f expected_valid:0
           137365000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:500f
           137375000 linemun:      13730 addr:500f expected_valid:0
           137375000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:500f
           137385000 linemun:      13731 addr:500f expected_valid:0
           137385000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:500f
           137395000 linemun:      13732 addr:500f expected_valid:0
           137395000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:500f
           137405000 linemun:      13733 addr:500f expected_valid:0
           137405000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:500f
           137415000 linemun:      13734 addr:500f expected_valid:0
           137415000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:500f
           137415000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:500f
           137425000 linemun:      13735 addr:500f expected_valid:1
           137425000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:500f
           137435000 linemun:      13736 addr:5010 expected_valid:0
           137435000 RTL LRU_BIT[10]=10 FOR MISS ADDR:5010
           137445000 linemun:      13737 addr:5010 expected_valid:0
           137445000 RTL LRU_BIT[10]=10 FOR MISS ADDR:5010
           137455000 linemun:      13738 addr:5010 expected_valid:0
           137455000 RTL LRU_BIT[10]=10 FOR MISS ADDR:5010
           137465000 linemun:      13739 addr:5010 expected_valid:0
           137465000 RTL LRU_BIT[10]=10 FOR MISS ADDR:5010
           137475000 linemun:      13740 addr:5010 expected_valid:0
           137475000 RTL LRU_BIT[10]=10 FOR MISS ADDR:5010
           137485000 linemun:      13741 addr:5010 expected_valid:0
           137485000 RTL LRU_BIT[10]=10 FOR MISS ADDR:5010
           137495000 linemun:      13742 addr:5010 expected_valid:0
           137495000 RTL LRU_BIT[10]=10 FOR MISS ADDR:5010
           137505000 linemun:      13743 addr:5010 expected_valid:0
           137505000 RTL LRU_BIT[10]=10 FOR MISS ADDR:5010
           137515000 linemun:      13744 addr:5010 expected_valid:0
           137515000 RTL LRU_BIT[10]=10 FOR MISS ADDR:5010
           137515000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5010
           137525000 linemun:      13745 addr:5010 expected_valid:1
           137525000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:5010
           137535000 linemun:      13746 addr:345a expected_valid:1
           137535000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:345a
           137545000 linemun:      13747 addr:345b expected_valid:1
           137545000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:345b
           137555000 linemun:      13748 addr:345c expected_valid:1
           137555000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:345c
           137565000 linemun:      13749 addr:345d expected_valid:1
           137565000 RTL LRU_BIT[1d]=10 UPDATED FOR HIT ADDR:345d
           137575000 linemun:      13750 addr:513d expected_valid:0
           137575000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:513d
           137585000 linemun:      13751 addr:513d expected_valid:0
           137585000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:513d
           137595000 linemun:      13752 addr:513d expected_valid:0
           137595000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:513d
           137605000 linemun:      13753 addr:513d expected_valid:0
           137605000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:513d
           137615000 linemun:      13754 addr:513d expected_valid:0
           137615000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:513d
           137625000 linemun:      13755 addr:513d expected_valid:0
           137625000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:513d
           137635000 linemun:      13756 addr:513d expected_valid:0
           137635000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:513d
           137645000 linemun:      13757 addr:513d expected_valid:0
           137645000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:513d
           137655000 linemun:      13758 addr:513d expected_valid:0
           137655000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:513d
           137655000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:513d
           137665000 linemun:      13759 addr:513d expected_valid:1
           137665000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:513d
           137675000 linemun:      13760 addr:2b4f expected_valid:0
           137675000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           137685000 linemun:      13761 addr:2b4f expected_valid:0
           137685000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           137695000 linemun:      13762 addr:2b4f expected_valid:0
           137695000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           137705000 linemun:      13763 addr:2b4f expected_valid:0
           137705000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           137715000 linemun:      13764 addr:2b4f expected_valid:0
           137715000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           137725000 linemun:      13765 addr:2b4f expected_valid:0
           137725000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           137735000 linemun:      13766 addr:2b4f expected_valid:0
           137735000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           137745000 linemun:      13767 addr:2b4f expected_valid:0
           137745000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           137755000 linemun:      13768 addr:2b4f expected_valid:0
           137755000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2b4f
           137755000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2b4f
           137765000 linemun:      13769 addr:2b4f expected_valid:1
           137765000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:2b4f
           137775000 linemun:      13770 addr:2b50 expected_valid:0
           137775000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
           137785000 linemun:      13771 addr:2b50 expected_valid:0
           137785000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
           137795000 linemun:      13772 addr:2b50 expected_valid:0
           137795000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
           137805000 linemun:      13773 addr:2b50 expected_valid:0
           137805000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
           137815000 linemun:      13774 addr:2b50 expected_valid:0
           137815000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
           137825000 linemun:      13775 addr:2b50 expected_valid:0
           137825000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
           137835000 linemun:      13776 addr:2b50 expected_valid:0
           137835000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
           137845000 linemun:      13777 addr:2b50 expected_valid:0
           137845000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
           137855000 linemun:      13778 addr:2b50 expected_valid:0
           137855000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2b50
           137855000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2b50
           137865000 linemun:      13779 addr:2b50 expected_valid:1
           137865000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:2b50
           137875000 linemun:      13780 addr:2259 expected_valid:0
           137875000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           137885000 linemun:      13781 addr:2259 expected_valid:0
           137885000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           137895000 linemun:      13782 addr:2259 expected_valid:0
           137895000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           137905000 linemun:      13783 addr:2259 expected_valid:0
           137905000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           137915000 linemun:      13784 addr:2259 expected_valid:0
           137915000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           137925000 linemun:      13785 addr:2259 expected_valid:0
           137925000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           137935000 linemun:      13786 addr:2259 expected_valid:0
           137935000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           137945000 linemun:      13787 addr:2259 expected_valid:0
           137945000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           137955000 linemun:      13788 addr:2259 expected_valid:0
           137955000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           137955000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2259
           137965000 linemun:      13789 addr:2259 expected_valid:1
           137965000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:2259
           137975000 linemun:      13790 addr:5943 expected_valid:1
           137975000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:5943
           137985000 linemun:      13791 addr:5944 expected_valid:1
           137985000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:5944
           137995000 linemun:      13792 addr:5945 expected_valid:1
           137995000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:5945
           138005000 linemun:      13793 addr:5946 expected_valid:1
           138005000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:5946
           138015000 linemun:      13794 addr:4524 expected_valid:1
           138015000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:4524
           138025000 linemun:      13795 addr:4525 expected_valid:1
           138025000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:4525
           138035000 linemun:      13796 addr:4526 expected_valid:1
           138035000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:4526
           138045000 linemun:      13797 addr:4527 expected_valid:0
           138045000 RTL LRU_BIT[27]=01 FOR MISS ADDR:4527
           138055000 linemun:      13798 addr:4527 expected_valid:0
           138055000 RTL LRU_BIT[27]=01 FOR MISS ADDR:4527
           138065000 linemun:      13799 addr:4527 expected_valid:0
           138065000 RTL LRU_BIT[27]=01 FOR MISS ADDR:4527
           138075000 linemun:      13800 addr:4527 expected_valid:0
           138075000 RTL LRU_BIT[27]=01 FOR MISS ADDR:4527
           138085000 linemun:      13801 addr:4527 expected_valid:0
           138085000 RTL LRU_BIT[27]=01 FOR MISS ADDR:4527
           138095000 linemun:      13802 addr:4527 expected_valid:0
           138095000 RTL LRU_BIT[27]=01 FOR MISS ADDR:4527
           138105000 linemun:      13803 addr:4527 expected_valid:0
           138105000 RTL LRU_BIT[27]=01 FOR MISS ADDR:4527
           138115000 linemun:      13804 addr:4527 expected_valid:0
           138115000 RTL LRU_BIT[27]=01 FOR MISS ADDR:4527
           138125000 linemun:      13805 addr:4527 expected_valid:0
           138125000 RTL LRU_BIT[27]=01 FOR MISS ADDR:4527
           138125000 RTL LRU_BIT[27]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4527
           138135000 linemun:      13806 addr:4527 expected_valid:1
           138135000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:4527
           138145000 linemun:      13807 addr:4528 expected_valid:0
           138145000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4528
           138155000 linemun:      13808 addr:4528 expected_valid:0
           138155000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4528
           138165000 linemun:      13809 addr:4528 expected_valid:0
           138165000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4528
           138175000 linemun:      13810 addr:4528 expected_valid:0
           138175000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4528
           138185000 linemun:      13811 addr:4528 expected_valid:0
           138185000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4528
           138195000 linemun:      13812 addr:4528 expected_valid:0
           138195000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4528
           138205000 linemun:      13813 addr:4528 expected_valid:0
           138205000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4528
           138215000 linemun:      13814 addr:4528 expected_valid:0
           138215000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4528
           138225000 linemun:      13815 addr:4528 expected_valid:0
           138225000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4528
           138225000 RTL LRU_BIT[28]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4528
           138235000 linemun:      13816 addr:4528 expected_valid:1
           138235000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:4528
           138245000 linemun:      13817 addr:4529 expected_valid:0
           138245000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4529
           138255000 linemun:      13818 addr:4529 expected_valid:0
           138255000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4529
           138265000 linemun:      13819 addr:4529 expected_valid:0
           138265000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4529
           138275000 linemun:      13820 addr:4529 expected_valid:0
           138275000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4529
           138285000 linemun:      13821 addr:4529 expected_valid:0
           138285000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4529
           138295000 linemun:      13822 addr:4529 expected_valid:0
           138295000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4529
           138305000 linemun:      13823 addr:4529 expected_valid:0
           138305000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4529
           138315000 linemun:      13824 addr:4529 expected_valid:0
           138315000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4529
           138325000 linemun:      13825 addr:4529 expected_valid:0
           138325000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4529
           138325000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4529
           138335000 linemun:      13826 addr:4529 expected_valid:1
           138335000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:4529
           138345000 linemun:      13827 addr:452a expected_valid:0
           138345000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:452a
           138355000 linemun:      13828 addr:452a expected_valid:0
           138355000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:452a
           138365000 linemun:      13829 addr:452a expected_valid:0
           138365000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:452a
           138375000 linemun:      13830 addr:452a expected_valid:0
           138375000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:452a
           138385000 linemun:      13831 addr:452a expected_valid:0
           138385000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:452a
           138395000 linemun:      13832 addr:452a expected_valid:0
           138395000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:452a
           138405000 linemun:      13833 addr:452a expected_valid:0
           138405000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:452a
           138415000 linemun:      13834 addr:452a expected_valid:0
           138415000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:452a
           138425000 linemun:      13835 addr:452a expected_valid:0
           138425000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:452a
           138425000 RTL LRU_BIT[2a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:452a
           138435000 linemun:      13836 addr:452a expected_valid:1
           138435000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:452a
           138445000 linemun:      13837 addr:452b expected_valid:0
           138445000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:452b
           138455000 linemun:      13838 addr:452b expected_valid:0
           138455000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:452b
           138465000 linemun:      13839 addr:452b expected_valid:0
           138465000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:452b
           138475000 linemun:      13840 addr:452b expected_valid:0
           138475000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:452b
           138485000 linemun:      13841 addr:452b expected_valid:0
           138485000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:452b
           138495000 linemun:      13842 addr:452b expected_valid:0
           138495000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:452b
           138505000 linemun:      13843 addr:452b expected_valid:0
           138505000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:452b
           138515000 linemun:      13844 addr:452b expected_valid:0
           138515000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:452b
           138525000 linemun:      13845 addr:452b expected_valid:0
           138525000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:452b
           138525000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:452b
           138535000 linemun:      13846 addr:452b expected_valid:1
           138535000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:452b
           138545000 linemun:      13847 addr:452c expected_valid:0
           138545000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:452c
           138555000 linemun:      13848 addr:452c expected_valid:0
           138555000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:452c
           138565000 linemun:      13849 addr:452c expected_valid:0
           138565000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:452c
           138575000 linemun:      13850 addr:452c expected_valid:0
           138575000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:452c
           138585000 linemun:      13851 addr:452c expected_valid:0
           138585000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:452c
           138595000 linemun:      13852 addr:452c expected_valid:0
           138595000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:452c
           138605000 linemun:      13853 addr:452c expected_valid:0
           138605000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:452c
           138615000 linemun:      13854 addr:452c expected_valid:0
           138615000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:452c
           138625000 linemun:      13855 addr:452c expected_valid:0
           138625000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:452c
           138625000 RTL LRU_BIT[2c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:452c
           138635000 linemun:      13856 addr:452c expected_valid:1
           138635000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:452c
           138645000 linemun:      13857 addr:452d expected_valid:0
           138645000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:452d
           138655000 linemun:      13858 addr:452d expected_valid:0
           138655000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:452d
           138665000 linemun:      13859 addr:452d expected_valid:0
           138665000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:452d
           138675000 linemun:      13860 addr:452d expected_valid:0
           138675000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:452d
           138685000 linemun:      13861 addr:452d expected_valid:0
           138685000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:452d
           138695000 linemun:      13862 addr:452d expected_valid:0
           138695000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:452d
           138705000 linemun:      13863 addr:452d expected_valid:0
           138705000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:452d
           138715000 linemun:      13864 addr:452d expected_valid:0
           138715000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:452d
           138725000 linemun:      13865 addr:452d expected_valid:0
           138725000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:452d
           138725000 RTL LRU_BIT[2d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:452d
           138735000 linemun:      13866 addr:452d expected_valid:1
           138735000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:452d
           138745000 linemun:      13867 addr:452e expected_valid:0
           138745000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:452e
           138755000 linemun:      13868 addr:452e expected_valid:0
           138755000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:452e
           138765000 linemun:      13869 addr:452e expected_valid:0
           138765000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:452e
           138775000 linemun:      13870 addr:452e expected_valid:0
           138775000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:452e
           138785000 linemun:      13871 addr:452e expected_valid:0
           138785000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:452e
           138795000 linemun:      13872 addr:452e expected_valid:0
           138795000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:452e
           138805000 linemun:      13873 addr:452e expected_valid:0
           138805000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:452e
           138815000 linemun:      13874 addr:452e expected_valid:0
           138815000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:452e
           138825000 linemun:      13875 addr:452e expected_valid:0
           138825000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:452e
           138825000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:452e
           138835000 linemun:      13876 addr:452e expected_valid:1
           138835000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:452e
           138845000 linemun:      13877 addr:452f expected_valid:0
           138845000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:452f
           138855000 linemun:      13878 addr:452f expected_valid:0
           138855000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:452f
           138865000 linemun:      13879 addr:452f expected_valid:0
           138865000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:452f
           138875000 linemun:      13880 addr:452f expected_valid:0
           138875000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:452f
           138885000 linemun:      13881 addr:452f expected_valid:0
           138885000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:452f
           138895000 linemun:      13882 addr:452f expected_valid:0
           138895000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:452f
           138905000 linemun:      13883 addr:452f expected_valid:0
           138905000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:452f
           138915000 linemun:      13884 addr:452f expected_valid:0
           138915000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:452f
           138925000 linemun:      13885 addr:452f expected_valid:0
           138925000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:452f
           138925000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:452f
           138935000 linemun:      13886 addr:452f expected_valid:1
           138935000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:452f
           138945000 linemun:      13887 addr:4530 expected_valid:0
           138945000 RTL LRU_BIT[30]=10 FOR MISS ADDR:4530
           138955000 linemun:      13888 addr:4530 expected_valid:0
           138955000 RTL LRU_BIT[30]=10 FOR MISS ADDR:4530
           138965000 linemun:      13889 addr:4530 expected_valid:0
           138965000 RTL LRU_BIT[30]=10 FOR MISS ADDR:4530
           138975000 linemun:      13890 addr:4530 expected_valid:0
           138975000 RTL LRU_BIT[30]=10 FOR MISS ADDR:4530
           138985000 linemun:      13891 addr:4530 expected_valid:0
           138985000 RTL LRU_BIT[30]=10 FOR MISS ADDR:4530
           138995000 linemun:      13892 addr:4530 expected_valid:0
           138995000 RTL LRU_BIT[30]=10 FOR MISS ADDR:4530
           139005000 linemun:      13893 addr:4530 expected_valid:0
           139005000 RTL LRU_BIT[30]=10 FOR MISS ADDR:4530
           139015000 linemun:      13894 addr:4530 expected_valid:0
           139015000 RTL LRU_BIT[30]=10 FOR MISS ADDR:4530
           139025000 linemun:      13895 addr:4530 expected_valid:0
           139025000 RTL LRU_BIT[30]=10 FOR MISS ADDR:4530
           139025000 RTL LRU_BIT[30]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4530
           139035000 linemun:      13896 addr:4530 expected_valid:1
           139035000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:4530
           139045000 linemun:      13897 addr:2abd expected_valid:0
           139045000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
           139055000 linemun:      13898 addr:2abd expected_valid:0
           139055000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
           139065000 linemun:      13899 addr:2abd expected_valid:0
           139065000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
           139075000 linemun:      13900 addr:2abd expected_valid:0
           139075000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
           139085000 linemun:      13901 addr:2abd expected_valid:0
           139085000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
           139095000 linemun:      13902 addr:2abd expected_valid:0
           139095000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
           139105000 linemun:      13903 addr:2abd expected_valid:0
           139105000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
           139115000 linemun:      13904 addr:2abd expected_valid:0
           139115000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
           139125000 linemun:      13905 addr:2abd expected_valid:0
           139125000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:2abd
           139125000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2abd
           139135000 linemun:      13906 addr:2abd expected_valid:1
           139135000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:2abd
           139145000 linemun:      13907 addr:2abe expected_valid:0
           139145000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:2abe
           139155000 linemun:      13908 addr:2abe expected_valid:0
           139155000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:2abe
           139165000 linemun:      13909 addr:2abe expected_valid:0
           139165000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:2abe
           139175000 linemun:      13910 addr:2abe expected_valid:0
           139175000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:2abe
           139185000 linemun:      13911 addr:2abe expected_valid:0
           139185000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:2abe
           139195000 linemun:      13912 addr:2abe expected_valid:0
           139195000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:2abe
           139205000 linemun:      13913 addr:2abe expected_valid:0
           139205000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:2abe
           139215000 linemun:      13914 addr:2abe expected_valid:0
           139215000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:2abe
           139225000 linemun:      13915 addr:2abe expected_valid:0
           139225000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:2abe
           139225000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2abe
           139235000 linemun:      13916 addr:2abe expected_valid:1
           139235000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:2abe
           139245000 linemun:      13917 addr:2abf expected_valid:0
           139245000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2abf
           139255000 linemun:      13918 addr:2abf expected_valid:0
           139255000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2abf
           139265000 linemun:      13919 addr:2abf expected_valid:0
           139265000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2abf
           139275000 linemun:      13920 addr:2abf expected_valid:0
           139275000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2abf
           139285000 linemun:      13921 addr:2abf expected_valid:0
           139285000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2abf
           139295000 linemun:      13922 addr:2abf expected_valid:0
           139295000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2abf
           139305000 linemun:      13923 addr:2abf expected_valid:0
           139305000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2abf
           139315000 linemun:      13924 addr:2abf expected_valid:0
           139315000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2abf
           139325000 linemun:      13925 addr:2abf expected_valid:0
           139325000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2abf
           139325000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2abf
           139335000 linemun:      13926 addr:2abf expected_valid:1
           139335000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:2abf
           139345000 linemun:      13927 addr:47f2 expected_valid:0
           139345000 RTL LRU_BIT[32]=10 FOR MISS ADDR:47f2
           139355000 linemun:      13928 addr:47f2 expected_valid:0
           139355000 RTL LRU_BIT[32]=10 FOR MISS ADDR:47f2
           139365000 linemun:      13929 addr:47f2 expected_valid:0
           139365000 RTL LRU_BIT[32]=10 FOR MISS ADDR:47f2
           139375000 linemun:      13930 addr:47f2 expected_valid:0
           139375000 RTL LRU_BIT[32]=10 FOR MISS ADDR:47f2
           139385000 linemun:      13931 addr:47f2 expected_valid:0
           139385000 RTL LRU_BIT[32]=10 FOR MISS ADDR:47f2
           139395000 linemun:      13932 addr:47f2 expected_valid:0
           139395000 RTL LRU_BIT[32]=10 FOR MISS ADDR:47f2
           139405000 linemun:      13933 addr:47f2 expected_valid:0
           139405000 RTL LRU_BIT[32]=10 FOR MISS ADDR:47f2
           139415000 linemun:      13934 addr:47f2 expected_valid:0
           139415000 RTL LRU_BIT[32]=10 FOR MISS ADDR:47f2
           139425000 linemun:      13935 addr:47f2 expected_valid:0
           139425000 RTL LRU_BIT[32]=10 FOR MISS ADDR:47f2
           139425000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:47f2
           139435000 linemun:      13936 addr:47f2 expected_valid:1
           139435000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:47f2
           139445000 linemun:      13937 addr:7cef expected_valid:0
           139445000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:7cef
           139455000 linemun:      13938 addr:7cef expected_valid:0
           139455000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:7cef
           139465000 linemun:      13939 addr:7cef expected_valid:0
           139465000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:7cef
           139475000 linemun:      13940 addr:7cef expected_valid:0
           139475000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:7cef
           139485000 linemun:      13941 addr:7cef expected_valid:0
           139485000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:7cef
           139495000 linemun:      13942 addr:7cef expected_valid:0
           139495000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:7cef
           139505000 linemun:      13943 addr:7cef expected_valid:0
           139505000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:7cef
           139515000 linemun:      13944 addr:7cef expected_valid:0
           139515000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:7cef
           139525000 linemun:      13945 addr:7cef expected_valid:0
           139525000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:7cef
           139525000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7cef
           139535000 linemun:      13946 addr:7cef expected_valid:1
           139535000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:7cef
           139545000 linemun:      13947 addr:7cf0 expected_valid:0
           139545000 RTL LRU_BIT[30]=01 FOR MISS ADDR:7cf0
           139555000 linemun:      13948 addr:7cf0 expected_valid:0
           139555000 RTL LRU_BIT[30]=01 FOR MISS ADDR:7cf0
           139565000 linemun:      13949 addr:7cf0 expected_valid:0
           139565000 RTL LRU_BIT[30]=01 FOR MISS ADDR:7cf0
           139575000 linemun:      13950 addr:7cf0 expected_valid:0
           139575000 RTL LRU_BIT[30]=01 FOR MISS ADDR:7cf0
           139585000 linemun:      13951 addr:7cf0 expected_valid:0
           139585000 RTL LRU_BIT[30]=01 FOR MISS ADDR:7cf0
           139595000 linemun:      13952 addr:7cf0 expected_valid:0
           139595000 RTL LRU_BIT[30]=01 FOR MISS ADDR:7cf0
           139605000 linemun:      13953 addr:7cf0 expected_valid:0
           139605000 RTL LRU_BIT[30]=01 FOR MISS ADDR:7cf0
           139615000 linemun:      13954 addr:7cf0 expected_valid:0
           139615000 RTL LRU_BIT[30]=01 FOR MISS ADDR:7cf0
           139625000 linemun:      13955 addr:7cf0 expected_valid:0
           139625000 RTL LRU_BIT[30]=01 FOR MISS ADDR:7cf0
           139625000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7cf0
           139635000 linemun:      13956 addr:7cf0 expected_valid:1
           139635000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:7cf0
           139645000 linemun:      13957 addr:7cf1 expected_valid:0
           139645000 RTL LRU_BIT[31]=01 FOR MISS ADDR:7cf1
           139655000 linemun:      13958 addr:7cf1 expected_valid:0
           139655000 RTL LRU_BIT[31]=01 FOR MISS ADDR:7cf1
           139665000 linemun:      13959 addr:7cf1 expected_valid:0
           139665000 RTL LRU_BIT[31]=01 FOR MISS ADDR:7cf1
           139675000 linemun:      13960 addr:7cf1 expected_valid:0
           139675000 RTL LRU_BIT[31]=01 FOR MISS ADDR:7cf1
           139685000 linemun:      13961 addr:7cf1 expected_valid:0
           139685000 RTL LRU_BIT[31]=01 FOR MISS ADDR:7cf1
           139695000 linemun:      13962 addr:7cf1 expected_valid:0
           139695000 RTL LRU_BIT[31]=01 FOR MISS ADDR:7cf1
           139705000 linemun:      13963 addr:7cf1 expected_valid:0
           139705000 RTL LRU_BIT[31]=01 FOR MISS ADDR:7cf1
           139715000 linemun:      13964 addr:7cf1 expected_valid:0
           139715000 RTL LRU_BIT[31]=01 FOR MISS ADDR:7cf1
           139725000 linemun:      13965 addr:7cf1 expected_valid:0
           139725000 RTL LRU_BIT[31]=01 FOR MISS ADDR:7cf1
           139725000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7cf1
           139735000 linemun:      13966 addr:7cf1 expected_valid:1
           139735000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:7cf1
           139745000 linemun:      13967 addr:7cf2 expected_valid:0
           139745000 RTL LRU_BIT[32]=01 FOR MISS ADDR:7cf2
           139755000 linemun:      13968 addr:7cf2 expected_valid:0
           139755000 RTL LRU_BIT[32]=01 FOR MISS ADDR:7cf2
           139765000 linemun:      13969 addr:7cf2 expected_valid:0
           139765000 RTL LRU_BIT[32]=01 FOR MISS ADDR:7cf2
           139775000 linemun:      13970 addr:7cf2 expected_valid:0
           139775000 RTL LRU_BIT[32]=01 FOR MISS ADDR:7cf2
           139785000 linemun:      13971 addr:7cf2 expected_valid:0
           139785000 RTL LRU_BIT[32]=01 FOR MISS ADDR:7cf2
           139795000 linemun:      13972 addr:7cf2 expected_valid:0
           139795000 RTL LRU_BIT[32]=01 FOR MISS ADDR:7cf2
           139805000 linemun:      13973 addr:7cf2 expected_valid:0
           139805000 RTL LRU_BIT[32]=01 FOR MISS ADDR:7cf2
           139815000 linemun:      13974 addr:7cf2 expected_valid:0
           139815000 RTL LRU_BIT[32]=01 FOR MISS ADDR:7cf2
           139825000 linemun:      13975 addr:7cf2 expected_valid:0
           139825000 RTL LRU_BIT[32]=01 FOR MISS ADDR:7cf2
           139825000 RTL LRU_BIT[32]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7cf2
           139835000 linemun:      13976 addr:7cf2 expected_valid:1
           139835000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:7cf2
           139845000 linemun:      13977 addr:5c13 expected_valid:1
           139845000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:5c13
           139855000 linemun:      13978 addr:5c14 expected_valid:0
           139855000 RTL LRU_BIT[14]=10 FOR MISS ADDR:5c14
           139865000 linemun:      13979 addr:5c14 expected_valid:0
           139865000 RTL LRU_BIT[14]=10 FOR MISS ADDR:5c14
           139875000 linemun:      13980 addr:5c14 expected_valid:0
           139875000 RTL LRU_BIT[14]=10 FOR MISS ADDR:5c14
           139885000 linemun:      13981 addr:5c14 expected_valid:0
           139885000 RTL LRU_BIT[14]=10 FOR MISS ADDR:5c14
           139895000 linemun:      13982 addr:5c14 expected_valid:0
           139895000 RTL LRU_BIT[14]=10 FOR MISS ADDR:5c14
           139905000 linemun:      13983 addr:5c14 expected_valid:0
           139905000 RTL LRU_BIT[14]=10 FOR MISS ADDR:5c14
           139915000 linemun:      13984 addr:5c14 expected_valid:0
           139915000 RTL LRU_BIT[14]=10 FOR MISS ADDR:5c14
           139925000 linemun:      13985 addr:5c14 expected_valid:0
           139925000 RTL LRU_BIT[14]=10 FOR MISS ADDR:5c14
           139935000 linemun:      13986 addr:5c14 expected_valid:0
           139935000 RTL LRU_BIT[14]=10 FOR MISS ADDR:5c14
           139935000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5c14
           139945000 linemun:      13987 addr:5c14 expected_valid:1
           139945000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:5c14
           139955000 linemun:      13988 addr:41b9 expected_valid:0
           139955000 RTL LRU_BIT[39]=01 FOR MISS ADDR:41b9
           139965000 linemun:      13989 addr:41b9 expected_valid:0
           139965000 RTL LRU_BIT[39]=01 FOR MISS ADDR:41b9
           139975000 linemun:      13990 addr:41b9 expected_valid:0
           139975000 RTL LRU_BIT[39]=01 FOR MISS ADDR:41b9
           139985000 linemun:      13991 addr:41b9 expected_valid:0
           139985000 RTL LRU_BIT[39]=01 FOR MISS ADDR:41b9
           139995000 linemun:      13992 addr:41b9 expected_valid:0
           139995000 RTL LRU_BIT[39]=01 FOR MISS ADDR:41b9
           140005000 linemun:      13993 addr:41b9 expected_valid:0
           140005000 RTL LRU_BIT[39]=01 FOR MISS ADDR:41b9
           140015000 linemun:      13994 addr:41b9 expected_valid:0
           140015000 RTL LRU_BIT[39]=01 FOR MISS ADDR:41b9
           140025000 linemun:      13995 addr:41b9 expected_valid:0
           140025000 RTL LRU_BIT[39]=01 FOR MISS ADDR:41b9
           140035000 linemun:      13996 addr:41b9 expected_valid:0
           140035000 RTL LRU_BIT[39]=01 FOR MISS ADDR:41b9
           140035000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:41b9
           140045000 linemun:      13997 addr:41b9 expected_valid:1
           140045000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:41b9
           140055000 linemun:      13998 addr:54e8 expected_valid:1
           140055000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:54e8
           140065000 linemun:      13999 addr:54e9 expected_valid:0
           140065000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           140075000 linemun:      14000 addr:54e9 expected_valid:0
           140075000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           140085000 linemun:      14001 addr:54e9 expected_valid:0
           140085000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           140095000 linemun:      14002 addr:54e9 expected_valid:0
           140095000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           140105000 linemun:      14003 addr:54e9 expected_valid:0
           140105000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           140115000 linemun:      14004 addr:54e9 expected_valid:0
           140115000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           140125000 linemun:      14005 addr:54e9 expected_valid:0
           140125000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           140135000 linemun:      14006 addr:54e9 expected_valid:0
           140135000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           140145000 linemun:      14007 addr:54e9 expected_valid:0
           140145000 RTL LRU_BIT[29]=01 FOR MISS ADDR:54e9
           140145000 RTL LRU_BIT[29]=01 UPDATED FOR BLOCK1 REPLACE ADDR:54e9
           140155000 linemun:      14008 addr:54e9 expected_valid:1
           140155000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:54e9
           140165000 linemun:      14009 addr:54ea expected_valid:0
           140165000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:54ea
           140175000 linemun:      14010 addr:54ea expected_valid:0
           140175000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:54ea
           140185000 linemun:      14011 addr:54ea expected_valid:0
           140185000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:54ea
           140195000 linemun:      14012 addr:54ea expected_valid:0
           140195000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:54ea
           140205000 linemun:      14013 addr:54ea expected_valid:0
           140205000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:54ea
           140215000 linemun:      14014 addr:54ea expected_valid:0
           140215000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:54ea
           140225000 linemun:      14015 addr:54ea expected_valid:0
           140225000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:54ea
           140235000 linemun:      14016 addr:54ea expected_valid:0
           140235000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:54ea
           140245000 linemun:      14017 addr:54ea expected_valid:0
           140245000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:54ea
           140245000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:54ea
           140255000 linemun:      14018 addr:54ea expected_valid:1
           140255000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:54ea
           140265000 linemun:      14019 addr:54eb expected_valid:0
           140265000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:54eb
           140275000 linemun:      14020 addr:54eb expected_valid:0
           140275000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:54eb
           140285000 linemun:      14021 addr:54eb expected_valid:0
           140285000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:54eb
           140295000 linemun:      14022 addr:54eb expected_valid:0
           140295000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:54eb
           140305000 linemun:      14023 addr:54eb expected_valid:0
           140305000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:54eb
           140315000 linemun:      14024 addr:54eb expected_valid:0
           140315000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:54eb
           140325000 linemun:      14025 addr:54eb expected_valid:0
           140325000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:54eb
           140335000 linemun:      14026 addr:54eb expected_valid:0
           140335000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:54eb
           140345000 linemun:      14027 addr:54eb expected_valid:0
           140345000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:54eb
           140345000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54eb
           140355000 linemun:      14028 addr:54eb expected_valid:1
           140355000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:54eb
           140365000 linemun:      14029 addr:54ec expected_valid:0
           140365000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:54ec
           140375000 linemun:      14030 addr:54ec expected_valid:0
           140375000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:54ec
           140385000 linemun:      14031 addr:54ec expected_valid:0
           140385000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:54ec
           140395000 linemun:      14032 addr:54ec expected_valid:0
           140395000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:54ec
           140405000 linemun:      14033 addr:54ec expected_valid:0
           140405000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:54ec
           140415000 linemun:      14034 addr:54ec expected_valid:0
           140415000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:54ec
           140425000 linemun:      14035 addr:54ec expected_valid:0
           140425000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:54ec
           140435000 linemun:      14036 addr:54ec expected_valid:0
           140435000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:54ec
           140445000 linemun:      14037 addr:54ec expected_valid:0
           140445000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:54ec
           140445000 RTL LRU_BIT[2c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54ec
           140455000 linemun:      14038 addr:54ec expected_valid:1
           140455000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:54ec
           140465000 linemun:      14039 addr:54ed expected_valid:0
           140465000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:54ed
           140475000 linemun:      14040 addr:54ed expected_valid:0
           140475000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:54ed
           140485000 linemun:      14041 addr:54ed expected_valid:0
           140485000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:54ed
           140495000 linemun:      14042 addr:54ed expected_valid:0
           140495000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:54ed
           140505000 linemun:      14043 addr:54ed expected_valid:0
           140505000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:54ed
           140515000 linemun:      14044 addr:54ed expected_valid:0
           140515000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:54ed
           140525000 linemun:      14045 addr:54ed expected_valid:0
           140525000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:54ed
           140535000 linemun:      14046 addr:54ed expected_valid:0
           140535000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:54ed
           140545000 linemun:      14047 addr:54ed expected_valid:0
           140545000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:54ed
           140545000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54ed
           140555000 linemun:      14048 addr:54ed expected_valid:1
           140555000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:54ed
           140565000 linemun:      14049 addr:54ee expected_valid:0
           140565000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:54ee
           140575000 linemun:      14050 addr:54ee expected_valid:0
           140575000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:54ee
           140585000 linemun:      14051 addr:54ee expected_valid:0
           140585000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:54ee
           140595000 linemun:      14052 addr:54ee expected_valid:0
           140595000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:54ee
           140605000 linemun:      14053 addr:54ee expected_valid:0
           140605000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:54ee
           140615000 linemun:      14054 addr:54ee expected_valid:0
           140615000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:54ee
           140625000 linemun:      14055 addr:54ee expected_valid:0
           140625000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:54ee
           140635000 linemun:      14056 addr:54ee expected_valid:0
           140635000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:54ee
           140645000 linemun:      14057 addr:54ee expected_valid:0
           140645000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:54ee
           140645000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:54ee
           140655000 linemun:      14058 addr:54ee expected_valid:1
           140655000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:54ee
           140665000 linemun:      14059 addr:54ef expected_valid:0
           140665000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           140675000 linemun:      14060 addr:54ef expected_valid:0
           140675000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           140685000 linemun:      14061 addr:54ef expected_valid:0
           140685000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           140695000 linemun:      14062 addr:54ef expected_valid:0
           140695000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           140705000 linemun:      14063 addr:54ef expected_valid:0
           140705000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           140715000 linemun:      14064 addr:54ef expected_valid:0
           140715000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           140725000 linemun:      14065 addr:54ef expected_valid:0
           140725000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           140735000 linemun:      14066 addr:54ef expected_valid:0
           140735000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           140745000 linemun:      14067 addr:54ef expected_valid:0
           140745000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:54ef
           140745000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54ef
           140755000 linemun:      14068 addr:54ef expected_valid:1
           140755000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:54ef
           140765000 linemun:      14069 addr:54f0 expected_valid:0
           140765000 RTL LRU_BIT[30]=10 FOR MISS ADDR:54f0
           140775000 linemun:      14070 addr:54f0 expected_valid:0
           140775000 RTL LRU_BIT[30]=10 FOR MISS ADDR:54f0
           140785000 linemun:      14071 addr:54f0 expected_valid:0
           140785000 RTL LRU_BIT[30]=10 FOR MISS ADDR:54f0
           140795000 linemun:      14072 addr:54f0 expected_valid:0
           140795000 RTL LRU_BIT[30]=10 FOR MISS ADDR:54f0
           140805000 linemun:      14073 addr:54f0 expected_valid:0
           140805000 RTL LRU_BIT[30]=10 FOR MISS ADDR:54f0
           140815000 linemun:      14074 addr:54f0 expected_valid:0
           140815000 RTL LRU_BIT[30]=10 FOR MISS ADDR:54f0
           140825000 linemun:      14075 addr:54f0 expected_valid:0
           140825000 RTL LRU_BIT[30]=10 FOR MISS ADDR:54f0
           140835000 linemun:      14076 addr:54f0 expected_valid:0
           140835000 RTL LRU_BIT[30]=10 FOR MISS ADDR:54f0
           140845000 linemun:      14077 addr:54f0 expected_valid:0
           140845000 RTL LRU_BIT[30]=10 FOR MISS ADDR:54f0
           140845000 RTL LRU_BIT[30]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54f0
           140855000 linemun:      14078 addr:54f0 expected_valid:1
           140855000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:54f0
           140865000 linemun:      14079 addr:54f1 expected_valid:0
           140865000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           140875000 linemun:      14080 addr:54f1 expected_valid:0
           140875000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           140885000 linemun:      14081 addr:54f1 expected_valid:0
           140885000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           140895000 linemun:      14082 addr:54f1 expected_valid:0
           140895000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           140905000 linemun:      14083 addr:54f1 expected_valid:0
           140905000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           140915000 linemun:      14084 addr:54f1 expected_valid:0
           140915000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           140925000 linemun:      14085 addr:54f1 expected_valid:0
           140925000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           140935000 linemun:      14086 addr:54f1 expected_valid:0
           140935000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           140945000 linemun:      14087 addr:54f1 expected_valid:0
           140945000 RTL LRU_BIT[31]=10 FOR MISS ADDR:54f1
           140945000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54f1
           140955000 linemun:      14088 addr:54f1 expected_valid:1
           140955000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:54f1
           140965000 linemun:      14089 addr:54f2 expected_valid:0
           140965000 RTL LRU_BIT[32]=10 FOR MISS ADDR:54f2
           140975000 linemun:      14090 addr:54f2 expected_valid:0
           140975000 RTL LRU_BIT[32]=10 FOR MISS ADDR:54f2
           140985000 linemun:      14091 addr:54f2 expected_valid:0
           140985000 RTL LRU_BIT[32]=10 FOR MISS ADDR:54f2
           140995000 linemun:      14092 addr:54f2 expected_valid:0
           140995000 RTL LRU_BIT[32]=10 FOR MISS ADDR:54f2
           141005000 linemun:      14093 addr:54f2 expected_valid:0
           141005000 RTL LRU_BIT[32]=10 FOR MISS ADDR:54f2
           141015000 linemun:      14094 addr:54f2 expected_valid:0
           141015000 RTL LRU_BIT[32]=10 FOR MISS ADDR:54f2
           141025000 linemun:      14095 addr:54f2 expected_valid:0
           141025000 RTL LRU_BIT[32]=10 FOR MISS ADDR:54f2
           141035000 linemun:      14096 addr:54f2 expected_valid:0
           141035000 RTL LRU_BIT[32]=10 FOR MISS ADDR:54f2
           141045000 linemun:      14097 addr:54f2 expected_valid:0
           141045000 RTL LRU_BIT[32]=10 FOR MISS ADDR:54f2
           141045000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:54f2
           141055000 linemun:      14098 addr:54f2 expected_valid:1
           141055000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:54f2
           141065000 linemun:      14099 addr:2abd expected_valid:1
           141065000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:2abd
           141075000 linemun:      14100 addr:7801 expected_valid:0
           141075000 RTL LRU_BIT[01]=01 FOR MISS ADDR:7801
           141085000 linemun:      14101 addr:7801 expected_valid:0
           141085000 RTL LRU_BIT[01]=01 FOR MISS ADDR:7801
           141095000 linemun:      14102 addr:7801 expected_valid:0
           141095000 RTL LRU_BIT[01]=01 FOR MISS ADDR:7801
           141105000 linemun:      14103 addr:7801 expected_valid:0
           141105000 RTL LRU_BIT[01]=01 FOR MISS ADDR:7801
           141115000 linemun:      14104 addr:7801 expected_valid:0
           141115000 RTL LRU_BIT[01]=01 FOR MISS ADDR:7801
           141125000 linemun:      14105 addr:7801 expected_valid:0
           141125000 RTL LRU_BIT[01]=01 FOR MISS ADDR:7801
           141135000 linemun:      14106 addr:7801 expected_valid:0
           141135000 RTL LRU_BIT[01]=01 FOR MISS ADDR:7801
           141145000 linemun:      14107 addr:7801 expected_valid:0
           141145000 RTL LRU_BIT[01]=01 FOR MISS ADDR:7801
           141155000 linemun:      14108 addr:7801 expected_valid:0
           141155000 RTL LRU_BIT[01]=01 FOR MISS ADDR:7801
           141155000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7801
           141165000 linemun:      14109 addr:7801 expected_valid:1
           141165000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:7801
           141175000 linemun:      14110 addr:7802 expected_valid:0
           141175000 RTL LRU_BIT[02]=10 FOR MISS ADDR:7802
           141185000 linemun:      14111 addr:7802 expected_valid:0
           141185000 RTL LRU_BIT[02]=10 FOR MISS ADDR:7802
           141195000 linemun:      14112 addr:7802 expected_valid:0
           141195000 RTL LRU_BIT[02]=10 FOR MISS ADDR:7802
           141205000 linemun:      14113 addr:7802 expected_valid:0
           141205000 RTL LRU_BIT[02]=10 FOR MISS ADDR:7802
           141215000 linemun:      14114 addr:7802 expected_valid:0
           141215000 RTL LRU_BIT[02]=10 FOR MISS ADDR:7802
           141225000 linemun:      14115 addr:7802 expected_valid:0
           141225000 RTL LRU_BIT[02]=10 FOR MISS ADDR:7802
           141235000 linemun:      14116 addr:7802 expected_valid:0
           141235000 RTL LRU_BIT[02]=10 FOR MISS ADDR:7802
           141245000 linemun:      14117 addr:7802 expected_valid:0
           141245000 RTL LRU_BIT[02]=10 FOR MISS ADDR:7802
           141255000 linemun:      14118 addr:7802 expected_valid:0
           141255000 RTL LRU_BIT[02]=10 FOR MISS ADDR:7802
           141255000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7802
           141265000 linemun:      14119 addr:7802 expected_valid:1
           141265000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:7802
           141275000 linemun:      14120 addr:7803 expected_valid:0
           141275000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7803
           141285000 linemun:      14121 addr:7803 expected_valid:0
           141285000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7803
           141295000 linemun:      14122 addr:7803 expected_valid:0
           141295000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7803
           141305000 linemun:      14123 addr:7803 expected_valid:0
           141305000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7803
           141315000 linemun:      14124 addr:7803 expected_valid:0
           141315000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7803
           141325000 linemun:      14125 addr:7803 expected_valid:0
           141325000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7803
           141335000 linemun:      14126 addr:7803 expected_valid:0
           141335000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7803
           141345000 linemun:      14127 addr:7803 expected_valid:0
           141345000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7803
           141355000 linemun:      14128 addr:7803 expected_valid:0
           141355000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7803
           141355000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7803
           141365000 linemun:      14129 addr:7803 expected_valid:1
           141365000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:7803
           141375000 linemun:      14130 addr:7804 expected_valid:0
           141375000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7804
           141385000 linemun:      14131 addr:7804 expected_valid:0
           141385000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7804
           141395000 linemun:      14132 addr:7804 expected_valid:0
           141395000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7804
           141405000 linemun:      14133 addr:7804 expected_valid:0
           141405000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7804
           141415000 linemun:      14134 addr:7804 expected_valid:0
           141415000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7804
           141425000 linemun:      14135 addr:7804 expected_valid:0
           141425000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7804
           141435000 linemun:      14136 addr:7804 expected_valid:0
           141435000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7804
           141445000 linemun:      14137 addr:7804 expected_valid:0
           141445000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7804
           141455000 linemun:      14138 addr:7804 expected_valid:0
           141455000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7804
           141455000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7804
           141465000 linemun:      14139 addr:7804 expected_valid:1
           141465000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:7804
           141475000 linemun:      14140 addr:7805 expected_valid:0
           141475000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7805
           141485000 linemun:      14141 addr:7805 expected_valid:0
           141485000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7805
           141495000 linemun:      14142 addr:7805 expected_valid:0
           141495000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7805
           141505000 linemun:      14143 addr:7805 expected_valid:0
           141505000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7805
           141515000 linemun:      14144 addr:7805 expected_valid:0
           141515000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7805
           141525000 linemun:      14145 addr:7805 expected_valid:0
           141525000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7805
           141535000 linemun:      14146 addr:7805 expected_valid:0
           141535000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7805
           141545000 linemun:      14147 addr:7805 expected_valid:0
           141545000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7805
           141555000 linemun:      14148 addr:7805 expected_valid:0
           141555000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7805
           141555000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7805
           141565000 linemun:      14149 addr:7805 expected_valid:1
           141565000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:7805
           141575000 linemun:      14150 addr:7806 expected_valid:0
           141575000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7806
           141585000 linemun:      14151 addr:7806 expected_valid:0
           141585000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7806
           141595000 linemun:      14152 addr:7806 expected_valid:0
           141595000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7806
           141605000 linemun:      14153 addr:7806 expected_valid:0
           141605000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7806
           141615000 linemun:      14154 addr:7806 expected_valid:0
           141615000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7806
           141625000 linemun:      14155 addr:7806 expected_valid:0
           141625000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7806
           141635000 linemun:      14156 addr:7806 expected_valid:0
           141635000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7806
           141645000 linemun:      14157 addr:7806 expected_valid:0
           141645000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7806
           141655000 linemun:      14158 addr:7806 expected_valid:0
           141655000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7806
           141655000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7806
           141665000 linemun:      14159 addr:7806 expected_valid:1
           141665000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:7806
           141675000 linemun:      14160 addr:7807 expected_valid:0
           141675000 RTL LRU_BIT[07]=01 FOR MISS ADDR:7807
           141685000 linemun:      14161 addr:7807 expected_valid:0
           141685000 RTL LRU_BIT[07]=01 FOR MISS ADDR:7807
           141695000 linemun:      14162 addr:7807 expected_valid:0
           141695000 RTL LRU_BIT[07]=01 FOR MISS ADDR:7807
           141705000 linemun:      14163 addr:7807 expected_valid:0
           141705000 RTL LRU_BIT[07]=01 FOR MISS ADDR:7807
           141715000 linemun:      14164 addr:7807 expected_valid:0
           141715000 RTL LRU_BIT[07]=01 FOR MISS ADDR:7807
           141725000 linemun:      14165 addr:7807 expected_valid:0
           141725000 RTL LRU_BIT[07]=01 FOR MISS ADDR:7807
           141735000 linemun:      14166 addr:7807 expected_valid:0
           141735000 RTL LRU_BIT[07]=01 FOR MISS ADDR:7807
           141745000 linemun:      14167 addr:7807 expected_valid:0
           141745000 RTL LRU_BIT[07]=01 FOR MISS ADDR:7807
           141755000 linemun:      14168 addr:7807 expected_valid:0
           141755000 RTL LRU_BIT[07]=01 FOR MISS ADDR:7807
           141755000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7807
           141765000 linemun:      14169 addr:7807 expected_valid:1
           141765000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:7807
           141775000 linemun:      14170 addr:2d0b expected_valid:1
           141775000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:2d0b
           141785000 linemun:      14171 addr:2d0c expected_valid:0
           141785000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
           141795000 linemun:      14172 addr:2d0c expected_valid:0
           141795000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
           141805000 linemun:      14173 addr:2d0c expected_valid:0
           141805000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
           141815000 linemun:      14174 addr:2d0c expected_valid:0
           141815000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
           141825000 linemun:      14175 addr:2d0c expected_valid:0
           141825000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
           141835000 linemun:      14176 addr:2d0c expected_valid:0
           141835000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
           141845000 linemun:      14177 addr:2d0c expected_valid:0
           141845000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
           141855000 linemun:      14178 addr:2d0c expected_valid:0
           141855000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
           141865000 linemun:      14179 addr:2d0c expected_valid:0
           141865000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:2d0c
           141865000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d0c
           141875000 linemun:      14180 addr:2d0c expected_valid:1
           141875000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:2d0c
           141885000 linemun:      14181 addr:5efe expected_valid:1
           141885000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:5efe
           141895000 linemun:      14182 addr:5eff expected_valid:0
           141895000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:5eff
           141905000 linemun:      14183 addr:5eff expected_valid:0
           141905000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:5eff
           141915000 linemun:      14184 addr:5eff expected_valid:0
           141915000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:5eff
           141925000 linemun:      14185 addr:5eff expected_valid:0
           141925000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:5eff
           141935000 linemun:      14186 addr:5eff expected_valid:0
           141935000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:5eff
           141945000 linemun:      14187 addr:5eff expected_valid:0
           141945000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:5eff
           141955000 linemun:      14188 addr:5eff expected_valid:0
           141955000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:5eff
           141965000 linemun:      14189 addr:5eff expected_valid:0
           141965000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:5eff
           141975000 linemun:      14190 addr:5eff expected_valid:0
           141975000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:5eff
           141975000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5eff
           141985000 linemun:      14191 addr:5eff expected_valid:1
           141985000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:5eff
           141995000 linemun:      14192 addr:5f00 expected_valid:1
           141995000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:5f00
           142005000 linemun:      14193 addr:5f01 expected_valid:1
           142005000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:5f01
           142015000 linemun:      14194 addr:5f02 expected_valid:0
           142015000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5f02
           142025000 linemun:      14195 addr:5f02 expected_valid:0
           142025000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5f02
           142035000 linemun:      14196 addr:5f02 expected_valid:0
           142035000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5f02
           142045000 linemun:      14197 addr:5f02 expected_valid:0
           142045000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5f02
           142055000 linemun:      14198 addr:5f02 expected_valid:0
           142055000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5f02
           142065000 linemun:      14199 addr:5f02 expected_valid:0
           142065000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5f02
           142075000 linemun:      14200 addr:5f02 expected_valid:0
           142075000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5f02
           142085000 linemun:      14201 addr:5f02 expected_valid:0
           142085000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5f02
           142095000 linemun:      14202 addr:5f02 expected_valid:0
           142095000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5f02
           142095000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f02
           142105000 linemun:      14203 addr:5f02 expected_valid:1
           142105000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:5f02
           142115000 linemun:      14204 addr:0c4c expected_valid:0
           142115000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
           142125000 linemun:      14205 addr:0c4c expected_valid:0
           142125000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
           142135000 linemun:      14206 addr:0c4c expected_valid:0
           142135000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
           142145000 linemun:      14207 addr:0c4c expected_valid:0
           142145000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
           142155000 linemun:      14208 addr:0c4c expected_valid:0
           142155000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
           142165000 linemun:      14209 addr:0c4c expected_valid:0
           142165000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
           142175000 linemun:      14210 addr:0c4c expected_valid:0
           142175000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
           142185000 linemun:      14211 addr:0c4c expected_valid:0
           142185000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
           142195000 linemun:      14212 addr:0c4c expected_valid:0
           142195000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:0c4c
           142195000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0c4c
           142205000 linemun:      14213 addr:0c4c expected_valid:1
           142205000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:0c4c
           142215000 linemun:      14214 addr:2953 expected_valid:0
           142215000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
           142225000 linemun:      14215 addr:2953 expected_valid:0
           142225000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
           142235000 linemun:      14216 addr:2953 expected_valid:0
           142235000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
           142245000 linemun:      14217 addr:2953 expected_valid:0
           142245000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
           142255000 linemun:      14218 addr:2953 expected_valid:0
           142255000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
           142265000 linemun:      14219 addr:2953 expected_valid:0
           142265000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
           142275000 linemun:      14220 addr:2953 expected_valid:0
           142275000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
           142285000 linemun:      14221 addr:2953 expected_valid:0
           142285000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
           142295000 linemun:      14222 addr:2953 expected_valid:0
           142295000 RTL LRU_BIT[13]=10 FOR MISS ADDR:2953
           142295000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2953
           142305000 linemun:      14223 addr:2953 expected_valid:1
           142305000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:2953
           142315000 linemun:      14224 addr:2954 expected_valid:0
           142315000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           142325000 linemun:      14225 addr:2954 expected_valid:0
           142325000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           142335000 linemun:      14226 addr:2954 expected_valid:0
           142335000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           142345000 linemun:      14227 addr:2954 expected_valid:0
           142345000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           142355000 linemun:      14228 addr:2954 expected_valid:0
           142355000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           142365000 linemun:      14229 addr:2954 expected_valid:0
           142365000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           142375000 linemun:      14230 addr:2954 expected_valid:0
           142375000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           142385000 linemun:      14231 addr:2954 expected_valid:0
           142385000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           142395000 linemun:      14232 addr:2954 expected_valid:0
           142395000 RTL LRU_BIT[14]=01 FOR MISS ADDR:2954
           142395000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2954
           142405000 linemun:      14233 addr:2954 expected_valid:1
           142405000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:2954
           142415000 linemun:      14234 addr:67b5 expected_valid:0
           142415000 RTL LRU_BIT[35]=10 FOR MISS ADDR:67b5
           142425000 linemun:      14235 addr:67b5 expected_valid:0
           142425000 RTL LRU_BIT[35]=10 FOR MISS ADDR:67b5
           142435000 linemun:      14236 addr:67b5 expected_valid:0
           142435000 RTL LRU_BIT[35]=10 FOR MISS ADDR:67b5
           142445000 linemun:      14237 addr:67b5 expected_valid:0
           142445000 RTL LRU_BIT[35]=10 FOR MISS ADDR:67b5
           142455000 linemun:      14238 addr:67b5 expected_valid:0
           142455000 RTL LRU_BIT[35]=10 FOR MISS ADDR:67b5
           142465000 linemun:      14239 addr:67b5 expected_valid:0
           142465000 RTL LRU_BIT[35]=10 FOR MISS ADDR:67b5
           142475000 linemun:      14240 addr:67b5 expected_valid:0
           142475000 RTL LRU_BIT[35]=10 FOR MISS ADDR:67b5
           142485000 linemun:      14241 addr:67b5 expected_valid:0
           142485000 RTL LRU_BIT[35]=10 FOR MISS ADDR:67b5
           142495000 linemun:      14242 addr:67b5 expected_valid:0
           142495000 RTL LRU_BIT[35]=10 FOR MISS ADDR:67b5
           142495000 RTL LRU_BIT[35]=10 UPDATED FOR BLOCK0 REPLACE ADDR:67b5
           142505000 linemun:      14243 addr:67b5 expected_valid:1
           142505000 RTL LRU_BIT[35]=01 UPDATED FOR HIT ADDR:67b5
           142515000 linemun:      14244 addr:67b6 expected_valid:0
           142515000 RTL LRU_BIT[36]=01 FOR MISS ADDR:67b6
           142525000 linemun:      14245 addr:67b6 expected_valid:0
           142525000 RTL LRU_BIT[36]=01 FOR MISS ADDR:67b6
           142535000 linemun:      14246 addr:67b6 expected_valid:0
           142535000 RTL LRU_BIT[36]=01 FOR MISS ADDR:67b6
           142545000 linemun:      14247 addr:67b6 expected_valid:0
           142545000 RTL LRU_BIT[36]=01 FOR MISS ADDR:67b6
           142555000 linemun:      14248 addr:67b6 expected_valid:0
           142555000 RTL LRU_BIT[36]=01 FOR MISS ADDR:67b6
           142565000 linemun:      14249 addr:67b6 expected_valid:0
           142565000 RTL LRU_BIT[36]=01 FOR MISS ADDR:67b6
           142575000 linemun:      14250 addr:67b6 expected_valid:0
           142575000 RTL LRU_BIT[36]=01 FOR MISS ADDR:67b6
           142585000 linemun:      14251 addr:67b6 expected_valid:0
           142585000 RTL LRU_BIT[36]=01 FOR MISS ADDR:67b6
           142595000 linemun:      14252 addr:67b6 expected_valid:0
           142595000 RTL LRU_BIT[36]=01 FOR MISS ADDR:67b6
           142595000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:67b6
           142605000 linemun:      14253 addr:67b6 expected_valid:1
           142605000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:67b6
           142615000 linemun:      14254 addr:0bfc expected_valid:1
           142615000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:0bfc
           142625000 linemun:      14255 addr:0bfd expected_valid:0
           142625000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           142635000 linemun:      14256 addr:0bfd expected_valid:0
           142635000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           142645000 linemun:      14257 addr:0bfd expected_valid:0
           142645000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           142655000 linemun:      14258 addr:0bfd expected_valid:0
           142655000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           142665000 linemun:      14259 addr:0bfd expected_valid:0
           142665000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           142675000 linemun:      14260 addr:0bfd expected_valid:0
           142675000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           142685000 linemun:      14261 addr:0bfd expected_valid:0
           142685000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           142695000 linemun:      14262 addr:0bfd expected_valid:0
           142695000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           142705000 linemun:      14263 addr:0bfd expected_valid:0
           142705000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           142705000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bfd
           142715000 linemun:      14264 addr:0bfd expected_valid:1
           142715000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:0bfd
           142725000 linemun:      14265 addr:6988 expected_valid:0
           142725000 RTL LRU_BIT[08]=01 FOR MISS ADDR:6988
           142735000 linemun:      14266 addr:6988 expected_valid:0
           142735000 RTL LRU_BIT[08]=01 FOR MISS ADDR:6988
           142745000 linemun:      14267 addr:6988 expected_valid:0
           142745000 RTL LRU_BIT[08]=01 FOR MISS ADDR:6988
           142755000 linemun:      14268 addr:6988 expected_valid:0
           142755000 RTL LRU_BIT[08]=01 FOR MISS ADDR:6988
           142765000 linemun:      14269 addr:6988 expected_valid:0
           142765000 RTL LRU_BIT[08]=01 FOR MISS ADDR:6988
           142775000 linemun:      14270 addr:6988 expected_valid:0
           142775000 RTL LRU_BIT[08]=01 FOR MISS ADDR:6988
           142785000 linemun:      14271 addr:6988 expected_valid:0
           142785000 RTL LRU_BIT[08]=01 FOR MISS ADDR:6988
           142795000 linemun:      14272 addr:6988 expected_valid:0
           142795000 RTL LRU_BIT[08]=01 FOR MISS ADDR:6988
           142805000 linemun:      14273 addr:6988 expected_valid:0
           142805000 RTL LRU_BIT[08]=01 FOR MISS ADDR:6988
           142805000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6988
           142815000 linemun:      14274 addr:6988 expected_valid:1
           142815000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:6988
           142825000 linemun:      14275 addr:6989 expected_valid:1
           142825000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:6989
           142835000 linemun:      14276 addr:698a expected_valid:1
           142835000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:698a
           142845000 linemun:      14277 addr:698b expected_valid:0
           142845000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:698b
           142855000 linemun:      14278 addr:698b expected_valid:0
           142855000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:698b
           142865000 linemun:      14279 addr:698b expected_valid:0
           142865000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:698b
           142875000 linemun:      14280 addr:698b expected_valid:0
           142875000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:698b
           142885000 linemun:      14281 addr:698b expected_valid:0
           142885000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:698b
           142895000 linemun:      14282 addr:698b expected_valid:0
           142895000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:698b
           142905000 linemun:      14283 addr:698b expected_valid:0
           142905000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:698b
           142915000 linemun:      14284 addr:698b expected_valid:0
           142915000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:698b
           142925000 linemun:      14285 addr:698b expected_valid:0
           142925000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:698b
           142925000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:698b
           142935000 linemun:      14286 addr:698b expected_valid:1
           142935000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:698b
           142945000 linemun:      14287 addr:698c expected_valid:0
           142945000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:698c
           142955000 linemun:      14288 addr:698c expected_valid:0
           142955000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:698c
           142965000 linemun:      14289 addr:698c expected_valid:0
           142965000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:698c
           142975000 linemun:      14290 addr:698c expected_valid:0
           142975000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:698c
           142985000 linemun:      14291 addr:698c expected_valid:0
           142985000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:698c
           142995000 linemun:      14292 addr:698c expected_valid:0
           142995000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:698c
           143005000 linemun:      14293 addr:698c expected_valid:0
           143005000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:698c
           143015000 linemun:      14294 addr:698c expected_valid:0
           143015000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:698c
           143025000 linemun:      14295 addr:698c expected_valid:0
           143025000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:698c
           143025000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:698c
           143035000 linemun:      14296 addr:698c expected_valid:1
           143035000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:698c
           143045000 linemun:      14297 addr:010f expected_valid:0
           143045000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           143055000 linemun:      14298 addr:010f expected_valid:0
           143055000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           143065000 linemun:      14299 addr:010f expected_valid:0
           143065000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           143075000 linemun:      14300 addr:010f expected_valid:0
           143075000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           143085000 linemun:      14301 addr:010f expected_valid:0
           143085000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           143095000 linemun:      14302 addr:010f expected_valid:0
           143095000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           143105000 linemun:      14303 addr:010f expected_valid:0
           143105000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           143115000 linemun:      14304 addr:010f expected_valid:0
           143115000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           143125000 linemun:      14305 addr:010f expected_valid:0
           143125000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           143125000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:010f
           143135000 linemun:      14306 addr:010f expected_valid:1
           143135000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:010f
           143145000 linemun:      14307 addr:6eaf expected_valid:0
           143145000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           143155000 linemun:      14308 addr:6eaf expected_valid:0
           143155000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           143165000 linemun:      14309 addr:6eaf expected_valid:0
           143165000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           143175000 linemun:      14310 addr:6eaf expected_valid:0
           143175000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           143185000 linemun:      14311 addr:6eaf expected_valid:0
           143185000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           143195000 linemun:      14312 addr:6eaf expected_valid:0
           143195000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           143205000 linemun:      14313 addr:6eaf expected_valid:0
           143205000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           143215000 linemun:      14314 addr:6eaf expected_valid:0
           143215000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           143225000 linemun:      14315 addr:6eaf expected_valid:0
           143225000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           143225000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6eaf
           143235000 linemun:      14316 addr:6eaf expected_valid:1
           143235000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:6eaf
           143245000 linemun:      14317 addr:6eb0 expected_valid:0
           143245000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           143255000 linemun:      14318 addr:6eb0 expected_valid:0
           143255000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           143265000 linemun:      14319 addr:6eb0 expected_valid:0
           143265000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           143275000 linemun:      14320 addr:6eb0 expected_valid:0
           143275000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           143285000 linemun:      14321 addr:6eb0 expected_valid:0
           143285000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           143295000 linemun:      14322 addr:6eb0 expected_valid:0
           143295000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           143305000 linemun:      14323 addr:6eb0 expected_valid:0
           143305000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           143315000 linemun:      14324 addr:6eb0 expected_valid:0
           143315000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           143325000 linemun:      14325 addr:6eb0 expected_valid:0
           143325000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           143325000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6eb0
           143335000 linemun:      14326 addr:6eb0 expected_valid:1
           143335000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:6eb0
           143345000 linemun:      14327 addr:6eb1 expected_valid:0
           143345000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           143355000 linemun:      14328 addr:6eb1 expected_valid:0
           143355000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           143365000 linemun:      14329 addr:6eb1 expected_valid:0
           143365000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           143375000 linemun:      14330 addr:6eb1 expected_valid:0
           143375000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           143385000 linemun:      14331 addr:6eb1 expected_valid:0
           143385000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           143395000 linemun:      14332 addr:6eb1 expected_valid:0
           143395000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           143405000 linemun:      14333 addr:6eb1 expected_valid:0
           143405000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           143415000 linemun:      14334 addr:6eb1 expected_valid:0
           143415000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           143425000 linemun:      14335 addr:6eb1 expected_valid:0
           143425000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           143425000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6eb1
           143435000 linemun:      14336 addr:6eb1 expected_valid:1
           143435000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:6eb1
           143445000 linemun:      14337 addr:6eb2 expected_valid:0
           143445000 RTL LRU_BIT[32]=01 FOR MISS ADDR:6eb2
           143455000 linemun:      14338 addr:6eb2 expected_valid:0
           143455000 RTL LRU_BIT[32]=01 FOR MISS ADDR:6eb2
           143465000 linemun:      14339 addr:6eb2 expected_valid:0
           143465000 RTL LRU_BIT[32]=01 FOR MISS ADDR:6eb2
           143475000 linemun:      14340 addr:6eb2 expected_valid:0
           143475000 RTL LRU_BIT[32]=01 FOR MISS ADDR:6eb2
           143485000 linemun:      14341 addr:6eb2 expected_valid:0
           143485000 RTL LRU_BIT[32]=01 FOR MISS ADDR:6eb2
           143495000 linemun:      14342 addr:6eb2 expected_valid:0
           143495000 RTL LRU_BIT[32]=01 FOR MISS ADDR:6eb2
           143505000 linemun:      14343 addr:6eb2 expected_valid:0
           143505000 RTL LRU_BIT[32]=01 FOR MISS ADDR:6eb2
           143515000 linemun:      14344 addr:6eb2 expected_valid:0
           143515000 RTL LRU_BIT[32]=01 FOR MISS ADDR:6eb2
           143525000 linemun:      14345 addr:6eb2 expected_valid:0
           143525000 RTL LRU_BIT[32]=01 FOR MISS ADDR:6eb2
           143525000 RTL LRU_BIT[32]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6eb2
           143535000 linemun:      14346 addr:6eb2 expected_valid:1
           143535000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:6eb2
           143545000 linemun:      14347 addr:144f expected_valid:0
           143545000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
           143555000 linemun:      14348 addr:144f expected_valid:0
           143555000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
           143565000 linemun:      14349 addr:144f expected_valid:0
           143565000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
           143575000 linemun:      14350 addr:144f expected_valid:0
           143575000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
           143585000 linemun:      14351 addr:144f expected_valid:0
           143585000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
           143595000 linemun:      14352 addr:144f expected_valid:0
           143595000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
           143605000 linemun:      14353 addr:144f expected_valid:0
           143605000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
           143615000 linemun:      14354 addr:144f expected_valid:0
           143615000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
           143625000 linemun:      14355 addr:144f expected_valid:0
           143625000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:144f
           143625000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:144f
           143635000 linemun:      14356 addr:144f expected_valid:1
           143635000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:144f
           143645000 linemun:      14357 addr:1450 expected_valid:0
           143645000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           143655000 linemun:      14358 addr:1450 expected_valid:0
           143655000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           143665000 linemun:      14359 addr:1450 expected_valid:0
           143665000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           143675000 linemun:      14360 addr:1450 expected_valid:0
           143675000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           143685000 linemun:      14361 addr:1450 expected_valid:0
           143685000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           143695000 linemun:      14362 addr:1450 expected_valid:0
           143695000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           143705000 linemun:      14363 addr:1450 expected_valid:0
           143705000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           143715000 linemun:      14364 addr:1450 expected_valid:0
           143715000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           143725000 linemun:      14365 addr:1450 expected_valid:0
           143725000 RTL LRU_BIT[10]=10 FOR MISS ADDR:1450
           143725000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1450
           143735000 linemun:      14366 addr:1450 expected_valid:1
           143735000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:1450
           143745000 linemun:      14367 addr:1451 expected_valid:0
           143745000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
           143755000 linemun:      14368 addr:1451 expected_valid:0
           143755000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
           143765000 linemun:      14369 addr:1451 expected_valid:0
           143765000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
           143775000 linemun:      14370 addr:1451 expected_valid:0
           143775000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
           143785000 linemun:      14371 addr:1451 expected_valid:0
           143785000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
           143795000 linemun:      14372 addr:1451 expected_valid:0
           143795000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
           143805000 linemun:      14373 addr:1451 expected_valid:0
           143805000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
           143815000 linemun:      14374 addr:1451 expected_valid:0
           143815000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
           143825000 linemun:      14375 addr:1451 expected_valid:0
           143825000 RTL LRU_BIT[11]=01 FOR MISS ADDR:1451
           143825000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1451
           143835000 linemun:      14376 addr:1451 expected_valid:1
           143835000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:1451
           143845000 linemun:      14377 addr:7571 expected_valid:0
           143845000 RTL LRU_BIT[31]=10 FOR MISS ADDR:7571
           143855000 linemun:      14378 addr:7571 expected_valid:0
           143855000 RTL LRU_BIT[31]=10 FOR MISS ADDR:7571
           143865000 linemun:      14379 addr:7571 expected_valid:0
           143865000 RTL LRU_BIT[31]=10 FOR MISS ADDR:7571
           143875000 linemun:      14380 addr:7571 expected_valid:0
           143875000 RTL LRU_BIT[31]=10 FOR MISS ADDR:7571
           143885000 linemun:      14381 addr:7571 expected_valid:0
           143885000 RTL LRU_BIT[31]=10 FOR MISS ADDR:7571
           143895000 linemun:      14382 addr:7571 expected_valid:0
           143895000 RTL LRU_BIT[31]=10 FOR MISS ADDR:7571
           143905000 linemun:      14383 addr:7571 expected_valid:0
           143905000 RTL LRU_BIT[31]=10 FOR MISS ADDR:7571
           143915000 linemun:      14384 addr:7571 expected_valid:0
           143915000 RTL LRU_BIT[31]=10 FOR MISS ADDR:7571
           143925000 linemun:      14385 addr:7571 expected_valid:0
           143925000 RTL LRU_BIT[31]=10 FOR MISS ADDR:7571
           143925000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7571
           143935000 linemun:      14386 addr:7571 expected_valid:1
           143935000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:7571
           143945000 linemun:      14387 addr:7572 expected_valid:0
           143945000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7572
           143955000 linemun:      14388 addr:7572 expected_valid:0
           143955000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7572
           143965000 linemun:      14389 addr:7572 expected_valid:0
           143965000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7572
           143975000 linemun:      14390 addr:7572 expected_valid:0
           143975000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7572
           143985000 linemun:      14391 addr:7572 expected_valid:0
           143985000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7572
           143995000 linemun:      14392 addr:7572 expected_valid:0
           143995000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7572
           144005000 linemun:      14393 addr:7572 expected_valid:0
           144005000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7572
           144015000 linemun:      14394 addr:7572 expected_valid:0
           144015000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7572
           144025000 linemun:      14395 addr:7572 expected_valid:0
           144025000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7572
           144025000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7572
           144035000 linemun:      14396 addr:7572 expected_valid:1
           144035000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:7572
           144045000 linemun:      14397 addr:073a expected_valid:0
           144045000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
           144055000 linemun:      14398 addr:073a expected_valid:0
           144055000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
           144065000 linemun:      14399 addr:073a expected_valid:0
           144065000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
           144075000 linemun:      14400 addr:073a expected_valid:0
           144075000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
           144085000 linemun:      14401 addr:073a expected_valid:0
           144085000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
           144095000 linemun:      14402 addr:073a expected_valid:0
           144095000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
           144105000 linemun:      14403 addr:073a expected_valid:0
           144105000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
           144115000 linemun:      14404 addr:073a expected_valid:0
           144115000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
           144125000 linemun:      14405 addr:073a expected_valid:0
           144125000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:073a
           144125000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:073a
           144135000 linemun:      14406 addr:073a expected_valid:1
           144135000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
           144145000 linemun:      14407 addr:2c7f expected_valid:0
           144145000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
           144155000 linemun:      14408 addr:2c7f expected_valid:0
           144155000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
           144165000 linemun:      14409 addr:2c7f expected_valid:0
           144165000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
           144175000 linemun:      14410 addr:2c7f expected_valid:0
           144175000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
           144185000 linemun:      14411 addr:2c7f expected_valid:0
           144185000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
           144195000 linemun:      14412 addr:2c7f expected_valid:0
           144195000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
           144205000 linemun:      14413 addr:2c7f expected_valid:0
           144205000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
           144215000 linemun:      14414 addr:2c7f expected_valid:0
           144215000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
           144225000 linemun:      14415 addr:2c7f expected_valid:0
           144225000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:2c7f
           144225000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2c7f
           144235000 linemun:      14416 addr:2c7f expected_valid:1
           144235000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:2c7f
           144245000 linemun:      14417 addr:2c80 expected_valid:1
           144245000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:2c80
           144255000 linemun:      14418 addr:2c81 expected_valid:0
           144255000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2c81
           144265000 linemun:      14419 addr:2c81 expected_valid:0
           144265000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2c81
           144275000 linemun:      14420 addr:2c81 expected_valid:0
           144275000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2c81
           144285000 linemun:      14421 addr:2c81 expected_valid:0
           144285000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2c81
           144295000 linemun:      14422 addr:2c81 expected_valid:0
           144295000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2c81
           144305000 linemun:      14423 addr:2c81 expected_valid:0
           144305000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2c81
           144315000 linemun:      14424 addr:2c81 expected_valid:0
           144315000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2c81
           144325000 linemun:      14425 addr:2c81 expected_valid:0
           144325000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2c81
           144335000 linemun:      14426 addr:2c81 expected_valid:0
           144335000 RTL LRU_BIT[01]=01 FOR MISS ADDR:2c81
           144335000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2c81
           144345000 linemun:      14427 addr:2c81 expected_valid:1
           144345000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:2c81
           144355000 linemun:      14428 addr:2c82 expected_valid:0
           144355000 RTL LRU_BIT[02]=10 FOR MISS ADDR:2c82
           144365000 linemun:      14429 addr:2c82 expected_valid:0
           144365000 RTL LRU_BIT[02]=10 FOR MISS ADDR:2c82
           144375000 linemun:      14430 addr:2c82 expected_valid:0
           144375000 RTL LRU_BIT[02]=10 FOR MISS ADDR:2c82
           144385000 linemun:      14431 addr:2c82 expected_valid:0
           144385000 RTL LRU_BIT[02]=10 FOR MISS ADDR:2c82
           144395000 linemun:      14432 addr:2c82 expected_valid:0
           144395000 RTL LRU_BIT[02]=10 FOR MISS ADDR:2c82
           144405000 linemun:      14433 addr:2c82 expected_valid:0
           144405000 RTL LRU_BIT[02]=10 FOR MISS ADDR:2c82
           144415000 linemun:      14434 addr:2c82 expected_valid:0
           144415000 RTL LRU_BIT[02]=10 FOR MISS ADDR:2c82
           144425000 linemun:      14435 addr:2c82 expected_valid:0
           144425000 RTL LRU_BIT[02]=10 FOR MISS ADDR:2c82
           144435000 linemun:      14436 addr:2c82 expected_valid:0
           144435000 RTL LRU_BIT[02]=10 FOR MISS ADDR:2c82
           144435000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2c82
           144445000 linemun:      14437 addr:2c82 expected_valid:1
           144445000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:2c82
           144455000 linemun:      14438 addr:4cd4 expected_valid:0
           144455000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           144465000 linemun:      14439 addr:4cd4 expected_valid:0
           144465000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           144475000 linemun:      14440 addr:4cd4 expected_valid:0
           144475000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           144485000 linemun:      14441 addr:4cd4 expected_valid:0
           144485000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           144495000 linemun:      14442 addr:4cd4 expected_valid:0
           144495000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           144505000 linemun:      14443 addr:4cd4 expected_valid:0
           144505000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           144515000 linemun:      14444 addr:4cd4 expected_valid:0
           144515000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           144525000 linemun:      14445 addr:4cd4 expected_valid:0
           144525000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           144535000 linemun:      14446 addr:4cd4 expected_valid:0
           144535000 RTL LRU_BIT[14]=10 FOR MISS ADDR:4cd4
           144535000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4cd4
           144545000 linemun:      14447 addr:4cd4 expected_valid:1
           144545000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:4cd4
           144555000 linemun:      14448 addr:4cd5 expected_valid:1
           144555000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:4cd5
           144565000 linemun:      14449 addr:4cd6 expected_valid:1
           144565000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:4cd6
           144575000 linemun:      14450 addr:4cd7 expected_valid:1
           144575000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:4cd7
           144585000 linemun:      14451 addr:4cd8 expected_valid:1
           144585000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:4cd8
           144595000 linemun:      14452 addr:4cd9 expected_valid:1
           144595000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:4cd9
           144605000 linemun:      14453 addr:4cda expected_valid:0
           144605000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:4cda
           144615000 linemun:      14454 addr:4cda expected_valid:0
           144615000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:4cda
           144625000 linemun:      14455 addr:4cda expected_valid:0
           144625000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:4cda
           144635000 linemun:      14456 addr:4cda expected_valid:0
           144635000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:4cda
           144645000 linemun:      14457 addr:4cda expected_valid:0
           144645000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:4cda
           144655000 linemun:      14458 addr:4cda expected_valid:0
           144655000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:4cda
           144665000 linemun:      14459 addr:4cda expected_valid:0
           144665000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:4cda
           144675000 linemun:      14460 addr:4cda expected_valid:0
           144675000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:4cda
           144685000 linemun:      14461 addr:4cda expected_valid:0
           144685000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:4cda
           144685000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4cda
           144695000 linemun:      14462 addr:4cda expected_valid:1
           144695000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:4cda
           144705000 linemun:      14463 addr:4cdb expected_valid:0
           144705000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:4cdb
           144715000 linemun:      14464 addr:4cdb expected_valid:0
           144715000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:4cdb
           144725000 linemun:      14465 addr:4cdb expected_valid:0
           144725000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:4cdb
           144735000 linemun:      14466 addr:4cdb expected_valid:0
           144735000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:4cdb
           144745000 linemun:      14467 addr:4cdb expected_valid:0
           144745000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:4cdb
           144755000 linemun:      14468 addr:4cdb expected_valid:0
           144755000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:4cdb
           144765000 linemun:      14469 addr:4cdb expected_valid:0
           144765000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:4cdb
           144775000 linemun:      14470 addr:4cdb expected_valid:0
           144775000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:4cdb
           144785000 linemun:      14471 addr:4cdb expected_valid:0
           144785000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:4cdb
           144785000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4cdb
           144795000 linemun:      14472 addr:4cdb expected_valid:1
           144795000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:4cdb
           144805000 linemun:      14473 addr:4cdc expected_valid:0
           144805000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:4cdc
           144815000 linemun:      14474 addr:4cdc expected_valid:0
           144815000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:4cdc
           144825000 linemun:      14475 addr:4cdc expected_valid:0
           144825000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:4cdc
           144835000 linemun:      14476 addr:4cdc expected_valid:0
           144835000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:4cdc
           144845000 linemun:      14477 addr:4cdc expected_valid:0
           144845000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:4cdc
           144855000 linemun:      14478 addr:4cdc expected_valid:0
           144855000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:4cdc
           144865000 linemun:      14479 addr:4cdc expected_valid:0
           144865000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:4cdc
           144875000 linemun:      14480 addr:4cdc expected_valid:0
           144875000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:4cdc
           144885000 linemun:      14481 addr:4cdc expected_valid:0
           144885000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:4cdc
           144885000 RTL LRU_BIT[1c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4cdc
           144895000 linemun:      14482 addr:4cdc expected_valid:1
           144895000 RTL LRU_BIT[1c]=10 UPDATED FOR HIT ADDR:4cdc
           144905000 linemun:      14483 addr:4cdd expected_valid:0
           144905000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:4cdd
           144915000 linemun:      14484 addr:4cdd expected_valid:0
           144915000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:4cdd
           144925000 linemun:      14485 addr:4cdd expected_valid:0
           144925000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:4cdd
           144935000 linemun:      14486 addr:4cdd expected_valid:0
           144935000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:4cdd
           144945000 linemun:      14487 addr:4cdd expected_valid:0
           144945000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:4cdd
           144955000 linemun:      14488 addr:4cdd expected_valid:0
           144955000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:4cdd
           144965000 linemun:      14489 addr:4cdd expected_valid:0
           144965000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:4cdd
           144975000 linemun:      14490 addr:4cdd expected_valid:0
           144975000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:4cdd
           144985000 linemun:      14491 addr:4cdd expected_valid:0
           144985000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:4cdd
           144985000 RTL LRU_BIT[1d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4cdd
           144995000 linemun:      14492 addr:4cdd expected_valid:1
           144995000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:4cdd
           145005000 linemun:      14493 addr:4cde expected_valid:0
           145005000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:4cde
           145015000 linemun:      14494 addr:4cde expected_valid:0
           145015000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:4cde
           145025000 linemun:      14495 addr:4cde expected_valid:0
           145025000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:4cde
           145035000 linemun:      14496 addr:4cde expected_valid:0
           145035000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:4cde
           145045000 linemun:      14497 addr:4cde expected_valid:0
           145045000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:4cde
           145055000 linemun:      14498 addr:4cde expected_valid:0
           145055000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:4cde
           145065000 linemun:      14499 addr:4cde expected_valid:0
           145065000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:4cde
           145075000 linemun:      14500 addr:4cde expected_valid:0
           145075000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:4cde
           145085000 linemun:      14501 addr:4cde expected_valid:0
           145085000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:4cde
           145085000 RTL LRU_BIT[1e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4cde
           145095000 linemun:      14502 addr:4cde expected_valid:1
           145095000 RTL LRU_BIT[1e]=10 UPDATED FOR HIT ADDR:4cde
           145105000 linemun:      14503 addr:362e expected_valid:0
           145105000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           145115000 linemun:      14504 addr:362e expected_valid:0
           145115000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           145125000 linemun:      14505 addr:362e expected_valid:0
           145125000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           145135000 linemun:      14506 addr:362e expected_valid:0
           145135000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           145145000 linemun:      14507 addr:362e expected_valid:0
           145145000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           145155000 linemun:      14508 addr:362e expected_valid:0
           145155000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           145165000 linemun:      14509 addr:362e expected_valid:0
           145165000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           145175000 linemun:      14510 addr:362e expected_valid:0
           145175000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           145185000 linemun:      14511 addr:362e expected_valid:0
           145185000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:362e
           145185000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:362e
           145195000 linemun:      14512 addr:362e expected_valid:1
           145195000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:362e
           145205000 linemun:      14513 addr:362f expected_valid:0
           145205000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           145215000 linemun:      14514 addr:362f expected_valid:0
           145215000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           145225000 linemun:      14515 addr:362f expected_valid:0
           145225000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           145235000 linemun:      14516 addr:362f expected_valid:0
           145235000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           145245000 linemun:      14517 addr:362f expected_valid:0
           145245000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           145255000 linemun:      14518 addr:362f expected_valid:0
           145255000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           145265000 linemun:      14519 addr:362f expected_valid:0
           145265000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           145275000 linemun:      14520 addr:362f expected_valid:0
           145275000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           145285000 linemun:      14521 addr:362f expected_valid:0
           145285000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:362f
           145285000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:362f
           145295000 linemun:      14522 addr:362f expected_valid:1
           145295000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:362f
           145305000 linemun:      14523 addr:3630 expected_valid:0
           145305000 RTL LRU_BIT[30]=10 FOR MISS ADDR:3630
           145315000 linemun:      14524 addr:3630 expected_valid:0
           145315000 RTL LRU_BIT[30]=10 FOR MISS ADDR:3630
           145325000 linemun:      14525 addr:3630 expected_valid:0
           145325000 RTL LRU_BIT[30]=10 FOR MISS ADDR:3630
           145335000 linemun:      14526 addr:3630 expected_valid:0
           145335000 RTL LRU_BIT[30]=10 FOR MISS ADDR:3630
           145345000 linemun:      14527 addr:3630 expected_valid:0
           145345000 RTL LRU_BIT[30]=10 FOR MISS ADDR:3630
           145355000 linemun:      14528 addr:3630 expected_valid:0
           145355000 RTL LRU_BIT[30]=10 FOR MISS ADDR:3630
           145365000 linemun:      14529 addr:3630 expected_valid:0
           145365000 RTL LRU_BIT[30]=10 FOR MISS ADDR:3630
           145375000 linemun:      14530 addr:3630 expected_valid:0
           145375000 RTL LRU_BIT[30]=10 FOR MISS ADDR:3630
           145385000 linemun:      14531 addr:3630 expected_valid:0
           145385000 RTL LRU_BIT[30]=10 FOR MISS ADDR:3630
           145385000 RTL LRU_BIT[30]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3630
           145395000 linemun:      14532 addr:3630 expected_valid:1
           145395000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:3630
           145405000 linemun:      14533 addr:3631 expected_valid:0
           145405000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           145415000 linemun:      14534 addr:3631 expected_valid:0
           145415000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           145425000 linemun:      14535 addr:3631 expected_valid:0
           145425000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           145435000 linemun:      14536 addr:3631 expected_valid:0
           145435000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           145445000 linemun:      14537 addr:3631 expected_valid:0
           145445000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           145455000 linemun:      14538 addr:3631 expected_valid:0
           145455000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           145465000 linemun:      14539 addr:3631 expected_valid:0
           145465000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           145475000 linemun:      14540 addr:3631 expected_valid:0
           145475000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           145485000 linemun:      14541 addr:3631 expected_valid:0
           145485000 RTL LRU_BIT[31]=01 FOR MISS ADDR:3631
           145485000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3631
           145495000 linemun:      14542 addr:3631 expected_valid:1
           145495000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:3631
           145505000 linemun:      14543 addr:3632 expected_valid:0
           145505000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3632
           145515000 linemun:      14544 addr:3632 expected_valid:0
           145515000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3632
           145525000 linemun:      14545 addr:3632 expected_valid:0
           145525000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3632
           145535000 linemun:      14546 addr:3632 expected_valid:0
           145535000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3632
           145545000 linemun:      14547 addr:3632 expected_valid:0
           145545000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3632
           145555000 linemun:      14548 addr:3632 expected_valid:0
           145555000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3632
           145565000 linemun:      14549 addr:3632 expected_valid:0
           145565000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3632
           145575000 linemun:      14550 addr:3632 expected_valid:0
           145575000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3632
           145585000 linemun:      14551 addr:3632 expected_valid:0
           145585000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3632
           145585000 RTL LRU_BIT[32]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3632
           145595000 linemun:      14552 addr:3632 expected_valid:1
           145595000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:3632
           145605000 linemun:      14553 addr:3633 expected_valid:0
           145605000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3633
           145615000 linemun:      14554 addr:3633 expected_valid:0
           145615000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3633
           145625000 linemun:      14555 addr:3633 expected_valid:0
           145625000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3633
           145635000 linemun:      14556 addr:3633 expected_valid:0
           145635000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3633
           145645000 linemun:      14557 addr:3633 expected_valid:0
           145645000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3633
           145655000 linemun:      14558 addr:3633 expected_valid:0
           145655000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3633
           145665000 linemun:      14559 addr:3633 expected_valid:0
           145665000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3633
           145675000 linemun:      14560 addr:3633 expected_valid:0
           145675000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3633
           145685000 linemun:      14561 addr:3633 expected_valid:0
           145685000 RTL LRU_BIT[33]=10 FOR MISS ADDR:3633
           145685000 RTL LRU_BIT[33]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3633
           145695000 linemun:      14562 addr:3633 expected_valid:1
           145695000 RTL LRU_BIT[33]=01 UPDATED FOR HIT ADDR:3633
           145705000 linemun:      14563 addr:7683 expected_valid:0
           145705000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           145715000 linemun:      14564 addr:7683 expected_valid:0
           145715000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           145725000 linemun:      14565 addr:7683 expected_valid:0
           145725000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           145735000 linemun:      14566 addr:7683 expected_valid:0
           145735000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           145745000 linemun:      14567 addr:7683 expected_valid:0
           145745000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           145755000 linemun:      14568 addr:7683 expected_valid:0
           145755000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           145765000 linemun:      14569 addr:7683 expected_valid:0
           145765000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           145775000 linemun:      14570 addr:7683 expected_valid:0
           145775000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           145785000 linemun:      14571 addr:7683 expected_valid:0
           145785000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           145785000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7683
           145795000 linemun:      14572 addr:7683 expected_valid:1
           145795000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:7683
           145805000 linemun:      14573 addr:7684 expected_valid:0
           145805000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           145815000 linemun:      14574 addr:7684 expected_valid:0
           145815000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           145825000 linemun:      14575 addr:7684 expected_valid:0
           145825000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           145835000 linemun:      14576 addr:7684 expected_valid:0
           145835000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           145845000 linemun:      14577 addr:7684 expected_valid:0
           145845000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           145855000 linemun:      14578 addr:7684 expected_valid:0
           145855000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           145865000 linemun:      14579 addr:7684 expected_valid:0
           145865000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           145875000 linemun:      14580 addr:7684 expected_valid:0
           145875000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           145885000 linemun:      14581 addr:7684 expected_valid:0
           145885000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           145885000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7684
           145895000 linemun:      14582 addr:7684 expected_valid:1
           145895000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:7684
           145905000 linemun:      14583 addr:6cae expected_valid:0
           145905000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:6cae
           145915000 linemun:      14584 addr:6cae expected_valid:0
           145915000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:6cae
           145925000 linemun:      14585 addr:6cae expected_valid:0
           145925000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:6cae
           145935000 linemun:      14586 addr:6cae expected_valid:0
           145935000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:6cae
           145945000 linemun:      14587 addr:6cae expected_valid:0
           145945000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:6cae
           145955000 linemun:      14588 addr:6cae expected_valid:0
           145955000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:6cae
           145965000 linemun:      14589 addr:6cae expected_valid:0
           145965000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:6cae
           145975000 linemun:      14590 addr:6cae expected_valid:0
           145975000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:6cae
           145985000 linemun:      14591 addr:6cae expected_valid:0
           145985000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:6cae
           145985000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6cae
           145995000 linemun:      14592 addr:6cae expected_valid:1
           145995000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:6cae
           146005000 linemun:      14593 addr:8211 expected_valid:0
           146005000 RTL LRU_BIT[11]=10 FOR MISS ADDR:8211
           146015000 linemun:      14594 addr:8211 expected_valid:0
           146015000 RTL LRU_BIT[11]=10 FOR MISS ADDR:8211
           146025000 linemun:      14595 addr:8211 expected_valid:0
           146025000 RTL LRU_BIT[11]=10 FOR MISS ADDR:8211
           146035000 linemun:      14596 addr:8211 expected_valid:0
           146035000 RTL LRU_BIT[11]=10 FOR MISS ADDR:8211
           146045000 linemun:      14597 addr:8211 expected_valid:0
           146045000 RTL LRU_BIT[11]=10 FOR MISS ADDR:8211
           146055000 linemun:      14598 addr:8211 expected_valid:0
           146055000 RTL LRU_BIT[11]=10 FOR MISS ADDR:8211
           146065000 linemun:      14599 addr:8211 expected_valid:0
           146065000 RTL LRU_BIT[11]=10 FOR MISS ADDR:8211
           146075000 linemun:      14600 addr:8211 expected_valid:0
           146075000 RTL LRU_BIT[11]=10 FOR MISS ADDR:8211
           146085000 linemun:      14601 addr:8211 expected_valid:0
           146085000 RTL LRU_BIT[11]=10 FOR MISS ADDR:8211
           146085000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8211
           146095000 linemun:      14602 addr:8211 expected_valid:1
           146095000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:8211
           146105000 linemun:      14603 addr:190c expected_valid:0
           146105000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           146115000 linemun:      14604 addr:190c expected_valid:0
           146115000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           146125000 linemun:      14605 addr:190c expected_valid:0
           146125000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           146135000 linemun:      14606 addr:190c expected_valid:0
           146135000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           146145000 linemun:      14607 addr:190c expected_valid:0
           146145000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           146155000 linemun:      14608 addr:190c expected_valid:0
           146155000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           146165000 linemun:      14609 addr:190c expected_valid:0
           146165000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           146175000 linemun:      14610 addr:190c expected_valid:0
           146175000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           146185000 linemun:      14611 addr:190c expected_valid:0
           146185000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:190c
           146185000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:190c
           146195000 linemun:      14612 addr:190c expected_valid:1
           146195000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:190c
           146205000 linemun:      14613 addr:238a expected_valid:0
           146205000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
           146215000 linemun:      14614 addr:238a expected_valid:0
           146215000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
           146225000 linemun:      14615 addr:238a expected_valid:0
           146225000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
           146235000 linemun:      14616 addr:238a expected_valid:0
           146235000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
           146245000 linemun:      14617 addr:238a expected_valid:0
           146245000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
           146255000 linemun:      14618 addr:238a expected_valid:0
           146255000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
           146265000 linemun:      14619 addr:238a expected_valid:0
           146265000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
           146275000 linemun:      14620 addr:238a expected_valid:0
           146275000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
           146285000 linemun:      14621 addr:238a expected_valid:0
           146285000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:238a
           146285000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:238a
           146295000 linemun:      14622 addr:238a expected_valid:1
           146295000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:238a
           146305000 linemun:      14623 addr:238b expected_valid:0
           146305000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           146315000 linemun:      14624 addr:238b expected_valid:0
           146315000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           146325000 linemun:      14625 addr:238b expected_valid:0
           146325000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           146335000 linemun:      14626 addr:238b expected_valid:0
           146335000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           146345000 linemun:      14627 addr:238b expected_valid:0
           146345000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           146355000 linemun:      14628 addr:238b expected_valid:0
           146355000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           146365000 linemun:      14629 addr:238b expected_valid:0
           146365000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           146375000 linemun:      14630 addr:238b expected_valid:0
           146375000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           146385000 linemun:      14631 addr:238b expected_valid:0
           146385000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:238b
           146385000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:238b
           146395000 linemun:      14632 addr:238b expected_valid:1
           146395000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:238b
           146405000 linemun:      14633 addr:238c expected_valid:0
           146405000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           146415000 linemun:      14634 addr:238c expected_valid:0
           146415000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           146425000 linemun:      14635 addr:238c expected_valid:0
           146425000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           146435000 linemun:      14636 addr:238c expected_valid:0
           146435000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           146445000 linemun:      14637 addr:238c expected_valid:0
           146445000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           146455000 linemun:      14638 addr:238c expected_valid:0
           146455000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           146465000 linemun:      14639 addr:238c expected_valid:0
           146465000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           146475000 linemun:      14640 addr:238c expected_valid:0
           146475000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           146485000 linemun:      14641 addr:238c expected_valid:0
           146485000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:238c
           146485000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:238c
           146495000 linemun:      14642 addr:238c expected_valid:1
           146495000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:238c
           146505000 linemun:      14643 addr:238d expected_valid:0
           146505000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:238d
           146515000 linemun:      14644 addr:238d expected_valid:0
           146515000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:238d
           146525000 linemun:      14645 addr:238d expected_valid:0
           146525000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:238d
           146535000 linemun:      14646 addr:238d expected_valid:0
           146535000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:238d
           146545000 linemun:      14647 addr:238d expected_valid:0
           146545000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:238d
           146555000 linemun:      14648 addr:238d expected_valid:0
           146555000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:238d
           146565000 linemun:      14649 addr:238d expected_valid:0
           146565000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:238d
           146575000 linemun:      14650 addr:238d expected_valid:0
           146575000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:238d
           146585000 linemun:      14651 addr:238d expected_valid:0
           146585000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:238d
           146585000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:238d
           146595000 linemun:      14652 addr:238d expected_valid:1
           146595000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:238d
           146605000 linemun:      14653 addr:238e expected_valid:0
           146605000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:238e
           146615000 linemun:      14654 addr:238e expected_valid:0
           146615000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:238e
           146625000 linemun:      14655 addr:238e expected_valid:0
           146625000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:238e
           146635000 linemun:      14656 addr:238e expected_valid:0
           146635000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:238e
           146645000 linemun:      14657 addr:238e expected_valid:0
           146645000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:238e
           146655000 linemun:      14658 addr:238e expected_valid:0
           146655000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:238e
           146665000 linemun:      14659 addr:238e expected_valid:0
           146665000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:238e
           146675000 linemun:      14660 addr:238e expected_valid:0
           146675000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:238e
           146685000 linemun:      14661 addr:238e expected_valid:0
           146685000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:238e
           146685000 RTL LRU_BIT[0e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:238e
           146695000 linemun:      14662 addr:238e expected_valid:1
           146695000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:238e
           146705000 linemun:      14663 addr:238f expected_valid:0
           146705000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:238f
           146715000 linemun:      14664 addr:238f expected_valid:0
           146715000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:238f
           146725000 linemun:      14665 addr:238f expected_valid:0
           146725000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:238f
           146735000 linemun:      14666 addr:238f expected_valid:0
           146735000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:238f
           146745000 linemun:      14667 addr:238f expected_valid:0
           146745000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:238f
           146755000 linemun:      14668 addr:238f expected_valid:0
           146755000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:238f
           146765000 linemun:      14669 addr:238f expected_valid:0
           146765000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:238f
           146775000 linemun:      14670 addr:238f expected_valid:0
           146775000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:238f
           146785000 linemun:      14671 addr:238f expected_valid:0
           146785000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:238f
           146785000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:238f
           146795000 linemun:      14672 addr:238f expected_valid:1
           146795000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:238f
           146805000 linemun:      14673 addr:9008 expected_valid:0
           146805000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           146815000 linemun:      14674 addr:9008 expected_valid:0
           146815000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           146825000 linemun:      14675 addr:9008 expected_valid:0
           146825000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           146835000 linemun:      14676 addr:9008 expected_valid:0
           146835000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           146845000 linemun:      14677 addr:9008 expected_valid:0
           146845000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           146855000 linemun:      14678 addr:9008 expected_valid:0
           146855000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           146865000 linemun:      14679 addr:9008 expected_valid:0
           146865000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           146875000 linemun:      14680 addr:9008 expected_valid:0
           146875000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           146885000 linemun:      14681 addr:9008 expected_valid:0
           146885000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           146885000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:9008
           146895000 linemun:      14682 addr:9008 expected_valid:1
           146895000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:9008
           146905000 linemun:      14683 addr:4ee3 expected_valid:1
           146905000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:4ee3
           146915000 linemun:      14684 addr:4ee4 expected_valid:0
           146915000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ee4
           146925000 linemun:      14685 addr:4ee4 expected_valid:0
           146925000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ee4
           146935000 linemun:      14686 addr:4ee4 expected_valid:0
           146935000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ee4
           146945000 linemun:      14687 addr:4ee4 expected_valid:0
           146945000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ee4
           146955000 linemun:      14688 addr:4ee4 expected_valid:0
           146955000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ee4
           146965000 linemun:      14689 addr:4ee4 expected_valid:0
           146965000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ee4
           146975000 linemun:      14690 addr:4ee4 expected_valid:0
           146975000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ee4
           146985000 linemun:      14691 addr:4ee4 expected_valid:0
           146985000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ee4
           146995000 linemun:      14692 addr:4ee4 expected_valid:0
           146995000 RTL LRU_BIT[24]=01 FOR MISS ADDR:4ee4
           146995000 RTL LRU_BIT[24]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4ee4
           147005000 linemun:      14693 addr:4ee4 expected_valid:1
           147005000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:4ee4
           147015000 linemun:      14694 addr:4ee5 expected_valid:0
           147015000 RTL LRU_BIT[25]=10 FOR MISS ADDR:4ee5
           147025000 linemun:      14695 addr:4ee5 expected_valid:0
           147025000 RTL LRU_BIT[25]=10 FOR MISS ADDR:4ee5
           147035000 linemun:      14696 addr:4ee5 expected_valid:0
           147035000 RTL LRU_BIT[25]=10 FOR MISS ADDR:4ee5
           147045000 linemun:      14697 addr:4ee5 expected_valid:0
           147045000 RTL LRU_BIT[25]=10 FOR MISS ADDR:4ee5
           147055000 linemun:      14698 addr:4ee5 expected_valid:0
           147055000 RTL LRU_BIT[25]=10 FOR MISS ADDR:4ee5
           147065000 linemun:      14699 addr:4ee5 expected_valid:0
           147065000 RTL LRU_BIT[25]=10 FOR MISS ADDR:4ee5
           147075000 linemun:      14700 addr:4ee5 expected_valid:0
           147075000 RTL LRU_BIT[25]=10 FOR MISS ADDR:4ee5
           147085000 linemun:      14701 addr:4ee5 expected_valid:0
           147085000 RTL LRU_BIT[25]=10 FOR MISS ADDR:4ee5
           147095000 linemun:      14702 addr:4ee5 expected_valid:0
           147095000 RTL LRU_BIT[25]=10 FOR MISS ADDR:4ee5
           147095000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4ee5
           147105000 linemun:      14703 addr:4ee5 expected_valid:1
           147105000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:4ee5
           147115000 linemun:      14704 addr:4ee6 expected_valid:0
           147115000 RTL LRU_BIT[26]=10 FOR MISS ADDR:4ee6
           147125000 linemun:      14705 addr:4ee6 expected_valid:0
           147125000 RTL LRU_BIT[26]=10 FOR MISS ADDR:4ee6
           147135000 linemun:      14706 addr:4ee6 expected_valid:0
           147135000 RTL LRU_BIT[26]=10 FOR MISS ADDR:4ee6
           147145000 linemun:      14707 addr:4ee6 expected_valid:0
           147145000 RTL LRU_BIT[26]=10 FOR MISS ADDR:4ee6
           147155000 linemun:      14708 addr:4ee6 expected_valid:0
           147155000 RTL LRU_BIT[26]=10 FOR MISS ADDR:4ee6
           147165000 linemun:      14709 addr:4ee6 expected_valid:0
           147165000 RTL LRU_BIT[26]=10 FOR MISS ADDR:4ee6
           147175000 linemun:      14710 addr:4ee6 expected_valid:0
           147175000 RTL LRU_BIT[26]=10 FOR MISS ADDR:4ee6
           147185000 linemun:      14711 addr:4ee6 expected_valid:0
           147185000 RTL LRU_BIT[26]=10 FOR MISS ADDR:4ee6
           147195000 linemun:      14712 addr:4ee6 expected_valid:0
           147195000 RTL LRU_BIT[26]=10 FOR MISS ADDR:4ee6
           147195000 RTL LRU_BIT[26]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4ee6
           147205000 linemun:      14713 addr:4ee6 expected_valid:1
           147205000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:4ee6
           147215000 linemun:      14714 addr:4ee7 expected_valid:0
           147215000 RTL LRU_BIT[27]=10 FOR MISS ADDR:4ee7
           147225000 linemun:      14715 addr:4ee7 expected_valid:0
           147225000 RTL LRU_BIT[27]=10 FOR MISS ADDR:4ee7
           147235000 linemun:      14716 addr:4ee7 expected_valid:0
           147235000 RTL LRU_BIT[27]=10 FOR MISS ADDR:4ee7
           147245000 linemun:      14717 addr:4ee7 expected_valid:0
           147245000 RTL LRU_BIT[27]=10 FOR MISS ADDR:4ee7
           147255000 linemun:      14718 addr:4ee7 expected_valid:0
           147255000 RTL LRU_BIT[27]=10 FOR MISS ADDR:4ee7
           147265000 linemun:      14719 addr:4ee7 expected_valid:0
           147265000 RTL LRU_BIT[27]=10 FOR MISS ADDR:4ee7
           147275000 linemun:      14720 addr:4ee7 expected_valid:0
           147275000 RTL LRU_BIT[27]=10 FOR MISS ADDR:4ee7
           147285000 linemun:      14721 addr:4ee7 expected_valid:0
           147285000 RTL LRU_BIT[27]=10 FOR MISS ADDR:4ee7
           147295000 linemun:      14722 addr:4ee7 expected_valid:0
           147295000 RTL LRU_BIT[27]=10 FOR MISS ADDR:4ee7
           147295000 RTL LRU_BIT[27]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4ee7
           147305000 linemun:      14723 addr:4ee7 expected_valid:1
           147305000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:4ee7
           147315000 linemun:      14724 addr:4ee8 expected_valid:0
           147315000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4ee8
           147325000 linemun:      14725 addr:4ee8 expected_valid:0
           147325000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4ee8
           147335000 linemun:      14726 addr:4ee8 expected_valid:0
           147335000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4ee8
           147345000 linemun:      14727 addr:4ee8 expected_valid:0
           147345000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4ee8
           147355000 linemun:      14728 addr:4ee8 expected_valid:0
           147355000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4ee8
           147365000 linemun:      14729 addr:4ee8 expected_valid:0
           147365000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4ee8
           147375000 linemun:      14730 addr:4ee8 expected_valid:0
           147375000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4ee8
           147385000 linemun:      14731 addr:4ee8 expected_valid:0
           147385000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4ee8
           147395000 linemun:      14732 addr:4ee8 expected_valid:0
           147395000 RTL LRU_BIT[28]=01 FOR MISS ADDR:4ee8
           147395000 RTL LRU_BIT[28]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4ee8
           147405000 linemun:      14733 addr:4ee8 expected_valid:1
           147405000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:4ee8
           147415000 linemun:      14734 addr:4ee9 expected_valid:0
           147415000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4ee9
           147425000 linemun:      14735 addr:4ee9 expected_valid:0
           147425000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4ee9
           147435000 linemun:      14736 addr:4ee9 expected_valid:0
           147435000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4ee9
           147445000 linemun:      14737 addr:4ee9 expected_valid:0
           147445000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4ee9
           147455000 linemun:      14738 addr:4ee9 expected_valid:0
           147455000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4ee9
           147465000 linemun:      14739 addr:4ee9 expected_valid:0
           147465000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4ee9
           147475000 linemun:      14740 addr:4ee9 expected_valid:0
           147475000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4ee9
           147485000 linemun:      14741 addr:4ee9 expected_valid:0
           147485000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4ee9
           147495000 linemun:      14742 addr:4ee9 expected_valid:0
           147495000 RTL LRU_BIT[29]=10 FOR MISS ADDR:4ee9
           147495000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4ee9
           147505000 linemun:      14743 addr:4ee9 expected_valid:1
           147505000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:4ee9
           147515000 linemun:      14744 addr:4eea expected_valid:0
           147515000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:4eea
           147525000 linemun:      14745 addr:4eea expected_valid:0
           147525000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:4eea
           147535000 linemun:      14746 addr:4eea expected_valid:0
           147535000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:4eea
           147545000 linemun:      14747 addr:4eea expected_valid:0
           147545000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:4eea
           147555000 linemun:      14748 addr:4eea expected_valid:0
           147555000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:4eea
           147565000 linemun:      14749 addr:4eea expected_valid:0
           147565000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:4eea
           147575000 linemun:      14750 addr:4eea expected_valid:0
           147575000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:4eea
           147585000 linemun:      14751 addr:4eea expected_valid:0
           147585000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:4eea
           147595000 linemun:      14752 addr:4eea expected_valid:0
           147595000 RTL LRU_BIT[2a]=10 FOR MISS ADDR:4eea
           147595000 RTL LRU_BIT[2a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4eea
           147605000 linemun:      14753 addr:4eea expected_valid:1
           147605000 RTL LRU_BIT[2a]=01 UPDATED FOR HIT ADDR:4eea
           147615000 linemun:      14754 addr:7782 expected_valid:0
           147615000 RTL LRU_BIT[02]=01 FOR MISS ADDR:7782
           147625000 linemun:      14755 addr:7782 expected_valid:0
           147625000 RTL LRU_BIT[02]=01 FOR MISS ADDR:7782
           147635000 linemun:      14756 addr:7782 expected_valid:0
           147635000 RTL LRU_BIT[02]=01 FOR MISS ADDR:7782
           147645000 linemun:      14757 addr:7782 expected_valid:0
           147645000 RTL LRU_BIT[02]=01 FOR MISS ADDR:7782
           147655000 linemun:      14758 addr:7782 expected_valid:0
           147655000 RTL LRU_BIT[02]=01 FOR MISS ADDR:7782
           147665000 linemun:      14759 addr:7782 expected_valid:0
           147665000 RTL LRU_BIT[02]=01 FOR MISS ADDR:7782
           147675000 linemun:      14760 addr:7782 expected_valid:0
           147675000 RTL LRU_BIT[02]=01 FOR MISS ADDR:7782
           147685000 linemun:      14761 addr:7782 expected_valid:0
           147685000 RTL LRU_BIT[02]=01 FOR MISS ADDR:7782
           147695000 linemun:      14762 addr:7782 expected_valid:0
           147695000 RTL LRU_BIT[02]=01 FOR MISS ADDR:7782
           147695000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7782
           147705000 linemun:      14763 addr:7782 expected_valid:1
           147705000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:7782
           147715000 linemun:      14764 addr:7783 expected_valid:0
           147715000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7783
           147725000 linemun:      14765 addr:7783 expected_valid:0
           147725000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7783
           147735000 linemun:      14766 addr:7783 expected_valid:0
           147735000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7783
           147745000 linemun:      14767 addr:7783 expected_valid:0
           147745000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7783
           147755000 linemun:      14768 addr:7783 expected_valid:0
           147755000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7783
           147765000 linemun:      14769 addr:7783 expected_valid:0
           147765000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7783
           147775000 linemun:      14770 addr:7783 expected_valid:0
           147775000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7783
           147785000 linemun:      14771 addr:7783 expected_valid:0
           147785000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7783
           147795000 linemun:      14772 addr:7783 expected_valid:0
           147795000 RTL LRU_BIT[03]=10 FOR MISS ADDR:7783
           147795000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7783
           147805000 linemun:      14773 addr:7783 expected_valid:1
           147805000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:7783
           147815000 linemun:      14774 addr:7784 expected_valid:0
           147815000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7784
           147825000 linemun:      14775 addr:7784 expected_valid:0
           147825000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7784
           147835000 linemun:      14776 addr:7784 expected_valid:0
           147835000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7784
           147845000 linemun:      14777 addr:7784 expected_valid:0
           147845000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7784
           147855000 linemun:      14778 addr:7784 expected_valid:0
           147855000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7784
           147865000 linemun:      14779 addr:7784 expected_valid:0
           147865000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7784
           147875000 linemun:      14780 addr:7784 expected_valid:0
           147875000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7784
           147885000 linemun:      14781 addr:7784 expected_valid:0
           147885000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7784
           147895000 linemun:      14782 addr:7784 expected_valid:0
           147895000 RTL LRU_BIT[04]=01 FOR MISS ADDR:7784
           147895000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7784
           147905000 linemun:      14783 addr:7784 expected_valid:1
           147905000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:7784
           147915000 linemun:      14784 addr:7785 expected_valid:0
           147915000 RTL LRU_BIT[05]=10 FOR MISS ADDR:7785
           147925000 linemun:      14785 addr:7785 expected_valid:0
           147925000 RTL LRU_BIT[05]=10 FOR MISS ADDR:7785
           147935000 linemun:      14786 addr:7785 expected_valid:0
           147935000 RTL LRU_BIT[05]=10 FOR MISS ADDR:7785
           147945000 linemun:      14787 addr:7785 expected_valid:0
           147945000 RTL LRU_BIT[05]=10 FOR MISS ADDR:7785
           147955000 linemun:      14788 addr:7785 expected_valid:0
           147955000 RTL LRU_BIT[05]=10 FOR MISS ADDR:7785
           147965000 linemun:      14789 addr:7785 expected_valid:0
           147965000 RTL LRU_BIT[05]=10 FOR MISS ADDR:7785
           147975000 linemun:      14790 addr:7785 expected_valid:0
           147975000 RTL LRU_BIT[05]=10 FOR MISS ADDR:7785
           147985000 linemun:      14791 addr:7785 expected_valid:0
           147985000 RTL LRU_BIT[05]=10 FOR MISS ADDR:7785
           147995000 linemun:      14792 addr:7785 expected_valid:0
           147995000 RTL LRU_BIT[05]=10 FOR MISS ADDR:7785
           147995000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7785
           148005000 linemun:      14793 addr:7785 expected_valid:1
           148005000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:7785
           148015000 linemun:      14794 addr:7786 expected_valid:0
           148015000 RTL LRU_BIT[06]=10 FOR MISS ADDR:7786
           148025000 linemun:      14795 addr:7786 expected_valid:0
           148025000 RTL LRU_BIT[06]=10 FOR MISS ADDR:7786
           148035000 linemun:      14796 addr:7786 expected_valid:0
           148035000 RTL LRU_BIT[06]=10 FOR MISS ADDR:7786
           148045000 linemun:      14797 addr:7786 expected_valid:0
           148045000 RTL LRU_BIT[06]=10 FOR MISS ADDR:7786
           148055000 linemun:      14798 addr:7786 expected_valid:0
           148055000 RTL LRU_BIT[06]=10 FOR MISS ADDR:7786
           148065000 linemun:      14799 addr:7786 expected_valid:0
           148065000 RTL LRU_BIT[06]=10 FOR MISS ADDR:7786
           148075000 linemun:      14800 addr:7786 expected_valid:0
           148075000 RTL LRU_BIT[06]=10 FOR MISS ADDR:7786
           148085000 linemun:      14801 addr:7786 expected_valid:0
           148085000 RTL LRU_BIT[06]=10 FOR MISS ADDR:7786
           148095000 linemun:      14802 addr:7786 expected_valid:0
           148095000 RTL LRU_BIT[06]=10 FOR MISS ADDR:7786
           148095000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7786
           148105000 linemun:      14803 addr:7786 expected_valid:1
           148105000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:7786
           148115000 linemun:      14804 addr:7787 expected_valid:0
           148115000 RTL LRU_BIT[07]=10 FOR MISS ADDR:7787
           148125000 linemun:      14805 addr:7787 expected_valid:0
           148125000 RTL LRU_BIT[07]=10 FOR MISS ADDR:7787
           148135000 linemun:      14806 addr:7787 expected_valid:0
           148135000 RTL LRU_BIT[07]=10 FOR MISS ADDR:7787
           148145000 linemun:      14807 addr:7787 expected_valid:0
           148145000 RTL LRU_BIT[07]=10 FOR MISS ADDR:7787
           148155000 linemun:      14808 addr:7787 expected_valid:0
           148155000 RTL LRU_BIT[07]=10 FOR MISS ADDR:7787
           148165000 linemun:      14809 addr:7787 expected_valid:0
           148165000 RTL LRU_BIT[07]=10 FOR MISS ADDR:7787
           148175000 linemun:      14810 addr:7787 expected_valid:0
           148175000 RTL LRU_BIT[07]=10 FOR MISS ADDR:7787
           148185000 linemun:      14811 addr:7787 expected_valid:0
           148185000 RTL LRU_BIT[07]=10 FOR MISS ADDR:7787
           148195000 linemun:      14812 addr:7787 expected_valid:0
           148195000 RTL LRU_BIT[07]=10 FOR MISS ADDR:7787
           148195000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7787
           148205000 linemun:      14813 addr:7787 expected_valid:1
           148205000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:7787
           148215000 linemun:      14814 addr:7788 expected_valid:0
           148215000 RTL LRU_BIT[08]=01 FOR MISS ADDR:7788
           148225000 linemun:      14815 addr:7788 expected_valid:0
           148225000 RTL LRU_BIT[08]=01 FOR MISS ADDR:7788
           148235000 linemun:      14816 addr:7788 expected_valid:0
           148235000 RTL LRU_BIT[08]=01 FOR MISS ADDR:7788
           148245000 linemun:      14817 addr:7788 expected_valid:0
           148245000 RTL LRU_BIT[08]=01 FOR MISS ADDR:7788
           148255000 linemun:      14818 addr:7788 expected_valid:0
           148255000 RTL LRU_BIT[08]=01 FOR MISS ADDR:7788
           148265000 linemun:      14819 addr:7788 expected_valid:0
           148265000 RTL LRU_BIT[08]=01 FOR MISS ADDR:7788
           148275000 linemun:      14820 addr:7788 expected_valid:0
           148275000 RTL LRU_BIT[08]=01 FOR MISS ADDR:7788
           148285000 linemun:      14821 addr:7788 expected_valid:0
           148285000 RTL LRU_BIT[08]=01 FOR MISS ADDR:7788
           148295000 linemun:      14822 addr:7788 expected_valid:0
           148295000 RTL LRU_BIT[08]=01 FOR MISS ADDR:7788
           148295000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7788
           148305000 linemun:      14823 addr:7788 expected_valid:1
           148305000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:7788
           148315000 linemun:      14824 addr:0445 expected_valid:0
           148315000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
           148325000 linemun:      14825 addr:0445 expected_valid:0
           148325000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
           148335000 linemun:      14826 addr:0445 expected_valid:0
           148335000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
           148345000 linemun:      14827 addr:0445 expected_valid:0
           148345000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
           148355000 linemun:      14828 addr:0445 expected_valid:0
           148355000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
           148365000 linemun:      14829 addr:0445 expected_valid:0
           148365000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
           148375000 linemun:      14830 addr:0445 expected_valid:0
           148375000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
           148385000 linemun:      14831 addr:0445 expected_valid:0
           148385000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
           148395000 linemun:      14832 addr:0445 expected_valid:0
           148395000 RTL LRU_BIT[05]=01 FOR MISS ADDR:0445
           148395000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0445
           148405000 linemun:      14833 addr:0445 expected_valid:1
           148405000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:0445
           148415000 linemun:      14834 addr:0446 expected_valid:0
           148415000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
           148425000 linemun:      14835 addr:0446 expected_valid:0
           148425000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
           148435000 linemun:      14836 addr:0446 expected_valid:0
           148435000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
           148445000 linemun:      14837 addr:0446 expected_valid:0
           148445000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
           148455000 linemun:      14838 addr:0446 expected_valid:0
           148455000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
           148465000 linemun:      14839 addr:0446 expected_valid:0
           148465000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
           148475000 linemun:      14840 addr:0446 expected_valid:0
           148475000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
           148485000 linemun:      14841 addr:0446 expected_valid:0
           148485000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
           148495000 linemun:      14842 addr:0446 expected_valid:0
           148495000 RTL LRU_BIT[06]=01 FOR MISS ADDR:0446
           148495000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0446
           148505000 linemun:      14843 addr:0446 expected_valid:1
           148505000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:0446
           148515000 linemun:      14844 addr:0447 expected_valid:0
           148515000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
           148525000 linemun:      14845 addr:0447 expected_valid:0
           148525000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
           148535000 linemun:      14846 addr:0447 expected_valid:0
           148535000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
           148545000 linemun:      14847 addr:0447 expected_valid:0
           148545000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
           148555000 linemun:      14848 addr:0447 expected_valid:0
           148555000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
           148565000 linemun:      14849 addr:0447 expected_valid:0
           148565000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
           148575000 linemun:      14850 addr:0447 expected_valid:0
           148575000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
           148585000 linemun:      14851 addr:0447 expected_valid:0
           148585000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
           148595000 linemun:      14852 addr:0447 expected_valid:0
           148595000 RTL LRU_BIT[07]=01 FOR MISS ADDR:0447
           148595000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0447
           148605000 linemun:      14853 addr:0447 expected_valid:1
           148605000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:0447
           148615000 linemun:      14854 addr:0448 expected_valid:0
           148615000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
           148625000 linemun:      14855 addr:0448 expected_valid:0
           148625000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
           148635000 linemun:      14856 addr:0448 expected_valid:0
           148635000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
           148645000 linemun:      14857 addr:0448 expected_valid:0
           148645000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
           148655000 linemun:      14858 addr:0448 expected_valid:0
           148655000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
           148665000 linemun:      14859 addr:0448 expected_valid:0
           148665000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
           148675000 linemun:      14860 addr:0448 expected_valid:0
           148675000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
           148685000 linemun:      14861 addr:0448 expected_valid:0
           148685000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
           148695000 linemun:      14862 addr:0448 expected_valid:0
           148695000 RTL LRU_BIT[08]=10 FOR MISS ADDR:0448
           148695000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0448
           148705000 linemun:      14863 addr:0448 expected_valid:1
           148705000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:0448
           148715000 linemun:      14864 addr:009b expected_valid:0
           148715000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:009b
           148725000 linemun:      14865 addr:009b expected_valid:0
           148725000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:009b
           148735000 linemun:      14866 addr:009b expected_valid:0
           148735000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:009b
           148745000 linemun:      14867 addr:009b expected_valid:0
           148745000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:009b
           148755000 linemun:      14868 addr:009b expected_valid:0
           148755000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:009b
           148765000 linemun:      14869 addr:009b expected_valid:0
           148765000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:009b
           148775000 linemun:      14870 addr:009b expected_valid:0
           148775000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:009b
           148785000 linemun:      14871 addr:009b expected_valid:0
           148785000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:009b
           148795000 linemun:      14872 addr:009b expected_valid:0
           148795000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:009b
           148795000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:009b
           148805000 linemun:      14873 addr:009b expected_valid:1
           148805000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:009b
           148815000 linemun:      14874 addr:009c expected_valid:0
           148815000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
           148825000 linemun:      14875 addr:009c expected_valid:0
           148825000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
           148835000 linemun:      14876 addr:009c expected_valid:0
           148835000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
           148845000 linemun:      14877 addr:009c expected_valid:0
           148845000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
           148855000 linemun:      14878 addr:009c expected_valid:0
           148855000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
           148865000 linemun:      14879 addr:009c expected_valid:0
           148865000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
           148875000 linemun:      14880 addr:009c expected_valid:0
           148875000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
           148885000 linemun:      14881 addr:009c expected_valid:0
           148885000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
           148895000 linemun:      14882 addr:009c expected_valid:0
           148895000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:009c
           148895000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009c
           148905000 linemun:      14883 addr:009c expected_valid:1
           148905000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:009c
           148915000 linemun:      14884 addr:009d expected_valid:0
           148915000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
           148925000 linemun:      14885 addr:009d expected_valid:0
           148925000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
           148935000 linemun:      14886 addr:009d expected_valid:0
           148935000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
           148945000 linemun:      14887 addr:009d expected_valid:0
           148945000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
           148955000 linemun:      14888 addr:009d expected_valid:0
           148955000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
           148965000 linemun:      14889 addr:009d expected_valid:0
           148965000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
           148975000 linemun:      14890 addr:009d expected_valid:0
           148975000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
           148985000 linemun:      14891 addr:009d expected_valid:0
           148985000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
           148995000 linemun:      14892 addr:009d expected_valid:0
           148995000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:009d
           148995000 RTL LRU_BIT[1d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:009d
           149005000 linemun:      14893 addr:009d expected_valid:1
           149005000 RTL LRU_BIT[1d]=10 UPDATED FOR HIT ADDR:009d
           149015000 linemun:      14894 addr:009e expected_valid:0
           149015000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
           149025000 linemun:      14895 addr:009e expected_valid:0
           149025000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
           149035000 linemun:      14896 addr:009e expected_valid:0
           149035000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
           149045000 linemun:      14897 addr:009e expected_valid:0
           149045000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
           149055000 linemun:      14898 addr:009e expected_valid:0
           149055000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
           149065000 linemun:      14899 addr:009e expected_valid:0
           149065000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
           149075000 linemun:      14900 addr:009e expected_valid:0
           149075000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
           149085000 linemun:      14901 addr:009e expected_valid:0
           149085000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
           149095000 linemun:      14902 addr:009e expected_valid:0
           149095000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:009e
           149095000 RTL LRU_BIT[1e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009e
           149105000 linemun:      14903 addr:009e expected_valid:1
           149105000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:009e
           149115000 linemun:      14904 addr:009f expected_valid:0
           149115000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           149125000 linemun:      14905 addr:009f expected_valid:0
           149125000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           149135000 linemun:      14906 addr:009f expected_valid:0
           149135000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           149145000 linemun:      14907 addr:009f expected_valid:0
           149145000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           149155000 linemun:      14908 addr:009f expected_valid:0
           149155000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           149165000 linemun:      14909 addr:009f expected_valid:0
           149165000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           149175000 linemun:      14910 addr:009f expected_valid:0
           149175000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           149185000 linemun:      14911 addr:009f expected_valid:0
           149185000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           149195000 linemun:      14912 addr:009f expected_valid:0
           149195000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:009f
           149195000 RTL LRU_BIT[1f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:009f
           149205000 linemun:      14913 addr:009f expected_valid:1
           149205000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:009f
           149215000 linemun:      14914 addr:00a0 expected_valid:0
           149215000 RTL LRU_BIT[20]=01 FOR MISS ADDR:00a0
           149225000 linemun:      14915 addr:00a0 expected_valid:0
           149225000 RTL LRU_BIT[20]=01 FOR MISS ADDR:00a0
           149235000 linemun:      14916 addr:00a0 expected_valid:0
           149235000 RTL LRU_BIT[20]=01 FOR MISS ADDR:00a0
           149245000 linemun:      14917 addr:00a0 expected_valid:0
           149245000 RTL LRU_BIT[20]=01 FOR MISS ADDR:00a0
           149255000 linemun:      14918 addr:00a0 expected_valid:0
           149255000 RTL LRU_BIT[20]=01 FOR MISS ADDR:00a0
           149265000 linemun:      14919 addr:00a0 expected_valid:0
           149265000 RTL LRU_BIT[20]=01 FOR MISS ADDR:00a0
           149275000 linemun:      14920 addr:00a0 expected_valid:0
           149275000 RTL LRU_BIT[20]=01 FOR MISS ADDR:00a0
           149285000 linemun:      14921 addr:00a0 expected_valid:0
           149285000 RTL LRU_BIT[20]=01 FOR MISS ADDR:00a0
           149295000 linemun:      14922 addr:00a0 expected_valid:0
           149295000 RTL LRU_BIT[20]=01 FOR MISS ADDR:00a0
           149295000 RTL LRU_BIT[20]=01 UPDATED FOR BLOCK1 REPLACE ADDR:00a0
           149305000 linemun:      14923 addr:00a0 expected_valid:1
           149305000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:00a0
           149315000 linemun:      14924 addr:00a1 expected_valid:0
           149315000 RTL LRU_BIT[21]=01 FOR MISS ADDR:00a1
           149325000 linemun:      14925 addr:00a1 expected_valid:0
           149325000 RTL LRU_BIT[21]=01 FOR MISS ADDR:00a1
           149335000 linemun:      14926 addr:00a1 expected_valid:0
           149335000 RTL LRU_BIT[21]=01 FOR MISS ADDR:00a1
           149345000 linemun:      14927 addr:00a1 expected_valid:0
           149345000 RTL LRU_BIT[21]=01 FOR MISS ADDR:00a1
           149355000 linemun:      14928 addr:00a1 expected_valid:0
           149355000 RTL LRU_BIT[21]=01 FOR MISS ADDR:00a1
           149365000 linemun:      14929 addr:00a1 expected_valid:0
           149365000 RTL LRU_BIT[21]=01 FOR MISS ADDR:00a1
           149375000 linemun:      14930 addr:00a1 expected_valid:0
           149375000 RTL LRU_BIT[21]=01 FOR MISS ADDR:00a1
           149385000 linemun:      14931 addr:00a1 expected_valid:0
           149385000 RTL LRU_BIT[21]=01 FOR MISS ADDR:00a1
           149395000 linemun:      14932 addr:00a1 expected_valid:0
           149395000 RTL LRU_BIT[21]=01 FOR MISS ADDR:00a1
           149395000 RTL LRU_BIT[21]=01 UPDATED FOR BLOCK1 REPLACE ADDR:00a1
           149405000 linemun:      14933 addr:00a1 expected_valid:1
           149405000 RTL LRU_BIT[21]=10 UPDATED FOR HIT ADDR:00a1
           149415000 linemun:      14934 addr:00a2 expected_valid:0
           149415000 RTL LRU_BIT[22]=01 FOR MISS ADDR:00a2
           149425000 linemun:      14935 addr:00a2 expected_valid:0
           149425000 RTL LRU_BIT[22]=01 FOR MISS ADDR:00a2
           149435000 linemun:      14936 addr:00a2 expected_valid:0
           149435000 RTL LRU_BIT[22]=01 FOR MISS ADDR:00a2
           149445000 linemun:      14937 addr:00a2 expected_valid:0
           149445000 RTL LRU_BIT[22]=01 FOR MISS ADDR:00a2
           149455000 linemun:      14938 addr:00a2 expected_valid:0
           149455000 RTL LRU_BIT[22]=01 FOR MISS ADDR:00a2
           149465000 linemun:      14939 addr:00a2 expected_valid:0
           149465000 RTL LRU_BIT[22]=01 FOR MISS ADDR:00a2
           149475000 linemun:      14940 addr:00a2 expected_valid:0
           149475000 RTL LRU_BIT[22]=01 FOR MISS ADDR:00a2
           149485000 linemun:      14941 addr:00a2 expected_valid:0
           149485000 RTL LRU_BIT[22]=01 FOR MISS ADDR:00a2
           149495000 linemun:      14942 addr:00a2 expected_valid:0
           149495000 RTL LRU_BIT[22]=01 FOR MISS ADDR:00a2
           149495000 RTL LRU_BIT[22]=01 UPDATED FOR BLOCK1 REPLACE ADDR:00a2
           149505000 linemun:      14943 addr:00a2 expected_valid:1
           149505000 RTL LRU_BIT[22]=10 UPDATED FOR HIT ADDR:00a2
           149515000 linemun:      14944 addr:00a3 expected_valid:0
           149515000 RTL LRU_BIT[23]=01 FOR MISS ADDR:00a3
           149525000 linemun:      14945 addr:00a3 expected_valid:0
           149525000 RTL LRU_BIT[23]=01 FOR MISS ADDR:00a3
           149535000 linemun:      14946 addr:00a3 expected_valid:0
           149535000 RTL LRU_BIT[23]=01 FOR MISS ADDR:00a3
           149545000 linemun:      14947 addr:00a3 expected_valid:0
           149545000 RTL LRU_BIT[23]=01 FOR MISS ADDR:00a3
           149555000 linemun:      14948 addr:00a3 expected_valid:0
           149555000 RTL LRU_BIT[23]=01 FOR MISS ADDR:00a3
           149565000 linemun:      14949 addr:00a3 expected_valid:0
           149565000 RTL LRU_BIT[23]=01 FOR MISS ADDR:00a3
           149575000 linemun:      14950 addr:00a3 expected_valid:0
           149575000 RTL LRU_BIT[23]=01 FOR MISS ADDR:00a3
           149585000 linemun:      14951 addr:00a3 expected_valid:0
           149585000 RTL LRU_BIT[23]=01 FOR MISS ADDR:00a3
           149595000 linemun:      14952 addr:00a3 expected_valid:0
           149595000 RTL LRU_BIT[23]=01 FOR MISS ADDR:00a3
           149595000 RTL LRU_BIT[23]=01 UPDATED FOR BLOCK1 REPLACE ADDR:00a3
           149605000 linemun:      14953 addr:00a3 expected_valid:1
           149605000 RTL LRU_BIT[23]=10 UPDATED FOR HIT ADDR:00a3
           149615000 linemun:      14954 addr:00a4 expected_valid:0
           149615000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
           149625000 linemun:      14955 addr:00a4 expected_valid:0
           149625000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
           149635000 linemun:      14956 addr:00a4 expected_valid:0
           149635000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
           149645000 linemun:      14957 addr:00a4 expected_valid:0
           149645000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
           149655000 linemun:      14958 addr:00a4 expected_valid:0
           149655000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
           149665000 linemun:      14959 addr:00a4 expected_valid:0
           149665000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
           149675000 linemun:      14960 addr:00a4 expected_valid:0
           149675000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
           149685000 linemun:      14961 addr:00a4 expected_valid:0
           149685000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
           149695000 linemun:      14962 addr:00a4 expected_valid:0
           149695000 RTL LRU_BIT[24]=10 FOR MISS ADDR:00a4
           149695000 RTL LRU_BIT[24]=10 UPDATED FOR BLOCK0 REPLACE ADDR:00a4
           149705000 linemun:      14963 addr:00a4 expected_valid:1
           149705000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:00a4
           149715000 linemun:      14964 addr:5f23 expected_valid:0
           149715000 RTL LRU_BIT[23]=10 FOR MISS ADDR:5f23
           149725000 linemun:      14965 addr:5f23 expected_valid:0
           149725000 RTL LRU_BIT[23]=10 FOR MISS ADDR:5f23
           149735000 linemun:      14966 addr:5f23 expected_valid:0
           149735000 RTL LRU_BIT[23]=10 FOR MISS ADDR:5f23
           149745000 linemun:      14967 addr:5f23 expected_valid:0
           149745000 RTL LRU_BIT[23]=10 FOR MISS ADDR:5f23
           149755000 linemun:      14968 addr:5f23 expected_valid:0
           149755000 RTL LRU_BIT[23]=10 FOR MISS ADDR:5f23
           149765000 linemun:      14969 addr:5f23 expected_valid:0
           149765000 RTL LRU_BIT[23]=10 FOR MISS ADDR:5f23
           149775000 linemun:      14970 addr:5f23 expected_valid:0
           149775000 RTL LRU_BIT[23]=10 FOR MISS ADDR:5f23
           149785000 linemun:      14971 addr:5f23 expected_valid:0
           149785000 RTL LRU_BIT[23]=10 FOR MISS ADDR:5f23
           149795000 linemun:      14972 addr:5f23 expected_valid:0
           149795000 RTL LRU_BIT[23]=10 FOR MISS ADDR:5f23
           149795000 RTL LRU_BIT[23]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5f23
           149805000 linemun:      14973 addr:5f23 expected_valid:1
           149805000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:5f23
           149815000 linemun:      14974 addr:5f24 expected_valid:0
           149815000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           149825000 linemun:      14975 addr:5f24 expected_valid:0
           149825000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           149835000 linemun:      14976 addr:5f24 expected_valid:0
           149835000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           149845000 linemun:      14977 addr:5f24 expected_valid:0
           149845000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           149855000 linemun:      14978 addr:5f24 expected_valid:0
           149855000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           149865000 linemun:      14979 addr:5f24 expected_valid:0
           149865000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           149875000 linemun:      14980 addr:5f24 expected_valid:0
           149875000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           149885000 linemun:      14981 addr:5f24 expected_valid:0
           149885000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           149895000 linemun:      14982 addr:5f24 expected_valid:0
           149895000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           149895000 RTL LRU_BIT[24]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f24
           149905000 linemun:      14983 addr:5f24 expected_valid:1
           149905000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:5f24
           149915000 linemun:      14984 addr:5f25 expected_valid:0
           149915000 RTL LRU_BIT[25]=01 FOR MISS ADDR:5f25
           149925000 linemun:      14985 addr:5f25 expected_valid:0
           149925000 RTL LRU_BIT[25]=01 FOR MISS ADDR:5f25
           149935000 linemun:      14986 addr:5f25 expected_valid:0
           149935000 RTL LRU_BIT[25]=01 FOR MISS ADDR:5f25
           149945000 linemun:      14987 addr:5f25 expected_valid:0
           149945000 RTL LRU_BIT[25]=01 FOR MISS ADDR:5f25
           149955000 linemun:      14988 addr:5f25 expected_valid:0
           149955000 RTL LRU_BIT[25]=01 FOR MISS ADDR:5f25
           149965000 linemun:      14989 addr:5f25 expected_valid:0
           149965000 RTL LRU_BIT[25]=01 FOR MISS ADDR:5f25
           149975000 linemun:      14990 addr:5f25 expected_valid:0
           149975000 RTL LRU_BIT[25]=01 FOR MISS ADDR:5f25
           149985000 linemun:      14991 addr:5f25 expected_valid:0
           149985000 RTL LRU_BIT[25]=01 FOR MISS ADDR:5f25
           149995000 linemun:      14992 addr:5f25 expected_valid:0
           149995000 RTL LRU_BIT[25]=01 FOR MISS ADDR:5f25
           149995000 RTL LRU_BIT[25]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f25
           150005000 linemun:      14993 addr:5f25 expected_valid:1
           150005000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:5f25
           150015000 linemun:      14994 addr:5f26 expected_valid:0
           150015000 RTL LRU_BIT[26]=01 FOR MISS ADDR:5f26
           150025000 linemun:      14995 addr:5f26 expected_valid:0
           150025000 RTL LRU_BIT[26]=01 FOR MISS ADDR:5f26
           150035000 linemun:      14996 addr:5f26 expected_valid:0
           150035000 RTL LRU_BIT[26]=01 FOR MISS ADDR:5f26
           150045000 linemun:      14997 addr:5f26 expected_valid:0
           150045000 RTL LRU_BIT[26]=01 FOR MISS ADDR:5f26
           150055000 linemun:      14998 addr:5f26 expected_valid:0
           150055000 RTL LRU_BIT[26]=01 FOR MISS ADDR:5f26
           150065000 linemun:      14999 addr:5f26 expected_valid:0
           150065000 RTL LRU_BIT[26]=01 FOR MISS ADDR:5f26
           150075000 linemun:      15000 addr:5f26 expected_valid:0
           150075000 RTL LRU_BIT[26]=01 FOR MISS ADDR:5f26
           150085000 linemun:      15001 addr:5f26 expected_valid:0
           150085000 RTL LRU_BIT[26]=01 FOR MISS ADDR:5f26
           150095000 linemun:      15002 addr:5f26 expected_valid:0
           150095000 RTL LRU_BIT[26]=01 FOR MISS ADDR:5f26
           150095000 RTL LRU_BIT[26]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f26
           150105000 linemun:      15003 addr:5f26 expected_valid:1
           150105000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:5f26
           150115000 linemun:      15004 addr:5f27 expected_valid:0
           150115000 RTL LRU_BIT[27]=01 FOR MISS ADDR:5f27
           150125000 linemun:      15005 addr:5f27 expected_valid:0
           150125000 RTL LRU_BIT[27]=01 FOR MISS ADDR:5f27
           150135000 linemun:      15006 addr:5f27 expected_valid:0
           150135000 RTL LRU_BIT[27]=01 FOR MISS ADDR:5f27
           150145000 linemun:      15007 addr:5f27 expected_valid:0
           150145000 RTL LRU_BIT[27]=01 FOR MISS ADDR:5f27
           150155000 linemun:      15008 addr:5f27 expected_valid:0
           150155000 RTL LRU_BIT[27]=01 FOR MISS ADDR:5f27
           150165000 linemun:      15009 addr:5f27 expected_valid:0
           150165000 RTL LRU_BIT[27]=01 FOR MISS ADDR:5f27
           150175000 linemun:      15010 addr:5f27 expected_valid:0
           150175000 RTL LRU_BIT[27]=01 FOR MISS ADDR:5f27
           150185000 linemun:      15011 addr:5f27 expected_valid:0
           150185000 RTL LRU_BIT[27]=01 FOR MISS ADDR:5f27
           150195000 linemun:      15012 addr:5f27 expected_valid:0
           150195000 RTL LRU_BIT[27]=01 FOR MISS ADDR:5f27
           150195000 RTL LRU_BIT[27]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f27
           150205000 linemun:      15013 addr:5f27 expected_valid:1
           150205000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:5f27
           150215000 linemun:      15014 addr:5f28 expected_valid:0
           150215000 RTL LRU_BIT[28]=10 FOR MISS ADDR:5f28
           150225000 linemun:      15015 addr:5f28 expected_valid:0
           150225000 RTL LRU_BIT[28]=10 FOR MISS ADDR:5f28
           150235000 linemun:      15016 addr:5f28 expected_valid:0
           150235000 RTL LRU_BIT[28]=10 FOR MISS ADDR:5f28
           150245000 linemun:      15017 addr:5f28 expected_valid:0
           150245000 RTL LRU_BIT[28]=10 FOR MISS ADDR:5f28
           150255000 linemun:      15018 addr:5f28 expected_valid:0
           150255000 RTL LRU_BIT[28]=10 FOR MISS ADDR:5f28
           150265000 linemun:      15019 addr:5f28 expected_valid:0
           150265000 RTL LRU_BIT[28]=10 FOR MISS ADDR:5f28
           150275000 linemun:      15020 addr:5f28 expected_valid:0
           150275000 RTL LRU_BIT[28]=10 FOR MISS ADDR:5f28
           150285000 linemun:      15021 addr:5f28 expected_valid:0
           150285000 RTL LRU_BIT[28]=10 FOR MISS ADDR:5f28
           150295000 linemun:      15022 addr:5f28 expected_valid:0
           150295000 RTL LRU_BIT[28]=10 FOR MISS ADDR:5f28
           150295000 RTL LRU_BIT[28]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5f28
           150305000 linemun:      15023 addr:5f28 expected_valid:1
           150305000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:5f28
           150315000 linemun:      15024 addr:5f29 expected_valid:0
           150315000 RTL LRU_BIT[29]=01 FOR MISS ADDR:5f29
           150325000 linemun:      15025 addr:5f29 expected_valid:0
           150325000 RTL LRU_BIT[29]=01 FOR MISS ADDR:5f29
           150335000 linemun:      15026 addr:5f29 expected_valid:0
           150335000 RTL LRU_BIT[29]=01 FOR MISS ADDR:5f29
           150345000 linemun:      15027 addr:5f29 expected_valid:0
           150345000 RTL LRU_BIT[29]=01 FOR MISS ADDR:5f29
           150355000 linemun:      15028 addr:5f29 expected_valid:0
           150355000 RTL LRU_BIT[29]=01 FOR MISS ADDR:5f29
           150365000 linemun:      15029 addr:5f29 expected_valid:0
           150365000 RTL LRU_BIT[29]=01 FOR MISS ADDR:5f29
           150375000 linemun:      15030 addr:5f29 expected_valid:0
           150375000 RTL LRU_BIT[29]=01 FOR MISS ADDR:5f29
           150385000 linemun:      15031 addr:5f29 expected_valid:0
           150385000 RTL LRU_BIT[29]=01 FOR MISS ADDR:5f29
           150395000 linemun:      15032 addr:5f29 expected_valid:0
           150395000 RTL LRU_BIT[29]=01 FOR MISS ADDR:5f29
           150395000 RTL LRU_BIT[29]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f29
           150405000 linemun:      15033 addr:5f29 expected_valid:1
           150405000 RTL LRU_BIT[29]=10 UPDATED FOR HIT ADDR:5f29
           150415000 linemun:      15034 addr:5f2a expected_valid:0
           150415000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:5f2a
           150425000 linemun:      15035 addr:5f2a expected_valid:0
           150425000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:5f2a
           150435000 linemun:      15036 addr:5f2a expected_valid:0
           150435000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:5f2a
           150445000 linemun:      15037 addr:5f2a expected_valid:0
           150445000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:5f2a
           150455000 linemun:      15038 addr:5f2a expected_valid:0
           150455000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:5f2a
           150465000 linemun:      15039 addr:5f2a expected_valid:0
           150465000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:5f2a
           150475000 linemun:      15040 addr:5f2a expected_valid:0
           150475000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:5f2a
           150485000 linemun:      15041 addr:5f2a expected_valid:0
           150485000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:5f2a
           150495000 linemun:      15042 addr:5f2a expected_valid:0
           150495000 RTL LRU_BIT[2a]=01 FOR MISS ADDR:5f2a
           150495000 RTL LRU_BIT[2a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f2a
           150505000 linemun:      15043 addr:5f2a expected_valid:1
           150505000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:5f2a
           150515000 linemun:      15044 addr:5f2b expected_valid:0
           150515000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5f2b
           150525000 linemun:      15045 addr:5f2b expected_valid:0
           150525000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5f2b
           150535000 linemun:      15046 addr:5f2b expected_valid:0
           150535000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5f2b
           150545000 linemun:      15047 addr:5f2b expected_valid:0
           150545000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5f2b
           150555000 linemun:      15048 addr:5f2b expected_valid:0
           150555000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5f2b
           150565000 linemun:      15049 addr:5f2b expected_valid:0
           150565000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5f2b
           150575000 linemun:      15050 addr:5f2b expected_valid:0
           150575000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5f2b
           150585000 linemun:      15051 addr:5f2b expected_valid:0
           150585000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5f2b
           150595000 linemun:      15052 addr:5f2b expected_valid:0
           150595000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:5f2b
           150595000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f2b
           150605000 linemun:      15053 addr:5f2b expected_valid:1
           150605000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:5f2b
           150615000 linemun:      15054 addr:5f2c expected_valid:0
           150615000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:5f2c
           150625000 linemun:      15055 addr:5f2c expected_valid:0
           150625000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:5f2c
           150635000 linemun:      15056 addr:5f2c expected_valid:0
           150635000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:5f2c
           150645000 linemun:      15057 addr:5f2c expected_valid:0
           150645000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:5f2c
           150655000 linemun:      15058 addr:5f2c expected_valid:0
           150655000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:5f2c
           150665000 linemun:      15059 addr:5f2c expected_valid:0
           150665000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:5f2c
           150675000 linemun:      15060 addr:5f2c expected_valid:0
           150675000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:5f2c
           150685000 linemun:      15061 addr:5f2c expected_valid:0
           150685000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:5f2c
           150695000 linemun:      15062 addr:5f2c expected_valid:0
           150695000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:5f2c
           150695000 RTL LRU_BIT[2c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f2c
           150705000 linemun:      15063 addr:5f2c expected_valid:1
           150705000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:5f2c
           150715000 linemun:      15064 addr:5f2d expected_valid:0
           150715000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:5f2d
           150725000 linemun:      15065 addr:5f2d expected_valid:0
           150725000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:5f2d
           150735000 linemun:      15066 addr:5f2d expected_valid:0
           150735000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:5f2d
           150745000 linemun:      15067 addr:5f2d expected_valid:0
           150745000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:5f2d
           150755000 linemun:      15068 addr:5f2d expected_valid:0
           150755000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:5f2d
           150765000 linemun:      15069 addr:5f2d expected_valid:0
           150765000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:5f2d
           150775000 linemun:      15070 addr:5f2d expected_valid:0
           150775000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:5f2d
           150785000 linemun:      15071 addr:5f2d expected_valid:0
           150785000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:5f2d
           150795000 linemun:      15072 addr:5f2d expected_valid:0
           150795000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:5f2d
           150795000 RTL LRU_BIT[2d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f2d
           150805000 linemun:      15073 addr:5f2d expected_valid:1
           150805000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:5f2d
           150815000 linemun:      15074 addr:5f2e expected_valid:0
           150815000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:5f2e
           150825000 linemun:      15075 addr:5f2e expected_valid:0
           150825000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:5f2e
           150835000 linemun:      15076 addr:5f2e expected_valid:0
           150835000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:5f2e
           150845000 linemun:      15077 addr:5f2e expected_valid:0
           150845000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:5f2e
           150855000 linemun:      15078 addr:5f2e expected_valid:0
           150855000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:5f2e
           150865000 linemun:      15079 addr:5f2e expected_valid:0
           150865000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:5f2e
           150875000 linemun:      15080 addr:5f2e expected_valid:0
           150875000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:5f2e
           150885000 linemun:      15081 addr:5f2e expected_valid:0
           150885000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:5f2e
           150895000 linemun:      15082 addr:5f2e expected_valid:0
           150895000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:5f2e
           150895000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5f2e
           150905000 linemun:      15083 addr:5f2e expected_valid:1
           150905000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:5f2e
           150915000 linemun:      15084 addr:5f2f expected_valid:0
           150915000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:5f2f
           150925000 linemun:      15085 addr:5f2f expected_valid:0
           150925000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:5f2f
           150935000 linemun:      15086 addr:5f2f expected_valid:0
           150935000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:5f2f
           150945000 linemun:      15087 addr:5f2f expected_valid:0
           150945000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:5f2f
           150955000 linemun:      15088 addr:5f2f expected_valid:0
           150955000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:5f2f
           150965000 linemun:      15089 addr:5f2f expected_valid:0
           150965000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:5f2f
           150975000 linemun:      15090 addr:5f2f expected_valid:0
           150975000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:5f2f
           150985000 linemun:      15091 addr:5f2f expected_valid:0
           150985000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:5f2f
           150995000 linemun:      15092 addr:5f2f expected_valid:0
           150995000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:5f2f
           150995000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f2f
           151005000 linemun:      15093 addr:5f2f expected_valid:1
           151005000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:5f2f
           151015000 linemun:      15094 addr:3fb6 expected_valid:0
           151015000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3fb6
           151025000 linemun:      15095 addr:3fb6 expected_valid:0
           151025000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3fb6
           151035000 linemun:      15096 addr:3fb6 expected_valid:0
           151035000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3fb6
           151045000 linemun:      15097 addr:3fb6 expected_valid:0
           151045000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3fb6
           151055000 linemun:      15098 addr:3fb6 expected_valid:0
           151055000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3fb6
           151065000 linemun:      15099 addr:3fb6 expected_valid:0
           151065000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3fb6
           151075000 linemun:      15100 addr:3fb6 expected_valid:0
           151075000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3fb6
           151085000 linemun:      15101 addr:3fb6 expected_valid:0
           151085000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3fb6
           151095000 linemun:      15102 addr:3fb6 expected_valid:0
           151095000 RTL LRU_BIT[36]=10 FOR MISS ADDR:3fb6
           151095000 RTL LRU_BIT[36]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3fb6
           151105000 linemun:      15103 addr:3fb6 expected_valid:1
           151105000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:3fb6
           151115000 linemun:      15104 addr:3fb7 expected_valid:0
           151115000 RTL LRU_BIT[37]=01 FOR MISS ADDR:3fb7
           151125000 linemun:      15105 addr:3fb7 expected_valid:0
           151125000 RTL LRU_BIT[37]=01 FOR MISS ADDR:3fb7
           151135000 linemun:      15106 addr:3fb7 expected_valid:0
           151135000 RTL LRU_BIT[37]=01 FOR MISS ADDR:3fb7
           151145000 linemun:      15107 addr:3fb7 expected_valid:0
           151145000 RTL LRU_BIT[37]=01 FOR MISS ADDR:3fb7
           151155000 linemun:      15108 addr:3fb7 expected_valid:0
           151155000 RTL LRU_BIT[37]=01 FOR MISS ADDR:3fb7
           151165000 linemun:      15109 addr:3fb7 expected_valid:0
           151165000 RTL LRU_BIT[37]=01 FOR MISS ADDR:3fb7
           151175000 linemun:      15110 addr:3fb7 expected_valid:0
           151175000 RTL LRU_BIT[37]=01 FOR MISS ADDR:3fb7
           151185000 linemun:      15111 addr:3fb7 expected_valid:0
           151185000 RTL LRU_BIT[37]=01 FOR MISS ADDR:3fb7
           151195000 linemun:      15112 addr:3fb7 expected_valid:0
           151195000 RTL LRU_BIT[37]=01 FOR MISS ADDR:3fb7
           151195000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3fb7
           151205000 linemun:      15113 addr:3fb7 expected_valid:1
           151205000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:3fb7
           151215000 linemun:      15114 addr:2d0b expected_valid:0
           151215000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
           151225000 linemun:      15115 addr:2d0b expected_valid:0
           151225000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
           151235000 linemun:      15116 addr:2d0b expected_valid:0
           151235000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
           151245000 linemun:      15117 addr:2d0b expected_valid:0
           151245000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
           151255000 linemun:      15118 addr:2d0b expected_valid:0
           151255000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
           151265000 linemun:      15119 addr:2d0b expected_valid:0
           151265000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
           151275000 linemun:      15120 addr:2d0b expected_valid:0
           151275000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
           151285000 linemun:      15121 addr:2d0b expected_valid:0
           151285000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
           151295000 linemun:      15122 addr:2d0b expected_valid:0
           151295000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:2d0b
           151295000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d0b
           151305000 linemun:      15123 addr:2d0b expected_valid:1
           151305000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:2d0b
           151315000 linemun:      15124 addr:2d0c expected_valid:0
           151315000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           151325000 linemun:      15125 addr:2d0c expected_valid:0
           151325000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           151335000 linemun:      15126 addr:2d0c expected_valid:0
           151335000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           151345000 linemun:      15127 addr:2d0c expected_valid:0
           151345000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           151355000 linemun:      15128 addr:2d0c expected_valid:0
           151355000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           151365000 linemun:      15129 addr:2d0c expected_valid:0
           151365000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           151375000 linemun:      15130 addr:2d0c expected_valid:0
           151375000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           151385000 linemun:      15131 addr:2d0c expected_valid:0
           151385000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           151395000 linemun:      15132 addr:2d0c expected_valid:0
           151395000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:2d0c
           151395000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2d0c
           151405000 linemun:      15133 addr:2d0c expected_valid:1
           151405000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:2d0c
           151415000 linemun:      15134 addr:2d0d expected_valid:0
           151415000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           151425000 linemun:      15135 addr:2d0d expected_valid:0
           151425000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           151435000 linemun:      15136 addr:2d0d expected_valid:0
           151435000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           151445000 linemun:      15137 addr:2d0d expected_valid:0
           151445000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           151455000 linemun:      15138 addr:2d0d expected_valid:0
           151455000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           151465000 linemun:      15139 addr:2d0d expected_valid:0
           151465000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           151475000 linemun:      15140 addr:2d0d expected_valid:0
           151475000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           151485000 linemun:      15141 addr:2d0d expected_valid:0
           151485000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           151495000 linemun:      15142 addr:2d0d expected_valid:0
           151495000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:2d0d
           151495000 RTL LRU_BIT[0d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d0d
           151505000 linemun:      15143 addr:2d0d expected_valid:1
           151505000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:2d0d
           151515000 linemun:      15144 addr:2d0e expected_valid:0
           151515000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:2d0e
           151525000 linemun:      15145 addr:2d0e expected_valid:0
           151525000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:2d0e
           151535000 linemun:      15146 addr:2d0e expected_valid:0
           151535000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:2d0e
           151545000 linemun:      15147 addr:2d0e expected_valid:0
           151545000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:2d0e
           151555000 linemun:      15148 addr:2d0e expected_valid:0
           151555000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:2d0e
           151565000 linemun:      15149 addr:2d0e expected_valid:0
           151565000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:2d0e
           151575000 linemun:      15150 addr:2d0e expected_valid:0
           151575000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:2d0e
           151585000 linemun:      15151 addr:2d0e expected_valid:0
           151585000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:2d0e
           151595000 linemun:      15152 addr:2d0e expected_valid:0
           151595000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:2d0e
           151595000 RTL LRU_BIT[0e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d0e
           151605000 linemun:      15153 addr:2d0e expected_valid:1
           151605000 RTL LRU_BIT[0e]=10 UPDATED FOR HIT ADDR:2d0e
           151615000 linemun:      15154 addr:2d0f expected_valid:0
           151615000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2d0f
           151625000 linemun:      15155 addr:2d0f expected_valid:0
           151625000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2d0f
           151635000 linemun:      15156 addr:2d0f expected_valid:0
           151635000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2d0f
           151645000 linemun:      15157 addr:2d0f expected_valid:0
           151645000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2d0f
           151655000 linemun:      15158 addr:2d0f expected_valid:0
           151655000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2d0f
           151665000 linemun:      15159 addr:2d0f expected_valid:0
           151665000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2d0f
           151675000 linemun:      15160 addr:2d0f expected_valid:0
           151675000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2d0f
           151685000 linemun:      15161 addr:2d0f expected_valid:0
           151685000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2d0f
           151695000 linemun:      15162 addr:2d0f expected_valid:0
           151695000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:2d0f
           151695000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2d0f
           151705000 linemun:      15163 addr:2d0f expected_valid:1
           151705000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:2d0f
           151715000 linemun:      15164 addr:2d10 expected_valid:0
           151715000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
           151725000 linemun:      15165 addr:2d10 expected_valid:0
           151725000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
           151735000 linemun:      15166 addr:2d10 expected_valid:0
           151735000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
           151745000 linemun:      15167 addr:2d10 expected_valid:0
           151745000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
           151755000 linemun:      15168 addr:2d10 expected_valid:0
           151755000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
           151765000 linemun:      15169 addr:2d10 expected_valid:0
           151765000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
           151775000 linemun:      15170 addr:2d10 expected_valid:0
           151775000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
           151785000 linemun:      15171 addr:2d10 expected_valid:0
           151785000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
           151795000 linemun:      15172 addr:2d10 expected_valid:0
           151795000 RTL LRU_BIT[10]=01 FOR MISS ADDR:2d10
           151795000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d10
           151805000 linemun:      15173 addr:2d10 expected_valid:1
           151805000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:2d10
           151815000 linemun:      15174 addr:2d11 expected_valid:0
           151815000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2d11
           151825000 linemun:      15175 addr:2d11 expected_valid:0
           151825000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2d11
           151835000 linemun:      15176 addr:2d11 expected_valid:0
           151835000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2d11
           151845000 linemun:      15177 addr:2d11 expected_valid:0
           151845000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2d11
           151855000 linemun:      15178 addr:2d11 expected_valid:0
           151855000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2d11
           151865000 linemun:      15179 addr:2d11 expected_valid:0
           151865000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2d11
           151875000 linemun:      15180 addr:2d11 expected_valid:0
           151875000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2d11
           151885000 linemun:      15181 addr:2d11 expected_valid:0
           151885000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2d11
           151895000 linemun:      15182 addr:2d11 expected_valid:0
           151895000 RTL LRU_BIT[11]=01 FOR MISS ADDR:2d11
           151895000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2d11
           151905000 linemun:      15183 addr:2d11 expected_valid:1
           151905000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:2d11
           151915000 linemun:      15184 addr:9c73 expected_valid:0
           151915000 RTL LRU_BIT[33]=01 FOR MISS ADDR:9c73
           151925000 linemun:      15185 addr:9c73 expected_valid:0
           151925000 RTL LRU_BIT[33]=01 FOR MISS ADDR:9c73
           151935000 linemun:      15186 addr:9c73 expected_valid:0
           151935000 RTL LRU_BIT[33]=01 FOR MISS ADDR:9c73
           151945000 linemun:      15187 addr:9c73 expected_valid:0
           151945000 RTL LRU_BIT[33]=01 FOR MISS ADDR:9c73
           151955000 linemun:      15188 addr:9c73 expected_valid:0
           151955000 RTL LRU_BIT[33]=01 FOR MISS ADDR:9c73
           151965000 linemun:      15189 addr:9c73 expected_valid:0
           151965000 RTL LRU_BIT[33]=01 FOR MISS ADDR:9c73
           151975000 linemun:      15190 addr:9c73 expected_valid:0
           151975000 RTL LRU_BIT[33]=01 FOR MISS ADDR:9c73
           151985000 linemun:      15191 addr:9c73 expected_valid:0
           151985000 RTL LRU_BIT[33]=01 FOR MISS ADDR:9c73
           151995000 linemun:      15192 addr:9c73 expected_valid:0
           151995000 RTL LRU_BIT[33]=01 FOR MISS ADDR:9c73
           151995000 RTL LRU_BIT[33]=01 UPDATED FOR BLOCK1 REPLACE ADDR:9c73
           152005000 linemun:      15193 addr:9c73 expected_valid:1
           152005000 RTL LRU_BIT[33]=10 UPDATED FOR HIT ADDR:9c73
           152015000 linemun:      15194 addr:9c74 expected_valid:0
           152015000 RTL LRU_BIT[34]=01 FOR MISS ADDR:9c74
           152025000 linemun:      15195 addr:9c74 expected_valid:0
           152025000 RTL LRU_BIT[34]=01 FOR MISS ADDR:9c74
           152035000 linemun:      15196 addr:9c74 expected_valid:0
           152035000 RTL LRU_BIT[34]=01 FOR MISS ADDR:9c74
           152045000 linemun:      15197 addr:9c74 expected_valid:0
           152045000 RTL LRU_BIT[34]=01 FOR MISS ADDR:9c74
           152055000 linemun:      15198 addr:9c74 expected_valid:0
           152055000 RTL LRU_BIT[34]=01 FOR MISS ADDR:9c74
           152065000 linemun:      15199 addr:9c74 expected_valid:0
           152065000 RTL LRU_BIT[34]=01 FOR MISS ADDR:9c74
           152075000 linemun:      15200 addr:9c74 expected_valid:0
           152075000 RTL LRU_BIT[34]=01 FOR MISS ADDR:9c74
           152085000 linemun:      15201 addr:9c74 expected_valid:0
           152085000 RTL LRU_BIT[34]=01 FOR MISS ADDR:9c74
           152095000 linemun:      15202 addr:9c74 expected_valid:0
           152095000 RTL LRU_BIT[34]=01 FOR MISS ADDR:9c74
           152095000 RTL LRU_BIT[34]=01 UPDATED FOR BLOCK1 REPLACE ADDR:9c74
           152105000 linemun:      15203 addr:9c74 expected_valid:1
           152105000 RTL LRU_BIT[34]=10 UPDATED FOR HIT ADDR:9c74
           152115000 linemun:      15204 addr:6fb9 expected_valid:1
           152115000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:6fb9
           152125000 linemun:      15205 addr:3a6e expected_valid:0
           152125000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           152135000 linemun:      15206 addr:3a6e expected_valid:0
           152135000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           152145000 linemun:      15207 addr:3a6e expected_valid:0
           152145000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           152155000 linemun:      15208 addr:3a6e expected_valid:0
           152155000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           152165000 linemun:      15209 addr:3a6e expected_valid:0
           152165000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           152175000 linemun:      15210 addr:3a6e expected_valid:0
           152175000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           152185000 linemun:      15211 addr:3a6e expected_valid:0
           152185000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           152195000 linemun:      15212 addr:3a6e expected_valid:0
           152195000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           152205000 linemun:      15213 addr:3a6e expected_valid:0
           152205000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           152205000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a6e
           152215000 linemun:      15214 addr:3a6e expected_valid:1
           152215000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:3a6e
           152225000 linemun:      15215 addr:3a6f expected_valid:0
           152225000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:3a6f
           152235000 linemun:      15216 addr:3a6f expected_valid:0
           152235000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:3a6f
           152245000 linemun:      15217 addr:3a6f expected_valid:0
           152245000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:3a6f
           152255000 linemun:      15218 addr:3a6f expected_valid:0
           152255000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:3a6f
           152265000 linemun:      15219 addr:3a6f expected_valid:0
           152265000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:3a6f
           152275000 linemun:      15220 addr:3a6f expected_valid:0
           152275000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:3a6f
           152285000 linemun:      15221 addr:3a6f expected_valid:0
           152285000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:3a6f
           152295000 linemun:      15222 addr:3a6f expected_valid:0
           152295000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:3a6f
           152305000 linemun:      15223 addr:3a6f expected_valid:0
           152305000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:3a6f
           152305000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3a6f
           152315000 linemun:      15224 addr:3a6f expected_valid:1
           152315000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:3a6f
           152325000 linemun:      15225 addr:3a70 expected_valid:0
           152325000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           152335000 linemun:      15226 addr:3a70 expected_valid:0
           152335000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           152345000 linemun:      15227 addr:3a70 expected_valid:0
           152345000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           152355000 linemun:      15228 addr:3a70 expected_valid:0
           152355000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           152365000 linemun:      15229 addr:3a70 expected_valid:0
           152365000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           152375000 linemun:      15230 addr:3a70 expected_valid:0
           152375000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           152385000 linemun:      15231 addr:3a70 expected_valid:0
           152385000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           152395000 linemun:      15232 addr:3a70 expected_valid:0
           152395000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           152405000 linemun:      15233 addr:3a70 expected_valid:0
           152405000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           152405000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a70
           152415000 linemun:      15234 addr:3a70 expected_valid:1
           152415000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:3a70
           152425000 linemun:      15235 addr:61d7 expected_valid:0
           152425000 RTL LRU_BIT[17]=01 FOR MISS ADDR:61d7
           152435000 linemun:      15236 addr:61d7 expected_valid:0
           152435000 RTL LRU_BIT[17]=01 FOR MISS ADDR:61d7
           152445000 linemun:      15237 addr:61d7 expected_valid:0
           152445000 RTL LRU_BIT[17]=01 FOR MISS ADDR:61d7
           152455000 linemun:      15238 addr:61d7 expected_valid:0
           152455000 RTL LRU_BIT[17]=01 FOR MISS ADDR:61d7
           152465000 linemun:      15239 addr:61d7 expected_valid:0
           152465000 RTL LRU_BIT[17]=01 FOR MISS ADDR:61d7
           152475000 linemun:      15240 addr:61d7 expected_valid:0
           152475000 RTL LRU_BIT[17]=01 FOR MISS ADDR:61d7
           152485000 linemun:      15241 addr:61d7 expected_valid:0
           152485000 RTL LRU_BIT[17]=01 FOR MISS ADDR:61d7
           152495000 linemun:      15242 addr:61d7 expected_valid:0
           152495000 RTL LRU_BIT[17]=01 FOR MISS ADDR:61d7
           152505000 linemun:      15243 addr:61d7 expected_valid:0
           152505000 RTL LRU_BIT[17]=01 FOR MISS ADDR:61d7
           152505000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:61d7
           152515000 linemun:      15244 addr:61d7 expected_valid:1
           152515000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:61d7
           152525000 linemun:      15245 addr:61d8 expected_valid:0
           152525000 RTL LRU_BIT[18]=01 FOR MISS ADDR:61d8
           152535000 linemun:      15246 addr:61d8 expected_valid:0
           152535000 RTL LRU_BIT[18]=01 FOR MISS ADDR:61d8
           152545000 linemun:      15247 addr:61d8 expected_valid:0
           152545000 RTL LRU_BIT[18]=01 FOR MISS ADDR:61d8
           152555000 linemun:      15248 addr:61d8 expected_valid:0
           152555000 RTL LRU_BIT[18]=01 FOR MISS ADDR:61d8
           152565000 linemun:      15249 addr:61d8 expected_valid:0
           152565000 RTL LRU_BIT[18]=01 FOR MISS ADDR:61d8
           152575000 linemun:      15250 addr:61d8 expected_valid:0
           152575000 RTL LRU_BIT[18]=01 FOR MISS ADDR:61d8
           152585000 linemun:      15251 addr:61d8 expected_valid:0
           152585000 RTL LRU_BIT[18]=01 FOR MISS ADDR:61d8
           152595000 linemun:      15252 addr:61d8 expected_valid:0
           152595000 RTL LRU_BIT[18]=01 FOR MISS ADDR:61d8
           152605000 linemun:      15253 addr:61d8 expected_valid:0
           152605000 RTL LRU_BIT[18]=01 FOR MISS ADDR:61d8
           152605000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:61d8
           152615000 linemun:      15254 addr:61d8 expected_valid:1
           152615000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:61d8
           152625000 linemun:      15255 addr:61d9 expected_valid:0
           152625000 RTL LRU_BIT[19]=10 FOR MISS ADDR:61d9
           152635000 linemun:      15256 addr:61d9 expected_valid:0
           152635000 RTL LRU_BIT[19]=10 FOR MISS ADDR:61d9
           152645000 linemun:      15257 addr:61d9 expected_valid:0
           152645000 RTL LRU_BIT[19]=10 FOR MISS ADDR:61d9
           152655000 linemun:      15258 addr:61d9 expected_valid:0
           152655000 RTL LRU_BIT[19]=10 FOR MISS ADDR:61d9
           152665000 linemun:      15259 addr:61d9 expected_valid:0
           152665000 RTL LRU_BIT[19]=10 FOR MISS ADDR:61d9
           152675000 linemun:      15260 addr:61d9 expected_valid:0
           152675000 RTL LRU_BIT[19]=10 FOR MISS ADDR:61d9
           152685000 linemun:      15261 addr:61d9 expected_valid:0
           152685000 RTL LRU_BIT[19]=10 FOR MISS ADDR:61d9
           152695000 linemun:      15262 addr:61d9 expected_valid:0
           152695000 RTL LRU_BIT[19]=10 FOR MISS ADDR:61d9
           152705000 linemun:      15263 addr:61d9 expected_valid:0
           152705000 RTL LRU_BIT[19]=10 FOR MISS ADDR:61d9
           152705000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:61d9
           152715000 linemun:      15264 addr:61d9 expected_valid:1
           152715000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:61d9
           152725000 linemun:      15265 addr:8211 expected_valid:1
           152725000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:8211
           152735000 linemun:      15266 addr:8212 expected_valid:0
           152735000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8212
           152745000 linemun:      15267 addr:8212 expected_valid:0
           152745000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8212
           152755000 linemun:      15268 addr:8212 expected_valid:0
           152755000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8212
           152765000 linemun:      15269 addr:8212 expected_valid:0
           152765000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8212
           152775000 linemun:      15270 addr:8212 expected_valid:0
           152775000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8212
           152785000 linemun:      15271 addr:8212 expected_valid:0
           152785000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8212
           152795000 linemun:      15272 addr:8212 expected_valid:0
           152795000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8212
           152805000 linemun:      15273 addr:8212 expected_valid:0
           152805000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8212
           152815000 linemun:      15274 addr:8212 expected_valid:0
           152815000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8212
           152815000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8212
           152825000 linemun:      15275 addr:8212 expected_valid:1
           152825000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:8212
           152835000 linemun:      15276 addr:8213 expected_valid:0
           152835000 RTL LRU_BIT[13]=01 FOR MISS ADDR:8213
           152845000 linemun:      15277 addr:8213 expected_valid:0
           152845000 RTL LRU_BIT[13]=01 FOR MISS ADDR:8213
           152855000 linemun:      15278 addr:8213 expected_valid:0
           152855000 RTL LRU_BIT[13]=01 FOR MISS ADDR:8213
           152865000 linemun:      15279 addr:8213 expected_valid:0
           152865000 RTL LRU_BIT[13]=01 FOR MISS ADDR:8213
           152875000 linemun:      15280 addr:8213 expected_valid:0
           152875000 RTL LRU_BIT[13]=01 FOR MISS ADDR:8213
           152885000 linemun:      15281 addr:8213 expected_valid:0
           152885000 RTL LRU_BIT[13]=01 FOR MISS ADDR:8213
           152895000 linemun:      15282 addr:8213 expected_valid:0
           152895000 RTL LRU_BIT[13]=01 FOR MISS ADDR:8213
           152905000 linemun:      15283 addr:8213 expected_valid:0
           152905000 RTL LRU_BIT[13]=01 FOR MISS ADDR:8213
           152915000 linemun:      15284 addr:8213 expected_valid:0
           152915000 RTL LRU_BIT[13]=01 FOR MISS ADDR:8213
           152915000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8213
           152925000 linemun:      15285 addr:8213 expected_valid:1
           152925000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:8213
           152935000 linemun:      15286 addr:8214 expected_valid:0
           152935000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8214
           152945000 linemun:      15287 addr:8214 expected_valid:0
           152945000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8214
           152955000 linemun:      15288 addr:8214 expected_valid:0
           152955000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8214
           152965000 linemun:      15289 addr:8214 expected_valid:0
           152965000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8214
           152975000 linemun:      15290 addr:8214 expected_valid:0
           152975000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8214
           152985000 linemun:      15291 addr:8214 expected_valid:0
           152985000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8214
           152995000 linemun:      15292 addr:8214 expected_valid:0
           152995000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8214
           153005000 linemun:      15293 addr:8214 expected_valid:0
           153005000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8214
           153015000 linemun:      15294 addr:8214 expected_valid:0
           153015000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8214
           153015000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8214
           153025000 linemun:      15295 addr:8214 expected_valid:1
           153025000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:8214
           153035000 linemun:      15296 addr:8215 expected_valid:0
           153035000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8215
           153045000 linemun:      15297 addr:8215 expected_valid:0
           153045000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8215
           153055000 linemun:      15298 addr:8215 expected_valid:0
           153055000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8215
           153065000 linemun:      15299 addr:8215 expected_valid:0
           153065000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8215
           153075000 linemun:      15300 addr:8215 expected_valid:0
           153075000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8215
           153085000 linemun:      15301 addr:8215 expected_valid:0
           153085000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8215
           153095000 linemun:      15302 addr:8215 expected_valid:0
           153095000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8215
           153105000 linemun:      15303 addr:8215 expected_valid:0
           153105000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8215
           153115000 linemun:      15304 addr:8215 expected_valid:0
           153115000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8215
           153115000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8215
           153125000 linemun:      15305 addr:8215 expected_valid:1
           153125000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:8215
           153135000 linemun:      15306 addr:1693 expected_valid:0
           153135000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           153145000 linemun:      15307 addr:1693 expected_valid:0
           153145000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           153155000 linemun:      15308 addr:1693 expected_valid:0
           153155000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           153165000 linemun:      15309 addr:1693 expected_valid:0
           153165000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           153175000 linemun:      15310 addr:1693 expected_valid:0
           153175000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           153185000 linemun:      15311 addr:1693 expected_valid:0
           153185000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           153195000 linemun:      15312 addr:1693 expected_valid:0
           153195000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           153205000 linemun:      15313 addr:1693 expected_valid:0
           153205000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           153215000 linemun:      15314 addr:1693 expected_valid:0
           153215000 RTL LRU_BIT[13]=10 FOR MISS ADDR:1693
           153215000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1693
           153225000 linemun:      15315 addr:1693 expected_valid:1
           153225000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:1693
           153235000 linemun:      15316 addr:1694 expected_valid:0
           153235000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
           153245000 linemun:      15317 addr:1694 expected_valid:0
           153245000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
           153255000 linemun:      15318 addr:1694 expected_valid:0
           153255000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
           153265000 linemun:      15319 addr:1694 expected_valid:0
           153265000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
           153275000 linemun:      15320 addr:1694 expected_valid:0
           153275000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
           153285000 linemun:      15321 addr:1694 expected_valid:0
           153285000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
           153295000 linemun:      15322 addr:1694 expected_valid:0
           153295000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
           153305000 linemun:      15323 addr:1694 expected_valid:0
           153305000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
           153315000 linemun:      15324 addr:1694 expected_valid:0
           153315000 RTL LRU_BIT[14]=10 FOR MISS ADDR:1694
           153315000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1694
           153325000 linemun:      15325 addr:1694 expected_valid:1
           153325000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:1694
           153335000 linemun:      15326 addr:1695 expected_valid:0
           153335000 RTL LRU_BIT[15]=01 FOR MISS ADDR:1695
           153345000 linemun:      15327 addr:1695 expected_valid:0
           153345000 RTL LRU_BIT[15]=01 FOR MISS ADDR:1695
           153355000 linemun:      15328 addr:1695 expected_valid:0
           153355000 RTL LRU_BIT[15]=01 FOR MISS ADDR:1695
           153365000 linemun:      15329 addr:1695 expected_valid:0
           153365000 RTL LRU_BIT[15]=01 FOR MISS ADDR:1695
           153375000 linemun:      15330 addr:1695 expected_valid:0
           153375000 RTL LRU_BIT[15]=01 FOR MISS ADDR:1695
           153385000 linemun:      15331 addr:1695 expected_valid:0
           153385000 RTL LRU_BIT[15]=01 FOR MISS ADDR:1695
           153395000 linemun:      15332 addr:1695 expected_valid:0
           153395000 RTL LRU_BIT[15]=01 FOR MISS ADDR:1695
           153405000 linemun:      15333 addr:1695 expected_valid:0
           153405000 RTL LRU_BIT[15]=01 FOR MISS ADDR:1695
           153415000 linemun:      15334 addr:1695 expected_valid:0
           153415000 RTL LRU_BIT[15]=01 FOR MISS ADDR:1695
           153415000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1695
           153425000 linemun:      15335 addr:1695 expected_valid:1
           153425000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:1695
           153435000 linemun:      15336 addr:1696 expected_valid:0
           153435000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
           153445000 linemun:      15337 addr:1696 expected_valid:0
           153445000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
           153455000 linemun:      15338 addr:1696 expected_valid:0
           153455000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
           153465000 linemun:      15339 addr:1696 expected_valid:0
           153465000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
           153475000 linemun:      15340 addr:1696 expected_valid:0
           153475000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
           153485000 linemun:      15341 addr:1696 expected_valid:0
           153485000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
           153495000 linemun:      15342 addr:1696 expected_valid:0
           153495000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
           153505000 linemun:      15343 addr:1696 expected_valid:0
           153505000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
           153515000 linemun:      15344 addr:1696 expected_valid:0
           153515000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1696
           153515000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1696
           153525000 linemun:      15345 addr:1696 expected_valid:1
           153525000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1696
           153535000 linemun:      15346 addr:1697 expected_valid:0
           153535000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1697
           153545000 linemun:      15347 addr:1697 expected_valid:0
           153545000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1697
           153555000 linemun:      15348 addr:1697 expected_valid:0
           153555000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1697
           153565000 linemun:      15349 addr:1697 expected_valid:0
           153565000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1697
           153575000 linemun:      15350 addr:1697 expected_valid:0
           153575000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1697
           153585000 linemun:      15351 addr:1697 expected_valid:0
           153585000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1697
           153595000 linemun:      15352 addr:1697 expected_valid:0
           153595000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1697
           153605000 linemun:      15353 addr:1697 expected_valid:0
           153605000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1697
           153615000 linemun:      15354 addr:1697 expected_valid:0
           153615000 RTL LRU_BIT[17]=10 FOR MISS ADDR:1697
           153615000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1697
           153625000 linemun:      15355 addr:1697 expected_valid:1
           153625000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:1697
           153635000 linemun:      15356 addr:1698 expected_valid:0
           153635000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1698
           153645000 linemun:      15357 addr:1698 expected_valid:0
           153645000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1698
           153655000 linemun:      15358 addr:1698 expected_valid:0
           153655000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1698
           153665000 linemun:      15359 addr:1698 expected_valid:0
           153665000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1698
           153675000 linemun:      15360 addr:1698 expected_valid:0
           153675000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1698
           153685000 linemun:      15361 addr:1698 expected_valid:0
           153685000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1698
           153695000 linemun:      15362 addr:1698 expected_valid:0
           153695000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1698
           153705000 linemun:      15363 addr:1698 expected_valid:0
           153705000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1698
           153715000 linemun:      15364 addr:1698 expected_valid:0
           153715000 RTL LRU_BIT[18]=10 FOR MISS ADDR:1698
           153715000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1698
           153725000 linemun:      15365 addr:1698 expected_valid:1
           153725000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:1698
           153735000 linemun:      15366 addr:1699 expected_valid:0
           153735000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1699
           153745000 linemun:      15367 addr:1699 expected_valid:0
           153745000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1699
           153755000 linemun:      15368 addr:1699 expected_valid:0
           153755000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1699
           153765000 linemun:      15369 addr:1699 expected_valid:0
           153765000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1699
           153775000 linemun:      15370 addr:1699 expected_valid:0
           153775000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1699
           153785000 linemun:      15371 addr:1699 expected_valid:0
           153785000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1699
           153795000 linemun:      15372 addr:1699 expected_valid:0
           153795000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1699
           153805000 linemun:      15373 addr:1699 expected_valid:0
           153805000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1699
           153815000 linemun:      15374 addr:1699 expected_valid:0
           153815000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1699
           153815000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1699
           153825000 linemun:      15375 addr:1699 expected_valid:1
           153825000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:1699
           153835000 linemun:      15376 addr:169a expected_valid:0
           153835000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
           153845000 linemun:      15377 addr:169a expected_valid:0
           153845000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
           153855000 linemun:      15378 addr:169a expected_valid:0
           153855000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
           153865000 linemun:      15379 addr:169a expected_valid:0
           153865000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
           153875000 linemun:      15380 addr:169a expected_valid:0
           153875000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
           153885000 linemun:      15381 addr:169a expected_valid:0
           153885000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
           153895000 linemun:      15382 addr:169a expected_valid:0
           153895000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
           153905000 linemun:      15383 addr:169a expected_valid:0
           153905000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
           153915000 linemun:      15384 addr:169a expected_valid:0
           153915000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:169a
           153915000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:169a
           153925000 linemun:      15385 addr:169a expected_valid:1
           153925000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:169a
           153935000 linemun:      15386 addr:1d9b expected_valid:0
           153935000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:1d9b
           153945000 linemun:      15387 addr:1d9b expected_valid:0
           153945000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:1d9b
           153955000 linemun:      15388 addr:1d9b expected_valid:0
           153955000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:1d9b
           153965000 linemun:      15389 addr:1d9b expected_valid:0
           153965000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:1d9b
           153975000 linemun:      15390 addr:1d9b expected_valid:0
           153975000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:1d9b
           153985000 linemun:      15391 addr:1d9b expected_valid:0
           153985000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:1d9b
           153995000 linemun:      15392 addr:1d9b expected_valid:0
           153995000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:1d9b
           154005000 linemun:      15393 addr:1d9b expected_valid:0
           154005000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:1d9b
           154015000 linemun:      15394 addr:1d9b expected_valid:0
           154015000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:1d9b
           154015000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1d9b
           154025000 linemun:      15395 addr:1d9b expected_valid:1
           154025000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:1d9b
           154035000 linemun:      15396 addr:1d9c expected_valid:0
           154035000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:1d9c
           154045000 linemun:      15397 addr:1d9c expected_valid:0
           154045000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:1d9c
           154055000 linemun:      15398 addr:1d9c expected_valid:0
           154055000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:1d9c
           154065000 linemun:      15399 addr:1d9c expected_valid:0
           154065000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:1d9c
           154075000 linemun:      15400 addr:1d9c expected_valid:0
           154075000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:1d9c
           154085000 linemun:      15401 addr:1d9c expected_valid:0
           154085000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:1d9c
           154095000 linemun:      15402 addr:1d9c expected_valid:0
           154095000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:1d9c
           154105000 linemun:      15403 addr:1d9c expected_valid:0
           154105000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:1d9c
           154115000 linemun:      15404 addr:1d9c expected_valid:0
           154115000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:1d9c
           154115000 RTL LRU_BIT[1c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1d9c
           154125000 linemun:      15405 addr:1d9c expected_valid:1
           154125000 RTL LRU_BIT[1c]=10 UPDATED FOR HIT ADDR:1d9c
           154135000 linemun:      15406 addr:2abd expected_valid:1
           154135000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:2abd
           154145000 linemun:      15407 addr:2abe expected_valid:1
           154145000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:2abe
           154155000 linemun:      15408 addr:2abf expected_valid:0
           154155000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
           154165000 linemun:      15409 addr:2abf expected_valid:0
           154165000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
           154175000 linemun:      15410 addr:2abf expected_valid:0
           154175000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
           154185000 linemun:      15411 addr:2abf expected_valid:0
           154185000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
           154195000 linemun:      15412 addr:2abf expected_valid:0
           154195000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
           154205000 linemun:      15413 addr:2abf expected_valid:0
           154205000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
           154215000 linemun:      15414 addr:2abf expected_valid:0
           154215000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
           154225000 linemun:      15415 addr:2abf expected_valid:0
           154225000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
           154235000 linemun:      15416 addr:2abf expected_valid:0
           154235000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:2abf
           154235000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2abf
           154245000 linemun:      15417 addr:2abf expected_valid:1
           154245000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:2abf
           154255000 linemun:      15418 addr:190c expected_valid:0
           154255000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
           154265000 linemun:      15419 addr:190c expected_valid:0
           154265000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
           154275000 linemun:      15420 addr:190c expected_valid:0
           154275000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
           154285000 linemun:      15421 addr:190c expected_valid:0
           154285000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
           154295000 linemun:      15422 addr:190c expected_valid:0
           154295000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
           154305000 linemun:      15423 addr:190c expected_valid:0
           154305000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
           154315000 linemun:      15424 addr:190c expected_valid:0
           154315000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
           154325000 linemun:      15425 addr:190c expected_valid:0
           154325000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
           154335000 linemun:      15426 addr:190c expected_valid:0
           154335000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:190c
           154335000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:190c
           154345000 linemun:      15427 addr:190c expected_valid:1
           154345000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:190c
           154355000 linemun:      15428 addr:190d expected_valid:0
           154355000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
           154365000 linemun:      15429 addr:190d expected_valid:0
           154365000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
           154375000 linemun:      15430 addr:190d expected_valid:0
           154375000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
           154385000 linemun:      15431 addr:190d expected_valid:0
           154385000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
           154395000 linemun:      15432 addr:190d expected_valid:0
           154395000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
           154405000 linemun:      15433 addr:190d expected_valid:0
           154405000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
           154415000 linemun:      15434 addr:190d expected_valid:0
           154415000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
           154425000 linemun:      15435 addr:190d expected_valid:0
           154425000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
           154435000 linemun:      15436 addr:190d expected_valid:0
           154435000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:190d
           154435000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:190d
           154445000 linemun:      15437 addr:190d expected_valid:1
           154445000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:190d
           154455000 linemun:      15438 addr:9ff7 expected_valid:0
           154455000 RTL LRU_BIT[37]=10 FOR MISS ADDR:9ff7
           154465000 linemun:      15439 addr:9ff7 expected_valid:0
           154465000 RTL LRU_BIT[37]=10 FOR MISS ADDR:9ff7
           154475000 linemun:      15440 addr:9ff7 expected_valid:0
           154475000 RTL LRU_BIT[37]=10 FOR MISS ADDR:9ff7
           154485000 linemun:      15441 addr:9ff7 expected_valid:0
           154485000 RTL LRU_BIT[37]=10 FOR MISS ADDR:9ff7
           154495000 linemun:      15442 addr:9ff7 expected_valid:0
           154495000 RTL LRU_BIT[37]=10 FOR MISS ADDR:9ff7
           154505000 linemun:      15443 addr:9ff7 expected_valid:0
           154505000 RTL LRU_BIT[37]=10 FOR MISS ADDR:9ff7
           154515000 linemun:      15444 addr:9ff7 expected_valid:0
           154515000 RTL LRU_BIT[37]=10 FOR MISS ADDR:9ff7
           154525000 linemun:      15445 addr:9ff7 expected_valid:0
           154525000 RTL LRU_BIT[37]=10 FOR MISS ADDR:9ff7
           154535000 linemun:      15446 addr:9ff7 expected_valid:0
           154535000 RTL LRU_BIT[37]=10 FOR MISS ADDR:9ff7
           154535000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:9ff7
           154545000 linemun:      15447 addr:9ff7 expected_valid:1
           154545000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:9ff7
           154555000 linemun:      15448 addr:9ff8 expected_valid:0
           154555000 RTL LRU_BIT[38]=10 FOR MISS ADDR:9ff8
           154565000 linemun:      15449 addr:9ff8 expected_valid:0
           154565000 RTL LRU_BIT[38]=10 FOR MISS ADDR:9ff8
           154575000 linemun:      15450 addr:9ff8 expected_valid:0
           154575000 RTL LRU_BIT[38]=10 FOR MISS ADDR:9ff8
           154585000 linemun:      15451 addr:9ff8 expected_valid:0
           154585000 RTL LRU_BIT[38]=10 FOR MISS ADDR:9ff8
           154595000 linemun:      15452 addr:9ff8 expected_valid:0
           154595000 RTL LRU_BIT[38]=10 FOR MISS ADDR:9ff8
           154605000 linemun:      15453 addr:9ff8 expected_valid:0
           154605000 RTL LRU_BIT[38]=10 FOR MISS ADDR:9ff8
           154615000 linemun:      15454 addr:9ff8 expected_valid:0
           154615000 RTL LRU_BIT[38]=10 FOR MISS ADDR:9ff8
           154625000 linemun:      15455 addr:9ff8 expected_valid:0
           154625000 RTL LRU_BIT[38]=10 FOR MISS ADDR:9ff8
           154635000 linemun:      15456 addr:9ff8 expected_valid:0
           154635000 RTL LRU_BIT[38]=10 FOR MISS ADDR:9ff8
           154635000 RTL LRU_BIT[38]=10 UPDATED FOR BLOCK0 REPLACE ADDR:9ff8
           154645000 linemun:      15457 addr:9ff8 expected_valid:1
           154645000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:9ff8
           154655000 linemun:      15458 addr:9008 expected_valid:0
           154655000 RTL LRU_BIT[08]=01 FOR MISS ADDR:9008
           154665000 linemun:      15459 addr:9008 expected_valid:0
           154665000 RTL LRU_BIT[08]=01 FOR MISS ADDR:9008
           154675000 linemun:      15460 addr:9008 expected_valid:0
           154675000 RTL LRU_BIT[08]=01 FOR MISS ADDR:9008
           154685000 linemun:      15461 addr:9008 expected_valid:0
           154685000 RTL LRU_BIT[08]=01 FOR MISS ADDR:9008
           154695000 linemun:      15462 addr:9008 expected_valid:0
           154695000 RTL LRU_BIT[08]=01 FOR MISS ADDR:9008
           154705000 linemun:      15463 addr:9008 expected_valid:0
           154705000 RTL LRU_BIT[08]=01 FOR MISS ADDR:9008
           154715000 linemun:      15464 addr:9008 expected_valid:0
           154715000 RTL LRU_BIT[08]=01 FOR MISS ADDR:9008
           154725000 linemun:      15465 addr:9008 expected_valid:0
           154725000 RTL LRU_BIT[08]=01 FOR MISS ADDR:9008
           154735000 linemun:      15466 addr:9008 expected_valid:0
           154735000 RTL LRU_BIT[08]=01 FOR MISS ADDR:9008
           154735000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:9008
           154745000 linemun:      15467 addr:9008 expected_valid:1
           154745000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:9008
           154755000 linemun:      15468 addr:9009 expected_valid:0
           154755000 RTL LRU_BIT[09]=01 FOR MISS ADDR:9009
           154765000 linemun:      15469 addr:9009 expected_valid:0
           154765000 RTL LRU_BIT[09]=01 FOR MISS ADDR:9009
           154775000 linemun:      15470 addr:9009 expected_valid:0
           154775000 RTL LRU_BIT[09]=01 FOR MISS ADDR:9009
           154785000 linemun:      15471 addr:9009 expected_valid:0
           154785000 RTL LRU_BIT[09]=01 FOR MISS ADDR:9009
           154795000 linemun:      15472 addr:9009 expected_valid:0
           154795000 RTL LRU_BIT[09]=01 FOR MISS ADDR:9009
           154805000 linemun:      15473 addr:9009 expected_valid:0
           154805000 RTL LRU_BIT[09]=01 FOR MISS ADDR:9009
           154815000 linemun:      15474 addr:9009 expected_valid:0
           154815000 RTL LRU_BIT[09]=01 FOR MISS ADDR:9009
           154825000 linemun:      15475 addr:9009 expected_valid:0
           154825000 RTL LRU_BIT[09]=01 FOR MISS ADDR:9009
           154835000 linemun:      15476 addr:9009 expected_valid:0
           154835000 RTL LRU_BIT[09]=01 FOR MISS ADDR:9009
           154835000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:9009
           154845000 linemun:      15477 addr:9009 expected_valid:1
           154845000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:9009
           154855000 linemun:      15478 addr:900a expected_valid:0
           154855000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:900a
           154865000 linemun:      15479 addr:900a expected_valid:0
           154865000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:900a
           154875000 linemun:      15480 addr:900a expected_valid:0
           154875000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:900a
           154885000 linemun:      15481 addr:900a expected_valid:0
           154885000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:900a
           154895000 linemun:      15482 addr:900a expected_valid:0
           154895000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:900a
           154905000 linemun:      15483 addr:900a expected_valid:0
           154905000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:900a
           154915000 linemun:      15484 addr:900a expected_valid:0
           154915000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:900a
           154925000 linemun:      15485 addr:900a expected_valid:0
           154925000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:900a
           154935000 linemun:      15486 addr:900a expected_valid:0
           154935000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:900a
           154935000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:900a
           154945000 linemun:      15487 addr:900a expected_valid:1
           154945000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:900a
           154955000 linemun:      15488 addr:900b expected_valid:0
           154955000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:900b
           154965000 linemun:      15489 addr:900b expected_valid:0
           154965000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:900b
           154975000 linemun:      15490 addr:900b expected_valid:0
           154975000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:900b
           154985000 linemun:      15491 addr:900b expected_valid:0
           154985000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:900b
           154995000 linemun:      15492 addr:900b expected_valid:0
           154995000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:900b
           155005000 linemun:      15493 addr:900b expected_valid:0
           155005000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:900b
           155015000 linemun:      15494 addr:900b expected_valid:0
           155015000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:900b
           155025000 linemun:      15495 addr:900b expected_valid:0
           155025000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:900b
           155035000 linemun:      15496 addr:900b expected_valid:0
           155035000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:900b
           155035000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:900b
           155045000 linemun:      15497 addr:900b expected_valid:1
           155045000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:900b
           155055000 linemun:      15498 addr:900c expected_valid:0
           155055000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:900c
           155065000 linemun:      15499 addr:900c expected_valid:0
           155065000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:900c
           155075000 linemun:      15500 addr:900c expected_valid:0
           155075000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:900c
           155085000 linemun:      15501 addr:900c expected_valid:0
           155085000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:900c
           155095000 linemun:      15502 addr:900c expected_valid:0
           155095000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:900c
           155105000 linemun:      15503 addr:900c expected_valid:0
           155105000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:900c
           155115000 linemun:      15504 addr:900c expected_valid:0
           155115000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:900c
           155125000 linemun:      15505 addr:900c expected_valid:0
           155125000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:900c
           155135000 linemun:      15506 addr:900c expected_valid:0
           155135000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:900c
           155135000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:900c
           155145000 linemun:      15507 addr:900c expected_valid:1
           155145000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:900c
           155155000 linemun:      15508 addr:900d expected_valid:0
           155155000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:900d
           155165000 linemun:      15509 addr:900d expected_valid:0
           155165000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:900d
           155175000 linemun:      15510 addr:900d expected_valid:0
           155175000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:900d
           155185000 linemun:      15511 addr:900d expected_valid:0
           155185000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:900d
           155195000 linemun:      15512 addr:900d expected_valid:0
           155195000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:900d
           155205000 linemun:      15513 addr:900d expected_valid:0
           155205000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:900d
           155215000 linemun:      15514 addr:900d expected_valid:0
           155215000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:900d
           155225000 linemun:      15515 addr:900d expected_valid:0
           155225000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:900d
           155235000 linemun:      15516 addr:900d expected_valid:0
           155235000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:900d
           155235000 RTL LRU_BIT[0d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:900d
           155245000 linemun:      15517 addr:900d expected_valid:1
           155245000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:900d
           155255000 linemun:      15518 addr:4904 expected_valid:0
           155255000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           155265000 linemun:      15519 addr:4904 expected_valid:0
           155265000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           155275000 linemun:      15520 addr:4904 expected_valid:0
           155275000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           155285000 linemun:      15521 addr:4904 expected_valid:0
           155285000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           155295000 linemun:      15522 addr:4904 expected_valid:0
           155295000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           155305000 linemun:      15523 addr:4904 expected_valid:0
           155305000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           155315000 linemun:      15524 addr:4904 expected_valid:0
           155315000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           155325000 linemun:      15525 addr:4904 expected_valid:0
           155325000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           155335000 linemun:      15526 addr:4904 expected_valid:0
           155335000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           155335000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4904
           155345000 linemun:      15527 addr:4904 expected_valid:1
           155345000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:4904
           155355000 linemun:      15528 addr:4905 expected_valid:0
           155355000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           155365000 linemun:      15529 addr:4905 expected_valid:0
           155365000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           155375000 linemun:      15530 addr:4905 expected_valid:0
           155375000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           155385000 linemun:      15531 addr:4905 expected_valid:0
           155385000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           155395000 linemun:      15532 addr:4905 expected_valid:0
           155395000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           155405000 linemun:      15533 addr:4905 expected_valid:0
           155405000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           155415000 linemun:      15534 addr:4905 expected_valid:0
           155415000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           155425000 linemun:      15535 addr:4905 expected_valid:0
           155425000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           155435000 linemun:      15536 addr:4905 expected_valid:0
           155435000 RTL LRU_BIT[05]=10 FOR MISS ADDR:4905
           155435000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4905
           155445000 linemun:      15537 addr:4905 expected_valid:1
           155445000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:4905
           155455000 linemun:      15538 addr:4906 expected_valid:0
           155455000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           155465000 linemun:      15539 addr:4906 expected_valid:0
           155465000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           155475000 linemun:      15540 addr:4906 expected_valid:0
           155475000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           155485000 linemun:      15541 addr:4906 expected_valid:0
           155485000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           155495000 linemun:      15542 addr:4906 expected_valid:0
           155495000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           155505000 linemun:      15543 addr:4906 expected_valid:0
           155505000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           155515000 linemun:      15544 addr:4906 expected_valid:0
           155515000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           155525000 linemun:      15545 addr:4906 expected_valid:0
           155525000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           155535000 linemun:      15546 addr:4906 expected_valid:0
           155535000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4906
           155535000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4906
           155545000 linemun:      15547 addr:4906 expected_valid:1
           155545000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:4906
           155555000 linemun:      15548 addr:4907 expected_valid:0
           155555000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4907
           155565000 linemun:      15549 addr:4907 expected_valid:0
           155565000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4907
           155575000 linemun:      15550 addr:4907 expected_valid:0
           155575000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4907
           155585000 linemun:      15551 addr:4907 expected_valid:0
           155585000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4907
           155595000 linemun:      15552 addr:4907 expected_valid:0
           155595000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4907
           155605000 linemun:      15553 addr:4907 expected_valid:0
           155605000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4907
           155615000 linemun:      15554 addr:4907 expected_valid:0
           155615000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4907
           155625000 linemun:      15555 addr:4907 expected_valid:0
           155625000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4907
           155635000 linemun:      15556 addr:4907 expected_valid:0
           155635000 RTL LRU_BIT[07]=10 FOR MISS ADDR:4907
           155635000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4907
           155645000 linemun:      15557 addr:4907 expected_valid:1
           155645000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:4907
           155655000 linemun:      15558 addr:4908 expected_valid:0
           155655000 RTL LRU_BIT[08]=10 FOR MISS ADDR:4908
           155665000 linemun:      15559 addr:4908 expected_valid:0
           155665000 RTL LRU_BIT[08]=10 FOR MISS ADDR:4908
           155675000 linemun:      15560 addr:4908 expected_valid:0
           155675000 RTL LRU_BIT[08]=10 FOR MISS ADDR:4908
           155685000 linemun:      15561 addr:4908 expected_valid:0
           155685000 RTL LRU_BIT[08]=10 FOR MISS ADDR:4908
           155695000 linemun:      15562 addr:4908 expected_valid:0
           155695000 RTL LRU_BIT[08]=10 FOR MISS ADDR:4908
           155705000 linemun:      15563 addr:4908 expected_valid:0
           155705000 RTL LRU_BIT[08]=10 FOR MISS ADDR:4908
           155715000 linemun:      15564 addr:4908 expected_valid:0
           155715000 RTL LRU_BIT[08]=10 FOR MISS ADDR:4908
           155725000 linemun:      15565 addr:4908 expected_valid:0
           155725000 RTL LRU_BIT[08]=10 FOR MISS ADDR:4908
           155735000 linemun:      15566 addr:4908 expected_valid:0
           155735000 RTL LRU_BIT[08]=10 FOR MISS ADDR:4908
           155735000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4908
           155745000 linemun:      15567 addr:4908 expected_valid:1
           155745000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:4908
           155755000 linemun:      15568 addr:4909 expected_valid:0
           155755000 RTL LRU_BIT[09]=10 FOR MISS ADDR:4909
           155765000 linemun:      15569 addr:4909 expected_valid:0
           155765000 RTL LRU_BIT[09]=10 FOR MISS ADDR:4909
           155775000 linemun:      15570 addr:4909 expected_valid:0
           155775000 RTL LRU_BIT[09]=10 FOR MISS ADDR:4909
           155785000 linemun:      15571 addr:4909 expected_valid:0
           155785000 RTL LRU_BIT[09]=10 FOR MISS ADDR:4909
           155795000 linemun:      15572 addr:4909 expected_valid:0
           155795000 RTL LRU_BIT[09]=10 FOR MISS ADDR:4909
           155805000 linemun:      15573 addr:4909 expected_valid:0
           155805000 RTL LRU_BIT[09]=10 FOR MISS ADDR:4909
           155815000 linemun:      15574 addr:4909 expected_valid:0
           155815000 RTL LRU_BIT[09]=10 FOR MISS ADDR:4909
           155825000 linemun:      15575 addr:4909 expected_valid:0
           155825000 RTL LRU_BIT[09]=10 FOR MISS ADDR:4909
           155835000 linemun:      15576 addr:4909 expected_valid:0
           155835000 RTL LRU_BIT[09]=10 FOR MISS ADDR:4909
           155835000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4909
           155845000 linemun:      15577 addr:4909 expected_valid:1
           155845000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:4909
           155855000 linemun:      15578 addr:490a expected_valid:0
           155855000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:490a
           155865000 linemun:      15579 addr:490a expected_valid:0
           155865000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:490a
           155875000 linemun:      15580 addr:490a expected_valid:0
           155875000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:490a
           155885000 linemun:      15581 addr:490a expected_valid:0
           155885000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:490a
           155895000 linemun:      15582 addr:490a expected_valid:0
           155895000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:490a
           155905000 linemun:      15583 addr:490a expected_valid:0
           155905000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:490a
           155915000 linemun:      15584 addr:490a expected_valid:0
           155915000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:490a
           155925000 linemun:      15585 addr:490a expected_valid:0
           155925000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:490a
           155935000 linemun:      15586 addr:490a expected_valid:0
           155935000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:490a
           155935000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:490a
           155945000 linemun:      15587 addr:490a expected_valid:1
           155945000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:490a
           155955000 linemun:      15588 addr:1203 expected_valid:0
           155955000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
           155965000 linemun:      15589 addr:1203 expected_valid:0
           155965000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
           155975000 linemun:      15590 addr:1203 expected_valid:0
           155975000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
           155985000 linemun:      15591 addr:1203 expected_valid:0
           155985000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
           155995000 linemun:      15592 addr:1203 expected_valid:0
           155995000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
           156005000 linemun:      15593 addr:1203 expected_valid:0
           156005000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
           156015000 linemun:      15594 addr:1203 expected_valid:0
           156015000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
           156025000 linemun:      15595 addr:1203 expected_valid:0
           156025000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
           156035000 linemun:      15596 addr:1203 expected_valid:0
           156035000 RTL LRU_BIT[03]=01 FOR MISS ADDR:1203
           156035000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1203
           156045000 linemun:      15597 addr:1203 expected_valid:1
           156045000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:1203
           156055000 linemun:      15598 addr:1204 expected_valid:0
           156055000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           156065000 linemun:      15599 addr:1204 expected_valid:0
           156065000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           156075000 linemun:      15600 addr:1204 expected_valid:0
           156075000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           156085000 linemun:      15601 addr:1204 expected_valid:0
           156085000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           156095000 linemun:      15602 addr:1204 expected_valid:0
           156095000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           156105000 linemun:      15603 addr:1204 expected_valid:0
           156105000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           156115000 linemun:      15604 addr:1204 expected_valid:0
           156115000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           156125000 linemun:      15605 addr:1204 expected_valid:0
           156125000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           156135000 linemun:      15606 addr:1204 expected_valid:0
           156135000 RTL LRU_BIT[04]=01 FOR MISS ADDR:1204
           156135000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1204
           156145000 linemun:      15607 addr:1204 expected_valid:1
           156145000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:1204
           156155000 linemun:      15608 addr:1205 expected_valid:0
           156155000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           156165000 linemun:      15609 addr:1205 expected_valid:0
           156165000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           156175000 linemun:      15610 addr:1205 expected_valid:0
           156175000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           156185000 linemun:      15611 addr:1205 expected_valid:0
           156185000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           156195000 linemun:      15612 addr:1205 expected_valid:0
           156195000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           156205000 linemun:      15613 addr:1205 expected_valid:0
           156205000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           156215000 linemun:      15614 addr:1205 expected_valid:0
           156215000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           156225000 linemun:      15615 addr:1205 expected_valid:0
           156225000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           156235000 linemun:      15616 addr:1205 expected_valid:0
           156235000 RTL LRU_BIT[05]=01 FOR MISS ADDR:1205
           156235000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1205
           156245000 linemun:      15617 addr:1205 expected_valid:1
           156245000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:1205
           156255000 linemun:      15618 addr:1206 expected_valid:0
           156255000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           156265000 linemun:      15619 addr:1206 expected_valid:0
           156265000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           156275000 linemun:      15620 addr:1206 expected_valid:0
           156275000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           156285000 linemun:      15621 addr:1206 expected_valid:0
           156285000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           156295000 linemun:      15622 addr:1206 expected_valid:0
           156295000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           156305000 linemun:      15623 addr:1206 expected_valid:0
           156305000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           156315000 linemun:      15624 addr:1206 expected_valid:0
           156315000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           156325000 linemun:      15625 addr:1206 expected_valid:0
           156325000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           156335000 linemun:      15626 addr:1206 expected_valid:0
           156335000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1206
           156335000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1206
           156345000 linemun:      15627 addr:1206 expected_valid:1
           156345000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:1206
           156355000 linemun:      15628 addr:1207 expected_valid:0
           156355000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
           156365000 linemun:      15629 addr:1207 expected_valid:0
           156365000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
           156375000 linemun:      15630 addr:1207 expected_valid:0
           156375000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
           156385000 linemun:      15631 addr:1207 expected_valid:0
           156385000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
           156395000 linemun:      15632 addr:1207 expected_valid:0
           156395000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
           156405000 linemun:      15633 addr:1207 expected_valid:0
           156405000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
           156415000 linemun:      15634 addr:1207 expected_valid:0
           156415000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
           156425000 linemun:      15635 addr:1207 expected_valid:0
           156425000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
           156435000 linemun:      15636 addr:1207 expected_valid:0
           156435000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1207
           156435000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1207
           156445000 linemun:      15637 addr:1207 expected_valid:1
           156445000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:1207
           156455000 linemun:      15638 addr:1fbc expected_valid:0
           156455000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
           156465000 linemun:      15639 addr:1fbc expected_valid:0
           156465000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
           156475000 linemun:      15640 addr:1fbc expected_valid:0
           156475000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
           156485000 linemun:      15641 addr:1fbc expected_valid:0
           156485000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
           156495000 linemun:      15642 addr:1fbc expected_valid:0
           156495000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
           156505000 linemun:      15643 addr:1fbc expected_valid:0
           156505000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
           156515000 linemun:      15644 addr:1fbc expected_valid:0
           156515000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
           156525000 linemun:      15645 addr:1fbc expected_valid:0
           156525000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
           156535000 linemun:      15646 addr:1fbc expected_valid:0
           156535000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:1fbc
           156535000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1fbc
           156545000 linemun:      15647 addr:1fbc expected_valid:1
           156545000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:1fbc
           156555000 linemun:      15648 addr:1fbd expected_valid:0
           156555000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           156565000 linemun:      15649 addr:1fbd expected_valid:0
           156565000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           156575000 linemun:      15650 addr:1fbd expected_valid:0
           156575000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           156585000 linemun:      15651 addr:1fbd expected_valid:0
           156585000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           156595000 linemun:      15652 addr:1fbd expected_valid:0
           156595000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           156605000 linemun:      15653 addr:1fbd expected_valid:0
           156605000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           156615000 linemun:      15654 addr:1fbd expected_valid:0
           156615000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           156625000 linemun:      15655 addr:1fbd expected_valid:0
           156625000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           156635000 linemun:      15656 addr:1fbd expected_valid:0
           156635000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:1fbd
           156635000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1fbd
           156645000 linemun:      15657 addr:1fbd expected_valid:1
           156645000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:1fbd
           156655000 linemun:      15658 addr:1fbe expected_valid:0
           156655000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:1fbe
           156665000 linemun:      15659 addr:1fbe expected_valid:0
           156665000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:1fbe
           156675000 linemun:      15660 addr:1fbe expected_valid:0
           156675000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:1fbe
           156685000 linemun:      15661 addr:1fbe expected_valid:0
           156685000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:1fbe
           156695000 linemun:      15662 addr:1fbe expected_valid:0
           156695000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:1fbe
           156705000 linemun:      15663 addr:1fbe expected_valid:0
           156705000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:1fbe
           156715000 linemun:      15664 addr:1fbe expected_valid:0
           156715000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:1fbe
           156725000 linemun:      15665 addr:1fbe expected_valid:0
           156725000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:1fbe
           156735000 linemun:      15666 addr:1fbe expected_valid:0
           156735000 RTL LRU_BIT[3e]=01 FOR MISS ADDR:1fbe
           156735000 RTL LRU_BIT[3e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1fbe
           156745000 linemun:      15667 addr:1fbe expected_valid:1
           156745000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:1fbe
           156755000 linemun:      15668 addr:1fbf expected_valid:0
           156755000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           156765000 linemun:      15669 addr:1fbf expected_valid:0
           156765000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           156775000 linemun:      15670 addr:1fbf expected_valid:0
           156775000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           156785000 linemun:      15671 addr:1fbf expected_valid:0
           156785000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           156795000 linemun:      15672 addr:1fbf expected_valid:0
           156795000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           156805000 linemun:      15673 addr:1fbf expected_valid:0
           156805000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           156815000 linemun:      15674 addr:1fbf expected_valid:0
           156815000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           156825000 linemun:      15675 addr:1fbf expected_valid:0
           156825000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           156835000 linemun:      15676 addr:1fbf expected_valid:0
           156835000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:1fbf
           156835000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1fbf
           156845000 linemun:      15677 addr:1fbf expected_valid:1
           156845000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:1fbf
           156855000 linemun:      15678 addr:1fc0 expected_valid:0
           156855000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1fc0
           156865000 linemun:      15679 addr:1fc0 expected_valid:0
           156865000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1fc0
           156875000 linemun:      15680 addr:1fc0 expected_valid:0
           156875000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1fc0
           156885000 linemun:      15681 addr:1fc0 expected_valid:0
           156885000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1fc0
           156895000 linemun:      15682 addr:1fc0 expected_valid:0
           156895000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1fc0
           156905000 linemun:      15683 addr:1fc0 expected_valid:0
           156905000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1fc0
           156915000 linemun:      15684 addr:1fc0 expected_valid:0
           156915000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1fc0
           156925000 linemun:      15685 addr:1fc0 expected_valid:0
           156925000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1fc0
           156935000 linemun:      15686 addr:1fc0 expected_valid:0
           156935000 RTL LRU_BIT[00]=01 FOR MISS ADDR:1fc0
           156935000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1fc0
           156945000 linemun:      15687 addr:1fc0 expected_valid:1
           156945000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:1fc0
           156955000 linemun:      15688 addr:5d2d expected_valid:0
           156955000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5d2d
           156965000 linemun:      15689 addr:5d2d expected_valid:0
           156965000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5d2d
           156975000 linemun:      15690 addr:5d2d expected_valid:0
           156975000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5d2d
           156985000 linemun:      15691 addr:5d2d expected_valid:0
           156985000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5d2d
           156995000 linemun:      15692 addr:5d2d expected_valid:0
           156995000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5d2d
           157005000 linemun:      15693 addr:5d2d expected_valid:0
           157005000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5d2d
           157015000 linemun:      15694 addr:5d2d expected_valid:0
           157015000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5d2d
           157025000 linemun:      15695 addr:5d2d expected_valid:0
           157025000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5d2d
           157035000 linemun:      15696 addr:5d2d expected_valid:0
           157035000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5d2d
           157035000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5d2d
           157045000 linemun:      15697 addr:5d2d expected_valid:1
           157045000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:5d2d
           157055000 linemun:      15698 addr:1d9b expected_valid:1
           157055000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:1d9b
           157065000 linemun:      15699 addr:a1e9 expected_valid:0
           157065000 RTL LRU_BIT[29]=10 FOR MISS ADDR:a1e9
           157075000 linemun:      15700 addr:a1e9 expected_valid:0
           157075000 RTL LRU_BIT[29]=10 FOR MISS ADDR:a1e9
           157085000 linemun:      15701 addr:a1e9 expected_valid:0
           157085000 RTL LRU_BIT[29]=10 FOR MISS ADDR:a1e9
           157095000 linemun:      15702 addr:a1e9 expected_valid:0
           157095000 RTL LRU_BIT[29]=10 FOR MISS ADDR:a1e9
           157105000 linemun:      15703 addr:a1e9 expected_valid:0
           157105000 RTL LRU_BIT[29]=10 FOR MISS ADDR:a1e9
           157115000 linemun:      15704 addr:a1e9 expected_valid:0
           157115000 RTL LRU_BIT[29]=10 FOR MISS ADDR:a1e9
           157125000 linemun:      15705 addr:a1e9 expected_valid:0
           157125000 RTL LRU_BIT[29]=10 FOR MISS ADDR:a1e9
           157135000 linemun:      15706 addr:a1e9 expected_valid:0
           157135000 RTL LRU_BIT[29]=10 FOR MISS ADDR:a1e9
           157145000 linemun:      15707 addr:a1e9 expected_valid:0
           157145000 RTL LRU_BIT[29]=10 FOR MISS ADDR:a1e9
           157145000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:a1e9
           157155000 linemun:      15708 addr:a1e9 expected_valid:1
           157155000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:a1e9
           157165000 linemun:      15709 addr:3cc4 expected_valid:0
           157165000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           157175000 linemun:      15710 addr:3cc4 expected_valid:0
           157175000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           157185000 linemun:      15711 addr:3cc4 expected_valid:0
           157185000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           157195000 linemun:      15712 addr:3cc4 expected_valid:0
           157195000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           157205000 linemun:      15713 addr:3cc4 expected_valid:0
           157205000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           157215000 linemun:      15714 addr:3cc4 expected_valid:0
           157215000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           157225000 linemun:      15715 addr:3cc4 expected_valid:0
           157225000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           157235000 linemun:      15716 addr:3cc4 expected_valid:0
           157235000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           157245000 linemun:      15717 addr:3cc4 expected_valid:0
           157245000 RTL LRU_BIT[04]=10 FOR MISS ADDR:3cc4
           157245000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3cc4
           157255000 linemun:      15718 addr:3cc4 expected_valid:1
           157255000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:3cc4
           157265000 linemun:      15719 addr:8b02 expected_valid:0
           157265000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           157275000 linemun:      15720 addr:8b02 expected_valid:0
           157275000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           157285000 linemun:      15721 addr:8b02 expected_valid:0
           157285000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           157295000 linemun:      15722 addr:8b02 expected_valid:0
           157295000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           157305000 linemun:      15723 addr:8b02 expected_valid:0
           157305000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           157315000 linemun:      15724 addr:8b02 expected_valid:0
           157315000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           157325000 linemun:      15725 addr:8b02 expected_valid:0
           157325000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           157335000 linemun:      15726 addr:8b02 expected_valid:0
           157335000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           157345000 linemun:      15727 addr:8b02 expected_valid:0
           157345000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           157345000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8b02
           157355000 linemun:      15728 addr:8b02 expected_valid:1
           157355000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:8b02
           157365000 linemun:      15729 addr:8b03 expected_valid:0
           157365000 RTL LRU_BIT[03]=10 FOR MISS ADDR:8b03
           157375000 linemun:      15730 addr:8b03 expected_valid:0
           157375000 RTL LRU_BIT[03]=10 FOR MISS ADDR:8b03
           157385000 linemun:      15731 addr:8b03 expected_valid:0
           157385000 RTL LRU_BIT[03]=10 FOR MISS ADDR:8b03
           157395000 linemun:      15732 addr:8b03 expected_valid:0
           157395000 RTL LRU_BIT[03]=10 FOR MISS ADDR:8b03
           157405000 linemun:      15733 addr:8b03 expected_valid:0
           157405000 RTL LRU_BIT[03]=10 FOR MISS ADDR:8b03
           157415000 linemun:      15734 addr:8b03 expected_valid:0
           157415000 RTL LRU_BIT[03]=10 FOR MISS ADDR:8b03
           157425000 linemun:      15735 addr:8b03 expected_valid:0
           157425000 RTL LRU_BIT[03]=10 FOR MISS ADDR:8b03
           157435000 linemun:      15736 addr:8b03 expected_valid:0
           157435000 RTL LRU_BIT[03]=10 FOR MISS ADDR:8b03
           157445000 linemun:      15737 addr:8b03 expected_valid:0
           157445000 RTL LRU_BIT[03]=10 FOR MISS ADDR:8b03
           157445000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8b03
           157455000 linemun:      15738 addr:8b03 expected_valid:1
           157455000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:8b03
           157465000 linemun:      15739 addr:8b04 expected_valid:0
           157465000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           157475000 linemun:      15740 addr:8b04 expected_valid:0
           157475000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           157485000 linemun:      15741 addr:8b04 expected_valid:0
           157485000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           157495000 linemun:      15742 addr:8b04 expected_valid:0
           157495000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           157505000 linemun:      15743 addr:8b04 expected_valid:0
           157505000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           157515000 linemun:      15744 addr:8b04 expected_valid:0
           157515000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           157525000 linemun:      15745 addr:8b04 expected_valid:0
           157525000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           157535000 linemun:      15746 addr:8b04 expected_valid:0
           157535000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           157545000 linemun:      15747 addr:8b04 expected_valid:0
           157545000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           157545000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8b04
           157555000 linemun:      15748 addr:8b04 expected_valid:1
           157555000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:8b04
           157565000 linemun:      15749 addr:8b05 expected_valid:0
           157565000 RTL LRU_BIT[05]=10 FOR MISS ADDR:8b05
           157575000 linemun:      15750 addr:8b05 expected_valid:0
           157575000 RTL LRU_BIT[05]=10 FOR MISS ADDR:8b05
           157585000 linemun:      15751 addr:8b05 expected_valid:0
           157585000 RTL LRU_BIT[05]=10 FOR MISS ADDR:8b05
           157595000 linemun:      15752 addr:8b05 expected_valid:0
           157595000 RTL LRU_BIT[05]=10 FOR MISS ADDR:8b05
           157605000 linemun:      15753 addr:8b05 expected_valid:0
           157605000 RTL LRU_BIT[05]=10 FOR MISS ADDR:8b05
           157615000 linemun:      15754 addr:8b05 expected_valid:0
           157615000 RTL LRU_BIT[05]=10 FOR MISS ADDR:8b05
           157625000 linemun:      15755 addr:8b05 expected_valid:0
           157625000 RTL LRU_BIT[05]=10 FOR MISS ADDR:8b05
           157635000 linemun:      15756 addr:8b05 expected_valid:0
           157635000 RTL LRU_BIT[05]=10 FOR MISS ADDR:8b05
           157645000 linemun:      15757 addr:8b05 expected_valid:0
           157645000 RTL LRU_BIT[05]=10 FOR MISS ADDR:8b05
           157645000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8b05
           157655000 linemun:      15758 addr:8b05 expected_valid:1
           157655000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:8b05
           157665000 linemun:      15759 addr:8b06 expected_valid:0
           157665000 RTL LRU_BIT[06]=10 FOR MISS ADDR:8b06
           157675000 linemun:      15760 addr:8b06 expected_valid:0
           157675000 RTL LRU_BIT[06]=10 FOR MISS ADDR:8b06
           157685000 linemun:      15761 addr:8b06 expected_valid:0
           157685000 RTL LRU_BIT[06]=10 FOR MISS ADDR:8b06
           157695000 linemun:      15762 addr:8b06 expected_valid:0
           157695000 RTL LRU_BIT[06]=10 FOR MISS ADDR:8b06
           157705000 linemun:      15763 addr:8b06 expected_valid:0
           157705000 RTL LRU_BIT[06]=10 FOR MISS ADDR:8b06
           157715000 linemun:      15764 addr:8b06 expected_valid:0
           157715000 RTL LRU_BIT[06]=10 FOR MISS ADDR:8b06
           157725000 linemun:      15765 addr:8b06 expected_valid:0
           157725000 RTL LRU_BIT[06]=10 FOR MISS ADDR:8b06
           157735000 linemun:      15766 addr:8b06 expected_valid:0
           157735000 RTL LRU_BIT[06]=10 FOR MISS ADDR:8b06
           157745000 linemun:      15767 addr:8b06 expected_valid:0
           157745000 RTL LRU_BIT[06]=10 FOR MISS ADDR:8b06
           157745000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8b06
           157755000 linemun:      15768 addr:8b06 expected_valid:1
           157755000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:8b06
           157765000 linemun:      15769 addr:8b07 expected_valid:0
           157765000 RTL LRU_BIT[07]=10 FOR MISS ADDR:8b07
           157775000 linemun:      15770 addr:8b07 expected_valid:0
           157775000 RTL LRU_BIT[07]=10 FOR MISS ADDR:8b07
           157785000 linemun:      15771 addr:8b07 expected_valid:0
           157785000 RTL LRU_BIT[07]=10 FOR MISS ADDR:8b07
           157795000 linemun:      15772 addr:8b07 expected_valid:0
           157795000 RTL LRU_BIT[07]=10 FOR MISS ADDR:8b07
           157805000 linemun:      15773 addr:8b07 expected_valid:0
           157805000 RTL LRU_BIT[07]=10 FOR MISS ADDR:8b07
           157815000 linemun:      15774 addr:8b07 expected_valid:0
           157815000 RTL LRU_BIT[07]=10 FOR MISS ADDR:8b07
           157825000 linemun:      15775 addr:8b07 expected_valid:0
           157825000 RTL LRU_BIT[07]=10 FOR MISS ADDR:8b07
           157835000 linemun:      15776 addr:8b07 expected_valid:0
           157835000 RTL LRU_BIT[07]=10 FOR MISS ADDR:8b07
           157845000 linemun:      15777 addr:8b07 expected_valid:0
           157845000 RTL LRU_BIT[07]=10 FOR MISS ADDR:8b07
           157845000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8b07
           157855000 linemun:      15778 addr:8b07 expected_valid:1
           157855000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:8b07
           157865000 linemun:      15779 addr:8b08 expected_valid:0
           157865000 RTL LRU_BIT[08]=01 FOR MISS ADDR:8b08
           157875000 linemun:      15780 addr:8b08 expected_valid:0
           157875000 RTL LRU_BIT[08]=01 FOR MISS ADDR:8b08
           157885000 linemun:      15781 addr:8b08 expected_valid:0
           157885000 RTL LRU_BIT[08]=01 FOR MISS ADDR:8b08
           157895000 linemun:      15782 addr:8b08 expected_valid:0
           157895000 RTL LRU_BIT[08]=01 FOR MISS ADDR:8b08
           157905000 linemun:      15783 addr:8b08 expected_valid:0
           157905000 RTL LRU_BIT[08]=01 FOR MISS ADDR:8b08
           157915000 linemun:      15784 addr:8b08 expected_valid:0
           157915000 RTL LRU_BIT[08]=01 FOR MISS ADDR:8b08
           157925000 linemun:      15785 addr:8b08 expected_valid:0
           157925000 RTL LRU_BIT[08]=01 FOR MISS ADDR:8b08
           157935000 linemun:      15786 addr:8b08 expected_valid:0
           157935000 RTL LRU_BIT[08]=01 FOR MISS ADDR:8b08
           157945000 linemun:      15787 addr:8b08 expected_valid:0
           157945000 RTL LRU_BIT[08]=01 FOR MISS ADDR:8b08
           157945000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8b08
           157955000 linemun:      15788 addr:8b08 expected_valid:1
           157955000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:8b08
           157965000 linemun:      15789 addr:8b09 expected_valid:0
           157965000 RTL LRU_BIT[09]=01 FOR MISS ADDR:8b09
           157975000 linemun:      15790 addr:8b09 expected_valid:0
           157975000 RTL LRU_BIT[09]=01 FOR MISS ADDR:8b09
           157985000 linemun:      15791 addr:8b09 expected_valid:0
           157985000 RTL LRU_BIT[09]=01 FOR MISS ADDR:8b09
           157995000 linemun:      15792 addr:8b09 expected_valid:0
           157995000 RTL LRU_BIT[09]=01 FOR MISS ADDR:8b09
           158005000 linemun:      15793 addr:8b09 expected_valid:0
           158005000 RTL LRU_BIT[09]=01 FOR MISS ADDR:8b09
           158015000 linemun:      15794 addr:8b09 expected_valid:0
           158015000 RTL LRU_BIT[09]=01 FOR MISS ADDR:8b09
           158025000 linemun:      15795 addr:8b09 expected_valid:0
           158025000 RTL LRU_BIT[09]=01 FOR MISS ADDR:8b09
           158035000 linemun:      15796 addr:8b09 expected_valid:0
           158035000 RTL LRU_BIT[09]=01 FOR MISS ADDR:8b09
           158045000 linemun:      15797 addr:8b09 expected_valid:0
           158045000 RTL LRU_BIT[09]=01 FOR MISS ADDR:8b09
           158045000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8b09
           158055000 linemun:      15798 addr:8b09 expected_valid:1
           158055000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:8b09
           158065000 linemun:      15799 addr:67b5 expected_valid:1
           158065000 RTL LRU_BIT[35]=01 UPDATED FOR HIT ADDR:67b5
           158075000 linemun:      15800 addr:67b6 expected_valid:1
           158075000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:67b6
           158085000 linemun:      15801 addr:073a expected_valid:1
           158085000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:073a
           158095000 linemun:      15802 addr:073b expected_valid:0
           158095000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
           158105000 linemun:      15803 addr:073b expected_valid:0
           158105000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
           158115000 linemun:      15804 addr:073b expected_valid:0
           158115000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
           158125000 linemun:      15805 addr:073b expected_valid:0
           158125000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
           158135000 linemun:      15806 addr:073b expected_valid:0
           158135000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
           158145000 linemun:      15807 addr:073b expected_valid:0
           158145000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
           158155000 linemun:      15808 addr:073b expected_valid:0
           158155000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
           158165000 linemun:      15809 addr:073b expected_valid:0
           158165000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
           158175000 linemun:      15810 addr:073b expected_valid:0
           158175000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:073b
           158175000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:073b
           158185000 linemun:      15811 addr:073b expected_valid:1
           158185000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:073b
           158195000 linemun:      15812 addr:010f expected_valid:0
           158195000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           158205000 linemun:      15813 addr:010f expected_valid:0
           158205000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           158215000 linemun:      15814 addr:010f expected_valid:0
           158215000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           158225000 linemun:      15815 addr:010f expected_valid:0
           158225000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           158235000 linemun:      15816 addr:010f expected_valid:0
           158235000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           158245000 linemun:      15817 addr:010f expected_valid:0
           158245000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           158255000 linemun:      15818 addr:010f expected_valid:0
           158255000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           158265000 linemun:      15819 addr:010f expected_valid:0
           158265000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           158275000 linemun:      15820 addr:010f expected_valid:0
           158275000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:010f
           158275000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:010f
           158285000 linemun:      15821 addr:010f expected_valid:1
           158285000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:010f
           158295000 linemun:      15822 addr:0110 expected_valid:0
           158295000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
           158305000 linemun:      15823 addr:0110 expected_valid:0
           158305000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
           158315000 linemun:      15824 addr:0110 expected_valid:0
           158315000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
           158325000 linemun:      15825 addr:0110 expected_valid:0
           158325000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
           158335000 linemun:      15826 addr:0110 expected_valid:0
           158335000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
           158345000 linemun:      15827 addr:0110 expected_valid:0
           158345000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
           158355000 linemun:      15828 addr:0110 expected_valid:0
           158355000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
           158365000 linemun:      15829 addr:0110 expected_valid:0
           158365000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
           158375000 linemun:      15830 addr:0110 expected_valid:0
           158375000 RTL LRU_BIT[10]=10 FOR MISS ADDR:0110
           158375000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0110
           158385000 linemun:      15831 addr:0110 expected_valid:1
           158385000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:0110
           158395000 linemun:      15832 addr:1fbc expected_valid:1
           158395000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:1fbc
           158405000 linemun:      15833 addr:1fbd expected_valid:1
           158405000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:1fbd
           158415000 linemun:      15834 addr:1fbe expected_valid:1
           158415000 RTL LRU_BIT[3e]=10 UPDATED FOR HIT ADDR:1fbe
           158425000 linemun:      15835 addr:1fbf expected_valid:1
           158425000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:1fbf
           158435000 linemun:      15836 addr:1fc0 expected_valid:1
           158435000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:1fc0
           158445000 linemun:      15837 addr:2259 expected_valid:0
           158445000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           158455000 linemun:      15838 addr:2259 expected_valid:0
           158455000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           158465000 linemun:      15839 addr:2259 expected_valid:0
           158465000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           158475000 linemun:      15840 addr:2259 expected_valid:0
           158475000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           158485000 linemun:      15841 addr:2259 expected_valid:0
           158485000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           158495000 linemun:      15842 addr:2259 expected_valid:0
           158495000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           158505000 linemun:      15843 addr:2259 expected_valid:0
           158505000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           158515000 linemun:      15844 addr:2259 expected_valid:0
           158515000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           158525000 linemun:      15845 addr:2259 expected_valid:0
           158525000 RTL LRU_BIT[19]=10 FOR MISS ADDR:2259
           158525000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2259
           158535000 linemun:      15846 addr:2259 expected_valid:1
           158535000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:2259
           158545000 linemun:      15847 addr:225a expected_valid:0
           158545000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           158555000 linemun:      15848 addr:225a expected_valid:0
           158555000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           158565000 linemun:      15849 addr:225a expected_valid:0
           158565000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           158575000 linemun:      15850 addr:225a expected_valid:0
           158575000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           158585000 linemun:      15851 addr:225a expected_valid:0
           158585000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           158595000 linemun:      15852 addr:225a expected_valid:0
           158595000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           158605000 linemun:      15853 addr:225a expected_valid:0
           158605000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           158615000 linemun:      15854 addr:225a expected_valid:0
           158615000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           158625000 linemun:      15855 addr:225a expected_valid:0
           158625000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:225a
           158625000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225a
           158635000 linemun:      15856 addr:225a expected_valid:1
           158635000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:225a
           158645000 linemun:      15857 addr:225b expected_valid:0
           158645000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           158655000 linemun:      15858 addr:225b expected_valid:0
           158655000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           158665000 linemun:      15859 addr:225b expected_valid:0
           158665000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           158675000 linemun:      15860 addr:225b expected_valid:0
           158675000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           158685000 linemun:      15861 addr:225b expected_valid:0
           158685000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           158695000 linemun:      15862 addr:225b expected_valid:0
           158695000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           158705000 linemun:      15863 addr:225b expected_valid:0
           158705000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           158715000 linemun:      15864 addr:225b expected_valid:0
           158715000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           158725000 linemun:      15865 addr:225b expected_valid:0
           158725000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:225b
           158725000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225b
           158735000 linemun:      15866 addr:225b expected_valid:1
           158735000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:225b
           158745000 linemun:      15867 addr:225c expected_valid:0
           158745000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           158755000 linemun:      15868 addr:225c expected_valid:0
           158755000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           158765000 linemun:      15869 addr:225c expected_valid:0
           158765000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           158775000 linemun:      15870 addr:225c expected_valid:0
           158775000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           158785000 linemun:      15871 addr:225c expected_valid:0
           158785000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           158795000 linemun:      15872 addr:225c expected_valid:0
           158795000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           158805000 linemun:      15873 addr:225c expected_valid:0
           158805000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           158815000 linemun:      15874 addr:225c expected_valid:0
           158815000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           158825000 linemun:      15875 addr:225c expected_valid:0
           158825000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:225c
           158825000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:225c
           158835000 linemun:      15876 addr:225c expected_valid:1
           158835000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:225c
           158845000 linemun:      15877 addr:225d expected_valid:0
           158845000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           158855000 linemun:      15878 addr:225d expected_valid:0
           158855000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           158865000 linemun:      15879 addr:225d expected_valid:0
           158865000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           158875000 linemun:      15880 addr:225d expected_valid:0
           158875000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           158885000 linemun:      15881 addr:225d expected_valid:0
           158885000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           158895000 linemun:      15882 addr:225d expected_valid:0
           158895000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           158905000 linemun:      15883 addr:225d expected_valid:0
           158905000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           158915000 linemun:      15884 addr:225d expected_valid:0
           158915000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           158925000 linemun:      15885 addr:225d expected_valid:0
           158925000 RTL LRU_BIT[1d]=10 FOR MISS ADDR:225d
           158925000 RTL LRU_BIT[1d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:225d
           158935000 linemun:      15886 addr:225d expected_valid:1
           158935000 RTL LRU_BIT[1d]=01 UPDATED FOR HIT ADDR:225d
           158945000 linemun:      15887 addr:225e expected_valid:0
           158945000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:225e
           158955000 linemun:      15888 addr:225e expected_valid:0
           158955000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:225e
           158965000 linemun:      15889 addr:225e expected_valid:0
           158965000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:225e
           158975000 linemun:      15890 addr:225e expected_valid:0
           158975000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:225e
           158985000 linemun:      15891 addr:225e expected_valid:0
           158985000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:225e
           158995000 linemun:      15892 addr:225e expected_valid:0
           158995000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:225e
           159005000 linemun:      15893 addr:225e expected_valid:0
           159005000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:225e
           159015000 linemun:      15894 addr:225e expected_valid:0
           159015000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:225e
           159025000 linemun:      15895 addr:225e expected_valid:0
           159025000 RTL LRU_BIT[1e]=01 FOR MISS ADDR:225e
           159025000 RTL LRU_BIT[1e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225e
           159035000 linemun:      15896 addr:225e expected_valid:1
           159035000 RTL LRU_BIT[1e]=10 UPDATED FOR HIT ADDR:225e
           159045000 linemun:      15897 addr:225f expected_valid:0
           159045000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           159055000 linemun:      15898 addr:225f expected_valid:0
           159055000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           159065000 linemun:      15899 addr:225f expected_valid:0
           159065000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           159075000 linemun:      15900 addr:225f expected_valid:0
           159075000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           159085000 linemun:      15901 addr:225f expected_valid:0
           159085000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           159095000 linemun:      15902 addr:225f expected_valid:0
           159095000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           159105000 linemun:      15903 addr:225f expected_valid:0
           159105000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           159115000 linemun:      15904 addr:225f expected_valid:0
           159115000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           159125000 linemun:      15905 addr:225f expected_valid:0
           159125000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:225f
           159125000 RTL LRU_BIT[1f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:225f
           159135000 linemun:      15906 addr:225f expected_valid:1
           159135000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:225f
           159145000 linemun:      15907 addr:2260 expected_valid:0
           159145000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2260
           159155000 linemun:      15908 addr:2260 expected_valid:0
           159155000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2260
           159165000 linemun:      15909 addr:2260 expected_valid:0
           159165000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2260
           159175000 linemun:      15910 addr:2260 expected_valid:0
           159175000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2260
           159185000 linemun:      15911 addr:2260 expected_valid:0
           159185000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2260
           159195000 linemun:      15912 addr:2260 expected_valid:0
           159195000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2260
           159205000 linemun:      15913 addr:2260 expected_valid:0
           159205000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2260
           159215000 linemun:      15914 addr:2260 expected_valid:0
           159215000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2260
           159225000 linemun:      15915 addr:2260 expected_valid:0
           159225000 RTL LRU_BIT[20]=10 FOR MISS ADDR:2260
           159225000 RTL LRU_BIT[20]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2260
           159235000 linemun:      15916 addr:2260 expected_valid:1
           159235000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:2260
           159245000 linemun:      15917 addr:2261 expected_valid:0
           159245000 RTL LRU_BIT[21]=10 FOR MISS ADDR:2261
           159255000 linemun:      15918 addr:2261 expected_valid:0
           159255000 RTL LRU_BIT[21]=10 FOR MISS ADDR:2261
           159265000 linemun:      15919 addr:2261 expected_valid:0
           159265000 RTL LRU_BIT[21]=10 FOR MISS ADDR:2261
           159275000 linemun:      15920 addr:2261 expected_valid:0
           159275000 RTL LRU_BIT[21]=10 FOR MISS ADDR:2261
           159285000 linemun:      15921 addr:2261 expected_valid:0
           159285000 RTL LRU_BIT[21]=10 FOR MISS ADDR:2261
           159295000 linemun:      15922 addr:2261 expected_valid:0
           159295000 RTL LRU_BIT[21]=10 FOR MISS ADDR:2261
           159305000 linemun:      15923 addr:2261 expected_valid:0
           159305000 RTL LRU_BIT[21]=10 FOR MISS ADDR:2261
           159315000 linemun:      15924 addr:2261 expected_valid:0
           159315000 RTL LRU_BIT[21]=10 FOR MISS ADDR:2261
           159325000 linemun:      15925 addr:2261 expected_valid:0
           159325000 RTL LRU_BIT[21]=10 FOR MISS ADDR:2261
           159325000 RTL LRU_BIT[21]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2261
           159335000 linemun:      15926 addr:2261 expected_valid:1
           159335000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:2261
           159345000 linemun:      15927 addr:2262 expected_valid:0
           159345000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2262
           159355000 linemun:      15928 addr:2262 expected_valid:0
           159355000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2262
           159365000 linemun:      15929 addr:2262 expected_valid:0
           159365000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2262
           159375000 linemun:      15930 addr:2262 expected_valid:0
           159375000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2262
           159385000 linemun:      15931 addr:2262 expected_valid:0
           159385000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2262
           159395000 linemun:      15932 addr:2262 expected_valid:0
           159395000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2262
           159405000 linemun:      15933 addr:2262 expected_valid:0
           159405000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2262
           159415000 linemun:      15934 addr:2262 expected_valid:0
           159415000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2262
           159425000 linemun:      15935 addr:2262 expected_valid:0
           159425000 RTL LRU_BIT[22]=10 FOR MISS ADDR:2262
           159425000 RTL LRU_BIT[22]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2262
           159435000 linemun:      15936 addr:2262 expected_valid:1
           159435000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:2262
           159445000 linemun:      15937 addr:2263 expected_valid:0
           159445000 RTL LRU_BIT[23]=01 FOR MISS ADDR:2263
           159455000 linemun:      15938 addr:2263 expected_valid:0
           159455000 RTL LRU_BIT[23]=01 FOR MISS ADDR:2263
           159465000 linemun:      15939 addr:2263 expected_valid:0
           159465000 RTL LRU_BIT[23]=01 FOR MISS ADDR:2263
           159475000 linemun:      15940 addr:2263 expected_valid:0
           159475000 RTL LRU_BIT[23]=01 FOR MISS ADDR:2263
           159485000 linemun:      15941 addr:2263 expected_valid:0
           159485000 RTL LRU_BIT[23]=01 FOR MISS ADDR:2263
           159495000 linemun:      15942 addr:2263 expected_valid:0
           159495000 RTL LRU_BIT[23]=01 FOR MISS ADDR:2263
           159505000 linemun:      15943 addr:2263 expected_valid:0
           159505000 RTL LRU_BIT[23]=01 FOR MISS ADDR:2263
           159515000 linemun:      15944 addr:2263 expected_valid:0
           159515000 RTL LRU_BIT[23]=01 FOR MISS ADDR:2263
           159525000 linemun:      15945 addr:2263 expected_valid:0
           159525000 RTL LRU_BIT[23]=01 FOR MISS ADDR:2263
           159525000 RTL LRU_BIT[23]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2263
           159535000 linemun:      15946 addr:2263 expected_valid:1
           159535000 RTL LRU_BIT[23]=10 UPDATED FOR HIT ADDR:2263
           159545000 linemun:      15947 addr:2264 expected_valid:0
           159545000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2264
           159555000 linemun:      15948 addr:2264 expected_valid:0
           159555000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2264
           159565000 linemun:      15949 addr:2264 expected_valid:0
           159565000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2264
           159575000 linemun:      15950 addr:2264 expected_valid:0
           159575000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2264
           159585000 linemun:      15951 addr:2264 expected_valid:0
           159585000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2264
           159595000 linemun:      15952 addr:2264 expected_valid:0
           159595000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2264
           159605000 linemun:      15953 addr:2264 expected_valid:0
           159605000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2264
           159615000 linemun:      15954 addr:2264 expected_valid:0
           159615000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2264
           159625000 linemun:      15955 addr:2264 expected_valid:0
           159625000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2264
           159625000 RTL LRU_BIT[24]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2264
           159635000 linemun:      15956 addr:2264 expected_valid:1
           159635000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:2264
           159645000 linemun:      15957 addr:2265 expected_valid:0
           159645000 RTL LRU_BIT[25]=10 FOR MISS ADDR:2265
           159655000 linemun:      15958 addr:2265 expected_valid:0
           159655000 RTL LRU_BIT[25]=10 FOR MISS ADDR:2265
           159665000 linemun:      15959 addr:2265 expected_valid:0
           159665000 RTL LRU_BIT[25]=10 FOR MISS ADDR:2265
           159675000 linemun:      15960 addr:2265 expected_valid:0
           159675000 RTL LRU_BIT[25]=10 FOR MISS ADDR:2265
           159685000 linemun:      15961 addr:2265 expected_valid:0
           159685000 RTL LRU_BIT[25]=10 FOR MISS ADDR:2265
           159695000 linemun:      15962 addr:2265 expected_valid:0
           159695000 RTL LRU_BIT[25]=10 FOR MISS ADDR:2265
           159705000 linemun:      15963 addr:2265 expected_valid:0
           159705000 RTL LRU_BIT[25]=10 FOR MISS ADDR:2265
           159715000 linemun:      15964 addr:2265 expected_valid:0
           159715000 RTL LRU_BIT[25]=10 FOR MISS ADDR:2265
           159725000 linemun:      15965 addr:2265 expected_valid:0
           159725000 RTL LRU_BIT[25]=10 FOR MISS ADDR:2265
           159725000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2265
           159735000 linemun:      15966 addr:2265 expected_valid:1
           159735000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:2265
           159745000 linemun:      15967 addr:9a0f expected_valid:0
           159745000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:9a0f
           159755000 linemun:      15968 addr:9a0f expected_valid:0
           159755000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:9a0f
           159765000 linemun:      15969 addr:9a0f expected_valid:0
           159765000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:9a0f
           159775000 linemun:      15970 addr:9a0f expected_valid:0
           159775000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:9a0f
           159785000 linemun:      15971 addr:9a0f expected_valid:0
           159785000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:9a0f
           159795000 linemun:      15972 addr:9a0f expected_valid:0
           159795000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:9a0f
           159805000 linemun:      15973 addr:9a0f expected_valid:0
           159805000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:9a0f
           159815000 linemun:      15974 addr:9a0f expected_valid:0
           159815000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:9a0f
           159825000 linemun:      15975 addr:9a0f expected_valid:0
           159825000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:9a0f
           159825000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:9a0f
           159835000 linemun:      15976 addr:9a0f expected_valid:1
           159835000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:9a0f
           159845000 linemun:      15977 addr:9a10 expected_valid:0
           159845000 RTL LRU_BIT[10]=01 FOR MISS ADDR:9a10
           159855000 linemun:      15978 addr:9a10 expected_valid:0
           159855000 RTL LRU_BIT[10]=01 FOR MISS ADDR:9a10
           159865000 linemun:      15979 addr:9a10 expected_valid:0
           159865000 RTL LRU_BIT[10]=01 FOR MISS ADDR:9a10
           159875000 linemun:      15980 addr:9a10 expected_valid:0
           159875000 RTL LRU_BIT[10]=01 FOR MISS ADDR:9a10
           159885000 linemun:      15981 addr:9a10 expected_valid:0
           159885000 RTL LRU_BIT[10]=01 FOR MISS ADDR:9a10
           159895000 linemun:      15982 addr:9a10 expected_valid:0
           159895000 RTL LRU_BIT[10]=01 FOR MISS ADDR:9a10
           159905000 linemun:      15983 addr:9a10 expected_valid:0
           159905000 RTL LRU_BIT[10]=01 FOR MISS ADDR:9a10
           159915000 linemun:      15984 addr:9a10 expected_valid:0
           159915000 RTL LRU_BIT[10]=01 FOR MISS ADDR:9a10
           159925000 linemun:      15985 addr:9a10 expected_valid:0
           159925000 RTL LRU_BIT[10]=01 FOR MISS ADDR:9a10
           159925000 RTL LRU_BIT[10]=01 UPDATED FOR BLOCK1 REPLACE ADDR:9a10
           159935000 linemun:      15986 addr:9a10 expected_valid:1
           159935000 RTL LRU_BIT[10]=10 UPDATED FOR HIT ADDR:9a10
           159945000 linemun:      15987 addr:5f23 expected_valid:1
           159945000 RTL LRU_BIT[23]=10 UPDATED FOR HIT ADDR:5f23
           159955000 linemun:      15988 addr:0952 expected_valid:0
           159955000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
           159965000 linemun:      15989 addr:0952 expected_valid:0
           159965000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
           159975000 linemun:      15990 addr:0952 expected_valid:0
           159975000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
           159985000 linemun:      15991 addr:0952 expected_valid:0
           159985000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
           159995000 linemun:      15992 addr:0952 expected_valid:0
           159995000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
           160005000 linemun:      15993 addr:0952 expected_valid:0
           160005000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
           160015000 linemun:      15994 addr:0952 expected_valid:0
           160015000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
           160025000 linemun:      15995 addr:0952 expected_valid:0
           160025000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
           160035000 linemun:      15996 addr:0952 expected_valid:0
           160035000 RTL LRU_BIT[12]=10 FOR MISS ADDR:0952
           160035000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0952
           160045000 linemun:      15997 addr:0952 expected_valid:1
           160045000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:0952
           160055000 linemun:      15998 addr:0953 expected_valid:0
           160055000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
           160065000 linemun:      15999 addr:0953 expected_valid:0
           160065000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
           160075000 linemun:      16000 addr:0953 expected_valid:0
           160075000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
           160085000 linemun:      16001 addr:0953 expected_valid:0
           160085000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
           160095000 linemun:      16002 addr:0953 expected_valid:0
           160095000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
           160105000 linemun:      16003 addr:0953 expected_valid:0
           160105000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
           160115000 linemun:      16004 addr:0953 expected_valid:0
           160115000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
           160125000 linemun:      16005 addr:0953 expected_valid:0
           160125000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
           160135000 linemun:      16006 addr:0953 expected_valid:0
           160135000 RTL LRU_BIT[13]=01 FOR MISS ADDR:0953
           160135000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:0953
           160145000 linemun:      16007 addr:0953 expected_valid:1
           160145000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:0953
           160155000 linemun:      16008 addr:8d90 expected_valid:0
           160155000 RTL LRU_BIT[10]=10 FOR MISS ADDR:8d90
           160165000 linemun:      16009 addr:8d90 expected_valid:0
           160165000 RTL LRU_BIT[10]=10 FOR MISS ADDR:8d90
           160175000 linemun:      16010 addr:8d90 expected_valid:0
           160175000 RTL LRU_BIT[10]=10 FOR MISS ADDR:8d90
           160185000 linemun:      16011 addr:8d90 expected_valid:0
           160185000 RTL LRU_BIT[10]=10 FOR MISS ADDR:8d90
           160195000 linemun:      16012 addr:8d90 expected_valid:0
           160195000 RTL LRU_BIT[10]=10 FOR MISS ADDR:8d90
           160205000 linemun:      16013 addr:8d90 expected_valid:0
           160205000 RTL LRU_BIT[10]=10 FOR MISS ADDR:8d90
           160215000 linemun:      16014 addr:8d90 expected_valid:0
           160215000 RTL LRU_BIT[10]=10 FOR MISS ADDR:8d90
           160225000 linemun:      16015 addr:8d90 expected_valid:0
           160225000 RTL LRU_BIT[10]=10 FOR MISS ADDR:8d90
           160235000 linemun:      16016 addr:8d90 expected_valid:0
           160235000 RTL LRU_BIT[10]=10 FOR MISS ADDR:8d90
           160235000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8d90
           160245000 linemun:      16017 addr:8d90 expected_valid:1
           160245000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:8d90
           160255000 linemun:      16018 addr:8d91 expected_valid:0
           160255000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8d91
           160265000 linemun:      16019 addr:8d91 expected_valid:0
           160265000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8d91
           160275000 linemun:      16020 addr:8d91 expected_valid:0
           160275000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8d91
           160285000 linemun:      16021 addr:8d91 expected_valid:0
           160285000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8d91
           160295000 linemun:      16022 addr:8d91 expected_valid:0
           160295000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8d91
           160305000 linemun:      16023 addr:8d91 expected_valid:0
           160305000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8d91
           160315000 linemun:      16024 addr:8d91 expected_valid:0
           160315000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8d91
           160325000 linemun:      16025 addr:8d91 expected_valid:0
           160325000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8d91
           160335000 linemun:      16026 addr:8d91 expected_valid:0
           160335000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8d91
           160335000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8d91
           160345000 linemun:      16027 addr:8d91 expected_valid:1
           160345000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:8d91
           160355000 linemun:      16028 addr:8d92 expected_valid:0
           160355000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8d92
           160365000 linemun:      16029 addr:8d92 expected_valid:0
           160365000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8d92
           160375000 linemun:      16030 addr:8d92 expected_valid:0
           160375000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8d92
           160385000 linemun:      16031 addr:8d92 expected_valid:0
           160385000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8d92
           160395000 linemun:      16032 addr:8d92 expected_valid:0
           160395000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8d92
           160405000 linemun:      16033 addr:8d92 expected_valid:0
           160405000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8d92
           160415000 linemun:      16034 addr:8d92 expected_valid:0
           160415000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8d92
           160425000 linemun:      16035 addr:8d92 expected_valid:0
           160425000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8d92
           160435000 linemun:      16036 addr:8d92 expected_valid:0
           160435000 RTL LRU_BIT[12]=01 FOR MISS ADDR:8d92
           160435000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8d92
           160445000 linemun:      16037 addr:8d92 expected_valid:1
           160445000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:8d92
           160455000 linemun:      16038 addr:8d93 expected_valid:0
           160455000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8d93
           160465000 linemun:      16039 addr:8d93 expected_valid:0
           160465000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8d93
           160475000 linemun:      16040 addr:8d93 expected_valid:0
           160475000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8d93
           160485000 linemun:      16041 addr:8d93 expected_valid:0
           160485000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8d93
           160495000 linemun:      16042 addr:8d93 expected_valid:0
           160495000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8d93
           160505000 linemun:      16043 addr:8d93 expected_valid:0
           160505000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8d93
           160515000 linemun:      16044 addr:8d93 expected_valid:0
           160515000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8d93
           160525000 linemun:      16045 addr:8d93 expected_valid:0
           160525000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8d93
           160535000 linemun:      16046 addr:8d93 expected_valid:0
           160535000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8d93
           160535000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8d93
           160545000 linemun:      16047 addr:8d93 expected_valid:1
           160545000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:8d93
           160555000 linemun:      16048 addr:8d94 expected_valid:0
           160555000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8d94
           160565000 linemun:      16049 addr:8d94 expected_valid:0
           160565000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8d94
           160575000 linemun:      16050 addr:8d94 expected_valid:0
           160575000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8d94
           160585000 linemun:      16051 addr:8d94 expected_valid:0
           160585000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8d94
           160595000 linemun:      16052 addr:8d94 expected_valid:0
           160595000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8d94
           160605000 linemun:      16053 addr:8d94 expected_valid:0
           160605000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8d94
           160615000 linemun:      16054 addr:8d94 expected_valid:0
           160615000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8d94
           160625000 linemun:      16055 addr:8d94 expected_valid:0
           160625000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8d94
           160635000 linemun:      16056 addr:8d94 expected_valid:0
           160635000 RTL LRU_BIT[14]=01 FOR MISS ADDR:8d94
           160635000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8d94
           160645000 linemun:      16057 addr:8d94 expected_valid:1
           160645000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:8d94
           160655000 linemun:      16058 addr:8d95 expected_valid:0
           160655000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8d95
           160665000 linemun:      16059 addr:8d95 expected_valid:0
           160665000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8d95
           160675000 linemun:      16060 addr:8d95 expected_valid:0
           160675000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8d95
           160685000 linemun:      16061 addr:8d95 expected_valid:0
           160685000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8d95
           160695000 linemun:      16062 addr:8d95 expected_valid:0
           160695000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8d95
           160705000 linemun:      16063 addr:8d95 expected_valid:0
           160705000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8d95
           160715000 linemun:      16064 addr:8d95 expected_valid:0
           160715000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8d95
           160725000 linemun:      16065 addr:8d95 expected_valid:0
           160725000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8d95
           160735000 linemun:      16066 addr:8d95 expected_valid:0
           160735000 RTL LRU_BIT[15]=10 FOR MISS ADDR:8d95
           160735000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8d95
           160745000 linemun:      16067 addr:8d95 expected_valid:1
           160745000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:8d95
           160755000 linemun:      16068 addr:41b9 expected_valid:1
           160755000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:41b9
           160765000 linemun:      16069 addr:41ba expected_valid:0
           160765000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:41ba
           160775000 linemun:      16070 addr:41ba expected_valid:0
           160775000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:41ba
           160785000 linemun:      16071 addr:41ba expected_valid:0
           160785000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:41ba
           160795000 linemun:      16072 addr:41ba expected_valid:0
           160795000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:41ba
           160805000 linemun:      16073 addr:41ba expected_valid:0
           160805000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:41ba
           160815000 linemun:      16074 addr:41ba expected_valid:0
           160815000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:41ba
           160825000 linemun:      16075 addr:41ba expected_valid:0
           160825000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:41ba
           160835000 linemun:      16076 addr:41ba expected_valid:0
           160835000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:41ba
           160845000 linemun:      16077 addr:41ba expected_valid:0
           160845000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:41ba
           160845000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:41ba
           160855000 linemun:      16078 addr:41ba expected_valid:1
           160855000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:41ba
           160865000 linemun:      16079 addr:41bb expected_valid:0
           160865000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:41bb
           160875000 linemun:      16080 addr:41bb expected_valid:0
           160875000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:41bb
           160885000 linemun:      16081 addr:41bb expected_valid:0
           160885000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:41bb
           160895000 linemun:      16082 addr:41bb expected_valid:0
           160895000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:41bb
           160905000 linemun:      16083 addr:41bb expected_valid:0
           160905000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:41bb
           160915000 linemun:      16084 addr:41bb expected_valid:0
           160915000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:41bb
           160925000 linemun:      16085 addr:41bb expected_valid:0
           160925000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:41bb
           160935000 linemun:      16086 addr:41bb expected_valid:0
           160935000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:41bb
           160945000 linemun:      16087 addr:41bb expected_valid:0
           160945000 RTL LRU_BIT[3b]=10 FOR MISS ADDR:41bb
           160945000 RTL LRU_BIT[3b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:41bb
           160955000 linemun:      16088 addr:41bb expected_valid:1
           160955000 RTL LRU_BIT[3b]=01 UPDATED FOR HIT ADDR:41bb
           160965000 linemun:      16089 addr:41bc expected_valid:0
           160965000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:41bc
           160975000 linemun:      16090 addr:41bc expected_valid:0
           160975000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:41bc
           160985000 linemun:      16091 addr:41bc expected_valid:0
           160985000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:41bc
           160995000 linemun:      16092 addr:41bc expected_valid:0
           160995000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:41bc
           161005000 linemun:      16093 addr:41bc expected_valid:0
           161005000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:41bc
           161015000 linemun:      16094 addr:41bc expected_valid:0
           161015000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:41bc
           161025000 linemun:      16095 addr:41bc expected_valid:0
           161025000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:41bc
           161035000 linemun:      16096 addr:41bc expected_valid:0
           161035000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:41bc
           161045000 linemun:      16097 addr:41bc expected_valid:0
           161045000 RTL LRU_BIT[3c]=01 FOR MISS ADDR:41bc
           161045000 RTL LRU_BIT[3c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:41bc
           161055000 linemun:      16098 addr:41bc expected_valid:1
           161055000 RTL LRU_BIT[3c]=10 UPDATED FOR HIT ADDR:41bc
           161065000 linemun:      16099 addr:41bd expected_valid:0
           161065000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:41bd
           161075000 linemun:      16100 addr:41bd expected_valid:0
           161075000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:41bd
           161085000 linemun:      16101 addr:41bd expected_valid:0
           161085000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:41bd
           161095000 linemun:      16102 addr:41bd expected_valid:0
           161095000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:41bd
           161105000 linemun:      16103 addr:41bd expected_valid:0
           161105000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:41bd
           161115000 linemun:      16104 addr:41bd expected_valid:0
           161115000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:41bd
           161125000 linemun:      16105 addr:41bd expected_valid:0
           161125000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:41bd
           161135000 linemun:      16106 addr:41bd expected_valid:0
           161135000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:41bd
           161145000 linemun:      16107 addr:41bd expected_valid:0
           161145000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:41bd
           161145000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:41bd
           161155000 linemun:      16108 addr:41bd expected_valid:1
           161155000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:41bd
           161165000 linemun:      16109 addr:41be expected_valid:0
           161165000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:41be
           161175000 linemun:      16110 addr:41be expected_valid:0
           161175000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:41be
           161185000 linemun:      16111 addr:41be expected_valid:0
           161185000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:41be
           161195000 linemun:      16112 addr:41be expected_valid:0
           161195000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:41be
           161205000 linemun:      16113 addr:41be expected_valid:0
           161205000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:41be
           161215000 linemun:      16114 addr:41be expected_valid:0
           161215000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:41be
           161225000 linemun:      16115 addr:41be expected_valid:0
           161225000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:41be
           161235000 linemun:      16116 addr:41be expected_valid:0
           161235000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:41be
           161245000 linemun:      16117 addr:41be expected_valid:0
           161245000 RTL LRU_BIT[3e]=10 FOR MISS ADDR:41be
           161245000 RTL LRU_BIT[3e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:41be
           161255000 linemun:      16118 addr:41be expected_valid:1
           161255000 RTL LRU_BIT[3e]=01 UPDATED FOR HIT ADDR:41be
           161265000 linemun:      16119 addr:41bf expected_valid:0
           161265000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:41bf
           161275000 linemun:      16120 addr:41bf expected_valid:0
           161275000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:41bf
           161285000 linemun:      16121 addr:41bf expected_valid:0
           161285000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:41bf
           161295000 linemun:      16122 addr:41bf expected_valid:0
           161295000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:41bf
           161305000 linemun:      16123 addr:41bf expected_valid:0
           161305000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:41bf
           161315000 linemun:      16124 addr:41bf expected_valid:0
           161315000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:41bf
           161325000 linemun:      16125 addr:41bf expected_valid:0
           161325000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:41bf
           161335000 linemun:      16126 addr:41bf expected_valid:0
           161335000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:41bf
           161345000 linemun:      16127 addr:41bf expected_valid:0
           161345000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:41bf
           161345000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:41bf
           161355000 linemun:      16128 addr:41bf expected_valid:1
           161355000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:41bf
           161365000 linemun:      16129 addr:7683 expected_valid:0
           161365000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           161375000 linemun:      16130 addr:7683 expected_valid:0
           161375000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           161385000 linemun:      16131 addr:7683 expected_valid:0
           161385000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           161395000 linemun:      16132 addr:7683 expected_valid:0
           161395000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           161405000 linemun:      16133 addr:7683 expected_valid:0
           161405000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           161415000 linemun:      16134 addr:7683 expected_valid:0
           161415000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           161425000 linemun:      16135 addr:7683 expected_valid:0
           161425000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           161435000 linemun:      16136 addr:7683 expected_valid:0
           161435000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           161445000 linemun:      16137 addr:7683 expected_valid:0
           161445000 RTL LRU_BIT[03]=01 FOR MISS ADDR:7683
           161445000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7683
           161455000 linemun:      16138 addr:7683 expected_valid:1
           161455000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:7683
           161465000 linemun:      16139 addr:7684 expected_valid:0
           161465000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           161475000 linemun:      16140 addr:7684 expected_valid:0
           161475000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           161485000 linemun:      16141 addr:7684 expected_valid:0
           161485000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           161495000 linemun:      16142 addr:7684 expected_valid:0
           161495000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           161505000 linemun:      16143 addr:7684 expected_valid:0
           161505000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           161515000 linemun:      16144 addr:7684 expected_valid:0
           161515000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           161525000 linemun:      16145 addr:7684 expected_valid:0
           161525000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           161535000 linemun:      16146 addr:7684 expected_valid:0
           161535000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           161545000 linemun:      16147 addr:7684 expected_valid:0
           161545000 RTL LRU_BIT[04]=10 FOR MISS ADDR:7684
           161545000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7684
           161555000 linemun:      16148 addr:7684 expected_valid:1
           161555000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:7684
           161565000 linemun:      16149 addr:7685 expected_valid:0
           161565000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7685
           161575000 linemun:      16150 addr:7685 expected_valid:0
           161575000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7685
           161585000 linemun:      16151 addr:7685 expected_valid:0
           161585000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7685
           161595000 linemun:      16152 addr:7685 expected_valid:0
           161595000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7685
           161605000 linemun:      16153 addr:7685 expected_valid:0
           161605000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7685
           161615000 linemun:      16154 addr:7685 expected_valid:0
           161615000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7685
           161625000 linemun:      16155 addr:7685 expected_valid:0
           161625000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7685
           161635000 linemun:      16156 addr:7685 expected_valid:0
           161635000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7685
           161645000 linemun:      16157 addr:7685 expected_valid:0
           161645000 RTL LRU_BIT[05]=01 FOR MISS ADDR:7685
           161645000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7685
           161655000 linemun:      16158 addr:7685 expected_valid:1
           161655000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:7685
           161665000 linemun:      16159 addr:7686 expected_valid:0
           161665000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7686
           161675000 linemun:      16160 addr:7686 expected_valid:0
           161675000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7686
           161685000 linemun:      16161 addr:7686 expected_valid:0
           161685000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7686
           161695000 linemun:      16162 addr:7686 expected_valid:0
           161695000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7686
           161705000 linemun:      16163 addr:7686 expected_valid:0
           161705000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7686
           161715000 linemun:      16164 addr:7686 expected_valid:0
           161715000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7686
           161725000 linemun:      16165 addr:7686 expected_valid:0
           161725000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7686
           161735000 linemun:      16166 addr:7686 expected_valid:0
           161735000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7686
           161745000 linemun:      16167 addr:7686 expected_valid:0
           161745000 RTL LRU_BIT[06]=01 FOR MISS ADDR:7686
           161745000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7686
           161755000 linemun:      16168 addr:7686 expected_valid:1
           161755000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:7686
           161765000 linemun:      16169 addr:2259 expected_valid:1
           161765000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:2259
           161775000 linemun:      16170 addr:ae15 expected_valid:0
           161775000 RTL LRU_BIT[15]=01 FOR MISS ADDR:ae15
           161785000 linemun:      16171 addr:ae15 expected_valid:0
           161785000 RTL LRU_BIT[15]=01 FOR MISS ADDR:ae15
           161795000 linemun:      16172 addr:ae15 expected_valid:0
           161795000 RTL LRU_BIT[15]=01 FOR MISS ADDR:ae15
           161805000 linemun:      16173 addr:ae15 expected_valid:0
           161805000 RTL LRU_BIT[15]=01 FOR MISS ADDR:ae15
           161815000 linemun:      16174 addr:ae15 expected_valid:0
           161815000 RTL LRU_BIT[15]=01 FOR MISS ADDR:ae15
           161825000 linemun:      16175 addr:ae15 expected_valid:0
           161825000 RTL LRU_BIT[15]=01 FOR MISS ADDR:ae15
           161835000 linemun:      16176 addr:ae15 expected_valid:0
           161835000 RTL LRU_BIT[15]=01 FOR MISS ADDR:ae15
           161845000 linemun:      16177 addr:ae15 expected_valid:0
           161845000 RTL LRU_BIT[15]=01 FOR MISS ADDR:ae15
           161855000 linemun:      16178 addr:ae15 expected_valid:0
           161855000 RTL LRU_BIT[15]=01 FOR MISS ADDR:ae15
           161855000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:ae15
           161865000 linemun:      16179 addr:ae15 expected_valid:1
           161865000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:ae15
           161875000 linemun:      16180 addr:1203 expected_valid:0
           161875000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           161885000 linemun:      16181 addr:1203 expected_valid:0
           161885000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           161895000 linemun:      16182 addr:1203 expected_valid:0
           161895000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           161905000 linemun:      16183 addr:1203 expected_valid:0
           161905000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           161915000 linemun:      16184 addr:1203 expected_valid:0
           161915000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           161925000 linemun:      16185 addr:1203 expected_valid:0
           161925000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           161935000 linemun:      16186 addr:1203 expected_valid:0
           161935000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           161945000 linemun:      16187 addr:1203 expected_valid:0
           161945000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           161955000 linemun:      16188 addr:1203 expected_valid:0
           161955000 RTL LRU_BIT[03]=10 FOR MISS ADDR:1203
           161955000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1203
           161965000 linemun:      16189 addr:1203 expected_valid:1
           161965000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:1203
           161975000 linemun:      16190 addr:0bfc expected_valid:0
           161975000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
           161985000 linemun:      16191 addr:0bfc expected_valid:0
           161985000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
           161995000 linemun:      16192 addr:0bfc expected_valid:0
           161995000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
           162005000 linemun:      16193 addr:0bfc expected_valid:0
           162005000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
           162015000 linemun:      16194 addr:0bfc expected_valid:0
           162015000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
           162025000 linemun:      16195 addr:0bfc expected_valid:0
           162025000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
           162035000 linemun:      16196 addr:0bfc expected_valid:0
           162035000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
           162045000 linemun:      16197 addr:0bfc expected_valid:0
           162045000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
           162055000 linemun:      16198 addr:0bfc expected_valid:0
           162055000 RTL LRU_BIT[3c]=10 FOR MISS ADDR:0bfc
           162055000 RTL LRU_BIT[3c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bfc
           162065000 linemun:      16199 addr:0bfc expected_valid:1
           162065000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:0bfc
           162075000 linemun:      16200 addr:0bfd expected_valid:0
           162075000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           162085000 linemun:      16201 addr:0bfd expected_valid:0
           162085000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           162095000 linemun:      16202 addr:0bfd expected_valid:0
           162095000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           162105000 linemun:      16203 addr:0bfd expected_valid:0
           162105000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           162115000 linemun:      16204 addr:0bfd expected_valid:0
           162115000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           162125000 linemun:      16205 addr:0bfd expected_valid:0
           162125000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           162135000 linemun:      16206 addr:0bfd expected_valid:0
           162135000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           162145000 linemun:      16207 addr:0bfd expected_valid:0
           162145000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           162155000 linemun:      16208 addr:0bfd expected_valid:0
           162155000 RTL LRU_BIT[3d]=10 FOR MISS ADDR:0bfd
           162155000 RTL LRU_BIT[3d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0bfd
           162165000 linemun:      16209 addr:0bfd expected_valid:1
           162165000 RTL LRU_BIT[3d]=01 UPDATED FOR HIT ADDR:0bfd
           162175000 linemun:      16210 addr:63e3 expected_valid:0
           162175000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           162185000 linemun:      16211 addr:63e3 expected_valid:0
           162185000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           162195000 linemun:      16212 addr:63e3 expected_valid:0
           162195000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           162205000 linemun:      16213 addr:63e3 expected_valid:0
           162205000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           162215000 linemun:      16214 addr:63e3 expected_valid:0
           162215000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           162225000 linemun:      16215 addr:63e3 expected_valid:0
           162225000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           162235000 linemun:      16216 addr:63e3 expected_valid:0
           162235000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           162245000 linemun:      16217 addr:63e3 expected_valid:0
           162245000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           162255000 linemun:      16218 addr:63e3 expected_valid:0
           162255000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           162255000 RTL LRU_BIT[23]=01 UPDATED FOR BLOCK1 REPLACE ADDR:63e3
           162265000 linemun:      16219 addr:63e3 expected_valid:1
           162265000 RTL LRU_BIT[23]=10 UPDATED FOR HIT ADDR:63e3
           162275000 linemun:      16220 addr:63e4 expected_valid:0
           162275000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           162285000 linemun:      16221 addr:63e4 expected_valid:0
           162285000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           162295000 linemun:      16222 addr:63e4 expected_valid:0
           162295000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           162305000 linemun:      16223 addr:63e4 expected_valid:0
           162305000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           162315000 linemun:      16224 addr:63e4 expected_valid:0
           162315000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           162325000 linemun:      16225 addr:63e4 expected_valid:0
           162325000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           162335000 linemun:      16226 addr:63e4 expected_valid:0
           162335000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           162345000 linemun:      16227 addr:63e4 expected_valid:0
           162345000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           162355000 linemun:      16228 addr:63e4 expected_valid:0
           162355000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           162355000 RTL LRU_BIT[24]=01 UPDATED FOR BLOCK1 REPLACE ADDR:63e4
           162365000 linemun:      16229 addr:63e4 expected_valid:1
           162365000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:63e4
           162375000 linemun:      16230 addr:63e5 expected_valid:0
           162375000 RTL LRU_BIT[25]=01 FOR MISS ADDR:63e5
           162385000 linemun:      16231 addr:63e5 expected_valid:0
           162385000 RTL LRU_BIT[25]=01 FOR MISS ADDR:63e5
           162395000 linemun:      16232 addr:63e5 expected_valid:0
           162395000 RTL LRU_BIT[25]=01 FOR MISS ADDR:63e5
           162405000 linemun:      16233 addr:63e5 expected_valid:0
           162405000 RTL LRU_BIT[25]=01 FOR MISS ADDR:63e5
           162415000 linemun:      16234 addr:63e5 expected_valid:0
           162415000 RTL LRU_BIT[25]=01 FOR MISS ADDR:63e5
           162425000 linemun:      16235 addr:63e5 expected_valid:0
           162425000 RTL LRU_BIT[25]=01 FOR MISS ADDR:63e5
           162435000 linemun:      16236 addr:63e5 expected_valid:0
           162435000 RTL LRU_BIT[25]=01 FOR MISS ADDR:63e5
           162445000 linemun:      16237 addr:63e5 expected_valid:0
           162445000 RTL LRU_BIT[25]=01 FOR MISS ADDR:63e5
           162455000 linemun:      16238 addr:63e5 expected_valid:0
           162455000 RTL LRU_BIT[25]=01 FOR MISS ADDR:63e5
           162455000 RTL LRU_BIT[25]=01 UPDATED FOR BLOCK1 REPLACE ADDR:63e5
           162465000 linemun:      16239 addr:63e5 expected_valid:1
           162465000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:63e5
           162475000 linemun:      16240 addr:63e6 expected_valid:0
           162475000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           162485000 linemun:      16241 addr:63e6 expected_valid:0
           162485000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           162495000 linemun:      16242 addr:63e6 expected_valid:0
           162495000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           162505000 linemun:      16243 addr:63e6 expected_valid:0
           162505000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           162515000 linemun:      16244 addr:63e6 expected_valid:0
           162515000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           162525000 linemun:      16245 addr:63e6 expected_valid:0
           162525000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           162535000 linemun:      16246 addr:63e6 expected_valid:0
           162535000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           162545000 linemun:      16247 addr:63e6 expected_valid:0
           162545000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           162555000 linemun:      16248 addr:63e6 expected_valid:0
           162555000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           162555000 RTL LRU_BIT[26]=10 UPDATED FOR BLOCK0 REPLACE ADDR:63e6
           162565000 linemun:      16249 addr:63e6 expected_valid:1
           162565000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:63e6
           162575000 linemun:      16250 addr:63e7 expected_valid:0
           162575000 RTL LRU_BIT[27]=10 FOR MISS ADDR:63e7
           162585000 linemun:      16251 addr:63e7 expected_valid:0
           162585000 RTL LRU_BIT[27]=10 FOR MISS ADDR:63e7
           162595000 linemun:      16252 addr:63e7 expected_valid:0
           162595000 RTL LRU_BIT[27]=10 FOR MISS ADDR:63e7
           162605000 linemun:      16253 addr:63e7 expected_valid:0
           162605000 RTL LRU_BIT[27]=10 FOR MISS ADDR:63e7
           162615000 linemun:      16254 addr:63e7 expected_valid:0
           162615000 RTL LRU_BIT[27]=10 FOR MISS ADDR:63e7
           162625000 linemun:      16255 addr:63e7 expected_valid:0
           162625000 RTL LRU_BIT[27]=10 FOR MISS ADDR:63e7
           162635000 linemun:      16256 addr:63e7 expected_valid:0
           162635000 RTL LRU_BIT[27]=10 FOR MISS ADDR:63e7
           162645000 linemun:      16257 addr:63e7 expected_valid:0
           162645000 RTL LRU_BIT[27]=10 FOR MISS ADDR:63e7
           162655000 linemun:      16258 addr:63e7 expected_valid:0
           162655000 RTL LRU_BIT[27]=10 FOR MISS ADDR:63e7
           162655000 RTL LRU_BIT[27]=10 UPDATED FOR BLOCK0 REPLACE ADDR:63e7
           162665000 linemun:      16259 addr:63e7 expected_valid:1
           162665000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:63e7
           162675000 linemun:      16260 addr:63e8 expected_valid:0
           162675000 RTL LRU_BIT[28]=01 FOR MISS ADDR:63e8
           162685000 linemun:      16261 addr:63e8 expected_valid:0
           162685000 RTL LRU_BIT[28]=01 FOR MISS ADDR:63e8
           162695000 linemun:      16262 addr:63e8 expected_valid:0
           162695000 RTL LRU_BIT[28]=01 FOR MISS ADDR:63e8
           162705000 linemun:      16263 addr:63e8 expected_valid:0
           162705000 RTL LRU_BIT[28]=01 FOR MISS ADDR:63e8
           162715000 linemun:      16264 addr:63e8 expected_valid:0
           162715000 RTL LRU_BIT[28]=01 FOR MISS ADDR:63e8
           162725000 linemun:      16265 addr:63e8 expected_valid:0
           162725000 RTL LRU_BIT[28]=01 FOR MISS ADDR:63e8
           162735000 linemun:      16266 addr:63e8 expected_valid:0
           162735000 RTL LRU_BIT[28]=01 FOR MISS ADDR:63e8
           162745000 linemun:      16267 addr:63e8 expected_valid:0
           162745000 RTL LRU_BIT[28]=01 FOR MISS ADDR:63e8
           162755000 linemun:      16268 addr:63e8 expected_valid:0
           162755000 RTL LRU_BIT[28]=01 FOR MISS ADDR:63e8
           162755000 RTL LRU_BIT[28]=01 UPDATED FOR BLOCK1 REPLACE ADDR:63e8
           162765000 linemun:      16269 addr:63e8 expected_valid:1
           162765000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:63e8
           162775000 linemun:      16270 addr:0bfc expected_valid:1
           162775000 RTL LRU_BIT[3c]=01 UPDATED FOR HIT ADDR:0bfc
           162785000 linemun:      16271 addr:08b6 expected_valid:0
           162785000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
           162795000 linemun:      16272 addr:08b6 expected_valid:0
           162795000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
           162805000 linemun:      16273 addr:08b6 expected_valid:0
           162805000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
           162815000 linemun:      16274 addr:08b6 expected_valid:0
           162815000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
           162825000 linemun:      16275 addr:08b6 expected_valid:0
           162825000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
           162835000 linemun:      16276 addr:08b6 expected_valid:0
           162835000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
           162845000 linemun:      16277 addr:08b6 expected_valid:0
           162845000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
           162855000 linemun:      16278 addr:08b6 expected_valid:0
           162855000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
           162865000 linemun:      16279 addr:08b6 expected_valid:0
           162865000 RTL LRU_BIT[36]=10 FOR MISS ADDR:08b6
           162865000 RTL LRU_BIT[36]=10 UPDATED FOR BLOCK0 REPLACE ADDR:08b6
           162875000 linemun:      16280 addr:08b6 expected_valid:1
           162875000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:08b6
           162885000 linemun:      16281 addr:7ab2 expected_valid:0
           162885000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7ab2
           162895000 linemun:      16282 addr:7ab2 expected_valid:0
           162895000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7ab2
           162905000 linemun:      16283 addr:7ab2 expected_valid:0
           162905000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7ab2
           162915000 linemun:      16284 addr:7ab2 expected_valid:0
           162915000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7ab2
           162925000 linemun:      16285 addr:7ab2 expected_valid:0
           162925000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7ab2
           162935000 linemun:      16286 addr:7ab2 expected_valid:0
           162935000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7ab2
           162945000 linemun:      16287 addr:7ab2 expected_valid:0
           162945000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7ab2
           162955000 linemun:      16288 addr:7ab2 expected_valid:0
           162955000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7ab2
           162965000 linemun:      16289 addr:7ab2 expected_valid:0
           162965000 RTL LRU_BIT[32]=10 FOR MISS ADDR:7ab2
           162965000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7ab2
           162975000 linemun:      16290 addr:7ab2 expected_valid:1
           162975000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:7ab2
           162985000 linemun:      16291 addr:7ab3 expected_valid:0
           162985000 RTL LRU_BIT[33]=10 FOR MISS ADDR:7ab3
           162995000 linemun:      16292 addr:7ab3 expected_valid:0
           162995000 RTL LRU_BIT[33]=10 FOR MISS ADDR:7ab3
           163005000 linemun:      16293 addr:7ab3 expected_valid:0
           163005000 RTL LRU_BIT[33]=10 FOR MISS ADDR:7ab3
           163015000 linemun:      16294 addr:7ab3 expected_valid:0
           163015000 RTL LRU_BIT[33]=10 FOR MISS ADDR:7ab3
           163025000 linemun:      16295 addr:7ab3 expected_valid:0
           163025000 RTL LRU_BIT[33]=10 FOR MISS ADDR:7ab3
           163035000 linemun:      16296 addr:7ab3 expected_valid:0
           163035000 RTL LRU_BIT[33]=10 FOR MISS ADDR:7ab3
           163045000 linemun:      16297 addr:7ab3 expected_valid:0
           163045000 RTL LRU_BIT[33]=10 FOR MISS ADDR:7ab3
           163055000 linemun:      16298 addr:7ab3 expected_valid:0
           163055000 RTL LRU_BIT[33]=10 FOR MISS ADDR:7ab3
           163065000 linemun:      16299 addr:7ab3 expected_valid:0
           163065000 RTL LRU_BIT[33]=10 FOR MISS ADDR:7ab3
           163065000 RTL LRU_BIT[33]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7ab3
           163075000 linemun:      16300 addr:7ab3 expected_valid:1
           163075000 RTL LRU_BIT[33]=01 UPDATED FOR HIT ADDR:7ab3
           163085000 linemun:      16301 addr:7ab4 expected_valid:0
           163085000 RTL LRU_BIT[34]=10 FOR MISS ADDR:7ab4
           163095000 linemun:      16302 addr:7ab4 expected_valid:0
           163095000 RTL LRU_BIT[34]=10 FOR MISS ADDR:7ab4
           163105000 linemun:      16303 addr:7ab4 expected_valid:0
           163105000 RTL LRU_BIT[34]=10 FOR MISS ADDR:7ab4
           163115000 linemun:      16304 addr:7ab4 expected_valid:0
           163115000 RTL LRU_BIT[34]=10 FOR MISS ADDR:7ab4
           163125000 linemun:      16305 addr:7ab4 expected_valid:0
           163125000 RTL LRU_BIT[34]=10 FOR MISS ADDR:7ab4
           163135000 linemun:      16306 addr:7ab4 expected_valid:0
           163135000 RTL LRU_BIT[34]=10 FOR MISS ADDR:7ab4
           163145000 linemun:      16307 addr:7ab4 expected_valid:0
           163145000 RTL LRU_BIT[34]=10 FOR MISS ADDR:7ab4
           163155000 linemun:      16308 addr:7ab4 expected_valid:0
           163155000 RTL LRU_BIT[34]=10 FOR MISS ADDR:7ab4
           163165000 linemun:      16309 addr:7ab4 expected_valid:0
           163165000 RTL LRU_BIT[34]=10 FOR MISS ADDR:7ab4
           163165000 RTL LRU_BIT[34]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7ab4
           163175000 linemun:      16310 addr:7ab4 expected_valid:1
           163175000 RTL LRU_BIT[34]=01 UPDATED FOR HIT ADDR:7ab4
           163185000 linemun:      16311 addr:2ee2 expected_valid:0
           163185000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           163195000 linemun:      16312 addr:2ee2 expected_valid:0
           163195000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           163205000 linemun:      16313 addr:2ee2 expected_valid:0
           163205000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           163215000 linemun:      16314 addr:2ee2 expected_valid:0
           163215000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           163225000 linemun:      16315 addr:2ee2 expected_valid:0
           163225000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           163235000 linemun:      16316 addr:2ee2 expected_valid:0
           163235000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           163245000 linemun:      16317 addr:2ee2 expected_valid:0
           163245000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           163255000 linemun:      16318 addr:2ee2 expected_valid:0
           163255000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           163265000 linemun:      16319 addr:2ee2 expected_valid:0
           163265000 RTL LRU_BIT[22]=01 FOR MISS ADDR:2ee2
           163265000 RTL LRU_BIT[22]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2ee2
           163275000 linemun:      16320 addr:2ee2 expected_valid:1
           163275000 RTL LRU_BIT[22]=10 UPDATED FOR HIT ADDR:2ee2
           163285000 linemun:      16321 addr:2ee3 expected_valid:0
           163285000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
           163295000 linemun:      16322 addr:2ee3 expected_valid:0
           163295000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
           163305000 linemun:      16323 addr:2ee3 expected_valid:0
           163305000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
           163315000 linemun:      16324 addr:2ee3 expected_valid:0
           163315000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
           163325000 linemun:      16325 addr:2ee3 expected_valid:0
           163325000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
           163335000 linemun:      16326 addr:2ee3 expected_valid:0
           163335000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
           163345000 linemun:      16327 addr:2ee3 expected_valid:0
           163345000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
           163355000 linemun:      16328 addr:2ee3 expected_valid:0
           163355000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
           163365000 linemun:      16329 addr:2ee3 expected_valid:0
           163365000 RTL LRU_BIT[23]=10 FOR MISS ADDR:2ee3
           163365000 RTL LRU_BIT[23]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2ee3
           163375000 linemun:      16330 addr:2ee3 expected_valid:1
           163375000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:2ee3
           163385000 linemun:      16331 addr:2ee4 expected_valid:0
           163385000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
           163395000 linemun:      16332 addr:2ee4 expected_valid:0
           163395000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
           163405000 linemun:      16333 addr:2ee4 expected_valid:0
           163405000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
           163415000 linemun:      16334 addr:2ee4 expected_valid:0
           163415000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
           163425000 linemun:      16335 addr:2ee4 expected_valid:0
           163425000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
           163435000 linemun:      16336 addr:2ee4 expected_valid:0
           163435000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
           163445000 linemun:      16337 addr:2ee4 expected_valid:0
           163445000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
           163455000 linemun:      16338 addr:2ee4 expected_valid:0
           163455000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
           163465000 linemun:      16339 addr:2ee4 expected_valid:0
           163465000 RTL LRU_BIT[24]=10 FOR MISS ADDR:2ee4
           163465000 RTL LRU_BIT[24]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2ee4
           163475000 linemun:      16340 addr:2ee4 expected_valid:1
           163475000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:2ee4
           163485000 linemun:      16341 addr:8a2d expected_valid:0
           163485000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:8a2d
           163495000 linemun:      16342 addr:8a2d expected_valid:0
           163495000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:8a2d
           163505000 linemun:      16343 addr:8a2d expected_valid:0
           163505000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:8a2d
           163515000 linemun:      16344 addr:8a2d expected_valid:0
           163515000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:8a2d
           163525000 linemun:      16345 addr:8a2d expected_valid:0
           163525000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:8a2d
           163535000 linemun:      16346 addr:8a2d expected_valid:0
           163535000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:8a2d
           163545000 linemun:      16347 addr:8a2d expected_valid:0
           163545000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:8a2d
           163555000 linemun:      16348 addr:8a2d expected_valid:0
           163555000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:8a2d
           163565000 linemun:      16349 addr:8a2d expected_valid:0
           163565000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:8a2d
           163565000 RTL LRU_BIT[2d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8a2d
           163575000 linemun:      16350 addr:8a2d expected_valid:1
           163575000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:8a2d
           163585000 linemun:      16351 addr:8a2e expected_valid:0
           163585000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:8a2e
           163595000 linemun:      16352 addr:8a2e expected_valid:0
           163595000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:8a2e
           163605000 linemun:      16353 addr:8a2e expected_valid:0
           163605000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:8a2e
           163615000 linemun:      16354 addr:8a2e expected_valid:0
           163615000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:8a2e
           163625000 linemun:      16355 addr:8a2e expected_valid:0
           163625000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:8a2e
           163635000 linemun:      16356 addr:8a2e expected_valid:0
           163635000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:8a2e
           163645000 linemun:      16357 addr:8a2e expected_valid:0
           163645000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:8a2e
           163655000 linemun:      16358 addr:8a2e expected_valid:0
           163655000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:8a2e
           163665000 linemun:      16359 addr:8a2e expected_valid:0
           163665000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:8a2e
           163665000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8a2e
           163675000 linemun:      16360 addr:8a2e expected_valid:1
           163675000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:8a2e
           163685000 linemun:      16361 addr:bc43 expected_valid:0
           163685000 RTL LRU_BIT[03]=01 FOR MISS ADDR:bc43
           163695000 linemun:      16362 addr:bc43 expected_valid:0
           163695000 RTL LRU_BIT[03]=01 FOR MISS ADDR:bc43
           163705000 linemun:      16363 addr:bc43 expected_valid:0
           163705000 RTL LRU_BIT[03]=01 FOR MISS ADDR:bc43
           163715000 linemun:      16364 addr:bc43 expected_valid:0
           163715000 RTL LRU_BIT[03]=01 FOR MISS ADDR:bc43
           163725000 linemun:      16365 addr:bc43 expected_valid:0
           163725000 RTL LRU_BIT[03]=01 FOR MISS ADDR:bc43
           163735000 linemun:      16366 addr:bc43 expected_valid:0
           163735000 RTL LRU_BIT[03]=01 FOR MISS ADDR:bc43
           163745000 linemun:      16367 addr:bc43 expected_valid:0
           163745000 RTL LRU_BIT[03]=01 FOR MISS ADDR:bc43
           163755000 linemun:      16368 addr:bc43 expected_valid:0
           163755000 RTL LRU_BIT[03]=01 FOR MISS ADDR:bc43
           163765000 linemun:      16369 addr:bc43 expected_valid:0
           163765000 RTL LRU_BIT[03]=01 FOR MISS ADDR:bc43
           163765000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:bc43
           163775000 linemun:      16370 addr:bc43 expected_valid:1
           163775000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:bc43
           163785000 linemun:      16371 addr:bc44 expected_valid:0
           163785000 RTL LRU_BIT[04]=01 FOR MISS ADDR:bc44
           163795000 linemun:      16372 addr:bc44 expected_valid:0
           163795000 RTL LRU_BIT[04]=01 FOR MISS ADDR:bc44
           163805000 linemun:      16373 addr:bc44 expected_valid:0
           163805000 RTL LRU_BIT[04]=01 FOR MISS ADDR:bc44
           163815000 linemun:      16374 addr:bc44 expected_valid:0
           163815000 RTL LRU_BIT[04]=01 FOR MISS ADDR:bc44
           163825000 linemun:      16375 addr:bc44 expected_valid:0
           163825000 RTL LRU_BIT[04]=01 FOR MISS ADDR:bc44
           163835000 linemun:      16376 addr:bc44 expected_valid:0
           163835000 RTL LRU_BIT[04]=01 FOR MISS ADDR:bc44
           163845000 linemun:      16377 addr:bc44 expected_valid:0
           163845000 RTL LRU_BIT[04]=01 FOR MISS ADDR:bc44
           163855000 linemun:      16378 addr:bc44 expected_valid:0
           163855000 RTL LRU_BIT[04]=01 FOR MISS ADDR:bc44
           163865000 linemun:      16379 addr:bc44 expected_valid:0
           163865000 RTL LRU_BIT[04]=01 FOR MISS ADDR:bc44
           163865000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:bc44
           163875000 linemun:      16380 addr:bc44 expected_valid:1
           163875000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:bc44
           163885000 linemun:      16381 addr:bc45 expected_valid:0
           163885000 RTL LRU_BIT[05]=10 FOR MISS ADDR:bc45
           163895000 linemun:      16382 addr:bc45 expected_valid:0
           163895000 RTL LRU_BIT[05]=10 FOR MISS ADDR:bc45
           163905000 linemun:      16383 addr:bc45 expected_valid:0
           163905000 RTL LRU_BIT[05]=10 FOR MISS ADDR:bc45
           163915000 linemun:      16384 addr:bc45 expected_valid:0
           163915000 RTL LRU_BIT[05]=10 FOR MISS ADDR:bc45
           163925000 linemun:      16385 addr:bc45 expected_valid:0
           163925000 RTL LRU_BIT[05]=10 FOR MISS ADDR:bc45
           163935000 linemun:      16386 addr:bc45 expected_valid:0
           163935000 RTL LRU_BIT[05]=10 FOR MISS ADDR:bc45
           163945000 linemun:      16387 addr:bc45 expected_valid:0
           163945000 RTL LRU_BIT[05]=10 FOR MISS ADDR:bc45
           163955000 linemun:      16388 addr:bc45 expected_valid:0
           163955000 RTL LRU_BIT[05]=10 FOR MISS ADDR:bc45
           163965000 linemun:      16389 addr:bc45 expected_valid:0
           163965000 RTL LRU_BIT[05]=10 FOR MISS ADDR:bc45
           163965000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bc45
           163975000 linemun:      16390 addr:bc45 expected_valid:1
           163975000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:bc45
           163985000 linemun:      16391 addr:bc46 expected_valid:0
           163985000 RTL LRU_BIT[06]=10 FOR MISS ADDR:bc46
           163995000 linemun:      16392 addr:bc46 expected_valid:0
           163995000 RTL LRU_BIT[06]=10 FOR MISS ADDR:bc46
           164005000 linemun:      16393 addr:bc46 expected_valid:0
           164005000 RTL LRU_BIT[06]=10 FOR MISS ADDR:bc46
           164015000 linemun:      16394 addr:bc46 expected_valid:0
           164015000 RTL LRU_BIT[06]=10 FOR MISS ADDR:bc46
           164025000 linemun:      16395 addr:bc46 expected_valid:0
           164025000 RTL LRU_BIT[06]=10 FOR MISS ADDR:bc46
           164035000 linemun:      16396 addr:bc46 expected_valid:0
           164035000 RTL LRU_BIT[06]=10 FOR MISS ADDR:bc46
           164045000 linemun:      16397 addr:bc46 expected_valid:0
           164045000 RTL LRU_BIT[06]=10 FOR MISS ADDR:bc46
           164055000 linemun:      16398 addr:bc46 expected_valid:0
           164055000 RTL LRU_BIT[06]=10 FOR MISS ADDR:bc46
           164065000 linemun:      16399 addr:bc46 expected_valid:0
           164065000 RTL LRU_BIT[06]=10 FOR MISS ADDR:bc46
           164065000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bc46
           164075000 linemun:      16400 addr:bc46 expected_valid:1
           164075000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:bc46
           164085000 linemun:      16401 addr:bc47 expected_valid:0
           164085000 RTL LRU_BIT[07]=01 FOR MISS ADDR:bc47
           164095000 linemun:      16402 addr:bc47 expected_valid:0
           164095000 RTL LRU_BIT[07]=01 FOR MISS ADDR:bc47
           164105000 linemun:      16403 addr:bc47 expected_valid:0
           164105000 RTL LRU_BIT[07]=01 FOR MISS ADDR:bc47
           164115000 linemun:      16404 addr:bc47 expected_valid:0
           164115000 RTL LRU_BIT[07]=01 FOR MISS ADDR:bc47
           164125000 linemun:      16405 addr:bc47 expected_valid:0
           164125000 RTL LRU_BIT[07]=01 FOR MISS ADDR:bc47
           164135000 linemun:      16406 addr:bc47 expected_valid:0
           164135000 RTL LRU_BIT[07]=01 FOR MISS ADDR:bc47
           164145000 linemun:      16407 addr:bc47 expected_valid:0
           164145000 RTL LRU_BIT[07]=01 FOR MISS ADDR:bc47
           164155000 linemun:      16408 addr:bc47 expected_valid:0
           164155000 RTL LRU_BIT[07]=01 FOR MISS ADDR:bc47
           164165000 linemun:      16409 addr:bc47 expected_valid:0
           164165000 RTL LRU_BIT[07]=01 FOR MISS ADDR:bc47
           164165000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:bc47
           164175000 linemun:      16410 addr:bc47 expected_valid:1
           164175000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:bc47
           164185000 linemun:      16411 addr:bc48 expected_valid:0
           164185000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           164195000 linemun:      16412 addr:bc48 expected_valid:0
           164195000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           164205000 linemun:      16413 addr:bc48 expected_valid:0
           164205000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           164215000 linemun:      16414 addr:bc48 expected_valid:0
           164215000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           164225000 linemun:      16415 addr:bc48 expected_valid:0
           164225000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           164235000 linemun:      16416 addr:bc48 expected_valid:0
           164235000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           164245000 linemun:      16417 addr:bc48 expected_valid:0
           164245000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           164255000 linemun:      16418 addr:bc48 expected_valid:0
           164255000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           164265000 linemun:      16419 addr:bc48 expected_valid:0
           164265000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           164265000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bc48
           164275000 linemun:      16420 addr:bc48 expected_valid:1
           164275000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:bc48
           164285000 linemun:      16421 addr:910d expected_valid:0
           164285000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:910d
           164295000 linemun:      16422 addr:910d expected_valid:0
           164295000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:910d
           164305000 linemun:      16423 addr:910d expected_valid:0
           164305000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:910d
           164315000 linemun:      16424 addr:910d expected_valid:0
           164315000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:910d
           164325000 linemun:      16425 addr:910d expected_valid:0
           164325000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:910d
           164335000 linemun:      16426 addr:910d expected_valid:0
           164335000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:910d
           164345000 linemun:      16427 addr:910d expected_valid:0
           164345000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:910d
           164355000 linemun:      16428 addr:910d expected_valid:0
           164355000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:910d
           164365000 linemun:      16429 addr:910d expected_valid:0
           164365000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:910d
           164365000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:910d
           164375000 linemun:      16430 addr:910d expected_valid:1
           164375000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:910d
           164385000 linemun:      16431 addr:5f23 expected_valid:0
           164385000 RTL LRU_BIT[23]=01 FOR MISS ADDR:5f23
           164395000 linemun:      16432 addr:5f23 expected_valid:0
           164395000 RTL LRU_BIT[23]=01 FOR MISS ADDR:5f23
           164405000 linemun:      16433 addr:5f23 expected_valid:0
           164405000 RTL LRU_BIT[23]=01 FOR MISS ADDR:5f23
           164415000 linemun:      16434 addr:5f23 expected_valid:0
           164415000 RTL LRU_BIT[23]=01 FOR MISS ADDR:5f23
           164425000 linemun:      16435 addr:5f23 expected_valid:0
           164425000 RTL LRU_BIT[23]=01 FOR MISS ADDR:5f23
           164435000 linemun:      16436 addr:5f23 expected_valid:0
           164435000 RTL LRU_BIT[23]=01 FOR MISS ADDR:5f23
           164445000 linemun:      16437 addr:5f23 expected_valid:0
           164445000 RTL LRU_BIT[23]=01 FOR MISS ADDR:5f23
           164455000 linemun:      16438 addr:5f23 expected_valid:0
           164455000 RTL LRU_BIT[23]=01 FOR MISS ADDR:5f23
           164465000 linemun:      16439 addr:5f23 expected_valid:0
           164465000 RTL LRU_BIT[23]=01 FOR MISS ADDR:5f23
           164465000 RTL LRU_BIT[23]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f23
           164475000 linemun:      16440 addr:5f23 expected_valid:1
           164475000 RTL LRU_BIT[23]=10 UPDATED FOR HIT ADDR:5f23
           164485000 linemun:      16441 addr:5f24 expected_valid:0
           164485000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           164495000 linemun:      16442 addr:5f24 expected_valid:0
           164495000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           164505000 linemun:      16443 addr:5f24 expected_valid:0
           164505000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           164515000 linemun:      16444 addr:5f24 expected_valid:0
           164515000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           164525000 linemun:      16445 addr:5f24 expected_valid:0
           164525000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           164535000 linemun:      16446 addr:5f24 expected_valid:0
           164535000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           164545000 linemun:      16447 addr:5f24 expected_valid:0
           164545000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           164555000 linemun:      16448 addr:5f24 expected_valid:0
           164555000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           164565000 linemun:      16449 addr:5f24 expected_valid:0
           164565000 RTL LRU_BIT[24]=01 FOR MISS ADDR:5f24
           164565000 RTL LRU_BIT[24]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f24
           164575000 linemun:      16450 addr:5f24 expected_valid:1
           164575000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:5f24
           164585000 linemun:      16451 addr:5f25 expected_valid:0
           164585000 RTL LRU_BIT[25]=10 FOR MISS ADDR:5f25
           164595000 linemun:      16452 addr:5f25 expected_valid:0
           164595000 RTL LRU_BIT[25]=10 FOR MISS ADDR:5f25
           164605000 linemun:      16453 addr:5f25 expected_valid:0
           164605000 RTL LRU_BIT[25]=10 FOR MISS ADDR:5f25
           164615000 linemun:      16454 addr:5f25 expected_valid:0
           164615000 RTL LRU_BIT[25]=10 FOR MISS ADDR:5f25
           164625000 linemun:      16455 addr:5f25 expected_valid:0
           164625000 RTL LRU_BIT[25]=10 FOR MISS ADDR:5f25
           164635000 linemun:      16456 addr:5f25 expected_valid:0
           164635000 RTL LRU_BIT[25]=10 FOR MISS ADDR:5f25
           164645000 linemun:      16457 addr:5f25 expected_valid:0
           164645000 RTL LRU_BIT[25]=10 FOR MISS ADDR:5f25
           164655000 linemun:      16458 addr:5f25 expected_valid:0
           164655000 RTL LRU_BIT[25]=10 FOR MISS ADDR:5f25
           164665000 linemun:      16459 addr:5f25 expected_valid:0
           164665000 RTL LRU_BIT[25]=10 FOR MISS ADDR:5f25
           164665000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5f25
           164675000 linemun:      16460 addr:5f25 expected_valid:1
           164675000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:5f25
           164685000 linemun:      16461 addr:5f26 expected_valid:1
           164685000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:5f26
           164695000 linemun:      16462 addr:5f27 expected_valid:1
           164695000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:5f27
           164705000 linemun:      16463 addr:5f28 expected_valid:1
           164705000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:5f28
           164715000 linemun:      16464 addr:5f29 expected_valid:1
           164715000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:5f29
           164725000 linemun:      16465 addr:5f2a expected_valid:1
           164725000 RTL LRU_BIT[2a]=10 UPDATED FOR HIT ADDR:5f2a
           164735000 linemun:      16466 addr:5f2b expected_valid:1
           164735000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:5f2b
           164745000 linemun:      16467 addr:5f2c expected_valid:1
           164745000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:5f2c
           164755000 linemun:      16468 addr:5f2d expected_valid:0
           164755000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5f2d
           164765000 linemun:      16469 addr:5f2d expected_valid:0
           164765000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5f2d
           164775000 linemun:      16470 addr:5f2d expected_valid:0
           164775000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5f2d
           164785000 linemun:      16471 addr:5f2d expected_valid:0
           164785000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5f2d
           164795000 linemun:      16472 addr:5f2d expected_valid:0
           164795000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5f2d
           164805000 linemun:      16473 addr:5f2d expected_valid:0
           164805000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5f2d
           164815000 linemun:      16474 addr:5f2d expected_valid:0
           164815000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5f2d
           164825000 linemun:      16475 addr:5f2d expected_valid:0
           164825000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5f2d
           164835000 linemun:      16476 addr:5f2d expected_valid:0
           164835000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:5f2d
           164835000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5f2d
           164845000 linemun:      16477 addr:5f2d expected_valid:1
           164845000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:5f2d
           164855000 linemun:      16478 addr:5f2e expected_valid:0
           164855000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5f2e
           164865000 linemun:      16479 addr:5f2e expected_valid:0
           164865000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5f2e
           164875000 linemun:      16480 addr:5f2e expected_valid:0
           164875000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5f2e
           164885000 linemun:      16481 addr:5f2e expected_valid:0
           164885000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5f2e
           164895000 linemun:      16482 addr:5f2e expected_valid:0
           164895000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5f2e
           164905000 linemun:      16483 addr:5f2e expected_valid:0
           164905000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5f2e
           164915000 linemun:      16484 addr:5f2e expected_valid:0
           164915000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5f2e
           164925000 linemun:      16485 addr:5f2e expected_valid:0
           164925000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5f2e
           164935000 linemun:      16486 addr:5f2e expected_valid:0
           164935000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:5f2e
           164935000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f2e
           164945000 linemun:      16487 addr:5f2e expected_valid:1
           164945000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:5f2e
           164955000 linemun:      16488 addr:5f2f expected_valid:1
           164955000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:5f2f
           164965000 linemun:      16489 addr:5f30 expected_valid:0
           164965000 RTL LRU_BIT[30]=10 FOR MISS ADDR:5f30
           164975000 linemun:      16490 addr:5f30 expected_valid:0
           164975000 RTL LRU_BIT[30]=10 FOR MISS ADDR:5f30
           164985000 linemun:      16491 addr:5f30 expected_valid:0
           164985000 RTL LRU_BIT[30]=10 FOR MISS ADDR:5f30
           164995000 linemun:      16492 addr:5f30 expected_valid:0
           164995000 RTL LRU_BIT[30]=10 FOR MISS ADDR:5f30
           165005000 linemun:      16493 addr:5f30 expected_valid:0
           165005000 RTL LRU_BIT[30]=10 FOR MISS ADDR:5f30
           165015000 linemun:      16494 addr:5f30 expected_valid:0
           165015000 RTL LRU_BIT[30]=10 FOR MISS ADDR:5f30
           165025000 linemun:      16495 addr:5f30 expected_valid:0
           165025000 RTL LRU_BIT[30]=10 FOR MISS ADDR:5f30
           165035000 linemun:      16496 addr:5f30 expected_valid:0
           165035000 RTL LRU_BIT[30]=10 FOR MISS ADDR:5f30
           165045000 linemun:      16497 addr:5f30 expected_valid:0
           165045000 RTL LRU_BIT[30]=10 FOR MISS ADDR:5f30
           165045000 RTL LRU_BIT[30]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5f30
           165055000 linemun:      16498 addr:5f30 expected_valid:1
           165055000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:5f30
           165065000 linemun:      16499 addr:5f31 expected_valid:0
           165065000 RTL LRU_BIT[31]=10 FOR MISS ADDR:5f31
           165075000 linemun:      16500 addr:5f31 expected_valid:0
           165075000 RTL LRU_BIT[31]=10 FOR MISS ADDR:5f31
           165085000 linemun:      16501 addr:5f31 expected_valid:0
           165085000 RTL LRU_BIT[31]=10 FOR MISS ADDR:5f31
           165095000 linemun:      16502 addr:5f31 expected_valid:0
           165095000 RTL LRU_BIT[31]=10 FOR MISS ADDR:5f31
           165105000 linemun:      16503 addr:5f31 expected_valid:0
           165105000 RTL LRU_BIT[31]=10 FOR MISS ADDR:5f31
           165115000 linemun:      16504 addr:5f31 expected_valid:0
           165115000 RTL LRU_BIT[31]=10 FOR MISS ADDR:5f31
           165125000 linemun:      16505 addr:5f31 expected_valid:0
           165125000 RTL LRU_BIT[31]=10 FOR MISS ADDR:5f31
           165135000 linemun:      16506 addr:5f31 expected_valid:0
           165135000 RTL LRU_BIT[31]=10 FOR MISS ADDR:5f31
           165145000 linemun:      16507 addr:5f31 expected_valid:0
           165145000 RTL LRU_BIT[31]=10 FOR MISS ADDR:5f31
           165145000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5f31
           165155000 linemun:      16508 addr:5f31 expected_valid:1
           165155000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:5f31
           165165000 linemun:      16509 addr:5f32 expected_valid:0
           165165000 RTL LRU_BIT[32]=01 FOR MISS ADDR:5f32
           165175000 linemun:      16510 addr:5f32 expected_valid:0
           165175000 RTL LRU_BIT[32]=01 FOR MISS ADDR:5f32
           165185000 linemun:      16511 addr:5f32 expected_valid:0
           165185000 RTL LRU_BIT[32]=01 FOR MISS ADDR:5f32
           165195000 linemun:      16512 addr:5f32 expected_valid:0
           165195000 RTL LRU_BIT[32]=01 FOR MISS ADDR:5f32
           165205000 linemun:      16513 addr:5f32 expected_valid:0
           165205000 RTL LRU_BIT[32]=01 FOR MISS ADDR:5f32
           165215000 linemun:      16514 addr:5f32 expected_valid:0
           165215000 RTL LRU_BIT[32]=01 FOR MISS ADDR:5f32
           165225000 linemun:      16515 addr:5f32 expected_valid:0
           165225000 RTL LRU_BIT[32]=01 FOR MISS ADDR:5f32
           165235000 linemun:      16516 addr:5f32 expected_valid:0
           165235000 RTL LRU_BIT[32]=01 FOR MISS ADDR:5f32
           165245000 linemun:      16517 addr:5f32 expected_valid:0
           165245000 RTL LRU_BIT[32]=01 FOR MISS ADDR:5f32
           165245000 RTL LRU_BIT[32]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f32
           165255000 linemun:      16518 addr:5f32 expected_valid:1
           165255000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:5f32
           165265000 linemun:      16519 addr:5f33 expected_valid:0
           165265000 RTL LRU_BIT[33]=01 FOR MISS ADDR:5f33
           165275000 linemun:      16520 addr:5f33 expected_valid:0
           165275000 RTL LRU_BIT[33]=01 FOR MISS ADDR:5f33
           165285000 linemun:      16521 addr:5f33 expected_valid:0
           165285000 RTL LRU_BIT[33]=01 FOR MISS ADDR:5f33
           165295000 linemun:      16522 addr:5f33 expected_valid:0
           165295000 RTL LRU_BIT[33]=01 FOR MISS ADDR:5f33
           165305000 linemun:      16523 addr:5f33 expected_valid:0
           165305000 RTL LRU_BIT[33]=01 FOR MISS ADDR:5f33
           165315000 linemun:      16524 addr:5f33 expected_valid:0
           165315000 RTL LRU_BIT[33]=01 FOR MISS ADDR:5f33
           165325000 linemun:      16525 addr:5f33 expected_valid:0
           165325000 RTL LRU_BIT[33]=01 FOR MISS ADDR:5f33
           165335000 linemun:      16526 addr:5f33 expected_valid:0
           165335000 RTL LRU_BIT[33]=01 FOR MISS ADDR:5f33
           165345000 linemun:      16527 addr:5f33 expected_valid:0
           165345000 RTL LRU_BIT[33]=01 FOR MISS ADDR:5f33
           165345000 RTL LRU_BIT[33]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f33
           165355000 linemun:      16528 addr:5f33 expected_valid:1
           165355000 RTL LRU_BIT[33]=10 UPDATED FOR HIT ADDR:5f33
           165365000 linemun:      16529 addr:5f34 expected_valid:0
           165365000 RTL LRU_BIT[34]=01 FOR MISS ADDR:5f34
           165375000 linemun:      16530 addr:5f34 expected_valid:0
           165375000 RTL LRU_BIT[34]=01 FOR MISS ADDR:5f34
           165385000 linemun:      16531 addr:5f34 expected_valid:0
           165385000 RTL LRU_BIT[34]=01 FOR MISS ADDR:5f34
           165395000 linemun:      16532 addr:5f34 expected_valid:0
           165395000 RTL LRU_BIT[34]=01 FOR MISS ADDR:5f34
           165405000 linemun:      16533 addr:5f34 expected_valid:0
           165405000 RTL LRU_BIT[34]=01 FOR MISS ADDR:5f34
           165415000 linemun:      16534 addr:5f34 expected_valid:0
           165415000 RTL LRU_BIT[34]=01 FOR MISS ADDR:5f34
           165425000 linemun:      16535 addr:5f34 expected_valid:0
           165425000 RTL LRU_BIT[34]=01 FOR MISS ADDR:5f34
           165435000 linemun:      16536 addr:5f34 expected_valid:0
           165435000 RTL LRU_BIT[34]=01 FOR MISS ADDR:5f34
           165445000 linemun:      16537 addr:5f34 expected_valid:0
           165445000 RTL LRU_BIT[34]=01 FOR MISS ADDR:5f34
           165445000 RTL LRU_BIT[34]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f34
           165455000 linemun:      16538 addr:5f34 expected_valid:1
           165455000 RTL LRU_BIT[34]=10 UPDATED FOR HIT ADDR:5f34
           165465000 linemun:      16539 addr:5f35 expected_valid:0
           165465000 RTL LRU_BIT[35]=01 FOR MISS ADDR:5f35
           165475000 linemun:      16540 addr:5f35 expected_valid:0
           165475000 RTL LRU_BIT[35]=01 FOR MISS ADDR:5f35
           165485000 linemun:      16541 addr:5f35 expected_valid:0
           165485000 RTL LRU_BIT[35]=01 FOR MISS ADDR:5f35
           165495000 linemun:      16542 addr:5f35 expected_valid:0
           165495000 RTL LRU_BIT[35]=01 FOR MISS ADDR:5f35
           165505000 linemun:      16543 addr:5f35 expected_valid:0
           165505000 RTL LRU_BIT[35]=01 FOR MISS ADDR:5f35
           165515000 linemun:      16544 addr:5f35 expected_valid:0
           165515000 RTL LRU_BIT[35]=01 FOR MISS ADDR:5f35
           165525000 linemun:      16545 addr:5f35 expected_valid:0
           165525000 RTL LRU_BIT[35]=01 FOR MISS ADDR:5f35
           165535000 linemun:      16546 addr:5f35 expected_valid:0
           165535000 RTL LRU_BIT[35]=01 FOR MISS ADDR:5f35
           165545000 linemun:      16547 addr:5f35 expected_valid:0
           165545000 RTL LRU_BIT[35]=01 FOR MISS ADDR:5f35
           165545000 RTL LRU_BIT[35]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f35
           165555000 linemun:      16548 addr:5f35 expected_valid:1
           165555000 RTL LRU_BIT[35]=10 UPDATED FOR HIT ADDR:5f35
           165565000 linemun:      16549 addr:5f36 expected_valid:0
           165565000 RTL LRU_BIT[36]=01 FOR MISS ADDR:5f36
           165575000 linemun:      16550 addr:5f36 expected_valid:0
           165575000 RTL LRU_BIT[36]=01 FOR MISS ADDR:5f36
           165585000 linemun:      16551 addr:5f36 expected_valid:0
           165585000 RTL LRU_BIT[36]=01 FOR MISS ADDR:5f36
           165595000 linemun:      16552 addr:5f36 expected_valid:0
           165595000 RTL LRU_BIT[36]=01 FOR MISS ADDR:5f36
           165605000 linemun:      16553 addr:5f36 expected_valid:0
           165605000 RTL LRU_BIT[36]=01 FOR MISS ADDR:5f36
           165615000 linemun:      16554 addr:5f36 expected_valid:0
           165615000 RTL LRU_BIT[36]=01 FOR MISS ADDR:5f36
           165625000 linemun:      16555 addr:5f36 expected_valid:0
           165625000 RTL LRU_BIT[36]=01 FOR MISS ADDR:5f36
           165635000 linemun:      16556 addr:5f36 expected_valid:0
           165635000 RTL LRU_BIT[36]=01 FOR MISS ADDR:5f36
           165645000 linemun:      16557 addr:5f36 expected_valid:0
           165645000 RTL LRU_BIT[36]=01 FOR MISS ADDR:5f36
           165645000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f36
           165655000 linemun:      16558 addr:5f36 expected_valid:1
           165655000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:5f36
           165665000 linemun:      16559 addr:5f37 expected_valid:0
           165665000 RTL LRU_BIT[37]=01 FOR MISS ADDR:5f37
           165675000 linemun:      16560 addr:5f37 expected_valid:0
           165675000 RTL LRU_BIT[37]=01 FOR MISS ADDR:5f37
           165685000 linemun:      16561 addr:5f37 expected_valid:0
           165685000 RTL LRU_BIT[37]=01 FOR MISS ADDR:5f37
           165695000 linemun:      16562 addr:5f37 expected_valid:0
           165695000 RTL LRU_BIT[37]=01 FOR MISS ADDR:5f37
           165705000 linemun:      16563 addr:5f37 expected_valid:0
           165705000 RTL LRU_BIT[37]=01 FOR MISS ADDR:5f37
           165715000 linemun:      16564 addr:5f37 expected_valid:0
           165715000 RTL LRU_BIT[37]=01 FOR MISS ADDR:5f37
           165725000 linemun:      16565 addr:5f37 expected_valid:0
           165725000 RTL LRU_BIT[37]=01 FOR MISS ADDR:5f37
           165735000 linemun:      16566 addr:5f37 expected_valid:0
           165735000 RTL LRU_BIT[37]=01 FOR MISS ADDR:5f37
           165745000 linemun:      16567 addr:5f37 expected_valid:0
           165745000 RTL LRU_BIT[37]=01 FOR MISS ADDR:5f37
           165745000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f37
           165755000 linemun:      16568 addr:5f37 expected_valid:1
           165755000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:5f37
           165765000 linemun:      16569 addr:5f38 expected_valid:0
           165765000 RTL LRU_BIT[38]=01 FOR MISS ADDR:5f38
           165775000 linemun:      16570 addr:5f38 expected_valid:0
           165775000 RTL LRU_BIT[38]=01 FOR MISS ADDR:5f38
           165785000 linemun:      16571 addr:5f38 expected_valid:0
           165785000 RTL LRU_BIT[38]=01 FOR MISS ADDR:5f38
           165795000 linemun:      16572 addr:5f38 expected_valid:0
           165795000 RTL LRU_BIT[38]=01 FOR MISS ADDR:5f38
           165805000 linemun:      16573 addr:5f38 expected_valid:0
           165805000 RTL LRU_BIT[38]=01 FOR MISS ADDR:5f38
           165815000 linemun:      16574 addr:5f38 expected_valid:0
           165815000 RTL LRU_BIT[38]=01 FOR MISS ADDR:5f38
           165825000 linemun:      16575 addr:5f38 expected_valid:0
           165825000 RTL LRU_BIT[38]=01 FOR MISS ADDR:5f38
           165835000 linemun:      16576 addr:5f38 expected_valid:0
           165835000 RTL LRU_BIT[38]=01 FOR MISS ADDR:5f38
           165845000 linemun:      16577 addr:5f38 expected_valid:0
           165845000 RTL LRU_BIT[38]=01 FOR MISS ADDR:5f38
           165845000 RTL LRU_BIT[38]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5f38
           165855000 linemun:      16578 addr:5f38 expected_valid:1
           165855000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:5f38
           165865000 linemun:      16579 addr:5f39 expected_valid:0
           165865000 RTL LRU_BIT[39]=10 FOR MISS ADDR:5f39
           165875000 linemun:      16580 addr:5f39 expected_valid:0
           165875000 RTL LRU_BIT[39]=10 FOR MISS ADDR:5f39
           165885000 linemun:      16581 addr:5f39 expected_valid:0
           165885000 RTL LRU_BIT[39]=10 FOR MISS ADDR:5f39
           165895000 linemun:      16582 addr:5f39 expected_valid:0
           165895000 RTL LRU_BIT[39]=10 FOR MISS ADDR:5f39
           165905000 linemun:      16583 addr:5f39 expected_valid:0
           165905000 RTL LRU_BIT[39]=10 FOR MISS ADDR:5f39
           165915000 linemun:      16584 addr:5f39 expected_valid:0
           165915000 RTL LRU_BIT[39]=10 FOR MISS ADDR:5f39
           165925000 linemun:      16585 addr:5f39 expected_valid:0
           165925000 RTL LRU_BIT[39]=10 FOR MISS ADDR:5f39
           165935000 linemun:      16586 addr:5f39 expected_valid:0
           165935000 RTL LRU_BIT[39]=10 FOR MISS ADDR:5f39
           165945000 linemun:      16587 addr:5f39 expected_valid:0
           165945000 RTL LRU_BIT[39]=10 FOR MISS ADDR:5f39
           165945000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5f39
           165955000 linemun:      16588 addr:5f39 expected_valid:1
           165955000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:5f39
           165965000 linemun:      16589 addr:8a2d expected_valid:1
           165965000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:8a2d
           165975000 linemun:      16590 addr:8a2e expected_valid:1
           165975000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:8a2e
           165985000 linemun:      16591 addr:8a2f expected_valid:0
           165985000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:8a2f
           165995000 linemun:      16592 addr:8a2f expected_valid:0
           165995000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:8a2f
           166005000 linemun:      16593 addr:8a2f expected_valid:0
           166005000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:8a2f
           166015000 linemun:      16594 addr:8a2f expected_valid:0
           166015000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:8a2f
           166025000 linemun:      16595 addr:8a2f expected_valid:0
           166025000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:8a2f
           166035000 linemun:      16596 addr:8a2f expected_valid:0
           166035000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:8a2f
           166045000 linemun:      16597 addr:8a2f expected_valid:0
           166045000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:8a2f
           166055000 linemun:      16598 addr:8a2f expected_valid:0
           166055000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:8a2f
           166065000 linemun:      16599 addr:8a2f expected_valid:0
           166065000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:8a2f
           166065000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8a2f
           166075000 linemun:      16600 addr:8a2f expected_valid:1
           166075000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:8a2f
           166085000 linemun:      16601 addr:b98a expected_valid:0
           166085000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:b98a
           166095000 linemun:      16602 addr:b98a expected_valid:0
           166095000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:b98a
           166105000 linemun:      16603 addr:b98a expected_valid:0
           166105000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:b98a
           166115000 linemun:      16604 addr:b98a expected_valid:0
           166115000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:b98a
           166125000 linemun:      16605 addr:b98a expected_valid:0
           166125000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:b98a
           166135000 linemun:      16606 addr:b98a expected_valid:0
           166135000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:b98a
           166145000 linemun:      16607 addr:b98a expected_valid:0
           166145000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:b98a
           166155000 linemun:      16608 addr:b98a expected_valid:0
           166155000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:b98a
           166165000 linemun:      16609 addr:b98a expected_valid:0
           166165000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:b98a
           166165000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:b98a
           166175000 linemun:      16610 addr:b98a expected_valid:1
           166175000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:b98a
           166185000 linemun:      16611 addr:a39f expected_valid:0
           166185000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:a39f
           166195000 linemun:      16612 addr:a39f expected_valid:0
           166195000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:a39f
           166205000 linemun:      16613 addr:a39f expected_valid:0
           166205000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:a39f
           166215000 linemun:      16614 addr:a39f expected_valid:0
           166215000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:a39f
           166225000 linemun:      16615 addr:a39f expected_valid:0
           166225000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:a39f
           166235000 linemun:      16616 addr:a39f expected_valid:0
           166235000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:a39f
           166245000 linemun:      16617 addr:a39f expected_valid:0
           166245000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:a39f
           166255000 linemun:      16618 addr:a39f expected_valid:0
           166255000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:a39f
           166265000 linemun:      16619 addr:a39f expected_valid:0
           166265000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:a39f
           166265000 RTL LRU_BIT[1f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:a39f
           166275000 linemun:      16620 addr:a39f expected_valid:1
           166275000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:a39f
           166285000 linemun:      16621 addr:a3a0 expected_valid:0
           166285000 RTL LRU_BIT[20]=01 FOR MISS ADDR:a3a0
           166295000 linemun:      16622 addr:a3a0 expected_valid:0
           166295000 RTL LRU_BIT[20]=01 FOR MISS ADDR:a3a0
           166305000 linemun:      16623 addr:a3a0 expected_valid:0
           166305000 RTL LRU_BIT[20]=01 FOR MISS ADDR:a3a0
           166315000 linemun:      16624 addr:a3a0 expected_valid:0
           166315000 RTL LRU_BIT[20]=01 FOR MISS ADDR:a3a0
           166325000 linemun:      16625 addr:a3a0 expected_valid:0
           166325000 RTL LRU_BIT[20]=01 FOR MISS ADDR:a3a0
           166335000 linemun:      16626 addr:a3a0 expected_valid:0
           166335000 RTL LRU_BIT[20]=01 FOR MISS ADDR:a3a0
           166345000 linemun:      16627 addr:a3a0 expected_valid:0
           166345000 RTL LRU_BIT[20]=01 FOR MISS ADDR:a3a0
           166355000 linemun:      16628 addr:a3a0 expected_valid:0
           166355000 RTL LRU_BIT[20]=01 FOR MISS ADDR:a3a0
           166365000 linemun:      16629 addr:a3a0 expected_valid:0
           166365000 RTL LRU_BIT[20]=01 FOR MISS ADDR:a3a0
           166365000 RTL LRU_BIT[20]=01 UPDATED FOR BLOCK1 REPLACE ADDR:a3a0
           166375000 linemun:      16630 addr:a3a0 expected_valid:1
           166375000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:a3a0
           166385000 linemun:      16631 addr:a3a1 expected_valid:0
           166385000 RTL LRU_BIT[21]=01 FOR MISS ADDR:a3a1
           166395000 linemun:      16632 addr:a3a1 expected_valid:0
           166395000 RTL LRU_BIT[21]=01 FOR MISS ADDR:a3a1
           166405000 linemun:      16633 addr:a3a1 expected_valid:0
           166405000 RTL LRU_BIT[21]=01 FOR MISS ADDR:a3a1
           166415000 linemun:      16634 addr:a3a1 expected_valid:0
           166415000 RTL LRU_BIT[21]=01 FOR MISS ADDR:a3a1
           166425000 linemun:      16635 addr:a3a1 expected_valid:0
           166425000 RTL LRU_BIT[21]=01 FOR MISS ADDR:a3a1
           166435000 linemun:      16636 addr:a3a1 expected_valid:0
           166435000 RTL LRU_BIT[21]=01 FOR MISS ADDR:a3a1
           166445000 linemun:      16637 addr:a3a1 expected_valid:0
           166445000 RTL LRU_BIT[21]=01 FOR MISS ADDR:a3a1
           166455000 linemun:      16638 addr:a3a1 expected_valid:0
           166455000 RTL LRU_BIT[21]=01 FOR MISS ADDR:a3a1
           166465000 linemun:      16639 addr:a3a1 expected_valid:0
           166465000 RTL LRU_BIT[21]=01 FOR MISS ADDR:a3a1
           166465000 RTL LRU_BIT[21]=01 UPDATED FOR BLOCK1 REPLACE ADDR:a3a1
           166475000 linemun:      16640 addr:a3a1 expected_valid:1
           166475000 RTL LRU_BIT[21]=10 UPDATED FOR HIT ADDR:a3a1
           166485000 linemun:      16641 addr:a3a2 expected_valid:0
           166485000 RTL LRU_BIT[22]=10 FOR MISS ADDR:a3a2
           166495000 linemun:      16642 addr:a3a2 expected_valid:0
           166495000 RTL LRU_BIT[22]=10 FOR MISS ADDR:a3a2
           166505000 linemun:      16643 addr:a3a2 expected_valid:0
           166505000 RTL LRU_BIT[22]=10 FOR MISS ADDR:a3a2
           166515000 linemun:      16644 addr:a3a2 expected_valid:0
           166515000 RTL LRU_BIT[22]=10 FOR MISS ADDR:a3a2
           166525000 linemun:      16645 addr:a3a2 expected_valid:0
           166525000 RTL LRU_BIT[22]=10 FOR MISS ADDR:a3a2
           166535000 linemun:      16646 addr:a3a2 expected_valid:0
           166535000 RTL LRU_BIT[22]=10 FOR MISS ADDR:a3a2
           166545000 linemun:      16647 addr:a3a2 expected_valid:0
           166545000 RTL LRU_BIT[22]=10 FOR MISS ADDR:a3a2
           166555000 linemun:      16648 addr:a3a2 expected_valid:0
           166555000 RTL LRU_BIT[22]=10 FOR MISS ADDR:a3a2
           166565000 linemun:      16649 addr:a3a2 expected_valid:0
           166565000 RTL LRU_BIT[22]=10 FOR MISS ADDR:a3a2
           166565000 RTL LRU_BIT[22]=10 UPDATED FOR BLOCK0 REPLACE ADDR:a3a2
           166575000 linemun:      16650 addr:a3a2 expected_valid:1
           166575000 RTL LRU_BIT[22]=01 UPDATED FOR HIT ADDR:a3a2
           166585000 linemun:      16651 addr:a3a3 expected_valid:0
           166585000 RTL LRU_BIT[23]=10 FOR MISS ADDR:a3a3
           166595000 linemun:      16652 addr:a3a3 expected_valid:0
           166595000 RTL LRU_BIT[23]=10 FOR MISS ADDR:a3a3
           166605000 linemun:      16653 addr:a3a3 expected_valid:0
           166605000 RTL LRU_BIT[23]=10 FOR MISS ADDR:a3a3
           166615000 linemun:      16654 addr:a3a3 expected_valid:0
           166615000 RTL LRU_BIT[23]=10 FOR MISS ADDR:a3a3
           166625000 linemun:      16655 addr:a3a3 expected_valid:0
           166625000 RTL LRU_BIT[23]=10 FOR MISS ADDR:a3a3
           166635000 linemun:      16656 addr:a3a3 expected_valid:0
           166635000 RTL LRU_BIT[23]=10 FOR MISS ADDR:a3a3
           166645000 linemun:      16657 addr:a3a3 expected_valid:0
           166645000 RTL LRU_BIT[23]=10 FOR MISS ADDR:a3a3
           166655000 linemun:      16658 addr:a3a3 expected_valid:0
           166655000 RTL LRU_BIT[23]=10 FOR MISS ADDR:a3a3
           166665000 linemun:      16659 addr:a3a3 expected_valid:0
           166665000 RTL LRU_BIT[23]=10 FOR MISS ADDR:a3a3
           166665000 RTL LRU_BIT[23]=10 UPDATED FOR BLOCK0 REPLACE ADDR:a3a3
           166675000 linemun:      16660 addr:a3a3 expected_valid:1
           166675000 RTL LRU_BIT[23]=01 UPDATED FOR HIT ADDR:a3a3
           166685000 linemun:      16661 addr:a3a4 expected_valid:0
           166685000 RTL LRU_BIT[24]=10 FOR MISS ADDR:a3a4
           166695000 linemun:      16662 addr:a3a4 expected_valid:0
           166695000 RTL LRU_BIT[24]=10 FOR MISS ADDR:a3a4
           166705000 linemun:      16663 addr:a3a4 expected_valid:0
           166705000 RTL LRU_BIT[24]=10 FOR MISS ADDR:a3a4
           166715000 linemun:      16664 addr:a3a4 expected_valid:0
           166715000 RTL LRU_BIT[24]=10 FOR MISS ADDR:a3a4
           166725000 linemun:      16665 addr:a3a4 expected_valid:0
           166725000 RTL LRU_BIT[24]=10 FOR MISS ADDR:a3a4
           166735000 linemun:      16666 addr:a3a4 expected_valid:0
           166735000 RTL LRU_BIT[24]=10 FOR MISS ADDR:a3a4
           166745000 linemun:      16667 addr:a3a4 expected_valid:0
           166745000 RTL LRU_BIT[24]=10 FOR MISS ADDR:a3a4
           166755000 linemun:      16668 addr:a3a4 expected_valid:0
           166755000 RTL LRU_BIT[24]=10 FOR MISS ADDR:a3a4
           166765000 linemun:      16669 addr:a3a4 expected_valid:0
           166765000 RTL LRU_BIT[24]=10 FOR MISS ADDR:a3a4
           166765000 RTL LRU_BIT[24]=10 UPDATED FOR BLOCK0 REPLACE ADDR:a3a4
           166775000 linemun:      16670 addr:a3a4 expected_valid:1
           166775000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:a3a4
           166785000 linemun:      16671 addr:a3a5 expected_valid:0
           166785000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a3a5
           166795000 linemun:      16672 addr:a3a5 expected_valid:0
           166795000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a3a5
           166805000 linemun:      16673 addr:a3a5 expected_valid:0
           166805000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a3a5
           166815000 linemun:      16674 addr:a3a5 expected_valid:0
           166815000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a3a5
           166825000 linemun:      16675 addr:a3a5 expected_valid:0
           166825000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a3a5
           166835000 linemun:      16676 addr:a3a5 expected_valid:0
           166835000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a3a5
           166845000 linemun:      16677 addr:a3a5 expected_valid:0
           166845000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a3a5
           166855000 linemun:      16678 addr:a3a5 expected_valid:0
           166855000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a3a5
           166865000 linemun:      16679 addr:a3a5 expected_valid:0
           166865000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a3a5
           166865000 RTL LRU_BIT[25]=01 UPDATED FOR BLOCK1 REPLACE ADDR:a3a5
           166875000 linemun:      16680 addr:a3a5 expected_valid:1
           166875000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:a3a5
           166885000 linemun:      16681 addr:2f2c expected_valid:0
           166885000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           166895000 linemun:      16682 addr:2f2c expected_valid:0
           166895000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           166905000 linemun:      16683 addr:2f2c expected_valid:0
           166905000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           166915000 linemun:      16684 addr:2f2c expected_valid:0
           166915000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           166925000 linemun:      16685 addr:2f2c expected_valid:0
           166925000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           166935000 linemun:      16686 addr:2f2c expected_valid:0
           166935000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           166945000 linemun:      16687 addr:2f2c expected_valid:0
           166945000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           166955000 linemun:      16688 addr:2f2c expected_valid:0
           166955000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           166965000 linemun:      16689 addr:2f2c expected_valid:0
           166965000 RTL LRU_BIT[2c]=10 FOR MISS ADDR:2f2c
           166965000 RTL LRU_BIT[2c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f2c
           166975000 linemun:      16690 addr:2f2c expected_valid:1
           166975000 RTL LRU_BIT[2c]=01 UPDATED FOR HIT ADDR:2f2c
           166985000 linemun:      16691 addr:352d expected_valid:0
           166985000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:352d
           166995000 linemun:      16692 addr:352d expected_valid:0
           166995000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:352d
           167005000 linemun:      16693 addr:352d expected_valid:0
           167005000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:352d
           167015000 linemun:      16694 addr:352d expected_valid:0
           167015000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:352d
           167025000 linemun:      16695 addr:352d expected_valid:0
           167025000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:352d
           167035000 linemun:      16696 addr:352d expected_valid:0
           167035000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:352d
           167045000 linemun:      16697 addr:352d expected_valid:0
           167045000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:352d
           167055000 linemun:      16698 addr:352d expected_valid:0
           167055000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:352d
           167065000 linemun:      16699 addr:352d expected_valid:0
           167065000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:352d
           167065000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:352d
           167075000 linemun:      16700 addr:352d expected_valid:1
           167075000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:352d
           167085000 linemun:      16701 addr:352e expected_valid:0
           167085000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           167095000 linemun:      16702 addr:352e expected_valid:0
           167095000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           167105000 linemun:      16703 addr:352e expected_valid:0
           167105000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           167115000 linemun:      16704 addr:352e expected_valid:0
           167115000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           167125000 linemun:      16705 addr:352e expected_valid:0
           167125000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           167135000 linemun:      16706 addr:352e expected_valid:0
           167135000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           167145000 linemun:      16707 addr:352e expected_valid:0
           167145000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           167155000 linemun:      16708 addr:352e expected_valid:0
           167155000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           167165000 linemun:      16709 addr:352e expected_valid:0
           167165000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:352e
           167165000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:352e
           167175000 linemun:      16710 addr:352e expected_valid:1
           167175000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:352e
           167185000 linemun:      16711 addr:65a0 expected_valid:0
           167185000 RTL LRU_BIT[20]=10 FOR MISS ADDR:65a0
           167195000 linemun:      16712 addr:65a0 expected_valid:0
           167195000 RTL LRU_BIT[20]=10 FOR MISS ADDR:65a0
           167205000 linemun:      16713 addr:65a0 expected_valid:0
           167205000 RTL LRU_BIT[20]=10 FOR MISS ADDR:65a0
           167215000 linemun:      16714 addr:65a0 expected_valid:0
           167215000 RTL LRU_BIT[20]=10 FOR MISS ADDR:65a0
           167225000 linemun:      16715 addr:65a0 expected_valid:0
           167225000 RTL LRU_BIT[20]=10 FOR MISS ADDR:65a0
           167235000 linemun:      16716 addr:65a0 expected_valid:0
           167235000 RTL LRU_BIT[20]=10 FOR MISS ADDR:65a0
           167245000 linemun:      16717 addr:65a0 expected_valid:0
           167245000 RTL LRU_BIT[20]=10 FOR MISS ADDR:65a0
           167255000 linemun:      16718 addr:65a0 expected_valid:0
           167255000 RTL LRU_BIT[20]=10 FOR MISS ADDR:65a0
           167265000 linemun:      16719 addr:65a0 expected_valid:0
           167265000 RTL LRU_BIT[20]=10 FOR MISS ADDR:65a0
           167265000 RTL LRU_BIT[20]=10 UPDATED FOR BLOCK0 REPLACE ADDR:65a0
           167275000 linemun:      16720 addr:65a0 expected_valid:1
           167275000 RTL LRU_BIT[20]=01 UPDATED FOR HIT ADDR:65a0
           167285000 linemun:      16721 addr:65a1 expected_valid:0
           167285000 RTL LRU_BIT[21]=10 FOR MISS ADDR:65a1
           167295000 linemun:      16722 addr:65a1 expected_valid:0
           167295000 RTL LRU_BIT[21]=10 FOR MISS ADDR:65a1
           167305000 linemun:      16723 addr:65a1 expected_valid:0
           167305000 RTL LRU_BIT[21]=10 FOR MISS ADDR:65a1
           167315000 linemun:      16724 addr:65a1 expected_valid:0
           167315000 RTL LRU_BIT[21]=10 FOR MISS ADDR:65a1
           167325000 linemun:      16725 addr:65a1 expected_valid:0
           167325000 RTL LRU_BIT[21]=10 FOR MISS ADDR:65a1
           167335000 linemun:      16726 addr:65a1 expected_valid:0
           167335000 RTL LRU_BIT[21]=10 FOR MISS ADDR:65a1
           167345000 linemun:      16727 addr:65a1 expected_valid:0
           167345000 RTL LRU_BIT[21]=10 FOR MISS ADDR:65a1
           167355000 linemun:      16728 addr:65a1 expected_valid:0
           167355000 RTL LRU_BIT[21]=10 FOR MISS ADDR:65a1
           167365000 linemun:      16729 addr:65a1 expected_valid:0
           167365000 RTL LRU_BIT[21]=10 FOR MISS ADDR:65a1
           167365000 RTL LRU_BIT[21]=10 UPDATED FOR BLOCK0 REPLACE ADDR:65a1
           167375000 linemun:      16730 addr:65a1 expected_valid:1
           167375000 RTL LRU_BIT[21]=01 UPDATED FOR HIT ADDR:65a1
           167385000 linemun:      16731 addr:6eaf expected_valid:0
           167385000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           167395000 linemun:      16732 addr:6eaf expected_valid:0
           167395000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           167405000 linemun:      16733 addr:6eaf expected_valid:0
           167405000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           167415000 linemun:      16734 addr:6eaf expected_valid:0
           167415000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           167425000 linemun:      16735 addr:6eaf expected_valid:0
           167425000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           167435000 linemun:      16736 addr:6eaf expected_valid:0
           167435000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           167445000 linemun:      16737 addr:6eaf expected_valid:0
           167445000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           167455000 linemun:      16738 addr:6eaf expected_valid:0
           167455000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           167465000 linemun:      16739 addr:6eaf expected_valid:0
           167465000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:6eaf
           167465000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6eaf
           167475000 linemun:      16740 addr:6eaf expected_valid:1
           167475000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:6eaf
           167485000 linemun:      16741 addr:6eb0 expected_valid:0
           167485000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           167495000 linemun:      16742 addr:6eb0 expected_valid:0
           167495000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           167505000 linemun:      16743 addr:6eb0 expected_valid:0
           167505000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           167515000 linemun:      16744 addr:6eb0 expected_valid:0
           167515000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           167525000 linemun:      16745 addr:6eb0 expected_valid:0
           167525000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           167535000 linemun:      16746 addr:6eb0 expected_valid:0
           167535000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           167545000 linemun:      16747 addr:6eb0 expected_valid:0
           167545000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           167555000 linemun:      16748 addr:6eb0 expected_valid:0
           167555000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           167565000 linemun:      16749 addr:6eb0 expected_valid:0
           167565000 RTL LRU_BIT[30]=01 FOR MISS ADDR:6eb0
           167565000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6eb0
           167575000 linemun:      16750 addr:6eb0 expected_valid:1
           167575000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:6eb0
           167585000 linemun:      16751 addr:6eb1 expected_valid:0
           167585000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           167595000 linemun:      16752 addr:6eb1 expected_valid:0
           167595000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           167605000 linemun:      16753 addr:6eb1 expected_valid:0
           167605000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           167615000 linemun:      16754 addr:6eb1 expected_valid:0
           167615000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           167625000 linemun:      16755 addr:6eb1 expected_valid:0
           167625000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           167635000 linemun:      16756 addr:6eb1 expected_valid:0
           167635000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           167645000 linemun:      16757 addr:6eb1 expected_valid:0
           167645000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           167655000 linemun:      16758 addr:6eb1 expected_valid:0
           167655000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           167665000 linemun:      16759 addr:6eb1 expected_valid:0
           167665000 RTL LRU_BIT[31]=01 FOR MISS ADDR:6eb1
           167665000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6eb1
           167675000 linemun:      16760 addr:6eb1 expected_valid:1
           167675000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:6eb1
           167685000 linemun:      16761 addr:6eb2 expected_valid:0
           167685000 RTL LRU_BIT[32]=10 FOR MISS ADDR:6eb2
           167695000 linemun:      16762 addr:6eb2 expected_valid:0
           167695000 RTL LRU_BIT[32]=10 FOR MISS ADDR:6eb2
           167705000 linemun:      16763 addr:6eb2 expected_valid:0
           167705000 RTL LRU_BIT[32]=10 FOR MISS ADDR:6eb2
           167715000 linemun:      16764 addr:6eb2 expected_valid:0
           167715000 RTL LRU_BIT[32]=10 FOR MISS ADDR:6eb2
           167725000 linemun:      16765 addr:6eb2 expected_valid:0
           167725000 RTL LRU_BIT[32]=10 FOR MISS ADDR:6eb2
           167735000 linemun:      16766 addr:6eb2 expected_valid:0
           167735000 RTL LRU_BIT[32]=10 FOR MISS ADDR:6eb2
           167745000 linemun:      16767 addr:6eb2 expected_valid:0
           167745000 RTL LRU_BIT[32]=10 FOR MISS ADDR:6eb2
           167755000 linemun:      16768 addr:6eb2 expected_valid:0
           167755000 RTL LRU_BIT[32]=10 FOR MISS ADDR:6eb2
           167765000 linemun:      16769 addr:6eb2 expected_valid:0
           167765000 RTL LRU_BIT[32]=10 FOR MISS ADDR:6eb2
           167765000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6eb2
           167775000 linemun:      16770 addr:6eb2 expected_valid:1
           167775000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:6eb2
           167785000 linemun:      16771 addr:6eb3 expected_valid:0
           167785000 RTL LRU_BIT[33]=10 FOR MISS ADDR:6eb3
           167795000 linemun:      16772 addr:6eb3 expected_valid:0
           167795000 RTL LRU_BIT[33]=10 FOR MISS ADDR:6eb3
           167805000 linemun:      16773 addr:6eb3 expected_valid:0
           167805000 RTL LRU_BIT[33]=10 FOR MISS ADDR:6eb3
           167815000 linemun:      16774 addr:6eb3 expected_valid:0
           167815000 RTL LRU_BIT[33]=10 FOR MISS ADDR:6eb3
           167825000 linemun:      16775 addr:6eb3 expected_valid:0
           167825000 RTL LRU_BIT[33]=10 FOR MISS ADDR:6eb3
           167835000 linemun:      16776 addr:6eb3 expected_valid:0
           167835000 RTL LRU_BIT[33]=10 FOR MISS ADDR:6eb3
           167845000 linemun:      16777 addr:6eb3 expected_valid:0
           167845000 RTL LRU_BIT[33]=10 FOR MISS ADDR:6eb3
           167855000 linemun:      16778 addr:6eb3 expected_valid:0
           167855000 RTL LRU_BIT[33]=10 FOR MISS ADDR:6eb3
           167865000 linemun:      16779 addr:6eb3 expected_valid:0
           167865000 RTL LRU_BIT[33]=10 FOR MISS ADDR:6eb3
           167865000 RTL LRU_BIT[33]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6eb3
           167875000 linemun:      16780 addr:6eb3 expected_valid:1
           167875000 RTL LRU_BIT[33]=01 UPDATED FOR HIT ADDR:6eb3
           167885000 linemun:      16781 addr:bac8 expected_valid:0
           167885000 RTL LRU_BIT[08]=01 FOR MISS ADDR:bac8
           167895000 linemun:      16782 addr:bac8 expected_valid:0
           167895000 RTL LRU_BIT[08]=01 FOR MISS ADDR:bac8
           167905000 linemun:      16783 addr:bac8 expected_valid:0
           167905000 RTL LRU_BIT[08]=01 FOR MISS ADDR:bac8
           167915000 linemun:      16784 addr:bac8 expected_valid:0
           167915000 RTL LRU_BIT[08]=01 FOR MISS ADDR:bac8
           167925000 linemun:      16785 addr:bac8 expected_valid:0
           167925000 RTL LRU_BIT[08]=01 FOR MISS ADDR:bac8
           167935000 linemun:      16786 addr:bac8 expected_valid:0
           167935000 RTL LRU_BIT[08]=01 FOR MISS ADDR:bac8
           167945000 linemun:      16787 addr:bac8 expected_valid:0
           167945000 RTL LRU_BIT[08]=01 FOR MISS ADDR:bac8
           167955000 linemun:      16788 addr:bac8 expected_valid:0
           167955000 RTL LRU_BIT[08]=01 FOR MISS ADDR:bac8
           167965000 linemun:      16789 addr:bac8 expected_valid:0
           167965000 RTL LRU_BIT[08]=01 FOR MISS ADDR:bac8
           167965000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:bac8
           167975000 linemun:      16790 addr:bac8 expected_valid:1
           167975000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:bac8
           167985000 linemun:      16791 addr:bac9 expected_valid:0
           167985000 RTL LRU_BIT[09]=10 FOR MISS ADDR:bac9
           167995000 linemun:      16792 addr:bac9 expected_valid:0
           167995000 RTL LRU_BIT[09]=10 FOR MISS ADDR:bac9
           168005000 linemun:      16793 addr:bac9 expected_valid:0
           168005000 RTL LRU_BIT[09]=10 FOR MISS ADDR:bac9
           168015000 linemun:      16794 addr:bac9 expected_valid:0
           168015000 RTL LRU_BIT[09]=10 FOR MISS ADDR:bac9
           168025000 linemun:      16795 addr:bac9 expected_valid:0
           168025000 RTL LRU_BIT[09]=10 FOR MISS ADDR:bac9
           168035000 linemun:      16796 addr:bac9 expected_valid:0
           168035000 RTL LRU_BIT[09]=10 FOR MISS ADDR:bac9
           168045000 linemun:      16797 addr:bac9 expected_valid:0
           168045000 RTL LRU_BIT[09]=10 FOR MISS ADDR:bac9
           168055000 linemun:      16798 addr:bac9 expected_valid:0
           168055000 RTL LRU_BIT[09]=10 FOR MISS ADDR:bac9
           168065000 linemun:      16799 addr:bac9 expected_valid:0
           168065000 RTL LRU_BIT[09]=10 FOR MISS ADDR:bac9
           168065000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bac9
           168075000 linemun:      16800 addr:bac9 expected_valid:1
           168075000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:bac9
           168085000 linemun:      16801 addr:4293 expected_valid:0
           168085000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           168095000 linemun:      16802 addr:4293 expected_valid:0
           168095000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           168105000 linemun:      16803 addr:4293 expected_valid:0
           168105000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           168115000 linemun:      16804 addr:4293 expected_valid:0
           168115000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           168125000 linemun:      16805 addr:4293 expected_valid:0
           168125000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           168135000 linemun:      16806 addr:4293 expected_valid:0
           168135000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           168145000 linemun:      16807 addr:4293 expected_valid:0
           168145000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           168155000 linemun:      16808 addr:4293 expected_valid:0
           168155000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           168165000 linemun:      16809 addr:4293 expected_valid:0
           168165000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           168165000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4293
           168175000 linemun:      16810 addr:4293 expected_valid:1
           168175000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:4293
           168185000 linemun:      16811 addr:9a0f expected_valid:1
           168185000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:9a0f
           168195000 linemun:      16812 addr:9a10 expected_valid:1
           168195000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:9a10
           168205000 linemun:      16813 addr:9a11 expected_valid:0
           168205000 RTL LRU_BIT[11]=10 FOR MISS ADDR:9a11
           168215000 linemun:      16814 addr:9a11 expected_valid:0
           168215000 RTL LRU_BIT[11]=10 FOR MISS ADDR:9a11
           168225000 linemun:      16815 addr:9a11 expected_valid:0
           168225000 RTL LRU_BIT[11]=10 FOR MISS ADDR:9a11
           168235000 linemun:      16816 addr:9a11 expected_valid:0
           168235000 RTL LRU_BIT[11]=10 FOR MISS ADDR:9a11
           168245000 linemun:      16817 addr:9a11 expected_valid:0
           168245000 RTL LRU_BIT[11]=10 FOR MISS ADDR:9a11
           168255000 linemun:      16818 addr:9a11 expected_valid:0
           168255000 RTL LRU_BIT[11]=10 FOR MISS ADDR:9a11
           168265000 linemun:      16819 addr:9a11 expected_valid:0
           168265000 RTL LRU_BIT[11]=10 FOR MISS ADDR:9a11
           168275000 linemun:      16820 addr:9a11 expected_valid:0
           168275000 RTL LRU_BIT[11]=10 FOR MISS ADDR:9a11
           168285000 linemun:      16821 addr:9a11 expected_valid:0
           168285000 RTL LRU_BIT[11]=10 FOR MISS ADDR:9a11
           168285000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:9a11
           168295000 linemun:      16822 addr:9a11 expected_valid:1
           168295000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:9a11
           168305000 linemun:      16823 addr:9a12 expected_valid:0
           168305000 RTL LRU_BIT[12]=10 FOR MISS ADDR:9a12
           168315000 linemun:      16824 addr:9a12 expected_valid:0
           168315000 RTL LRU_BIT[12]=10 FOR MISS ADDR:9a12
           168325000 linemun:      16825 addr:9a12 expected_valid:0
           168325000 RTL LRU_BIT[12]=10 FOR MISS ADDR:9a12
           168335000 linemun:      16826 addr:9a12 expected_valid:0
           168335000 RTL LRU_BIT[12]=10 FOR MISS ADDR:9a12
           168345000 linemun:      16827 addr:9a12 expected_valid:0
           168345000 RTL LRU_BIT[12]=10 FOR MISS ADDR:9a12
           168355000 linemun:      16828 addr:9a12 expected_valid:0
           168355000 RTL LRU_BIT[12]=10 FOR MISS ADDR:9a12
           168365000 linemun:      16829 addr:9a12 expected_valid:0
           168365000 RTL LRU_BIT[12]=10 FOR MISS ADDR:9a12
           168375000 linemun:      16830 addr:9a12 expected_valid:0
           168375000 RTL LRU_BIT[12]=10 FOR MISS ADDR:9a12
           168385000 linemun:      16831 addr:9a12 expected_valid:0
           168385000 RTL LRU_BIT[12]=10 FOR MISS ADDR:9a12
           168385000 RTL LRU_BIT[12]=10 UPDATED FOR BLOCK0 REPLACE ADDR:9a12
           168395000 linemun:      16832 addr:9a12 expected_valid:1
           168395000 RTL LRU_BIT[12]=01 UPDATED FOR HIT ADDR:9a12
           168405000 linemun:      16833 addr:5500 expected_valid:0
           168405000 RTL LRU_BIT[00]=10 FOR MISS ADDR:5500
           168415000 linemun:      16834 addr:5500 expected_valid:0
           168415000 RTL LRU_BIT[00]=10 FOR MISS ADDR:5500
           168425000 linemun:      16835 addr:5500 expected_valid:0
           168425000 RTL LRU_BIT[00]=10 FOR MISS ADDR:5500
           168435000 linemun:      16836 addr:5500 expected_valid:0
           168435000 RTL LRU_BIT[00]=10 FOR MISS ADDR:5500
           168445000 linemun:      16837 addr:5500 expected_valid:0
           168445000 RTL LRU_BIT[00]=10 FOR MISS ADDR:5500
           168455000 linemun:      16838 addr:5500 expected_valid:0
           168455000 RTL LRU_BIT[00]=10 FOR MISS ADDR:5500
           168465000 linemun:      16839 addr:5500 expected_valid:0
           168465000 RTL LRU_BIT[00]=10 FOR MISS ADDR:5500
           168475000 linemun:      16840 addr:5500 expected_valid:0
           168475000 RTL LRU_BIT[00]=10 FOR MISS ADDR:5500
           168485000 linemun:      16841 addr:5500 expected_valid:0
           168485000 RTL LRU_BIT[00]=10 FOR MISS ADDR:5500
           168485000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5500
           168495000 linemun:      16842 addr:5500 expected_valid:1
           168495000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:5500
           168505000 linemun:      16843 addr:5501 expected_valid:0
           168505000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           168515000 linemun:      16844 addr:5501 expected_valid:0
           168515000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           168525000 linemun:      16845 addr:5501 expected_valid:0
           168525000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           168535000 linemun:      16846 addr:5501 expected_valid:0
           168535000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           168545000 linemun:      16847 addr:5501 expected_valid:0
           168545000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           168555000 linemun:      16848 addr:5501 expected_valid:0
           168555000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           168565000 linemun:      16849 addr:5501 expected_valid:0
           168565000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           168575000 linemun:      16850 addr:5501 expected_valid:0
           168575000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           168585000 linemun:      16851 addr:5501 expected_valid:0
           168585000 RTL LRU_BIT[01]=10 FOR MISS ADDR:5501
           168585000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5501
           168595000 linemun:      16852 addr:5501 expected_valid:1
           168595000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:5501
           168605000 linemun:      16853 addr:5502 expected_valid:0
           168605000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5502
           168615000 linemun:      16854 addr:5502 expected_valid:0
           168615000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5502
           168625000 linemun:      16855 addr:5502 expected_valid:0
           168625000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5502
           168635000 linemun:      16856 addr:5502 expected_valid:0
           168635000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5502
           168645000 linemun:      16857 addr:5502 expected_valid:0
           168645000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5502
           168655000 linemun:      16858 addr:5502 expected_valid:0
           168655000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5502
           168665000 linemun:      16859 addr:5502 expected_valid:0
           168665000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5502
           168675000 linemun:      16860 addr:5502 expected_valid:0
           168675000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5502
           168685000 linemun:      16861 addr:5502 expected_valid:0
           168685000 RTL LRU_BIT[02]=01 FOR MISS ADDR:5502
           168685000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5502
           168695000 linemun:      16862 addr:5502 expected_valid:1
           168695000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:5502
           168705000 linemun:      16863 addr:5503 expected_valid:0
           168705000 RTL LRU_BIT[03]=10 FOR MISS ADDR:5503
           168715000 linemun:      16864 addr:5503 expected_valid:0
           168715000 RTL LRU_BIT[03]=10 FOR MISS ADDR:5503
           168725000 linemun:      16865 addr:5503 expected_valid:0
           168725000 RTL LRU_BIT[03]=10 FOR MISS ADDR:5503
           168735000 linemun:      16866 addr:5503 expected_valid:0
           168735000 RTL LRU_BIT[03]=10 FOR MISS ADDR:5503
           168745000 linemun:      16867 addr:5503 expected_valid:0
           168745000 RTL LRU_BIT[03]=10 FOR MISS ADDR:5503
           168755000 linemun:      16868 addr:5503 expected_valid:0
           168755000 RTL LRU_BIT[03]=10 FOR MISS ADDR:5503
           168765000 linemun:      16869 addr:5503 expected_valid:0
           168765000 RTL LRU_BIT[03]=10 FOR MISS ADDR:5503
           168775000 linemun:      16870 addr:5503 expected_valid:0
           168775000 RTL LRU_BIT[03]=10 FOR MISS ADDR:5503
           168785000 linemun:      16871 addr:5503 expected_valid:0
           168785000 RTL LRU_BIT[03]=10 FOR MISS ADDR:5503
           168785000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5503
           168795000 linemun:      16872 addr:5503 expected_valid:1
           168795000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:5503
           168805000 linemun:      16873 addr:5504 expected_valid:0
           168805000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5504
           168815000 linemun:      16874 addr:5504 expected_valid:0
           168815000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5504
           168825000 linemun:      16875 addr:5504 expected_valid:0
           168825000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5504
           168835000 linemun:      16876 addr:5504 expected_valid:0
           168835000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5504
           168845000 linemun:      16877 addr:5504 expected_valid:0
           168845000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5504
           168855000 linemun:      16878 addr:5504 expected_valid:0
           168855000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5504
           168865000 linemun:      16879 addr:5504 expected_valid:0
           168865000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5504
           168875000 linemun:      16880 addr:5504 expected_valid:0
           168875000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5504
           168885000 linemun:      16881 addr:5504 expected_valid:0
           168885000 RTL LRU_BIT[04]=10 FOR MISS ADDR:5504
           168885000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5504
           168895000 linemun:      16882 addr:5504 expected_valid:1
           168895000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:5504
           168905000 linemun:      16883 addr:5505 expected_valid:0
           168905000 RTL LRU_BIT[05]=01 FOR MISS ADDR:5505
           168915000 linemun:      16884 addr:5505 expected_valid:0
           168915000 RTL LRU_BIT[05]=01 FOR MISS ADDR:5505
           168925000 linemun:      16885 addr:5505 expected_valid:0
           168925000 RTL LRU_BIT[05]=01 FOR MISS ADDR:5505
           168935000 linemun:      16886 addr:5505 expected_valid:0
           168935000 RTL LRU_BIT[05]=01 FOR MISS ADDR:5505
           168945000 linemun:      16887 addr:5505 expected_valid:0
           168945000 RTL LRU_BIT[05]=01 FOR MISS ADDR:5505
           168955000 linemun:      16888 addr:5505 expected_valid:0
           168955000 RTL LRU_BIT[05]=01 FOR MISS ADDR:5505
           168965000 linemun:      16889 addr:5505 expected_valid:0
           168965000 RTL LRU_BIT[05]=01 FOR MISS ADDR:5505
           168975000 linemun:      16890 addr:5505 expected_valid:0
           168975000 RTL LRU_BIT[05]=01 FOR MISS ADDR:5505
           168985000 linemun:      16891 addr:5505 expected_valid:0
           168985000 RTL LRU_BIT[05]=01 FOR MISS ADDR:5505
           168985000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5505
           168995000 linemun:      16892 addr:5505 expected_valid:1
           168995000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:5505
           169005000 linemun:      16893 addr:5506 expected_valid:0
           169005000 RTL LRU_BIT[06]=01 FOR MISS ADDR:5506
           169015000 linemun:      16894 addr:5506 expected_valid:0
           169015000 RTL LRU_BIT[06]=01 FOR MISS ADDR:5506
           169025000 linemun:      16895 addr:5506 expected_valid:0
           169025000 RTL LRU_BIT[06]=01 FOR MISS ADDR:5506
           169035000 linemun:      16896 addr:5506 expected_valid:0
           169035000 RTL LRU_BIT[06]=01 FOR MISS ADDR:5506
           169045000 linemun:      16897 addr:5506 expected_valid:0
           169045000 RTL LRU_BIT[06]=01 FOR MISS ADDR:5506
           169055000 linemun:      16898 addr:5506 expected_valid:0
           169055000 RTL LRU_BIT[06]=01 FOR MISS ADDR:5506
           169065000 linemun:      16899 addr:5506 expected_valid:0
           169065000 RTL LRU_BIT[06]=01 FOR MISS ADDR:5506
           169075000 linemun:      16900 addr:5506 expected_valid:0
           169075000 RTL LRU_BIT[06]=01 FOR MISS ADDR:5506
           169085000 linemun:      16901 addr:5506 expected_valid:0
           169085000 RTL LRU_BIT[06]=01 FOR MISS ADDR:5506
           169085000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5506
           169095000 linemun:      16902 addr:5506 expected_valid:1
           169095000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:5506
           169105000 linemun:      16903 addr:5507 expected_valid:0
           169105000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5507
           169115000 linemun:      16904 addr:5507 expected_valid:0
           169115000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5507
           169125000 linemun:      16905 addr:5507 expected_valid:0
           169125000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5507
           169135000 linemun:      16906 addr:5507 expected_valid:0
           169135000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5507
           169145000 linemun:      16907 addr:5507 expected_valid:0
           169145000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5507
           169155000 linemun:      16908 addr:5507 expected_valid:0
           169155000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5507
           169165000 linemun:      16909 addr:5507 expected_valid:0
           169165000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5507
           169175000 linemun:      16910 addr:5507 expected_valid:0
           169175000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5507
           169185000 linemun:      16911 addr:5507 expected_valid:0
           169185000 RTL LRU_BIT[07]=10 FOR MISS ADDR:5507
           169185000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5507
           169195000 linemun:      16912 addr:5507 expected_valid:1
           169195000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:5507
           169205000 linemun:      16913 addr:5508 expected_valid:0
           169205000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5508
           169215000 linemun:      16914 addr:5508 expected_valid:0
           169215000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5508
           169225000 linemun:      16915 addr:5508 expected_valid:0
           169225000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5508
           169235000 linemun:      16916 addr:5508 expected_valid:0
           169235000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5508
           169245000 linemun:      16917 addr:5508 expected_valid:0
           169245000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5508
           169255000 linemun:      16918 addr:5508 expected_valid:0
           169255000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5508
           169265000 linemun:      16919 addr:5508 expected_valid:0
           169265000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5508
           169275000 linemun:      16920 addr:5508 expected_valid:0
           169275000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5508
           169285000 linemun:      16921 addr:5508 expected_valid:0
           169285000 RTL LRU_BIT[08]=10 FOR MISS ADDR:5508
           169285000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5508
           169295000 linemun:      16922 addr:5508 expected_valid:1
           169295000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:5508
           169305000 linemun:      16923 addr:5509 expected_valid:0
           169305000 RTL LRU_BIT[09]=01 FOR MISS ADDR:5509
           169315000 linemun:      16924 addr:5509 expected_valid:0
           169315000 RTL LRU_BIT[09]=01 FOR MISS ADDR:5509
           169325000 linemun:      16925 addr:5509 expected_valid:0
           169325000 RTL LRU_BIT[09]=01 FOR MISS ADDR:5509
           169335000 linemun:      16926 addr:5509 expected_valid:0
           169335000 RTL LRU_BIT[09]=01 FOR MISS ADDR:5509
           169345000 linemun:      16927 addr:5509 expected_valid:0
           169345000 RTL LRU_BIT[09]=01 FOR MISS ADDR:5509
           169355000 linemun:      16928 addr:5509 expected_valid:0
           169355000 RTL LRU_BIT[09]=01 FOR MISS ADDR:5509
           169365000 linemun:      16929 addr:5509 expected_valid:0
           169365000 RTL LRU_BIT[09]=01 FOR MISS ADDR:5509
           169375000 linemun:      16930 addr:5509 expected_valid:0
           169375000 RTL LRU_BIT[09]=01 FOR MISS ADDR:5509
           169385000 linemun:      16931 addr:5509 expected_valid:0
           169385000 RTL LRU_BIT[09]=01 FOR MISS ADDR:5509
           169385000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5509
           169395000 linemun:      16932 addr:5509 expected_valid:1
           169395000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:5509
           169405000 linemun:      16933 addr:550a expected_valid:0
           169405000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:550a
           169415000 linemun:      16934 addr:550a expected_valid:0
           169415000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:550a
           169425000 linemun:      16935 addr:550a expected_valid:0
           169425000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:550a
           169435000 linemun:      16936 addr:550a expected_valid:0
           169435000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:550a
           169445000 linemun:      16937 addr:550a expected_valid:0
           169445000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:550a
           169455000 linemun:      16938 addr:550a expected_valid:0
           169455000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:550a
           169465000 linemun:      16939 addr:550a expected_valid:0
           169465000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:550a
           169475000 linemun:      16940 addr:550a expected_valid:0
           169475000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:550a
           169485000 linemun:      16941 addr:550a expected_valid:0
           169485000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:550a
           169485000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:550a
           169495000 linemun:      16942 addr:550a expected_valid:1
           169495000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:550a
           169505000 linemun:      16943 addr:550b expected_valid:0
           169505000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:550b
           169515000 linemun:      16944 addr:550b expected_valid:0
           169515000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:550b
           169525000 linemun:      16945 addr:550b expected_valid:0
           169525000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:550b
           169535000 linemun:      16946 addr:550b expected_valid:0
           169535000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:550b
           169545000 linemun:      16947 addr:550b expected_valid:0
           169545000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:550b
           169555000 linemun:      16948 addr:550b expected_valid:0
           169555000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:550b
           169565000 linemun:      16949 addr:550b expected_valid:0
           169565000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:550b
           169575000 linemun:      16950 addr:550b expected_valid:0
           169575000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:550b
           169585000 linemun:      16951 addr:550b expected_valid:0
           169585000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:550b
           169585000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:550b
           169595000 linemun:      16952 addr:550b expected_valid:1
           169595000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:550b
           169605000 linemun:      16953 addr:abbf expected_valid:0
           169605000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:abbf
           169615000 linemun:      16954 addr:abbf expected_valid:0
           169615000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:abbf
           169625000 linemun:      16955 addr:abbf expected_valid:0
           169625000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:abbf
           169635000 linemun:      16956 addr:abbf expected_valid:0
           169635000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:abbf
           169645000 linemun:      16957 addr:abbf expected_valid:0
           169645000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:abbf
           169655000 linemun:      16958 addr:abbf expected_valid:0
           169655000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:abbf
           169665000 linemun:      16959 addr:abbf expected_valid:0
           169665000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:abbf
           169675000 linemun:      16960 addr:abbf expected_valid:0
           169675000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:abbf
           169685000 linemun:      16961 addr:abbf expected_valid:0
           169685000 RTL LRU_BIT[3f]=01 FOR MISS ADDR:abbf
           169685000 RTL LRU_BIT[3f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:abbf
           169695000 linemun:      16962 addr:abbf expected_valid:1
           169695000 RTL LRU_BIT[3f]=10 UPDATED FOR HIT ADDR:abbf
           169705000 linemun:      16963 addr:abc0 expected_valid:0
           169705000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           169715000 linemun:      16964 addr:abc0 expected_valid:0
           169715000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           169725000 linemun:      16965 addr:abc0 expected_valid:0
           169725000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           169735000 linemun:      16966 addr:abc0 expected_valid:0
           169735000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           169745000 linemun:      16967 addr:abc0 expected_valid:0
           169745000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           169755000 linemun:      16968 addr:abc0 expected_valid:0
           169755000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           169765000 linemun:      16969 addr:abc0 expected_valid:0
           169765000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           169775000 linemun:      16970 addr:abc0 expected_valid:0
           169775000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           169785000 linemun:      16971 addr:abc0 expected_valid:0
           169785000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           169785000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:abc0
           169795000 linemun:      16972 addr:abc0 expected_valid:1
           169795000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:abc0
           169805000 linemun:      16973 addr:abc1 expected_valid:0
           169805000 RTL LRU_BIT[01]=01 FOR MISS ADDR:abc1
           169815000 linemun:      16974 addr:abc1 expected_valid:0
           169815000 RTL LRU_BIT[01]=01 FOR MISS ADDR:abc1
           169825000 linemun:      16975 addr:abc1 expected_valid:0
           169825000 RTL LRU_BIT[01]=01 FOR MISS ADDR:abc1
           169835000 linemun:      16976 addr:abc1 expected_valid:0
           169835000 RTL LRU_BIT[01]=01 FOR MISS ADDR:abc1
           169845000 linemun:      16977 addr:abc1 expected_valid:0
           169845000 RTL LRU_BIT[01]=01 FOR MISS ADDR:abc1
           169855000 linemun:      16978 addr:abc1 expected_valid:0
           169855000 RTL LRU_BIT[01]=01 FOR MISS ADDR:abc1
           169865000 linemun:      16979 addr:abc1 expected_valid:0
           169865000 RTL LRU_BIT[01]=01 FOR MISS ADDR:abc1
           169875000 linemun:      16980 addr:abc1 expected_valid:0
           169875000 RTL LRU_BIT[01]=01 FOR MISS ADDR:abc1
           169885000 linemun:      16981 addr:abc1 expected_valid:0
           169885000 RTL LRU_BIT[01]=01 FOR MISS ADDR:abc1
           169885000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:abc1
           169895000 linemun:      16982 addr:abc1 expected_valid:1
           169895000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:abc1
           169905000 linemun:      16983 addr:abc2 expected_valid:0
           169905000 RTL LRU_BIT[02]=10 FOR MISS ADDR:abc2
           169915000 linemun:      16984 addr:abc2 expected_valid:0
           169915000 RTL LRU_BIT[02]=10 FOR MISS ADDR:abc2
           169925000 linemun:      16985 addr:abc2 expected_valid:0
           169925000 RTL LRU_BIT[02]=10 FOR MISS ADDR:abc2
           169935000 linemun:      16986 addr:abc2 expected_valid:0
           169935000 RTL LRU_BIT[02]=10 FOR MISS ADDR:abc2
           169945000 linemun:      16987 addr:abc2 expected_valid:0
           169945000 RTL LRU_BIT[02]=10 FOR MISS ADDR:abc2
           169955000 linemun:      16988 addr:abc2 expected_valid:0
           169955000 RTL LRU_BIT[02]=10 FOR MISS ADDR:abc2
           169965000 linemun:      16989 addr:abc2 expected_valid:0
           169965000 RTL LRU_BIT[02]=10 FOR MISS ADDR:abc2
           169975000 linemun:      16990 addr:abc2 expected_valid:0
           169975000 RTL LRU_BIT[02]=10 FOR MISS ADDR:abc2
           169985000 linemun:      16991 addr:abc2 expected_valid:0
           169985000 RTL LRU_BIT[02]=10 FOR MISS ADDR:abc2
           169985000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:abc2
           169995000 linemun:      16992 addr:abc2 expected_valid:1
           169995000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:abc2
           170005000 linemun:      16993 addr:abc3 expected_valid:0
           170005000 RTL LRU_BIT[03]=01 FOR MISS ADDR:abc3
           170015000 linemun:      16994 addr:abc3 expected_valid:0
           170015000 RTL LRU_BIT[03]=01 FOR MISS ADDR:abc3
           170025000 linemun:      16995 addr:abc3 expected_valid:0
           170025000 RTL LRU_BIT[03]=01 FOR MISS ADDR:abc3
           170035000 linemun:      16996 addr:abc3 expected_valid:0
           170035000 RTL LRU_BIT[03]=01 FOR MISS ADDR:abc3
           170045000 linemun:      16997 addr:abc3 expected_valid:0
           170045000 RTL LRU_BIT[03]=01 FOR MISS ADDR:abc3
           170055000 linemun:      16998 addr:abc3 expected_valid:0
           170055000 RTL LRU_BIT[03]=01 FOR MISS ADDR:abc3
           170065000 linemun:      16999 addr:abc3 expected_valid:0
           170065000 RTL LRU_BIT[03]=01 FOR MISS ADDR:abc3
           170075000 linemun:      17000 addr:abc3 expected_valid:0
           170075000 RTL LRU_BIT[03]=01 FOR MISS ADDR:abc3
           170085000 linemun:      17001 addr:abc3 expected_valid:0
           170085000 RTL LRU_BIT[03]=01 FOR MISS ADDR:abc3
           170085000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:abc3
           170095000 linemun:      17002 addr:abc3 expected_valid:1
           170095000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:abc3
           170105000 linemun:      17003 addr:89e4 expected_valid:0
           170105000 RTL LRU_BIT[24]=01 FOR MISS ADDR:89e4
           170115000 linemun:      17004 addr:89e4 expected_valid:0
           170115000 RTL LRU_BIT[24]=01 FOR MISS ADDR:89e4
           170125000 linemun:      17005 addr:89e4 expected_valid:0
           170125000 RTL LRU_BIT[24]=01 FOR MISS ADDR:89e4
           170135000 linemun:      17006 addr:89e4 expected_valid:0
           170135000 RTL LRU_BIT[24]=01 FOR MISS ADDR:89e4
           170145000 linemun:      17007 addr:89e4 expected_valid:0
           170145000 RTL LRU_BIT[24]=01 FOR MISS ADDR:89e4
           170155000 linemun:      17008 addr:89e4 expected_valid:0
           170155000 RTL LRU_BIT[24]=01 FOR MISS ADDR:89e4
           170165000 linemun:      17009 addr:89e4 expected_valid:0
           170165000 RTL LRU_BIT[24]=01 FOR MISS ADDR:89e4
           170175000 linemun:      17010 addr:89e4 expected_valid:0
           170175000 RTL LRU_BIT[24]=01 FOR MISS ADDR:89e4
           170185000 linemun:      17011 addr:89e4 expected_valid:0
           170185000 RTL LRU_BIT[24]=01 FOR MISS ADDR:89e4
           170185000 RTL LRU_BIT[24]=01 UPDATED FOR BLOCK1 REPLACE ADDR:89e4
           170195000 linemun:      17012 addr:89e4 expected_valid:1
           170195000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:89e4
           170205000 linemun:      17013 addr:89e5 expected_valid:0
           170205000 RTL LRU_BIT[25]=10 FOR MISS ADDR:89e5
           170215000 linemun:      17014 addr:89e5 expected_valid:0
           170215000 RTL LRU_BIT[25]=10 FOR MISS ADDR:89e5
           170225000 linemun:      17015 addr:89e5 expected_valid:0
           170225000 RTL LRU_BIT[25]=10 FOR MISS ADDR:89e5
           170235000 linemun:      17016 addr:89e5 expected_valid:0
           170235000 RTL LRU_BIT[25]=10 FOR MISS ADDR:89e5
           170245000 linemun:      17017 addr:89e5 expected_valid:0
           170245000 RTL LRU_BIT[25]=10 FOR MISS ADDR:89e5
           170255000 linemun:      17018 addr:89e5 expected_valid:0
           170255000 RTL LRU_BIT[25]=10 FOR MISS ADDR:89e5
           170265000 linemun:      17019 addr:89e5 expected_valid:0
           170265000 RTL LRU_BIT[25]=10 FOR MISS ADDR:89e5
           170275000 linemun:      17020 addr:89e5 expected_valid:0
           170275000 RTL LRU_BIT[25]=10 FOR MISS ADDR:89e5
           170285000 linemun:      17021 addr:89e5 expected_valid:0
           170285000 RTL LRU_BIT[25]=10 FOR MISS ADDR:89e5
           170285000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:89e5
           170295000 linemun:      17022 addr:89e5 expected_valid:1
           170295000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:89e5
           170305000 linemun:      17023 addr:89e6 expected_valid:0
           170305000 RTL LRU_BIT[26]=10 FOR MISS ADDR:89e6
           170315000 linemun:      17024 addr:89e6 expected_valid:0
           170315000 RTL LRU_BIT[26]=10 FOR MISS ADDR:89e6
           170325000 linemun:      17025 addr:89e6 expected_valid:0
           170325000 RTL LRU_BIT[26]=10 FOR MISS ADDR:89e6
           170335000 linemun:      17026 addr:89e6 expected_valid:0
           170335000 RTL LRU_BIT[26]=10 FOR MISS ADDR:89e6
           170345000 linemun:      17027 addr:89e6 expected_valid:0
           170345000 RTL LRU_BIT[26]=10 FOR MISS ADDR:89e6
           170355000 linemun:      17028 addr:89e6 expected_valid:0
           170355000 RTL LRU_BIT[26]=10 FOR MISS ADDR:89e6
           170365000 linemun:      17029 addr:89e6 expected_valid:0
           170365000 RTL LRU_BIT[26]=10 FOR MISS ADDR:89e6
           170375000 linemun:      17030 addr:89e6 expected_valid:0
           170375000 RTL LRU_BIT[26]=10 FOR MISS ADDR:89e6
           170385000 linemun:      17031 addr:89e6 expected_valid:0
           170385000 RTL LRU_BIT[26]=10 FOR MISS ADDR:89e6
           170385000 RTL LRU_BIT[26]=10 UPDATED FOR BLOCK0 REPLACE ADDR:89e6
           170395000 linemun:      17032 addr:89e6 expected_valid:1
           170395000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:89e6
           170405000 linemun:      17033 addr:89e7 expected_valid:0
           170405000 RTL LRU_BIT[27]=10 FOR MISS ADDR:89e7
           170415000 linemun:      17034 addr:89e7 expected_valid:0
           170415000 RTL LRU_BIT[27]=10 FOR MISS ADDR:89e7
           170425000 linemun:      17035 addr:89e7 expected_valid:0
           170425000 RTL LRU_BIT[27]=10 FOR MISS ADDR:89e7
           170435000 linemun:      17036 addr:89e7 expected_valid:0
           170435000 RTL LRU_BIT[27]=10 FOR MISS ADDR:89e7
           170445000 linemun:      17037 addr:89e7 expected_valid:0
           170445000 RTL LRU_BIT[27]=10 FOR MISS ADDR:89e7
           170455000 linemun:      17038 addr:89e7 expected_valid:0
           170455000 RTL LRU_BIT[27]=10 FOR MISS ADDR:89e7
           170465000 linemun:      17039 addr:89e7 expected_valid:0
           170465000 RTL LRU_BIT[27]=10 FOR MISS ADDR:89e7
           170475000 linemun:      17040 addr:89e7 expected_valid:0
           170475000 RTL LRU_BIT[27]=10 FOR MISS ADDR:89e7
           170485000 linemun:      17041 addr:89e7 expected_valid:0
           170485000 RTL LRU_BIT[27]=10 FOR MISS ADDR:89e7
           170485000 RTL LRU_BIT[27]=10 UPDATED FOR BLOCK0 REPLACE ADDR:89e7
           170495000 linemun:      17042 addr:89e7 expected_valid:1
           170495000 RTL LRU_BIT[27]=01 UPDATED FOR HIT ADDR:89e7
           170505000 linemun:      17043 addr:89e8 expected_valid:0
           170505000 RTL LRU_BIT[28]=01 FOR MISS ADDR:89e8
           170515000 linemun:      17044 addr:89e8 expected_valid:0
           170515000 RTL LRU_BIT[28]=01 FOR MISS ADDR:89e8
           170525000 linemun:      17045 addr:89e8 expected_valid:0
           170525000 RTL LRU_BIT[28]=01 FOR MISS ADDR:89e8
           170535000 linemun:      17046 addr:89e8 expected_valid:0
           170535000 RTL LRU_BIT[28]=01 FOR MISS ADDR:89e8
           170545000 linemun:      17047 addr:89e8 expected_valid:0
           170545000 RTL LRU_BIT[28]=01 FOR MISS ADDR:89e8
           170555000 linemun:      17048 addr:89e8 expected_valid:0
           170555000 RTL LRU_BIT[28]=01 FOR MISS ADDR:89e8
           170565000 linemun:      17049 addr:89e8 expected_valid:0
           170565000 RTL LRU_BIT[28]=01 FOR MISS ADDR:89e8
           170575000 linemun:      17050 addr:89e8 expected_valid:0
           170575000 RTL LRU_BIT[28]=01 FOR MISS ADDR:89e8
           170585000 linemun:      17051 addr:89e8 expected_valid:0
           170585000 RTL LRU_BIT[28]=01 FOR MISS ADDR:89e8
           170585000 RTL LRU_BIT[28]=01 UPDATED FOR BLOCK1 REPLACE ADDR:89e8
           170595000 linemun:      17052 addr:89e8 expected_valid:1
           170595000 RTL LRU_BIT[28]=10 UPDATED FOR HIT ADDR:89e8
           170605000 linemun:      17053 addr:89e9 expected_valid:0
           170605000 RTL LRU_BIT[29]=10 FOR MISS ADDR:89e9
           170615000 linemun:      17054 addr:89e9 expected_valid:0
           170615000 RTL LRU_BIT[29]=10 FOR MISS ADDR:89e9
           170625000 linemun:      17055 addr:89e9 expected_valid:0
           170625000 RTL LRU_BIT[29]=10 FOR MISS ADDR:89e9
           170635000 linemun:      17056 addr:89e9 expected_valid:0
           170635000 RTL LRU_BIT[29]=10 FOR MISS ADDR:89e9
           170645000 linemun:      17057 addr:89e9 expected_valid:0
           170645000 RTL LRU_BIT[29]=10 FOR MISS ADDR:89e9
           170655000 linemun:      17058 addr:89e9 expected_valid:0
           170655000 RTL LRU_BIT[29]=10 FOR MISS ADDR:89e9
           170665000 linemun:      17059 addr:89e9 expected_valid:0
           170665000 RTL LRU_BIT[29]=10 FOR MISS ADDR:89e9
           170675000 linemun:      17060 addr:89e9 expected_valid:0
           170675000 RTL LRU_BIT[29]=10 FOR MISS ADDR:89e9
           170685000 linemun:      17061 addr:89e9 expected_valid:0
           170685000 RTL LRU_BIT[29]=10 FOR MISS ADDR:89e9
           170685000 RTL LRU_BIT[29]=10 UPDATED FOR BLOCK0 REPLACE ADDR:89e9
           170695000 linemun:      17062 addr:89e9 expected_valid:1
           170695000 RTL LRU_BIT[29]=01 UPDATED FOR HIT ADDR:89e9
           170705000 linemun:      17063 addr:83a4 expected_valid:0
           170705000 RTL LRU_BIT[24]=10 FOR MISS ADDR:83a4
           170715000 linemun:      17064 addr:83a4 expected_valid:0
           170715000 RTL LRU_BIT[24]=10 FOR MISS ADDR:83a4
           170725000 linemun:      17065 addr:83a4 expected_valid:0
           170725000 RTL LRU_BIT[24]=10 FOR MISS ADDR:83a4
           170735000 linemun:      17066 addr:83a4 expected_valid:0
           170735000 RTL LRU_BIT[24]=10 FOR MISS ADDR:83a4
           170745000 linemun:      17067 addr:83a4 expected_valid:0
           170745000 RTL LRU_BIT[24]=10 FOR MISS ADDR:83a4
           170755000 linemun:      17068 addr:83a4 expected_valid:0
           170755000 RTL LRU_BIT[24]=10 FOR MISS ADDR:83a4
           170765000 linemun:      17069 addr:83a4 expected_valid:0
           170765000 RTL LRU_BIT[24]=10 FOR MISS ADDR:83a4
           170775000 linemun:      17070 addr:83a4 expected_valid:0
           170775000 RTL LRU_BIT[24]=10 FOR MISS ADDR:83a4
           170785000 linemun:      17071 addr:83a4 expected_valid:0
           170785000 RTL LRU_BIT[24]=10 FOR MISS ADDR:83a4
           170785000 RTL LRU_BIT[24]=10 UPDATED FOR BLOCK0 REPLACE ADDR:83a4
           170795000 linemun:      17072 addr:83a4 expected_valid:1
           170795000 RTL LRU_BIT[24]=01 UPDATED FOR HIT ADDR:83a4
           170805000 linemun:      17073 addr:b98a expected_valid:1
           170805000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:b98a
           170815000 linemun:      17074 addr:b98b expected_valid:0
           170815000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:b98b
           170825000 linemun:      17075 addr:b98b expected_valid:0
           170825000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:b98b
           170835000 linemun:      17076 addr:b98b expected_valid:0
           170835000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:b98b
           170845000 linemun:      17077 addr:b98b expected_valid:0
           170845000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:b98b
           170855000 linemun:      17078 addr:b98b expected_valid:0
           170855000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:b98b
           170865000 linemun:      17079 addr:b98b expected_valid:0
           170865000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:b98b
           170875000 linemun:      17080 addr:b98b expected_valid:0
           170875000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:b98b
           170885000 linemun:      17081 addr:b98b expected_valid:0
           170885000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:b98b
           170895000 linemun:      17082 addr:b98b expected_valid:0
           170895000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:b98b
           170895000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:b98b
           170905000 linemun:      17083 addr:b98b expected_valid:1
           170905000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:b98b
           170915000 linemun:      17084 addr:b98c expected_valid:0
           170915000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:b98c
           170925000 linemun:      17085 addr:b98c expected_valid:0
           170925000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:b98c
           170935000 linemun:      17086 addr:b98c expected_valid:0
           170935000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:b98c
           170945000 linemun:      17087 addr:b98c expected_valid:0
           170945000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:b98c
           170955000 linemun:      17088 addr:b98c expected_valid:0
           170955000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:b98c
           170965000 linemun:      17089 addr:b98c expected_valid:0
           170965000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:b98c
           170975000 linemun:      17090 addr:b98c expected_valid:0
           170975000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:b98c
           170985000 linemun:      17091 addr:b98c expected_valid:0
           170985000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:b98c
           170995000 linemun:      17092 addr:b98c expected_valid:0
           170995000 RTL LRU_BIT[0c]=01 FOR MISS ADDR:b98c
           170995000 RTL LRU_BIT[0c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:b98c
           171005000 linemun:      17093 addr:b98c expected_valid:1
           171005000 RTL LRU_BIT[0c]=10 UPDATED FOR HIT ADDR:b98c
           171015000 linemun:      17094 addr:6eaf expected_valid:1
           171015000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:6eaf
           171025000 linemun:      17095 addr:6eb0 expected_valid:1
           171025000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:6eb0
           171035000 linemun:      17096 addr:6eb1 expected_valid:1
           171035000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:6eb1
           171045000 linemun:      17097 addr:6eb2 expected_valid:1
           171045000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:6eb2
           171055000 linemun:      17098 addr:6eb3 expected_valid:1
           171055000 RTL LRU_BIT[33]=01 UPDATED FOR HIT ADDR:6eb3
           171065000 linemun:      17099 addr:6eb4 expected_valid:0
           171065000 RTL LRU_BIT[34]=10 FOR MISS ADDR:6eb4
           171075000 linemun:      17100 addr:6eb4 expected_valid:0
           171075000 RTL LRU_BIT[34]=10 FOR MISS ADDR:6eb4
           171085000 linemun:      17101 addr:6eb4 expected_valid:0
           171085000 RTL LRU_BIT[34]=10 FOR MISS ADDR:6eb4
           171095000 linemun:      17102 addr:6eb4 expected_valid:0
           171095000 RTL LRU_BIT[34]=10 FOR MISS ADDR:6eb4
           171105000 linemun:      17103 addr:6eb4 expected_valid:0
           171105000 RTL LRU_BIT[34]=10 FOR MISS ADDR:6eb4
           171115000 linemun:      17104 addr:6eb4 expected_valid:0
           171115000 RTL LRU_BIT[34]=10 FOR MISS ADDR:6eb4
           171125000 linemun:      17105 addr:6eb4 expected_valid:0
           171125000 RTL LRU_BIT[34]=10 FOR MISS ADDR:6eb4
           171135000 linemun:      17106 addr:6eb4 expected_valid:0
           171135000 RTL LRU_BIT[34]=10 FOR MISS ADDR:6eb4
           171145000 linemun:      17107 addr:6eb4 expected_valid:0
           171145000 RTL LRU_BIT[34]=10 FOR MISS ADDR:6eb4
           171145000 RTL LRU_BIT[34]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6eb4
           171155000 linemun:      17108 addr:6eb4 expected_valid:1
           171155000 RTL LRU_BIT[34]=01 UPDATED FOR HIT ADDR:6eb4
           171165000 linemun:      17109 addr:6eb5 expected_valid:0
           171165000 RTL LRU_BIT[35]=10 FOR MISS ADDR:6eb5
           171175000 linemun:      17110 addr:6eb5 expected_valid:0
           171175000 RTL LRU_BIT[35]=10 FOR MISS ADDR:6eb5
           171185000 linemun:      17111 addr:6eb5 expected_valid:0
           171185000 RTL LRU_BIT[35]=10 FOR MISS ADDR:6eb5
           171195000 linemun:      17112 addr:6eb5 expected_valid:0
           171195000 RTL LRU_BIT[35]=10 FOR MISS ADDR:6eb5
           171205000 linemun:      17113 addr:6eb5 expected_valid:0
           171205000 RTL LRU_BIT[35]=10 FOR MISS ADDR:6eb5
           171215000 linemun:      17114 addr:6eb5 expected_valid:0
           171215000 RTL LRU_BIT[35]=10 FOR MISS ADDR:6eb5
           171225000 linemun:      17115 addr:6eb5 expected_valid:0
           171225000 RTL LRU_BIT[35]=10 FOR MISS ADDR:6eb5
           171235000 linemun:      17116 addr:6eb5 expected_valid:0
           171235000 RTL LRU_BIT[35]=10 FOR MISS ADDR:6eb5
           171245000 linemun:      17117 addr:6eb5 expected_valid:0
           171245000 RTL LRU_BIT[35]=10 FOR MISS ADDR:6eb5
           171245000 RTL LRU_BIT[35]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6eb5
           171255000 linemun:      17118 addr:6eb5 expected_valid:1
           171255000 RTL LRU_BIT[35]=01 UPDATED FOR HIT ADDR:6eb5
           171265000 linemun:      17119 addr:6eb6 expected_valid:0
           171265000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6eb6
           171275000 linemun:      17120 addr:6eb6 expected_valid:0
           171275000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6eb6
           171285000 linemun:      17121 addr:6eb6 expected_valid:0
           171285000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6eb6
           171295000 linemun:      17122 addr:6eb6 expected_valid:0
           171295000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6eb6
           171305000 linemun:      17123 addr:6eb6 expected_valid:0
           171305000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6eb6
           171315000 linemun:      17124 addr:6eb6 expected_valid:0
           171315000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6eb6
           171325000 linemun:      17125 addr:6eb6 expected_valid:0
           171325000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6eb6
           171335000 linemun:      17126 addr:6eb6 expected_valid:0
           171335000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6eb6
           171345000 linemun:      17127 addr:6eb6 expected_valid:0
           171345000 RTL LRU_BIT[36]=10 FOR MISS ADDR:6eb6
           171345000 RTL LRU_BIT[36]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6eb6
           171355000 linemun:      17128 addr:6eb6 expected_valid:1
           171355000 RTL LRU_BIT[36]=01 UPDATED FOR HIT ADDR:6eb6
           171365000 linemun:      17129 addr:6eb7 expected_valid:0
           171365000 RTL LRU_BIT[37]=10 FOR MISS ADDR:6eb7
           171375000 linemun:      17130 addr:6eb7 expected_valid:0
           171375000 RTL LRU_BIT[37]=10 FOR MISS ADDR:6eb7
           171385000 linemun:      17131 addr:6eb7 expected_valid:0
           171385000 RTL LRU_BIT[37]=10 FOR MISS ADDR:6eb7
           171395000 linemun:      17132 addr:6eb7 expected_valid:0
           171395000 RTL LRU_BIT[37]=10 FOR MISS ADDR:6eb7
           171405000 linemun:      17133 addr:6eb7 expected_valid:0
           171405000 RTL LRU_BIT[37]=10 FOR MISS ADDR:6eb7
           171415000 linemun:      17134 addr:6eb7 expected_valid:0
           171415000 RTL LRU_BIT[37]=10 FOR MISS ADDR:6eb7
           171425000 linemun:      17135 addr:6eb7 expected_valid:0
           171425000 RTL LRU_BIT[37]=10 FOR MISS ADDR:6eb7
           171435000 linemun:      17136 addr:6eb7 expected_valid:0
           171435000 RTL LRU_BIT[37]=10 FOR MISS ADDR:6eb7
           171445000 linemun:      17137 addr:6eb7 expected_valid:0
           171445000 RTL LRU_BIT[37]=10 FOR MISS ADDR:6eb7
           171445000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6eb7
           171455000 linemun:      17138 addr:6eb7 expected_valid:1
           171455000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:6eb7
           171465000 linemun:      17139 addr:6eb8 expected_valid:0
           171465000 RTL LRU_BIT[38]=10 FOR MISS ADDR:6eb8
           171475000 linemun:      17140 addr:6eb8 expected_valid:0
           171475000 RTL LRU_BIT[38]=10 FOR MISS ADDR:6eb8
           171485000 linemun:      17141 addr:6eb8 expected_valid:0
           171485000 RTL LRU_BIT[38]=10 FOR MISS ADDR:6eb8
           171495000 linemun:      17142 addr:6eb8 expected_valid:0
           171495000 RTL LRU_BIT[38]=10 FOR MISS ADDR:6eb8
           171505000 linemun:      17143 addr:6eb8 expected_valid:0
           171505000 RTL LRU_BIT[38]=10 FOR MISS ADDR:6eb8
           171515000 linemun:      17144 addr:6eb8 expected_valid:0
           171515000 RTL LRU_BIT[38]=10 FOR MISS ADDR:6eb8
           171525000 linemun:      17145 addr:6eb8 expected_valid:0
           171525000 RTL LRU_BIT[38]=10 FOR MISS ADDR:6eb8
           171535000 linemun:      17146 addr:6eb8 expected_valid:0
           171535000 RTL LRU_BIT[38]=10 FOR MISS ADDR:6eb8
           171545000 linemun:      17147 addr:6eb8 expected_valid:0
           171545000 RTL LRU_BIT[38]=10 FOR MISS ADDR:6eb8
           171545000 RTL LRU_BIT[38]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6eb8
           171555000 linemun:      17148 addr:6eb8 expected_valid:1
           171555000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:6eb8
           171565000 linemun:      17149 addr:6eb9 expected_valid:0
           171565000 RTL LRU_BIT[39]=01 FOR MISS ADDR:6eb9
           171575000 linemun:      17150 addr:6eb9 expected_valid:0
           171575000 RTL LRU_BIT[39]=01 FOR MISS ADDR:6eb9
           171585000 linemun:      17151 addr:6eb9 expected_valid:0
           171585000 RTL LRU_BIT[39]=01 FOR MISS ADDR:6eb9
           171595000 linemun:      17152 addr:6eb9 expected_valid:0
           171595000 RTL LRU_BIT[39]=01 FOR MISS ADDR:6eb9
           171605000 linemun:      17153 addr:6eb9 expected_valid:0
           171605000 RTL LRU_BIT[39]=01 FOR MISS ADDR:6eb9
           171615000 linemun:      17154 addr:6eb9 expected_valid:0
           171615000 RTL LRU_BIT[39]=01 FOR MISS ADDR:6eb9
           171625000 linemun:      17155 addr:6eb9 expected_valid:0
           171625000 RTL LRU_BIT[39]=01 FOR MISS ADDR:6eb9
           171635000 linemun:      17156 addr:6eb9 expected_valid:0
           171635000 RTL LRU_BIT[39]=01 FOR MISS ADDR:6eb9
           171645000 linemun:      17157 addr:6eb9 expected_valid:0
           171645000 RTL LRU_BIT[39]=01 FOR MISS ADDR:6eb9
           171645000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6eb9
           171655000 linemun:      17158 addr:6eb9 expected_valid:1
           171655000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:6eb9
           171665000 linemun:      17159 addr:6eba expected_valid:0
           171665000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6eba
           171675000 linemun:      17160 addr:6eba expected_valid:0
           171675000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6eba
           171685000 linemun:      17161 addr:6eba expected_valid:0
           171685000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6eba
           171695000 linemun:      17162 addr:6eba expected_valid:0
           171695000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6eba
           171705000 linemun:      17163 addr:6eba expected_valid:0
           171705000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6eba
           171715000 linemun:      17164 addr:6eba expected_valid:0
           171715000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6eba
           171725000 linemun:      17165 addr:6eba expected_valid:0
           171725000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6eba
           171735000 linemun:      17166 addr:6eba expected_valid:0
           171735000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6eba
           171745000 linemun:      17167 addr:6eba expected_valid:0
           171745000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:6eba
           171745000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:6eba
           171755000 linemun:      17168 addr:6eba expected_valid:1
           171755000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:6eba
           171765000 linemun:      17169 addr:6ebb expected_valid:0
           171765000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6ebb
           171775000 linemun:      17170 addr:6ebb expected_valid:0
           171775000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6ebb
           171785000 linemun:      17171 addr:6ebb expected_valid:0
           171785000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6ebb
           171795000 linemun:      17172 addr:6ebb expected_valid:0
           171795000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6ebb
           171805000 linemun:      17173 addr:6ebb expected_valid:0
           171805000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6ebb
           171815000 linemun:      17174 addr:6ebb expected_valid:0
           171815000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6ebb
           171825000 linemun:      17175 addr:6ebb expected_valid:0
           171825000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6ebb
           171835000 linemun:      17176 addr:6ebb expected_valid:0
           171835000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6ebb
           171845000 linemun:      17177 addr:6ebb expected_valid:0
           171845000 RTL LRU_BIT[3b]=01 FOR MISS ADDR:6ebb
           171845000 RTL LRU_BIT[3b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:6ebb
           171855000 linemun:      17178 addr:6ebb expected_valid:1
           171855000 RTL LRU_BIT[3b]=10 UPDATED FOR HIT ADDR:6ebb
           171865000 linemun:      17179 addr:b46d expected_valid:0
           171865000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:b46d
           171875000 linemun:      17180 addr:b46d expected_valid:0
           171875000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:b46d
           171885000 linemun:      17181 addr:b46d expected_valid:0
           171885000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:b46d
           171895000 linemun:      17182 addr:b46d expected_valid:0
           171895000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:b46d
           171905000 linemun:      17183 addr:b46d expected_valid:0
           171905000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:b46d
           171915000 linemun:      17184 addr:b46d expected_valid:0
           171915000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:b46d
           171925000 linemun:      17185 addr:b46d expected_valid:0
           171925000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:b46d
           171935000 linemun:      17186 addr:b46d expected_valid:0
           171935000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:b46d
           171945000 linemun:      17187 addr:b46d expected_valid:0
           171945000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:b46d
           171945000 RTL LRU_BIT[2d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:b46d
           171955000 linemun:      17188 addr:b46d expected_valid:1
           171955000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:b46d
           171965000 linemun:      17189 addr:b46e expected_valid:0
           171965000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:b46e
           171975000 linemun:      17190 addr:b46e expected_valid:0
           171975000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:b46e
           171985000 linemun:      17191 addr:b46e expected_valid:0
           171985000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:b46e
           171995000 linemun:      17192 addr:b46e expected_valid:0
           171995000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:b46e
           172005000 linemun:      17193 addr:b46e expected_valid:0
           172005000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:b46e
           172015000 linemun:      17194 addr:b46e expected_valid:0
           172015000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:b46e
           172025000 linemun:      17195 addr:b46e expected_valid:0
           172025000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:b46e
           172035000 linemun:      17196 addr:b46e expected_valid:0
           172035000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:b46e
           172045000 linemun:      17197 addr:b46e expected_valid:0
           172045000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:b46e
           172045000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:b46e
           172055000 linemun:      17198 addr:b46e expected_valid:1
           172055000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:b46e
           172065000 linemun:      17199 addr:b46f expected_valid:0
           172065000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:b46f
           172075000 linemun:      17200 addr:b46f expected_valid:0
           172075000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:b46f
           172085000 linemun:      17201 addr:b46f expected_valid:0
           172085000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:b46f
           172095000 linemun:      17202 addr:b46f expected_valid:0
           172095000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:b46f
           172105000 linemun:      17203 addr:b46f expected_valid:0
           172105000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:b46f
           172115000 linemun:      17204 addr:b46f expected_valid:0
           172115000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:b46f
           172125000 linemun:      17205 addr:b46f expected_valid:0
           172125000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:b46f
           172135000 linemun:      17206 addr:b46f expected_valid:0
           172135000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:b46f
           172145000 linemun:      17207 addr:b46f expected_valid:0
           172145000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:b46f
           172145000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:b46f
           172155000 linemun:      17208 addr:b46f expected_valid:1
           172155000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:b46f
           172165000 linemun:      17209 addr:b470 expected_valid:0
           172165000 RTL LRU_BIT[30]=10 FOR MISS ADDR:b470
           172175000 linemun:      17210 addr:b470 expected_valid:0
           172175000 RTL LRU_BIT[30]=10 FOR MISS ADDR:b470
           172185000 linemun:      17211 addr:b470 expected_valid:0
           172185000 RTL LRU_BIT[30]=10 FOR MISS ADDR:b470
           172195000 linemun:      17212 addr:b470 expected_valid:0
           172195000 RTL LRU_BIT[30]=10 FOR MISS ADDR:b470
           172205000 linemun:      17213 addr:b470 expected_valid:0
           172205000 RTL LRU_BIT[30]=10 FOR MISS ADDR:b470
           172215000 linemun:      17214 addr:b470 expected_valid:0
           172215000 RTL LRU_BIT[30]=10 FOR MISS ADDR:b470
           172225000 linemun:      17215 addr:b470 expected_valid:0
           172225000 RTL LRU_BIT[30]=10 FOR MISS ADDR:b470
           172235000 linemun:      17216 addr:b470 expected_valid:0
           172235000 RTL LRU_BIT[30]=10 FOR MISS ADDR:b470
           172245000 linemun:      17217 addr:b470 expected_valid:0
           172245000 RTL LRU_BIT[30]=10 FOR MISS ADDR:b470
           172245000 RTL LRU_BIT[30]=10 UPDATED FOR BLOCK0 REPLACE ADDR:b470
           172255000 linemun:      17218 addr:b470 expected_valid:1
           172255000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:b470
           172265000 linemun:      17219 addr:5807 expected_valid:0
           172265000 RTL LRU_BIT[07]=01 FOR MISS ADDR:5807
           172275000 linemun:      17220 addr:5807 expected_valid:0
           172275000 RTL LRU_BIT[07]=01 FOR MISS ADDR:5807
           172285000 linemun:      17221 addr:5807 expected_valid:0
           172285000 RTL LRU_BIT[07]=01 FOR MISS ADDR:5807
           172295000 linemun:      17222 addr:5807 expected_valid:0
           172295000 RTL LRU_BIT[07]=01 FOR MISS ADDR:5807
           172305000 linemun:      17223 addr:5807 expected_valid:0
           172305000 RTL LRU_BIT[07]=01 FOR MISS ADDR:5807
           172315000 linemun:      17224 addr:5807 expected_valid:0
           172315000 RTL LRU_BIT[07]=01 FOR MISS ADDR:5807
           172325000 linemun:      17225 addr:5807 expected_valid:0
           172325000 RTL LRU_BIT[07]=01 FOR MISS ADDR:5807
           172335000 linemun:      17226 addr:5807 expected_valid:0
           172335000 RTL LRU_BIT[07]=01 FOR MISS ADDR:5807
           172345000 linemun:      17227 addr:5807 expected_valid:0
           172345000 RTL LRU_BIT[07]=01 FOR MISS ADDR:5807
           172345000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5807
           172355000 linemun:      17228 addr:5807 expected_valid:1
           172355000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:5807
           172365000 linemun:      17229 addr:5808 expected_valid:0
           172365000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5808
           172375000 linemun:      17230 addr:5808 expected_valid:0
           172375000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5808
           172385000 linemun:      17231 addr:5808 expected_valid:0
           172385000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5808
           172395000 linemun:      17232 addr:5808 expected_valid:0
           172395000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5808
           172405000 linemun:      17233 addr:5808 expected_valid:0
           172405000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5808
           172415000 linemun:      17234 addr:5808 expected_valid:0
           172415000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5808
           172425000 linemun:      17235 addr:5808 expected_valid:0
           172425000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5808
           172435000 linemun:      17236 addr:5808 expected_valid:0
           172435000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5808
           172445000 linemun:      17237 addr:5808 expected_valid:0
           172445000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5808
           172445000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5808
           172455000 linemun:      17238 addr:5808 expected_valid:1
           172455000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:5808
           172465000 linemun:      17239 addr:5809 expected_valid:0
           172465000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5809
           172475000 linemun:      17240 addr:5809 expected_valid:0
           172475000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5809
           172485000 linemun:      17241 addr:5809 expected_valid:0
           172485000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5809
           172495000 linemun:      17242 addr:5809 expected_valid:0
           172495000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5809
           172505000 linemun:      17243 addr:5809 expected_valid:0
           172505000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5809
           172515000 linemun:      17244 addr:5809 expected_valid:0
           172515000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5809
           172525000 linemun:      17245 addr:5809 expected_valid:0
           172525000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5809
           172535000 linemun:      17246 addr:5809 expected_valid:0
           172535000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5809
           172545000 linemun:      17247 addr:5809 expected_valid:0
           172545000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5809
           172545000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5809
           172555000 linemun:      17248 addr:5809 expected_valid:1
           172555000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:5809
           172565000 linemun:      17249 addr:580a expected_valid:0
           172565000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:580a
           172575000 linemun:      17250 addr:580a expected_valid:0
           172575000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:580a
           172585000 linemun:      17251 addr:580a expected_valid:0
           172585000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:580a
           172595000 linemun:      17252 addr:580a expected_valid:0
           172595000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:580a
           172605000 linemun:      17253 addr:580a expected_valid:0
           172605000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:580a
           172615000 linemun:      17254 addr:580a expected_valid:0
           172615000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:580a
           172625000 linemun:      17255 addr:580a expected_valid:0
           172625000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:580a
           172635000 linemun:      17256 addr:580a expected_valid:0
           172635000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:580a
           172645000 linemun:      17257 addr:580a expected_valid:0
           172645000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:580a
           172645000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:580a
           172655000 linemun:      17258 addr:580a expected_valid:1
           172655000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:580a
           172665000 linemun:      17259 addr:580b expected_valid:0
           172665000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:580b
           172675000 linemun:      17260 addr:580b expected_valid:0
           172675000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:580b
           172685000 linemun:      17261 addr:580b expected_valid:0
           172685000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:580b
           172695000 linemun:      17262 addr:580b expected_valid:0
           172695000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:580b
           172705000 linemun:      17263 addr:580b expected_valid:0
           172705000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:580b
           172715000 linemun:      17264 addr:580b expected_valid:0
           172715000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:580b
           172725000 linemun:      17265 addr:580b expected_valid:0
           172725000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:580b
           172735000 linemun:      17266 addr:580b expected_valid:0
           172735000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:580b
           172745000 linemun:      17267 addr:580b expected_valid:0
           172745000 RTL LRU_BIT[0b]=01 FOR MISS ADDR:580b
           172745000 RTL LRU_BIT[0b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:580b
           172755000 linemun:      17268 addr:580b expected_valid:1
           172755000 RTL LRU_BIT[0b]=10 UPDATED FOR HIT ADDR:580b
           172765000 linemun:      17269 addr:580c expected_valid:0
           172765000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:580c
           172775000 linemun:      17270 addr:580c expected_valid:0
           172775000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:580c
           172785000 linemun:      17271 addr:580c expected_valid:0
           172785000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:580c
           172795000 linemun:      17272 addr:580c expected_valid:0
           172795000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:580c
           172805000 linemun:      17273 addr:580c expected_valid:0
           172805000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:580c
           172815000 linemun:      17274 addr:580c expected_valid:0
           172815000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:580c
           172825000 linemun:      17275 addr:580c expected_valid:0
           172825000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:580c
           172835000 linemun:      17276 addr:580c expected_valid:0
           172835000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:580c
           172845000 linemun:      17277 addr:580c expected_valid:0
           172845000 RTL LRU_BIT[0c]=10 FOR MISS ADDR:580c
           172845000 RTL LRU_BIT[0c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:580c
           172855000 linemun:      17278 addr:580c expected_valid:1
           172855000 RTL LRU_BIT[0c]=01 UPDATED FOR HIT ADDR:580c
           172865000 linemun:      17279 addr:580d expected_valid:0
           172865000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:580d
           172875000 linemun:      17280 addr:580d expected_valid:0
           172875000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:580d
           172885000 linemun:      17281 addr:580d expected_valid:0
           172885000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:580d
           172895000 linemun:      17282 addr:580d expected_valid:0
           172895000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:580d
           172905000 linemun:      17283 addr:580d expected_valid:0
           172905000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:580d
           172915000 linemun:      17284 addr:580d expected_valid:0
           172915000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:580d
           172925000 linemun:      17285 addr:580d expected_valid:0
           172925000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:580d
           172935000 linemun:      17286 addr:580d expected_valid:0
           172935000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:580d
           172945000 linemun:      17287 addr:580d expected_valid:0
           172945000 RTL LRU_BIT[0d]=01 FOR MISS ADDR:580d
           172945000 RTL LRU_BIT[0d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:580d
           172955000 linemun:      17288 addr:580d expected_valid:1
           172955000 RTL LRU_BIT[0d]=10 UPDATED FOR HIT ADDR:580d
           172965000 linemun:      17289 addr:580e expected_valid:0
           172965000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:580e
           172975000 linemun:      17290 addr:580e expected_valid:0
           172975000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:580e
           172985000 linemun:      17291 addr:580e expected_valid:0
           172985000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:580e
           172995000 linemun:      17292 addr:580e expected_valid:0
           172995000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:580e
           173005000 linemun:      17293 addr:580e expected_valid:0
           173005000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:580e
           173015000 linemun:      17294 addr:580e expected_valid:0
           173015000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:580e
           173025000 linemun:      17295 addr:580e expected_valid:0
           173025000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:580e
           173035000 linemun:      17296 addr:580e expected_valid:0
           173035000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:580e
           173045000 linemun:      17297 addr:580e expected_valid:0
           173045000 RTL LRU_BIT[0e]=10 FOR MISS ADDR:580e
           173045000 RTL LRU_BIT[0e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:580e
           173055000 linemun:      17298 addr:580e expected_valid:1
           173055000 RTL LRU_BIT[0e]=01 UPDATED FOR HIT ADDR:580e
           173065000 linemun:      17299 addr:580f expected_valid:0
           173065000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:580f
           173075000 linemun:      17300 addr:580f expected_valid:0
           173075000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:580f
           173085000 linemun:      17301 addr:580f expected_valid:0
           173085000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:580f
           173095000 linemun:      17302 addr:580f expected_valid:0
           173095000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:580f
           173105000 linemun:      17303 addr:580f expected_valid:0
           173105000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:580f
           173115000 linemun:      17304 addr:580f expected_valid:0
           173115000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:580f
           173125000 linemun:      17305 addr:580f expected_valid:0
           173125000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:580f
           173135000 linemun:      17306 addr:580f expected_valid:0
           173135000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:580f
           173145000 linemun:      17307 addr:580f expected_valid:0
           173145000 RTL LRU_BIT[0f]=01 FOR MISS ADDR:580f
           173145000 RTL LRU_BIT[0f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:580f
           173155000 linemun:      17308 addr:580f expected_valid:1
           173155000 RTL LRU_BIT[0f]=10 UPDATED FOR HIT ADDR:580f
           173165000 linemun:      17309 addr:513d expected_valid:0
           173165000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           173175000 linemun:      17310 addr:513d expected_valid:0
           173175000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           173185000 linemun:      17311 addr:513d expected_valid:0
           173185000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           173195000 linemun:      17312 addr:513d expected_valid:0
           173195000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           173205000 linemun:      17313 addr:513d expected_valid:0
           173205000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           173215000 linemun:      17314 addr:513d expected_valid:0
           173215000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           173225000 linemun:      17315 addr:513d expected_valid:0
           173225000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           173235000 linemun:      17316 addr:513d expected_valid:0
           173235000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           173245000 linemun:      17317 addr:513d expected_valid:0
           173245000 RTL LRU_BIT[3d]=01 FOR MISS ADDR:513d
           173245000 RTL LRU_BIT[3d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:513d
           173255000 linemun:      17318 addr:513d expected_valid:1
           173255000 RTL LRU_BIT[3d]=10 UPDATED FOR HIT ADDR:513d
           173265000 linemun:      17319 addr:bc43 expected_valid:0
           173265000 RTL LRU_BIT[03]=10 FOR MISS ADDR:bc43
           173275000 linemun:      17320 addr:bc43 expected_valid:0
           173275000 RTL LRU_BIT[03]=10 FOR MISS ADDR:bc43
           173285000 linemun:      17321 addr:bc43 expected_valid:0
           173285000 RTL LRU_BIT[03]=10 FOR MISS ADDR:bc43
           173295000 linemun:      17322 addr:bc43 expected_valid:0
           173295000 RTL LRU_BIT[03]=10 FOR MISS ADDR:bc43
           173305000 linemun:      17323 addr:bc43 expected_valid:0
           173305000 RTL LRU_BIT[03]=10 FOR MISS ADDR:bc43
           173315000 linemun:      17324 addr:bc43 expected_valid:0
           173315000 RTL LRU_BIT[03]=10 FOR MISS ADDR:bc43
           173325000 linemun:      17325 addr:bc43 expected_valid:0
           173325000 RTL LRU_BIT[03]=10 FOR MISS ADDR:bc43
           173335000 linemun:      17326 addr:bc43 expected_valid:0
           173335000 RTL LRU_BIT[03]=10 FOR MISS ADDR:bc43
           173345000 linemun:      17327 addr:bc43 expected_valid:0
           173345000 RTL LRU_BIT[03]=10 FOR MISS ADDR:bc43
           173345000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bc43
           173355000 linemun:      17328 addr:bc43 expected_valid:1
           173355000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:bc43
           173365000 linemun:      17329 addr:bc44 expected_valid:1
           173365000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:bc44
           173375000 linemun:      17330 addr:bc45 expected_valid:1
           173375000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:bc45
           173385000 linemun:      17331 addr:bc46 expected_valid:1
           173385000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:bc46
           173395000 linemun:      17332 addr:bc47 expected_valid:0
           173395000 RTL LRU_BIT[07]=10 FOR MISS ADDR:bc47
           173405000 linemun:      17333 addr:bc47 expected_valid:0
           173405000 RTL LRU_BIT[07]=10 FOR MISS ADDR:bc47
           173415000 linemun:      17334 addr:bc47 expected_valid:0
           173415000 RTL LRU_BIT[07]=10 FOR MISS ADDR:bc47
           173425000 linemun:      17335 addr:bc47 expected_valid:0
           173425000 RTL LRU_BIT[07]=10 FOR MISS ADDR:bc47
           173435000 linemun:      17336 addr:bc47 expected_valid:0
           173435000 RTL LRU_BIT[07]=10 FOR MISS ADDR:bc47
           173445000 linemun:      17337 addr:bc47 expected_valid:0
           173445000 RTL LRU_BIT[07]=10 FOR MISS ADDR:bc47
           173455000 linemun:      17338 addr:bc47 expected_valid:0
           173455000 RTL LRU_BIT[07]=10 FOR MISS ADDR:bc47
           173465000 linemun:      17339 addr:bc47 expected_valid:0
           173465000 RTL LRU_BIT[07]=10 FOR MISS ADDR:bc47
           173475000 linemun:      17340 addr:bc47 expected_valid:0
           173475000 RTL LRU_BIT[07]=10 FOR MISS ADDR:bc47
           173475000 RTL LRU_BIT[07]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bc47
           173485000 linemun:      17341 addr:bc47 expected_valid:1
           173485000 RTL LRU_BIT[07]=01 UPDATED FOR HIT ADDR:bc47
           173495000 linemun:      17342 addr:bc48 expected_valid:0
           173495000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           173505000 linemun:      17343 addr:bc48 expected_valid:0
           173505000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           173515000 linemun:      17344 addr:bc48 expected_valid:0
           173515000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           173525000 linemun:      17345 addr:bc48 expected_valid:0
           173525000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           173535000 linemun:      17346 addr:bc48 expected_valid:0
           173535000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           173545000 linemun:      17347 addr:bc48 expected_valid:0
           173545000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           173555000 linemun:      17348 addr:bc48 expected_valid:0
           173555000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           173565000 linemun:      17349 addr:bc48 expected_valid:0
           173565000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           173575000 linemun:      17350 addr:bc48 expected_valid:0
           173575000 RTL LRU_BIT[08]=10 FOR MISS ADDR:bc48
           173575000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bc48
           173585000 linemun:      17351 addr:bc48 expected_valid:1
           173585000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:bc48
           173595000 linemun:      17352 addr:3a6e expected_valid:0
           173595000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           173605000 linemun:      17353 addr:3a6e expected_valid:0
           173605000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           173615000 linemun:      17354 addr:3a6e expected_valid:0
           173615000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           173625000 linemun:      17355 addr:3a6e expected_valid:0
           173625000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           173635000 linemun:      17356 addr:3a6e expected_valid:0
           173635000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           173645000 linemun:      17357 addr:3a6e expected_valid:0
           173645000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           173655000 linemun:      17358 addr:3a6e expected_valid:0
           173655000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           173665000 linemun:      17359 addr:3a6e expected_valid:0
           173665000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           173675000 linemun:      17360 addr:3a6e expected_valid:0
           173675000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:3a6e
           173675000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a6e
           173685000 linemun:      17361 addr:3a6e expected_valid:1
           173685000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:3a6e
           173695000 linemun:      17362 addr:3a6f expected_valid:0
           173695000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           173705000 linemun:      17363 addr:3a6f expected_valid:0
           173705000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           173715000 linemun:      17364 addr:3a6f expected_valid:0
           173715000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           173725000 linemun:      17365 addr:3a6f expected_valid:0
           173725000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           173735000 linemun:      17366 addr:3a6f expected_valid:0
           173735000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           173745000 linemun:      17367 addr:3a6f expected_valid:0
           173745000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           173755000 linemun:      17368 addr:3a6f expected_valid:0
           173755000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           173765000 linemun:      17369 addr:3a6f expected_valid:0
           173765000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           173775000 linemun:      17370 addr:3a6f expected_valid:0
           173775000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:3a6f
           173775000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a6f
           173785000 linemun:      17371 addr:3a6f expected_valid:1
           173785000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:3a6f
           173795000 linemun:      17372 addr:3a70 expected_valid:0
           173795000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           173805000 linemun:      17373 addr:3a70 expected_valid:0
           173805000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           173815000 linemun:      17374 addr:3a70 expected_valid:0
           173815000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           173825000 linemun:      17375 addr:3a70 expected_valid:0
           173825000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           173835000 linemun:      17376 addr:3a70 expected_valid:0
           173835000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           173845000 linemun:      17377 addr:3a70 expected_valid:0
           173845000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           173855000 linemun:      17378 addr:3a70 expected_valid:0
           173855000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           173865000 linemun:      17379 addr:3a70 expected_valid:0
           173865000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           173875000 linemun:      17380 addr:3a70 expected_valid:0
           173875000 RTL LRU_BIT[30]=01 FOR MISS ADDR:3a70
           173875000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a70
           173885000 linemun:      17381 addr:3a70 expected_valid:1
           173885000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:3a70
           173895000 linemun:      17382 addr:3a71 expected_valid:0
           173895000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3a71
           173905000 linemun:      17383 addr:3a71 expected_valid:0
           173905000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3a71
           173915000 linemun:      17384 addr:3a71 expected_valid:0
           173915000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3a71
           173925000 linemun:      17385 addr:3a71 expected_valid:0
           173925000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3a71
           173935000 linemun:      17386 addr:3a71 expected_valid:0
           173935000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3a71
           173945000 linemun:      17387 addr:3a71 expected_valid:0
           173945000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3a71
           173955000 linemun:      17388 addr:3a71 expected_valid:0
           173955000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3a71
           173965000 linemun:      17389 addr:3a71 expected_valid:0
           173965000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3a71
           173975000 linemun:      17390 addr:3a71 expected_valid:0
           173975000 RTL LRU_BIT[31]=10 FOR MISS ADDR:3a71
           173975000 RTL LRU_BIT[31]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3a71
           173985000 linemun:      17391 addr:3a71 expected_valid:1
           173985000 RTL LRU_BIT[31]=01 UPDATED FOR HIT ADDR:3a71
           173995000 linemun:      17392 addr:3a72 expected_valid:0
           173995000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           174005000 linemun:      17393 addr:3a72 expected_valid:0
           174005000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           174015000 linemun:      17394 addr:3a72 expected_valid:0
           174015000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           174025000 linemun:      17395 addr:3a72 expected_valid:0
           174025000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           174035000 linemun:      17396 addr:3a72 expected_valid:0
           174035000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           174045000 linemun:      17397 addr:3a72 expected_valid:0
           174045000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           174055000 linemun:      17398 addr:3a72 expected_valid:0
           174055000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           174065000 linemun:      17399 addr:3a72 expected_valid:0
           174065000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           174075000 linemun:      17400 addr:3a72 expected_valid:0
           174075000 RTL LRU_BIT[32]=01 FOR MISS ADDR:3a72
           174075000 RTL LRU_BIT[32]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a72
           174085000 linemun:      17401 addr:3a72 expected_valid:1
           174085000 RTL LRU_BIT[32]=10 UPDATED FOR HIT ADDR:3a72
           174095000 linemun:      17402 addr:3a73 expected_valid:0
           174095000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3a73
           174105000 linemun:      17403 addr:3a73 expected_valid:0
           174105000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3a73
           174115000 linemun:      17404 addr:3a73 expected_valid:0
           174115000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3a73
           174125000 linemun:      17405 addr:3a73 expected_valid:0
           174125000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3a73
           174135000 linemun:      17406 addr:3a73 expected_valid:0
           174135000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3a73
           174145000 linemun:      17407 addr:3a73 expected_valid:0
           174145000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3a73
           174155000 linemun:      17408 addr:3a73 expected_valid:0
           174155000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3a73
           174165000 linemun:      17409 addr:3a73 expected_valid:0
           174165000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3a73
           174175000 linemun:      17410 addr:3a73 expected_valid:0
           174175000 RTL LRU_BIT[33]=01 FOR MISS ADDR:3a73
           174175000 RTL LRU_BIT[33]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3a73
           174185000 linemun:      17411 addr:3a73 expected_valid:1
           174185000 RTL LRU_BIT[33]=10 UPDATED FOR HIT ADDR:3a73
           174195000 linemun:      17412 addr:8413 expected_valid:0
           174195000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8413
           174205000 linemun:      17413 addr:8413 expected_valid:0
           174205000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8413
           174215000 linemun:      17414 addr:8413 expected_valid:0
           174215000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8413
           174225000 linemun:      17415 addr:8413 expected_valid:0
           174225000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8413
           174235000 linemun:      17416 addr:8413 expected_valid:0
           174235000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8413
           174245000 linemun:      17417 addr:8413 expected_valid:0
           174245000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8413
           174255000 linemun:      17418 addr:8413 expected_valid:0
           174255000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8413
           174265000 linemun:      17419 addr:8413 expected_valid:0
           174265000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8413
           174275000 linemun:      17420 addr:8413 expected_valid:0
           174275000 RTL LRU_BIT[13]=10 FOR MISS ADDR:8413
           174275000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8413
           174285000 linemun:      17421 addr:8413 expected_valid:1
           174285000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:8413
           174295000 linemun:      17422 addr:8414 expected_valid:0
           174295000 RTL LRU_BIT[14]=10 FOR MISS ADDR:8414
           174305000 linemun:      17423 addr:8414 expected_valid:0
           174305000 RTL LRU_BIT[14]=10 FOR MISS ADDR:8414
           174315000 linemun:      17424 addr:8414 expected_valid:0
           174315000 RTL LRU_BIT[14]=10 FOR MISS ADDR:8414
           174325000 linemun:      17425 addr:8414 expected_valid:0
           174325000 RTL LRU_BIT[14]=10 FOR MISS ADDR:8414
           174335000 linemun:      17426 addr:8414 expected_valid:0
           174335000 RTL LRU_BIT[14]=10 FOR MISS ADDR:8414
           174345000 linemun:      17427 addr:8414 expected_valid:0
           174345000 RTL LRU_BIT[14]=10 FOR MISS ADDR:8414
           174355000 linemun:      17428 addr:8414 expected_valid:0
           174355000 RTL LRU_BIT[14]=10 FOR MISS ADDR:8414
           174365000 linemun:      17429 addr:8414 expected_valid:0
           174365000 RTL LRU_BIT[14]=10 FOR MISS ADDR:8414
           174375000 linemun:      17430 addr:8414 expected_valid:0
           174375000 RTL LRU_BIT[14]=10 FOR MISS ADDR:8414
           174375000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8414
           174385000 linemun:      17431 addr:8414 expected_valid:1
           174385000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:8414
           174395000 linemun:      17432 addr:74ae expected_valid:0
           174395000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:74ae
           174405000 linemun:      17433 addr:74ae expected_valid:0
           174405000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:74ae
           174415000 linemun:      17434 addr:74ae expected_valid:0
           174415000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:74ae
           174425000 linemun:      17435 addr:74ae expected_valid:0
           174425000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:74ae
           174435000 linemun:      17436 addr:74ae expected_valid:0
           174435000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:74ae
           174445000 linemun:      17437 addr:74ae expected_valid:0
           174445000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:74ae
           174455000 linemun:      17438 addr:74ae expected_valid:0
           174455000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:74ae
           174465000 linemun:      17439 addr:74ae expected_valid:0
           174465000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:74ae
           174475000 linemun:      17440 addr:74ae expected_valid:0
           174475000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:74ae
           174475000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:74ae
           174485000 linemun:      17441 addr:74ae expected_valid:1
           174485000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:74ae
           174495000 linemun:      17442 addr:74af expected_valid:0
           174495000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:74af
           174505000 linemun:      17443 addr:74af expected_valid:0
           174505000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:74af
           174515000 linemun:      17444 addr:74af expected_valid:0
           174515000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:74af
           174525000 linemun:      17445 addr:74af expected_valid:0
           174525000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:74af
           174535000 linemun:      17446 addr:74af expected_valid:0
           174535000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:74af
           174545000 linemun:      17447 addr:74af expected_valid:0
           174545000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:74af
           174555000 linemun:      17448 addr:74af expected_valid:0
           174555000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:74af
           174565000 linemun:      17449 addr:74af expected_valid:0
           174565000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:74af
           174575000 linemun:      17450 addr:74af expected_valid:0
           174575000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:74af
           174575000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:74af
           174585000 linemun:      17451 addr:74af expected_valid:1
           174585000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:74af
           174595000 linemun:      17452 addr:2953 expected_valid:0
           174595000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           174605000 linemun:      17453 addr:2953 expected_valid:0
           174605000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           174615000 linemun:      17454 addr:2953 expected_valid:0
           174615000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           174625000 linemun:      17455 addr:2953 expected_valid:0
           174625000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           174635000 linemun:      17456 addr:2953 expected_valid:0
           174635000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           174645000 linemun:      17457 addr:2953 expected_valid:0
           174645000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           174655000 linemun:      17458 addr:2953 expected_valid:0
           174655000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           174665000 linemun:      17459 addr:2953 expected_valid:0
           174665000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           174675000 linemun:      17460 addr:2953 expected_valid:0
           174675000 RTL LRU_BIT[13]=01 FOR MISS ADDR:2953
           174675000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2953
           174685000 linemun:      17461 addr:2953 expected_valid:1
           174685000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:2953
           174695000 linemun:      17462 addr:df13 expected_valid:0
           174695000 RTL LRU_BIT[13]=10 FOR MISS ADDR:df13
           174705000 linemun:      17463 addr:df13 expected_valid:0
           174705000 RTL LRU_BIT[13]=10 FOR MISS ADDR:df13
           174715000 linemun:      17464 addr:df13 expected_valid:0
           174715000 RTL LRU_BIT[13]=10 FOR MISS ADDR:df13
           174725000 linemun:      17465 addr:df13 expected_valid:0
           174725000 RTL LRU_BIT[13]=10 FOR MISS ADDR:df13
           174735000 linemun:      17466 addr:df13 expected_valid:0
           174735000 RTL LRU_BIT[13]=10 FOR MISS ADDR:df13
           174745000 linemun:      17467 addr:df13 expected_valid:0
           174745000 RTL LRU_BIT[13]=10 FOR MISS ADDR:df13
           174755000 linemun:      17468 addr:df13 expected_valid:0
           174755000 RTL LRU_BIT[13]=10 FOR MISS ADDR:df13
           174765000 linemun:      17469 addr:df13 expected_valid:0
           174765000 RTL LRU_BIT[13]=10 FOR MISS ADDR:df13
           174775000 linemun:      17470 addr:df13 expected_valid:0
           174775000 RTL LRU_BIT[13]=10 FOR MISS ADDR:df13
           174775000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:df13
           174785000 linemun:      17471 addr:df13 expected_valid:1
           174785000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:df13
           174795000 linemun:      17472 addr:df14 expected_valid:0
           174795000 RTL LRU_BIT[14]=01 FOR MISS ADDR:df14
           174805000 linemun:      17473 addr:df14 expected_valid:0
           174805000 RTL LRU_BIT[14]=01 FOR MISS ADDR:df14
           174815000 linemun:      17474 addr:df14 expected_valid:0
           174815000 RTL LRU_BIT[14]=01 FOR MISS ADDR:df14
           174825000 linemun:      17475 addr:df14 expected_valid:0
           174825000 RTL LRU_BIT[14]=01 FOR MISS ADDR:df14
           174835000 linemun:      17476 addr:df14 expected_valid:0
           174835000 RTL LRU_BIT[14]=01 FOR MISS ADDR:df14
           174845000 linemun:      17477 addr:df14 expected_valid:0
           174845000 RTL LRU_BIT[14]=01 FOR MISS ADDR:df14
           174855000 linemun:      17478 addr:df14 expected_valid:0
           174855000 RTL LRU_BIT[14]=01 FOR MISS ADDR:df14
           174865000 linemun:      17479 addr:df14 expected_valid:0
           174865000 RTL LRU_BIT[14]=01 FOR MISS ADDR:df14
           174875000 linemun:      17480 addr:df14 expected_valid:0
           174875000 RTL LRU_BIT[14]=01 FOR MISS ADDR:df14
           174875000 RTL LRU_BIT[14]=01 UPDATED FOR BLOCK1 REPLACE ADDR:df14
           174885000 linemun:      17481 addr:df14 expected_valid:1
           174885000 RTL LRU_BIT[14]=10 UPDATED FOR HIT ADDR:df14
           174895000 linemun:      17482 addr:df15 expected_valid:0
           174895000 RTL LRU_BIT[15]=10 FOR MISS ADDR:df15
           174905000 linemun:      17483 addr:df15 expected_valid:0
           174905000 RTL LRU_BIT[15]=10 FOR MISS ADDR:df15
           174915000 linemun:      17484 addr:df15 expected_valid:0
           174915000 RTL LRU_BIT[15]=10 FOR MISS ADDR:df15
           174925000 linemun:      17485 addr:df15 expected_valid:0
           174925000 RTL LRU_BIT[15]=10 FOR MISS ADDR:df15
           174935000 linemun:      17486 addr:df15 expected_valid:0
           174935000 RTL LRU_BIT[15]=10 FOR MISS ADDR:df15
           174945000 linemun:      17487 addr:df15 expected_valid:0
           174945000 RTL LRU_BIT[15]=10 FOR MISS ADDR:df15
           174955000 linemun:      17488 addr:df15 expected_valid:0
           174955000 RTL LRU_BIT[15]=10 FOR MISS ADDR:df15
           174965000 linemun:      17489 addr:df15 expected_valid:0
           174965000 RTL LRU_BIT[15]=10 FOR MISS ADDR:df15
           174975000 linemun:      17490 addr:df15 expected_valid:0
           174975000 RTL LRU_BIT[15]=10 FOR MISS ADDR:df15
           174975000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:df15
           174985000 linemun:      17491 addr:df15 expected_valid:1
           174985000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:df15
           174995000 linemun:      17492 addr:df16 expected_valid:0
           174995000 RTL LRU_BIT[16]=01 FOR MISS ADDR:df16
           175005000 linemun:      17493 addr:df16 expected_valid:0
           175005000 RTL LRU_BIT[16]=01 FOR MISS ADDR:df16
           175015000 linemun:      17494 addr:df16 expected_valid:0
           175015000 RTL LRU_BIT[16]=01 FOR MISS ADDR:df16
           175025000 linemun:      17495 addr:df16 expected_valid:0
           175025000 RTL LRU_BIT[16]=01 FOR MISS ADDR:df16
           175035000 linemun:      17496 addr:df16 expected_valid:0
           175035000 RTL LRU_BIT[16]=01 FOR MISS ADDR:df16
           175045000 linemun:      17497 addr:df16 expected_valid:0
           175045000 RTL LRU_BIT[16]=01 FOR MISS ADDR:df16
           175055000 linemun:      17498 addr:df16 expected_valid:0
           175055000 RTL LRU_BIT[16]=01 FOR MISS ADDR:df16
           175065000 linemun:      17499 addr:df16 expected_valid:0
           175065000 RTL LRU_BIT[16]=01 FOR MISS ADDR:df16
           175075000 linemun:      17500 addr:df16 expected_valid:0
           175075000 RTL LRU_BIT[16]=01 FOR MISS ADDR:df16
           175075000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:df16
           175085000 linemun:      17501 addr:df16 expected_valid:1
           175085000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:df16
           175095000 linemun:      17502 addr:0a00 expected_valid:0
           175095000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           175105000 linemun:      17503 addr:0a00 expected_valid:0
           175105000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           175115000 linemun:      17504 addr:0a00 expected_valid:0
           175115000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           175125000 linemun:      17505 addr:0a00 expected_valid:0
           175125000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           175135000 linemun:      17506 addr:0a00 expected_valid:0
           175135000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           175145000 linemun:      17507 addr:0a00 expected_valid:0
           175145000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           175155000 linemun:      17508 addr:0a00 expected_valid:0
           175155000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           175165000 linemun:      17509 addr:0a00 expected_valid:0
           175165000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           175175000 linemun:      17510 addr:0a00 expected_valid:0
           175175000 RTL LRU_BIT[00]=10 FOR MISS ADDR:0a00
           175175000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:0a00
           175185000 linemun:      17511 addr:0a00 expected_valid:1
           175185000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:0a00
           175195000 linemun:      17512 addr:86d4 expected_valid:0
           175195000 RTL LRU_BIT[14]=10 FOR MISS ADDR:86d4
           175205000 linemun:      17513 addr:86d4 expected_valid:0
           175205000 RTL LRU_BIT[14]=10 FOR MISS ADDR:86d4
           175215000 linemun:      17514 addr:86d4 expected_valid:0
           175215000 RTL LRU_BIT[14]=10 FOR MISS ADDR:86d4
           175225000 linemun:      17515 addr:86d4 expected_valid:0
           175225000 RTL LRU_BIT[14]=10 FOR MISS ADDR:86d4
           175235000 linemun:      17516 addr:86d4 expected_valid:0
           175235000 RTL LRU_BIT[14]=10 FOR MISS ADDR:86d4
           175245000 linemun:      17517 addr:86d4 expected_valid:0
           175245000 RTL LRU_BIT[14]=10 FOR MISS ADDR:86d4
           175255000 linemun:      17518 addr:86d4 expected_valid:0
           175255000 RTL LRU_BIT[14]=10 FOR MISS ADDR:86d4
           175265000 linemun:      17519 addr:86d4 expected_valid:0
           175265000 RTL LRU_BIT[14]=10 FOR MISS ADDR:86d4
           175275000 linemun:      17520 addr:86d4 expected_valid:0
           175275000 RTL LRU_BIT[14]=10 FOR MISS ADDR:86d4
           175275000 RTL LRU_BIT[14]=10 UPDATED FOR BLOCK0 REPLACE ADDR:86d4
           175285000 linemun:      17521 addr:86d4 expected_valid:1
           175285000 RTL LRU_BIT[14]=01 UPDATED FOR HIT ADDR:86d4
           175295000 linemun:      17522 addr:86d5 expected_valid:0
           175295000 RTL LRU_BIT[15]=01 FOR MISS ADDR:86d5
           175305000 linemun:      17523 addr:86d5 expected_valid:0
           175305000 RTL LRU_BIT[15]=01 FOR MISS ADDR:86d5
           175315000 linemun:      17524 addr:86d5 expected_valid:0
           175315000 RTL LRU_BIT[15]=01 FOR MISS ADDR:86d5
           175325000 linemun:      17525 addr:86d5 expected_valid:0
           175325000 RTL LRU_BIT[15]=01 FOR MISS ADDR:86d5
           175335000 linemun:      17526 addr:86d5 expected_valid:0
           175335000 RTL LRU_BIT[15]=01 FOR MISS ADDR:86d5
           175345000 linemun:      17527 addr:86d5 expected_valid:0
           175345000 RTL LRU_BIT[15]=01 FOR MISS ADDR:86d5
           175355000 linemun:      17528 addr:86d5 expected_valid:0
           175355000 RTL LRU_BIT[15]=01 FOR MISS ADDR:86d5
           175365000 linemun:      17529 addr:86d5 expected_valid:0
           175365000 RTL LRU_BIT[15]=01 FOR MISS ADDR:86d5
           175375000 linemun:      17530 addr:86d5 expected_valid:0
           175375000 RTL LRU_BIT[15]=01 FOR MISS ADDR:86d5
           175375000 RTL LRU_BIT[15]=01 UPDATED FOR BLOCK1 REPLACE ADDR:86d5
           175385000 linemun:      17531 addr:86d5 expected_valid:1
           175385000 RTL LRU_BIT[15]=10 UPDATED FOR HIT ADDR:86d5
           175395000 linemun:      17532 addr:86d6 expected_valid:0
           175395000 RTL LRU_BIT[16]=10 FOR MISS ADDR:86d6
           175405000 linemun:      17533 addr:86d6 expected_valid:0
           175405000 RTL LRU_BIT[16]=10 FOR MISS ADDR:86d6
           175415000 linemun:      17534 addr:86d6 expected_valid:0
           175415000 RTL LRU_BIT[16]=10 FOR MISS ADDR:86d6
           175425000 linemun:      17535 addr:86d6 expected_valid:0
           175425000 RTL LRU_BIT[16]=10 FOR MISS ADDR:86d6
           175435000 linemun:      17536 addr:86d6 expected_valid:0
           175435000 RTL LRU_BIT[16]=10 FOR MISS ADDR:86d6
           175445000 linemun:      17537 addr:86d6 expected_valid:0
           175445000 RTL LRU_BIT[16]=10 FOR MISS ADDR:86d6
           175455000 linemun:      17538 addr:86d6 expected_valid:0
           175455000 RTL LRU_BIT[16]=10 FOR MISS ADDR:86d6
           175465000 linemun:      17539 addr:86d6 expected_valid:0
           175465000 RTL LRU_BIT[16]=10 FOR MISS ADDR:86d6
           175475000 linemun:      17540 addr:86d6 expected_valid:0
           175475000 RTL LRU_BIT[16]=10 FOR MISS ADDR:86d6
           175475000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:86d6
           175485000 linemun:      17541 addr:86d6 expected_valid:1
           175485000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:86d6
           175495000 linemun:      17542 addr:1a46 expected_valid:0
           175495000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1a46
           175505000 linemun:      17543 addr:1a46 expected_valid:0
           175505000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1a46
           175515000 linemun:      17544 addr:1a46 expected_valid:0
           175515000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1a46
           175525000 linemun:      17545 addr:1a46 expected_valid:0
           175525000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1a46
           175535000 linemun:      17546 addr:1a46 expected_valid:0
           175535000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1a46
           175545000 linemun:      17547 addr:1a46 expected_valid:0
           175545000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1a46
           175555000 linemun:      17548 addr:1a46 expected_valid:0
           175555000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1a46
           175565000 linemun:      17549 addr:1a46 expected_valid:0
           175565000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1a46
           175575000 linemun:      17550 addr:1a46 expected_valid:0
           175575000 RTL LRU_BIT[06]=01 FOR MISS ADDR:1a46
           175575000 RTL LRU_BIT[06]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1a46
           175585000 linemun:      17551 addr:1a46 expected_valid:1
           175585000 RTL LRU_BIT[06]=10 UPDATED FOR HIT ADDR:1a46
           175595000 linemun:      17552 addr:1a47 expected_valid:0
           175595000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
           175605000 linemun:      17553 addr:1a47 expected_valid:0
           175605000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
           175615000 linemun:      17554 addr:1a47 expected_valid:0
           175615000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
           175625000 linemun:      17555 addr:1a47 expected_valid:0
           175625000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
           175635000 linemun:      17556 addr:1a47 expected_valid:0
           175635000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
           175645000 linemun:      17557 addr:1a47 expected_valid:0
           175645000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
           175655000 linemun:      17558 addr:1a47 expected_valid:0
           175655000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
           175665000 linemun:      17559 addr:1a47 expected_valid:0
           175665000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
           175675000 linemun:      17560 addr:1a47 expected_valid:0
           175675000 RTL LRU_BIT[07]=01 FOR MISS ADDR:1a47
           175675000 RTL LRU_BIT[07]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1a47
           175685000 linemun:      17561 addr:1a47 expected_valid:1
           175685000 RTL LRU_BIT[07]=10 UPDATED FOR HIT ADDR:1a47
           175695000 linemun:      17562 addr:1a48 expected_valid:0
           175695000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
           175705000 linemun:      17563 addr:1a48 expected_valid:0
           175705000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
           175715000 linemun:      17564 addr:1a48 expected_valid:0
           175715000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
           175725000 linemun:      17565 addr:1a48 expected_valid:0
           175725000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
           175735000 linemun:      17566 addr:1a48 expected_valid:0
           175735000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
           175745000 linemun:      17567 addr:1a48 expected_valid:0
           175745000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
           175755000 linemun:      17568 addr:1a48 expected_valid:0
           175755000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
           175765000 linemun:      17569 addr:1a48 expected_valid:0
           175765000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
           175775000 linemun:      17570 addr:1a48 expected_valid:0
           175775000 RTL LRU_BIT[08]=01 FOR MISS ADDR:1a48
           175775000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1a48
           175785000 linemun:      17571 addr:1a48 expected_valid:1
           175785000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:1a48
           175795000 linemun:      17572 addr:1a49 expected_valid:0
           175795000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1a49
           175805000 linemun:      17573 addr:1a49 expected_valid:0
           175805000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1a49
           175815000 linemun:      17574 addr:1a49 expected_valid:0
           175815000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1a49
           175825000 linemun:      17575 addr:1a49 expected_valid:0
           175825000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1a49
           175835000 linemun:      17576 addr:1a49 expected_valid:0
           175835000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1a49
           175845000 linemun:      17577 addr:1a49 expected_valid:0
           175845000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1a49
           175855000 linemun:      17578 addr:1a49 expected_valid:0
           175855000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1a49
           175865000 linemun:      17579 addr:1a49 expected_valid:0
           175865000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1a49
           175875000 linemun:      17580 addr:1a49 expected_valid:0
           175875000 RTL LRU_BIT[09]=01 FOR MISS ADDR:1a49
           175875000 RTL LRU_BIT[09]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1a49
           175885000 linemun:      17581 addr:1a49 expected_valid:1
           175885000 RTL LRU_BIT[09]=10 UPDATED FOR HIT ADDR:1a49
           175895000 linemun:      17582 addr:1a4a expected_valid:0
           175895000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
           175905000 linemun:      17583 addr:1a4a expected_valid:0
           175905000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
           175915000 linemun:      17584 addr:1a4a expected_valid:0
           175915000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
           175925000 linemun:      17585 addr:1a4a expected_valid:0
           175925000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
           175935000 linemun:      17586 addr:1a4a expected_valid:0
           175935000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
           175945000 linemun:      17587 addr:1a4a expected_valid:0
           175945000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
           175955000 linemun:      17588 addr:1a4a expected_valid:0
           175955000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
           175965000 linemun:      17589 addr:1a4a expected_valid:0
           175965000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
           175975000 linemun:      17590 addr:1a4a expected_valid:0
           175975000 RTL LRU_BIT[0a]=10 FOR MISS ADDR:1a4a
           175975000 RTL LRU_BIT[0a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1a4a
           175985000 linemun:      17591 addr:1a4a expected_valid:1
           175985000 RTL LRU_BIT[0a]=01 UPDATED FOR HIT ADDR:1a4a
           175995000 linemun:      17592 addr:1a4b expected_valid:0
           175995000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1a4b
           176005000 linemun:      17593 addr:1a4b expected_valid:0
           176005000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1a4b
           176015000 linemun:      17594 addr:1a4b expected_valid:0
           176015000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1a4b
           176025000 linemun:      17595 addr:1a4b expected_valid:0
           176025000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1a4b
           176035000 linemun:      17596 addr:1a4b expected_valid:0
           176035000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1a4b
           176045000 linemun:      17597 addr:1a4b expected_valid:0
           176045000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1a4b
           176055000 linemun:      17598 addr:1a4b expected_valid:0
           176055000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1a4b
           176065000 linemun:      17599 addr:1a4b expected_valid:0
           176065000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1a4b
           176075000 linemun:      17600 addr:1a4b expected_valid:0
           176075000 RTL LRU_BIT[0b]=10 FOR MISS ADDR:1a4b
           176075000 RTL LRU_BIT[0b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1a4b
           176085000 linemun:      17601 addr:1a4b expected_valid:1
           176085000 RTL LRU_BIT[0b]=01 UPDATED FOR HIT ADDR:1a4b
           176095000 linemun:      17602 addr:2116 expected_valid:0
           176095000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
           176105000 linemun:      17603 addr:2116 expected_valid:0
           176105000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
           176115000 linemun:      17604 addr:2116 expected_valid:0
           176115000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
           176125000 linemun:      17605 addr:2116 expected_valid:0
           176125000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
           176135000 linemun:      17606 addr:2116 expected_valid:0
           176135000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
           176145000 linemun:      17607 addr:2116 expected_valid:0
           176145000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
           176155000 linemun:      17608 addr:2116 expected_valid:0
           176155000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
           176165000 linemun:      17609 addr:2116 expected_valid:0
           176165000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
           176175000 linemun:      17610 addr:2116 expected_valid:0
           176175000 RTL LRU_BIT[16]=01 FOR MISS ADDR:2116
           176175000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2116
           176185000 linemun:      17611 addr:2116 expected_valid:1
           176185000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:2116
           176195000 linemun:      17612 addr:2117 expected_valid:0
           176195000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2117
           176205000 linemun:      17613 addr:2117 expected_valid:0
           176205000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2117
           176215000 linemun:      17614 addr:2117 expected_valid:0
           176215000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2117
           176225000 linemun:      17615 addr:2117 expected_valid:0
           176225000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2117
           176235000 linemun:      17616 addr:2117 expected_valid:0
           176235000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2117
           176245000 linemun:      17617 addr:2117 expected_valid:0
           176245000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2117
           176255000 linemun:      17618 addr:2117 expected_valid:0
           176255000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2117
           176265000 linemun:      17619 addr:2117 expected_valid:0
           176265000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2117
           176275000 linemun:      17620 addr:2117 expected_valid:0
           176275000 RTL LRU_BIT[17]=01 FOR MISS ADDR:2117
           176275000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2117
           176285000 linemun:      17621 addr:2117 expected_valid:1
           176285000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:2117
           176295000 linemun:      17622 addr:2118 expected_valid:0
           176295000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           176305000 linemun:      17623 addr:2118 expected_valid:0
           176305000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           176315000 linemun:      17624 addr:2118 expected_valid:0
           176315000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           176325000 linemun:      17625 addr:2118 expected_valid:0
           176325000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           176335000 linemun:      17626 addr:2118 expected_valid:0
           176335000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           176345000 linemun:      17627 addr:2118 expected_valid:0
           176345000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           176355000 linemun:      17628 addr:2118 expected_valid:0
           176355000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           176365000 linemun:      17629 addr:2118 expected_valid:0
           176365000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           176375000 linemun:      17630 addr:2118 expected_valid:0
           176375000 RTL LRU_BIT[18]=01 FOR MISS ADDR:2118
           176375000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2118
           176385000 linemun:      17631 addr:2118 expected_valid:1
           176385000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:2118
           176395000 linemun:      17632 addr:2119 expected_valid:0
           176395000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
           176405000 linemun:      17633 addr:2119 expected_valid:0
           176405000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
           176415000 linemun:      17634 addr:2119 expected_valid:0
           176415000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
           176425000 linemun:      17635 addr:2119 expected_valid:0
           176425000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
           176435000 linemun:      17636 addr:2119 expected_valid:0
           176435000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
           176445000 linemun:      17637 addr:2119 expected_valid:0
           176445000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
           176455000 linemun:      17638 addr:2119 expected_valid:0
           176455000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
           176465000 linemun:      17639 addr:2119 expected_valid:0
           176465000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
           176475000 linemun:      17640 addr:2119 expected_valid:0
           176475000 RTL LRU_BIT[19]=01 FOR MISS ADDR:2119
           176475000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2119
           176485000 linemun:      17641 addr:2119 expected_valid:1
           176485000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:2119
           176495000 linemun:      17642 addr:211a expected_valid:0
           176495000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:211a
           176505000 linemun:      17643 addr:211a expected_valid:0
           176505000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:211a
           176515000 linemun:      17644 addr:211a expected_valid:0
           176515000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:211a
           176525000 linemun:      17645 addr:211a expected_valid:0
           176525000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:211a
           176535000 linemun:      17646 addr:211a expected_valid:0
           176535000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:211a
           176545000 linemun:      17647 addr:211a expected_valid:0
           176545000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:211a
           176555000 linemun:      17648 addr:211a expected_valid:0
           176555000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:211a
           176565000 linemun:      17649 addr:211a expected_valid:0
           176565000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:211a
           176575000 linemun:      17650 addr:211a expected_valid:0
           176575000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:211a
           176575000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:211a
           176585000 linemun:      17651 addr:211a expected_valid:1
           176585000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:211a
           176595000 linemun:      17652 addr:a7a5 expected_valid:0
           176595000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a7a5
           176605000 linemun:      17653 addr:a7a5 expected_valid:0
           176605000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a7a5
           176615000 linemun:      17654 addr:a7a5 expected_valid:0
           176615000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a7a5
           176625000 linemun:      17655 addr:a7a5 expected_valid:0
           176625000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a7a5
           176635000 linemun:      17656 addr:a7a5 expected_valid:0
           176635000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a7a5
           176645000 linemun:      17657 addr:a7a5 expected_valid:0
           176645000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a7a5
           176655000 linemun:      17658 addr:a7a5 expected_valid:0
           176655000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a7a5
           176665000 linemun:      17659 addr:a7a5 expected_valid:0
           176665000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a7a5
           176675000 linemun:      17660 addr:a7a5 expected_valid:0
           176675000 RTL LRU_BIT[25]=01 FOR MISS ADDR:a7a5
           176675000 RTL LRU_BIT[25]=01 UPDATED FOR BLOCK1 REPLACE ADDR:a7a5
           176685000 linemun:      17661 addr:a7a5 expected_valid:1
           176685000 RTL LRU_BIT[25]=10 UPDATED FOR HIT ADDR:a7a5
           176695000 linemun:      17662 addr:a7a6 expected_valid:0
           176695000 RTL LRU_BIT[26]=01 FOR MISS ADDR:a7a6
           176705000 linemun:      17663 addr:a7a6 expected_valid:0
           176705000 RTL LRU_BIT[26]=01 FOR MISS ADDR:a7a6
           176715000 linemun:      17664 addr:a7a6 expected_valid:0
           176715000 RTL LRU_BIT[26]=01 FOR MISS ADDR:a7a6
           176725000 linemun:      17665 addr:a7a6 expected_valid:0
           176725000 RTL LRU_BIT[26]=01 FOR MISS ADDR:a7a6
           176735000 linemun:      17666 addr:a7a6 expected_valid:0
           176735000 RTL LRU_BIT[26]=01 FOR MISS ADDR:a7a6
           176745000 linemun:      17667 addr:a7a6 expected_valid:0
           176745000 RTL LRU_BIT[26]=01 FOR MISS ADDR:a7a6
           176755000 linemun:      17668 addr:a7a6 expected_valid:0
           176755000 RTL LRU_BIT[26]=01 FOR MISS ADDR:a7a6
           176765000 linemun:      17669 addr:a7a6 expected_valid:0
           176765000 RTL LRU_BIT[26]=01 FOR MISS ADDR:a7a6
           176775000 linemun:      17670 addr:a7a6 expected_valid:0
           176775000 RTL LRU_BIT[26]=01 FOR MISS ADDR:a7a6
           176775000 RTL LRU_BIT[26]=01 UPDATED FOR BLOCK1 REPLACE ADDR:a7a6
           176785000 linemun:      17671 addr:a7a6 expected_valid:1
           176785000 RTL LRU_BIT[26]=10 UPDATED FOR HIT ADDR:a7a6
           176795000 linemun:      17672 addr:a7a7 expected_valid:0
           176795000 RTL LRU_BIT[27]=01 FOR MISS ADDR:a7a7
           176805000 linemun:      17673 addr:a7a7 expected_valid:0
           176805000 RTL LRU_BIT[27]=01 FOR MISS ADDR:a7a7
           176815000 linemun:      17674 addr:a7a7 expected_valid:0
           176815000 RTL LRU_BIT[27]=01 FOR MISS ADDR:a7a7
           176825000 linemun:      17675 addr:a7a7 expected_valid:0
           176825000 RTL LRU_BIT[27]=01 FOR MISS ADDR:a7a7
           176835000 linemun:      17676 addr:a7a7 expected_valid:0
           176835000 RTL LRU_BIT[27]=01 FOR MISS ADDR:a7a7
           176845000 linemun:      17677 addr:a7a7 expected_valid:0
           176845000 RTL LRU_BIT[27]=01 FOR MISS ADDR:a7a7
           176855000 linemun:      17678 addr:a7a7 expected_valid:0
           176855000 RTL LRU_BIT[27]=01 FOR MISS ADDR:a7a7
           176865000 linemun:      17679 addr:a7a7 expected_valid:0
           176865000 RTL LRU_BIT[27]=01 FOR MISS ADDR:a7a7
           176875000 linemun:      17680 addr:a7a7 expected_valid:0
           176875000 RTL LRU_BIT[27]=01 FOR MISS ADDR:a7a7
           176875000 RTL LRU_BIT[27]=01 UPDATED FOR BLOCK1 REPLACE ADDR:a7a7
           176885000 linemun:      17681 addr:a7a7 expected_valid:1
           176885000 RTL LRU_BIT[27]=10 UPDATED FOR HIT ADDR:a7a7
           176895000 linemun:      17682 addr:a7a8 expected_valid:0
           176895000 RTL LRU_BIT[28]=10 FOR MISS ADDR:a7a8
           176905000 linemun:      17683 addr:a7a8 expected_valid:0
           176905000 RTL LRU_BIT[28]=10 FOR MISS ADDR:a7a8
           176915000 linemun:      17684 addr:a7a8 expected_valid:0
           176915000 RTL LRU_BIT[28]=10 FOR MISS ADDR:a7a8
           176925000 linemun:      17685 addr:a7a8 expected_valid:0
           176925000 RTL LRU_BIT[28]=10 FOR MISS ADDR:a7a8
           176935000 linemun:      17686 addr:a7a8 expected_valid:0
           176935000 RTL LRU_BIT[28]=10 FOR MISS ADDR:a7a8
           176945000 linemun:      17687 addr:a7a8 expected_valid:0
           176945000 RTL LRU_BIT[28]=10 FOR MISS ADDR:a7a8
           176955000 linemun:      17688 addr:a7a8 expected_valid:0
           176955000 RTL LRU_BIT[28]=10 FOR MISS ADDR:a7a8
           176965000 linemun:      17689 addr:a7a8 expected_valid:0
           176965000 RTL LRU_BIT[28]=10 FOR MISS ADDR:a7a8
           176975000 linemun:      17690 addr:a7a8 expected_valid:0
           176975000 RTL LRU_BIT[28]=10 FOR MISS ADDR:a7a8
           176975000 RTL LRU_BIT[28]=10 UPDATED FOR BLOCK0 REPLACE ADDR:a7a8
           176985000 linemun:      17691 addr:a7a8 expected_valid:1
           176985000 RTL LRU_BIT[28]=01 UPDATED FOR HIT ADDR:a7a8
           176995000 linemun:      17692 addr:8211 expected_valid:0
           176995000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8211
           177005000 linemun:      17693 addr:8211 expected_valid:0
           177005000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8211
           177015000 linemun:      17694 addr:8211 expected_valid:0
           177015000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8211
           177025000 linemun:      17695 addr:8211 expected_valid:0
           177025000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8211
           177035000 linemun:      17696 addr:8211 expected_valid:0
           177035000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8211
           177045000 linemun:      17697 addr:8211 expected_valid:0
           177045000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8211
           177055000 linemun:      17698 addr:8211 expected_valid:0
           177055000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8211
           177065000 linemun:      17699 addr:8211 expected_valid:0
           177065000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8211
           177075000 linemun:      17700 addr:8211 expected_valid:0
           177075000 RTL LRU_BIT[11]=01 FOR MISS ADDR:8211
           177075000 RTL LRU_BIT[11]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8211
           177085000 linemun:      17701 addr:8211 expected_valid:1
           177085000 RTL LRU_BIT[11]=10 UPDATED FOR HIT ADDR:8211
           177095000 linemun:      17702 addr:27f7 expected_valid:0
           177095000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
           177105000 linemun:      17703 addr:27f7 expected_valid:0
           177105000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
           177115000 linemun:      17704 addr:27f7 expected_valid:0
           177115000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
           177125000 linemun:      17705 addr:27f7 expected_valid:0
           177125000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
           177135000 linemun:      17706 addr:27f7 expected_valid:0
           177135000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
           177145000 linemun:      17707 addr:27f7 expected_valid:0
           177145000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
           177155000 linemun:      17708 addr:27f7 expected_valid:0
           177155000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
           177165000 linemun:      17709 addr:27f7 expected_valid:0
           177165000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
           177175000 linemun:      17710 addr:27f7 expected_valid:0
           177175000 RTL LRU_BIT[37]=01 FOR MISS ADDR:27f7
           177175000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:27f7
           177185000 linemun:      17711 addr:27f7 expected_valid:1
           177185000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:27f7
           177195000 linemun:      17712 addr:27f8 expected_valid:0
           177195000 RTL LRU_BIT[38]=01 FOR MISS ADDR:27f8
           177205000 linemun:      17713 addr:27f8 expected_valid:0
           177205000 RTL LRU_BIT[38]=01 FOR MISS ADDR:27f8
           177215000 linemun:      17714 addr:27f8 expected_valid:0
           177215000 RTL LRU_BIT[38]=01 FOR MISS ADDR:27f8
           177225000 linemun:      17715 addr:27f8 expected_valid:0
           177225000 RTL LRU_BIT[38]=01 FOR MISS ADDR:27f8
           177235000 linemun:      17716 addr:27f8 expected_valid:0
           177235000 RTL LRU_BIT[38]=01 FOR MISS ADDR:27f8
           177245000 linemun:      17717 addr:27f8 expected_valid:0
           177245000 RTL LRU_BIT[38]=01 FOR MISS ADDR:27f8
           177255000 linemun:      17718 addr:27f8 expected_valid:0
           177255000 RTL LRU_BIT[38]=01 FOR MISS ADDR:27f8
           177265000 linemun:      17719 addr:27f8 expected_valid:0
           177265000 RTL LRU_BIT[38]=01 FOR MISS ADDR:27f8
           177275000 linemun:      17720 addr:27f8 expected_valid:0
           177275000 RTL LRU_BIT[38]=01 FOR MISS ADDR:27f8
           177275000 RTL LRU_BIT[38]=01 UPDATED FOR BLOCK1 REPLACE ADDR:27f8
           177285000 linemun:      17721 addr:27f8 expected_valid:1
           177285000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:27f8
           177295000 linemun:      17722 addr:27f9 expected_valid:0
           177295000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
           177305000 linemun:      17723 addr:27f9 expected_valid:0
           177305000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
           177315000 linemun:      17724 addr:27f9 expected_valid:0
           177315000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
           177325000 linemun:      17725 addr:27f9 expected_valid:0
           177325000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
           177335000 linemun:      17726 addr:27f9 expected_valid:0
           177335000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
           177345000 linemun:      17727 addr:27f9 expected_valid:0
           177345000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
           177355000 linemun:      17728 addr:27f9 expected_valid:0
           177355000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
           177365000 linemun:      17729 addr:27f9 expected_valid:0
           177365000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
           177375000 linemun:      17730 addr:27f9 expected_valid:0
           177375000 RTL LRU_BIT[39]=10 FOR MISS ADDR:27f9
           177375000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:27f9
           177385000 linemun:      17731 addr:27f9 expected_valid:1
           177385000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:27f9
           177395000 linemun:      17732 addr:bf97 expected_valid:0
           177395000 RTL LRU_BIT[17]=10 FOR MISS ADDR:bf97
           177405000 linemun:      17733 addr:bf97 expected_valid:0
           177405000 RTL LRU_BIT[17]=10 FOR MISS ADDR:bf97
           177415000 linemun:      17734 addr:bf97 expected_valid:0
           177415000 RTL LRU_BIT[17]=10 FOR MISS ADDR:bf97
           177425000 linemun:      17735 addr:bf97 expected_valid:0
           177425000 RTL LRU_BIT[17]=10 FOR MISS ADDR:bf97
           177435000 linemun:      17736 addr:bf97 expected_valid:0
           177435000 RTL LRU_BIT[17]=10 FOR MISS ADDR:bf97
           177445000 linemun:      17737 addr:bf97 expected_valid:0
           177445000 RTL LRU_BIT[17]=10 FOR MISS ADDR:bf97
           177455000 linemun:      17738 addr:bf97 expected_valid:0
           177455000 RTL LRU_BIT[17]=10 FOR MISS ADDR:bf97
           177465000 linemun:      17739 addr:bf97 expected_valid:0
           177465000 RTL LRU_BIT[17]=10 FOR MISS ADDR:bf97
           177475000 linemun:      17740 addr:bf97 expected_valid:0
           177475000 RTL LRU_BIT[17]=10 FOR MISS ADDR:bf97
           177475000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bf97
           177485000 linemun:      17741 addr:bf97 expected_valid:1
           177485000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:bf97
           177495000 linemun:      17742 addr:bf98 expected_valid:0
           177495000 RTL LRU_BIT[18]=10 FOR MISS ADDR:bf98
           177505000 linemun:      17743 addr:bf98 expected_valid:0
           177505000 RTL LRU_BIT[18]=10 FOR MISS ADDR:bf98
           177515000 linemun:      17744 addr:bf98 expected_valid:0
           177515000 RTL LRU_BIT[18]=10 FOR MISS ADDR:bf98
           177525000 linemun:      17745 addr:bf98 expected_valid:0
           177525000 RTL LRU_BIT[18]=10 FOR MISS ADDR:bf98
           177535000 linemun:      17746 addr:bf98 expected_valid:0
           177535000 RTL LRU_BIT[18]=10 FOR MISS ADDR:bf98
           177545000 linemun:      17747 addr:bf98 expected_valid:0
           177545000 RTL LRU_BIT[18]=10 FOR MISS ADDR:bf98
           177555000 linemun:      17748 addr:bf98 expected_valid:0
           177555000 RTL LRU_BIT[18]=10 FOR MISS ADDR:bf98
           177565000 linemun:      17749 addr:bf98 expected_valid:0
           177565000 RTL LRU_BIT[18]=10 FOR MISS ADDR:bf98
           177575000 linemun:      17750 addr:bf98 expected_valid:0
           177575000 RTL LRU_BIT[18]=10 FOR MISS ADDR:bf98
           177575000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bf98
           177585000 linemun:      17751 addr:bf98 expected_valid:1
           177585000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:bf98
           177595000 linemun:      17752 addr:bf99 expected_valid:0
           177595000 RTL LRU_BIT[19]=10 FOR MISS ADDR:bf99
           177605000 linemun:      17753 addr:bf99 expected_valid:0
           177605000 RTL LRU_BIT[19]=10 FOR MISS ADDR:bf99
           177615000 linemun:      17754 addr:bf99 expected_valid:0
           177615000 RTL LRU_BIT[19]=10 FOR MISS ADDR:bf99
           177625000 linemun:      17755 addr:bf99 expected_valid:0
           177625000 RTL LRU_BIT[19]=10 FOR MISS ADDR:bf99
           177635000 linemun:      17756 addr:bf99 expected_valid:0
           177635000 RTL LRU_BIT[19]=10 FOR MISS ADDR:bf99
           177645000 linemun:      17757 addr:bf99 expected_valid:0
           177645000 RTL LRU_BIT[19]=10 FOR MISS ADDR:bf99
           177655000 linemun:      17758 addr:bf99 expected_valid:0
           177655000 RTL LRU_BIT[19]=10 FOR MISS ADDR:bf99
           177665000 linemun:      17759 addr:bf99 expected_valid:0
           177665000 RTL LRU_BIT[19]=10 FOR MISS ADDR:bf99
           177675000 linemun:      17760 addr:bf99 expected_valid:0
           177675000 RTL LRU_BIT[19]=10 FOR MISS ADDR:bf99
           177675000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bf99
           177685000 linemun:      17761 addr:bf99 expected_valid:1
           177685000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:bf99
           177695000 linemun:      17762 addr:bf9a expected_valid:0
           177695000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:bf9a
           177705000 linemun:      17763 addr:bf9a expected_valid:0
           177705000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:bf9a
           177715000 linemun:      17764 addr:bf9a expected_valid:0
           177715000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:bf9a
           177725000 linemun:      17765 addr:bf9a expected_valid:0
           177725000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:bf9a
           177735000 linemun:      17766 addr:bf9a expected_valid:0
           177735000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:bf9a
           177745000 linemun:      17767 addr:bf9a expected_valid:0
           177745000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:bf9a
           177755000 linemun:      17768 addr:bf9a expected_valid:0
           177755000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:bf9a
           177765000 linemun:      17769 addr:bf9a expected_valid:0
           177765000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:bf9a
           177775000 linemun:      17770 addr:bf9a expected_valid:0
           177775000 RTL LRU_BIT[1a]=01 FOR MISS ADDR:bf9a
           177775000 RTL LRU_BIT[1a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:bf9a
           177785000 linemun:      17771 addr:bf9a expected_valid:1
           177785000 RTL LRU_BIT[1a]=10 UPDATED FOR HIT ADDR:bf9a
           177795000 linemun:      17772 addr:bf9b expected_valid:0
           177795000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:bf9b
           177805000 linemun:      17773 addr:bf9b expected_valid:0
           177805000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:bf9b
           177815000 linemun:      17774 addr:bf9b expected_valid:0
           177815000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:bf9b
           177825000 linemun:      17775 addr:bf9b expected_valid:0
           177825000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:bf9b
           177835000 linemun:      17776 addr:bf9b expected_valid:0
           177835000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:bf9b
           177845000 linemun:      17777 addr:bf9b expected_valid:0
           177845000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:bf9b
           177855000 linemun:      17778 addr:bf9b expected_valid:0
           177855000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:bf9b
           177865000 linemun:      17779 addr:bf9b expected_valid:0
           177865000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:bf9b
           177875000 linemun:      17780 addr:bf9b expected_valid:0
           177875000 RTL LRU_BIT[1b]=10 FOR MISS ADDR:bf9b
           177875000 RTL LRU_BIT[1b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bf9b
           177885000 linemun:      17781 addr:bf9b expected_valid:1
           177885000 RTL LRU_BIT[1b]=01 UPDATED FOR HIT ADDR:bf9b
           177895000 linemun:      17782 addr:bf9c expected_valid:0
           177895000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:bf9c
           177905000 linemun:      17783 addr:bf9c expected_valid:0
           177905000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:bf9c
           177915000 linemun:      17784 addr:bf9c expected_valid:0
           177915000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:bf9c
           177925000 linemun:      17785 addr:bf9c expected_valid:0
           177925000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:bf9c
           177935000 linemun:      17786 addr:bf9c expected_valid:0
           177935000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:bf9c
           177945000 linemun:      17787 addr:bf9c expected_valid:0
           177945000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:bf9c
           177955000 linemun:      17788 addr:bf9c expected_valid:0
           177955000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:bf9c
           177965000 linemun:      17789 addr:bf9c expected_valid:0
           177965000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:bf9c
           177975000 linemun:      17790 addr:bf9c expected_valid:0
           177975000 RTL LRU_BIT[1c]=01 FOR MISS ADDR:bf9c
           177975000 RTL LRU_BIT[1c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:bf9c
           177985000 linemun:      17791 addr:bf9c expected_valid:1
           177985000 RTL LRU_BIT[1c]=10 UPDATED FOR HIT ADDR:bf9c
           177995000 linemun:      17792 addr:bf9d expected_valid:0
           177995000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:bf9d
           178005000 linemun:      17793 addr:bf9d expected_valid:0
           178005000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:bf9d
           178015000 linemun:      17794 addr:bf9d expected_valid:0
           178015000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:bf9d
           178025000 linemun:      17795 addr:bf9d expected_valid:0
           178025000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:bf9d
           178035000 linemun:      17796 addr:bf9d expected_valid:0
           178035000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:bf9d
           178045000 linemun:      17797 addr:bf9d expected_valid:0
           178045000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:bf9d
           178055000 linemun:      17798 addr:bf9d expected_valid:0
           178055000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:bf9d
           178065000 linemun:      17799 addr:bf9d expected_valid:0
           178065000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:bf9d
           178075000 linemun:      17800 addr:bf9d expected_valid:0
           178075000 RTL LRU_BIT[1d]=01 FOR MISS ADDR:bf9d
           178075000 RTL LRU_BIT[1d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:bf9d
           178085000 linemun:      17801 addr:bf9d expected_valid:1
           178085000 RTL LRU_BIT[1d]=10 UPDATED FOR HIT ADDR:bf9d
           178095000 linemun:      17802 addr:bf9e expected_valid:0
           178095000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:bf9e
           178105000 linemun:      17803 addr:bf9e expected_valid:0
           178105000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:bf9e
           178115000 linemun:      17804 addr:bf9e expected_valid:0
           178115000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:bf9e
           178125000 linemun:      17805 addr:bf9e expected_valid:0
           178125000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:bf9e
           178135000 linemun:      17806 addr:bf9e expected_valid:0
           178135000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:bf9e
           178145000 linemun:      17807 addr:bf9e expected_valid:0
           178145000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:bf9e
           178155000 linemun:      17808 addr:bf9e expected_valid:0
           178155000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:bf9e
           178165000 linemun:      17809 addr:bf9e expected_valid:0
           178165000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:bf9e
           178175000 linemun:      17810 addr:bf9e expected_valid:0
           178175000 RTL LRU_BIT[1e]=10 FOR MISS ADDR:bf9e
           178175000 RTL LRU_BIT[1e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:bf9e
           178185000 linemun:      17811 addr:bf9e expected_valid:1
           178185000 RTL LRU_BIT[1e]=01 UPDATED FOR HIT ADDR:bf9e
           178195000 linemun:      17812 addr:bf9f expected_valid:0
           178195000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:bf9f
           178205000 linemun:      17813 addr:bf9f expected_valid:0
           178205000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:bf9f
           178215000 linemun:      17814 addr:bf9f expected_valid:0
           178215000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:bf9f
           178225000 linemun:      17815 addr:bf9f expected_valid:0
           178225000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:bf9f
           178235000 linemun:      17816 addr:bf9f expected_valid:0
           178235000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:bf9f
           178245000 linemun:      17817 addr:bf9f expected_valid:0
           178245000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:bf9f
           178255000 linemun:      17818 addr:bf9f expected_valid:0
           178255000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:bf9f
           178265000 linemun:      17819 addr:bf9f expected_valid:0
           178265000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:bf9f
           178275000 linemun:      17820 addr:bf9f expected_valid:0
           178275000 RTL LRU_BIT[1f]=01 FOR MISS ADDR:bf9f
           178275000 RTL LRU_BIT[1f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:bf9f
           178285000 linemun:      17821 addr:bf9f expected_valid:1
           178285000 RTL LRU_BIT[1f]=10 UPDATED FOR HIT ADDR:bf9f
           178295000 linemun:      17822 addr:3b00 expected_valid:0
           178295000 RTL LRU_BIT[00]=01 FOR MISS ADDR:3b00
           178305000 linemun:      17823 addr:3b00 expected_valid:0
           178305000 RTL LRU_BIT[00]=01 FOR MISS ADDR:3b00
           178315000 linemun:      17824 addr:3b00 expected_valid:0
           178315000 RTL LRU_BIT[00]=01 FOR MISS ADDR:3b00
           178325000 linemun:      17825 addr:3b00 expected_valid:0
           178325000 RTL LRU_BIT[00]=01 FOR MISS ADDR:3b00
           178335000 linemun:      17826 addr:3b00 expected_valid:0
           178335000 RTL LRU_BIT[00]=01 FOR MISS ADDR:3b00
           178345000 linemun:      17827 addr:3b00 expected_valid:0
           178345000 RTL LRU_BIT[00]=01 FOR MISS ADDR:3b00
           178355000 linemun:      17828 addr:3b00 expected_valid:0
           178355000 RTL LRU_BIT[00]=01 FOR MISS ADDR:3b00
           178365000 linemun:      17829 addr:3b00 expected_valid:0
           178365000 RTL LRU_BIT[00]=01 FOR MISS ADDR:3b00
           178375000 linemun:      17830 addr:3b00 expected_valid:0
           178375000 RTL LRU_BIT[00]=01 FOR MISS ADDR:3b00
           178375000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3b00
           178385000 linemun:      17831 addr:3b00 expected_valid:1
           178385000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:3b00
           178395000 linemun:      17832 addr:3b01 expected_valid:0
           178395000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           178405000 linemun:      17833 addr:3b01 expected_valid:0
           178405000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           178415000 linemun:      17834 addr:3b01 expected_valid:0
           178415000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           178425000 linemun:      17835 addr:3b01 expected_valid:0
           178425000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           178435000 linemun:      17836 addr:3b01 expected_valid:0
           178435000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           178445000 linemun:      17837 addr:3b01 expected_valid:0
           178445000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           178455000 linemun:      17838 addr:3b01 expected_valid:0
           178455000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           178465000 linemun:      17839 addr:3b01 expected_valid:0
           178465000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           178475000 linemun:      17840 addr:3b01 expected_valid:0
           178475000 RTL LRU_BIT[01]=10 FOR MISS ADDR:3b01
           178475000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:3b01
           178485000 linemun:      17841 addr:3b01 expected_valid:1
           178485000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:3b01
           178495000 linemun:      17842 addr:3b02 expected_valid:0
           178495000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           178505000 linemun:      17843 addr:3b02 expected_valid:0
           178505000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           178515000 linemun:      17844 addr:3b02 expected_valid:0
           178515000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           178525000 linemun:      17845 addr:3b02 expected_valid:0
           178525000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           178535000 linemun:      17846 addr:3b02 expected_valid:0
           178535000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           178545000 linemun:      17847 addr:3b02 expected_valid:0
           178545000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           178555000 linemun:      17848 addr:3b02 expected_valid:0
           178555000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           178565000 linemun:      17849 addr:3b02 expected_valid:0
           178565000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           178575000 linemun:      17850 addr:3b02 expected_valid:0
           178575000 RTL LRU_BIT[02]=01 FOR MISS ADDR:3b02
           178575000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:3b02
           178585000 linemun:      17851 addr:3b02 expected_valid:1
           178585000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:3b02
           178595000 linemun:      17852 addr:4904 expected_valid:0
           178595000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           178605000 linemun:      17853 addr:4904 expected_valid:0
           178605000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           178615000 linemun:      17854 addr:4904 expected_valid:0
           178615000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           178625000 linemun:      17855 addr:4904 expected_valid:0
           178625000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           178635000 linemun:      17856 addr:4904 expected_valid:0
           178635000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           178645000 linemun:      17857 addr:4904 expected_valid:0
           178645000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           178655000 linemun:      17858 addr:4904 expected_valid:0
           178655000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           178665000 linemun:      17859 addr:4904 expected_valid:0
           178665000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           178675000 linemun:      17860 addr:4904 expected_valid:0
           178675000 RTL LRU_BIT[04]=10 FOR MISS ADDR:4904
           178675000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4904
           178685000 linemun:      17861 addr:4904 expected_valid:1
           178685000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:4904
           178695000 linemun:      17862 addr:728d expected_valid:0
           178695000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:728d
           178705000 linemun:      17863 addr:728d expected_valid:0
           178705000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:728d
           178715000 linemun:      17864 addr:728d expected_valid:0
           178715000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:728d
           178725000 linemun:      17865 addr:728d expected_valid:0
           178725000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:728d
           178735000 linemun:      17866 addr:728d expected_valid:0
           178735000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:728d
           178745000 linemun:      17867 addr:728d expected_valid:0
           178745000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:728d
           178755000 linemun:      17868 addr:728d expected_valid:0
           178755000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:728d
           178765000 linemun:      17869 addr:728d expected_valid:0
           178765000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:728d
           178775000 linemun:      17870 addr:728d expected_valid:0
           178775000 RTL LRU_BIT[0d]=10 FOR MISS ADDR:728d
           178775000 RTL LRU_BIT[0d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:728d
           178785000 linemun:      17871 addr:728d expected_valid:1
           178785000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:728d
           178795000 linemun:      17872 addr:728e expected_valid:0
           178795000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:728e
           178805000 linemun:      17873 addr:728e expected_valid:0
           178805000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:728e
           178815000 linemun:      17874 addr:728e expected_valid:0
           178815000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:728e
           178825000 linemun:      17875 addr:728e expected_valid:0
           178825000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:728e
           178835000 linemun:      17876 addr:728e expected_valid:0
           178835000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:728e
           178845000 linemun:      17877 addr:728e expected_valid:0
           178845000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:728e
           178855000 linemun:      17878 addr:728e expected_valid:0
           178855000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:728e
           178865000 linemun:      17879 addr:728e expected_valid:0
           178865000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:728e
           178875000 linemun:      17880 addr:728e expected_valid:0
           178875000 RTL LRU_BIT[0e]=01 FOR MISS ADDR:728e
           178875000 RTL LRU_BIT[0e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:728e
           178885000 linemun:      17881 addr:728e expected_valid:1
           178885000 RTL LRU_BIT[0e]=10 UPDATED FOR HIT ADDR:728e
           178895000 linemun:      17882 addr:728f expected_valid:0
           178895000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:728f
           178905000 linemun:      17883 addr:728f expected_valid:0
           178905000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:728f
           178915000 linemun:      17884 addr:728f expected_valid:0
           178915000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:728f
           178925000 linemun:      17885 addr:728f expected_valid:0
           178925000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:728f
           178935000 linemun:      17886 addr:728f expected_valid:0
           178935000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:728f
           178945000 linemun:      17887 addr:728f expected_valid:0
           178945000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:728f
           178955000 linemun:      17888 addr:728f expected_valid:0
           178955000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:728f
           178965000 linemun:      17889 addr:728f expected_valid:0
           178965000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:728f
           178975000 linemun:      17890 addr:728f expected_valid:0
           178975000 RTL LRU_BIT[0f]=10 FOR MISS ADDR:728f
           178975000 RTL LRU_BIT[0f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:728f
           178985000 linemun:      17891 addr:728f expected_valid:1
           178985000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:728f
           178995000 linemun:      17892 addr:7290 expected_valid:0
           178995000 RTL LRU_BIT[10]=10 FOR MISS ADDR:7290
           179005000 linemun:      17893 addr:7290 expected_valid:0
           179005000 RTL LRU_BIT[10]=10 FOR MISS ADDR:7290
           179015000 linemun:      17894 addr:7290 expected_valid:0
           179015000 RTL LRU_BIT[10]=10 FOR MISS ADDR:7290
           179025000 linemun:      17895 addr:7290 expected_valid:0
           179025000 RTL LRU_BIT[10]=10 FOR MISS ADDR:7290
           179035000 linemun:      17896 addr:7290 expected_valid:0
           179035000 RTL LRU_BIT[10]=10 FOR MISS ADDR:7290
           179045000 linemun:      17897 addr:7290 expected_valid:0
           179045000 RTL LRU_BIT[10]=10 FOR MISS ADDR:7290
           179055000 linemun:      17898 addr:7290 expected_valid:0
           179055000 RTL LRU_BIT[10]=10 FOR MISS ADDR:7290
           179065000 linemun:      17899 addr:7290 expected_valid:0
           179065000 RTL LRU_BIT[10]=10 FOR MISS ADDR:7290
           179075000 linemun:      17900 addr:7290 expected_valid:0
           179075000 RTL LRU_BIT[10]=10 FOR MISS ADDR:7290
           179075000 RTL LRU_BIT[10]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7290
           179085000 linemun:      17901 addr:7290 expected_valid:1
           179085000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:7290
           179095000 linemun:      17902 addr:4b45 expected_valid:0
           179095000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           179105000 linemun:      17903 addr:4b45 expected_valid:0
           179105000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           179115000 linemun:      17904 addr:4b45 expected_valid:0
           179115000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           179125000 linemun:      17905 addr:4b45 expected_valid:0
           179125000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           179135000 linemun:      17906 addr:4b45 expected_valid:0
           179135000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           179145000 linemun:      17907 addr:4b45 expected_valid:0
           179145000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           179155000 linemun:      17908 addr:4b45 expected_valid:0
           179155000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           179165000 linemun:      17909 addr:4b45 expected_valid:0
           179165000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           179175000 linemun:      17910 addr:4b45 expected_valid:0
           179175000 RTL LRU_BIT[05]=01 FOR MISS ADDR:4b45
           179175000 RTL LRU_BIT[05]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4b45
           179185000 linemun:      17911 addr:4b45 expected_valid:1
           179185000 RTL LRU_BIT[05]=10 UPDATED FOR HIT ADDR:4b45
           179195000 linemun:      17912 addr:4b46 expected_valid:0
           179195000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4b46
           179205000 linemun:      17913 addr:4b46 expected_valid:0
           179205000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4b46
           179215000 linemun:      17914 addr:4b46 expected_valid:0
           179215000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4b46
           179225000 linemun:      17915 addr:4b46 expected_valid:0
           179225000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4b46
           179235000 linemun:      17916 addr:4b46 expected_valid:0
           179235000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4b46
           179245000 linemun:      17917 addr:4b46 expected_valid:0
           179245000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4b46
           179255000 linemun:      17918 addr:4b46 expected_valid:0
           179255000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4b46
           179265000 linemun:      17919 addr:4b46 expected_valid:0
           179265000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4b46
           179275000 linemun:      17920 addr:4b46 expected_valid:0
           179275000 RTL LRU_BIT[06]=10 FOR MISS ADDR:4b46
           179275000 RTL LRU_BIT[06]=10 UPDATED FOR BLOCK0 REPLACE ADDR:4b46
           179285000 linemun:      17921 addr:4b46 expected_valid:1
           179285000 RTL LRU_BIT[06]=01 UPDATED FOR HIT ADDR:4b46
           179295000 linemun:      17922 addr:74ae expected_valid:1
           179295000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:74ae
           179305000 linemun:      17923 addr:74af expected_valid:1
           179305000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:74af
           179315000 linemun:      17924 addr:74b0 expected_valid:0
           179315000 RTL LRU_BIT[30]=10 FOR MISS ADDR:74b0
           179325000 linemun:      17925 addr:74b0 expected_valid:0
           179325000 RTL LRU_BIT[30]=10 FOR MISS ADDR:74b0
           179335000 linemun:      17926 addr:74b0 expected_valid:0
           179335000 RTL LRU_BIT[30]=10 FOR MISS ADDR:74b0
           179345000 linemun:      17927 addr:74b0 expected_valid:0
           179345000 RTL LRU_BIT[30]=10 FOR MISS ADDR:74b0
           179355000 linemun:      17928 addr:74b0 expected_valid:0
           179355000 RTL LRU_BIT[30]=10 FOR MISS ADDR:74b0
           179365000 linemun:      17929 addr:74b0 expected_valid:0
           179365000 RTL LRU_BIT[30]=10 FOR MISS ADDR:74b0
           179375000 linemun:      17930 addr:74b0 expected_valid:0
           179375000 RTL LRU_BIT[30]=10 FOR MISS ADDR:74b0
           179385000 linemun:      17931 addr:74b0 expected_valid:0
           179385000 RTL LRU_BIT[30]=10 FOR MISS ADDR:74b0
           179395000 linemun:      17932 addr:74b0 expected_valid:0
           179395000 RTL LRU_BIT[30]=10 FOR MISS ADDR:74b0
           179395000 RTL LRU_BIT[30]=10 UPDATED FOR BLOCK0 REPLACE ADDR:74b0
           179405000 linemun:      17933 addr:74b0 expected_valid:1
           179405000 RTL LRU_BIT[30]=01 UPDATED FOR HIT ADDR:74b0
           179415000 linemun:      17934 addr:5943 expected_valid:0
           179415000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           179425000 linemun:      17935 addr:5943 expected_valid:0
           179425000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           179435000 linemun:      17936 addr:5943 expected_valid:0
           179435000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           179445000 linemun:      17937 addr:5943 expected_valid:0
           179445000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           179455000 linemun:      17938 addr:5943 expected_valid:0
           179455000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           179465000 linemun:      17939 addr:5943 expected_valid:0
           179465000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           179475000 linemun:      17940 addr:5943 expected_valid:0
           179475000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           179485000 linemun:      17941 addr:5943 expected_valid:0
           179485000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           179495000 linemun:      17942 addr:5943 expected_valid:0
           179495000 RTL LRU_BIT[03]=01 FOR MISS ADDR:5943
           179495000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5943
           179505000 linemun:      17943 addr:5943 expected_valid:1
           179505000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:5943
           179515000 linemun:      17944 addr:5944 expected_valid:0
           179515000 RTL LRU_BIT[04]=01 FOR MISS ADDR:5944
           179525000 linemun:      17945 addr:5944 expected_valid:0
           179525000 RTL LRU_BIT[04]=01 FOR MISS ADDR:5944
           179535000 linemun:      17946 addr:5944 expected_valid:0
           179535000 RTL LRU_BIT[04]=01 FOR MISS ADDR:5944
           179545000 linemun:      17947 addr:5944 expected_valid:0
           179545000 RTL LRU_BIT[04]=01 FOR MISS ADDR:5944
           179555000 linemun:      17948 addr:5944 expected_valid:0
           179555000 RTL LRU_BIT[04]=01 FOR MISS ADDR:5944
           179565000 linemun:      17949 addr:5944 expected_valid:0
           179565000 RTL LRU_BIT[04]=01 FOR MISS ADDR:5944
           179575000 linemun:      17950 addr:5944 expected_valid:0
           179575000 RTL LRU_BIT[04]=01 FOR MISS ADDR:5944
           179585000 linemun:      17951 addr:5944 expected_valid:0
           179585000 RTL LRU_BIT[04]=01 FOR MISS ADDR:5944
           179595000 linemun:      17952 addr:5944 expected_valid:0
           179595000 RTL LRU_BIT[04]=01 FOR MISS ADDR:5944
           179595000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5944
           179605000 linemun:      17953 addr:5944 expected_valid:1
           179605000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:5944
           179615000 linemun:      17954 addr:9008 expected_valid:0
           179615000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           179625000 linemun:      17955 addr:9008 expected_valid:0
           179625000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           179635000 linemun:      17956 addr:9008 expected_valid:0
           179635000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           179645000 linemun:      17957 addr:9008 expected_valid:0
           179645000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           179655000 linemun:      17958 addr:9008 expected_valid:0
           179655000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           179665000 linemun:      17959 addr:9008 expected_valid:0
           179665000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           179675000 linemun:      17960 addr:9008 expected_valid:0
           179675000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           179685000 linemun:      17961 addr:9008 expected_valid:0
           179685000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           179695000 linemun:      17962 addr:9008 expected_valid:0
           179695000 RTL LRU_BIT[08]=10 FOR MISS ADDR:9008
           179695000 RTL LRU_BIT[08]=10 UPDATED FOR BLOCK0 REPLACE ADDR:9008
           179705000 linemun:      17963 addr:9008 expected_valid:1
           179705000 RTL LRU_BIT[08]=01 UPDATED FOR HIT ADDR:9008
           179715000 linemun:      17964 addr:1b96 expected_valid:0
           179715000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           179725000 linemun:      17965 addr:1b96 expected_valid:0
           179725000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           179735000 linemun:      17966 addr:1b96 expected_valid:0
           179735000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           179745000 linemun:      17967 addr:1b96 expected_valid:0
           179745000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           179755000 linemun:      17968 addr:1b96 expected_valid:0
           179755000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           179765000 linemun:      17969 addr:1b96 expected_valid:0
           179765000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           179775000 linemun:      17970 addr:1b96 expected_valid:0
           179775000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           179785000 linemun:      17971 addr:1b96 expected_valid:0
           179785000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           179795000 linemun:      17972 addr:1b96 expected_valid:0
           179795000 RTL LRU_BIT[16]=10 FOR MISS ADDR:1b96
           179795000 RTL LRU_BIT[16]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b96
           179805000 linemun:      17973 addr:1b96 expected_valid:1
           179805000 RTL LRU_BIT[16]=01 UPDATED FOR HIT ADDR:1b96
           179815000 linemun:      17974 addr:1b97 expected_valid:0
           179815000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           179825000 linemun:      17975 addr:1b97 expected_valid:0
           179825000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           179835000 linemun:      17976 addr:1b97 expected_valid:0
           179835000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           179845000 linemun:      17977 addr:1b97 expected_valid:0
           179845000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           179855000 linemun:      17978 addr:1b97 expected_valid:0
           179855000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           179865000 linemun:      17979 addr:1b97 expected_valid:0
           179865000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           179875000 linemun:      17980 addr:1b97 expected_valid:0
           179875000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           179885000 linemun:      17981 addr:1b97 expected_valid:0
           179885000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           179895000 linemun:      17982 addr:1b97 expected_valid:0
           179895000 RTL LRU_BIT[17]=01 FOR MISS ADDR:1b97
           179895000 RTL LRU_BIT[17]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b97
           179905000 linemun:      17983 addr:1b97 expected_valid:1
           179905000 RTL LRU_BIT[17]=10 UPDATED FOR HIT ADDR:1b97
           179915000 linemun:      17984 addr:1b98 expected_valid:0
           179915000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
           179925000 linemun:      17985 addr:1b98 expected_valid:0
           179925000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
           179935000 linemun:      17986 addr:1b98 expected_valid:0
           179935000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
           179945000 linemun:      17987 addr:1b98 expected_valid:0
           179945000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
           179955000 linemun:      17988 addr:1b98 expected_valid:0
           179955000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
           179965000 linemun:      17989 addr:1b98 expected_valid:0
           179965000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
           179975000 linemun:      17990 addr:1b98 expected_valid:0
           179975000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
           179985000 linemun:      17991 addr:1b98 expected_valid:0
           179985000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
           179995000 linemun:      17992 addr:1b98 expected_valid:0
           179995000 RTL LRU_BIT[18]=01 FOR MISS ADDR:1b98
           179995000 RTL LRU_BIT[18]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b98
           180005000 linemun:      17993 addr:1b98 expected_valid:1
           180005000 RTL LRU_BIT[18]=10 UPDATED FOR HIT ADDR:1b98
           180015000 linemun:      17994 addr:1b99 expected_valid:0
           180015000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           180025000 linemun:      17995 addr:1b99 expected_valid:0
           180025000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           180035000 linemun:      17996 addr:1b99 expected_valid:0
           180035000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           180045000 linemun:      17997 addr:1b99 expected_valid:0
           180045000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           180055000 linemun:      17998 addr:1b99 expected_valid:0
           180055000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           180065000 linemun:      17999 addr:1b99 expected_valid:0
           180065000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           180075000 linemun:      18000 addr:1b99 expected_valid:0
           180075000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           180085000 linemun:      18001 addr:1b99 expected_valid:0
           180085000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           180095000 linemun:      18002 addr:1b99 expected_valid:0
           180095000 RTL LRU_BIT[19]=01 FOR MISS ADDR:1b99
           180095000 RTL LRU_BIT[19]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b99
           180105000 linemun:      18003 addr:1b99 expected_valid:1
           180105000 RTL LRU_BIT[19]=10 UPDATED FOR HIT ADDR:1b99
           180115000 linemun:      18004 addr:1b9a expected_valid:0
           180115000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           180125000 linemun:      18005 addr:1b9a expected_valid:0
           180125000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           180135000 linemun:      18006 addr:1b9a expected_valid:0
           180135000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           180145000 linemun:      18007 addr:1b9a expected_valid:0
           180145000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           180155000 linemun:      18008 addr:1b9a expected_valid:0
           180155000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           180165000 linemun:      18009 addr:1b9a expected_valid:0
           180165000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           180175000 linemun:      18010 addr:1b9a expected_valid:0
           180175000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           180185000 linemun:      18011 addr:1b9a expected_valid:0
           180185000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           180195000 linemun:      18012 addr:1b9a expected_valid:0
           180195000 RTL LRU_BIT[1a]=10 FOR MISS ADDR:1b9a
           180195000 RTL LRU_BIT[1a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b9a
           180205000 linemun:      18013 addr:1b9a expected_valid:1
           180205000 RTL LRU_BIT[1a]=01 UPDATED FOR HIT ADDR:1b9a
           180215000 linemun:      18014 addr:1b9b expected_valid:0
           180215000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           180225000 linemun:      18015 addr:1b9b expected_valid:0
           180225000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           180235000 linemun:      18016 addr:1b9b expected_valid:0
           180235000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           180245000 linemun:      18017 addr:1b9b expected_valid:0
           180245000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           180255000 linemun:      18018 addr:1b9b expected_valid:0
           180255000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           180265000 linemun:      18019 addr:1b9b expected_valid:0
           180265000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           180275000 linemun:      18020 addr:1b9b expected_valid:0
           180275000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           180285000 linemun:      18021 addr:1b9b expected_valid:0
           180285000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           180295000 linemun:      18022 addr:1b9b expected_valid:0
           180295000 RTL LRU_BIT[1b]=01 FOR MISS ADDR:1b9b
           180295000 RTL LRU_BIT[1b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1b9b
           180305000 linemun:      18023 addr:1b9b expected_valid:1
           180305000 RTL LRU_BIT[1b]=10 UPDATED FOR HIT ADDR:1b9b
           180315000 linemun:      18024 addr:1b9c expected_valid:0
           180315000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           180325000 linemun:      18025 addr:1b9c expected_valid:0
           180325000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           180335000 linemun:      18026 addr:1b9c expected_valid:0
           180335000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           180345000 linemun:      18027 addr:1b9c expected_valid:0
           180345000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           180355000 linemun:      18028 addr:1b9c expected_valid:0
           180355000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           180365000 linemun:      18029 addr:1b9c expected_valid:0
           180365000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           180375000 linemun:      18030 addr:1b9c expected_valid:0
           180375000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           180385000 linemun:      18031 addr:1b9c expected_valid:0
           180385000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           180395000 linemun:      18032 addr:1b9c expected_valid:0
           180395000 RTL LRU_BIT[1c]=10 FOR MISS ADDR:1b9c
           180395000 RTL LRU_BIT[1c]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1b9c
           180405000 linemun:      18033 addr:1b9c expected_valid:1
           180405000 RTL LRU_BIT[1c]=01 UPDATED FOR HIT ADDR:1b9c
           180415000 linemun:      18034 addr:dcbf expected_valid:0
           180415000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:dcbf
           180425000 linemun:      18035 addr:dcbf expected_valid:0
           180425000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:dcbf
           180435000 linemun:      18036 addr:dcbf expected_valid:0
           180435000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:dcbf
           180445000 linemun:      18037 addr:dcbf expected_valid:0
           180445000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:dcbf
           180455000 linemun:      18038 addr:dcbf expected_valid:0
           180455000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:dcbf
           180465000 linemun:      18039 addr:dcbf expected_valid:0
           180465000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:dcbf
           180475000 linemun:      18040 addr:dcbf expected_valid:0
           180475000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:dcbf
           180485000 linemun:      18041 addr:dcbf expected_valid:0
           180485000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:dcbf
           180495000 linemun:      18042 addr:dcbf expected_valid:0
           180495000 RTL LRU_BIT[3f]=10 FOR MISS ADDR:dcbf
           180495000 RTL LRU_BIT[3f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:dcbf
           180505000 linemun:      18043 addr:dcbf expected_valid:1
           180505000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:dcbf
           180515000 linemun:      18044 addr:dcc0 expected_valid:0
           180515000 RTL LRU_BIT[00]=10 FOR MISS ADDR:dcc0
           180525000 linemun:      18045 addr:dcc0 expected_valid:0
           180525000 RTL LRU_BIT[00]=10 FOR MISS ADDR:dcc0
           180535000 linemun:      18046 addr:dcc0 expected_valid:0
           180535000 RTL LRU_BIT[00]=10 FOR MISS ADDR:dcc0
           180545000 linemun:      18047 addr:dcc0 expected_valid:0
           180545000 RTL LRU_BIT[00]=10 FOR MISS ADDR:dcc0
           180555000 linemun:      18048 addr:dcc0 expected_valid:0
           180555000 RTL LRU_BIT[00]=10 FOR MISS ADDR:dcc0
           180565000 linemun:      18049 addr:dcc0 expected_valid:0
           180565000 RTL LRU_BIT[00]=10 FOR MISS ADDR:dcc0
           180575000 linemun:      18050 addr:dcc0 expected_valid:0
           180575000 RTL LRU_BIT[00]=10 FOR MISS ADDR:dcc0
           180585000 linemun:      18051 addr:dcc0 expected_valid:0
           180585000 RTL LRU_BIT[00]=10 FOR MISS ADDR:dcc0
           180595000 linemun:      18052 addr:dcc0 expected_valid:0
           180595000 RTL LRU_BIT[00]=10 FOR MISS ADDR:dcc0
           180595000 RTL LRU_BIT[00]=10 UPDATED FOR BLOCK0 REPLACE ADDR:dcc0
           180605000 linemun:      18053 addr:dcc0 expected_valid:1
           180605000 RTL LRU_BIT[00]=01 UPDATED FOR HIT ADDR:dcc0
           180615000 linemun:      18054 addr:dcc1 expected_valid:0
           180615000 RTL LRU_BIT[01]=01 FOR MISS ADDR:dcc1
           180625000 linemun:      18055 addr:dcc1 expected_valid:0
           180625000 RTL LRU_BIT[01]=01 FOR MISS ADDR:dcc1
           180635000 linemun:      18056 addr:dcc1 expected_valid:0
           180635000 RTL LRU_BIT[01]=01 FOR MISS ADDR:dcc1
           180645000 linemun:      18057 addr:dcc1 expected_valid:0
           180645000 RTL LRU_BIT[01]=01 FOR MISS ADDR:dcc1
           180655000 linemun:      18058 addr:dcc1 expected_valid:0
           180655000 RTL LRU_BIT[01]=01 FOR MISS ADDR:dcc1
           180665000 linemun:      18059 addr:dcc1 expected_valid:0
           180665000 RTL LRU_BIT[01]=01 FOR MISS ADDR:dcc1
           180675000 linemun:      18060 addr:dcc1 expected_valid:0
           180675000 RTL LRU_BIT[01]=01 FOR MISS ADDR:dcc1
           180685000 linemun:      18061 addr:dcc1 expected_valid:0
           180685000 RTL LRU_BIT[01]=01 FOR MISS ADDR:dcc1
           180695000 linemun:      18062 addr:dcc1 expected_valid:0
           180695000 RTL LRU_BIT[01]=01 FOR MISS ADDR:dcc1
           180695000 RTL LRU_BIT[01]=01 UPDATED FOR BLOCK1 REPLACE ADDR:dcc1
           180705000 linemun:      18063 addr:dcc1 expected_valid:1
           180705000 RTL LRU_BIT[01]=10 UPDATED FOR HIT ADDR:dcc1
           180715000 linemun:      18064 addr:dcc2 expected_valid:0
           180715000 RTL LRU_BIT[02]=10 FOR MISS ADDR:dcc2
           180725000 linemun:      18065 addr:dcc2 expected_valid:0
           180725000 RTL LRU_BIT[02]=10 FOR MISS ADDR:dcc2
           180735000 linemun:      18066 addr:dcc2 expected_valid:0
           180735000 RTL LRU_BIT[02]=10 FOR MISS ADDR:dcc2
           180745000 linemun:      18067 addr:dcc2 expected_valid:0
           180745000 RTL LRU_BIT[02]=10 FOR MISS ADDR:dcc2
           180755000 linemun:      18068 addr:dcc2 expected_valid:0
           180755000 RTL LRU_BIT[02]=10 FOR MISS ADDR:dcc2
           180765000 linemun:      18069 addr:dcc2 expected_valid:0
           180765000 RTL LRU_BIT[02]=10 FOR MISS ADDR:dcc2
           180775000 linemun:      18070 addr:dcc2 expected_valid:0
           180775000 RTL LRU_BIT[02]=10 FOR MISS ADDR:dcc2
           180785000 linemun:      18071 addr:dcc2 expected_valid:0
           180785000 RTL LRU_BIT[02]=10 FOR MISS ADDR:dcc2
           180795000 linemun:      18072 addr:dcc2 expected_valid:0
           180795000 RTL LRU_BIT[02]=10 FOR MISS ADDR:dcc2
           180795000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:dcc2
           180805000 linemun:      18073 addr:dcc2 expected_valid:1
           180805000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:dcc2
           180815000 linemun:      18074 addr:dcc3 expected_valid:0
           180815000 RTL LRU_BIT[03]=10 FOR MISS ADDR:dcc3
           180825000 linemun:      18075 addr:dcc3 expected_valid:0
           180825000 RTL LRU_BIT[03]=10 FOR MISS ADDR:dcc3
           180835000 linemun:      18076 addr:dcc3 expected_valid:0
           180835000 RTL LRU_BIT[03]=10 FOR MISS ADDR:dcc3
           180845000 linemun:      18077 addr:dcc3 expected_valid:0
           180845000 RTL LRU_BIT[03]=10 FOR MISS ADDR:dcc3
           180855000 linemun:      18078 addr:dcc3 expected_valid:0
           180855000 RTL LRU_BIT[03]=10 FOR MISS ADDR:dcc3
           180865000 linemun:      18079 addr:dcc3 expected_valid:0
           180865000 RTL LRU_BIT[03]=10 FOR MISS ADDR:dcc3
           180875000 linemun:      18080 addr:dcc3 expected_valid:0
           180875000 RTL LRU_BIT[03]=10 FOR MISS ADDR:dcc3
           180885000 linemun:      18081 addr:dcc3 expected_valid:0
           180885000 RTL LRU_BIT[03]=10 FOR MISS ADDR:dcc3
           180895000 linemun:      18082 addr:dcc3 expected_valid:0
           180895000 RTL LRU_BIT[03]=10 FOR MISS ADDR:dcc3
           180895000 RTL LRU_BIT[03]=10 UPDATED FOR BLOCK0 REPLACE ADDR:dcc3
           180905000 linemun:      18083 addr:dcc3 expected_valid:1
           180905000 RTL LRU_BIT[03]=01 UPDATED FOR HIT ADDR:dcc3
           180915000 linemun:      18084 addr:dcc4 expected_valid:0
           180915000 RTL LRU_BIT[04]=10 FOR MISS ADDR:dcc4
           180925000 linemun:      18085 addr:dcc4 expected_valid:0
           180925000 RTL LRU_BIT[04]=10 FOR MISS ADDR:dcc4
           180935000 linemun:      18086 addr:dcc4 expected_valid:0
           180935000 RTL LRU_BIT[04]=10 FOR MISS ADDR:dcc4
           180945000 linemun:      18087 addr:dcc4 expected_valid:0
           180945000 RTL LRU_BIT[04]=10 FOR MISS ADDR:dcc4
           180955000 linemun:      18088 addr:dcc4 expected_valid:0
           180955000 RTL LRU_BIT[04]=10 FOR MISS ADDR:dcc4
           180965000 linemun:      18089 addr:dcc4 expected_valid:0
           180965000 RTL LRU_BIT[04]=10 FOR MISS ADDR:dcc4
           180975000 linemun:      18090 addr:dcc4 expected_valid:0
           180975000 RTL LRU_BIT[04]=10 FOR MISS ADDR:dcc4
           180985000 linemun:      18091 addr:dcc4 expected_valid:0
           180985000 RTL LRU_BIT[04]=10 FOR MISS ADDR:dcc4
           180995000 linemun:      18092 addr:dcc4 expected_valid:0
           180995000 RTL LRU_BIT[04]=10 FOR MISS ADDR:dcc4
           180995000 RTL LRU_BIT[04]=10 UPDATED FOR BLOCK0 REPLACE ADDR:dcc4
           181005000 linemun:      18093 addr:dcc4 expected_valid:1
           181005000 RTL LRU_BIT[04]=01 UPDATED FOR HIT ADDR:dcc4
           181015000 linemun:      18094 addr:dcc5 expected_valid:0
           181015000 RTL LRU_BIT[05]=10 FOR MISS ADDR:dcc5
           181025000 linemun:      18095 addr:dcc5 expected_valid:0
           181025000 RTL LRU_BIT[05]=10 FOR MISS ADDR:dcc5
           181035000 linemun:      18096 addr:dcc5 expected_valid:0
           181035000 RTL LRU_BIT[05]=10 FOR MISS ADDR:dcc5
           181045000 linemun:      18097 addr:dcc5 expected_valid:0
           181045000 RTL LRU_BIT[05]=10 FOR MISS ADDR:dcc5
           181055000 linemun:      18098 addr:dcc5 expected_valid:0
           181055000 RTL LRU_BIT[05]=10 FOR MISS ADDR:dcc5
           181065000 linemun:      18099 addr:dcc5 expected_valid:0
           181065000 RTL LRU_BIT[05]=10 FOR MISS ADDR:dcc5
           181075000 linemun:      18100 addr:dcc5 expected_valid:0
           181075000 RTL LRU_BIT[05]=10 FOR MISS ADDR:dcc5
           181085000 linemun:      18101 addr:dcc5 expected_valid:0
           181085000 RTL LRU_BIT[05]=10 FOR MISS ADDR:dcc5
           181095000 linemun:      18102 addr:dcc5 expected_valid:0
           181095000 RTL LRU_BIT[05]=10 FOR MISS ADDR:dcc5
           181095000 RTL LRU_BIT[05]=10 UPDATED FOR BLOCK0 REPLACE ADDR:dcc5
           181105000 linemun:      18103 addr:dcc5 expected_valid:1
           181105000 RTL LRU_BIT[05]=01 UPDATED FOR HIT ADDR:dcc5
           181115000 linemun:      18104 addr:56ab expected_valid:0
           181115000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           181125000 linemun:      18105 addr:56ab expected_valid:0
           181125000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           181135000 linemun:      18106 addr:56ab expected_valid:0
           181135000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           181145000 linemun:      18107 addr:56ab expected_valid:0
           181145000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           181155000 linemun:      18108 addr:56ab expected_valid:0
           181155000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           181165000 linemun:      18109 addr:56ab expected_valid:0
           181165000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           181175000 linemun:      18110 addr:56ab expected_valid:0
           181175000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           181185000 linemun:      18111 addr:56ab expected_valid:0
           181185000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           181195000 linemun:      18112 addr:56ab expected_valid:0
           181195000 RTL LRU_BIT[2b]=10 FOR MISS ADDR:56ab
           181195000 RTL LRU_BIT[2b]=10 UPDATED FOR BLOCK0 REPLACE ADDR:56ab
           181205000 linemun:      18113 addr:56ab expected_valid:1
           181205000 RTL LRU_BIT[2b]=01 UPDATED FOR HIT ADDR:56ab
           181215000 linemun:      18114 addr:56ac expected_valid:0
           181215000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           181225000 linemun:      18115 addr:56ac expected_valid:0
           181225000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           181235000 linemun:      18116 addr:56ac expected_valid:0
           181235000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           181245000 linemun:      18117 addr:56ac expected_valid:0
           181245000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           181255000 linemun:      18118 addr:56ac expected_valid:0
           181255000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           181265000 linemun:      18119 addr:56ac expected_valid:0
           181265000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           181275000 linemun:      18120 addr:56ac expected_valid:0
           181275000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           181285000 linemun:      18121 addr:56ac expected_valid:0
           181285000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           181295000 linemun:      18122 addr:56ac expected_valid:0
           181295000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:56ac
           181295000 RTL LRU_BIT[2c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:56ac
           181305000 linemun:      18123 addr:56ac expected_valid:1
           181305000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:56ac
           181315000 linemun:      18124 addr:abbf expected_valid:1
           181315000 RTL LRU_BIT[3f]=01 UPDATED FOR HIT ADDR:abbf
           181325000 linemun:      18125 addr:abc0 expected_valid:0
           181325000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           181335000 linemun:      18126 addr:abc0 expected_valid:0
           181335000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           181345000 linemun:      18127 addr:abc0 expected_valid:0
           181345000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           181355000 linemun:      18128 addr:abc0 expected_valid:0
           181355000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           181365000 linemun:      18129 addr:abc0 expected_valid:0
           181365000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           181375000 linemun:      18130 addr:abc0 expected_valid:0
           181375000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           181385000 linemun:      18131 addr:abc0 expected_valid:0
           181385000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           181395000 linemun:      18132 addr:abc0 expected_valid:0
           181395000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           181405000 linemun:      18133 addr:abc0 expected_valid:0
           181405000 RTL LRU_BIT[00]=01 FOR MISS ADDR:abc0
           181405000 RTL LRU_BIT[00]=01 UPDATED FOR BLOCK1 REPLACE ADDR:abc0
           181415000 linemun:      18134 addr:abc0 expected_valid:1
           181415000 RTL LRU_BIT[00]=10 UPDATED FOR HIT ADDR:abc0
           181425000 linemun:      18135 addr:2f2c expected_valid:1
           181425000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:2f2c
           181435000 linemun:      18136 addr:2f2d expected_valid:0
           181435000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           181445000 linemun:      18137 addr:2f2d expected_valid:0
           181445000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           181455000 linemun:      18138 addr:2f2d expected_valid:0
           181455000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           181465000 linemun:      18139 addr:2f2d expected_valid:0
           181465000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           181475000 linemun:      18140 addr:2f2d expected_valid:0
           181475000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           181485000 linemun:      18141 addr:2f2d expected_valid:0
           181485000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           181495000 linemun:      18142 addr:2f2d expected_valid:0
           181495000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           181505000 linemun:      18143 addr:2f2d expected_valid:0
           181505000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           181515000 linemun:      18144 addr:2f2d expected_valid:0
           181515000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:2f2d
           181515000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f2d
           181525000 linemun:      18145 addr:2f2d expected_valid:1
           181525000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:2f2d
           181535000 linemun:      18146 addr:2f2e expected_valid:0
           181535000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:2f2e
           181545000 linemun:      18147 addr:2f2e expected_valid:0
           181545000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:2f2e
           181555000 linemun:      18148 addr:2f2e expected_valid:0
           181555000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:2f2e
           181565000 linemun:      18149 addr:2f2e expected_valid:0
           181565000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:2f2e
           181575000 linemun:      18150 addr:2f2e expected_valid:0
           181575000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:2f2e
           181585000 linemun:      18151 addr:2f2e expected_valid:0
           181585000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:2f2e
           181595000 linemun:      18152 addr:2f2e expected_valid:0
           181595000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:2f2e
           181605000 linemun:      18153 addr:2f2e expected_valid:0
           181605000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:2f2e
           181615000 linemun:      18154 addr:2f2e expected_valid:0
           181615000 RTL LRU_BIT[2e]=01 FOR MISS ADDR:2f2e
           181615000 RTL LRU_BIT[2e]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2f2e
           181625000 linemun:      18155 addr:2f2e expected_valid:1
           181625000 RTL LRU_BIT[2e]=10 UPDATED FOR HIT ADDR:2f2e
           181635000 linemun:      18156 addr:2f2f expected_valid:0
           181635000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:2f2f
           181645000 linemun:      18157 addr:2f2f expected_valid:0
           181645000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:2f2f
           181655000 linemun:      18158 addr:2f2f expected_valid:0
           181655000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:2f2f
           181665000 linemun:      18159 addr:2f2f expected_valid:0
           181665000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:2f2f
           181675000 linemun:      18160 addr:2f2f expected_valid:0
           181675000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:2f2f
           181685000 linemun:      18161 addr:2f2f expected_valid:0
           181685000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:2f2f
           181695000 linemun:      18162 addr:2f2f expected_valid:0
           181695000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:2f2f
           181705000 linemun:      18163 addr:2f2f expected_valid:0
           181705000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:2f2f
           181715000 linemun:      18164 addr:2f2f expected_valid:0
           181715000 RTL LRU_BIT[2f]=01 FOR MISS ADDR:2f2f
           181715000 RTL LRU_BIT[2f]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2f2f
           181725000 linemun:      18165 addr:2f2f expected_valid:1
           181725000 RTL LRU_BIT[2f]=10 UPDATED FOR HIT ADDR:2f2f
           181735000 linemun:      18166 addr:2f30 expected_valid:0
           181735000 RTL LRU_BIT[30]=01 FOR MISS ADDR:2f30
           181745000 linemun:      18167 addr:2f30 expected_valid:0
           181745000 RTL LRU_BIT[30]=01 FOR MISS ADDR:2f30
           181755000 linemun:      18168 addr:2f30 expected_valid:0
           181755000 RTL LRU_BIT[30]=01 FOR MISS ADDR:2f30
           181765000 linemun:      18169 addr:2f30 expected_valid:0
           181765000 RTL LRU_BIT[30]=01 FOR MISS ADDR:2f30
           181775000 linemun:      18170 addr:2f30 expected_valid:0
           181775000 RTL LRU_BIT[30]=01 FOR MISS ADDR:2f30
           181785000 linemun:      18171 addr:2f30 expected_valid:0
           181785000 RTL LRU_BIT[30]=01 FOR MISS ADDR:2f30
           181795000 linemun:      18172 addr:2f30 expected_valid:0
           181795000 RTL LRU_BIT[30]=01 FOR MISS ADDR:2f30
           181805000 linemun:      18173 addr:2f30 expected_valid:0
           181805000 RTL LRU_BIT[30]=01 FOR MISS ADDR:2f30
           181815000 linemun:      18174 addr:2f30 expected_valid:0
           181815000 RTL LRU_BIT[30]=01 FOR MISS ADDR:2f30
           181815000 RTL LRU_BIT[30]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2f30
           181825000 linemun:      18175 addr:2f30 expected_valid:1
           181825000 RTL LRU_BIT[30]=10 UPDATED FOR HIT ADDR:2f30
           181835000 linemun:      18176 addr:2f31 expected_valid:0
           181835000 RTL LRU_BIT[31]=01 FOR MISS ADDR:2f31
           181845000 linemun:      18177 addr:2f31 expected_valid:0
           181845000 RTL LRU_BIT[31]=01 FOR MISS ADDR:2f31
           181855000 linemun:      18178 addr:2f31 expected_valid:0
           181855000 RTL LRU_BIT[31]=01 FOR MISS ADDR:2f31
           181865000 linemun:      18179 addr:2f31 expected_valid:0
           181865000 RTL LRU_BIT[31]=01 FOR MISS ADDR:2f31
           181875000 linemun:      18180 addr:2f31 expected_valid:0
           181875000 RTL LRU_BIT[31]=01 FOR MISS ADDR:2f31
           181885000 linemun:      18181 addr:2f31 expected_valid:0
           181885000 RTL LRU_BIT[31]=01 FOR MISS ADDR:2f31
           181895000 linemun:      18182 addr:2f31 expected_valid:0
           181895000 RTL LRU_BIT[31]=01 FOR MISS ADDR:2f31
           181905000 linemun:      18183 addr:2f31 expected_valid:0
           181905000 RTL LRU_BIT[31]=01 FOR MISS ADDR:2f31
           181915000 linemun:      18184 addr:2f31 expected_valid:0
           181915000 RTL LRU_BIT[31]=01 FOR MISS ADDR:2f31
           181915000 RTL LRU_BIT[31]=01 UPDATED FOR BLOCK1 REPLACE ADDR:2f31
           181925000 linemun:      18185 addr:2f31 expected_valid:1
           181925000 RTL LRU_BIT[31]=10 UPDATED FOR HIT ADDR:2f31
           181935000 linemun:      18186 addr:2f32 expected_valid:0
           181935000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           181945000 linemun:      18187 addr:2f32 expected_valid:0
           181945000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           181955000 linemun:      18188 addr:2f32 expected_valid:0
           181955000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           181965000 linemun:      18189 addr:2f32 expected_valid:0
           181965000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           181975000 linemun:      18190 addr:2f32 expected_valid:0
           181975000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           181985000 linemun:      18191 addr:2f32 expected_valid:0
           181985000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           181995000 linemun:      18192 addr:2f32 expected_valid:0
           181995000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           182005000 linemun:      18193 addr:2f32 expected_valid:0
           182005000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           182015000 linemun:      18194 addr:2f32 expected_valid:0
           182015000 RTL LRU_BIT[32]=10 FOR MISS ADDR:2f32
           182015000 RTL LRU_BIT[32]=10 UPDATED FOR BLOCK0 REPLACE ADDR:2f32
           182025000 linemun:      18195 addr:2f32 expected_valid:1
           182025000 RTL LRU_BIT[32]=01 UPDATED FOR HIT ADDR:2f32
           182035000 linemun:      18196 addr:63e3 expected_valid:0
           182035000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           182045000 linemun:      18197 addr:63e3 expected_valid:0
           182045000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           182055000 linemun:      18198 addr:63e3 expected_valid:0
           182055000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           182065000 linemun:      18199 addr:63e3 expected_valid:0
           182065000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           182075000 linemun:      18200 addr:63e3 expected_valid:0
           182075000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           182085000 linemun:      18201 addr:63e3 expected_valid:0
           182085000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           182095000 linemun:      18202 addr:63e3 expected_valid:0
           182095000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           182105000 linemun:      18203 addr:63e3 expected_valid:0
           182105000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           182115000 linemun:      18204 addr:63e3 expected_valid:0
           182115000 RTL LRU_BIT[23]=01 FOR MISS ADDR:63e3
           182115000 RTL LRU_BIT[23]=01 UPDATED FOR BLOCK1 REPLACE ADDR:63e3
           182125000 linemun:      18205 addr:63e3 expected_valid:1
           182125000 RTL LRU_BIT[23]=10 UPDATED FOR HIT ADDR:63e3
           182135000 linemun:      18206 addr:63e4 expected_valid:0
           182135000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           182145000 linemun:      18207 addr:63e4 expected_valid:0
           182145000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           182155000 linemun:      18208 addr:63e4 expected_valid:0
           182155000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           182165000 linemun:      18209 addr:63e4 expected_valid:0
           182165000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           182175000 linemun:      18210 addr:63e4 expected_valid:0
           182175000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           182185000 linemun:      18211 addr:63e4 expected_valid:0
           182185000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           182195000 linemun:      18212 addr:63e4 expected_valid:0
           182195000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           182205000 linemun:      18213 addr:63e4 expected_valid:0
           182205000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           182215000 linemun:      18214 addr:63e4 expected_valid:0
           182215000 RTL LRU_BIT[24]=01 FOR MISS ADDR:63e4
           182215000 RTL LRU_BIT[24]=01 UPDATED FOR BLOCK1 REPLACE ADDR:63e4
           182225000 linemun:      18215 addr:63e4 expected_valid:1
           182225000 RTL LRU_BIT[24]=10 UPDATED FOR HIT ADDR:63e4
           182235000 linemun:      18216 addr:63e5 expected_valid:0
           182235000 RTL LRU_BIT[25]=10 FOR MISS ADDR:63e5
           182245000 linemun:      18217 addr:63e5 expected_valid:0
           182245000 RTL LRU_BIT[25]=10 FOR MISS ADDR:63e5
           182255000 linemun:      18218 addr:63e5 expected_valid:0
           182255000 RTL LRU_BIT[25]=10 FOR MISS ADDR:63e5
           182265000 linemun:      18219 addr:63e5 expected_valid:0
           182265000 RTL LRU_BIT[25]=10 FOR MISS ADDR:63e5
           182275000 linemun:      18220 addr:63e5 expected_valid:0
           182275000 RTL LRU_BIT[25]=10 FOR MISS ADDR:63e5
           182285000 linemun:      18221 addr:63e5 expected_valid:0
           182285000 RTL LRU_BIT[25]=10 FOR MISS ADDR:63e5
           182295000 linemun:      18222 addr:63e5 expected_valid:0
           182295000 RTL LRU_BIT[25]=10 FOR MISS ADDR:63e5
           182305000 linemun:      18223 addr:63e5 expected_valid:0
           182305000 RTL LRU_BIT[25]=10 FOR MISS ADDR:63e5
           182315000 linemun:      18224 addr:63e5 expected_valid:0
           182315000 RTL LRU_BIT[25]=10 FOR MISS ADDR:63e5
           182315000 RTL LRU_BIT[25]=10 UPDATED FOR BLOCK0 REPLACE ADDR:63e5
           182325000 linemun:      18225 addr:63e5 expected_valid:1
           182325000 RTL LRU_BIT[25]=01 UPDATED FOR HIT ADDR:63e5
           182335000 linemun:      18226 addr:63e6 expected_valid:0
           182335000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           182345000 linemun:      18227 addr:63e6 expected_valid:0
           182345000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           182355000 linemun:      18228 addr:63e6 expected_valid:0
           182355000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           182365000 linemun:      18229 addr:63e6 expected_valid:0
           182365000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           182375000 linemun:      18230 addr:63e6 expected_valid:0
           182375000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           182385000 linemun:      18231 addr:63e6 expected_valid:0
           182385000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           182395000 linemun:      18232 addr:63e6 expected_valid:0
           182395000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           182405000 linemun:      18233 addr:63e6 expected_valid:0
           182405000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           182415000 linemun:      18234 addr:63e6 expected_valid:0
           182415000 RTL LRU_BIT[26]=10 FOR MISS ADDR:63e6
           182415000 RTL LRU_BIT[26]=10 UPDATED FOR BLOCK0 REPLACE ADDR:63e6
           182425000 linemun:      18235 addr:63e6 expected_valid:1
           182425000 RTL LRU_BIT[26]=01 UPDATED FOR HIT ADDR:63e6
           182435000 linemun:      18236 addr:c101 expected_valid:0
           182435000 RTL LRU_BIT[01]=10 FOR MISS ADDR:c101
           182445000 linemun:      18237 addr:c101 expected_valid:0
           182445000 RTL LRU_BIT[01]=10 FOR MISS ADDR:c101
           182455000 linemun:      18238 addr:c101 expected_valid:0
           182455000 RTL LRU_BIT[01]=10 FOR MISS ADDR:c101
           182465000 linemun:      18239 addr:c101 expected_valid:0
           182465000 RTL LRU_BIT[01]=10 FOR MISS ADDR:c101
           182475000 linemun:      18240 addr:c101 expected_valid:0
           182475000 RTL LRU_BIT[01]=10 FOR MISS ADDR:c101
           182485000 linemun:      18241 addr:c101 expected_valid:0
           182485000 RTL LRU_BIT[01]=10 FOR MISS ADDR:c101
           182495000 linemun:      18242 addr:c101 expected_valid:0
           182495000 RTL LRU_BIT[01]=10 FOR MISS ADDR:c101
           182505000 linemun:      18243 addr:c101 expected_valid:0
           182505000 RTL LRU_BIT[01]=10 FOR MISS ADDR:c101
           182515000 linemun:      18244 addr:c101 expected_valid:0
           182515000 RTL LRU_BIT[01]=10 FOR MISS ADDR:c101
           182515000 RTL LRU_BIT[01]=10 UPDATED FOR BLOCK0 REPLACE ADDR:c101
           182525000 linemun:      18245 addr:c101 expected_valid:1
           182525000 RTL LRU_BIT[01]=01 UPDATED FOR HIT ADDR:c101
           182535000 linemun:      18246 addr:c102 expected_valid:0
           182535000 RTL LRU_BIT[02]=01 FOR MISS ADDR:c102
           182545000 linemun:      18247 addr:c102 expected_valid:0
           182545000 RTL LRU_BIT[02]=01 FOR MISS ADDR:c102
           182555000 linemun:      18248 addr:c102 expected_valid:0
           182555000 RTL LRU_BIT[02]=01 FOR MISS ADDR:c102
           182565000 linemun:      18249 addr:c102 expected_valid:0
           182565000 RTL LRU_BIT[02]=01 FOR MISS ADDR:c102
           182575000 linemun:      18250 addr:c102 expected_valid:0
           182575000 RTL LRU_BIT[02]=01 FOR MISS ADDR:c102
           182585000 linemun:      18251 addr:c102 expected_valid:0
           182585000 RTL LRU_BIT[02]=01 FOR MISS ADDR:c102
           182595000 linemun:      18252 addr:c102 expected_valid:0
           182595000 RTL LRU_BIT[02]=01 FOR MISS ADDR:c102
           182605000 linemun:      18253 addr:c102 expected_valid:0
           182605000 RTL LRU_BIT[02]=01 FOR MISS ADDR:c102
           182615000 linemun:      18254 addr:c102 expected_valid:0
           182615000 RTL LRU_BIT[02]=01 FOR MISS ADDR:c102
           182615000 RTL LRU_BIT[02]=01 UPDATED FOR BLOCK1 REPLACE ADDR:c102
           182625000 linemun:      18255 addr:c102 expected_valid:1
           182625000 RTL LRU_BIT[02]=10 UPDATED FOR HIT ADDR:c102
           182635000 linemun:      18256 addr:db2f expected_valid:0
           182635000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:db2f
           182645000 linemun:      18257 addr:db2f expected_valid:0
           182645000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:db2f
           182655000 linemun:      18258 addr:db2f expected_valid:0
           182655000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:db2f
           182665000 linemun:      18259 addr:db2f expected_valid:0
           182665000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:db2f
           182675000 linemun:      18260 addr:db2f expected_valid:0
           182675000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:db2f
           182685000 linemun:      18261 addr:db2f expected_valid:0
           182685000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:db2f
           182695000 linemun:      18262 addr:db2f expected_valid:0
           182695000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:db2f
           182705000 linemun:      18263 addr:db2f expected_valid:0
           182705000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:db2f
           182715000 linemun:      18264 addr:db2f expected_valid:0
           182715000 RTL LRU_BIT[2f]=10 FOR MISS ADDR:db2f
           182715000 RTL LRU_BIT[2f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:db2f
           182725000 linemun:      18265 addr:db2f expected_valid:1
           182725000 RTL LRU_BIT[2f]=01 UPDATED FOR HIT ADDR:db2f
           182735000 linemun:      18266 addr:1c37 expected_valid:0
           182735000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           182745000 linemun:      18267 addr:1c37 expected_valid:0
           182745000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           182755000 linemun:      18268 addr:1c37 expected_valid:0
           182755000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           182765000 linemun:      18269 addr:1c37 expected_valid:0
           182765000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           182775000 linemun:      18270 addr:1c37 expected_valid:0
           182775000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           182785000 linemun:      18271 addr:1c37 expected_valid:0
           182785000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           182795000 linemun:      18272 addr:1c37 expected_valid:0
           182795000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           182805000 linemun:      18273 addr:1c37 expected_valid:0
           182805000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           182815000 linemun:      18274 addr:1c37 expected_valid:0
           182815000 RTL LRU_BIT[37]=10 FOR MISS ADDR:1c37
           182815000 RTL LRU_BIT[37]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c37
           182825000 linemun:      18275 addr:1c37 expected_valid:1
           182825000 RTL LRU_BIT[37]=01 UPDATED FOR HIT ADDR:1c37
           182835000 linemun:      18276 addr:1c38 expected_valid:0
           182835000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           182845000 linemun:      18277 addr:1c38 expected_valid:0
           182845000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           182855000 linemun:      18278 addr:1c38 expected_valid:0
           182855000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           182865000 linemun:      18279 addr:1c38 expected_valid:0
           182865000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           182875000 linemun:      18280 addr:1c38 expected_valid:0
           182875000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           182885000 linemun:      18281 addr:1c38 expected_valid:0
           182885000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           182895000 linemun:      18282 addr:1c38 expected_valid:0
           182895000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           182905000 linemun:      18283 addr:1c38 expected_valid:0
           182905000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           182915000 linemun:      18284 addr:1c38 expected_valid:0
           182915000 RTL LRU_BIT[38]=10 FOR MISS ADDR:1c38
           182915000 RTL LRU_BIT[38]=10 UPDATED FOR BLOCK0 REPLACE ADDR:1c38
           182925000 linemun:      18285 addr:1c38 expected_valid:1
           182925000 RTL LRU_BIT[38]=01 UPDATED FOR HIT ADDR:1c38
           182935000 linemun:      18286 addr:1c39 expected_valid:0
           182935000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
           182945000 linemun:      18287 addr:1c39 expected_valid:0
           182945000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
           182955000 linemun:      18288 addr:1c39 expected_valid:0
           182955000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
           182965000 linemun:      18289 addr:1c39 expected_valid:0
           182965000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
           182975000 linemun:      18290 addr:1c39 expected_valid:0
           182975000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
           182985000 linemun:      18291 addr:1c39 expected_valid:0
           182985000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
           182995000 linemun:      18292 addr:1c39 expected_valid:0
           182995000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
           183005000 linemun:      18293 addr:1c39 expected_valid:0
           183005000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
           183015000 linemun:      18294 addr:1c39 expected_valid:0
           183015000 RTL LRU_BIT[39]=01 FOR MISS ADDR:1c39
           183015000 RTL LRU_BIT[39]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c39
           183025000 linemun:      18295 addr:1c39 expected_valid:1
           183025000 RTL LRU_BIT[39]=10 UPDATED FOR HIT ADDR:1c39
           183035000 linemun:      18296 addr:1c3a expected_valid:0
           183035000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           183045000 linemun:      18297 addr:1c3a expected_valid:0
           183045000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           183055000 linemun:      18298 addr:1c3a expected_valid:0
           183055000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           183065000 linemun:      18299 addr:1c3a expected_valid:0
           183065000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           183075000 linemun:      18300 addr:1c3a expected_valid:0
           183075000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           183085000 linemun:      18301 addr:1c3a expected_valid:0
           183085000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           183095000 linemun:      18302 addr:1c3a expected_valid:0
           183095000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           183105000 linemun:      18303 addr:1c3a expected_valid:0
           183105000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           183115000 linemun:      18304 addr:1c3a expected_valid:0
           183115000 RTL LRU_BIT[3a]=01 FOR MISS ADDR:1c3a
           183115000 RTL LRU_BIT[3a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:1c3a
           183125000 linemun:      18305 addr:1c3a expected_valid:1
           183125000 RTL LRU_BIT[3a]=10 UPDATED FOR HIT ADDR:1c3a
           183135000 linemun:      18306 addr:a82d expected_valid:0
           183135000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:a82d
           183145000 linemun:      18307 addr:a82d expected_valid:0
           183145000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:a82d
           183155000 linemun:      18308 addr:a82d expected_valid:0
           183155000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:a82d
           183165000 linemun:      18309 addr:a82d expected_valid:0
           183165000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:a82d
           183175000 linemun:      18310 addr:a82d expected_valid:0
           183175000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:a82d
           183185000 linemun:      18311 addr:a82d expected_valid:0
           183185000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:a82d
           183195000 linemun:      18312 addr:a82d expected_valid:0
           183195000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:a82d
           183205000 linemun:      18313 addr:a82d expected_valid:0
           183205000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:a82d
           183215000 linemun:      18314 addr:a82d expected_valid:0
           183215000 RTL LRU_BIT[2d]=01 FOR MISS ADDR:a82d
           183215000 RTL LRU_BIT[2d]=01 UPDATED FOR BLOCK1 REPLACE ADDR:a82d
           183225000 linemun:      18315 addr:a82d expected_valid:1
           183225000 RTL LRU_BIT[2d]=10 UPDATED FOR HIT ADDR:a82d
           183235000 linemun:      18316 addr:f6d5 expected_valid:0
           183235000 RTL LRU_BIT[15]=10 FOR MISS ADDR:f6d5
           183245000 linemun:      18317 addr:f6d5 expected_valid:0
           183245000 RTL LRU_BIT[15]=10 FOR MISS ADDR:f6d5
           183255000 linemun:      18318 addr:f6d5 expected_valid:0
           183255000 RTL LRU_BIT[15]=10 FOR MISS ADDR:f6d5
           183265000 linemun:      18319 addr:f6d5 expected_valid:0
           183265000 RTL LRU_BIT[15]=10 FOR MISS ADDR:f6d5
           183275000 linemun:      18320 addr:f6d5 expected_valid:0
           183275000 RTL LRU_BIT[15]=10 FOR MISS ADDR:f6d5
           183285000 linemun:      18321 addr:f6d5 expected_valid:0
           183285000 RTL LRU_BIT[15]=10 FOR MISS ADDR:f6d5
           183295000 linemun:      18322 addr:f6d5 expected_valid:0
           183295000 RTL LRU_BIT[15]=10 FOR MISS ADDR:f6d5
           183305000 linemun:      18323 addr:f6d5 expected_valid:0
           183305000 RTL LRU_BIT[15]=10 FOR MISS ADDR:f6d5
           183315000 linemun:      18324 addr:f6d5 expected_valid:0
           183315000 RTL LRU_BIT[15]=10 FOR MISS ADDR:f6d5
           183315000 RTL LRU_BIT[15]=10 UPDATED FOR BLOCK0 REPLACE ADDR:f6d5
           183325000 linemun:      18325 addr:f6d5 expected_valid:1
           183325000 RTL LRU_BIT[15]=01 UPDATED FOR HIT ADDR:f6d5
           183335000 linemun:      18326 addr:f6d6 expected_valid:0
           183335000 RTL LRU_BIT[16]=01 FOR MISS ADDR:f6d6
           183345000 linemun:      18327 addr:f6d6 expected_valid:0
           183345000 RTL LRU_BIT[16]=01 FOR MISS ADDR:f6d6
           183355000 linemun:      18328 addr:f6d6 expected_valid:0
           183355000 RTL LRU_BIT[16]=01 FOR MISS ADDR:f6d6
           183365000 linemun:      18329 addr:f6d6 expected_valid:0
           183365000 RTL LRU_BIT[16]=01 FOR MISS ADDR:f6d6
           183375000 linemun:      18330 addr:f6d6 expected_valid:0
           183375000 RTL LRU_BIT[16]=01 FOR MISS ADDR:f6d6
           183385000 linemun:      18331 addr:f6d6 expected_valid:0
           183385000 RTL LRU_BIT[16]=01 FOR MISS ADDR:f6d6
           183395000 linemun:      18332 addr:f6d6 expected_valid:0
           183395000 RTL LRU_BIT[16]=01 FOR MISS ADDR:f6d6
           183405000 linemun:      18333 addr:f6d6 expected_valid:0
           183405000 RTL LRU_BIT[16]=01 FOR MISS ADDR:f6d6
           183415000 linemun:      18334 addr:f6d6 expected_valid:0
           183415000 RTL LRU_BIT[16]=01 FOR MISS ADDR:f6d6
           183415000 RTL LRU_BIT[16]=01 UPDATED FOR BLOCK1 REPLACE ADDR:f6d6
           183425000 linemun:      18335 addr:f6d6 expected_valid:1
           183425000 RTL LRU_BIT[16]=10 UPDATED FOR HIT ADDR:f6d6
           183435000 linemun:      18336 addr:f6d7 expected_valid:0
           183435000 RTL LRU_BIT[17]=10 FOR MISS ADDR:f6d7
           183445000 linemun:      18337 addr:f6d7 expected_valid:0
           183445000 RTL LRU_BIT[17]=10 FOR MISS ADDR:f6d7
           183455000 linemun:      18338 addr:f6d7 expected_valid:0
           183455000 RTL LRU_BIT[17]=10 FOR MISS ADDR:f6d7
           183465000 linemun:      18339 addr:f6d7 expected_valid:0
           183465000 RTL LRU_BIT[17]=10 FOR MISS ADDR:f6d7
           183475000 linemun:      18340 addr:f6d7 expected_valid:0
           183475000 RTL LRU_BIT[17]=10 FOR MISS ADDR:f6d7
           183485000 linemun:      18341 addr:f6d7 expected_valid:0
           183485000 RTL LRU_BIT[17]=10 FOR MISS ADDR:f6d7
           183495000 linemun:      18342 addr:f6d7 expected_valid:0
           183495000 RTL LRU_BIT[17]=10 FOR MISS ADDR:f6d7
           183505000 linemun:      18343 addr:f6d7 expected_valid:0
           183505000 RTL LRU_BIT[17]=10 FOR MISS ADDR:f6d7
           183515000 linemun:      18344 addr:f6d7 expected_valid:0
           183515000 RTL LRU_BIT[17]=10 FOR MISS ADDR:f6d7
           183515000 RTL LRU_BIT[17]=10 UPDATED FOR BLOCK0 REPLACE ADDR:f6d7
           183525000 linemun:      18345 addr:f6d7 expected_valid:1
           183525000 RTL LRU_BIT[17]=01 UPDATED FOR HIT ADDR:f6d7
           183535000 linemun:      18346 addr:f6d8 expected_valid:0
           183535000 RTL LRU_BIT[18]=10 FOR MISS ADDR:f6d8
           183545000 linemun:      18347 addr:f6d8 expected_valid:0
           183545000 RTL LRU_BIT[18]=10 FOR MISS ADDR:f6d8
           183555000 linemun:      18348 addr:f6d8 expected_valid:0
           183555000 RTL LRU_BIT[18]=10 FOR MISS ADDR:f6d8
           183565000 linemun:      18349 addr:f6d8 expected_valid:0
           183565000 RTL LRU_BIT[18]=10 FOR MISS ADDR:f6d8
           183575000 linemun:      18350 addr:f6d8 expected_valid:0
           183575000 RTL LRU_BIT[18]=10 FOR MISS ADDR:f6d8
           183585000 linemun:      18351 addr:f6d8 expected_valid:0
           183585000 RTL LRU_BIT[18]=10 FOR MISS ADDR:f6d8
           183595000 linemun:      18352 addr:f6d8 expected_valid:0
           183595000 RTL LRU_BIT[18]=10 FOR MISS ADDR:f6d8
           183605000 linemun:      18353 addr:f6d8 expected_valid:0
           183605000 RTL LRU_BIT[18]=10 FOR MISS ADDR:f6d8
           183615000 linemun:      18354 addr:f6d8 expected_valid:0
           183615000 RTL LRU_BIT[18]=10 FOR MISS ADDR:f6d8
           183615000 RTL LRU_BIT[18]=10 UPDATED FOR BLOCK0 REPLACE ADDR:f6d8
           183625000 linemun:      18355 addr:f6d8 expected_valid:1
           183625000 RTL LRU_BIT[18]=01 UPDATED FOR HIT ADDR:f6d8
           183635000 linemun:      18356 addr:f6d9 expected_valid:0
           183635000 RTL LRU_BIT[19]=10 FOR MISS ADDR:f6d9
           183645000 linemun:      18357 addr:f6d9 expected_valid:0
           183645000 RTL LRU_BIT[19]=10 FOR MISS ADDR:f6d9
           183655000 linemun:      18358 addr:f6d9 expected_valid:0
           183655000 RTL LRU_BIT[19]=10 FOR MISS ADDR:f6d9
           183665000 linemun:      18359 addr:f6d9 expected_valid:0
           183665000 RTL LRU_BIT[19]=10 FOR MISS ADDR:f6d9
           183675000 linemun:      18360 addr:f6d9 expected_valid:0
           183675000 RTL LRU_BIT[19]=10 FOR MISS ADDR:f6d9
           183685000 linemun:      18361 addr:f6d9 expected_valid:0
           183685000 RTL LRU_BIT[19]=10 FOR MISS ADDR:f6d9
           183695000 linemun:      18362 addr:f6d9 expected_valid:0
           183695000 RTL LRU_BIT[19]=10 FOR MISS ADDR:f6d9
           183705000 linemun:      18363 addr:f6d9 expected_valid:0
           183705000 RTL LRU_BIT[19]=10 FOR MISS ADDR:f6d9
           183715000 linemun:      18364 addr:f6d9 expected_valid:0
           183715000 RTL LRU_BIT[19]=10 FOR MISS ADDR:f6d9
           183715000 RTL LRU_BIT[19]=10 UPDATED FOR BLOCK0 REPLACE ADDR:f6d9
           183725000 linemun:      18365 addr:f6d9 expected_valid:1
           183725000 RTL LRU_BIT[19]=01 UPDATED FOR HIT ADDR:f6d9
           183735000 linemun:      18366 addr:73eb expected_valid:0
           183735000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:73eb
           183745000 linemun:      18367 addr:73eb expected_valid:0
           183745000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:73eb
           183755000 linemun:      18368 addr:73eb expected_valid:0
           183755000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:73eb
           183765000 linemun:      18369 addr:73eb expected_valid:0
           183765000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:73eb
           183775000 linemun:      18370 addr:73eb expected_valid:0
           183775000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:73eb
           183785000 linemun:      18371 addr:73eb expected_valid:0
           183785000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:73eb
           183795000 linemun:      18372 addr:73eb expected_valid:0
           183795000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:73eb
           183805000 linemun:      18373 addr:73eb expected_valid:0
           183805000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:73eb
           183815000 linemun:      18374 addr:73eb expected_valid:0
           183815000 RTL LRU_BIT[2b]=01 FOR MISS ADDR:73eb
           183815000 RTL LRU_BIT[2b]=01 UPDATED FOR BLOCK1 REPLACE ADDR:73eb
           183825000 linemun:      18375 addr:73eb expected_valid:1
           183825000 RTL LRU_BIT[2b]=10 UPDATED FOR HIT ADDR:73eb
           183835000 linemun:      18376 addr:73ec expected_valid:0
           183835000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:73ec
           183845000 linemun:      18377 addr:73ec expected_valid:0
           183845000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:73ec
           183855000 linemun:      18378 addr:73ec expected_valid:0
           183855000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:73ec
           183865000 linemun:      18379 addr:73ec expected_valid:0
           183865000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:73ec
           183875000 linemun:      18380 addr:73ec expected_valid:0
           183875000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:73ec
           183885000 linemun:      18381 addr:73ec expected_valid:0
           183885000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:73ec
           183895000 linemun:      18382 addr:73ec expected_valid:0
           183895000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:73ec
           183905000 linemun:      18383 addr:73ec expected_valid:0
           183905000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:73ec
           183915000 linemun:      18384 addr:73ec expected_valid:0
           183915000 RTL LRU_BIT[2c]=01 FOR MISS ADDR:73ec
           183915000 RTL LRU_BIT[2c]=01 UPDATED FOR BLOCK1 REPLACE ADDR:73ec
           183925000 linemun:      18385 addr:73ec expected_valid:1
           183925000 RTL LRU_BIT[2c]=10 UPDATED FOR HIT ADDR:73ec
           183935000 linemun:      18386 addr:73ed expected_valid:0
           183935000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:73ed
           183945000 linemun:      18387 addr:73ed expected_valid:0
           183945000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:73ed
           183955000 linemun:      18388 addr:73ed expected_valid:0
           183955000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:73ed
           183965000 linemun:      18389 addr:73ed expected_valid:0
           183965000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:73ed
           183975000 linemun:      18390 addr:73ed expected_valid:0
           183975000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:73ed
           183985000 linemun:      18391 addr:73ed expected_valid:0
           183985000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:73ed
           183995000 linemun:      18392 addr:73ed expected_valid:0
           183995000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:73ed
           184005000 linemun:      18393 addr:73ed expected_valid:0
           184005000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:73ed
           184015000 linemun:      18394 addr:73ed expected_valid:0
           184015000 RTL LRU_BIT[2d]=10 FOR MISS ADDR:73ed
           184015000 RTL LRU_BIT[2d]=10 UPDATED FOR BLOCK0 REPLACE ADDR:73ed
           184025000 linemun:      18395 addr:73ed expected_valid:1
           184025000 RTL LRU_BIT[2d]=01 UPDATED FOR HIT ADDR:73ed
           184035000 linemun:      18396 addr:73ee expected_valid:0
           184035000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:73ee
           184045000 linemun:      18397 addr:73ee expected_valid:0
           184045000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:73ee
           184055000 linemun:      18398 addr:73ee expected_valid:0
           184055000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:73ee
           184065000 linemun:      18399 addr:73ee expected_valid:0
           184065000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:73ee
           184075000 linemun:      18400 addr:73ee expected_valid:0
           184075000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:73ee
           184085000 linemun:      18401 addr:73ee expected_valid:0
           184085000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:73ee
           184095000 linemun:      18402 addr:73ee expected_valid:0
           184095000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:73ee
           184105000 linemun:      18403 addr:73ee expected_valid:0
           184105000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:73ee
           184115000 linemun:      18404 addr:73ee expected_valid:0
           184115000 RTL LRU_BIT[2e]=10 FOR MISS ADDR:73ee
           184115000 RTL LRU_BIT[2e]=10 UPDATED FOR BLOCK0 REPLACE ADDR:73ee
           184125000 linemun:      18405 addr:73ee expected_valid:1
           184125000 RTL LRU_BIT[2e]=01 UPDATED FOR HIT ADDR:73ee
           184135000 linemun:      18406 addr:981f expected_valid:0
           184135000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:981f
           184145000 linemun:      18407 addr:981f expected_valid:0
           184145000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:981f
           184155000 linemun:      18408 addr:981f expected_valid:0
           184155000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:981f
           184165000 linemun:      18409 addr:981f expected_valid:0
           184165000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:981f
           184175000 linemun:      18410 addr:981f expected_valid:0
           184175000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:981f
           184185000 linemun:      18411 addr:981f expected_valid:0
           184185000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:981f
           184195000 linemun:      18412 addr:981f expected_valid:0
           184195000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:981f
           184205000 linemun:      18413 addr:981f expected_valid:0
           184205000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:981f
           184215000 linemun:      18414 addr:981f expected_valid:0
           184215000 RTL LRU_BIT[1f]=10 FOR MISS ADDR:981f
           184215000 RTL LRU_BIT[1f]=10 UPDATED FOR BLOCK0 REPLACE ADDR:981f
           184225000 linemun:      18415 addr:981f expected_valid:1
           184225000 RTL LRU_BIT[1f]=01 UPDATED FOR HIT ADDR:981f
           184235000 linemun:      18416 addr:9820 expected_valid:0
           184235000 RTL LRU_BIT[20]=01 FOR MISS ADDR:9820
           184245000 linemun:      18417 addr:9820 expected_valid:0
           184245000 RTL LRU_BIT[20]=01 FOR MISS ADDR:9820
           184255000 linemun:      18418 addr:9820 expected_valid:0
           184255000 RTL LRU_BIT[20]=01 FOR MISS ADDR:9820
           184265000 linemun:      18419 addr:9820 expected_valid:0
           184265000 RTL LRU_BIT[20]=01 FOR MISS ADDR:9820
           184275000 linemun:      18420 addr:9820 expected_valid:0
           184275000 RTL LRU_BIT[20]=01 FOR MISS ADDR:9820
           184285000 linemun:      18421 addr:9820 expected_valid:0
           184285000 RTL LRU_BIT[20]=01 FOR MISS ADDR:9820
           184295000 linemun:      18422 addr:9820 expected_valid:0
           184295000 RTL LRU_BIT[20]=01 FOR MISS ADDR:9820
           184305000 linemun:      18423 addr:9820 expected_valid:0
           184305000 RTL LRU_BIT[20]=01 FOR MISS ADDR:9820
           184315000 linemun:      18424 addr:9820 expected_valid:0
           184315000 RTL LRU_BIT[20]=01 FOR MISS ADDR:9820
           184315000 RTL LRU_BIT[20]=01 UPDATED FOR BLOCK1 REPLACE ADDR:9820
           184325000 linemun:      18425 addr:9820 expected_valid:1
           184325000 RTL LRU_BIT[20]=10 UPDATED FOR HIT ADDR:9820
           184335000 linemun:      18426 addr:4293 expected_valid:0
           184335000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           184345000 linemun:      18427 addr:4293 expected_valid:0
           184345000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           184355000 linemun:      18428 addr:4293 expected_valid:0
           184355000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           184365000 linemun:      18429 addr:4293 expected_valid:0
           184365000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           184375000 linemun:      18430 addr:4293 expected_valid:0
           184375000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           184385000 linemun:      18431 addr:4293 expected_valid:0
           184385000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           184395000 linemun:      18432 addr:4293 expected_valid:0
           184395000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           184405000 linemun:      18433 addr:4293 expected_valid:0
           184405000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           184415000 linemun:      18434 addr:4293 expected_valid:0
           184415000 RTL LRU_BIT[13]=01 FOR MISS ADDR:4293
           184415000 RTL LRU_BIT[13]=01 UPDATED FOR BLOCK1 REPLACE ADDR:4293
           184425000 linemun:      18435 addr:4293 expected_valid:1
           184425000 RTL LRU_BIT[13]=10 UPDATED FOR HIT ADDR:4293
           184435000 linemun:      18436 addr:728d expected_valid:1
           184435000 RTL LRU_BIT[0d]=01 UPDATED FOR HIT ADDR:728d
           184445000 linemun:      18437 addr:728e expected_valid:1
           184445000 RTL LRU_BIT[0e]=10 UPDATED FOR HIT ADDR:728e
           184455000 linemun:      18438 addr:728f expected_valid:1
           184455000 RTL LRU_BIT[0f]=01 UPDATED FOR HIT ADDR:728f
           184465000 linemun:      18439 addr:7290 expected_valid:1
           184465000 RTL LRU_BIT[10]=01 UPDATED FOR HIT ADDR:7290
           184475000 linemun:      18440 addr:7291 expected_valid:0
           184475000 RTL LRU_BIT[11]=10 FOR MISS ADDR:7291
           184485000 linemun:      18441 addr:7291 expected_valid:0
           184485000 RTL LRU_BIT[11]=10 FOR MISS ADDR:7291
           184495000 linemun:      18442 addr:7291 expected_valid:0
           184495000 RTL LRU_BIT[11]=10 FOR MISS ADDR:7291
           184505000 linemun:      18443 addr:7291 expected_valid:0
           184505000 RTL LRU_BIT[11]=10 FOR MISS ADDR:7291
           184515000 linemun:      18444 addr:7291 expected_valid:0
           184515000 RTL LRU_BIT[11]=10 FOR MISS ADDR:7291
           184525000 linemun:      18445 addr:7291 expected_valid:0
           184525000 RTL LRU_BIT[11]=10 FOR MISS ADDR:7291
           184535000 linemun:      18446 addr:7291 expected_valid:0
           184535000 RTL LRU_BIT[11]=10 FOR MISS ADDR:7291
           184545000 linemun:      18447 addr:7291 expected_valid:0
           184545000 RTL LRU_BIT[11]=10 FOR MISS ADDR:7291
           184555000 linemun:      18448 addr:7291 expected_valid:0
           184555000 RTL LRU_BIT[11]=10 FOR MISS ADDR:7291
           184555000 RTL LRU_BIT[11]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7291
           184565000 linemun:      18449 addr:7291 expected_valid:1
           184565000 RTL LRU_BIT[11]=01 UPDATED FOR HIT ADDR:7291
           184575000 linemun:      18450 addr:7292 expected_valid:0
           184575000 RTL LRU_BIT[12]=01 FOR MISS ADDR:7292
           184585000 linemun:      18451 addr:7292 expected_valid:0
           184585000 RTL LRU_BIT[12]=01 FOR MISS ADDR:7292
           184595000 linemun:      18452 addr:7292 expected_valid:0
           184595000 RTL LRU_BIT[12]=01 FOR MISS ADDR:7292
           184605000 linemun:      18453 addr:7292 expected_valid:0
           184605000 RTL LRU_BIT[12]=01 FOR MISS ADDR:7292
           184615000 linemun:      18454 addr:7292 expected_valid:0
           184615000 RTL LRU_BIT[12]=01 FOR MISS ADDR:7292
           184625000 linemun:      18455 addr:7292 expected_valid:0
           184625000 RTL LRU_BIT[12]=01 FOR MISS ADDR:7292
           184635000 linemun:      18456 addr:7292 expected_valid:0
           184635000 RTL LRU_BIT[12]=01 FOR MISS ADDR:7292
           184645000 linemun:      18457 addr:7292 expected_valid:0
           184645000 RTL LRU_BIT[12]=01 FOR MISS ADDR:7292
           184655000 linemun:      18458 addr:7292 expected_valid:0
           184655000 RTL LRU_BIT[12]=01 FOR MISS ADDR:7292
           184655000 RTL LRU_BIT[12]=01 UPDATED FOR BLOCK1 REPLACE ADDR:7292
           184665000 linemun:      18459 addr:7292 expected_valid:1
           184665000 RTL LRU_BIT[12]=10 UPDATED FOR HIT ADDR:7292
           184675000 linemun:      18460 addr:7293 expected_valid:0
           184675000 RTL LRU_BIT[13]=10 FOR MISS ADDR:7293
           184685000 linemun:      18461 addr:7293 expected_valid:0
           184685000 RTL LRU_BIT[13]=10 FOR MISS ADDR:7293
           184695000 linemun:      18462 addr:7293 expected_valid:0
           184695000 RTL LRU_BIT[13]=10 FOR MISS ADDR:7293
           184705000 linemun:      18463 addr:7293 expected_valid:0
           184705000 RTL LRU_BIT[13]=10 FOR MISS ADDR:7293
           184715000 linemun:      18464 addr:7293 expected_valid:0
           184715000 RTL LRU_BIT[13]=10 FOR MISS ADDR:7293
           184725000 linemun:      18465 addr:7293 expected_valid:0
           184725000 RTL LRU_BIT[13]=10 FOR MISS ADDR:7293
           184735000 linemun:      18466 addr:7293 expected_valid:0
           184735000 RTL LRU_BIT[13]=10 FOR MISS ADDR:7293
           184745000 linemun:      18467 addr:7293 expected_valid:0
           184745000 RTL LRU_BIT[13]=10 FOR MISS ADDR:7293
           184755000 linemun:      18468 addr:7293 expected_valid:0
           184755000 RTL LRU_BIT[13]=10 FOR MISS ADDR:7293
           184755000 RTL LRU_BIT[13]=10 UPDATED FOR BLOCK0 REPLACE ADDR:7293
           184765000 linemun:      18469 addr:7293 expected_valid:1
           184765000 RTL LRU_BIT[13]=01 UPDATED FOR HIT ADDR:7293
           184775000 linemun:      18470 addr:9c73 expected_valid:0
           184775000 RTL LRU_BIT[33]=10 FOR MISS ADDR:9c73
           184785000 linemun:      18471 addr:9c73 expected_valid:0
           184785000 RTL LRU_BIT[33]=10 FOR MISS ADDR:9c73
           184795000 linemun:      18472 addr:9c73 expected_valid:0
           184795000 RTL LRU_BIT[33]=10 FOR MISS ADDR:9c73
           184805000 linemun:      18473 addr:9c73 expected_valid:0
           184805000 RTL LRU_BIT[33]=10 FOR MISS ADDR:9c73
           184815000 linemun:      18474 addr:9c73 expected_valid:0
           184815000 RTL LRU_BIT[33]=10 FOR MISS ADDR:9c73
           184825000 linemun:      18475 addr:9c73 expected_valid:0
           184825000 RTL LRU_BIT[33]=10 FOR MISS ADDR:9c73
           184835000 linemun:      18476 addr:9c73 expected_valid:0
           184835000 RTL LRU_BIT[33]=10 FOR MISS ADDR:9c73
           184845000 linemun:      18477 addr:9c73 expected_valid:0
           184845000 RTL LRU_BIT[33]=10 FOR MISS ADDR:9c73
           184855000 linemun:      18478 addr:9c73 expected_valid:0
           184855000 RTL LRU_BIT[33]=10 FOR MISS ADDR:9c73
           184855000 RTL LRU_BIT[33]=10 UPDATED FOR BLOCK0 REPLACE ADDR:9c73
           184865000 linemun:      18479 addr:9c73 expected_valid:1
           184865000 RTL LRU_BIT[33]=01 UPDATED FOR HIT ADDR:9c73
           184875000 linemun:      18480 addr:8b02 expected_valid:0
           184875000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           184885000 linemun:      18481 addr:8b02 expected_valid:0
           184885000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           184895000 linemun:      18482 addr:8b02 expected_valid:0
           184895000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           184905000 linemun:      18483 addr:8b02 expected_valid:0
           184905000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           184915000 linemun:      18484 addr:8b02 expected_valid:0
           184915000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           184925000 linemun:      18485 addr:8b02 expected_valid:0
           184925000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           184935000 linemun:      18486 addr:8b02 expected_valid:0
           184935000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           184945000 linemun:      18487 addr:8b02 expected_valid:0
           184945000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           184955000 linemun:      18488 addr:8b02 expected_valid:0
           184955000 RTL LRU_BIT[02]=10 FOR MISS ADDR:8b02
           184955000 RTL LRU_BIT[02]=10 UPDATED FOR BLOCK0 REPLACE ADDR:8b02
           184965000 linemun:      18489 addr:8b02 expected_valid:1
           184965000 RTL LRU_BIT[02]=01 UPDATED FOR HIT ADDR:8b02
           184975000 linemun:      18490 addr:8b03 expected_valid:0
           184975000 RTL LRU_BIT[03]=01 FOR MISS ADDR:8b03
           184985000 linemun:      18491 addr:8b03 expected_valid:0
           184985000 RTL LRU_BIT[03]=01 FOR MISS ADDR:8b03
           184995000 linemun:      18492 addr:8b03 expected_valid:0
           184995000 RTL LRU_BIT[03]=01 FOR MISS ADDR:8b03
           185005000 linemun:      18493 addr:8b03 expected_valid:0
           185005000 RTL LRU_BIT[03]=01 FOR MISS ADDR:8b03
           185015000 linemun:      18494 addr:8b03 expected_valid:0
           185015000 RTL LRU_BIT[03]=01 FOR MISS ADDR:8b03
           185025000 linemun:      18495 addr:8b03 expected_valid:0
           185025000 RTL LRU_BIT[03]=01 FOR MISS ADDR:8b03
           185035000 linemun:      18496 addr:8b03 expected_valid:0
           185035000 RTL LRU_BIT[03]=01 FOR MISS ADDR:8b03
           185045000 linemun:      18497 addr:8b03 expected_valid:0
           185045000 RTL LRU_BIT[03]=01 FOR MISS ADDR:8b03
           185055000 linemun:      18498 addr:8b03 expected_valid:0
           185055000 RTL LRU_BIT[03]=01 FOR MISS ADDR:8b03
           185055000 RTL LRU_BIT[03]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8b03
           185065000 linemun:      18499 addr:8b03 expected_valid:1
           185065000 RTL LRU_BIT[03]=10 UPDATED FOR HIT ADDR:8b03
           185075000 linemun:      18500 addr:8b04 expected_valid:0
           185075000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           185085000 linemun:      18501 addr:8b04 expected_valid:0
           185085000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           185095000 linemun:      18502 addr:8b04 expected_valid:0
           185095000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           185105000 linemun:      18503 addr:8b04 expected_valid:0
           185105000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           185115000 linemun:      18504 addr:8b04 expected_valid:0
           185115000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           185125000 linemun:      18505 addr:8b04 expected_valid:0
           185125000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           185135000 linemun:      18506 addr:8b04 expected_valid:0
           185135000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           185145000 linemun:      18507 addr:8b04 expected_valid:0
           185145000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           185155000 linemun:      18508 addr:8b04 expected_valid:0
           185155000 RTL LRU_BIT[04]=01 FOR MISS ADDR:8b04
           185155000 RTL LRU_BIT[04]=01 UPDATED FOR BLOCK1 REPLACE ADDR:8b04
           185165000 linemun:      18509 addr:8b04 expected_valid:1
           185165000 RTL LRU_BIT[04]=10 UPDATED FOR HIT ADDR:8b04
           185175000 linemun:      18510 addr:5288 expected_valid:0
           185175000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5288
           185185000 linemun:      18511 addr:5288 expected_valid:0
           185185000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5288
           185195000 linemun:      18512 addr:5288 expected_valid:0
           185195000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5288
           185205000 linemun:      18513 addr:5288 expected_valid:0
           185205000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5288
           185215000 linemun:      18514 addr:5288 expected_valid:0
           185215000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5288
           185225000 linemun:      18515 addr:5288 expected_valid:0
           185225000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5288
           185235000 linemun:      18516 addr:5288 expected_valid:0
           185235000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5288
           185245000 linemun:      18517 addr:5288 expected_valid:0
           185245000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5288
           185255000 linemun:      18518 addr:5288 expected_valid:0
           185255000 RTL LRU_BIT[08]=01 FOR MISS ADDR:5288
           185255000 RTL LRU_BIT[08]=01 UPDATED FOR BLOCK1 REPLACE ADDR:5288
           185265000 linemun:      18519 addr:5288 expected_valid:1
           185265000 RTL LRU_BIT[08]=10 UPDATED FOR HIT ADDR:5288
           185275000 linemun:      18520 addr:5289 expected_valid:0
           185275000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5289
           185285000 linemun:      18521 addr:5289 expected_valid:0
           185285000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5289
           185295000 linemun:      18522 addr:5289 expected_valid:0
           185295000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5289
           185305000 linemun:      18523 addr:5289 expected_valid:0
           185305000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5289
           185315000 linemun:      18524 addr:5289 expected_valid:0
           185315000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5289
           185325000 linemun:      18525 addr:5289 expected_valid:0
           185325000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5289
           185335000 linemun:      18526 addr:5289 expected_valid:0
           185335000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5289
           185345000 linemun:      18527 addr:5289 expected_valid:0
           185345000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5289
           185355000 linemun:      18528 addr:5289 expected_valid:0
           185355000 RTL LRU_BIT[09]=10 FOR MISS ADDR:5289
           185355000 RTL LRU_BIT[09]=10 UPDATED FOR BLOCK0 REPLACE ADDR:5289
           185365000 linemun:      18529 addr:5289 expected_valid:1
           185365000 RTL LRU_BIT[09]=01 UPDATED FOR HIT ADDR:5289
           185375000 linemun:      18530 addr:528a expected_valid:0
           185375000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:528a
           185385000 linemun:      18531 addr:528a expected_valid:0
           185385000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:528a
           185395000 linemun:      18532 addr:528a expected_valid:0
           185395000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:528a
           185405000 linemun:      18533 addr:528a expected_valid:0
           185405000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:528a
           185415000 linemun:      18534 addr:528a expected_valid:0
           185415000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:528a
           185425000 linemun:      18535 addr:528a expected_valid:0
           185425000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:528a
           185435000 linemun:      18536 addr:528a expected_valid:0
           185435000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:528a
           185445000 linemun:      18537 addr:528a expected_valid:0
           185445000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:528a
           185455000 linemun:      18538 addr:528a expected_valid:0
           185455000 RTL LRU_BIT[0a]=01 FOR MISS ADDR:528a
           185455000 RTL LRU_BIT[0a]=01 UPDATED FOR BLOCK1 REPLACE ADDR:528a
           185465000 linemun:      18539 addr:528a expected_valid:1
           185465000 RTL LRU_BIT[0a]=10 UPDATED FOR HIT ADDR:528a
           185475000 linemun:      18540 addr:e375 expected_valid:0
           185475000 RTL LRU_BIT[35]=01 FOR MISS ADDR:e375
           185485000 linemun:      18541 addr:e375 expected_valid:0
           185485000 RTL LRU_BIT[35]=01 FOR MISS ADDR:e375
           185495000 linemun:      18542 addr:e375 expected_valid:0
           185495000 RTL LRU_BIT[35]=01 FOR MISS ADDR:e375
           185505000 linemun:      18543 addr:e375 expected_valid:0
           185505000 RTL LRU_BIT[35]=01 FOR MISS ADDR:e375
           185515000 linemun:      18544 addr:e375 expected_valid:0
           185515000 RTL LRU_BIT[35]=01 FOR MISS ADDR:e375
           185525000 linemun:      18545 addr:e375 expected_valid:0
           185525000 RTL LRU_BIT[35]=01 FOR MISS ADDR:e375
           185535000 linemun:      18546 addr:e375 expected_valid:0
           185535000 RTL LRU_BIT[35]=01 FOR MISS ADDR:e375
           185545000 linemun:      18547 addr:e375 expected_valid:0
           185545000 RTL LRU_BIT[35]=01 FOR MISS ADDR:e375
           185555000 linemun:      18548 addr:e375 expected_valid:0
           185555000 RTL LRU_BIT[35]=01 FOR MISS ADDR:e375
           185555000 RTL LRU_BIT[35]=01 UPDATED FOR BLOCK1 REPLACE ADDR:e375
           185565000 linemun:      18549 addr:e375 expected_valid:1
           185565000 RTL LRU_BIT[35]=10 UPDATED FOR HIT ADDR:e375
           185575000 linemun:      18550 addr:e376 expected_valid:0
           185575000 RTL LRU_BIT[36]=01 FOR MISS ADDR:e376
           185585000 linemun:      18551 addr:e376 expected_valid:0
           185585000 RTL LRU_BIT[36]=01 FOR MISS ADDR:e376
           185595000 linemun:      18552 addr:e376 expected_valid:0
           185595000 RTL LRU_BIT[36]=01 FOR MISS ADDR:e376
           185605000 linemun:      18553 addr:e376 expected_valid:0
           185605000 RTL LRU_BIT[36]=01 FOR MISS ADDR:e376
           185615000 linemun:      18554 addr:e376 expected_valid:0
           185615000 RTL LRU_BIT[36]=01 FOR MISS ADDR:e376
           185625000 linemun:      18555 addr:e376 expected_valid:0
           185625000 RTL LRU_BIT[36]=01 FOR MISS ADDR:e376
           185635000 linemun:      18556 addr:e376 expected_valid:0
           185635000 RTL LRU_BIT[36]=01 FOR MISS ADDR:e376
           185645000 linemun:      18557 addr:e376 expected_valid:0
           185645000 RTL LRU_BIT[36]=01 FOR MISS ADDR:e376
           185655000 linemun:      18558 addr:e376 expected_valid:0
           185655000 RTL LRU_BIT[36]=01 FOR MISS ADDR:e376
           185655000 RTL LRU_BIT[36]=01 UPDATED FOR BLOCK1 REPLACE ADDR:e376
           185665000 linemun:      18559 addr:e376 expected_valid:1
           185665000 RTL LRU_BIT[36]=10 UPDATED FOR HIT ADDR:e376
           185675000 linemun:      18560 addr:e377 expected_valid:0
           185675000 RTL LRU_BIT[37]=01 FOR MISS ADDR:e377
           185685000 linemun:      18561 addr:e377 expected_valid:0
           185685000 RTL LRU_BIT[37]=01 FOR MISS ADDR:e377
           185695000 linemun:      18562 addr:e377 expected_valid:0
           185695000 RTL LRU_BIT[37]=01 FOR MISS ADDR:e377
           185705000 linemun:      18563 addr:e377 expected_valid:0
           185705000 RTL LRU_BIT[37]=01 FOR MISS ADDR:e377
           185715000 linemun:      18564 addr:e377 expected_valid:0
           185715000 RTL LRU_BIT[37]=01 FOR MISS ADDR:e377
           185725000 linemun:      18565 addr:e377 expected_valid:0
           185725000 RTL LRU_BIT[37]=01 FOR MISS ADDR:e377
           185735000 linemun:      18566 addr:e377 expected_valid:0
           185735000 RTL LRU_BIT[37]=01 FOR MISS ADDR:e377
           185745000 linemun:      18567 addr:e377 expected_valid:0
           185745000 RTL LRU_BIT[37]=01 FOR MISS ADDR:e377
           185755000 linemun:      18568 addr:e377 expected_valid:0
           185755000 RTL LRU_BIT[37]=01 FOR MISS ADDR:e377
           185755000 RTL LRU_BIT[37]=01 UPDATED FOR BLOCK1 REPLACE ADDR:e377
           185765000 linemun:      18569 addr:e377 expected_valid:1
           185765000 RTL LRU_BIT[37]=10 UPDATED FOR HIT ADDR:e377
           185775000 linemun:      18570 addr:e378 expected_valid:0
           185775000 RTL LRU_BIT[38]=01 FOR MISS ADDR:e378
           185785000 linemun:      18571 addr:e378 expected_valid:0
           185785000 RTL LRU_BIT[38]=01 FOR MISS ADDR:e378
           185795000 linemun:      18572 addr:e378 expected_valid:0
           185795000 RTL LRU_BIT[38]=01 FOR MISS ADDR:e378
           185805000 linemun:      18573 addr:e378 expected_valid:0
           185805000 RTL LRU_BIT[38]=01 FOR MISS ADDR:e378
           185815000 linemun:      18574 addr:e378 expected_valid:0
           185815000 RTL LRU_BIT[38]=01 FOR MISS ADDR:e378
           185825000 linemun:      18575 addr:e378 expected_valid:0
           185825000 RTL LRU_BIT[38]=01 FOR MISS ADDR:e378
           185835000 linemun:      18576 addr:e378 expected_valid:0
           185835000 RTL LRU_BIT[38]=01 FOR MISS ADDR:e378
           185845000 linemun:      18577 addr:e378 expected_valid:0
           185845000 RTL LRU_BIT[38]=01 FOR MISS ADDR:e378
           185855000 linemun:      18578 addr:e378 expected_valid:0
           185855000 RTL LRU_BIT[38]=01 FOR MISS ADDR:e378
           185855000 RTL LRU_BIT[38]=01 UPDATED FOR BLOCK1 REPLACE ADDR:e378
           185865000 linemun:      18579 addr:e378 expected_valid:1
           185865000 RTL LRU_BIT[38]=10 UPDATED FOR HIT ADDR:e378
           185875000 linemun:      18580 addr:e379 expected_valid:0
           185875000 RTL LRU_BIT[39]=10 FOR MISS ADDR:e379
           185885000 linemun:      18581 addr:e379 expected_valid:0
           185885000 RTL LRU_BIT[39]=10 FOR MISS ADDR:e379
           185895000 linemun:      18582 addr:e379 expected_valid:0
           185895000 RTL LRU_BIT[39]=10 FOR MISS ADDR:e379
           185905000 linemun:      18583 addr:e379 expected_valid:0
           185905000 RTL LRU_BIT[39]=10 FOR MISS ADDR:e379
           185915000 linemun:      18584 addr:e379 expected_valid:0
           185915000 RTL LRU_BIT[39]=10 FOR MISS ADDR:e379
           185925000 linemun:      18585 addr:e379 expected_valid:0
           185925000 RTL LRU_BIT[39]=10 FOR MISS ADDR:e379
           185935000 linemun:      18586 addr:e379 expected_valid:0
           185935000 RTL LRU_BIT[39]=10 FOR MISS ADDR:e379
           185945000 linemun:      18587 addr:e379 expected_valid:0
           185945000 RTL LRU_BIT[39]=10 FOR MISS ADDR:e379
           185955000 linemun:      18588 addr:e379 expected_valid:0
           185955000 RTL LRU_BIT[39]=10 FOR MISS ADDR:e379
           185955000 RTL LRU_BIT[39]=10 UPDATED FOR BLOCK0 REPLACE ADDR:e379
           185965000 linemun:      18589 addr:e379 expected_valid:1
           185965000 RTL LRU_BIT[39]=01 UPDATED FOR HIT ADDR:e379
           185975000 linemun:      18590 addr:e37a expected_valid:0
           185975000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:e37a
           185985000 linemun:      18591 addr:e37a expected_valid:0
           185985000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:e37a
           185995000 linemun:      18592 addr:e37a expected_valid:0
           185995000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:e37a
           186005000 linemun:      18593 addr:e37a expected_valid:0
           186005000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:e37a
           186015000 linemun:      18594 addr:e37a expected_valid:0
           186015000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:e37a
           186025000 linemun:      18595 addr:e37a expected_valid:0
           186025000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:e37a
           186035000 linemun:      18596 addr:e37a expected_valid:0
           186035000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:e37a
           186045000 linemun:      18597 addr:e37a expected_valid:0
           186045000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:e37a
           186055000 linemun:      18598 addr:e37a expected_valid:0
           186055000 RTL LRU_BIT[3a]=10 FOR MISS ADDR:e37a
           186055000 RTL LRU_BIT[3a]=10 UPDATED FOR BLOCK0 REPLACE ADDR:e37a
           186065000 linemun:      18599 addr:e37a expected_valid:1
           186065000 RTL LRU_BIT[3a]=01 UPDATED FOR HIT ADDR:e37a
Simulation finished:       18599 test cases           0 errors
-------------------------------------------------------------
================Performance statistics=======================
_____________________________________________________________
HITS  :0000000000001388
MISSES:000000000000351f
READS :00000000000048a7
WRITES:00000000000005e7
_____________________________________________________________
$finish called from file "test_lc4_insn_set_assoc_cache.v", line 136.
$finish at simulation time            186070000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 186070000 ps
CPU Time:      0.280 seconds;       Data structure size:   0.0Mb
Wed Oct  5 16:28:19 2016
