// Seed: 3840540534
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [1 : 1 'd0] id_17, id_18;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    input wand id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wire id_10,
    input supply0 id_11,
    output wire id_12,
    output wand id_13,
    input tri0 id_14,
    output tri id_15,
    input supply0 id_16,
    input tri0 id_17,
    output tri0 id_18,
    output wire id_19,
    input tri1 id_20,
    input uwire id_21,
    output logic id_22,
    output uwire id_23,
    output wire id_24,
    input wor id_25,
    input tri0 id_26
);
  always @(-1, posedge (id_17) - 1) id_22 = ((-1) * -1);
  wire id_28 = 1;
  assign id_2 = -1;
  integer id_29;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_29,
      id_28,
      id_29,
      id_29,
      id_28,
      id_29,
      id_29
  );
endmodule
