/// dump from linux
/// phytool read eth1/1/0xa000
/// 0x1140
/// phytool read eth1/1/0xa001
/// 0x7960
/// phytool read eth1/1/0xa002
/// 0x4f51
/// phytool read eth1/1/0xa003
/// 0xe91b
/// phytool read eth1/1/0xa004
/// 0x1de1
/// phytool read eth1/1/0xa005
/// 0xc5e1
/// phytool read eth1/1/0xa006
/// 0x000d
/// phytool read eth1/1/0xa007
/// 0x2801
/// phytool read eth1/1/0xa008
/// 0x0000
/// phytool read eth1/1/0xa009
/// 0x0300
/// phytool read eth1/1/0xa00a
/// 0x3800
/// phytool read eth1/1/0xa00b
/// 0x0000
/// phytool read eth1/1/0xa00c
/// 0x0000
/// phytool read eth1/1/0xa00d
/// 0x4007
/// phytool read eth1/1/0xa00e
/// 0x0000
/// phytool read eth1/1/0xa00f
/// 0x2000

// EQOS MAC MDIOå¯„å­˜å™¨åç§»
pub const MAC_MDIO_ADDRESS_OFFSET: usize = 0x200;
pub const MAC_MDIO_DATA_OFFSET: usize = 0x204;

// MAC_MDIO_Addresså¯„å­˜å™¨ä½å­—æ®µå®šä¹‰
pub const MAC_MDIO_ADDRESS_GB: u32 = 1 << 0; // Go/Busyä½
pub const MAC_MDIO_ADDRESS_C45E: u32 = 1 << 1; // Clause 45 Enable
pub const MAC_MDIO_ADDRESS_GOC_SHIFT: u32 = 2; // Go/Busy Operation Code
pub const MAC_MDIO_ADDRESS_GOC_READ: u32 = 0x3; // è¯»æ“ä½œ
pub const MAC_MDIO_ADDRESS_GOC_WRITE: u32 = 0x1; // å†™æ“ä½œ
pub const MAC_MDIO_ADDRESS_SKAP: u32 = 1 << 4; // Skip Address Packet
pub const MAC_MDIO_ADDRESS_CR_SHIFT: u32 = 8; // Clock Range
pub const MAC_MDIO_ADDRESS_CR: u32 = 0x4; // æ—¶é’ŸèŒƒå›´è®¾ç½®
pub const MAC_MDIO_ADDRESS_PA_SHIFT: u32 = 21; // PHY Address
pub const MAC_MDIO_ADDRESS_RDA_SHIFT: u32 = 16; // Register/Device Address

// YT8531Cæ ‡å‡†å¯„å­˜å™¨
pub const YT8531C_BMCR: u16 = 0x00; // Basic Mode Control Register
pub const YT8531C_BMSR: u16 = 0x01; // Basic Mode Status Register
pub const YT8531C_PHYID1: u16 = 0x02; // PHY Identifier 1
pub const YT8531C_PHYID2: u16 = 0x03; // PHY Identifier 2

// YT8531Cæ‰©å±•å¯„å­˜å™¨è®¿é—®
pub const YT8531C_CLOCK_GATING_REG: u16 = 0xc;
pub const REG_DEBUG_ADDR_OFFSET: u16 = 0x1e; // æ‰©å±•å¯„å­˜å™¨åœ°å€å¯„å­˜å™¨
pub const REG_DEBUG_DATA: u16 = 0x1f; // æ‰©å±•å¯„å­˜å™¨æ•°æ®å¯„å­˜å™¨

// YT8531Cæ‰©å±•å¯„å­˜å™¨åœ°å€
pub const YT8531C_EXT_SLEEP_CONTROL1: u16 = 0x0027;
pub const YT8531C_EXT_CLK_OUTPUT: u16 = 0xa001;
pub const YT8531C_EXT_CHIP_CONFIG: u16 = 0xa001;
pub const YT8531C_EXT_RGMII_CONFIG1: u16 = 0xa003;
pub const YT8531C_EXT_CLK_TX_INVERT: u16 = 0xa010;
pub const YT8531C_EXT_SYNCE_CFG: u16 = 0xa012;

// å»¶è¿Ÿé…ç½®ä½å®šä¹‰
const YT8531_CCR_RXC_DLY_EN: u16 = 1 << 8; // RXæ—¶é’Ÿå»¶è¿Ÿä½¿èƒ½
const YT8531_RC1R_RX_DELAY_MASK: u16 = 0xF000;
const YT8531_RC1R_GE_TX_DELAY_MASK: u16 = 0x0F00;
const YT8531_CGR_RX_CLK_EN: u16 = 1 << 12;

#[derive(Debug)]
pub enum MdioError {
    Timeout,
    InvalidPhyAddress,
    InvalidRegister,
    BusError,
    DeviceNotFound,
}

pub type Result<T> = core::result::Result<T, MdioError>;
use core::ptr::{read_volatile, write_volatile};
use core::time::Duration;

pub struct Jh7110Mdio<H: super::DwmacHal> {
    base_addr: usize,
    _phantom: core::marker::PhantomData<H>,
}

impl<H: super::DwmacHal> Jh7110Mdio<H> {
    /// åˆ›å»ºæ–°çš„MDIOæ§åˆ¶å™¨å®ä¾‹
    pub fn new(gmac_base: usize) -> Self {
        Self {
            base_addr: gmac_base,
            _phantom: core::marker::PhantomData,
        }
    }

    /// ç­‰å¾…MDIOæ“ä½œå®Œæˆ
    fn wait_mdio_idle(&self) -> Result<()> {
        for _ in 0..100 {
            let addr_reg =
                unsafe { read_volatile((self.base_addr + MAC_MDIO_ADDRESS_OFFSET) as *const u32) };

            if (addr_reg & MAC_MDIO_ADDRESS_GB) == 0 {
                return Ok(());
            }
            H::wait_until(Duration::from_millis(10));
        }

        Err(MdioError::Timeout)
    }
}

impl<H: super::DwmacHal> Jh7110Mdio<H> {
    /// æ‰§è¡ŒClause 22 PHYå¯„å­˜å™¨è¯»æ“ä½œ
    pub fn read_c22(&self, phy_addr: u8, reg_addr: u16) -> Result<u16> {
        if phy_addr > 31 {
            return Err(MdioError::InvalidPhyAddress);
        }

        // ç­‰å¾…MDIOç©ºé—²
        self.wait_mdio_idle()?;

        // æ„å»ºåœ°å€å¯„å­˜å™¨å€¼
        let addr_value = ((phy_addr as u32) << MAC_MDIO_ADDRESS_PA_SHIFT)
            | ((reg_addr as u32) << MAC_MDIO_ADDRESS_RDA_SHIFT)
            | (MAC_MDIO_ADDRESS_CR << MAC_MDIO_ADDRESS_CR_SHIFT)
            | (MAC_MDIO_ADDRESS_GOC_READ << MAC_MDIO_ADDRESS_GOC_SHIFT)
            | MAC_MDIO_ADDRESS_GB;

        // å†™å…¥åœ°å€å¯„å­˜å™¨è§¦å‘è¯»æ“ä½œ
        unsafe {
            write_volatile(
                (self.base_addr + MAC_MDIO_ADDRESS_OFFSET) as *mut u32,
                addr_value,
            );
        }

        // ç­‰å¾…æ“ä½œå®Œæˆ
        self.wait_mdio_idle()?;

        // è¯»å–æ•°æ®
        let data = unsafe { read_volatile((self.base_addr + MAC_MDIO_DATA_OFFSET) as *const u32) };

        Ok(data as u16)
    }

    /// æ‰§è¡ŒClause 22 PHYå¯„å­˜å™¨å†™æ“ä½œ
    pub fn write_c22(&self, phy_addr: u8, reg_addr: u16, data: u16) -> Result<()> {
        if phy_addr > 31 {
            return Err(MdioError::InvalidPhyAddress);
        }

        // ç­‰å¾…MDIOç©ºé—²
        self.wait_mdio_idle()?;

        // å…ˆå†™å…¥æ•°æ®
        unsafe {
            write_volatile(
                (self.base_addr + MAC_MDIO_DATA_OFFSET) as *mut u32,
                data as u32,
            );
        }

        // æ„å»ºåœ°å€å¯„å­˜å™¨å€¼
        let addr_value = ((phy_addr as u32) << MAC_MDIO_ADDRESS_PA_SHIFT)
            | ((reg_addr as u32) << MAC_MDIO_ADDRESS_RDA_SHIFT)
            | (MAC_MDIO_ADDRESS_CR << MAC_MDIO_ADDRESS_CR_SHIFT)
            | (MAC_MDIO_ADDRESS_GOC_WRITE << MAC_MDIO_ADDRESS_GOC_SHIFT)
            | MAC_MDIO_ADDRESS_GB;

        // å†™å…¥åœ°å€å¯„å­˜å™¨è§¦å‘å†™æ“ä½œ
        unsafe {
            write_volatile(
                (self.base_addr + MAC_MDIO_ADDRESS_OFFSET) as *mut u32,
                addr_value,
            );
        }

        // ç­‰å¾…æ“ä½œå®Œæˆ
        self.wait_mdio_idle()
    }
}

pub struct Yt8531cPhy<H: super::DwmacHal> {
    mdio: Jh7110Mdio<H>,
    phy_addr: u8,
}

impl<H: super::DwmacHal> Yt8531cPhy<H> {
    /// åˆ›å»ºYT8531C PHYå®ä¾‹
    pub fn new(gmac_base: usize, phy_addr: u8) -> Self {
        Self {
            mdio: Jh7110Mdio::new(gmac_base),
            phy_addr,
        }
    }

    /// è¯»å–YT8531Cæ‰©å±•å¯„å­˜å™¨
    pub fn read_ext_reg(&self, ext_reg: u16) -> Result<u16> {
        // ç¬¬ä¸€æ­¥ï¼šå†™å…¥æ‰©å±•å¯„å­˜å™¨åœ°å€åˆ°0x1e
        self.mdio
            .write_c22(self.phy_addr, REG_DEBUG_ADDR_OFFSET, ext_reg)?;

        // ç¬¬äºŒæ­¥ï¼šä»0x1fè¯»å–æ•°æ®
        self.mdio.read_c22(self.phy_addr, REG_DEBUG_DATA)
    }

    /// å†™å…¥YT8531Cæ‰©å±•å¯„å­˜å™¨
    pub fn write_ext_reg(&self, ext_reg: u16, data: u16) -> Result<()> {
        // ç¬¬ä¸€æ­¥ï¼šå†™å…¥æ‰©å±•å¯„å­˜å™¨åœ°å€åˆ°0x1e
        self.mdio
            .write_c22(self.phy_addr, REG_DEBUG_ADDR_OFFSET, ext_reg)?;

        // ç¬¬äºŒæ­¥ï¼šå†™å…¥æ•°æ®åˆ°0x1f
        self.mdio.write_c22(self.phy_addr, REG_DEBUG_DATA, data)
    }

    /// è¯»å–æ ‡å‡†å¯„å­˜å™¨
    pub fn read_reg(&self, reg: u16) -> Result<u16> {
        self.mdio.read_c22(self.phy_addr, reg)
    }

    /// å†™å…¥æ ‡å‡†å¯„å­˜å™¨
    pub fn write_reg(&self, reg: u16, data: u16) -> Result<()> {
        self.mdio.write_c22(self.phy_addr, reg, data)
    }

    /// è·å–PHY ID
    pub fn get_phy_id(&self) -> Result<u32> {
        let id1 = self.read_reg(YT8531C_PHYID1)?;
        let id2 = self.read_reg(YT8531C_PHYID2)?;
        Ok(((id1 as u32) << 16) | (id2 as u32))
    }

    /// è½¯å¤ä½PHY
    pub fn soft_reset(&self) -> Result<()> {
        let mut bmcr = self.read_reg(YT8531C_BMCR)?;
        bmcr |= 0x8000; // è®¾ç½®å¤ä½ä½
        self.write_reg(YT8531C_BMCR, bmcr)?;

        // ç­‰å¾…å¤ä½å®Œæˆ
        for _ in 0..100 {
            let bmcr = self.read_reg(YT8531C_BMCR)?;
            if (bmcr & 0x8000) == 0 {
                return Ok(());
            }
            H::wait_until(Duration::from_millis(10));
        }

        Err(MdioError::Timeout)
    }

    pub fn set_phy_linus(&self) -> Result<()> {
        log::info!("ğŸ”§ Setting PHY to Linux configuration...");
        self.soft_reset()?;
        self.write_ext_reg(0xa001, 0x7960)?;
        self.write_ext_reg(0xa003, 0xe91b)?;
        self.write_ext_reg(0xa005, 0xc5e1)?;
        self.write_ext_reg(0xa007, 0x2801)?;
        self.write_ext_reg(0xa009, 0x0300)?;
        self.write_ext_reg(0xa00b, 0x0000)?;
        self.write_ext_reg(0xa00d, 0x4007)?;
        self.write_ext_reg(0xa00f, 0x2000)?;

        Ok(())
    }

    pub fn configure_rgmii_id(&mut self) -> Result<()> {
        log::info!("ğŸ”§ Configuring YT8531 RGMII-ID mode...");

        // 1. é…ç½®RGMIIå»¶è¿Ÿå‚æ•°
        self.configure_rgmii_delays()?;

        // 2. é…ç½®Motorcommç‰¹å®šåŠŸèƒ½
        self.configure_motorcomm_features()?;

        // 3. å¯ç”¨RXæ—¶é’Ÿé—¨æ§
        self.enable_rx_clock_gating()?;

        log::info!("âœ… RGMII-ID configuration completed");
        Ok(())
    }

    fn configure_rgmii_delays(&self) -> Result<()> {
        // VisionFive2 v1.3bæ¨èå»¶è¿Ÿå€¼
        let rx_delay_ps = 1900u32; // RXå»¶è¿Ÿ1900ps
        let tx_delay_ps = 1350u32; // TXå»¶è¿Ÿ1350ps

        // æŸ¥æ‰¾å»¶è¿Ÿå€¼å¯¹åº”çš„å¯„å­˜å™¨å€¼
        let rx_reg_val = 0xd; // é»˜è®¤1900pså¯¹åº”0xD

        let tx_reg_val = 0x9; // é»˜è®¤1350pså¯¹åº”0x9

        // è¯»å–å½“å‰é…ç½®
        let mut config_reg = self.read_ext_reg(YT8531C_EXT_CHIP_CONFIG)?;
        let mut rgmii_reg = self.read_ext_reg(YT8531C_EXT_RGMII_CONFIG1)?;

        // é…ç½®RXå»¶è¿Ÿ
        config_reg |= YT8531_CCR_RXC_DLY_EN; // å¯ç”¨RXå»¶è¿Ÿ
        rgmii_reg &= !YT8531_RC1R_RX_DELAY_MASK;
        rgmii_reg |= (rx_reg_val << 12) & YT8531_RC1R_RX_DELAY_MASK;

        // é…ç½®TXå»¶è¿Ÿ
        rgmii_reg &= !YT8531_RC1R_GE_TX_DELAY_MASK;
        rgmii_reg |= (tx_reg_val << 8) & YT8531_RC1R_GE_TX_DELAY_MASK;

        // å†™å›å¯„å­˜å™¨
        self.write_ext_reg(YT8531C_EXT_CHIP_CONFIG, config_reg)?;
        self.write_ext_reg(YT8531C_EXT_RGMII_CONFIG1, rgmii_reg)?;

        log::info!(
            "   ğŸ“Š RX delay: {}ps (reg: 0x{:X})",
            rx_delay_ps,
            rx_reg_val
        );
        log::info!(
            "   ğŸ“Š TX delay: {}ps (reg: 0x{:X})",
            tx_delay_ps,
            tx_reg_val
        );

        Ok(())
    }

    fn configure_motorcomm_features(&self) -> Result<()> {
        // é…ç½®Motorcomm YT8531ç‰¹å®šåŠŸèƒ½[2]
        // è¿™äº›é…ç½®å¯¹åº”Linuxè®¾å¤‡æ ‘ä¸­çš„motorcommå±æ€§

        // å¯ç”¨TXæ—¶é’Ÿè°ƒæ•´
        // å¯¹åº” motorcomm,tx-clk-adj-enabled
        let mut ext_reg = self.read_ext_reg(YT8531C_EXT_SYNCE_CFG)?;
        ext_reg |= 1 << 8; // å¯ç”¨TXæ—¶é’Ÿè°ƒæ•´
        self.write_ext_reg(YT8531C_EXT_SYNCE_CFG, ext_reg)?;

        // é…ç½®100M TXæ—¶é’Ÿåè½¬
        // å¯¹åº” motorcomm,tx-clk-100-inverted
        let mut clk_config = self.read_ext_reg(YT8531C_EXT_CLK_TX_INVERT)?;
        clk_config |= 1 << 4; // 100M TXæ—¶é’Ÿåè½¬
        self.write_ext_reg(YT8531C_EXT_CLK_TX_INVERT, clk_config)?;

        // é…ç½®1000M TXæ—¶é’Ÿåè½¬
        // å¯¹åº” motorcomm,tx-clk-1000-inverted
        clk_config |= 1 << 5; // 1000M TXæ—¶é’Ÿåè½¬
        self.write_ext_reg(YT8531C_EXT_CLK_TX_INVERT, clk_config)?;

        log::info!("   ğŸ”§ Motorcomm specific features configured");
        Ok(())
    }

    fn enable_rx_clock_gating(&mut self) -> Result<()> {
        // å¯ç”¨RXæ—¶é’Ÿé—¨æ§ä»¥èŠ‚çœåŠŸè€—[10]
        let mut clock_gating = self.read_ext_reg(YT8531C_EXT_CLK_OUTPUT)?;
        clock_gating |= YT8531_CGR_RX_CLK_EN;
        self.write_ext_reg(YT8531C_CLOCK_GATING_REG, clock_gating)?;

        log::info!("   âš¡ RX clock gating enabled");
        Ok(())
    }
}
