ARM GAS  /tmp/ccR3XZjh.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB134:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccR3XZjh.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins
  36:Core/Src/gpio.c **** */
  37:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  38:Core/Src/gpio.c **** {
  29              		.loc 1 38 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 88B0     		sub	sp, sp, #32
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
  39:Core/Src/gpio.c **** 
  40:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 40 3 view .LVU1
  44              		.loc 1 40 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0394     		str	r4, [sp, #12]
  47 0008 0494     		str	r4, [sp, #16]
  48 000a 0594     		str	r4, [sp, #20]
  49 000c 0694     		str	r4, [sp, #24]
  50 000e 0794     		str	r4, [sp, #28]
  41:Core/Src/gpio.c **** 
  42:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  43:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 43 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 43 3 view .LVU4
  54 0010 0194     		str	r4, [sp, #4]
  55              		.loc 1 43 3 view .LVU5
  56 0012 204B     		ldr	r3, .L3
  57 0014 1A6B     		ldr	r2, [r3, #48]
  58 0016 42F01002 		orr	r2, r2, #16
  59 001a 1A63     		str	r2, [r3, #48]
  60              		.loc 1 43 3 view .LVU6
  61 001c 1A6B     		ldr	r2, [r3, #48]
  62 001e 02F01002 		and	r2, r2, #16
  63 0022 0192     		str	r2, [sp, #4]
  64              		.loc 1 43 3 view .LVU7
  65 0024 019A     		ldr	r2, [sp, #4]
  66              	.LBE2:
  67              		.loc 1 43 3 view .LVU8
  44:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  68              		.loc 1 44 3 view .LVU9
  69              	.LBB3:
  70              		.loc 1 44 3 view .LVU10
  71 0026 0294     		str	r4, [sp, #8]
ARM GAS  /tmp/ccR3XZjh.s 			page 3


  72              		.loc 1 44 3 view .LVU11
  73 0028 1A6B     		ldr	r2, [r3, #48]
  74 002a 42F00102 		orr	r2, r2, #1
  75 002e 1A63     		str	r2, [r3, #48]
  76              		.loc 1 44 3 view .LVU12
  77 0030 1B6B     		ldr	r3, [r3, #48]
  78 0032 03F00103 		and	r3, r3, #1
  79 0036 0293     		str	r3, [sp, #8]
  80              		.loc 1 44 3 view .LVU13
  81 0038 029B     		ldr	r3, [sp, #8]
  82              	.LBE3:
  83              		.loc 1 44 3 view .LVU14
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  47:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
  84              		.loc 1 47 3 view .LVU15
  85 003a 174D     		ldr	r5, .L3+4
  86 003c 0122     		movs	r2, #1
  87 003e C021     		movs	r1, #192
  88 0040 2846     		mov	r0, r5
  89 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
  90              	.LVL0:
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /*Configure GPIO pins : BTN_K1_Pin BTN_K0_Pin */
  50:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = BTN_K1_Pin|BTN_K0_Pin;
  91              		.loc 1 50 3 view .LVU16
  92              		.loc 1 50 23 is_stmt 0 view .LVU17
  93 0046 1823     		movs	r3, #24
  94 0048 0393     		str	r3, [sp, #12]
  51:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  95              		.loc 1 51 3 is_stmt 1 view .LVU18
  96              		.loc 1 51 24 is_stmt 0 view .LVU19
  97 004a 4FF40413 		mov	r3, #2162688
  98 004e 0493     		str	r3, [sp, #16]
  52:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
  99              		.loc 1 52 3 is_stmt 1 view .LVU20
 100              		.loc 1 52 24 is_stmt 0 view .LVU21
 101 0050 0126     		movs	r6, #1
 102 0052 0596     		str	r6, [sp, #20]
  53:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 103              		.loc 1 53 3 is_stmt 1 view .LVU22
 104 0054 03A9     		add	r1, sp, #12
 105 0056 1148     		ldr	r0, .L3+8
 106 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 107              	.LVL1:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pins : LED1_Pin LED2_Pin */
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 108              		.loc 1 56 3 view .LVU23
 109              		.loc 1 56 23 is_stmt 0 view .LVU24
 110 005c C023     		movs	r3, #192
 111 005e 0393     		str	r3, [sp, #12]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 112              		.loc 1 57 3 is_stmt 1 view .LVU25
 113              		.loc 1 57 24 is_stmt 0 view .LVU26
 114 0060 0496     		str	r6, [sp, #16]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccR3XZjh.s 			page 4


 115              		.loc 1 58 3 is_stmt 1 view .LVU27
 116              		.loc 1 58 24 is_stmt 0 view .LVU28
 117 0062 0594     		str	r4, [sp, #20]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 118              		.loc 1 59 3 is_stmt 1 view .LVU29
 119              		.loc 1 59 25 is_stmt 0 view .LVU30
 120 0064 0694     		str	r4, [sp, #24]
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 121              		.loc 1 60 3 is_stmt 1 view .LVU31
 122 0066 03A9     		add	r1, sp, #12
 123 0068 2846     		mov	r0, r5
 124 006a FFF7FEFF 		bl	HAL_GPIO_Init
 125              	.LVL2:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  63:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 126              		.loc 1 63 3 view .LVU32
 127 006e 2246     		mov	r2, r4
 128 0070 2146     		mov	r1, r4
 129 0072 0920     		movs	r0, #9
 130 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 131              	.LVL3:
  64:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 132              		.loc 1 64 3 view .LVU33
 133 0078 0920     		movs	r0, #9
 134 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 135              	.LVL4:
  65:Core/Src/gpio.c **** 
  66:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 136              		.loc 1 66 3 view .LVU34
 137 007e 2246     		mov	r2, r4
 138 0080 2146     		mov	r1, r4
 139 0082 0A20     		movs	r0, #10
 140 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 141              	.LVL5:
  67:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 142              		.loc 1 67 3 view .LVU35
 143 0088 0A20     		movs	r0, #10
 144 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 145              	.LVL6:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c **** }
 146              		.loc 1 69 1 is_stmt 0 view .LVU36
 147 008e 08B0     		add	sp, sp, #32
 148              	.LCFI2:
 149              		.cfi_def_cfa_offset 16
 150              		@ sp needed
 151 0090 70BD     		pop	{r4, r5, r6, pc}
 152              	.L4:
 153 0092 00BF     		.align	2
 154              	.L3:
 155 0094 00380240 		.word	1073887232
 156 0098 00000240 		.word	1073872896
 157 009c 00100240 		.word	1073876992
 158              		.cfi_endproc
 159              	.LFE134:
 161              		.text
ARM GAS  /tmp/ccR3XZjh.s 			page 5


 162              	.Letext0:
 163              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 164              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 165              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 166              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccR3XZjh.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccR3XZjh.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccR3XZjh.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccR3XZjh.s:155    .text.MX_GPIO_Init:00000094 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
