OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sky130_fd_sc_hs__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hs__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hs__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hs__clkbuf_16.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           31          1           11          
[WARNING CTS-0043] 480 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 3774.
[INFO CTS-0047]     Number of keys in characterization LUT: 243.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 1056 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 1056.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 16650  dbu (16 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 98.
[INFO CTS-0024]  Normalized sink region: [(2.95946, 1.003), (25.2271, 25.284)].
[INFO CTS-0025]     Width:  22.2677.
[INFO CTS-0026]     Height: 24.2810.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 49
    Sub-region size: 22.2677 X 12.1405
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 40 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 25
    Sub-region size: 11.1338 X 12.1405
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 40 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 11.1338 X 6.0703
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 36 inSlew: 3 inCap: 1 outSlew: 3 load: 1 length: 4 delay: 1
 Out of 23 sinks, 1 sinks closer to other cluster.
 Out of 25 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 98.
[INFO CTS-0018]     Created 107 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 107 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:1, 4:1, 7:2, 8:1, 9:4, 10:29, 11:34, 12:24, 13:4, 14:5, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 1056
[INFO CTS-0100]  Leaf buffers 98
[INFO CTS-0101]  Average sink wire length 647.83 um
[INFO CTS-0102]  Path depth 3 - 3
Warning: There are 65 input ports missing set_input_delay.
Warning: There are 3 unconstrained endpoints.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 106180 u^2 56% utilization.
[INFO RSZ-0058] Using max wire length 2083um.
Warning: There are 65 input ports missing set_input_delay.
Warning: There are 3 unconstrained endpoints.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 106180 u^2 56% utilization.
Placement Analysis
---------------------------------
total displacement       1607.9 u
average displacement        0.2 u
max displacement           12.9 u
original HPWL          222262.9 u
legalized HPWL         227462.7 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          227462.7 u
legalized HPWL         227462.7 u
delta HPWL                    0 %

Warning: There are 65 input ports missing set_input_delay.
Warning: There are 3 unconstrained endpoints.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 106180 u^2 56% utilization.
Elapsed time: 0:11.56[h:]min:sec. CPU time: user 11.50 sys 0.06 (99%). Peak memory: 180640KB.
