22:30:33 **** Incremental Build of configuration Debug for project hello_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm -domains standalone_psu_cortexa53_0 -bifpath /home/y/fpga/project_1/workspace/hello_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/y/fpga/project_1/workspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif /home/y/fpga/project_1/workspace/hello_system/Debug/system.bif --no_bitstream --elf /home/y/fpga/project_1/workspace/hello/Debug/hello.elf,psu_cortexa53_0
Running /tools/Xilinx/Vitis/2020.2/bin/bootgen -arch zynqmp -image /home/y/fpga/project_1/workspace/hello_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

22:30:40 Build Finished (took 7s.251ms)

