****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Wed Sep  3 19:56:34 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U0_SYS_CTRL/stored_addr_reg[3] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[12][7] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 0.35      0.35

  U0_SYS_CTRL/stored_addr_reg[3]/CLK (SDFFARX1)    0.00      0.35 r
  U0_SYS_CTRL/stored_addr_reg[3]/Q (SDFFARX1)      0.12      0.47 r
  U0_SYS_CTRL/PLACE_copt_h_inst_4917/Z (NBUFFX2)   0.05      0.52 r
  U0_SYS_CTRL/U34/Q (AND2X1)                       0.04      0.56 r
  U0_REG_FILE/PLACE_copt_h_inst_5025/Z (NBUFFX2)   0.05      0.61 r
  U0_REG_FILE/PLACE_copt_h_inst_5026/Z (DELLN3X2)
                                                   0.23      0.84 r
  U0_REG_FILE/PLACE_copt_h_inst_5027/Z (NBUFFX2)   0.05      0.90 r
  U0_REG_FILE/U40/Q (AND2X1)                       0.04      0.94 r
  U0_REG_FILE/U16/Q (AND2X1)                       0.06      1.00 r
  U0_REG_FILE/U400/QN (NAND2X2)                    0.04      1.04 f
  U0_REG_FILE/U97/Q (AO22X1)                       0.05      1.09 f
  U0_REG_FILE/regfile_reg[12][7]/D (SDFFARX1)      0.00      1.09 f
  data arrival time                                          1.09

  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.52      1.52
  clock reconvergence pessimism                   -0.54      0.99
  U0_REG_FILE/regfile_reg[12][7]/CLK (SDFFARX1)    0.00      0.99 r
  clock uncertainty                                0.10      1.09
  library hold time                                0.00      1.09
  data required time                                         1.09
  ------------------------------------------------------------------------
  data required time                                         1.09
  data arrival time                                         -1.09
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: U0_REG_FILE/regfile_reg[7][2] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[2] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 0.35      0.35

  U0_REG_FILE/regfile_reg[7][2]/CLK (SDFFARX1)     0.00      0.35 r
  U0_REG_FILE/regfile_reg[7][2]/Q (SDFFARX1)       0.12      0.47 f
  U0_REG_FILE/PLACE_copt_h_inst_9086/Z (NBUFFX4)   0.07      0.54 f
  U0_REG_FILE/PLACE_copt_h_inst_5183/Z (DELLN2X2)
                                                   0.18      0.72 f
  U0_REG_FILE/U299/Q (AO221X1)                     0.06      0.78 f
  U0_REG_FILE/U301/Q (AO22X1)                      0.05      0.82 f
  U0_REG_FILE/U302/Q (AO221X1)                     0.04      0.86 f
  U0_REG_FILE/PLACE_copt_h_inst_8992/Z (NBUFFX2)   0.06      0.92 f
  U0_REG_FILE/PLACE_copt_h_inst_8991/Z (DELLN1X2)
                                                   0.11      1.03 f
  U0_REG_FILE/U178/Q (AO22X1)                      0.04      1.07 f
  U0_REG_FILE/RdData_reg[2]/D (SDFFARX1)           0.00      1.07 f
  data arrival time                                          1.07

  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.50      1.50
  clock reconvergence pessimism                   -0.54      0.97
  U0_REG_FILE/RdData_reg[2]/CLK (SDFFARX1)         0.00      0.97 r
  clock uncertainty                                0.10      1.07
  library hold time                               -0.00      1.07
  data required time                                         1.07
  ------------------------------------------------------------------------
  data required time                                         1.07
  data arrival time                                         -1.07
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: U0_SYS_CTRL/cs_reg[3] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 0.35      0.35

  U0_SYS_CTRL/cs_reg[3]/CLK (SDFFARX1)             0.00      0.35 r
  U0_SYS_CTRL/cs_reg[3]/QN (SDFFARX1)              0.10      0.45 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                     0.03      0.49 r
  U0_SYS_CTRL/U42/ZN (INVX0)                       0.03      0.52 f
  U0_SYS_CTRL/U8/Q (AND2X1)                        0.05      0.56 f
  U0_REG_FILE/U251/ZN (INVX0)                      0.18      0.75 r
  U0_REG_FILE/U249/ZN (INVX32)                     0.03      0.77 f
  U0_REG_FILE/PLACE_copt_h_inst_5617/Z (NBUFFX4)   0.09      0.86 f
  U0_REG_FILE/U48/QN (NOR2X1)                      0.04      0.90 r
  U0_REG_FILE/U286/Q (AO221X1)                     0.08      0.98 r
  U0_REG_FILE/U176/Q (AO22X1)                      0.04      1.03 r
  U0_REG_FILE/RdData_reg[0]/D (SDFFARX1)           0.00      1.03 r
  data arrival time                                          1.03

  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.50      1.50
  clock reconvergence pessimism                   -0.54      0.97
  U0_REG_FILE/RdData_reg[0]/CLK (SDFFARX1)         0.00      0.97 r
  clock uncertainty                                0.10      1.07
  library hold time                               -0.04      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -1.03
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
