{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548649416060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548649416061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 23:23:35 2019 " "Processing started: Sun Jan 27 23:23:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548649416061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548649416061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BabysFirstCPU -c BabysFirstCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off BabysFirstCPU -c BabysFirstCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548649416062 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1548649417074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/4-to-1-mux/mux_4to1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/4-to-1-mux/mux_4to1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1_tb " "Found entity 1: Mux_4to1_tb" {  } { { "Examples/4-to-1-Mux/Mux_4to1_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/4-to-1-Mux/Mux_4to1_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/4-to-1-mux/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/4-to-1-mux/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Examples/4-to-1-Mux/Mux_4to1.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/4-to-1-Mux/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/2-to-4-decoder/decoder_2to4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/2-to-4-decoder/decoder_2to4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4_tb " "Found entity 1: decoder_2to4_tb" {  } { { "Examples/2-to-4-Decoder/decoder_2to4_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/2-to-4-Decoder/decoder_2to4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/2-to-4-decoder/decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/2-to-4-decoder/decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "Examples/2-to-4-Decoder/decoder_2to4.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/2-to-4-Decoder/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/3-to-8 decoder/decoder_3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/3-to-8 decoder/decoder_3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "Examples/3-to-8 Decoder/decoder_3to8.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/3-to-8 Decoder/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/3-to-8 decoder/decoder_3to8_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/3-to-8 decoder/decoder_3to8_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8_tb " "Found entity 1: decoder_3to8_tb" {  } { { "Examples/3-to-8 Decoder/decoder_3to8_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/3-to-8 Decoder/decoder_3to8_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/d-flip-flop/dff_async_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/d-flip-flop/dff_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_async_reset " "Found entity 1: dff_async_reset" {  } { { "Examples/D-Flip-Flop/dff_async_reset.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/D-Flip-Flop/dff_async_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/d-flip-flop/dff_async_reset_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/d-flip-flop/dff_async_reset_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_async_reset_tb " "Found entity 1: dff_async_reset_tb" {  } { { "Examples/D-Flip-Flop/dff_async_reset_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/D-Flip-Flop/dff_async_reset_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/4x16-register-file/regfile4x16.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/4x16-register-file/regfile4x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile4x16 " "Found entity 1: regfile4x16" {  } { { "Examples/4x16-Register-File/regfile4x16.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/4x16-Register-File/regfile4x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417401 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile4x16_tb.v(27) " "Verilog HDL warning at regfile4x16_tb.v(27): extended using \"x\" or \"z\"" {  } { { "Examples/4x16-Register-File/regfile4x16_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/4x16-Register-File/regfile4x16_tb.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1548649417420 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile4x16_tb.v(28) " "Verilog HDL warning at regfile4x16_tb.v(28): extended using \"x\" or \"z\"" {  } { { "Examples/4x16-Register-File/regfile4x16_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/4x16-Register-File/regfile4x16_tb.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1548649417421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/4x16-register-file/regfile4x16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/4x16-register-file/regfile4x16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile4x16_tb " "Found entity 1: regfile4x16_tb" {  } { { "Examples/4x16-Register-File/regfile4x16_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/4x16-Register-File/regfile4x16_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x64.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x64 " "Found entity 1: regfile32x64" {  } { { "regfile32x64.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/regfile32x64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417438 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile32x64_tb.v(27) " "Verilog HDL warning at regfile32x64_tb.v(27): extended using \"x\" or \"z\"" {  } { { "Testbenches/regfile32x64_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Testbenches/regfile32x64_tb.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1548649417466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile32x64_tb.v(28) " "Verilog HDL warning at regfile32x64_tb.v(28): extended using \"x\" or \"z\"" {  } { { "Testbenches/regfile32x64_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Testbenches/regfile32x64_tb.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1548649417468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/regfile32x64_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/regfile32x64_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x64_tb " "Found entity 1: regfile32x64_tb" {  } { { "Testbenches/regfile32x64_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Testbenches/regfile32x64_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/adder-subtractor/addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/adder-subtractor/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "Examples/Adder-Subtractor/addsub.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/Adder-Subtractor/addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/adder-subtractor/addsub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/adder-subtractor/addsub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_tb " "Found entity 1: addsub_tb" {  } { { "Examples/Adder-Subtractor/addsub_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/Adder-Subtractor/addsub_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417500 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "tribuf Examples/Tri-State Buffer/tribuf.v " "Entity \"tribuf\" obtained from \"Examples/Tri-State Buffer/tribuf.v\" instead of from Quartus II megafunction library" {  } { { "Examples/Tri-State Buffer/tribuf.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/Tri-State Buffer/tribuf.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1548649417511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/tri-state buffer/tribuf.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/tri-state buffer/tribuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tribuf " "Found entity 1: tribuf" {  } { { "Examples/Tri-State Buffer/tribuf.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/Tri-State Buffer/tribuf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples/tri-state buffer/tribuf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file examples/tri-state buffer/tribuf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tribuf_tb " "Found entity 1: tribuf_tb" {  } { { "Examples/Tri-State Buffer/tribuf_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Examples/Tri-State Buffer/tribuf_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_logic " "Found entity 1: CLA_logic" {  } { { "CLA_logic.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/CLA_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_adder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_adder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder4bit " "Found entity 1: CLA_adder4bit" {  } { { "CLA_adder4bit.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/CLA_adder4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cla_adder4bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cla_adder4bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder4bit_tb " "Found entity 1: CLA_adder4bit_tb" {  } { { "Testbenches/CLA_adder4bit_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Testbenches/CLA_adder4bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_adder64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_adder64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder64bit " "Found entity 1: CLA_adder64bit" {  } { { "CLA_adder64bit.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/CLA_adder64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cla_adder64bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cla_adder64bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder64bit_tb " "Found entity 1: CLA_adder64bit_tb" {  } { { "Testbenches/CLA_adder64bit_tb.v" "" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/Testbenches/CLA_adder64bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548649417589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548649417589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLA_adder64bit " "Elaborating entity \"CLA_adder64bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1548649417709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_adder4bit CLA_adder4bit:nibble0 " "Elaborating entity \"CLA_adder4bit\" for hierarchy \"CLA_adder4bit:nibble0\"" {  } { { "CLA_adder64bit.v" "nibble0" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/CLA_adder64bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548649417813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_logic CLA_adder4bit:nibble0\|CLA_logic:CLABlock " "Elaborating entity \"CLA_logic\" for hierarchy \"CLA_adder4bit:nibble0\|CLA_logic:CLABlock\"" {  } { { "CLA_adder4bit.v" "CLABlock" { Text "C:/Users/Tyler Humbert/Documents/GitHub/CPU/CLA_adder4bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548649417874 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1548649419941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1548649420770 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tyler Humbert/Documents/GitHub/CPU/output_files/BabysFirstCPU.map.smsg " "Generated suppressed messages file C:/Users/Tyler Humbert/Documents/GitHub/CPU/output_files/BabysFirstCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1548649421949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1548649422386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548649422386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1548649422678 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1548649422678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1548649422678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1548649422678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548649422853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 23:23:42 2019 " "Processing ended: Sun Jan 27 23:23:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548649422853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548649422853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548649422853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548649422853 ""}
