<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Fri Jul 18 16:47:59 2014</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2013.4 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>353583</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD></TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7k160t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>fbg676</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>f5bbab1037115d229d4ea4a3b6513da7</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>80cda5678f504fd581f3da403baf36f7</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Microsoft Windows 7 , 64-bit</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Service Pack 1  (build 7601)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i5 CPU         660  @ 3.33GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3325 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>17.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=97</TD>
   <TD>constraintsetcount=2</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=1</TD>
   <TD>totalimplruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=11</TD>
    <TD>carry4=892</TD>
    <TD>fd=26</TD>
    <TD>fdce=2234</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=250</TD>
    <TD>fdre=11487</TD>
    <TD>fdse=436</TD>
    <TD>fifo36e1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=685</TD>
    <TD>gtxe2_channel=7</TD>
    <TD>gtxe2_common=2</TD>
    <TD>ibuf=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=2</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>inv=1</TD>
    <TD>lut1=4275</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=1962</TD>
    <TD>lut3=1653</TD>
    <TD>lut4=2067</TD>
    <TD>lut5=2294</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=4853</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=600</TD>
    <TD>muxf8=267</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=23</TD>
    <TD>obufds=1</TD>
    <TD>obuft=2</TD>
    <TD>plle2_base=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram32m=1</TD>
    <TD>ram32x1d=3</TD>
    <TD>ram64m=1024</TD>
    <TD>ram64x1d=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=13</TD>
    <TD>ramb36e1=67</TD>
    <TD>srl16e=375</TD>
    <TD>srlc32e=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=645</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=11</TD>
    <TD>carry4=892</TD>
    <TD>fdce=2234</TD>
    <TD>fdpe=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=11513</TD>
    <TD>fdse=436</TD>
    <TD>fifo36e1=1</TD>
    <TD>gnd=749</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel=7</TD>
    <TD>gtxe2_common=2</TD>
    <TD>ibuf=44</TD>
    <TD>ibufds=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2=1</TD>
    <TD>lut1=4276</TD>
    <TD>lut2=1962</TD>
    <TD>lut3=1653</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=2067</TD>
    <TD>lut5=2294</TD>
    <TD>lut6=4853</TD>
    <TD>mmcme2_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=600</TD>
    <TD>muxf8=267</TD>
    <TD>obuf=23</TD>
    <TD>obufds=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuft=2</TD>
    <TD>plle2_adv=1</TD>
    <TD>ramb18e1=13</TD>
    <TD>ramb36e1=67</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32=12</TD>
    <TD>ramd64e=6144</TD>
    <TD>rams32=2</TD>
    <TD>srl16e=378</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=5</TD>
    <TD>vcc=659</TD>
    <TD>bufg=11</TD>
    <TD>carry4=892</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=2234</TD>
    <TD>fdpe=250</TD>
    <TD>fdre=11513</TD>
    <TD>fdse=436</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo36e1=1</TD>
    <TD>gnd=749</TD>
    <TD>gtxe2_channel=7</TD>
    <TD>gtxe2_common=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=59</TD>
    <TD>ibufds=2</TD>
    <TD>ibufds_gte2=1</TD>
    <TD>lut1=4276</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=1962</TD>
    <TD>lut3=1653</TD>
    <TD>lut4=2067</TD>
    <TD>lut5=2294</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=4853</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=600</TD>
    <TD>muxf8=267</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=47</TD>
    <TD>obufds=1</TD>
    <TD>obuft=2</TD>
    <TD>plle2_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=13</TD>
    <TD>ramb36e1=67</TD>
    <TD>ramd32=12</TD>
    <TD>ramd64e=6144</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32=2</TD>
    <TD>srl16e=378</TD>
    <TD>srlc32e=5</TD>
    <TD>vcc=659</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=17203</TD>
    <TD>ff=13796</TD>
    <TD>bram36=68</TD>
    <TD>dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob=82</TD>
    <TD>bufg=0</TD>
    <TD>global_clocks=11</TD>
    <TD>pll=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr=0</TD>
    <TD>nets=39995</TD>
    <TD>movable_instances=36312</TD>
    <TD>pins=292520</TD>
</TR><TR ALIGN='LEFT'>    <TD>bogomips=0</TD>
    <TD>effort=2</TD>
    <TD>threads=2</TD>
    <TD>placer_timing_driven=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=188.961000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=13794</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=383</TD>
    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=158</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>aurora_8b10b_v10_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=10</TD>
    <TD>user_interface=AXI_4_Streaming</TD>
    <TD>backchannel_mode=Sidebands</TD>
    <TD>c_aurora_lanes=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_column_used=left</TD>
    <TD>c_gt_clock_1=GTXQ1</TD>
    <TD>c_gt_clock_2=None</TD>
    <TD>c_gt_loc_1=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_10=X</TD>
    <TD>c_gt_loc_11=X</TD>
    <TD>c_gt_loc_12=X</TD>
    <TD>c_gt_loc_13=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_14=X</TD>
    <TD>c_gt_loc_15=X</TD>
    <TD>c_gt_loc_16=X</TD>
    <TD>c_gt_loc_17=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_18=X</TD>
    <TD>c_gt_loc_19=X</TD>
    <TD>c_gt_loc_2=X</TD>
    <TD>c_gt_loc_20=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_21=X</TD>
    <TD>c_gt_loc_22=X</TD>
    <TD>c_gt_loc_23=X</TD>
    <TD>c_gt_loc_24=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_25=X</TD>
    <TD>c_gt_loc_26=X</TD>
    <TD>c_gt_loc_27=X</TD>
    <TD>c_gt_loc_28=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_29=X</TD>
    <TD>c_gt_loc_3=X</TD>
    <TD>c_gt_loc_30=X</TD>
    <TD>c_gt_loc_31=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_32=X</TD>
    <TD>c_gt_loc_33=X</TD>
    <TD>c_gt_loc_34=X</TD>
    <TD>c_gt_loc_35=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_36=X</TD>
    <TD>c_gt_loc_37=X</TD>
    <TD>c_gt_loc_38=X</TD>
    <TD>c_gt_loc_39=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_4=X</TD>
    <TD>c_gt_loc_40=X</TD>
    <TD>c_gt_loc_41=X</TD>
    <TD>c_gt_loc_42=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_43=X</TD>
    <TD>c_gt_loc_44=X</TD>
    <TD>c_gt_loc_45=X</TD>
    <TD>c_gt_loc_46=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_47=X</TD>
    <TD>c_gt_loc_48=X</TD>
    <TD>c_gt_loc_5=1</TD>
    <TD>c_gt_loc_6=X</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc_7=X</TD>
    <TD>c_gt_loc_8=X</TD>
    <TD>c_gt_loc_9=X</TD>
    <TD>c_lane_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_line_rate=45000</TD>
    <TD>c_nfc=false</TD>
    <TD>c_nfc_mode=IMM</TD>
    <TD>c_refclk_frequency=90000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_simplex=false</TD>
    <TD>c_simplex_mode=TX</TD>
    <TD>c_stream=false</TD>
    <TD>c_ufc=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>flow_mode=None</TD>
    <TD>interface_mode=Framing</TD>
    <TD>dataflow_config=Duplex</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v1_1_axis_data_fifo/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=10</TD>
    <TD>x_ipproduct=Vivado 2013.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintex7</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=1</TD>
    <TD>c_axis_signal_set=0b00011011</TD>
    <TD>c_fifo_depth=4096</TD>
    <TD>c_fifo_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_aclk_async=1</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_aclken_conv_mode=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v1_1_axis_data_fifo/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintex7</TD>
    <TD>c_axis_tdata_width=24</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=1</TD>
    <TD>c_axis_signal_set=0b00000011</TD>
    <TD>c_fifo_depth=512</TD>
    <TD>c_fifo_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_aclk_async=0</TD>
    <TD>c_synchronizer_stage=2</TD>
    <TD>c_aclken_conv_mode=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_switch_v1_1_axis_switch/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_switch</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintex7</TD>
    <TD>c_num_si_slots=2</TD>
    <TD>c_log_si_slots=1</TD>
    <TD>c_num_mi_slots=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00010011</TD>
    <TD>c_arb_on_max_xfers=1024</TD>
    <TD>c_arb_on_num_cycles=1</TD>
    <TD>c_arb_on_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_arbiter=1</TD>
    <TD>c_arb_algorithm=1</TD>
    <TD>c_output_reg=0</TD>
    <TD>c_decoder_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_connectivity_array=11</TD>
    <TD>c_m_axis_basetdest_array=1</TD>
    <TD>c_m_axis_hightdest_array=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_switch_v1_1_axis_switch/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2013.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_switch</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintex7</TD>
    <TD>c_num_si_slots=1</TD>
    <TD>c_log_si_slots=1</TD>
    <TD>c_num_mi_slots=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b01010011</TD>
    <TD>c_arb_on_max_xfers=1</TD>
    <TD>c_arb_on_num_cycles=0</TD>
    <TD>c_arb_on_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_arbiter=1</TD>
    <TD>c_arb_algorithm=0</TD>
    <TD>c_output_reg=0</TD>
    <TD>c_decoder_reg=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_connectivity_array=0b11</TD>
    <TD>c_m_axis_basetdest_array=0b10</TD>
    <TD>c_m_axis_hightdest_array=0b10</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gig_ethernet_pcs_pma_v14_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gig_ethernet_pcs_pma</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=14.1</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>c_family=kintex7</TD>
    <TD>c_component_name=gig_ethernet_pcs_pma_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_sgmii=false</TD>
    <TD>c_use_transceiver=true</TD>
    <TD>c_use_tbi=false</TD>
    <TD>c_use_lvds=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_an=false</TD>
    <TD>c_has_mdio=false</TD>
    <TD>c_sgmii_phy_mode=false</TD>
    <TD>c_dynamic_switching=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_transceiver_mode=A</TD>
    <TD>c_sgmii_fabric_buffer=true</TD>
    <TD>c_1588=0</TD>
    <TD>c_phyaddr=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=17822</TD>
    <TD>ff=13796</TD>
    <TD>bram36=68</TD>
    <TD>dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob=85</TD>
    <TD>bufg=0</TD>
    <TD>global_clocks=11</TD>
    <TD>pll=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr=0</TD>
    <TD>nets=39880</TD>
    <TD>movable_instances=36194</TD>
    <TD>pins=292405</TD>
</TR><TR ALIGN='LEFT'>    <TD>bogomips=0</TD>
    <TD>high_fanout_nets=38</TD>
    <TD>effort=2</TD>
    <TD>threads=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>congestion_level=0</TD>
    <TD>router_runtime=180.052000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7k160tfbg676-1</TD>
    <TD>-name=wfd</TD>
    <TD>-top=wfd_top</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:04:38s</TD>
    <TD>memory_peak=990.844MB</TD>
    <TD>memory_gain=780.500MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
