$date
	Thu Aug 28 06:20:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_demux $end
$var wire 1 ! tb_o4_out $end
$var wire 1 " tb_o3_out $end
$var wire 1 # tb_o2_out $end
$var wire 1 $ tb_o1_out $end
$var wire 1 % tb_n2_out $end
$var wire 1 & tb_n1_out $end
$var reg 1 ' tb_a_in $end
$var reg 1 ( tb_s0_in $end
$var reg 1 ) tb_s1_in $end
$scope module dut $end
$var wire 1 ' a_in $end
$var wire 1 & n1_out $end
$var wire 1 % n2_out $end
$var wire 1 $ o1_out $end
$var wire 1 # o2_out $end
$var wire 1 " o3_out $end
$var wire 1 ! o4_out $end
$var wire 1 ( s0_in $end
$var wire 1 ) s1_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
1'
1&
1%
1$
0#
0"
0!
$end
#10
0$
0%
1#
1)
#20
1"
1%
0#
0&
0)
1(
#30
0"
0%
1!
1)
#40
