
ECEN-361-STM32-Lab-03-Simple-Scheduler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08005360  08005360  00015360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005444  08005444  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005444  08005444  00015444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800544c  0800544c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800544c  0800544c  0001544c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005450  08005450  00015450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005454  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  20000068  080054bc  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000035c  080054bc  0002035c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   000105d6  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002317  00000000  00000000  000306b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fc0  00000000  00000000  000329c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c43  00000000  00000000  00033988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000279fd  00000000  00000000  000345cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011e72  00000000  00000000  0005bfc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f476f  00000000  00000000  0006de3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004970  00000000  00000000  001625ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00166f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005348 	.word	0x08005348

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08005348 	.word	0x08005348

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <shiftOut>:
#define SevenSeg_LATCH_Port

void shiftOut(	GPIO_TypeDef* dataPort,uint16_t dataPin,
				GPIO_TypeDef* clockPort, uint16_t clockPin,
				uint8_t bitOrder, uint8_t val)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	607a      	str	r2, [r7, #4]
 8000576:	461a      	mov	r2, r3
 8000578:	460b      	mov	r3, r1
 800057a:	817b      	strh	r3, [r7, #10]
 800057c:	4613      	mov	r3, r2
 800057e:	813b      	strh	r3, [r7, #8]
	uint8_t i;

	for (i = 0; i < 8; i++)  {
 8000580:	2300      	movs	r3, #0
 8000582:	75fb      	strb	r3, [r7, #23]
 8000584:	e038      	b.n	80005f8 <shiftOut+0x8c>
		if (bitOrder == LSBFIRST) {
 8000586:	f897 3020 	ldrb.w	r3, [r7, #32]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d10f      	bne.n	80005ae <shiftOut+0x42>
			HAL_GPIO_WritePin(dataPort, dataPin,val & 1);
 800058e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	b2da      	uxtb	r2, r3
 8000598:	897b      	ldrh	r3, [r7, #10]
 800059a:	4619      	mov	r1, r3
 800059c:	68f8      	ldr	r0, [r7, #12]
 800059e:	f001 f9af 	bl	8001900 <HAL_GPIO_WritePin>
			val >>= 1;
 80005a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80005a6:	085b      	lsrs	r3, r3, #1
 80005a8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80005ac:	e00f      	b.n	80005ce <shiftOut+0x62>
		} else {	
			HAL_GPIO_WritePin(dataPort, dataPin, (val & 128) != 0);
 80005ae:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	09db      	lsrs	r3, r3, #7
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	461a      	mov	r2, r3
 80005ba:	897b      	ldrh	r3, [r7, #10]
 80005bc:	4619      	mov	r1, r3
 80005be:	68f8      	ldr	r0, [r7, #12]
 80005c0:	f001 f99e 	bl	8001900 <HAL_GPIO_WritePin>
			val <<= 1;
 80005c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80005c8:	005b      	lsls	r3, r3, #1
 80005ca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		}
			
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005ce:	893b      	ldrh	r3, [r7, #8]
 80005d0:	2200      	movs	r2, #0
 80005d2:	4619      	mov	r1, r3
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f001 f993 	bl	8001900 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_SET);
 80005da:	893b      	ldrh	r3, [r7, #8]
 80005dc:	2201      	movs	r2, #1
 80005de:	4619      	mov	r1, r3
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f001 f98d 	bl	8001900 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005e6:	893b      	ldrh	r3, [r7, #8]
 80005e8:	2200      	movs	r2, #0
 80005ea:	4619      	mov	r1, r3
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f001 f987 	bl	8001900 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)  {
 80005f2:	7dfb      	ldrb	r3, [r7, #23]
 80005f4:	3301      	adds	r3, #1
 80005f6:	75fb      	strb	r3, [r7, #23]
 80005f8:	7dfb      	ldrb	r3, [r7, #23]
 80005fa:	2b07      	cmp	r3, #7
 80005fc:	d9c3      	bls.n	8000586 <shiftOut+0x1a>
	}
}
 80005fe:	bf00      	nop
 8000600:	bf00      	nop
 8000602:	3718      	adds	r7, #24
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <MultiFunctionShield_Single_Digit_Display>:
* @param digit: 1..4, pick the digit to write to
* @param value: 0..9, pick the value to display
* @retval None
*/
void MultiFunctionShield_Single_Digit_Display (int digit, int8_t value)
	{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	70fb      	strb	r3, [r7, #3]
	value = (value & 0b1111) % 10 ;
 8000614:	78fb      	ldrb	r3, [r7, #3]
 8000616:	f003 020f 	and.w	r2, r3, #15
 800061a:	4b1f      	ldr	r3, [pc, #124]	; (8000698 <MultiFunctionShield_Single_Digit_Display+0x90>)
 800061c:	fb83 1302 	smull	r1, r3, r3, r2
 8000620:	1099      	asrs	r1, r3, #2
 8000622:	17d3      	asrs	r3, r2, #31
 8000624:	1ac9      	subs	r1, r1, r3
 8000626:	460b      	mov	r3, r1
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	440b      	add	r3, r1
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	1ad1      	subs	r1, r2, r3
 8000630:	460b      	mov	r3, r1
 8000632:	70fb      	strb	r3, [r7, #3]
	if ((digit <=4 ) && (digit >=0))
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b04      	cmp	r3, #4
 8000638:	dc1a      	bgt.n	8000670 <MultiFunctionShield_Single_Digit_Display+0x68>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2b00      	cmp	r3, #0
 800063e:	db17      	blt.n	8000670 <MultiFunctionShield_Single_Digit_Display+0x68>
		SEGMENT_VALUE[4-digit] = SEGMENT_MAP [(uint8_t) (value % 10)];
 8000640:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8000644:	4b14      	ldr	r3, [pc, #80]	; (8000698 <MultiFunctionShield_Single_Digit_Display+0x90>)
 8000646:	fb83 1302 	smull	r1, r3, r3, r2
 800064a:	1099      	asrs	r1, r3, #2
 800064c:	17d3      	asrs	r3, r2, #31
 800064e:	1ac9      	subs	r1, r1, r3
 8000650:	460b      	mov	r3, r1
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	440b      	add	r3, r1
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	1ad3      	subs	r3, r2, r3
 800065a:	b25b      	sxtb	r3, r3
 800065c:	b2db      	uxtb	r3, r3
 800065e:	4619      	mov	r1, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	f1c3 0304 	rsb	r3, r3, #4
 8000666:	4a0d      	ldr	r2, [pc, #52]	; (800069c <MultiFunctionShield_Single_Digit_Display+0x94>)
 8000668:	5c51      	ldrb	r1, [r2, r1]
 800066a:	4a0d      	ldr	r2, [pc, #52]	; (80006a0 <MultiFunctionShield_Single_Digit_Display+0x98>)
 800066c:	54d1      	strb	r1, [r2, r3]
 800066e:	e00c      	b.n	800068a <MultiFunctionShield_Single_Digit_Display+0x82>
	else
	{
		SEGMENT_VALUE[0] = SEGMENT_MINUS;
 8000670:	22bf      	movs	r2, #191	; 0xbf
 8000672:	4b0b      	ldr	r3, [pc, #44]	; (80006a0 <MultiFunctionShield_Single_Digit_Display+0x98>)
 8000674:	701a      	strb	r2, [r3, #0]
		SEGMENT_VALUE[1] = SEGMENT_MINUS;
 8000676:	22bf      	movs	r2, #191	; 0xbf
 8000678:	4b09      	ldr	r3, [pc, #36]	; (80006a0 <MultiFunctionShield_Single_Digit_Display+0x98>)
 800067a:	705a      	strb	r2, [r3, #1]
		SEGMENT_VALUE[2] = SEGMENT_MINUS;
 800067c:	22bf      	movs	r2, #191	; 0xbf
 800067e:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <MultiFunctionShield_Single_Digit_Display+0x98>)
 8000680:	709a      	strb	r2, [r3, #2]
		SEGMENT_VALUE[3] = SEGMENT_MINUS;
 8000682:	22bf      	movs	r2, #191	; 0xbf
 8000684:	4b06      	ldr	r3, [pc, #24]	; (80006a0 <MultiFunctionShield_Single_Digit_Display+0x98>)
 8000686:	70da      	strb	r2, [r3, #3]
		}
	}
 8000688:	bf00      	nop
 800068a:	bf00      	nop
 800068c:	370c      	adds	r7, #12
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	66666667 	.word	0x66666667
 800069c:	080053b8 	.word	0x080053b8
 80006a0:	20000088 	.word	0x20000088

080006a4 <MultiFunctionShield_Clear>:
  HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin,GPIO_PIN_SET);
  HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin,GPIO_PIN_SET);
}

void MultiFunctionShield_Clear(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
	/* This blanks the SevenSegments and turns off the LEDs */


  SEGMENT_VALUE[0] = SEGMENT_BLANK;
 80006a8:	22ff      	movs	r2, #255	; 0xff
 80006aa:	4b08      	ldr	r3, [pc, #32]	; (80006cc <MultiFunctionShield_Clear+0x28>)
 80006ac:	701a      	strb	r2, [r3, #0]
  SEGMENT_VALUE[1] = SEGMENT_BLANK;
 80006ae:	22ff      	movs	r2, #255	; 0xff
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <MultiFunctionShield_Clear+0x28>)
 80006b2:	705a      	strb	r2, [r3, #1]
  SEGMENT_VALUE[2] = SEGMENT_BLANK;
 80006b4:	22ff      	movs	r2, #255	; 0xff
 80006b6:	4b05      	ldr	r3, [pc, #20]	; (80006cc <MultiFunctionShield_Clear+0x28>)
 80006b8:	709a      	strb	r2, [r3, #2]
  SEGMENT_VALUE[3] = SEGMENT_BLANK;
 80006ba:	22ff      	movs	r2, #255	; 0xff
 80006bc:	4b03      	ldr	r3, [pc, #12]	; (80006cc <MultiFunctionShield_Clear+0x28>)
 80006be:	70da      	strb	r2, [r3, #3]
}
 80006c0:	bf00      	nop
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	20000088 	.word	0x20000088

080006d0 <MultiFunctionShield_WriteNumberToSegment>:

void MultiFunctionShield_WriteNumberToSegment(uint8_t digit)
	{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af02      	add	r7, sp, #8
 80006d6:	4603      	mov	r3, r0
 80006d8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_RESET);
 80006da:	2200      	movs	r2, #0
 80006dc:	2120      	movs	r1, #32
 80006de:	4816      	ldr	r0, [pc, #88]	; (8000738 <MultiFunctionShield_WriteNumberToSegment+0x68>)
 80006e0:	f001 f90e 	bl	8001900 <HAL_GPIO_WritePin>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80006e4:	79fb      	ldrb	r3, [r7, #7]
			MSBFIRST, SEGMENT_VALUE[digit]);
 80006e6:	4a15      	ldr	r2, [pc, #84]	; (800073c <MultiFunctionShield_WriteNumberToSegment+0x6c>)
 80006e8:	5cd3      	ldrb	r3, [r2, r3]
 80006ea:	b2db      	uxtb	r3, r3
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80006ec:	9301      	str	r3, [sp, #4]
 80006ee:	2301      	movs	r3, #1
 80006f0:	9300      	str	r3, [sp, #0]
 80006f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006f6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80006fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000702:	f7ff ff33 	bl	800056c <shiftOut>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 8000706:	79fb      	ldrb	r3, [r7, #7]
				MSBFIRST, SEGMENT_SELECT[digit]);
 8000708:	4a0d      	ldr	r2, [pc, #52]	; (8000740 <MultiFunctionShield_WriteNumberToSegment+0x70>)
 800070a:	5cd3      	ldrb	r3, [r2, r3]
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 800070c:	9301      	str	r3, [sp, #4]
 800070e:	2301      	movs	r3, #1
 8000710:	9300      	str	r3, [sp, #0]
 8000712:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000716:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800071a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800071e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000722:	f7ff ff23 	bl	800056c <shiftOut>
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_SET);
 8000726:	2201      	movs	r2, #1
 8000728:	2120      	movs	r1, #32
 800072a:	4803      	ldr	r0, [pc, #12]	; (8000738 <MultiFunctionShield_WriteNumberToSegment+0x68>)
 800072c:	f001 f8e8 	bl	8001900 <HAL_GPIO_WritePin>
	}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	48000400 	.word	0x48000400
 800073c:	20000088 	.word	0x20000088
 8000740:	080053c4 	.word	0x080053c4

08000744 <MultiFunctionShield__ISRFunc>:




void MultiFunctionShield__ISRFunc(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  switch (++ActDigit)
 8000748:	4b16      	ldr	r3, [pc, #88]	; (80007a4 <MultiFunctionShield__ISRFunc+0x60>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	b2db      	uxtb	r3, r3
 800074e:	3301      	adds	r3, #1
 8000750:	b2da      	uxtb	r2, r3
 8000752:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <MultiFunctionShield__ISRFunc+0x60>)
 8000754:	4611      	mov	r1, r2
 8000756:	7019      	strb	r1, [r3, #0]
 8000758:	4613      	mov	r3, r2
 800075a:	3b01      	subs	r3, #1
 800075c:	2b03      	cmp	r3, #3
 800075e:	d81e      	bhi.n	800079e <MultiFunctionShield__ISRFunc+0x5a>
 8000760:	a201      	add	r2, pc, #4	; (adr r2, 8000768 <MultiFunctionShield__ISRFunc+0x24>)
 8000762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000766:	bf00      	nop
 8000768:	08000779 	.word	0x08000779
 800076c:	08000781 	.word	0x08000781
 8000770:	08000789 	.word	0x08000789
 8000774:	08000791 	.word	0x08000791
  {
    case 1 : MultiFunctionShield_WriteNumberToSegment(0); break;
 8000778:	2000      	movs	r0, #0
 800077a:	f7ff ffa9 	bl	80006d0 <MultiFunctionShield_WriteNumberToSegment>
 800077e:	e00e      	b.n	800079e <MultiFunctionShield__ISRFunc+0x5a>
    case 2 : MultiFunctionShield_WriteNumberToSegment(1); break;
 8000780:	2001      	movs	r0, #1
 8000782:	f7ff ffa5 	bl	80006d0 <MultiFunctionShield_WriteNumberToSegment>
 8000786:	e00a      	b.n	800079e <MultiFunctionShield__ISRFunc+0x5a>
    case 3 : MultiFunctionShield_WriteNumberToSegment(2); break;
 8000788:	2002      	movs	r0, #2
 800078a:	f7ff ffa1 	bl	80006d0 <MultiFunctionShield_WriteNumberToSegment>
 800078e:	e006      	b.n	800079e <MultiFunctionShield__ISRFunc+0x5a>
    case 4 : MultiFunctionShield_WriteNumberToSegment(3); ActDigit = 0; break;
 8000790:	2003      	movs	r0, #3
 8000792:	f7ff ff9d 	bl	80006d0 <MultiFunctionShield_WriteNumberToSegment>
 8000796:	4b03      	ldr	r3, [pc, #12]	; (80007a4 <MultiFunctionShield__ISRFunc+0x60>)
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
 800079c:	bf00      	nop
  }
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000084 	.word	0x20000084

080007a8 <Scheduler_Init>:
taskControlBlock tasks[MAXTASKS];


/**  declarations */
void Scheduler_Init()
	{ last_runtime = uwTick; }
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4b04      	ldr	r3, [pc, #16]	; (80007c0 <Scheduler_Init+0x18>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	461a      	mov	r2, r3
 80007b2:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <Scheduler_Init+0x1c>)
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	bf00      	nop
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr
 80007c0:	2000020c 	.word	0x2000020c
 80007c4:	2000008c 	.word	0x2000008c

080007c8 <Scheduler_StartTask>:
  * @param taskname The control buffer structure
  * @retval None
  */

void Scheduler_StartTask(int period, task_cb task, char* taskname)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	60f8      	str	r0, [r7, #12]
 80007d0:	60b9      	str	r1, [r7, #8]
 80007d2:	607a      	str	r2, [r7, #4]
    if (num_tasks < MAXTASKS)
 80007d4:	4b22      	ldr	r3, [pc, #136]	; (8000860 <Scheduler_StartTask+0x98>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2b03      	cmp	r3, #3
 80007da:	dc3a      	bgt.n	8000852 <Scheduler_StartTask+0x8a>
    {
        tasks[num_tasks].period = period;
 80007dc:	4b20      	ldr	r3, [pc, #128]	; (8000860 <Scheduler_StartTask+0x98>)
 80007de:	681a      	ldr	r2, [r3, #0]
 80007e0:	4920      	ldr	r1, [pc, #128]	; (8000864 <Scheduler_StartTask+0x9c>)
 80007e2:	4613      	mov	r3, r2
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	4413      	add	r3, r2
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	440b      	add	r3, r1
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	601a      	str	r2, [r3, #0]
        tasks[num_tasks].remaining_time = 0;
 80007f0:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <Scheduler_StartTask+0x98>)
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	491b      	ldr	r1, [pc, #108]	; (8000864 <Scheduler_StartTask+0x9c>)
 80007f6:	4613      	mov	r3, r2
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	4413      	add	r3, r2
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	440b      	add	r3, r1
 8000800:	3304      	adds	r3, #4
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
        tasks[num_tasks].suspended = false;
 8000806:	4b16      	ldr	r3, [pc, #88]	; (8000860 <Scheduler_StartTask+0x98>)
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	4916      	ldr	r1, [pc, #88]	; (8000864 <Scheduler_StartTask+0x9c>)
 800080c:	4613      	mov	r3, r2
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	4413      	add	r3, r2
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	440b      	add	r3, r1
 8000816:	3308      	adds	r3, #8
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
        tasks[num_tasks].callback = task;
 800081c:	4b10      	ldr	r3, [pc, #64]	; (8000860 <Scheduler_StartTask+0x98>)
 800081e:	681a      	ldr	r2, [r3, #0]
 8000820:	4910      	ldr	r1, [pc, #64]	; (8000864 <Scheduler_StartTask+0x9c>)
 8000822:	4613      	mov	r3, r2
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	4413      	add	r3, r2
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	440b      	add	r3, r1
 800082c:	3310      	adds	r3, #16
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	601a      	str	r2, [r3, #0]
        tasks[num_tasks].task_name = taskname;
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <Scheduler_StartTask+0x98>)
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	490b      	ldr	r1, [pc, #44]	; (8000864 <Scheduler_StartTask+0x9c>)
 8000838:	4613      	mov	r3, r2
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	4413      	add	r3, r2
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	440b      	add	r3, r1
 8000842:	330c      	adds	r3, #12
 8000844:	687a      	ldr	r2, [r7, #4]
 8000846:	601a      	str	r2, [r3, #0]
        num_tasks++;
 8000848:	4b05      	ldr	r3, [pc, #20]	; (8000860 <Scheduler_StartTask+0x98>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	3301      	adds	r3, #1
 800084e:	4a04      	ldr	r2, [pc, #16]	; (8000860 <Scheduler_StartTask+0x98>)
 8000850:	6013      	str	r3, [r2, #0]
    }
}
 8000852:	bf00      	nop
 8000854:	3714      	adds	r7, #20
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	20000090 	.word	0x20000090
 8000864:	20000098 	.word	0x20000098

08000868 <find_task_number>:

int find_task_number(char* theTaskName)
	{
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	int taskcnt = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
	/* find the task */
	for (taskcnt=0;taskcnt < num_tasks;taskcnt++)
 8000874:	2300      	movs	r3, #0
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	e010      	b.n	800089c <find_task_number+0x34>
		{
		if (tasks[taskcnt].task_name == theTaskName)
 800087a:	490e      	ldr	r1, [pc, #56]	; (80008b4 <find_task_number+0x4c>)
 800087c:	68fa      	ldr	r2, [r7, #12]
 800087e:	4613      	mov	r3, r2
 8000880:	009b      	lsls	r3, r3, #2
 8000882:	4413      	add	r3, r2
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	440b      	add	r3, r1
 8000888:	330c      	adds	r3, #12
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	429a      	cmp	r2, r3
 8000890:	d101      	bne.n	8000896 <find_task_number+0x2e>
		return taskcnt;
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	e008      	b.n	80008a8 <find_task_number+0x40>
	for (taskcnt=0;taskcnt < num_tasks;taskcnt++)
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	3301      	adds	r3, #1
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <find_task_number+0x50>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	429a      	cmp	r2, r3
 80008a4:	dbe9      	blt.n	800087a <find_task_number+0x12>
		}
	return 0;
 80008a6:	2300      	movs	r3, #0
	}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	20000098 	.word	0x20000098
 80008b8:	20000090 	.word	0x20000090

080008bc <Scheduler_Toggle_Suspend>:

void Scheduler_Toggle_Suspend(char* theTaskName)
	{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	int theTaskNumber =find_task_number(theTaskName);
 80008c4:	6878      	ldr	r0, [r7, #4]
 80008c6:	f7ff ffcf 	bl	8000868 <find_task_number>
 80008ca:	60f8      	str	r0, [r7, #12]
	if (tasks[theTaskNumber].suspended)
 80008cc:	4911      	ldr	r1, [pc, #68]	; (8000914 <Scheduler_Toggle_Suspend+0x58>)
 80008ce:	68fa      	ldr	r2, [r7, #12]
 80008d0:	4613      	mov	r3, r2
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	4413      	add	r3, r2
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	440b      	add	r3, r1
 80008da:	3308      	adds	r3, #8
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d00a      	beq.n	80008f8 <Scheduler_Toggle_Suspend+0x3c>
		{tasks[theTaskNumber].suspended = false;}
 80008e2:	490c      	ldr	r1, [pc, #48]	; (8000914 <Scheduler_Toggle_Suspend+0x58>)
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	4613      	mov	r3, r2
 80008e8:	009b      	lsls	r3, r3, #2
 80008ea:	4413      	add	r3, r2
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	440b      	add	r3, r1
 80008f0:	3308      	adds	r3, #8
 80008f2:	2200      	movs	r2, #0
 80008f4:	601a      	str	r2, [r3, #0]
	else
		{tasks[theTaskNumber].suspended = true;}
	}
 80008f6:	e009      	b.n	800090c <Scheduler_Toggle_Suspend+0x50>
		{tasks[theTaskNumber].suspended = true;}
 80008f8:	4906      	ldr	r1, [pc, #24]	; (8000914 <Scheduler_Toggle_Suspend+0x58>)
 80008fa:	68fa      	ldr	r2, [r7, #12]
 80008fc:	4613      	mov	r3, r2
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	4413      	add	r3, r2
 8000902:	009b      	lsls	r3, r3, #2
 8000904:	440b      	add	r3, r1
 8000906:	3308      	adds	r3, #8
 8000908:	2201      	movs	r2, #1
 800090a:	601a      	str	r2, [r3, #0]
	}
 800090c:	bf00      	nop
 800090e:	3710      	adds	r7, #16
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000098 	.word	0x20000098

08000918 <D1_task>:


/*************** HERE ARE THE SEPARATE TASKS!   *******************/

void D1_task()
    { TASK_D1_LED_TOGGLE
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
 800091c:	2120      	movs	r1, #32
 800091e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000922:	f001 f805 	bl	8001930 <HAL_GPIO_TogglePin>
	  MultiFunctionShield_Single_Digit_Display (1, Task_D1_Count++);
 8000926:	4b08      	ldr	r3, [pc, #32]	; (8000948 <D1_task+0x30>)
 8000928:	f9b3 2000 	ldrsh.w	r2, [r3]
 800092c:	b293      	uxth	r3, r2
 800092e:	3301      	adds	r3, #1
 8000930:	b29b      	uxth	r3, r3
 8000932:	b219      	sxth	r1, r3
 8000934:	4b04      	ldr	r3, [pc, #16]	; (8000948 <D1_task+0x30>)
 8000936:	8019      	strh	r1, [r3, #0]
 8000938:	b253      	sxtb	r3, r2
 800093a:	4619      	mov	r1, r3
 800093c:	2001      	movs	r0, #1
 800093e:	f7ff fe63 	bl	8000608 <MultiFunctionShield_Single_Digit_Display>

    }
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000094 	.word	0x20000094

0800094c <D4_task>:

void D4_task()
    { TASK_D4_LED_TOGGLE
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
 8000950:	2140      	movs	r1, #64	; 0x40
 8000952:	4809      	ldr	r0, [pc, #36]	; (8000978 <D4_task+0x2c>)
 8000954:	f000 ffec 	bl	8001930 <HAL_GPIO_TogglePin>
	  MultiFunctionShield_Single_Digit_Display (4, Task_D4_Count++);
 8000958:	4b08      	ldr	r3, [pc, #32]	; (800097c <D4_task+0x30>)
 800095a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800095e:	b293      	uxth	r3, r2
 8000960:	3301      	adds	r3, #1
 8000962:	b29b      	uxth	r3, r3
 8000964:	b219      	sxth	r1, r3
 8000966:	4b05      	ldr	r3, [pc, #20]	; (800097c <D4_task+0x30>)
 8000968:	8019      	strh	r1, [r3, #0]
 800096a:	b253      	sxtb	r3, r2
 800096c:	4619      	mov	r1, r3
 800096e:	2004      	movs	r0, #4
 8000970:	f7ff fe4a 	bl	8000608 <MultiFunctionShield_Single_Digit_Display>
	  }
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}
 8000978:	48000400 	.word	0x48000400
 800097c:	20000096 	.word	0x20000096

08000980 <Scheduler_Dispatch>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/******************************** STUDENT EDITABLE HERE STARTS HERE ***********************/
  void Scheduler_Dispatch()
      {
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
      /* uWTick is updated each SysTick*/
      uint32_t runTime = uwTick - last_runtime;     /* Save how long this slice has been going */
 8000986:	4b09      	ldr	r3, [pc, #36]	; (80009ac <Scheduler_Dispatch+0x2c>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a09      	ldr	r2, [pc, #36]	; (80009b0 <Scheduler_Dispatch+0x30>)
 800098c:	6812      	ldr	r2, [r2, #0]
 800098e:	1a9b      	subs	r3, r3, r2
 8000990:	607b      	str	r3, [r7, #4]
      last_runtime = uwTick;
 8000992:	4b06      	ldr	r3, [pc, #24]	; (80009ac <Scheduler_Dispatch+0x2c>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	461a      	mov	r2, r3
 8000998:	4b05      	ldr	r3, [pc, #20]	; (80009b0 <Scheduler_Dispatch+0x30>)
 800099a:	601a      	str	r2, [r3, #0]
      task_cb task = NULL;
 800099c:	2300      	movs	r3, #0
 800099e:	603b      	str	r3, [r7, #0]
       * Note that you should also look at the 'suspended' piece of information
       * in the task_control block to see if the scheduler needs to skip the task for now
       */
  /******************************** STUDENT EDITABLE ENDS STARTS HERE ***********************/

         task();	// The task is called!
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	4798      	blx	r3
         return;
 80009a4:	bf00      	nop
         }
 80009a6:	3708      	adds	r7, #8
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	2000020c 	.word	0x2000020c
 80009b0:	2000008c 	.word	0x2000008c

080009b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b8:	f000 fc46 	bl	8001248 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009bc:	f000 f850 	bl	8000a60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c0:	f000 f94a 	bl	8000c58 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009c4:	f000 f918 	bl	8000bf8 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 80009c8:	f000 f8f0 	bl	8000bac <MX_TIM17_Init>
  MX_TIM1_Init();
 80009cc:	f000 f89a 	bl	8000b04 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim17);  // LED SevenSeg cycle thru them
 80009d0:	481b      	ldr	r0, [pc, #108]	; (8000a40 <main+0x8c>)
 80009d2:	f002 fb57 	bl	8003084 <HAL_TIM_Base_Start_IT>
  // Clear the Seven-Segments
  MultiFunctionShield_Clear();
 80009d6:	f7ff fe65 	bl	80006a4 <MultiFunctionShield_Clear>


  // Clear the lights
  HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin,GPIO_PIN_SET);
 80009da:	2201      	movs	r2, #1
 80009dc:	2120      	movs	r1, #32
 80009de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009e2:	f000 ff8d 	bl	8001900 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin,GPIO_PIN_SET);
 80009e6:	2201      	movs	r2, #1
 80009e8:	2140      	movs	r1, #64	; 0x40
 80009ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009ee:	f000 ff87 	bl	8001900 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin,GPIO_PIN_SET);
 80009f2:	2201      	movs	r2, #1
 80009f4:	2180      	movs	r1, #128	; 0x80
 80009f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009fa:	f000 ff81 	bl	8001900 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin,GPIO_PIN_SET);
 80009fe:	2201      	movs	r2, #1
 8000a00:	2140      	movs	r1, #64	; 0x40
 8000a02:	4810      	ldr	r0, [pc, #64]	; (8000a44 <main+0x90>)
 8000a04:	f000 ff7c 	bl	8001900 <HAL_GPIO_WritePin>
	//MultiFunctionShield_Display(10000);  // Out of range  will display "----"
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("\033\143\n");  // clear the terminal before printing
 8000a08:	480f      	ldr	r0, [pc, #60]	; (8000a48 <main+0x94>)
 8000a0a:	f003 fe35 	bl	8004678 <puts>
  printf("Starting Lab-03:  Write a scheduler\n\r\n\r");  // clear the terminal before printing
 8000a0e:	480f      	ldr	r0, [pc, #60]	; (8000a4c <main+0x98>)
 8000a10:	f003 fdcc 	bl	80045ac <iprintf>
  HAL_Delay(1000);
 8000a14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a18:	f000 fc92 	bl	8001340 <HAL_Delay>

	Scheduler_Init();
 8000a1c:	f7ff fec4 	bl	80007a8 <Scheduler_Init>
	// Start task arguments are:
	//      start offset in ms, period in ms, function callback
	Scheduler_StartTask(1000, D1_task,"D1_task");
 8000a20:	4a0b      	ldr	r2, [pc, #44]	; (8000a50 <main+0x9c>)
 8000a22:	490c      	ldr	r1, [pc, #48]	; (8000a54 <main+0xa0>)
 8000a24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a28:	f7ff fece 	bl	80007c8 <Scheduler_StartTask>
	Scheduler_StartTask(1500, D4_task,"D4_task");
 8000a2c:	4a0a      	ldr	r2, [pc, #40]	; (8000a58 <main+0xa4>)
 8000a2e:	490b      	ldr	r1, [pc, #44]	; (8000a5c <main+0xa8>)
 8000a30:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000a34:	f7ff fec8 	bl	80007c8 <Scheduler_StartTask>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	Scheduler_Dispatch();
 8000a38:	f7ff ffa2 	bl	8000980 <Scheduler_Dispatch>
 8000a3c:	e7fc      	b.n	8000a38 <main+0x84>
 8000a3e:	bf00      	nop
 8000a40:	20000134 	.word	0x20000134
 8000a44:	48000400 	.word	0x48000400
 8000a48:	0800537c 	.word	0x0800537c
 8000a4c:	08005380 	.word	0x08005380
 8000a50:	080053a8 	.word	0x080053a8
 8000a54:	08000919 	.word	0x08000919
 8000a58:	080053b0 	.word	0x080053b0
 8000a5c:	0800094d 	.word	0x0800094d

08000a60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b096      	sub	sp, #88	; 0x58
 8000a64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a66:	f107 0314 	add.w	r3, r7, #20
 8000a6a:	2244      	movs	r2, #68	; 0x44
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f003 fee2 	bl	8004838 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a74:	463b      	mov	r3, r7
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	605a      	str	r2, [r3, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
 8000a7e:	60da      	str	r2, [r3, #12]
 8000a80:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a82:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a86:	f000 ff93 	bl	80019b0 <HAL_PWREx_ControlVoltageScaling>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a90:	f000 f9f0 	bl	8000e74 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a94:	2302      	movs	r3, #2
 8000a96:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a9c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a9e:	2310      	movs	r3, #16
 8000aa0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000aae:	230a      	movs	r3, #10
 8000ab0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ab2:	2307      	movs	r3, #7
 8000ab4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000aba:	2302      	movs	r3, #2
 8000abc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000abe:	f107 0314 	add.w	r3, r7, #20
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f000 ffca 	bl	8001a5c <HAL_RCC_OscConfig>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ace:	f000 f9d1 	bl	8000e74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ad2:	230f      	movs	r3, #15
 8000ad4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ada:	2300      	movs	r3, #0
 8000adc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ae6:	463b      	mov	r3, r7
 8000ae8:	2104      	movs	r1, #4
 8000aea:	4618      	mov	r0, r3
 8000aec:	f001 fb92 	bl	8002214 <HAL_RCC_ClockConfig>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000af6:	f000 f9bd 	bl	8000e74 <Error_Handler>
  }
}
 8000afa:	bf00      	nop
 8000afc:	3758      	adds	r7, #88	; 0x58
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
	...

08000b04 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b088      	sub	sp, #32
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b0a:	f107 0310 	add.w	r3, r7, #16
 8000b0e:	2200      	movs	r2, #0
 8000b10:	601a      	str	r2, [r3, #0]
 8000b12:	605a      	str	r2, [r3, #4]
 8000b14:	609a      	str	r2, [r3, #8]
 8000b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b18:	1d3b      	adds	r3, r7, #4
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
 8000b1e:	605a      	str	r2, [r3, #4]
 8000b20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b22:	4b20      	ldr	r3, [pc, #128]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b24:	4a20      	ldr	r2, [pc, #128]	; (8000ba8 <MX_TIM1_Init+0xa4>)
 8000b26:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8000-1;
 8000b28:	4b1e      	ldr	r3, [pc, #120]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b2a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000b2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b30:	4b1c      	ldr	r3, [pc, #112]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8000b36:	4b1b      	ldr	r3, [pc, #108]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b38:	f242 7210 	movw	r2, #10000	; 0x2710
 8000b3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b3e:	4b19      	ldr	r3, [pc, #100]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b44:	4b17      	ldr	r3, [pc, #92]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b4a:	4b16      	ldr	r3, [pc, #88]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b50:	4814      	ldr	r0, [pc, #80]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b52:	f002 fa3f 	bl	8002fd4 <HAL_TIM_Base_Init>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000b5c:	f000 f98a 	bl	8000e74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b64:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b66:	f107 0310 	add.w	r3, r7, #16
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	480d      	ldr	r0, [pc, #52]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b6e:	f002 fbfb 	bl	8003368 <HAL_TIM_ConfigClockSource>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000b78:	f000 f97c 	bl	8000e74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b80:	2300      	movs	r3, #0
 8000b82:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4805      	ldr	r0, [pc, #20]	; (8000ba4 <MX_TIM1_Init+0xa0>)
 8000b8e:	f002 fe11 	bl	80037b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000b98:	f000 f96c 	bl	8000e74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000b9c:	bf00      	nop
 8000b9e:	3720      	adds	r7, #32
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	200000e8 	.word	0x200000e8
 8000ba8:	40012c00 	.word	0x40012c00

08000bac <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	; (8000bf0 <MX_TIM17_Init+0x44>)
 8000bb2:	4a10      	ldr	r2, [pc, #64]	; (8000bf4 <MX_TIM17_Init+0x48>)
 8000bb4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 800-1;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <MX_TIM17_Init+0x44>)
 8000bb8:	f240 321f 	movw	r2, #799	; 0x31f
 8000bbc:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <MX_TIM17_Init+0x44>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 100;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	; (8000bf0 <MX_TIM17_Init+0x44>)
 8000bc6:	2264      	movs	r2, #100	; 0x64
 8000bc8:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bca:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <MX_TIM17_Init+0x44>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	; (8000bf0 <MX_TIM17_Init+0x44>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <MX_TIM17_Init+0x44>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000bdc:	4804      	ldr	r0, [pc, #16]	; (8000bf0 <MX_TIM17_Init+0x44>)
 8000bde:	f002 f9f9 	bl	8002fd4 <HAL_TIM_Base_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8000be8:	f000 f944 	bl	8000e74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20000134 	.word	0x20000134
 8000bf4:	40014800 	.word	0x40014800

08000bf8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bfc:	4b14      	ldr	r3, [pc, #80]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000bfe:	4a15      	ldr	r2, [pc, #84]	; (8000c54 <MX_USART2_UART_Init+0x5c>)
 8000c00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c02:	4b13      	ldr	r3, [pc, #76]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c0a:	4b11      	ldr	r3, [pc, #68]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c10:	4b0f      	ldr	r3, [pc, #60]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c16:	4b0e      	ldr	r3, [pc, #56]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c1e:	220c      	movs	r2, #12
 8000c20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c22:	4b0b      	ldr	r3, [pc, #44]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c28:	4b09      	ldr	r3, [pc, #36]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c2e:	4b08      	ldr	r3, [pc, #32]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c34:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c3a:	4805      	ldr	r0, [pc, #20]	; (8000c50 <MX_USART2_UART_Init+0x58>)
 8000c3c:	f002 fe60 	bl	8003900 <HAL_UART_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c46:	f000 f915 	bl	8000e74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000180 	.word	0x20000180
 8000c54:	40004400 	.word	0x40004400

08000c58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08a      	sub	sp, #40	; 0x28
 8000c5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5e:	f107 0314 	add.w	r3, r7, #20
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]
 8000c6a:	60da      	str	r2, [r3, #12]
 8000c6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c6e:	4b5c      	ldr	r3, [pc, #368]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c72:	4a5b      	ldr	r2, [pc, #364]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000c74:	f043 0304 	orr.w	r3, r3, #4
 8000c78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c7a:	4b59      	ldr	r3, [pc, #356]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c7e:	f003 0304 	and.w	r3, r3, #4
 8000c82:	613b      	str	r3, [r7, #16]
 8000c84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c86:	4b56      	ldr	r3, [pc, #344]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c8a:	4a55      	ldr	r2, [pc, #340]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000c8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c92:	4b53      	ldr	r3, [pc, #332]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9e:	4b50      	ldr	r3, [pc, #320]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ca2:	4a4f      	ldr	r2, [pc, #316]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000caa:	4b4d      	ldr	r3, [pc, #308]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	60bb      	str	r3, [r7, #8]
 8000cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb6:	4b4a      	ldr	r3, [pc, #296]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cba:	4a49      	ldr	r2, [pc, #292]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000cbc:	f043 0302 	orr.w	r3, r3, #2
 8000cc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cc2:	4b47      	ldr	r3, [pc, #284]	; (8000de0 <MX_GPIO_Init+0x188>)
 8000cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cc6:	f003 0302 	and.w	r3, r3, #2
 8000cca:	607b      	str	r3, [r7, #4]
 8000ccc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8000cd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cd8:	f000 fe12 	bl	8001900 <HAL_GPIO_WritePin>
                          |SevenSeg_DATA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SevenSeg_LATCH_Pin|LED_D4_Pin, GPIO_PIN_RESET);
 8000cdc:	2200      	movs	r2, #0
 8000cde:	2160      	movs	r1, #96	; 0x60
 8000ce0:	4840      	ldr	r0, [pc, #256]	; (8000de4 <MX_GPIO_Init+0x18c>)
 8000ce2:	f000 fe0d 	bl	8001900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ce6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cec:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000cf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cf6:	f107 0314 	add.w	r3, r7, #20
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	483a      	ldr	r0, [pc, #232]	; (8000de8 <MX_GPIO_Init+0x190>)
 8000cfe:	f000 fc55 	bl	80015ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LM35_IN_Pin */
  GPIO_InitStruct.Pin = LM35_IN_Pin;
 8000d02:	2302      	movs	r3, #2
 8000d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d06:	230b      	movs	r3, #11
 8000d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LM35_IN_GPIO_Port, &GPIO_InitStruct);
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	4619      	mov	r1, r3
 8000d14:	4834      	ldr	r0, [pc, #208]	; (8000de8 <MX_GPIO_Init+0x190>)
 8000d16:	f000 fc49 	bl	80015ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d1e:	230b      	movs	r3, #11
 8000d20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d30:	f000 fc3c 	bl	80015ac <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_1_Pin Button_2_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin|Button_2_Pin;
 8000d34:	2312      	movs	r3, #18
 8000d36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d38:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d42:	f107 0314 	add.w	r3, r7, #20
 8000d46:	4619      	mov	r1, r3
 8000d48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d4c:	f000 fc2e 	bl	80015ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D1_Pin LED_D2_Pin LED_D3_Pin SevenSeg_CLK_Pin
                           SevenSeg_DATA_Pin */
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000d50:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000d54:	617b      	str	r3, [r7, #20]
                          |SevenSeg_DATA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d56:	2301      	movs	r3, #1
 8000d58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d62:	f107 0314 	add.w	r3, r7, #20
 8000d66:	4619      	mov	r1, r3
 8000d68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d6c:	f000 fc1e 	bl	80015ac <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_3_Pin */
  GPIO_InitStruct.Pin = Button_3_Pin;
 8000d70:	2301      	movs	r3, #1
 8000d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d74:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_3_GPIO_Port, &GPIO_InitStruct);
 8000d7e:	f107 0314 	add.w	r3, r7, #20
 8000d82:	4619      	mov	r1, r3
 8000d84:	4817      	ldr	r0, [pc, #92]	; (8000de4 <MX_GPIO_Init+0x18c>)
 8000d86:	f000 fc11 	bl	80015ac <HAL_GPIO_Init>

  /*Configure GPIO pins : SevenSeg_LATCH_Pin LED_D4_Pin */
  GPIO_InitStruct.Pin = SevenSeg_LATCH_Pin|LED_D4_Pin;
 8000d8a:	2360      	movs	r3, #96	; 0x60
 8000d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	2300      	movs	r3, #0
 8000d98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d9a:	f107 0314 	add.w	r3, r7, #20
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4810      	ldr	r0, [pc, #64]	; (8000de4 <MX_GPIO_Init+0x18c>)
 8000da2:	f000 fc03 	bl	80015ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2100      	movs	r1, #0
 8000daa:	2006      	movs	r0, #6
 8000dac:	f000 fbc7 	bl	800153e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000db0:	2006      	movs	r0, #6
 8000db2:	f000 fbe0 	bl	8001576 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2100      	movs	r1, #0
 8000dba:	2007      	movs	r0, #7
 8000dbc:	f000 fbbf 	bl	800153e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000dc0:	2007      	movs	r0, #7
 8000dc2:	f000 fbd8 	bl	8001576 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2100      	movs	r1, #0
 8000dca:	200a      	movs	r0, #10
 8000dcc:	f000 fbb7 	bl	800153e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f000 fbd0 	bl	8001576 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000dd6:	bf00      	nop
 8000dd8:	3728      	adds	r7, #40	; 0x28
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40021000 	.word	0x40021000
 8000de4:	48000400 	.word	0x48000400
 8000de8:	48000800 	.word	0x48000800

08000dec <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000df4:	1d39      	adds	r1, r7, #4
 8000df6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	4803      	ldr	r0, [pc, #12]	; (8000e0c <__io_putchar+0x20>)
 8000dfe:	f002 fdcd 	bl	800399c <HAL_UART_Transmit>

  return ch;
 8000e02:	687b      	ldr	r3, [r7, #4]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000180 	.word	0x20000180

08000e10 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	80fb      	strh	r3, [r7, #6]
	// All three buttons generate GPIO  interrupts
	switch(GPIO_Pin)
 8000e1a:	88fb      	ldrh	r3, [r7, #6]
 8000e1c:	2b10      	cmp	r3, #16
 8000e1e:	d009      	beq.n	8000e34 <HAL_GPIO_EXTI_Callback+0x24>
 8000e20:	2b10      	cmp	r3, #16
 8000e22:	dc0b      	bgt.n	8000e3c <HAL_GPIO_EXTI_Callback+0x2c>
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d00b      	beq.n	8000e40 <HAL_GPIO_EXTI_Callback+0x30>
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d107      	bne.n	8000e3c <HAL_GPIO_EXTI_Callback+0x2c>
	{
	case Button_1_Pin:
		// Toggle the suspend on task D1
		Scheduler_Toggle_Suspend("D1_task");
 8000e2c:	4807      	ldr	r0, [pc, #28]	; (8000e4c <HAL_GPIO_EXTI_Callback+0x3c>)
 8000e2e:	f7ff fd45 	bl	80008bc <Scheduler_Toggle_Suspend>
		break;
 8000e32:	e006      	b.n	8000e42 <HAL_GPIO_EXTI_Callback+0x32>
	case Button_2_Pin:
		// Toggle the suspend on task D4
		Scheduler_Toggle_Suspend("D4_task");
 8000e34:	4806      	ldr	r0, [pc, #24]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x40>)
 8000e36:	f7ff fd41 	bl	80008bc <Scheduler_Toggle_Suspend>
		// HAL_GPIO_TogglePin(LED_D1_GPIO_Port, LED_D1_Pin);
		break;
 8000e3a:	e002      	b.n	8000e42 <HAL_GPIO_EXTI_Callback+0x32>
	case Button_3_Pin:
		break;
	default:
      __NOP();
 8000e3c:	bf00      	nop
	}
}
 8000e3e:	e000      	b.n	8000e42 <HAL_GPIO_EXTI_Callback+0x32>
		break;
 8000e40:	bf00      	nop
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	080053a8 	.word	0x080053a8
 8000e50:	080053b0 	.word	0x080053b0

08000e54 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	// Check which version of the timer triggered this callback and toggle LED

  if (htim == &htim17 )
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a04      	ldr	r2, [pc, #16]	; (8000e70 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d101      	bne.n	8000e68 <HAL_TIM_PeriodElapsedCallback+0x14>
	  {
		  MultiFunctionShield__ISRFunc();
 8000e64:	f7ff fc6e 	bl	8000744 <MultiFunctionShield__ISRFunc>
	  }

	}
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000134 	.word	0x20000134

08000e74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e78:	b672      	cpsid	i
}
 8000e7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <Error_Handler+0x8>
	...

08000e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e86:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <HAL_MspInit+0x44>)
 8000e88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e8a:	4a0e      	ldr	r2, [pc, #56]	; (8000ec4 <HAL_MspInit+0x44>)
 8000e8c:	f043 0301 	orr.w	r3, r3, #1
 8000e90:	6613      	str	r3, [r2, #96]	; 0x60
 8000e92:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <HAL_MspInit+0x44>)
 8000e94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e96:	f003 0301 	and.w	r3, r3, #1
 8000e9a:	607b      	str	r3, [r7, #4]
 8000e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9e:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <HAL_MspInit+0x44>)
 8000ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ea2:	4a08      	ldr	r2, [pc, #32]	; (8000ec4 <HAL_MspInit+0x44>)
 8000ea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ea8:	6593      	str	r3, [r2, #88]	; 0x58
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <HAL_MspInit+0x44>)
 8000eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eb2:	603b      	str	r3, [r7, #0]
 8000eb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	40021000 	.word	0x40021000

08000ec8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a16      	ldr	r2, [pc, #88]	; (8000f30 <HAL_TIM_Base_MspInit+0x68>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d114      	bne.n	8000f04 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000eda:	4b16      	ldr	r3, [pc, #88]	; (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ede:	4a15      	ldr	r2, [pc, #84]	; (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000ee0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ee4:	6613      	str	r3, [r2, #96]	; 0x60
 8000ee6:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	2018      	movs	r0, #24
 8000ef8:	f000 fb21 	bl	800153e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8000efc:	2018      	movs	r0, #24
 8000efe:	f000 fb3a 	bl	8001576 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000f02:	e010      	b.n	8000f26 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM17)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a0b      	ldr	r2, [pc, #44]	; (8000f38 <HAL_TIM_Base_MspInit+0x70>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d10b      	bne.n	8000f26 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000f0e:	4b09      	ldr	r3, [pc, #36]	; (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000f10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f12:	4a08      	ldr	r2, [pc, #32]	; (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000f14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f18:	6613      	str	r3, [r2, #96]	; 0x60
 8000f1a:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000f1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f22:	60bb      	str	r3, [r7, #8]
 8000f24:	68bb      	ldr	r3, [r7, #8]
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40012c00 	.word	0x40012c00
 8000f34:	40021000 	.word	0x40021000
 8000f38:	40014800 	.word	0x40014800

08000f3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b0ac      	sub	sp, #176	; 0xb0
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f44:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	2288      	movs	r2, #136	; 0x88
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f003 fc6b 	bl	8004838 <memset>
  if(huart->Instance==USART2)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a21      	ldr	r2, [pc, #132]	; (8000fec <HAL_UART_MspInit+0xb0>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d13b      	bne.n	8000fe4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f70:	2300      	movs	r3, #0
 8000f72:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f001 fb6f 	bl	800265c <HAL_RCCEx_PeriphCLKConfig>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f84:	f7ff ff76 	bl	8000e74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f88:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <HAL_UART_MspInit+0xb4>)
 8000f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f8c:	4a18      	ldr	r2, [pc, #96]	; (8000ff0 <HAL_UART_MspInit+0xb4>)
 8000f8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f92:	6593      	str	r3, [r2, #88]	; 0x58
 8000f94:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <HAL_UART_MspInit+0xb4>)
 8000f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa0:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <HAL_UART_MspInit+0xb4>)
 8000fa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa4:	4a12      	ldr	r2, [pc, #72]	; (8000ff0 <HAL_UART_MspInit+0xb4>)
 8000fa6:	f043 0301 	orr.w	r3, r3, #1
 8000faa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fac:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <HAL_UART_MspInit+0xb4>)
 8000fae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb0:	f003 0301 	and.w	r3, r3, #1
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fb8:	230c      	movs	r3, #12
 8000fba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fd0:	2307      	movs	r3, #7
 8000fd2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000fda:	4619      	mov	r1, r3
 8000fdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe0:	f000 fae4 	bl	80015ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fe4:	bf00      	nop
 8000fe6:	37b0      	adds	r7, #176	; 0xb0
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40004400 	.word	0x40004400
 8000ff0:	40021000 	.word	0x40021000

08000ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ff8:	e7fe      	b.n	8000ff8 <NMI_Handler+0x4>

08000ffa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ffe:	e7fe      	b.n	8000ffe <HardFault_Handler+0x4>

08001000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001004:	e7fe      	b.n	8001004 <MemManage_Handler+0x4>

08001006 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001006:	b480      	push	{r7}
 8001008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800100a:	e7fe      	b.n	800100a <BusFault_Handler+0x4>

0800100c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001010:	e7fe      	b.n	8001010 <UsageFault_Handler+0x4>

08001012 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001012:	b480      	push	{r7}
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001032:	bf00      	nop
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001040:	f000 f95e 	bl	8001300 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

	/*  THIS launches the students scheduler */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	bd80      	pop	{r7, pc}

08001048 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_3_Pin);
 800104c:	2001      	movs	r0, #1
 800104e:	f000 fc89 	bl	8001964 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}

08001056 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_1_Pin);
 800105a:	2002      	movs	r0, #2
 800105c:	f000 fc82 	bl	8001964 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}

08001064 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_2_Pin);
 8001068:	2010      	movs	r0, #16
 800106a:	f000 fc7b 	bl	8001964 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 800107a:	f002 f873 	bl	8003164 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200000e8 	.word	0x200000e8

08001088 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001094:	2300      	movs	r3, #0
 8001096:	617b      	str	r3, [r7, #20]
 8001098:	e00a      	b.n	80010b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800109a:	f3af 8000 	nop.w
 800109e:	4601      	mov	r1, r0
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	1c5a      	adds	r2, r3, #1
 80010a4:	60ba      	str	r2, [r7, #8]
 80010a6:	b2ca      	uxtb	r2, r1
 80010a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	3301      	adds	r3, #1
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	697a      	ldr	r2, [r7, #20]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	dbf0      	blt.n	800109a <_read+0x12>
  }

  return len;
 80010b8:	687b      	ldr	r3, [r7, #4]
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b086      	sub	sp, #24
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	60f8      	str	r0, [r7, #12]
 80010ca:	60b9      	str	r1, [r7, #8]
 80010cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
 80010d2:	e009      	b.n	80010e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	1c5a      	adds	r2, r3, #1
 80010d8:	60ba      	str	r2, [r7, #8]
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fe85 	bl	8000dec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	3301      	adds	r3, #1
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	dbf1      	blt.n	80010d4 <_write+0x12>
  }
  return len;
 80010f0:	687b      	ldr	r3, [r7, #4]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <_close>:

int _close(int file)
{
 80010fa:	b480      	push	{r7}
 80010fc:	b083      	sub	sp, #12
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001102:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001106:	4618      	mov	r0, r3
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001112:	b480      	push	{r7}
 8001114:	b083      	sub	sp, #12
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
 800111a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001122:	605a      	str	r2, [r3, #4]
  return 0;
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <_isatty>:

int _isatty(int file)
{
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800113a:	2301      	movs	r3, #1
}
 800113c:	4618      	mov	r0, r3
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3714      	adds	r7, #20
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800116c:	4a14      	ldr	r2, [pc, #80]	; (80011c0 <_sbrk+0x5c>)
 800116e:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <_sbrk+0x60>)
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001178:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <_sbrk+0x64>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d102      	bne.n	8001186 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <_sbrk+0x64>)
 8001182:	4a12      	ldr	r2, [pc, #72]	; (80011cc <_sbrk+0x68>)
 8001184:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <_sbrk+0x64>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4413      	add	r3, r2
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	429a      	cmp	r2, r3
 8001192:	d207      	bcs.n	80011a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001194:	f003 fb9e 	bl	80048d4 <__errno>
 8001198:	4603      	mov	r3, r0
 800119a:	220c      	movs	r2, #12
 800119c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800119e:	f04f 33ff 	mov.w	r3, #4294967295
 80011a2:	e009      	b.n	80011b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011a4:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <_sbrk+0x64>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <_sbrk+0x64>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4413      	add	r3, r2
 80011b2:	4a05      	ldr	r2, [pc, #20]	; (80011c8 <_sbrk+0x64>)
 80011b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011b6:	68fb      	ldr	r3, [r7, #12]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3718      	adds	r7, #24
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20018000 	.word	0x20018000
 80011c4:	00000400 	.word	0x00000400
 80011c8:	20000208 	.word	0x20000208
 80011cc:	20000360 	.word	0x20000360

080011d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <SystemInit+0x20>)
 80011d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011da:	4a05      	ldr	r2, [pc, #20]	; (80011f0 <SystemInit+0x20>)
 80011dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800122c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011f8:	f7ff ffea 	bl	80011d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011fc:	480c      	ldr	r0, [pc, #48]	; (8001230 <LoopForever+0x6>)
  ldr r1, =_edata
 80011fe:	490d      	ldr	r1, [pc, #52]	; (8001234 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001200:	4a0d      	ldr	r2, [pc, #52]	; (8001238 <LoopForever+0xe>)
  movs r3, #0
 8001202:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001204:	e002      	b.n	800120c <LoopCopyDataInit>

08001206 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001206:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001208:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800120a:	3304      	adds	r3, #4

0800120c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800120c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001210:	d3f9      	bcc.n	8001206 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001212:	4a0a      	ldr	r2, [pc, #40]	; (800123c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001214:	4c0a      	ldr	r4, [pc, #40]	; (8001240 <LoopForever+0x16>)
  movs r3, #0
 8001216:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001218:	e001      	b.n	800121e <LoopFillZerobss>

0800121a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800121a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800121c:	3204      	adds	r2, #4

0800121e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001220:	d3fb      	bcc.n	800121a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001222:	f003 fb5d 	bl	80048e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001226:	f7ff fbc5 	bl	80009b4 <main>

0800122a <LoopForever>:

LoopForever:
    b LoopForever
 800122a:	e7fe      	b.n	800122a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800122c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001230:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001234:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001238:	08005454 	.word	0x08005454
  ldr r2, =_sbss
 800123c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001240:	2000035c 	.word	0x2000035c

08001244 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001244:	e7fe      	b.n	8001244 <ADC1_2_IRQHandler>
	...

08001248 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800124e:	2300      	movs	r3, #0
 8001250:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001252:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <HAL_Init+0x3c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a0b      	ldr	r2, [pc, #44]	; (8001284 <HAL_Init+0x3c>)
 8001258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800125c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800125e:	2003      	movs	r0, #3
 8001260:	f000 f962 	bl	8001528 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001264:	2000      	movs	r0, #0
 8001266:	f000 f80f 	bl	8001288 <HAL_InitTick>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d002      	beq.n	8001276 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	71fb      	strb	r3, [r7, #7]
 8001274:	e001      	b.n	800127a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001276:	f7ff fe03 	bl	8000e80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800127a:	79fb      	ldrb	r3, [r7, #7]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40022000 	.word	0x40022000

08001288 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001290:	2300      	movs	r3, #0
 8001292:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001294:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <HAL_InitTick+0x6c>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d023      	beq.n	80012e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800129c:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <HAL_InitTick+0x70>)
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	4b14      	ldr	r3, [pc, #80]	; (80012f4 <HAL_InitTick+0x6c>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	4619      	mov	r1, r3
 80012a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 f96d 	bl	8001592 <HAL_SYSTICK_Config>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d10f      	bne.n	80012de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b0f      	cmp	r3, #15
 80012c2:	d809      	bhi.n	80012d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012c4:	2200      	movs	r2, #0
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	f04f 30ff 	mov.w	r0, #4294967295
 80012cc:	f000 f937 	bl	800153e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012d0:	4a0a      	ldr	r2, [pc, #40]	; (80012fc <HAL_InitTick+0x74>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6013      	str	r3, [r2, #0]
 80012d6:	e007      	b.n	80012e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	73fb      	strb	r3, [r7, #15]
 80012dc:	e004      	b.n	80012e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	73fb      	strb	r3, [r7, #15]
 80012e2:	e001      	b.n	80012e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000008 	.word	0x20000008
 80012f8:	20000000 	.word	0x20000000
 80012fc:	20000004 	.word	0x20000004

08001300 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <HAL_IncTick+0x20>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	461a      	mov	r2, r3
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <HAL_IncTick+0x24>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4413      	add	r3, r2
 8001310:	4a04      	ldr	r2, [pc, #16]	; (8001324 <HAL_IncTick+0x24>)
 8001312:	6013      	str	r3, [r2, #0]
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	20000008 	.word	0x20000008
 8001324:	2000020c 	.word	0x2000020c

08001328 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  return uwTick;
 800132c:	4b03      	ldr	r3, [pc, #12]	; (800133c <HAL_GetTick+0x14>)
 800132e:	681b      	ldr	r3, [r3, #0]
}
 8001330:	4618      	mov	r0, r3
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	2000020c 	.word	0x2000020c

08001340 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001348:	f7ff ffee 	bl	8001328 <HAL_GetTick>
 800134c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001358:	d005      	beq.n	8001366 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800135a:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <HAL_Delay+0x44>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	461a      	mov	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	4413      	add	r3, r2
 8001364:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001366:	bf00      	nop
 8001368:	f7ff ffde 	bl	8001328 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	68fa      	ldr	r2, [r7, #12]
 8001374:	429a      	cmp	r2, r3
 8001376:	d8f7      	bhi.n	8001368 <HAL_Delay+0x28>
  {
  }
}
 8001378:	bf00      	nop
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000008 	.word	0x20000008

08001388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001398:	4b0c      	ldr	r3, [pc, #48]	; (80013cc <__NVIC_SetPriorityGrouping+0x44>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800139e:	68ba      	ldr	r2, [r7, #8]
 80013a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013a4:	4013      	ands	r3, r2
 80013a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ba:	4a04      	ldr	r2, [pc, #16]	; (80013cc <__NVIC_SetPriorityGrouping+0x44>)
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	60d3      	str	r3, [r2, #12]
}
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <__NVIC_GetPriorityGrouping+0x18>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	0a1b      	lsrs	r3, r3, #8
 80013da:	f003 0307 	and.w	r3, r3, #7
}
 80013de:	4618      	mov	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	e000ed00 	.word	0xe000ed00

080013ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	db0b      	blt.n	8001416 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	f003 021f 	and.w	r2, r3, #31
 8001404:	4907      	ldr	r1, [pc, #28]	; (8001424 <__NVIC_EnableIRQ+0x38>)
 8001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140a:	095b      	lsrs	r3, r3, #5
 800140c:	2001      	movs	r0, #1
 800140e:	fa00 f202 	lsl.w	r2, r0, r2
 8001412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	e000e100 	.word	0xe000e100

08001428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	6039      	str	r1, [r7, #0]
 8001432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001438:	2b00      	cmp	r3, #0
 800143a:	db0a      	blt.n	8001452 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	b2da      	uxtb	r2, r3
 8001440:	490c      	ldr	r1, [pc, #48]	; (8001474 <__NVIC_SetPriority+0x4c>)
 8001442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001446:	0112      	lsls	r2, r2, #4
 8001448:	b2d2      	uxtb	r2, r2
 800144a:	440b      	add	r3, r1
 800144c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001450:	e00a      	b.n	8001468 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4908      	ldr	r1, [pc, #32]	; (8001478 <__NVIC_SetPriority+0x50>)
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	f003 030f 	and.w	r3, r3, #15
 800145e:	3b04      	subs	r3, #4
 8001460:	0112      	lsls	r2, r2, #4
 8001462:	b2d2      	uxtb	r2, r2
 8001464:	440b      	add	r3, r1
 8001466:	761a      	strb	r2, [r3, #24]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	e000e100 	.word	0xe000e100
 8001478:	e000ed00 	.word	0xe000ed00

0800147c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800147c:	b480      	push	{r7}
 800147e:	b089      	sub	sp, #36	; 0x24
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f003 0307 	and.w	r3, r3, #7
 800148e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	f1c3 0307 	rsb	r3, r3, #7
 8001496:	2b04      	cmp	r3, #4
 8001498:	bf28      	it	cs
 800149a:	2304      	movcs	r3, #4
 800149c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	3304      	adds	r3, #4
 80014a2:	2b06      	cmp	r3, #6
 80014a4:	d902      	bls.n	80014ac <NVIC_EncodePriority+0x30>
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	3b03      	subs	r3, #3
 80014aa:	e000      	b.n	80014ae <NVIC_EncodePriority+0x32>
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b0:	f04f 32ff 	mov.w	r2, #4294967295
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	43da      	mvns	r2, r3
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	401a      	ands	r2, r3
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014c4:	f04f 31ff 	mov.w	r1, #4294967295
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	fa01 f303 	lsl.w	r3, r1, r3
 80014ce:	43d9      	mvns	r1, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d4:	4313      	orrs	r3, r2
         );
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3724      	adds	r7, #36	; 0x24
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
	...

080014e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	3b01      	subs	r3, #1
 80014f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014f4:	d301      	bcc.n	80014fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014f6:	2301      	movs	r3, #1
 80014f8:	e00f      	b.n	800151a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014fa:	4a0a      	ldr	r2, [pc, #40]	; (8001524 <SysTick_Config+0x40>)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	3b01      	subs	r3, #1
 8001500:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001502:	210f      	movs	r1, #15
 8001504:	f04f 30ff 	mov.w	r0, #4294967295
 8001508:	f7ff ff8e 	bl	8001428 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800150c:	4b05      	ldr	r3, [pc, #20]	; (8001524 <SysTick_Config+0x40>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001512:	4b04      	ldr	r3, [pc, #16]	; (8001524 <SysTick_Config+0x40>)
 8001514:	2207      	movs	r2, #7
 8001516:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	e000e010 	.word	0xe000e010

08001528 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7ff ff29 	bl	8001388 <__NVIC_SetPriorityGrouping>
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b086      	sub	sp, #24
 8001542:	af00      	add	r7, sp, #0
 8001544:	4603      	mov	r3, r0
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
 800154a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001550:	f7ff ff3e 	bl	80013d0 <__NVIC_GetPriorityGrouping>
 8001554:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	68b9      	ldr	r1, [r7, #8]
 800155a:	6978      	ldr	r0, [r7, #20]
 800155c:	f7ff ff8e 	bl	800147c <NVIC_EncodePriority>
 8001560:	4602      	mov	r2, r0
 8001562:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001566:	4611      	mov	r1, r2
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff ff5d 	bl	8001428 <__NVIC_SetPriority>
}
 800156e:	bf00      	nop
 8001570:	3718      	adds	r7, #24
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	4603      	mov	r3, r0
 800157e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff ff31 	bl	80013ec <__NVIC_EnableIRQ>
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff ffa2 	bl	80014e4 <SysTick_Config>
 80015a0:	4603      	mov	r3, r0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
	...

080015ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ba:	e17f      	b.n	80018bc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	2101      	movs	r1, #1
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	fa01 f303 	lsl.w	r3, r1, r3
 80015c8:	4013      	ands	r3, r2
 80015ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f000 8171 	beq.w	80018b6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 0303 	and.w	r3, r3, #3
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d005      	beq.n	80015ec <HAL_GPIO_Init+0x40>
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f003 0303 	and.w	r3, r3, #3
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d130      	bne.n	800164e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	2203      	movs	r2, #3
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	4013      	ands	r3, r2
 8001602:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	68da      	ldr	r2, [r3, #12]
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	4313      	orrs	r3, r2
 8001614:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001622:	2201      	movs	r2, #1
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	43db      	mvns	r3, r3
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	4013      	ands	r3, r2
 8001630:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	091b      	lsrs	r3, r3, #4
 8001638:	f003 0201 	and.w	r2, r3, #1
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4313      	orrs	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f003 0303 	and.w	r3, r3, #3
 8001656:	2b03      	cmp	r3, #3
 8001658:	d118      	bne.n	800168c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800165e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001660:	2201      	movs	r2, #1
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	4013      	ands	r3, r2
 800166e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	08db      	lsrs	r3, r3, #3
 8001676:	f003 0201 	and.w	r2, r3, #1
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	4313      	orrs	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f003 0303 	and.w	r3, r3, #3
 8001694:	2b03      	cmp	r3, #3
 8001696:	d017      	beq.n	80016c8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	2203      	movs	r2, #3
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	4013      	ands	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	689a      	ldr	r2, [r3, #8]
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	4313      	orrs	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f003 0303 	and.w	r3, r3, #3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d123      	bne.n	800171c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	08da      	lsrs	r2, r3, #3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	3208      	adds	r2, #8
 80016dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	f003 0307 	and.w	r3, r3, #7
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	220f      	movs	r2, #15
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	43db      	mvns	r3, r3
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	4013      	ands	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	691a      	ldr	r2, [r3, #16]
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	4313      	orrs	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	08da      	lsrs	r2, r3, #3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	3208      	adds	r2, #8
 8001716:	6939      	ldr	r1, [r7, #16]
 8001718:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	2203      	movs	r2, #3
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	43db      	mvns	r3, r3
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	4013      	ands	r3, r2
 8001732:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f003 0203 	and.w	r2, r3, #3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	4313      	orrs	r3, r2
 8001748:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001758:	2b00      	cmp	r3, #0
 800175a:	f000 80ac 	beq.w	80018b6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175e:	4b5f      	ldr	r3, [pc, #380]	; (80018dc <HAL_GPIO_Init+0x330>)
 8001760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001762:	4a5e      	ldr	r2, [pc, #376]	; (80018dc <HAL_GPIO_Init+0x330>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6613      	str	r3, [r2, #96]	; 0x60
 800176a:	4b5c      	ldr	r3, [pc, #368]	; (80018dc <HAL_GPIO_Init+0x330>)
 800176c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001776:	4a5a      	ldr	r2, [pc, #360]	; (80018e0 <HAL_GPIO_Init+0x334>)
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	089b      	lsrs	r3, r3, #2
 800177c:	3302      	adds	r3, #2
 800177e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001782:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	f003 0303 	and.w	r3, r3, #3
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	220f      	movs	r2, #15
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	43db      	mvns	r3, r3
 8001794:	693a      	ldr	r2, [r7, #16]
 8001796:	4013      	ands	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017a0:	d025      	beq.n	80017ee <HAL_GPIO_Init+0x242>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a4f      	ldr	r2, [pc, #316]	; (80018e4 <HAL_GPIO_Init+0x338>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d01f      	beq.n	80017ea <HAL_GPIO_Init+0x23e>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a4e      	ldr	r2, [pc, #312]	; (80018e8 <HAL_GPIO_Init+0x33c>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d019      	beq.n	80017e6 <HAL_GPIO_Init+0x23a>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a4d      	ldr	r2, [pc, #308]	; (80018ec <HAL_GPIO_Init+0x340>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d013      	beq.n	80017e2 <HAL_GPIO_Init+0x236>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a4c      	ldr	r2, [pc, #304]	; (80018f0 <HAL_GPIO_Init+0x344>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d00d      	beq.n	80017de <HAL_GPIO_Init+0x232>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a4b      	ldr	r2, [pc, #300]	; (80018f4 <HAL_GPIO_Init+0x348>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d007      	beq.n	80017da <HAL_GPIO_Init+0x22e>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a4a      	ldr	r2, [pc, #296]	; (80018f8 <HAL_GPIO_Init+0x34c>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d101      	bne.n	80017d6 <HAL_GPIO_Init+0x22a>
 80017d2:	2306      	movs	r3, #6
 80017d4:	e00c      	b.n	80017f0 <HAL_GPIO_Init+0x244>
 80017d6:	2307      	movs	r3, #7
 80017d8:	e00a      	b.n	80017f0 <HAL_GPIO_Init+0x244>
 80017da:	2305      	movs	r3, #5
 80017dc:	e008      	b.n	80017f0 <HAL_GPIO_Init+0x244>
 80017de:	2304      	movs	r3, #4
 80017e0:	e006      	b.n	80017f0 <HAL_GPIO_Init+0x244>
 80017e2:	2303      	movs	r3, #3
 80017e4:	e004      	b.n	80017f0 <HAL_GPIO_Init+0x244>
 80017e6:	2302      	movs	r3, #2
 80017e8:	e002      	b.n	80017f0 <HAL_GPIO_Init+0x244>
 80017ea:	2301      	movs	r3, #1
 80017ec:	e000      	b.n	80017f0 <HAL_GPIO_Init+0x244>
 80017ee:	2300      	movs	r3, #0
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	f002 0203 	and.w	r2, r2, #3
 80017f6:	0092      	lsls	r2, r2, #2
 80017f8:	4093      	lsls	r3, r2
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001800:	4937      	ldr	r1, [pc, #220]	; (80018e0 <HAL_GPIO_Init+0x334>)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	089b      	lsrs	r3, r3, #2
 8001806:	3302      	adds	r3, #2
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800180e:	4b3b      	ldr	r3, [pc, #236]	; (80018fc <HAL_GPIO_Init+0x350>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	43db      	mvns	r3, r3
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	4013      	ands	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d003      	beq.n	8001832 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4313      	orrs	r3, r2
 8001830:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001832:	4a32      	ldr	r2, [pc, #200]	; (80018fc <HAL_GPIO_Init+0x350>)
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001838:	4b30      	ldr	r3, [pc, #192]	; (80018fc <HAL_GPIO_Init+0x350>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	43db      	mvns	r3, r3
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	4013      	ands	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d003      	beq.n	800185c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4313      	orrs	r3, r2
 800185a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800185c:	4a27      	ldr	r2, [pc, #156]	; (80018fc <HAL_GPIO_Init+0x350>)
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001862:	4b26      	ldr	r3, [pc, #152]	; (80018fc <HAL_GPIO_Init+0x350>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	43db      	mvns	r3, r3
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	4013      	ands	r3, r2
 8001870:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001886:	4a1d      	ldr	r2, [pc, #116]	; (80018fc <HAL_GPIO_Init+0x350>)
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800188c:	4b1b      	ldr	r3, [pc, #108]	; (80018fc <HAL_GPIO_Init+0x350>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	43db      	mvns	r3, r3
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018b0:	4a12      	ldr	r2, [pc, #72]	; (80018fc <HAL_GPIO_Init+0x350>)
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	3301      	adds	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	fa22 f303 	lsr.w	r3, r2, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	f47f ae78 	bne.w	80015bc <HAL_GPIO_Init+0x10>
  }
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	371c      	adds	r7, #28
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000
 80018e0:	40010000 	.word	0x40010000
 80018e4:	48000400 	.word	0x48000400
 80018e8:	48000800 	.word	0x48000800
 80018ec:	48000c00 	.word	0x48000c00
 80018f0:	48001000 	.word	0x48001000
 80018f4:	48001400 	.word	0x48001400
 80018f8:	48001800 	.word	0x48001800
 80018fc:	40010400 	.word	0x40010400

08001900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	807b      	strh	r3, [r7, #2]
 800190c:	4613      	mov	r3, r2
 800190e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001910:	787b      	ldrb	r3, [r7, #1]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001916:	887a      	ldrh	r2, [r7, #2]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800191c:	e002      	b.n	8001924 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800191e:	887a      	ldrh	r2, [r7, #2]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001930:	b480      	push	{r7}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	460b      	mov	r3, r1
 800193a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	695b      	ldr	r3, [r3, #20]
 8001940:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001942:	887a      	ldrh	r2, [r7, #2]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	4013      	ands	r3, r2
 8001948:	041a      	lsls	r2, r3, #16
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	43d9      	mvns	r1, r3
 800194e:	887b      	ldrh	r3, [r7, #2]
 8001950:	400b      	ands	r3, r1
 8001952:	431a      	orrs	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	619a      	str	r2, [r3, #24]
}
 8001958:	bf00      	nop
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800196e:	4b08      	ldr	r3, [pc, #32]	; (8001990 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001970:	695a      	ldr	r2, [r3, #20]
 8001972:	88fb      	ldrh	r3, [r7, #6]
 8001974:	4013      	ands	r3, r2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d006      	beq.n	8001988 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800197a:	4a05      	ldr	r2, [pc, #20]	; (8001990 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800197c:	88fb      	ldrh	r3, [r7, #6]
 800197e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001980:	88fb      	ldrh	r3, [r7, #6]
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fa44 	bl	8000e10 <HAL_GPIO_EXTI_Callback>
  }
}
 8001988:	bf00      	nop
 800198a:	3708      	adds	r7, #8
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40010400 	.word	0x40010400

08001994 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001998:	4b04      	ldr	r3, [pc, #16]	; (80019ac <HAL_PWREx_GetVoltageRange+0x18>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40007000 	.word	0x40007000

080019b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019be:	d130      	bne.n	8001a22 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80019c0:	4b23      	ldr	r3, [pc, #140]	; (8001a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019cc:	d038      	beq.n	8001a40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ce:	4b20      	ldr	r3, [pc, #128]	; (8001a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019d6:	4a1e      	ldr	r2, [pc, #120]	; (8001a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019de:	4b1d      	ldr	r3, [pc, #116]	; (8001a54 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2232      	movs	r2, #50	; 0x32
 80019e4:	fb02 f303 	mul.w	r3, r2, r3
 80019e8:	4a1b      	ldr	r2, [pc, #108]	; (8001a58 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019ea:	fba2 2303 	umull	r2, r3, r2, r3
 80019ee:	0c9b      	lsrs	r3, r3, #18
 80019f0:	3301      	adds	r3, #1
 80019f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019f4:	e002      	b.n	80019fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	3b01      	subs	r3, #1
 80019fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019fc:	4b14      	ldr	r3, [pc, #80]	; (8001a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019fe:	695b      	ldr	r3, [r3, #20]
 8001a00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a08:	d102      	bne.n	8001a10 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1f2      	bne.n	80019f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a10:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a12:	695b      	ldr	r3, [r3, #20]
 8001a14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a1c:	d110      	bne.n	8001a40 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e00f      	b.n	8001a42 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a2e:	d007      	beq.n	8001a40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a30:	4b07      	ldr	r3, [pc, #28]	; (8001a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a38:	4a05      	ldr	r2, [pc, #20]	; (8001a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a3e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	40007000 	.word	0x40007000
 8001a54:	20000000 	.word	0x20000000
 8001a58:	431bde83 	.word	0x431bde83

08001a5c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b088      	sub	sp, #32
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d101      	bne.n	8001a6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e3ca      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a6e:	4b97      	ldr	r3, [pc, #604]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 030c 	and.w	r3, r3, #12
 8001a76:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a78:	4b94      	ldr	r3, [pc, #592]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	f003 0303 	and.w	r3, r3, #3
 8001a80:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0310 	and.w	r3, r3, #16
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	f000 80e4 	beq.w	8001c58 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d007      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x4a>
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	2b0c      	cmp	r3, #12
 8001a9a:	f040 808b 	bne.w	8001bb4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	f040 8087 	bne.w	8001bb4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001aa6:	4b89      	ldr	r3, [pc, #548]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d005      	beq.n	8001abe <HAL_RCC_OscConfig+0x62>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e3a2      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a1a      	ldr	r2, [r3, #32]
 8001ac2:	4b82      	ldr	r3, [pc, #520]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0308 	and.w	r3, r3, #8
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d004      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x7c>
 8001ace:	4b7f      	ldr	r3, [pc, #508]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ad6:	e005      	b.n	8001ae4 <HAL_RCC_OscConfig+0x88>
 8001ad8:	4b7c      	ldr	r3, [pc, #496]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ade:	091b      	lsrs	r3, r3, #4
 8001ae0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d223      	bcs.n	8001b30 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a1b      	ldr	r3, [r3, #32]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f000 fd55 	bl	800259c <RCC_SetFlashLatencyFromMSIRange>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e383      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001afc:	4b73      	ldr	r3, [pc, #460]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a72      	ldr	r2, [pc, #456]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b02:	f043 0308 	orr.w	r3, r3, #8
 8001b06:	6013      	str	r3, [r2, #0]
 8001b08:	4b70      	ldr	r3, [pc, #448]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6a1b      	ldr	r3, [r3, #32]
 8001b14:	496d      	ldr	r1, [pc, #436]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b16:	4313      	orrs	r3, r2
 8001b18:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b1a:	4b6c      	ldr	r3, [pc, #432]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	021b      	lsls	r3, r3, #8
 8001b28:	4968      	ldr	r1, [pc, #416]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	604b      	str	r3, [r1, #4]
 8001b2e:	e025      	b.n	8001b7c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b30:	4b66      	ldr	r3, [pc, #408]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a65      	ldr	r2, [pc, #404]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b36:	f043 0308 	orr.w	r3, r3, #8
 8001b3a:	6013      	str	r3, [r2, #0]
 8001b3c:	4b63      	ldr	r3, [pc, #396]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a1b      	ldr	r3, [r3, #32]
 8001b48:	4960      	ldr	r1, [pc, #384]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b4e:	4b5f      	ldr	r3, [pc, #380]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	021b      	lsls	r3, r3, #8
 8001b5c:	495b      	ldr	r1, [pc, #364]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d109      	bne.n	8001b7c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a1b      	ldr	r3, [r3, #32]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f000 fd15 	bl	800259c <RCC_SetFlashLatencyFromMSIRange>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e343      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b7c:	f000 fc4a 	bl	8002414 <HAL_RCC_GetSysClockFreq>
 8001b80:	4602      	mov	r2, r0
 8001b82:	4b52      	ldr	r3, [pc, #328]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	091b      	lsrs	r3, r3, #4
 8001b88:	f003 030f 	and.w	r3, r3, #15
 8001b8c:	4950      	ldr	r1, [pc, #320]	; (8001cd0 <HAL_RCC_OscConfig+0x274>)
 8001b8e:	5ccb      	ldrb	r3, [r1, r3]
 8001b90:	f003 031f 	and.w	r3, r3, #31
 8001b94:	fa22 f303 	lsr.w	r3, r2, r3
 8001b98:	4a4e      	ldr	r2, [pc, #312]	; (8001cd4 <HAL_RCC_OscConfig+0x278>)
 8001b9a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b9c:	4b4e      	ldr	r3, [pc, #312]	; (8001cd8 <HAL_RCC_OscConfig+0x27c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fb71 	bl	8001288 <HAL_InitTick>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d052      	beq.n	8001c56 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	e327      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d032      	beq.n	8001c22 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001bbc:	4b43      	ldr	r3, [pc, #268]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a42      	ldr	r2, [pc, #264]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001bc2:	f043 0301 	orr.w	r3, r3, #1
 8001bc6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bc8:	f7ff fbae 	bl	8001328 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bd0:	f7ff fbaa 	bl	8001328 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e310      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001be2:	4b3a      	ldr	r3, [pc, #232]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0f0      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bee:	4b37      	ldr	r3, [pc, #220]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a36      	ldr	r2, [pc, #216]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001bf4:	f043 0308 	orr.w	r3, r3, #8
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	4b34      	ldr	r3, [pc, #208]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	4931      	ldr	r1, [pc, #196]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c0c:	4b2f      	ldr	r3, [pc, #188]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	021b      	lsls	r3, r3, #8
 8001c1a:	492c      	ldr	r1, [pc, #176]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	604b      	str	r3, [r1, #4]
 8001c20:	e01a      	b.n	8001c58 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c22:	4b2a      	ldr	r3, [pc, #168]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a29      	ldr	r2, [pc, #164]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001c28:	f023 0301 	bic.w	r3, r3, #1
 8001c2c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c2e:	f7ff fb7b 	bl	8001328 <HAL_GetTick>
 8001c32:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c34:	e008      	b.n	8001c48 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c36:	f7ff fb77 	bl	8001328 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e2dd      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c48:	4b20      	ldr	r3, [pc, #128]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0302 	and.w	r3, r3, #2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1f0      	bne.n	8001c36 <HAL_RCC_OscConfig+0x1da>
 8001c54:	e000      	b.n	8001c58 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c56:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d074      	beq.n	8001d4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	2b08      	cmp	r3, #8
 8001c68:	d005      	beq.n	8001c76 <HAL_RCC_OscConfig+0x21a>
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	2b0c      	cmp	r3, #12
 8001c6e:	d10e      	bne.n	8001c8e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	2b03      	cmp	r3, #3
 8001c74:	d10b      	bne.n	8001c8e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c76:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d064      	beq.n	8001d4c <HAL_RCC_OscConfig+0x2f0>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d160      	bne.n	8001d4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e2ba      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c96:	d106      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x24a>
 8001c98:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001c9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ca2:	6013      	str	r3, [r2, #0]
 8001ca4:	e026      	b.n	8001cf4 <HAL_RCC_OscConfig+0x298>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cae:	d115      	bne.n	8001cdc <HAL_RCC_OscConfig+0x280>
 8001cb0:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a05      	ldr	r2, [pc, #20]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001cb6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cba:	6013      	str	r3, [r2, #0]
 8001cbc:	4b03      	ldr	r3, [pc, #12]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a02      	ldr	r2, [pc, #8]	; (8001ccc <HAL_RCC_OscConfig+0x270>)
 8001cc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc6:	6013      	str	r3, [r2, #0]
 8001cc8:	e014      	b.n	8001cf4 <HAL_RCC_OscConfig+0x298>
 8001cca:	bf00      	nop
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	080053c8 	.word	0x080053c8
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	20000004 	.word	0x20000004
 8001cdc:	4ba0      	ldr	r3, [pc, #640]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a9f      	ldr	r2, [pc, #636]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ce6:	6013      	str	r3, [r2, #0]
 8001ce8:	4b9d      	ldr	r3, [pc, #628]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a9c      	ldr	r2, [pc, #624]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d013      	beq.n	8001d24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cfc:	f7ff fb14 	bl	8001328 <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d02:	e008      	b.n	8001d16 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d04:	f7ff fb10 	bl	8001328 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b64      	cmp	r3, #100	; 0x64
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e276      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d16:	4b92      	ldr	r3, [pc, #584]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d0f0      	beq.n	8001d04 <HAL_RCC_OscConfig+0x2a8>
 8001d22:	e014      	b.n	8001d4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d24:	f7ff fb00 	bl	8001328 <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d2c:	f7ff fafc 	bl	8001328 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b64      	cmp	r3, #100	; 0x64
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e262      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d3e:	4b88      	ldr	r3, [pc, #544]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f0      	bne.n	8001d2c <HAL_RCC_OscConfig+0x2d0>
 8001d4a:	e000      	b.n	8001d4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d060      	beq.n	8001e1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	2b04      	cmp	r3, #4
 8001d5e:	d005      	beq.n	8001d6c <HAL_RCC_OscConfig+0x310>
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	2b0c      	cmp	r3, #12
 8001d64:	d119      	bne.n	8001d9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d116      	bne.n	8001d9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d6c:	4b7c      	ldr	r3, [pc, #496]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d005      	beq.n	8001d84 <HAL_RCC_OscConfig+0x328>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e23f      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d84:	4b76      	ldr	r3, [pc, #472]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	061b      	lsls	r3, r3, #24
 8001d92:	4973      	ldr	r1, [pc, #460]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001d94:	4313      	orrs	r3, r2
 8001d96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d98:	e040      	b.n	8001e1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d023      	beq.n	8001dea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001da2:	4b6f      	ldr	r3, [pc, #444]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a6e      	ldr	r2, [pc, #440]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dae:	f7ff fabb 	bl	8001328 <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001db4:	e008      	b.n	8001dc8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001db6:	f7ff fab7 	bl	8001328 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d901      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e21d      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dc8:	4b65      	ldr	r3, [pc, #404]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d0f0      	beq.n	8001db6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dd4:	4b62      	ldr	r3, [pc, #392]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	691b      	ldr	r3, [r3, #16]
 8001de0:	061b      	lsls	r3, r3, #24
 8001de2:	495f      	ldr	r1, [pc, #380]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	604b      	str	r3, [r1, #4]
 8001de8:	e018      	b.n	8001e1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dea:	4b5d      	ldr	r3, [pc, #372]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a5c      	ldr	r2, [pc, #368]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001df0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df6:	f7ff fa97 	bl	8001328 <HAL_GetTick>
 8001dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001dfc:	e008      	b.n	8001e10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dfe:	f7ff fa93 	bl	8001328 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d901      	bls.n	8001e10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e1f9      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e10:	4b53      	ldr	r3, [pc, #332]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d1f0      	bne.n	8001dfe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0308 	and.w	r3, r3, #8
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d03c      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	695b      	ldr	r3, [r3, #20]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d01c      	beq.n	8001e6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e30:	4b4b      	ldr	r3, [pc, #300]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e36:	4a4a      	ldr	r2, [pc, #296]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e40:	f7ff fa72 	bl	8001328 <HAL_GetTick>
 8001e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e46:	e008      	b.n	8001e5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e48:	f7ff fa6e 	bl	8001328 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e1d4      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e5a:	4b41      	ldr	r3, [pc, #260]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d0ef      	beq.n	8001e48 <HAL_RCC_OscConfig+0x3ec>
 8001e68:	e01b      	b.n	8001ea2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e6a:	4b3d      	ldr	r3, [pc, #244]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e70:	4a3b      	ldr	r2, [pc, #236]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001e72:	f023 0301 	bic.w	r3, r3, #1
 8001e76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e7a:	f7ff fa55 	bl	8001328 <HAL_GetTick>
 8001e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e80:	e008      	b.n	8001e94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e82:	f7ff fa51 	bl	8001328 <HAL_GetTick>
 8001e86:	4602      	mov	r2, r0
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d901      	bls.n	8001e94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001e90:	2303      	movs	r3, #3
 8001e92:	e1b7      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e94:	4b32      	ldr	r3, [pc, #200]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1ef      	bne.n	8001e82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0304 	and.w	r3, r3, #4
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f000 80a6 	beq.w	8001ffc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001eb4:	4b2a      	ldr	r3, [pc, #168]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10d      	bne.n	8001edc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ec0:	4b27      	ldr	r3, [pc, #156]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec4:	4a26      	ldr	r2, [pc, #152]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001ec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eca:	6593      	str	r3, [r2, #88]	; 0x58
 8001ecc:	4b24      	ldr	r3, [pc, #144]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	60bb      	str	r3, [r7, #8]
 8001ed6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001edc:	4b21      	ldr	r3, [pc, #132]	; (8001f64 <HAL_RCC_OscConfig+0x508>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d118      	bne.n	8001f1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ee8:	4b1e      	ldr	r3, [pc, #120]	; (8001f64 <HAL_RCC_OscConfig+0x508>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a1d      	ldr	r2, [pc, #116]	; (8001f64 <HAL_RCC_OscConfig+0x508>)
 8001eee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef4:	f7ff fa18 	bl	8001328 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001efc:	f7ff fa14 	bl	8001328 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e17a      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f0e:	4b15      	ldr	r3, [pc, #84]	; (8001f64 <HAL_RCC_OscConfig+0x508>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d108      	bne.n	8001f34 <HAL_RCC_OscConfig+0x4d8>
 8001f22:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f28:	4a0d      	ldr	r2, [pc, #52]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001f2a:	f043 0301 	orr.w	r3, r3, #1
 8001f2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f32:	e029      	b.n	8001f88 <HAL_RCC_OscConfig+0x52c>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	2b05      	cmp	r3, #5
 8001f3a:	d115      	bne.n	8001f68 <HAL_RCC_OscConfig+0x50c>
 8001f3c:	4b08      	ldr	r3, [pc, #32]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f42:	4a07      	ldr	r2, [pc, #28]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001f44:	f043 0304 	orr.w	r3, r3, #4
 8001f48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f4c:	4b04      	ldr	r3, [pc, #16]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f52:	4a03      	ldr	r2, [pc, #12]	; (8001f60 <HAL_RCC_OscConfig+0x504>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f5c:	e014      	b.n	8001f88 <HAL_RCC_OscConfig+0x52c>
 8001f5e:	bf00      	nop
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40007000 	.word	0x40007000
 8001f68:	4b9c      	ldr	r3, [pc, #624]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8001f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f6e:	4a9b      	ldr	r2, [pc, #620]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8001f70:	f023 0301 	bic.w	r3, r3, #1
 8001f74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f78:	4b98      	ldr	r3, [pc, #608]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8001f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f7e:	4a97      	ldr	r2, [pc, #604]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8001f80:	f023 0304 	bic.w	r3, r3, #4
 8001f84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d016      	beq.n	8001fbe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f90:	f7ff f9ca 	bl	8001328 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f96:	e00a      	b.n	8001fae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f98:	f7ff f9c6 	bl	8001328 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e12a      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fae:	4b8b      	ldr	r3, [pc, #556]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8001fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d0ed      	beq.n	8001f98 <HAL_RCC_OscConfig+0x53c>
 8001fbc:	e015      	b.n	8001fea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fbe:	f7ff f9b3 	bl	8001328 <HAL_GetTick>
 8001fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fc4:	e00a      	b.n	8001fdc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fc6:	f7ff f9af 	bl	8001328 <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d901      	bls.n	8001fdc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	e113      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fdc:	4b7f      	ldr	r3, [pc, #508]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8001fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1ed      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fea:	7ffb      	ldrb	r3, [r7, #31]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d105      	bne.n	8001ffc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff0:	4b7a      	ldr	r3, [pc, #488]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8001ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff4:	4a79      	ldr	r2, [pc, #484]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8001ff6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ffa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 80fe 	beq.w	8002202 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800200a:	2b02      	cmp	r3, #2
 800200c:	f040 80d0 	bne.w	80021b0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002010:	4b72      	ldr	r3, [pc, #456]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	f003 0203 	and.w	r2, r3, #3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002020:	429a      	cmp	r2, r3
 8002022:	d130      	bne.n	8002086 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	3b01      	subs	r3, #1
 8002030:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002032:	429a      	cmp	r2, r3
 8002034:	d127      	bne.n	8002086 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002040:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002042:	429a      	cmp	r2, r3
 8002044:	d11f      	bne.n	8002086 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002050:	2a07      	cmp	r2, #7
 8002052:	bf14      	ite	ne
 8002054:	2201      	movne	r2, #1
 8002056:	2200      	moveq	r2, #0
 8002058:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800205a:	4293      	cmp	r3, r2
 800205c:	d113      	bne.n	8002086 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002068:	085b      	lsrs	r3, r3, #1
 800206a:	3b01      	subs	r3, #1
 800206c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800206e:	429a      	cmp	r2, r3
 8002070:	d109      	bne.n	8002086 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207c:	085b      	lsrs	r3, r3, #1
 800207e:	3b01      	subs	r3, #1
 8002080:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002082:	429a      	cmp	r2, r3
 8002084:	d06e      	beq.n	8002164 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	2b0c      	cmp	r3, #12
 800208a:	d069      	beq.n	8002160 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800208c:	4b53      	ldr	r3, [pc, #332]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d105      	bne.n	80020a4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002098:	4b50      	ldr	r3, [pc, #320]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e0ad      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80020a8:	4b4c      	ldr	r3, [pc, #304]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a4b      	ldr	r2, [pc, #300]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 80020ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020b4:	f7ff f938 	bl	8001328 <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020bc:	f7ff f934 	bl	8001328 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e09a      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020ce:	4b43      	ldr	r3, [pc, #268]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f0      	bne.n	80020bc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020da:	4b40      	ldr	r3, [pc, #256]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	4b40      	ldr	r3, [pc, #256]	; (80021e0 <HAL_RCC_OscConfig+0x784>)
 80020e0:	4013      	ands	r3, r2
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80020ea:	3a01      	subs	r2, #1
 80020ec:	0112      	lsls	r2, r2, #4
 80020ee:	4311      	orrs	r1, r2
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80020f4:	0212      	lsls	r2, r2, #8
 80020f6:	4311      	orrs	r1, r2
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80020fc:	0852      	lsrs	r2, r2, #1
 80020fe:	3a01      	subs	r2, #1
 8002100:	0552      	lsls	r2, r2, #21
 8002102:	4311      	orrs	r1, r2
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002108:	0852      	lsrs	r2, r2, #1
 800210a:	3a01      	subs	r2, #1
 800210c:	0652      	lsls	r2, r2, #25
 800210e:	4311      	orrs	r1, r2
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002114:	0912      	lsrs	r2, r2, #4
 8002116:	0452      	lsls	r2, r2, #17
 8002118:	430a      	orrs	r2, r1
 800211a:	4930      	ldr	r1, [pc, #192]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 800211c:	4313      	orrs	r3, r2
 800211e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002120:	4b2e      	ldr	r3, [pc, #184]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a2d      	ldr	r2, [pc, #180]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8002126:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800212a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800212c:	4b2b      	ldr	r3, [pc, #172]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	4a2a      	ldr	r2, [pc, #168]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8002132:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002136:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002138:	f7ff f8f6 	bl	8001328 <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002140:	f7ff f8f2 	bl	8001328 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e058      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002152:	4b22      	ldr	r3, [pc, #136]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d0f0      	beq.n	8002140 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800215e:	e050      	b.n	8002202 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e04f      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002164:	4b1d      	ldr	r3, [pc, #116]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d148      	bne.n	8002202 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002170:	4b1a      	ldr	r3, [pc, #104]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a19      	ldr	r2, [pc, #100]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8002176:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800217a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800217c:	4b17      	ldr	r3, [pc, #92]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	4a16      	ldr	r2, [pc, #88]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 8002182:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002186:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002188:	f7ff f8ce 	bl	8001328 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002190:	f7ff f8ca 	bl	8001328 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e030      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021a2:	4b0e      	ldr	r3, [pc, #56]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0f0      	beq.n	8002190 <HAL_RCC_OscConfig+0x734>
 80021ae:	e028      	b.n	8002202 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	2b0c      	cmp	r3, #12
 80021b4:	d023      	beq.n	80021fe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021b6:	4b09      	ldr	r3, [pc, #36]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a08      	ldr	r2, [pc, #32]	; (80021dc <HAL_RCC_OscConfig+0x780>)
 80021bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c2:	f7ff f8b1 	bl	8001328 <HAL_GetTick>
 80021c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021c8:	e00c      	b.n	80021e4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ca:	f7ff f8ad 	bl	8001328 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d905      	bls.n	80021e4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e013      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
 80021dc:	40021000 	.word	0x40021000
 80021e0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <HAL_RCC_OscConfig+0x7b0>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d1ec      	bne.n	80021ca <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80021f0:	4b06      	ldr	r3, [pc, #24]	; (800220c <HAL_RCC_OscConfig+0x7b0>)
 80021f2:	68da      	ldr	r2, [r3, #12]
 80021f4:	4905      	ldr	r1, [pc, #20]	; (800220c <HAL_RCC_OscConfig+0x7b0>)
 80021f6:	4b06      	ldr	r3, [pc, #24]	; (8002210 <HAL_RCC_OscConfig+0x7b4>)
 80021f8:	4013      	ands	r3, r2
 80021fa:	60cb      	str	r3, [r1, #12]
 80021fc:	e001      	b.n	8002202 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e000      	b.n	8002204 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3720      	adds	r7, #32
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40021000 	.word	0x40021000
 8002210:	feeefffc 	.word	0xfeeefffc

08002214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d101      	bne.n	8002228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0e7      	b.n	80023f8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002228:	4b75      	ldr	r3, [pc, #468]	; (8002400 <HAL_RCC_ClockConfig+0x1ec>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0307 	and.w	r3, r3, #7
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	429a      	cmp	r2, r3
 8002234:	d910      	bls.n	8002258 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002236:	4b72      	ldr	r3, [pc, #456]	; (8002400 <HAL_RCC_ClockConfig+0x1ec>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f023 0207 	bic.w	r2, r3, #7
 800223e:	4970      	ldr	r1, [pc, #448]	; (8002400 <HAL_RCC_ClockConfig+0x1ec>)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	4313      	orrs	r3, r2
 8002244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002246:	4b6e      	ldr	r3, [pc, #440]	; (8002400 <HAL_RCC_ClockConfig+0x1ec>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0307 	and.w	r3, r3, #7
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	429a      	cmp	r2, r3
 8002252:	d001      	beq.n	8002258 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e0cf      	b.n	80023f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d010      	beq.n	8002286 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	4b66      	ldr	r3, [pc, #408]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002270:	429a      	cmp	r2, r3
 8002272:	d908      	bls.n	8002286 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002274:	4b63      	ldr	r3, [pc, #396]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	4960      	ldr	r1, [pc, #384]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 8002282:	4313      	orrs	r3, r2
 8002284:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	2b00      	cmp	r3, #0
 8002290:	d04c      	beq.n	800232c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b03      	cmp	r3, #3
 8002298:	d107      	bne.n	80022aa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800229a:	4b5a      	ldr	r3, [pc, #360]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d121      	bne.n	80022ea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e0a6      	b.n	80023f8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d107      	bne.n	80022c2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022b2:	4b54      	ldr	r3, [pc, #336]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d115      	bne.n	80022ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e09a      	b.n	80023f8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d107      	bne.n	80022da <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022ca:	4b4e      	ldr	r3, [pc, #312]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d109      	bne.n	80022ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e08e      	b.n	80023f8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022da:	4b4a      	ldr	r3, [pc, #296]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e086      	b.n	80023f8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022ea:	4b46      	ldr	r3, [pc, #280]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f023 0203 	bic.w	r2, r3, #3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	4943      	ldr	r1, [pc, #268]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022fc:	f7ff f814 	bl	8001328 <HAL_GetTick>
 8002300:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002302:	e00a      	b.n	800231a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002304:	f7ff f810 	bl	8001328 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002312:	4293      	cmp	r3, r2
 8002314:	d901      	bls.n	800231a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e06e      	b.n	80023f8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231a:	4b3a      	ldr	r3, [pc, #232]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f003 020c 	and.w	r2, r3, #12
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	429a      	cmp	r2, r3
 800232a:	d1eb      	bne.n	8002304 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d010      	beq.n	800235a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	4b31      	ldr	r3, [pc, #196]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002344:	429a      	cmp	r2, r3
 8002346:	d208      	bcs.n	800235a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002348:	4b2e      	ldr	r3, [pc, #184]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	492b      	ldr	r1, [pc, #172]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 8002356:	4313      	orrs	r3, r2
 8002358:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800235a:	4b29      	ldr	r3, [pc, #164]	; (8002400 <HAL_RCC_ClockConfig+0x1ec>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	429a      	cmp	r2, r3
 8002366:	d210      	bcs.n	800238a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002368:	4b25      	ldr	r3, [pc, #148]	; (8002400 <HAL_RCC_ClockConfig+0x1ec>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f023 0207 	bic.w	r2, r3, #7
 8002370:	4923      	ldr	r1, [pc, #140]	; (8002400 <HAL_RCC_ClockConfig+0x1ec>)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	4313      	orrs	r3, r2
 8002376:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002378:	4b21      	ldr	r3, [pc, #132]	; (8002400 <HAL_RCC_ClockConfig+0x1ec>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0307 	and.w	r3, r3, #7
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	429a      	cmp	r2, r3
 8002384:	d001      	beq.n	800238a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e036      	b.n	80023f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0304 	and.w	r3, r3, #4
 8002392:	2b00      	cmp	r3, #0
 8002394:	d008      	beq.n	80023a8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002396:	4b1b      	ldr	r3, [pc, #108]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	4918      	ldr	r1, [pc, #96]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0308 	and.w	r3, r3, #8
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d009      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023b4:	4b13      	ldr	r3, [pc, #76]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	4910      	ldr	r1, [pc, #64]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023c8:	f000 f824 	bl	8002414 <HAL_RCC_GetSysClockFreq>
 80023cc:	4602      	mov	r2, r0
 80023ce:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <HAL_RCC_ClockConfig+0x1f0>)
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	091b      	lsrs	r3, r3, #4
 80023d4:	f003 030f 	and.w	r3, r3, #15
 80023d8:	490b      	ldr	r1, [pc, #44]	; (8002408 <HAL_RCC_ClockConfig+0x1f4>)
 80023da:	5ccb      	ldrb	r3, [r1, r3]
 80023dc:	f003 031f 	and.w	r3, r3, #31
 80023e0:	fa22 f303 	lsr.w	r3, r2, r3
 80023e4:	4a09      	ldr	r2, [pc, #36]	; (800240c <HAL_RCC_ClockConfig+0x1f8>)
 80023e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <HAL_RCC_ClockConfig+0x1fc>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7fe ff4b 	bl	8001288 <HAL_InitTick>
 80023f2:	4603      	mov	r3, r0
 80023f4:	72fb      	strb	r3, [r7, #11]

  return status;
 80023f6:	7afb      	ldrb	r3, [r7, #11]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	40022000 	.word	0x40022000
 8002404:	40021000 	.word	0x40021000
 8002408:	080053c8 	.word	0x080053c8
 800240c:	20000000 	.word	0x20000000
 8002410:	20000004 	.word	0x20000004

08002414 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002414:	b480      	push	{r7}
 8002416:	b089      	sub	sp, #36	; 0x24
 8002418:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
 800241e:	2300      	movs	r3, #0
 8002420:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002422:	4b3e      	ldr	r3, [pc, #248]	; (800251c <HAL_RCC_GetSysClockFreq+0x108>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f003 030c 	and.w	r3, r3, #12
 800242a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800242c:	4b3b      	ldr	r3, [pc, #236]	; (800251c <HAL_RCC_GetSysClockFreq+0x108>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	f003 0303 	and.w	r3, r3, #3
 8002434:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_RCC_GetSysClockFreq+0x34>
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	2b0c      	cmp	r3, #12
 8002440:	d121      	bne.n	8002486 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d11e      	bne.n	8002486 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002448:	4b34      	ldr	r3, [pc, #208]	; (800251c <HAL_RCC_GetSysClockFreq+0x108>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0308 	and.w	r3, r3, #8
 8002450:	2b00      	cmp	r3, #0
 8002452:	d107      	bne.n	8002464 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002454:	4b31      	ldr	r3, [pc, #196]	; (800251c <HAL_RCC_GetSysClockFreq+0x108>)
 8002456:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800245a:	0a1b      	lsrs	r3, r3, #8
 800245c:	f003 030f 	and.w	r3, r3, #15
 8002460:	61fb      	str	r3, [r7, #28]
 8002462:	e005      	b.n	8002470 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002464:	4b2d      	ldr	r3, [pc, #180]	; (800251c <HAL_RCC_GetSysClockFreq+0x108>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	091b      	lsrs	r3, r3, #4
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002470:	4a2b      	ldr	r2, [pc, #172]	; (8002520 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002478:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d10d      	bne.n	800249c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002484:	e00a      	b.n	800249c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	2b04      	cmp	r3, #4
 800248a:	d102      	bne.n	8002492 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800248c:	4b25      	ldr	r3, [pc, #148]	; (8002524 <HAL_RCC_GetSysClockFreq+0x110>)
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	e004      	b.n	800249c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	2b08      	cmp	r3, #8
 8002496:	d101      	bne.n	800249c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002498:	4b23      	ldr	r3, [pc, #140]	; (8002528 <HAL_RCC_GetSysClockFreq+0x114>)
 800249a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	2b0c      	cmp	r3, #12
 80024a0:	d134      	bne.n	800250c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024a2:	4b1e      	ldr	r3, [pc, #120]	; (800251c <HAL_RCC_GetSysClockFreq+0x108>)
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	f003 0303 	and.w	r3, r3, #3
 80024aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d003      	beq.n	80024ba <HAL_RCC_GetSysClockFreq+0xa6>
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2b03      	cmp	r3, #3
 80024b6:	d003      	beq.n	80024c0 <HAL_RCC_GetSysClockFreq+0xac>
 80024b8:	e005      	b.n	80024c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80024ba:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <HAL_RCC_GetSysClockFreq+0x110>)
 80024bc:	617b      	str	r3, [r7, #20]
      break;
 80024be:	e005      	b.n	80024cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80024c0:	4b19      	ldr	r3, [pc, #100]	; (8002528 <HAL_RCC_GetSysClockFreq+0x114>)
 80024c2:	617b      	str	r3, [r7, #20]
      break;
 80024c4:	e002      	b.n	80024cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	617b      	str	r3, [r7, #20]
      break;
 80024ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024cc:	4b13      	ldr	r3, [pc, #76]	; (800251c <HAL_RCC_GetSysClockFreq+0x108>)
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	091b      	lsrs	r3, r3, #4
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	3301      	adds	r3, #1
 80024d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80024da:	4b10      	ldr	r3, [pc, #64]	; (800251c <HAL_RCC_GetSysClockFreq+0x108>)
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	0a1b      	lsrs	r3, r3, #8
 80024e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	fb03 f202 	mul.w	r2, r3, r2
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024f2:	4b0a      	ldr	r3, [pc, #40]	; (800251c <HAL_RCC_GetSysClockFreq+0x108>)
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	0e5b      	lsrs	r3, r3, #25
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	3301      	adds	r3, #1
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	fbb2 f3f3 	udiv	r3, r2, r3
 800250a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800250c:	69bb      	ldr	r3, [r7, #24]
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	; 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	080053e0 	.word	0x080053e0
 8002524:	00f42400 	.word	0x00f42400
 8002528:	007a1200 	.word	0x007a1200

0800252c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002530:	4b03      	ldr	r3, [pc, #12]	; (8002540 <HAL_RCC_GetHCLKFreq+0x14>)
 8002532:	681b      	ldr	r3, [r3, #0]
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000000 	.word	0x20000000

08002544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002548:	f7ff fff0 	bl	800252c <HAL_RCC_GetHCLKFreq>
 800254c:	4602      	mov	r2, r0
 800254e:	4b06      	ldr	r3, [pc, #24]	; (8002568 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	0a1b      	lsrs	r3, r3, #8
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	4904      	ldr	r1, [pc, #16]	; (800256c <HAL_RCC_GetPCLK1Freq+0x28>)
 800255a:	5ccb      	ldrb	r3, [r1, r3]
 800255c:	f003 031f 	and.w	r3, r3, #31
 8002560:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002564:	4618      	mov	r0, r3
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40021000 	.word	0x40021000
 800256c:	080053d8 	.word	0x080053d8

08002570 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002574:	f7ff ffda 	bl	800252c <HAL_RCC_GetHCLKFreq>
 8002578:	4602      	mov	r2, r0
 800257a:	4b06      	ldr	r3, [pc, #24]	; (8002594 <HAL_RCC_GetPCLK2Freq+0x24>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	0adb      	lsrs	r3, r3, #11
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	4904      	ldr	r1, [pc, #16]	; (8002598 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002586:	5ccb      	ldrb	r3, [r1, r3]
 8002588:	f003 031f 	and.w	r3, r3, #31
 800258c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002590:	4618      	mov	r0, r3
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40021000 	.word	0x40021000
 8002598:	080053d8 	.word	0x080053d8

0800259c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80025a4:	2300      	movs	r3, #0
 80025a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80025a8:	4b2a      	ldr	r3, [pc, #168]	; (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d003      	beq.n	80025bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80025b4:	f7ff f9ee 	bl	8001994 <HAL_PWREx_GetVoltageRange>
 80025b8:	6178      	str	r0, [r7, #20]
 80025ba:	e014      	b.n	80025e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025bc:	4b25      	ldr	r3, [pc, #148]	; (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c0:	4a24      	ldr	r2, [pc, #144]	; (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025c6:	6593      	str	r3, [r2, #88]	; 0x58
 80025c8:	4b22      	ldr	r3, [pc, #136]	; (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80025d4:	f7ff f9de 	bl	8001994 <HAL_PWREx_GetVoltageRange>
 80025d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80025da:	4b1e      	ldr	r3, [pc, #120]	; (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025de:	4a1d      	ldr	r2, [pc, #116]	; (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025e4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025ec:	d10b      	bne.n	8002606 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b80      	cmp	r3, #128	; 0x80
 80025f2:	d919      	bls.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2ba0      	cmp	r3, #160	; 0xa0
 80025f8:	d902      	bls.n	8002600 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025fa:	2302      	movs	r3, #2
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	e013      	b.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002600:	2301      	movs	r3, #1
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	e010      	b.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b80      	cmp	r3, #128	; 0x80
 800260a:	d902      	bls.n	8002612 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800260c:	2303      	movs	r3, #3
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	e00a      	b.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2b80      	cmp	r3, #128	; 0x80
 8002616:	d102      	bne.n	800261e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002618:	2302      	movs	r3, #2
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	e004      	b.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2b70      	cmp	r3, #112	; 0x70
 8002622:	d101      	bne.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002624:	2301      	movs	r3, #1
 8002626:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002628:	4b0b      	ldr	r3, [pc, #44]	; (8002658 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f023 0207 	bic.w	r2, r3, #7
 8002630:	4909      	ldr	r1, [pc, #36]	; (8002658 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002638:	4b07      	ldr	r3, [pc, #28]	; (8002658 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0307 	and.w	r3, r3, #7
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	429a      	cmp	r2, r3
 8002644:	d001      	beq.n	800264a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40021000 	.word	0x40021000
 8002658:	40022000 	.word	0x40022000

0800265c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002664:	2300      	movs	r3, #0
 8002666:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002668:	2300      	movs	r3, #0
 800266a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002674:	2b00      	cmp	r3, #0
 8002676:	d041      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800267c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002680:	d02a      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002682:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002686:	d824      	bhi.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002688:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800268c:	d008      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800268e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002692:	d81e      	bhi.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002694:	2b00      	cmp	r3, #0
 8002696:	d00a      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002698:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800269c:	d010      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800269e:	e018      	b.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026a0:	4b86      	ldr	r3, [pc, #536]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	4a85      	ldr	r2, [pc, #532]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026aa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026ac:	e015      	b.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3304      	adds	r3, #4
 80026b2:	2100      	movs	r1, #0
 80026b4:	4618      	mov	r0, r3
 80026b6:	f000 fabb 	bl	8002c30 <RCCEx_PLLSAI1_Config>
 80026ba:	4603      	mov	r3, r0
 80026bc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026be:	e00c      	b.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	3320      	adds	r3, #32
 80026c4:	2100      	movs	r1, #0
 80026c6:	4618      	mov	r0, r3
 80026c8:	f000 fba6 	bl	8002e18 <RCCEx_PLLSAI2_Config>
 80026cc:	4603      	mov	r3, r0
 80026ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026d0:	e003      	b.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	74fb      	strb	r3, [r7, #19]
      break;
 80026d6:	e000      	b.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80026d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026da:	7cfb      	ldrb	r3, [r7, #19]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d10b      	bne.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026e0:	4b76      	ldr	r3, [pc, #472]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026ee:	4973      	ldr	r1, [pc, #460]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80026f6:	e001      	b.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026f8:	7cfb      	ldrb	r3, [r7, #19]
 80026fa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d041      	beq.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800270c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002710:	d02a      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002712:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002716:	d824      	bhi.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002718:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800271c:	d008      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800271e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002722:	d81e      	bhi.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002724:	2b00      	cmp	r3, #0
 8002726:	d00a      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002728:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800272c:	d010      	beq.n	8002750 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800272e:	e018      	b.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002730:	4b62      	ldr	r3, [pc, #392]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	4a61      	ldr	r2, [pc, #388]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002736:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800273a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800273c:	e015      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	3304      	adds	r3, #4
 8002742:	2100      	movs	r1, #0
 8002744:	4618      	mov	r0, r3
 8002746:	f000 fa73 	bl	8002c30 <RCCEx_PLLSAI1_Config>
 800274a:	4603      	mov	r3, r0
 800274c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800274e:	e00c      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3320      	adds	r3, #32
 8002754:	2100      	movs	r1, #0
 8002756:	4618      	mov	r0, r3
 8002758:	f000 fb5e 	bl	8002e18 <RCCEx_PLLSAI2_Config>
 800275c:	4603      	mov	r3, r0
 800275e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002760:	e003      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	74fb      	strb	r3, [r7, #19]
      break;
 8002766:	e000      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002768:	bf00      	nop
    }

    if(ret == HAL_OK)
 800276a:	7cfb      	ldrb	r3, [r7, #19]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d10b      	bne.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002770:	4b52      	ldr	r3, [pc, #328]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002776:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800277e:	494f      	ldr	r1, [pc, #316]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002780:	4313      	orrs	r3, r2
 8002782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002786:	e001      	b.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002788:	7cfb      	ldrb	r3, [r7, #19]
 800278a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002794:	2b00      	cmp	r3, #0
 8002796:	f000 80a0 	beq.w	80028da <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800279a:	2300      	movs	r3, #0
 800279c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800279e:	4b47      	ldr	r3, [pc, #284]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x152>
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80027ae:	2300      	movs	r3, #0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00d      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027b4:	4b41      	ldr	r3, [pc, #260]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027b8:	4a40      	ldr	r2, [pc, #256]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027be:	6593      	str	r3, [r2, #88]	; 0x58
 80027c0:	4b3e      	ldr	r3, [pc, #248]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c8:	60bb      	str	r3, [r7, #8]
 80027ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027cc:	2301      	movs	r3, #1
 80027ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027d0:	4b3b      	ldr	r3, [pc, #236]	; (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a3a      	ldr	r2, [pc, #232]	; (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80027d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027dc:	f7fe fda4 	bl	8001328 <HAL_GetTick>
 80027e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80027e2:	e009      	b.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027e4:	f7fe fda0 	bl	8001328 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d902      	bls.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	74fb      	strb	r3, [r7, #19]
        break;
 80027f6:	e005      	b.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80027f8:	4b31      	ldr	r3, [pc, #196]	; (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002800:	2b00      	cmp	r3, #0
 8002802:	d0ef      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002804:	7cfb      	ldrb	r3, [r7, #19]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d15c      	bne.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800280a:	4b2c      	ldr	r3, [pc, #176]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800280c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002810:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002814:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d01f      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	429a      	cmp	r2, r3
 8002826:	d019      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002828:	4b24      	ldr	r3, [pc, #144]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800282a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800282e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002832:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002834:	4b21      	ldr	r3, [pc, #132]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800283a:	4a20      	ldr	r2, [pc, #128]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800283c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002840:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002844:	4b1d      	ldr	r3, [pc, #116]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800284a:	4a1c      	ldr	r2, [pc, #112]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800284c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002850:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002854:	4a19      	ldr	r2, [pc, #100]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d016      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002866:	f7fe fd5f 	bl	8001328 <HAL_GetTick>
 800286a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800286c:	e00b      	b.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800286e:	f7fe fd5b 	bl	8001328 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	f241 3288 	movw	r2, #5000	; 0x1388
 800287c:	4293      	cmp	r3, r2
 800287e:	d902      	bls.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	74fb      	strb	r3, [r7, #19]
            break;
 8002884:	e006      	b.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002886:	4b0d      	ldr	r3, [pc, #52]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d0ec      	beq.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002894:	7cfb      	ldrb	r3, [r7, #19]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10c      	bne.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800289a:	4b08      	ldr	r3, [pc, #32]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800289c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028aa:	4904      	ldr	r1, [pc, #16]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80028b2:	e009      	b.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028b4:	7cfb      	ldrb	r3, [r7, #19]
 80028b6:	74bb      	strb	r3, [r7, #18]
 80028b8:	e006      	b.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80028ba:	bf00      	nop
 80028bc:	40021000 	.word	0x40021000
 80028c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028c4:	7cfb      	ldrb	r3, [r7, #19]
 80028c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028c8:	7c7b      	ldrb	r3, [r7, #17]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d105      	bne.n	80028da <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028ce:	4b9e      	ldr	r3, [pc, #632]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d2:	4a9d      	ldr	r2, [pc, #628]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028d8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00a      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028e6:	4b98      	ldr	r3, [pc, #608]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ec:	f023 0203 	bic.w	r2, r3, #3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028f4:	4994      	ldr	r1, [pc, #592]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00a      	beq.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002908:	4b8f      	ldr	r3, [pc, #572]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800290a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290e:	f023 020c 	bic.w	r2, r3, #12
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002916:	498c      	ldr	r1, [pc, #560]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002918:	4313      	orrs	r3, r2
 800291a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0304 	and.w	r3, r3, #4
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00a      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800292a:	4b87      	ldr	r3, [pc, #540]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800292c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002930:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	4983      	ldr	r1, [pc, #524]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800293a:	4313      	orrs	r3, r2
 800293c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0308 	and.w	r3, r3, #8
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00a      	beq.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800294c:	4b7e      	ldr	r3, [pc, #504]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002952:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295a:	497b      	ldr	r1, [pc, #492]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800295c:	4313      	orrs	r3, r2
 800295e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0310 	and.w	r3, r3, #16
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00a      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800296e:	4b76      	ldr	r3, [pc, #472]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002974:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800297c:	4972      	ldr	r1, [pc, #456]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800297e:	4313      	orrs	r3, r2
 8002980:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0320 	and.w	r3, r3, #32
 800298c:	2b00      	cmp	r3, #0
 800298e:	d00a      	beq.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002990:	4b6d      	ldr	r3, [pc, #436]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002996:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800299e:	496a      	ldr	r1, [pc, #424]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00a      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029b2:	4b65      	ldr	r3, [pc, #404]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c0:	4961      	ldr	r1, [pc, #388]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d00a      	beq.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80029d4:	4b5c      	ldr	r3, [pc, #368]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029e2:	4959      	ldr	r1, [pc, #356]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00a      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029f6:	4b54      	ldr	r3, [pc, #336]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029fc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a04:	4950      	ldr	r1, [pc, #320]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d00a      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a18:	4b4b      	ldr	r3, [pc, #300]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a1e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a26:	4948      	ldr	r1, [pc, #288]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00a      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a3a:	4b43      	ldr	r3, [pc, #268]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a48:	493f      	ldr	r1, [pc, #252]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d028      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a5c:	4b3a      	ldr	r3, [pc, #232]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a62:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a6a:	4937      	ldr	r1, [pc, #220]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a7a:	d106      	bne.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a7c:	4b32      	ldr	r3, [pc, #200]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	4a31      	ldr	r2, [pc, #196]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a86:	60d3      	str	r3, [r2, #12]
 8002a88:	e011      	b.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a8e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a92:	d10c      	bne.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3304      	adds	r3, #4
 8002a98:	2101      	movs	r1, #1
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f000 f8c8 	bl	8002c30 <RCCEx_PLLSAI1_Config>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002aa4:	7cfb      	ldrb	r3, [r7, #19]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002aaa:	7cfb      	ldrb	r3, [r7, #19]
 8002aac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d028      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002aba:	4b23      	ldr	r3, [pc, #140]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ac8:	491f      	ldr	r1, [pc, #124]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ad4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ad8:	d106      	bne.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ada:	4b1b      	ldr	r3, [pc, #108]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	4a1a      	ldr	r2, [pc, #104]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ae0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ae4:	60d3      	str	r3, [r2, #12]
 8002ae6:	e011      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002af0:	d10c      	bne.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	3304      	adds	r3, #4
 8002af6:	2101      	movs	r1, #1
 8002af8:	4618      	mov	r0, r3
 8002afa:	f000 f899 	bl	8002c30 <RCCEx_PLLSAI1_Config>
 8002afe:	4603      	mov	r3, r0
 8002b00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b02:	7cfb      	ldrb	r3, [r7, #19]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002b08:	7cfb      	ldrb	r3, [r7, #19]
 8002b0a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d02b      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b18:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b1e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b26:	4908      	ldr	r1, [pc, #32]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b36:	d109      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b38:	4b03      	ldr	r3, [pc, #12]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	4a02      	ldr	r2, [pc, #8]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b42:	60d3      	str	r3, [r2, #12]
 8002b44:	e014      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002b46:	bf00      	nop
 8002b48:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b54:	d10c      	bne.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3304      	adds	r3, #4
 8002b5a:	2101      	movs	r1, #1
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f000 f867 	bl	8002c30 <RCCEx_PLLSAI1_Config>
 8002b62:	4603      	mov	r3, r0
 8002b64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b66:	7cfb      	ldrb	r3, [r7, #19]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002b6c:	7cfb      	ldrb	r3, [r7, #19]
 8002b6e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d02f      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b7c:	4b2b      	ldr	r3, [pc, #172]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b82:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b8a:	4928      	ldr	r1, [pc, #160]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b9a:	d10d      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	2102      	movs	r1, #2
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 f844 	bl	8002c30 <RCCEx_PLLSAI1_Config>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bac:	7cfb      	ldrb	r3, [r7, #19]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d014      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002bb2:	7cfb      	ldrb	r3, [r7, #19]
 8002bb4:	74bb      	strb	r3, [r7, #18]
 8002bb6:	e011      	b.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bc0:	d10c      	bne.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	3320      	adds	r3, #32
 8002bc6:	2102      	movs	r1, #2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 f925 	bl	8002e18 <RCCEx_PLLSAI2_Config>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bd2:	7cfb      	ldrb	r3, [r7, #19]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002bd8:	7cfb      	ldrb	r3, [r7, #19]
 8002bda:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00a      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002be8:	4b10      	ldr	r3, [pc, #64]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bee:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bf6:	490d      	ldr	r1, [pc, #52]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00b      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c0a:	4b08      	ldr	r3, [pc, #32]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c1a:	4904      	ldr	r1, [pc, #16]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002c22:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3718      	adds	r7, #24
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40021000 	.word	0x40021000

08002c30 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c3e:	4b75      	ldr	r3, [pc, #468]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d018      	beq.n	8002c7c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002c4a:	4b72      	ldr	r3, [pc, #456]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	f003 0203 	and.w	r2, r3, #3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d10d      	bne.n	8002c76 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
       ||
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d009      	beq.n	8002c76 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002c62:	4b6c      	ldr	r3, [pc, #432]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	091b      	lsrs	r3, r3, #4
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	1c5a      	adds	r2, r3, #1
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
       ||
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d047      	beq.n	8002d06 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	73fb      	strb	r3, [r7, #15]
 8002c7a:	e044      	b.n	8002d06 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2b03      	cmp	r3, #3
 8002c82:	d018      	beq.n	8002cb6 <RCCEx_PLLSAI1_Config+0x86>
 8002c84:	2b03      	cmp	r3, #3
 8002c86:	d825      	bhi.n	8002cd4 <RCCEx_PLLSAI1_Config+0xa4>
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d002      	beq.n	8002c92 <RCCEx_PLLSAI1_Config+0x62>
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d009      	beq.n	8002ca4 <RCCEx_PLLSAI1_Config+0x74>
 8002c90:	e020      	b.n	8002cd4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c92:	4b60      	ldr	r3, [pc, #384]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d11d      	bne.n	8002cda <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ca2:	e01a      	b.n	8002cda <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ca4:	4b5b      	ldr	r3, [pc, #364]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d116      	bne.n	8002cde <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cb4:	e013      	b.n	8002cde <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002cb6:	4b57      	ldr	r3, [pc, #348]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d10f      	bne.n	8002ce2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002cc2:	4b54      	ldr	r3, [pc, #336]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d109      	bne.n	8002ce2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002cd2:	e006      	b.n	8002ce2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	73fb      	strb	r3, [r7, #15]
      break;
 8002cd8:	e004      	b.n	8002ce4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002cda:	bf00      	nop
 8002cdc:	e002      	b.n	8002ce4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002cde:	bf00      	nop
 8002ce0:	e000      	b.n	8002ce4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ce2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10d      	bne.n	8002d06 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002cea:	4b4a      	ldr	r3, [pc, #296]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6819      	ldr	r1, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	430b      	orrs	r3, r1
 8002d00:	4944      	ldr	r1, [pc, #272]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d17d      	bne.n	8002e08 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002d0c:	4b41      	ldr	r3, [pc, #260]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a40      	ldr	r2, [pc, #256]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d12:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002d16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d18:	f7fe fb06 	bl	8001328 <HAL_GetTick>
 8002d1c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d1e:	e009      	b.n	8002d34 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d20:	f7fe fb02 	bl	8001328 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d902      	bls.n	8002d34 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	73fb      	strb	r3, [r7, #15]
        break;
 8002d32:	e005      	b.n	8002d40 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d34:	4b37      	ldr	r3, [pc, #220]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d1ef      	bne.n	8002d20 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d160      	bne.n	8002e08 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d111      	bne.n	8002d70 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d4c:	4b31      	ldr	r3, [pc, #196]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d4e:	691b      	ldr	r3, [r3, #16]
 8002d50:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	6892      	ldr	r2, [r2, #8]
 8002d5c:	0211      	lsls	r1, r2, #8
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	68d2      	ldr	r2, [r2, #12]
 8002d62:	0912      	lsrs	r2, r2, #4
 8002d64:	0452      	lsls	r2, r2, #17
 8002d66:	430a      	orrs	r2, r1
 8002d68:	492a      	ldr	r1, [pc, #168]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	610b      	str	r3, [r1, #16]
 8002d6e:	e027      	b.n	8002dc0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d112      	bne.n	8002d9c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d76:	4b27      	ldr	r3, [pc, #156]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002d7e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	6892      	ldr	r2, [r2, #8]
 8002d86:	0211      	lsls	r1, r2, #8
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	6912      	ldr	r2, [r2, #16]
 8002d8c:	0852      	lsrs	r2, r2, #1
 8002d8e:	3a01      	subs	r2, #1
 8002d90:	0552      	lsls	r2, r2, #21
 8002d92:	430a      	orrs	r2, r1
 8002d94:	491f      	ldr	r1, [pc, #124]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	610b      	str	r3, [r1, #16]
 8002d9a:	e011      	b.n	8002dc0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d9c:	4b1d      	ldr	r3, [pc, #116]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002da4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	6892      	ldr	r2, [r2, #8]
 8002dac:	0211      	lsls	r1, r2, #8
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	6952      	ldr	r2, [r2, #20]
 8002db2:	0852      	lsrs	r2, r2, #1
 8002db4:	3a01      	subs	r2, #1
 8002db6:	0652      	lsls	r2, r2, #25
 8002db8:	430a      	orrs	r2, r1
 8002dba:	4916      	ldr	r1, [pc, #88]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002dc0:	4b14      	ldr	r3, [pc, #80]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a13      	ldr	r2, [pc, #76]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dc6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002dca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dcc:	f7fe faac 	bl	8001328 <HAL_GetTick>
 8002dd0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002dd2:	e009      	b.n	8002de8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002dd4:	f7fe faa8 	bl	8001328 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d902      	bls.n	8002de8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	73fb      	strb	r3, [r7, #15]
          break;
 8002de6:	e005      	b.n	8002df4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002de8:	4b0a      	ldr	r3, [pc, #40]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0ef      	beq.n	8002dd4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002df4:	7bfb      	ldrb	r3, [r7, #15]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d106      	bne.n	8002e08 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002dfa:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dfc:	691a      	ldr	r2, [r3, #16]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	4904      	ldr	r1, [pc, #16]	; (8002e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3710      	adds	r7, #16
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	40021000 	.word	0x40021000

08002e18 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e22:	2300      	movs	r3, #0
 8002e24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e26:	4b6a      	ldr	r3, [pc, #424]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	f003 0303 	and.w	r3, r3, #3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d018      	beq.n	8002e64 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002e32:	4b67      	ldr	r3, [pc, #412]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	f003 0203 	and.w	r2, r3, #3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d10d      	bne.n	8002e5e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
       ||
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d009      	beq.n	8002e5e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002e4a:	4b61      	ldr	r3, [pc, #388]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	091b      	lsrs	r3, r3, #4
 8002e50:	f003 0307 	and.w	r3, r3, #7
 8002e54:	1c5a      	adds	r2, r3, #1
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
       ||
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d047      	beq.n	8002eee <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	73fb      	strb	r3, [r7, #15]
 8002e62:	e044      	b.n	8002eee <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	d018      	beq.n	8002e9e <RCCEx_PLLSAI2_Config+0x86>
 8002e6c:	2b03      	cmp	r3, #3
 8002e6e:	d825      	bhi.n	8002ebc <RCCEx_PLLSAI2_Config+0xa4>
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d002      	beq.n	8002e7a <RCCEx_PLLSAI2_Config+0x62>
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d009      	beq.n	8002e8c <RCCEx_PLLSAI2_Config+0x74>
 8002e78:	e020      	b.n	8002ebc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e7a:	4b55      	ldr	r3, [pc, #340]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d11d      	bne.n	8002ec2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e8a:	e01a      	b.n	8002ec2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e8c:	4b50      	ldr	r3, [pc, #320]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d116      	bne.n	8002ec6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e9c:	e013      	b.n	8002ec6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e9e:	4b4c      	ldr	r3, [pc, #304]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10f      	bne.n	8002eca <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002eaa:	4b49      	ldr	r3, [pc, #292]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d109      	bne.n	8002eca <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002eba:	e006      	b.n	8002eca <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	73fb      	strb	r3, [r7, #15]
      break;
 8002ec0:	e004      	b.n	8002ecc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002ec2:	bf00      	nop
 8002ec4:	e002      	b.n	8002ecc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002ec6:	bf00      	nop
 8002ec8:	e000      	b.n	8002ecc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002eca:	bf00      	nop
    }

    if(status == HAL_OK)
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d10d      	bne.n	8002eee <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ed2:	4b3f      	ldr	r3, [pc, #252]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6819      	ldr	r1, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	011b      	lsls	r3, r3, #4
 8002ee6:	430b      	orrs	r3, r1
 8002ee8:	4939      	ldr	r1, [pc, #228]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002eee:	7bfb      	ldrb	r3, [r7, #15]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d167      	bne.n	8002fc4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002ef4:	4b36      	ldr	r3, [pc, #216]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a35      	ldr	r2, [pc, #212]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002efa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002efe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f00:	f7fe fa12 	bl	8001328 <HAL_GetTick>
 8002f04:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f06:	e009      	b.n	8002f1c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f08:	f7fe fa0e 	bl	8001328 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d902      	bls.n	8002f1c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	73fb      	strb	r3, [r7, #15]
        break;
 8002f1a:	e005      	b.n	8002f28 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f1c:	4b2c      	ldr	r3, [pc, #176]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1ef      	bne.n	8002f08 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d14a      	bne.n	8002fc4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d111      	bne.n	8002f58 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f34:	4b26      	ldr	r3, [pc, #152]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f36:	695b      	ldr	r3, [r3, #20]
 8002f38:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	6892      	ldr	r2, [r2, #8]
 8002f44:	0211      	lsls	r1, r2, #8
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	68d2      	ldr	r2, [r2, #12]
 8002f4a:	0912      	lsrs	r2, r2, #4
 8002f4c:	0452      	lsls	r2, r2, #17
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	491f      	ldr	r1, [pc, #124]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	614b      	str	r3, [r1, #20]
 8002f56:	e011      	b.n	8002f7c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f58:	4b1d      	ldr	r3, [pc, #116]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f60:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	6892      	ldr	r2, [r2, #8]
 8002f68:	0211      	lsls	r1, r2, #8
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6912      	ldr	r2, [r2, #16]
 8002f6e:	0852      	lsrs	r2, r2, #1
 8002f70:	3a01      	subs	r2, #1
 8002f72:	0652      	lsls	r2, r2, #25
 8002f74:	430a      	orrs	r2, r1
 8002f76:	4916      	ldr	r1, [pc, #88]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002f7c:	4b14      	ldr	r3, [pc, #80]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a13      	ldr	r2, [pc, #76]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f86:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f88:	f7fe f9ce 	bl	8001328 <HAL_GetTick>
 8002f8c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f8e:	e009      	b.n	8002fa4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f90:	f7fe f9ca 	bl	8001328 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d902      	bls.n	8002fa4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	73fb      	strb	r3, [r7, #15]
          break;
 8002fa2:	e005      	b.n	8002fb0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002fa4:	4b0a      	ldr	r3, [pc, #40]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0ef      	beq.n	8002f90 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d106      	bne.n	8002fc4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002fb6:	4b06      	ldr	r3, [pc, #24]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fb8:	695a      	ldr	r2, [r3, #20]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	4904      	ldr	r1, [pc, #16]	; (8002fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	40021000 	.word	0x40021000

08002fd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e049      	b.n	800307a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d106      	bne.n	8003000 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7fd ff64 	bl	8000ec8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2202      	movs	r2, #2
 8003004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3304      	adds	r3, #4
 8003010:	4619      	mov	r1, r3
 8003012:	4610      	mov	r0, r2
 8003014:	f000 fa9a 	bl	800354c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
	...

08003084 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b01      	cmp	r3, #1
 8003096:	d001      	beq.n	800309c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e04f      	b.n	800313c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2202      	movs	r2, #2
 80030a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f042 0201 	orr.w	r2, r2, #1
 80030b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a23      	ldr	r2, [pc, #140]	; (8003148 <HAL_TIM_Base_Start_IT+0xc4>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d01d      	beq.n	80030fa <HAL_TIM_Base_Start_IT+0x76>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c6:	d018      	beq.n	80030fa <HAL_TIM_Base_Start_IT+0x76>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a1f      	ldr	r2, [pc, #124]	; (800314c <HAL_TIM_Base_Start_IT+0xc8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d013      	beq.n	80030fa <HAL_TIM_Base_Start_IT+0x76>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a1e      	ldr	r2, [pc, #120]	; (8003150 <HAL_TIM_Base_Start_IT+0xcc>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d00e      	beq.n	80030fa <HAL_TIM_Base_Start_IT+0x76>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a1c      	ldr	r2, [pc, #112]	; (8003154 <HAL_TIM_Base_Start_IT+0xd0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d009      	beq.n	80030fa <HAL_TIM_Base_Start_IT+0x76>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a1b      	ldr	r2, [pc, #108]	; (8003158 <HAL_TIM_Base_Start_IT+0xd4>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d004      	beq.n	80030fa <HAL_TIM_Base_Start_IT+0x76>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a19      	ldr	r2, [pc, #100]	; (800315c <HAL_TIM_Base_Start_IT+0xd8>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d115      	bne.n	8003126 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	4b17      	ldr	r3, [pc, #92]	; (8003160 <HAL_TIM_Base_Start_IT+0xdc>)
 8003102:	4013      	ands	r3, r2
 8003104:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2b06      	cmp	r3, #6
 800310a:	d015      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xb4>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003112:	d011      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f042 0201 	orr.w	r2, r2, #1
 8003122:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003124:	e008      	b.n	8003138 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f042 0201 	orr.w	r2, r2, #1
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	e000      	b.n	800313a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003138:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3714      	adds	r7, #20
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr
 8003148:	40012c00 	.word	0x40012c00
 800314c:	40000400 	.word	0x40000400
 8003150:	40000800 	.word	0x40000800
 8003154:	40000c00 	.word	0x40000c00
 8003158:	40013400 	.word	0x40013400
 800315c:	40014000 	.word	0x40014000
 8003160:	00010007 	.word	0x00010007

08003164 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d020      	beq.n	80031c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d01b      	beq.n	80031c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f06f 0202 	mvn.w	r2, #2
 8003198:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	f003 0303 	and.w	r3, r3, #3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f000 f9ad 	bl	800350e <HAL_TIM_IC_CaptureCallback>
 80031b4:	e005      	b.n	80031c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 f99f 	bl	80034fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f000 f9b0 	bl	8003522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d020      	beq.n	8003214 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d01b      	beq.n	8003214 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f06f 0204 	mvn.w	r2, #4
 80031e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2202      	movs	r2, #2
 80031ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d003      	beq.n	8003202 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 f987 	bl	800350e <HAL_TIM_IC_CaptureCallback>
 8003200:	e005      	b.n	800320e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 f979 	bl	80034fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 f98a 	bl	8003522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d020      	beq.n	8003260 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f003 0308 	and.w	r3, r3, #8
 8003224:	2b00      	cmp	r3, #0
 8003226:	d01b      	beq.n	8003260 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f06f 0208 	mvn.w	r2, #8
 8003230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2204      	movs	r2, #4
 8003236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f003 0303 	and.w	r3, r3, #3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 f961 	bl	800350e <HAL_TIM_IC_CaptureCallback>
 800324c:	e005      	b.n	800325a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 f953 	bl	80034fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f964 	bl	8003522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	f003 0310 	and.w	r3, r3, #16
 8003266:	2b00      	cmp	r3, #0
 8003268:	d020      	beq.n	80032ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f003 0310 	and.w	r3, r3, #16
 8003270:	2b00      	cmp	r3, #0
 8003272:	d01b      	beq.n	80032ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f06f 0210 	mvn.w	r2, #16
 800327c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2208      	movs	r2, #8
 8003282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	69db      	ldr	r3, [r3, #28]
 800328a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 f93b 	bl	800350e <HAL_TIM_IC_CaptureCallback>
 8003298:	e005      	b.n	80032a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f92d 	bl	80034fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f000 f93e 	bl	8003522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00c      	beq.n	80032d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d007      	beq.n	80032d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f06f 0201 	mvn.w	r2, #1
 80032c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7fd fdc2 	bl	8000e54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00c      	beq.n	80032f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d007      	beq.n	80032f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 faf2 	bl	80038d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00c      	beq.n	8003318 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003304:	2b00      	cmp	r3, #0
 8003306:	d007      	beq.n	8003318 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 faea 	bl	80038ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00c      	beq.n	800333c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003328:	2b00      	cmp	r3, #0
 800332a:	d007      	beq.n	800333c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 f8fd 	bl	8003536 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f003 0320 	and.w	r3, r3, #32
 8003342:	2b00      	cmp	r3, #0
 8003344:	d00c      	beq.n	8003360 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f003 0320 	and.w	r3, r3, #32
 800334c:	2b00      	cmp	r3, #0
 800334e:	d007      	beq.n	8003360 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f06f 0220 	mvn.w	r2, #32
 8003358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 fab2 	bl	80038c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003360:	bf00      	nop
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003372:	2300      	movs	r3, #0
 8003374:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_TIM_ConfigClockSource+0x1c>
 8003380:	2302      	movs	r3, #2
 8003382:	e0b6      	b.n	80034f2 <HAL_TIM_ConfigClockSource+0x18a>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2202      	movs	r2, #2
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80033a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033c0:	d03e      	beq.n	8003440 <HAL_TIM_ConfigClockSource+0xd8>
 80033c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033c6:	f200 8087 	bhi.w	80034d8 <HAL_TIM_ConfigClockSource+0x170>
 80033ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033ce:	f000 8086 	beq.w	80034de <HAL_TIM_ConfigClockSource+0x176>
 80033d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033d6:	d87f      	bhi.n	80034d8 <HAL_TIM_ConfigClockSource+0x170>
 80033d8:	2b70      	cmp	r3, #112	; 0x70
 80033da:	d01a      	beq.n	8003412 <HAL_TIM_ConfigClockSource+0xaa>
 80033dc:	2b70      	cmp	r3, #112	; 0x70
 80033de:	d87b      	bhi.n	80034d8 <HAL_TIM_ConfigClockSource+0x170>
 80033e0:	2b60      	cmp	r3, #96	; 0x60
 80033e2:	d050      	beq.n	8003486 <HAL_TIM_ConfigClockSource+0x11e>
 80033e4:	2b60      	cmp	r3, #96	; 0x60
 80033e6:	d877      	bhi.n	80034d8 <HAL_TIM_ConfigClockSource+0x170>
 80033e8:	2b50      	cmp	r3, #80	; 0x50
 80033ea:	d03c      	beq.n	8003466 <HAL_TIM_ConfigClockSource+0xfe>
 80033ec:	2b50      	cmp	r3, #80	; 0x50
 80033ee:	d873      	bhi.n	80034d8 <HAL_TIM_ConfigClockSource+0x170>
 80033f0:	2b40      	cmp	r3, #64	; 0x40
 80033f2:	d058      	beq.n	80034a6 <HAL_TIM_ConfigClockSource+0x13e>
 80033f4:	2b40      	cmp	r3, #64	; 0x40
 80033f6:	d86f      	bhi.n	80034d8 <HAL_TIM_ConfigClockSource+0x170>
 80033f8:	2b30      	cmp	r3, #48	; 0x30
 80033fa:	d064      	beq.n	80034c6 <HAL_TIM_ConfigClockSource+0x15e>
 80033fc:	2b30      	cmp	r3, #48	; 0x30
 80033fe:	d86b      	bhi.n	80034d8 <HAL_TIM_ConfigClockSource+0x170>
 8003400:	2b20      	cmp	r3, #32
 8003402:	d060      	beq.n	80034c6 <HAL_TIM_ConfigClockSource+0x15e>
 8003404:	2b20      	cmp	r3, #32
 8003406:	d867      	bhi.n	80034d8 <HAL_TIM_ConfigClockSource+0x170>
 8003408:	2b00      	cmp	r3, #0
 800340a:	d05c      	beq.n	80034c6 <HAL_TIM_ConfigClockSource+0x15e>
 800340c:	2b10      	cmp	r3, #16
 800340e:	d05a      	beq.n	80034c6 <HAL_TIM_ConfigClockSource+0x15e>
 8003410:	e062      	b.n	80034d8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003422:	f000 f9a7 	bl	8003774 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003434:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	609a      	str	r2, [r3, #8]
      break;
 800343e:	e04f      	b.n	80034e0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003450:	f000 f990 	bl	8003774 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003462:	609a      	str	r2, [r3, #8]
      break;
 8003464:	e03c      	b.n	80034e0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003472:	461a      	mov	r2, r3
 8003474:	f000 f904 	bl	8003680 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2150      	movs	r1, #80	; 0x50
 800347e:	4618      	mov	r0, r3
 8003480:	f000 f95d 	bl	800373e <TIM_ITRx_SetConfig>
      break;
 8003484:	e02c      	b.n	80034e0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003492:	461a      	mov	r2, r3
 8003494:	f000 f923 	bl	80036de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2160      	movs	r1, #96	; 0x60
 800349e:	4618      	mov	r0, r3
 80034a0:	f000 f94d 	bl	800373e <TIM_ITRx_SetConfig>
      break;
 80034a4:	e01c      	b.n	80034e0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034b2:	461a      	mov	r2, r3
 80034b4:	f000 f8e4 	bl	8003680 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2140      	movs	r1, #64	; 0x40
 80034be:	4618      	mov	r0, r3
 80034c0:	f000 f93d 	bl	800373e <TIM_ITRx_SetConfig>
      break;
 80034c4:	e00c      	b.n	80034e0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4619      	mov	r1, r3
 80034d0:	4610      	mov	r0, r2
 80034d2:	f000 f934 	bl	800373e <TIM_ITRx_SetConfig>
      break;
 80034d6:	e003      	b.n	80034e0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	73fb      	strb	r3, [r7, #15]
      break;
 80034dc:	e000      	b.n	80034e0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80034de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}

080034fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034fa:	b480      	push	{r7}
 80034fc:	b083      	sub	sp, #12
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800350e:	b480      	push	{r7}
 8003510:	b083      	sub	sp, #12
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003516:	bf00      	nop
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr

08003522 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003522:	b480      	push	{r7}
 8003524:	b083      	sub	sp, #12
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800353e:	bf00      	nop
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
	...

0800354c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a40      	ldr	r2, [pc, #256]	; (8003660 <TIM_Base_SetConfig+0x114>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d013      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800356a:	d00f      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a3d      	ldr	r2, [pc, #244]	; (8003664 <TIM_Base_SetConfig+0x118>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d00b      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a3c      	ldr	r2, [pc, #240]	; (8003668 <TIM_Base_SetConfig+0x11c>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d007      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a3b      	ldr	r2, [pc, #236]	; (800366c <TIM_Base_SetConfig+0x120>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d003      	beq.n	800358c <TIM_Base_SetConfig+0x40>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a3a      	ldr	r2, [pc, #232]	; (8003670 <TIM_Base_SetConfig+0x124>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d108      	bne.n	800359e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003592:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	4313      	orrs	r3, r2
 800359c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a2f      	ldr	r2, [pc, #188]	; (8003660 <TIM_Base_SetConfig+0x114>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d01f      	beq.n	80035e6 <TIM_Base_SetConfig+0x9a>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035ac:	d01b      	beq.n	80035e6 <TIM_Base_SetConfig+0x9a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a2c      	ldr	r2, [pc, #176]	; (8003664 <TIM_Base_SetConfig+0x118>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d017      	beq.n	80035e6 <TIM_Base_SetConfig+0x9a>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a2b      	ldr	r2, [pc, #172]	; (8003668 <TIM_Base_SetConfig+0x11c>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d013      	beq.n	80035e6 <TIM_Base_SetConfig+0x9a>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a2a      	ldr	r2, [pc, #168]	; (800366c <TIM_Base_SetConfig+0x120>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d00f      	beq.n	80035e6 <TIM_Base_SetConfig+0x9a>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a29      	ldr	r2, [pc, #164]	; (8003670 <TIM_Base_SetConfig+0x124>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d00b      	beq.n	80035e6 <TIM_Base_SetConfig+0x9a>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a28      	ldr	r2, [pc, #160]	; (8003674 <TIM_Base_SetConfig+0x128>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d007      	beq.n	80035e6 <TIM_Base_SetConfig+0x9a>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a27      	ldr	r2, [pc, #156]	; (8003678 <TIM_Base_SetConfig+0x12c>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d003      	beq.n	80035e6 <TIM_Base_SetConfig+0x9a>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a26      	ldr	r2, [pc, #152]	; (800367c <TIM_Base_SetConfig+0x130>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d108      	bne.n	80035f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	4313      	orrs	r3, r2
 8003604:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a10      	ldr	r2, [pc, #64]	; (8003660 <TIM_Base_SetConfig+0x114>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d00f      	beq.n	8003644 <TIM_Base_SetConfig+0xf8>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a12      	ldr	r2, [pc, #72]	; (8003670 <TIM_Base_SetConfig+0x124>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d00b      	beq.n	8003644 <TIM_Base_SetConfig+0xf8>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a11      	ldr	r2, [pc, #68]	; (8003674 <TIM_Base_SetConfig+0x128>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d007      	beq.n	8003644 <TIM_Base_SetConfig+0xf8>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a10      	ldr	r2, [pc, #64]	; (8003678 <TIM_Base_SetConfig+0x12c>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d003      	beq.n	8003644 <TIM_Base_SetConfig+0xf8>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a0f      	ldr	r2, [pc, #60]	; (800367c <TIM_Base_SetConfig+0x130>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d103      	bne.n	800364c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	691a      	ldr	r2, [r3, #16]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	615a      	str	r2, [r3, #20]
}
 8003652:	bf00      	nop
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	40012c00 	.word	0x40012c00
 8003664:	40000400 	.word	0x40000400
 8003668:	40000800 	.word	0x40000800
 800366c:	40000c00 	.word	0x40000c00
 8003670:	40013400 	.word	0x40013400
 8003674:	40014000 	.word	0x40014000
 8003678:	40014400 	.word	0x40014400
 800367c:	40014800 	.word	0x40014800

08003680 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003680:	b480      	push	{r7}
 8003682:	b087      	sub	sp, #28
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	f023 0201 	bic.w	r2, r3, #1
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	011b      	lsls	r3, r3, #4
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f023 030a 	bic.w	r3, r3, #10
 80036bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	621a      	str	r2, [r3, #32]
}
 80036d2:	bf00      	nop
 80036d4:	371c      	adds	r7, #28
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr

080036de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036de:	b480      	push	{r7}
 80036e0:	b087      	sub	sp, #28
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	f023 0210 	bic.w	r2, r3, #16
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003708:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	031b      	lsls	r3, r3, #12
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	4313      	orrs	r3, r2
 8003712:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800371a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	011b      	lsls	r3, r3, #4
 8003720:	697a      	ldr	r2, [r7, #20]
 8003722:	4313      	orrs	r3, r2
 8003724:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	693a      	ldr	r2, [r7, #16]
 800372a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	621a      	str	r2, [r3, #32]
}
 8003732:	bf00      	nop
 8003734:	371c      	adds	r7, #28
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800373e:	b480      	push	{r7}
 8003740:	b085      	sub	sp, #20
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
 8003746:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003754:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	4313      	orrs	r3, r2
 800375c:	f043 0307 	orr.w	r3, r3, #7
 8003760:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	609a      	str	r2, [r3, #8]
}
 8003768:	bf00      	nop
 800376a:	3714      	adds	r7, #20
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003774:	b480      	push	{r7}
 8003776:	b087      	sub	sp, #28
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
 8003780:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800378e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	021a      	lsls	r2, r3, #8
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	431a      	orrs	r2, r3
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	4313      	orrs	r3, r2
 800379c:	697a      	ldr	r2, [r7, #20]
 800379e:	4313      	orrs	r3, r2
 80037a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	697a      	ldr	r2, [r7, #20]
 80037a6:	609a      	str	r2, [r3, #8]
}
 80037a8:	bf00      	nop
 80037aa:	371c      	adds	r7, #28
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d101      	bne.n	80037cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037c8:	2302      	movs	r3, #2
 80037ca:	e068      	b.n	800389e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2202      	movs	r2, #2
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a2e      	ldr	r2, [pc, #184]	; (80038ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d004      	beq.n	8003800 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a2d      	ldr	r2, [pc, #180]	; (80038b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d108      	bne.n	8003812 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003806:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003818:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	4313      	orrs	r3, r2
 8003822:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a1e      	ldr	r2, [pc, #120]	; (80038ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d01d      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800383e:	d018      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a1b      	ldr	r2, [pc, #108]	; (80038b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d013      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a1a      	ldr	r2, [pc, #104]	; (80038b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d00e      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a18      	ldr	r2, [pc, #96]	; (80038bc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d009      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a13      	ldr	r2, [pc, #76]	; (80038b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d004      	beq.n	8003872 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a14      	ldr	r2, [pc, #80]	; (80038c0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d10c      	bne.n	800388c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003878:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	68ba      	ldr	r2, [r7, #8]
 8003880:	4313      	orrs	r3, r2
 8003882:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3714      	adds	r7, #20
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	40012c00 	.word	0x40012c00
 80038b0:	40013400 	.word	0x40013400
 80038b4:	40000400 	.word	0x40000400
 80038b8:	40000800 	.word	0x40000800
 80038bc:	40000c00 	.word	0x40000c00
 80038c0:	40014000 	.word	0x40014000

080038c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e040      	b.n	8003994 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003916:	2b00      	cmp	r3, #0
 8003918:	d106      	bne.n	8003928 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7fd fb0a 	bl	8000f3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2224      	movs	r2, #36	; 0x24
 800392c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 0201 	bic.w	r2, r2, #1
 800393c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003942:	2b00      	cmp	r3, #0
 8003944:	d002      	beq.n	800394c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 fb6a 	bl	8004020 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 f8af 	bl	8003ab0 <UART_SetConfig>
 8003952:	4603      	mov	r3, r0
 8003954:	2b01      	cmp	r3, #1
 8003956:	d101      	bne.n	800395c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e01b      	b.n	8003994 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800396a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800397a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f042 0201 	orr.w	r2, r2, #1
 800398a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 fbe9 	bl	8004164 <UART_CheckIdleState>
 8003992:	4603      	mov	r3, r0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b08a      	sub	sp, #40	; 0x28
 80039a0:	af02      	add	r7, sp, #8
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	603b      	str	r3, [r7, #0]
 80039a8:	4613      	mov	r3, r2
 80039aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039b0:	2b20      	cmp	r3, #32
 80039b2:	d178      	bne.n	8003aa6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d002      	beq.n	80039c0 <HAL_UART_Transmit+0x24>
 80039ba:	88fb      	ldrh	r3, [r7, #6]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e071      	b.n	8003aa8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2221      	movs	r2, #33	; 0x21
 80039d0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039d2:	f7fd fca9 	bl	8001328 <HAL_GetTick>
 80039d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	88fa      	ldrh	r2, [r7, #6]
 80039dc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	88fa      	ldrh	r2, [r7, #6]
 80039e4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039f0:	d108      	bne.n	8003a04 <HAL_UART_Transmit+0x68>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d104      	bne.n	8003a04 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	61bb      	str	r3, [r7, #24]
 8003a02:	e003      	b.n	8003a0c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a0c:	e030      	b.n	8003a70 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	9300      	str	r3, [sp, #0]
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	2200      	movs	r2, #0
 8003a16:	2180      	movs	r1, #128	; 0x80
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 fc4b 	bl	80042b4 <UART_WaitOnFlagUntilTimeout>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d004      	beq.n	8003a2e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e03c      	b.n	8003aa8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d10b      	bne.n	8003a4c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	881a      	ldrh	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a40:	b292      	uxth	r2, r2
 8003a42:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	3302      	adds	r3, #2
 8003a48:	61bb      	str	r3, [r7, #24]
 8003a4a:	e008      	b.n	8003a5e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	781a      	ldrb	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	b292      	uxth	r2, r2
 8003a56:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	3b01      	subs	r3, #1
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1c8      	bne.n	8003a0e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	2200      	movs	r2, #0
 8003a84:	2140      	movs	r1, #64	; 0x40
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f000 fc14 	bl	80042b4 <UART_WaitOnFlagUntilTimeout>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d004      	beq.n	8003a9c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2220      	movs	r2, #32
 8003a96:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e005      	b.n	8003aa8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	e000      	b.n	8003aa8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003aa6:	2302      	movs	r3, #2
  }
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3720      	adds	r7, #32
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ab4:	b08a      	sub	sp, #40	; 0x28
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003aba:	2300      	movs	r3, #0
 8003abc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	689a      	ldr	r2, [r3, #8]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	69db      	ldr	r3, [r3, #28]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	4ba4      	ldr	r3, [pc, #656]	; (8003d70 <UART_SetConfig+0x2c0>)
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	68fa      	ldr	r2, [r7, #12]
 8003ae4:	6812      	ldr	r2, [r2, #0]
 8003ae6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ae8:	430b      	orrs	r3, r1
 8003aea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	68da      	ldr	r2, [r3, #12]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a99      	ldr	r2, [pc, #612]	; (8003d74 <UART_SetConfig+0x2c4>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d004      	beq.n	8003b1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a90      	ldr	r2, [pc, #576]	; (8003d78 <UART_SetConfig+0x2c8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d126      	bne.n	8003b88 <UART_SetConfig+0xd8>
 8003b3a:	4b90      	ldr	r3, [pc, #576]	; (8003d7c <UART_SetConfig+0x2cc>)
 8003b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b40:	f003 0303 	and.w	r3, r3, #3
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	d81b      	bhi.n	8003b80 <UART_SetConfig+0xd0>
 8003b48:	a201      	add	r2, pc, #4	; (adr r2, 8003b50 <UART_SetConfig+0xa0>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003b61 	.word	0x08003b61
 8003b54:	08003b71 	.word	0x08003b71
 8003b58:	08003b69 	.word	0x08003b69
 8003b5c:	08003b79 	.word	0x08003b79
 8003b60:	2301      	movs	r3, #1
 8003b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b66:	e116      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b6e:	e112      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003b70:	2304      	movs	r3, #4
 8003b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b76:	e10e      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003b78:	2308      	movs	r3, #8
 8003b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b7e:	e10a      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003b80:	2310      	movs	r3, #16
 8003b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b86:	e106      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a7c      	ldr	r2, [pc, #496]	; (8003d80 <UART_SetConfig+0x2d0>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d138      	bne.n	8003c04 <UART_SetConfig+0x154>
 8003b92:	4b7a      	ldr	r3, [pc, #488]	; (8003d7c <UART_SetConfig+0x2cc>)
 8003b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b98:	f003 030c 	and.w	r3, r3, #12
 8003b9c:	2b0c      	cmp	r3, #12
 8003b9e:	d82d      	bhi.n	8003bfc <UART_SetConfig+0x14c>
 8003ba0:	a201      	add	r2, pc, #4	; (adr r2, 8003ba8 <UART_SetConfig+0xf8>)
 8003ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba6:	bf00      	nop
 8003ba8:	08003bdd 	.word	0x08003bdd
 8003bac:	08003bfd 	.word	0x08003bfd
 8003bb0:	08003bfd 	.word	0x08003bfd
 8003bb4:	08003bfd 	.word	0x08003bfd
 8003bb8:	08003bed 	.word	0x08003bed
 8003bbc:	08003bfd 	.word	0x08003bfd
 8003bc0:	08003bfd 	.word	0x08003bfd
 8003bc4:	08003bfd 	.word	0x08003bfd
 8003bc8:	08003be5 	.word	0x08003be5
 8003bcc:	08003bfd 	.word	0x08003bfd
 8003bd0:	08003bfd 	.word	0x08003bfd
 8003bd4:	08003bfd 	.word	0x08003bfd
 8003bd8:	08003bf5 	.word	0x08003bf5
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003be2:	e0d8      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003be4:	2302      	movs	r3, #2
 8003be6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bea:	e0d4      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003bec:	2304      	movs	r3, #4
 8003bee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bf2:	e0d0      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003bf4:	2308      	movs	r3, #8
 8003bf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bfa:	e0cc      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003bfc:	2310      	movs	r3, #16
 8003bfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c02:	e0c8      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a5e      	ldr	r2, [pc, #376]	; (8003d84 <UART_SetConfig+0x2d4>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d125      	bne.n	8003c5a <UART_SetConfig+0x1aa>
 8003c0e:	4b5b      	ldr	r3, [pc, #364]	; (8003d7c <UART_SetConfig+0x2cc>)
 8003c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c14:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003c18:	2b30      	cmp	r3, #48	; 0x30
 8003c1a:	d016      	beq.n	8003c4a <UART_SetConfig+0x19a>
 8003c1c:	2b30      	cmp	r3, #48	; 0x30
 8003c1e:	d818      	bhi.n	8003c52 <UART_SetConfig+0x1a2>
 8003c20:	2b20      	cmp	r3, #32
 8003c22:	d00a      	beq.n	8003c3a <UART_SetConfig+0x18a>
 8003c24:	2b20      	cmp	r3, #32
 8003c26:	d814      	bhi.n	8003c52 <UART_SetConfig+0x1a2>
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d002      	beq.n	8003c32 <UART_SetConfig+0x182>
 8003c2c:	2b10      	cmp	r3, #16
 8003c2e:	d008      	beq.n	8003c42 <UART_SetConfig+0x192>
 8003c30:	e00f      	b.n	8003c52 <UART_SetConfig+0x1a2>
 8003c32:	2300      	movs	r3, #0
 8003c34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c38:	e0ad      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c40:	e0a9      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003c42:	2304      	movs	r3, #4
 8003c44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c48:	e0a5      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003c4a:	2308      	movs	r3, #8
 8003c4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c50:	e0a1      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003c52:	2310      	movs	r3, #16
 8003c54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c58:	e09d      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a4a      	ldr	r2, [pc, #296]	; (8003d88 <UART_SetConfig+0x2d8>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d125      	bne.n	8003cb0 <UART_SetConfig+0x200>
 8003c64:	4b45      	ldr	r3, [pc, #276]	; (8003d7c <UART_SetConfig+0x2cc>)
 8003c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c6a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003c6e:	2bc0      	cmp	r3, #192	; 0xc0
 8003c70:	d016      	beq.n	8003ca0 <UART_SetConfig+0x1f0>
 8003c72:	2bc0      	cmp	r3, #192	; 0xc0
 8003c74:	d818      	bhi.n	8003ca8 <UART_SetConfig+0x1f8>
 8003c76:	2b80      	cmp	r3, #128	; 0x80
 8003c78:	d00a      	beq.n	8003c90 <UART_SetConfig+0x1e0>
 8003c7a:	2b80      	cmp	r3, #128	; 0x80
 8003c7c:	d814      	bhi.n	8003ca8 <UART_SetConfig+0x1f8>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <UART_SetConfig+0x1d8>
 8003c82:	2b40      	cmp	r3, #64	; 0x40
 8003c84:	d008      	beq.n	8003c98 <UART_SetConfig+0x1e8>
 8003c86:	e00f      	b.n	8003ca8 <UART_SetConfig+0x1f8>
 8003c88:	2300      	movs	r3, #0
 8003c8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c8e:	e082      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003c90:	2302      	movs	r3, #2
 8003c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c96:	e07e      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003c98:	2304      	movs	r3, #4
 8003c9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c9e:	e07a      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003ca0:	2308      	movs	r3, #8
 8003ca2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ca6:	e076      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003ca8:	2310      	movs	r3, #16
 8003caa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cae:	e072      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a35      	ldr	r2, [pc, #212]	; (8003d8c <UART_SetConfig+0x2dc>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d12a      	bne.n	8003d10 <UART_SetConfig+0x260>
 8003cba:	4b30      	ldr	r3, [pc, #192]	; (8003d7c <UART_SetConfig+0x2cc>)
 8003cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cc4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cc8:	d01a      	beq.n	8003d00 <UART_SetConfig+0x250>
 8003cca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cce:	d81b      	bhi.n	8003d08 <UART_SetConfig+0x258>
 8003cd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cd4:	d00c      	beq.n	8003cf0 <UART_SetConfig+0x240>
 8003cd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cda:	d815      	bhi.n	8003d08 <UART_SetConfig+0x258>
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d003      	beq.n	8003ce8 <UART_SetConfig+0x238>
 8003ce0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ce4:	d008      	beq.n	8003cf8 <UART_SetConfig+0x248>
 8003ce6:	e00f      	b.n	8003d08 <UART_SetConfig+0x258>
 8003ce8:	2300      	movs	r3, #0
 8003cea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cee:	e052      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cf6:	e04e      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003cf8:	2304      	movs	r3, #4
 8003cfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cfe:	e04a      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003d00:	2308      	movs	r3, #8
 8003d02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d06:	e046      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003d08:	2310      	movs	r3, #16
 8003d0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d0e:	e042      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a17      	ldr	r2, [pc, #92]	; (8003d74 <UART_SetConfig+0x2c4>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d13a      	bne.n	8003d90 <UART_SetConfig+0x2e0>
 8003d1a:	4b18      	ldr	r3, [pc, #96]	; (8003d7c <UART_SetConfig+0x2cc>)
 8003d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d20:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d24:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d28:	d01a      	beq.n	8003d60 <UART_SetConfig+0x2b0>
 8003d2a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d2e:	d81b      	bhi.n	8003d68 <UART_SetConfig+0x2b8>
 8003d30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d34:	d00c      	beq.n	8003d50 <UART_SetConfig+0x2a0>
 8003d36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d3a:	d815      	bhi.n	8003d68 <UART_SetConfig+0x2b8>
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <UART_SetConfig+0x298>
 8003d40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d44:	d008      	beq.n	8003d58 <UART_SetConfig+0x2a8>
 8003d46:	e00f      	b.n	8003d68 <UART_SetConfig+0x2b8>
 8003d48:	2300      	movs	r3, #0
 8003d4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d4e:	e022      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003d50:	2302      	movs	r3, #2
 8003d52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d56:	e01e      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003d58:	2304      	movs	r3, #4
 8003d5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d5e:	e01a      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003d60:	2308      	movs	r3, #8
 8003d62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d66:	e016      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003d68:	2310      	movs	r3, #16
 8003d6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d6e:	e012      	b.n	8003d96 <UART_SetConfig+0x2e6>
 8003d70:	efff69f3 	.word	0xefff69f3
 8003d74:	40008000 	.word	0x40008000
 8003d78:	40013800 	.word	0x40013800
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	40004400 	.word	0x40004400
 8003d84:	40004800 	.word	0x40004800
 8003d88:	40004c00 	.word	0x40004c00
 8003d8c:	40005000 	.word	0x40005000
 8003d90:	2310      	movs	r3, #16
 8003d92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a9f      	ldr	r2, [pc, #636]	; (8004018 <UART_SetConfig+0x568>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d17a      	bne.n	8003e96 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003da0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d824      	bhi.n	8003df2 <UART_SetConfig+0x342>
 8003da8:	a201      	add	r2, pc, #4	; (adr r2, 8003db0 <UART_SetConfig+0x300>)
 8003daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dae:	bf00      	nop
 8003db0:	08003dd5 	.word	0x08003dd5
 8003db4:	08003df3 	.word	0x08003df3
 8003db8:	08003ddd 	.word	0x08003ddd
 8003dbc:	08003df3 	.word	0x08003df3
 8003dc0:	08003de3 	.word	0x08003de3
 8003dc4:	08003df3 	.word	0x08003df3
 8003dc8:	08003df3 	.word	0x08003df3
 8003dcc:	08003df3 	.word	0x08003df3
 8003dd0:	08003deb 	.word	0x08003deb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dd4:	f7fe fbb6 	bl	8002544 <HAL_RCC_GetPCLK1Freq>
 8003dd8:	61f8      	str	r0, [r7, #28]
        break;
 8003dda:	e010      	b.n	8003dfe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ddc:	4b8f      	ldr	r3, [pc, #572]	; (800401c <UART_SetConfig+0x56c>)
 8003dde:	61fb      	str	r3, [r7, #28]
        break;
 8003de0:	e00d      	b.n	8003dfe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003de2:	f7fe fb17 	bl	8002414 <HAL_RCC_GetSysClockFreq>
 8003de6:	61f8      	str	r0, [r7, #28]
        break;
 8003de8:	e009      	b.n	8003dfe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dee:	61fb      	str	r3, [r7, #28]
        break;
 8003df0:	e005      	b.n	8003dfe <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003df2:	2300      	movs	r3, #0
 8003df4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003dfc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 80fb 	beq.w	8003ffc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	005b      	lsls	r3, r3, #1
 8003e0e:	4413      	add	r3, r2
 8003e10:	69fa      	ldr	r2, [r7, #28]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d305      	bcc.n	8003e22 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e1c:	69fa      	ldr	r2, [r7, #28]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d903      	bls.n	8003e2a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003e28:	e0e8      	b.n	8003ffc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	461c      	mov	r4, r3
 8003e30:	4615      	mov	r5, r2
 8003e32:	f04f 0200 	mov.w	r2, #0
 8003e36:	f04f 0300 	mov.w	r3, #0
 8003e3a:	022b      	lsls	r3, r5, #8
 8003e3c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003e40:	0222      	lsls	r2, r4, #8
 8003e42:	68f9      	ldr	r1, [r7, #12]
 8003e44:	6849      	ldr	r1, [r1, #4]
 8003e46:	0849      	lsrs	r1, r1, #1
 8003e48:	2000      	movs	r0, #0
 8003e4a:	4688      	mov	r8, r1
 8003e4c:	4681      	mov	r9, r0
 8003e4e:	eb12 0a08 	adds.w	sl, r2, r8
 8003e52:	eb43 0b09 	adc.w	fp, r3, r9
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	603b      	str	r3, [r7, #0]
 8003e5e:	607a      	str	r2, [r7, #4]
 8003e60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e64:	4650      	mov	r0, sl
 8003e66:	4659      	mov	r1, fp
 8003e68:	f7fc fa02 	bl	8000270 <__aeabi_uldivmod>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	4613      	mov	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e7a:	d308      	bcc.n	8003e8e <UART_SetConfig+0x3de>
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e82:	d204      	bcs.n	8003e8e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	60da      	str	r2, [r3, #12]
 8003e8c:	e0b6      	b.n	8003ffc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003e94:	e0b2      	b.n	8003ffc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e9e:	d15e      	bne.n	8003f5e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003ea0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d828      	bhi.n	8003efa <UART_SetConfig+0x44a>
 8003ea8:	a201      	add	r2, pc, #4	; (adr r2, 8003eb0 <UART_SetConfig+0x400>)
 8003eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eae:	bf00      	nop
 8003eb0:	08003ed5 	.word	0x08003ed5
 8003eb4:	08003edd 	.word	0x08003edd
 8003eb8:	08003ee5 	.word	0x08003ee5
 8003ebc:	08003efb 	.word	0x08003efb
 8003ec0:	08003eeb 	.word	0x08003eeb
 8003ec4:	08003efb 	.word	0x08003efb
 8003ec8:	08003efb 	.word	0x08003efb
 8003ecc:	08003efb 	.word	0x08003efb
 8003ed0:	08003ef3 	.word	0x08003ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ed4:	f7fe fb36 	bl	8002544 <HAL_RCC_GetPCLK1Freq>
 8003ed8:	61f8      	str	r0, [r7, #28]
        break;
 8003eda:	e014      	b.n	8003f06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003edc:	f7fe fb48 	bl	8002570 <HAL_RCC_GetPCLK2Freq>
 8003ee0:	61f8      	str	r0, [r7, #28]
        break;
 8003ee2:	e010      	b.n	8003f06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ee4:	4b4d      	ldr	r3, [pc, #308]	; (800401c <UART_SetConfig+0x56c>)
 8003ee6:	61fb      	str	r3, [r7, #28]
        break;
 8003ee8:	e00d      	b.n	8003f06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eea:	f7fe fa93 	bl	8002414 <HAL_RCC_GetSysClockFreq>
 8003eee:	61f8      	str	r0, [r7, #28]
        break;
 8003ef0:	e009      	b.n	8003f06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ef6:	61fb      	str	r3, [r7, #28]
        break;
 8003ef8:	e005      	b.n	8003f06 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003efa:	2300      	movs	r3, #0
 8003efc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003f04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d077      	beq.n	8003ffc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	005a      	lsls	r2, r3, #1
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	085b      	lsrs	r3, r3, #1
 8003f16:	441a      	add	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f20:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	2b0f      	cmp	r3, #15
 8003f26:	d916      	bls.n	8003f56 <UART_SetConfig+0x4a6>
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f2e:	d212      	bcs.n	8003f56 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	f023 030f 	bic.w	r3, r3, #15
 8003f38:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	085b      	lsrs	r3, r3, #1
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	f003 0307 	and.w	r3, r3, #7
 8003f44:	b29a      	uxth	r2, r3
 8003f46:	8afb      	ldrh	r3, [r7, #22]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	8afa      	ldrh	r2, [r7, #22]
 8003f52:	60da      	str	r2, [r3, #12]
 8003f54:	e052      	b.n	8003ffc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003f5c:	e04e      	b.n	8003ffc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f5e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f62:	2b08      	cmp	r3, #8
 8003f64:	d827      	bhi.n	8003fb6 <UART_SetConfig+0x506>
 8003f66:	a201      	add	r2, pc, #4	; (adr r2, 8003f6c <UART_SetConfig+0x4bc>)
 8003f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f6c:	08003f91 	.word	0x08003f91
 8003f70:	08003f99 	.word	0x08003f99
 8003f74:	08003fa1 	.word	0x08003fa1
 8003f78:	08003fb7 	.word	0x08003fb7
 8003f7c:	08003fa7 	.word	0x08003fa7
 8003f80:	08003fb7 	.word	0x08003fb7
 8003f84:	08003fb7 	.word	0x08003fb7
 8003f88:	08003fb7 	.word	0x08003fb7
 8003f8c:	08003faf 	.word	0x08003faf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f90:	f7fe fad8 	bl	8002544 <HAL_RCC_GetPCLK1Freq>
 8003f94:	61f8      	str	r0, [r7, #28]
        break;
 8003f96:	e014      	b.n	8003fc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f98:	f7fe faea 	bl	8002570 <HAL_RCC_GetPCLK2Freq>
 8003f9c:	61f8      	str	r0, [r7, #28]
        break;
 8003f9e:	e010      	b.n	8003fc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fa0:	4b1e      	ldr	r3, [pc, #120]	; (800401c <UART_SetConfig+0x56c>)
 8003fa2:	61fb      	str	r3, [r7, #28]
        break;
 8003fa4:	e00d      	b.n	8003fc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fa6:	f7fe fa35 	bl	8002414 <HAL_RCC_GetSysClockFreq>
 8003faa:	61f8      	str	r0, [r7, #28]
        break;
 8003fac:	e009      	b.n	8003fc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fb2:	61fb      	str	r3, [r7, #28]
        break;
 8003fb4:	e005      	b.n	8003fc2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003fc0:	bf00      	nop
    }

    if (pclk != 0U)
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d019      	beq.n	8003ffc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	085a      	lsrs	r2, r3, #1
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	441a      	add	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fda:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	2b0f      	cmp	r3, #15
 8003fe0:	d909      	bls.n	8003ff6 <UART_SetConfig+0x546>
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fe8:	d205      	bcs.n	8003ff6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	60da      	str	r2, [r3, #12]
 8003ff4:	e002      	b.n	8003ffc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004008:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800400c:	4618      	mov	r0, r3
 800400e:	3728      	adds	r7, #40	; 0x28
 8004010:	46bd      	mov	sp, r7
 8004012:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004016:	bf00      	nop
 8004018:	40008000 	.word	0x40008000
 800401c:	00f42400 	.word	0x00f42400

08004020 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	f003 0308 	and.w	r3, r3, #8
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00a      	beq.n	800404a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	430a      	orrs	r2, r1
 8004048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00a      	beq.n	800406c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004070:	f003 0302 	and.w	r3, r3, #2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00a      	beq.n	800408e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004092:	f003 0304 	and.w	r3, r3, #4
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00a      	beq.n	80040b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b4:	f003 0310 	and.w	r3, r3, #16
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00a      	beq.n	80040d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	f003 0320 	and.w	r3, r3, #32
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00a      	beq.n	80040f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d01a      	beq.n	8004136 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	430a      	orrs	r2, r1
 8004114:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800411e:	d10a      	bne.n	8004136 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00a      	beq.n	8004158 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	430a      	orrs	r2, r1
 8004156:	605a      	str	r2, [r3, #4]
  }
}
 8004158:	bf00      	nop
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b098      	sub	sp, #96	; 0x60
 8004168:	af02      	add	r7, sp, #8
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004174:	f7fd f8d8 	bl	8001328 <HAL_GetTick>
 8004178:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0308 	and.w	r3, r3, #8
 8004184:	2b08      	cmp	r3, #8
 8004186:	d12e      	bne.n	80041e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004188:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004190:	2200      	movs	r2, #0
 8004192:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f88c 	bl	80042b4 <UART_WaitOnFlagUntilTimeout>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d021      	beq.n	80041e6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041aa:	e853 3f00 	ldrex	r3, [r3]
 80041ae:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80041b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041b6:	653b      	str	r3, [r7, #80]	; 0x50
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	461a      	mov	r2, r3
 80041be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041c0:	647b      	str	r3, [r7, #68]	; 0x44
 80041c2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80041c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041c8:	e841 2300 	strex	r3, r2, [r1]
 80041cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80041ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1e6      	bne.n	80041a2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2220      	movs	r2, #32
 80041d8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e062      	b.n	80042ac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0304 	and.w	r3, r3, #4
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d149      	bne.n	8004288 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041f8:	9300      	str	r3, [sp, #0]
 80041fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041fc:	2200      	movs	r2, #0
 80041fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f856 	bl	80042b4 <UART_WaitOnFlagUntilTimeout>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d03c      	beq.n	8004288 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004216:	e853 3f00 	ldrex	r3, [r3]
 800421a:	623b      	str	r3, [r7, #32]
   return(result);
 800421c:	6a3b      	ldr	r3, [r7, #32]
 800421e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004222:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	461a      	mov	r2, r3
 800422a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800422c:	633b      	str	r3, [r7, #48]	; 0x30
 800422e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004230:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004232:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004234:	e841 2300 	strex	r3, r2, [r1]
 8004238:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800423a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1e6      	bne.n	800420e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	3308      	adds	r3, #8
 8004246:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	e853 3f00 	ldrex	r3, [r3]
 800424e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 0301 	bic.w	r3, r3, #1
 8004256:	64bb      	str	r3, [r7, #72]	; 0x48
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	3308      	adds	r3, #8
 800425e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004260:	61fa      	str	r2, [r7, #28]
 8004262:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004264:	69b9      	ldr	r1, [r7, #24]
 8004266:	69fa      	ldr	r2, [r7, #28]
 8004268:	e841 2300 	strex	r3, r2, [r1]
 800426c:	617b      	str	r3, [r7, #20]
   return(result);
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1e5      	bne.n	8004240 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2220      	movs	r2, #32
 8004278:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e011      	b.n	80042ac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2220      	movs	r2, #32
 800428c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2220      	movs	r2, #32
 8004292:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3758      	adds	r7, #88	; 0x58
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	603b      	str	r3, [r7, #0]
 80042c0:	4613      	mov	r3, r2
 80042c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042c4:	e049      	b.n	800435a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042cc:	d045      	beq.n	800435a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ce:	f7fd f82b 	bl	8001328 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d302      	bcc.n	80042e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d101      	bne.n	80042e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e048      	b.n	800437a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d031      	beq.n	800435a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	69db      	ldr	r3, [r3, #28]
 80042fc:	f003 0308 	and.w	r3, r3, #8
 8004300:	2b08      	cmp	r3, #8
 8004302:	d110      	bne.n	8004326 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2208      	movs	r2, #8
 800430a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f838 	bl	8004382 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2208      	movs	r2, #8
 8004316:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e029      	b.n	800437a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004330:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004334:	d111      	bne.n	800435a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800433e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004340:	68f8      	ldr	r0, [r7, #12]
 8004342:	f000 f81e 	bl	8004382 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2220      	movs	r2, #32
 800434a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e00f      	b.n	800437a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69da      	ldr	r2, [r3, #28]
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	4013      	ands	r3, r2
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	429a      	cmp	r2, r3
 8004368:	bf0c      	ite	eq
 800436a:	2301      	moveq	r3, #1
 800436c:	2300      	movne	r3, #0
 800436e:	b2db      	uxtb	r3, r3
 8004370:	461a      	mov	r2, r3
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	429a      	cmp	r2, r3
 8004376:	d0a6      	beq.n	80042c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004382:	b480      	push	{r7}
 8004384:	b095      	sub	sp, #84	; 0x54
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004392:	e853 3f00 	ldrex	r3, [r3]
 8004396:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800439e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	461a      	mov	r2, r3
 80043a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043a8:	643b      	str	r3, [r7, #64]	; 0x40
 80043aa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80043ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043b0:	e841 2300 	strex	r3, r2, [r1]
 80043b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80043b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1e6      	bne.n	800438a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	3308      	adds	r3, #8
 80043c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c4:	6a3b      	ldr	r3, [r7, #32]
 80043c6:	e853 3f00 	ldrex	r3, [r3]
 80043ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	f023 0301 	bic.w	r3, r3, #1
 80043d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	3308      	adds	r3, #8
 80043da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80043dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80043de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043e4:	e841 2300 	strex	r3, r2, [r1]
 80043e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80043ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1e5      	bne.n	80043bc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d118      	bne.n	800442a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	e853 3f00 	ldrex	r3, [r3]
 8004404:	60bb      	str	r3, [r7, #8]
   return(result);
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f023 0310 	bic.w	r3, r3, #16
 800440c:	647b      	str	r3, [r7, #68]	; 0x44
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004416:	61bb      	str	r3, [r7, #24]
 8004418:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441a:	6979      	ldr	r1, [r7, #20]
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	613b      	str	r3, [r7, #16]
   return(result);
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1e6      	bne.n	80043f8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800443e:	bf00      	nop
 8004440:	3754      	adds	r7, #84	; 0x54
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr
	...

0800444c <std>:
 800444c:	2300      	movs	r3, #0
 800444e:	b510      	push	{r4, lr}
 8004450:	4604      	mov	r4, r0
 8004452:	e9c0 3300 	strd	r3, r3, [r0]
 8004456:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800445a:	6083      	str	r3, [r0, #8]
 800445c:	8181      	strh	r1, [r0, #12]
 800445e:	6643      	str	r3, [r0, #100]	; 0x64
 8004460:	81c2      	strh	r2, [r0, #14]
 8004462:	6183      	str	r3, [r0, #24]
 8004464:	4619      	mov	r1, r3
 8004466:	2208      	movs	r2, #8
 8004468:	305c      	adds	r0, #92	; 0x5c
 800446a:	f000 f9e5 	bl	8004838 <memset>
 800446e:	4b05      	ldr	r3, [pc, #20]	; (8004484 <std+0x38>)
 8004470:	6263      	str	r3, [r4, #36]	; 0x24
 8004472:	4b05      	ldr	r3, [pc, #20]	; (8004488 <std+0x3c>)
 8004474:	62a3      	str	r3, [r4, #40]	; 0x28
 8004476:	4b05      	ldr	r3, [pc, #20]	; (800448c <std+0x40>)
 8004478:	62e3      	str	r3, [r4, #44]	; 0x2c
 800447a:	4b05      	ldr	r3, [pc, #20]	; (8004490 <std+0x44>)
 800447c:	6224      	str	r4, [r4, #32]
 800447e:	6323      	str	r3, [r4, #48]	; 0x30
 8004480:	bd10      	pop	{r4, pc}
 8004482:	bf00      	nop
 8004484:	08004689 	.word	0x08004689
 8004488:	080046ab 	.word	0x080046ab
 800448c:	080046e3 	.word	0x080046e3
 8004490:	08004707 	.word	0x08004707

08004494 <stdio_exit_handler>:
 8004494:	4a02      	ldr	r2, [pc, #8]	; (80044a0 <stdio_exit_handler+0xc>)
 8004496:	4903      	ldr	r1, [pc, #12]	; (80044a4 <stdio_exit_handler+0x10>)
 8004498:	4803      	ldr	r0, [pc, #12]	; (80044a8 <stdio_exit_handler+0x14>)
 800449a:	f000 b869 	b.w	8004570 <_fwalk_sglue>
 800449e:	bf00      	nop
 80044a0:	2000000c 	.word	0x2000000c
 80044a4:	080051d1 	.word	0x080051d1
 80044a8:	20000018 	.word	0x20000018

080044ac <cleanup_stdio>:
 80044ac:	6841      	ldr	r1, [r0, #4]
 80044ae:	4b0c      	ldr	r3, [pc, #48]	; (80044e0 <cleanup_stdio+0x34>)
 80044b0:	4299      	cmp	r1, r3
 80044b2:	b510      	push	{r4, lr}
 80044b4:	4604      	mov	r4, r0
 80044b6:	d001      	beq.n	80044bc <cleanup_stdio+0x10>
 80044b8:	f000 fe8a 	bl	80051d0 <_fflush_r>
 80044bc:	68a1      	ldr	r1, [r4, #8]
 80044be:	4b09      	ldr	r3, [pc, #36]	; (80044e4 <cleanup_stdio+0x38>)
 80044c0:	4299      	cmp	r1, r3
 80044c2:	d002      	beq.n	80044ca <cleanup_stdio+0x1e>
 80044c4:	4620      	mov	r0, r4
 80044c6:	f000 fe83 	bl	80051d0 <_fflush_r>
 80044ca:	68e1      	ldr	r1, [r4, #12]
 80044cc:	4b06      	ldr	r3, [pc, #24]	; (80044e8 <cleanup_stdio+0x3c>)
 80044ce:	4299      	cmp	r1, r3
 80044d0:	d004      	beq.n	80044dc <cleanup_stdio+0x30>
 80044d2:	4620      	mov	r0, r4
 80044d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044d8:	f000 be7a 	b.w	80051d0 <_fflush_r>
 80044dc:	bd10      	pop	{r4, pc}
 80044de:	bf00      	nop
 80044e0:	20000210 	.word	0x20000210
 80044e4:	20000278 	.word	0x20000278
 80044e8:	200002e0 	.word	0x200002e0

080044ec <global_stdio_init.part.0>:
 80044ec:	b510      	push	{r4, lr}
 80044ee:	4b0b      	ldr	r3, [pc, #44]	; (800451c <global_stdio_init.part.0+0x30>)
 80044f0:	4c0b      	ldr	r4, [pc, #44]	; (8004520 <global_stdio_init.part.0+0x34>)
 80044f2:	4a0c      	ldr	r2, [pc, #48]	; (8004524 <global_stdio_init.part.0+0x38>)
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	4620      	mov	r0, r4
 80044f8:	2200      	movs	r2, #0
 80044fa:	2104      	movs	r1, #4
 80044fc:	f7ff ffa6 	bl	800444c <std>
 8004500:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004504:	2201      	movs	r2, #1
 8004506:	2109      	movs	r1, #9
 8004508:	f7ff ffa0 	bl	800444c <std>
 800450c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004510:	2202      	movs	r2, #2
 8004512:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004516:	2112      	movs	r1, #18
 8004518:	f7ff bf98 	b.w	800444c <std>
 800451c:	20000348 	.word	0x20000348
 8004520:	20000210 	.word	0x20000210
 8004524:	08004495 	.word	0x08004495

08004528 <__sfp_lock_acquire>:
 8004528:	4801      	ldr	r0, [pc, #4]	; (8004530 <__sfp_lock_acquire+0x8>)
 800452a:	f000 b9fd 	b.w	8004928 <__retarget_lock_acquire_recursive>
 800452e:	bf00      	nop
 8004530:	20000351 	.word	0x20000351

08004534 <__sfp_lock_release>:
 8004534:	4801      	ldr	r0, [pc, #4]	; (800453c <__sfp_lock_release+0x8>)
 8004536:	f000 b9f8 	b.w	800492a <__retarget_lock_release_recursive>
 800453a:	bf00      	nop
 800453c:	20000351 	.word	0x20000351

08004540 <__sinit>:
 8004540:	b510      	push	{r4, lr}
 8004542:	4604      	mov	r4, r0
 8004544:	f7ff fff0 	bl	8004528 <__sfp_lock_acquire>
 8004548:	6a23      	ldr	r3, [r4, #32]
 800454a:	b11b      	cbz	r3, 8004554 <__sinit+0x14>
 800454c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004550:	f7ff bff0 	b.w	8004534 <__sfp_lock_release>
 8004554:	4b04      	ldr	r3, [pc, #16]	; (8004568 <__sinit+0x28>)
 8004556:	6223      	str	r3, [r4, #32]
 8004558:	4b04      	ldr	r3, [pc, #16]	; (800456c <__sinit+0x2c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1f5      	bne.n	800454c <__sinit+0xc>
 8004560:	f7ff ffc4 	bl	80044ec <global_stdio_init.part.0>
 8004564:	e7f2      	b.n	800454c <__sinit+0xc>
 8004566:	bf00      	nop
 8004568:	080044ad 	.word	0x080044ad
 800456c:	20000348 	.word	0x20000348

08004570 <_fwalk_sglue>:
 8004570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004574:	4607      	mov	r7, r0
 8004576:	4688      	mov	r8, r1
 8004578:	4614      	mov	r4, r2
 800457a:	2600      	movs	r6, #0
 800457c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004580:	f1b9 0901 	subs.w	r9, r9, #1
 8004584:	d505      	bpl.n	8004592 <_fwalk_sglue+0x22>
 8004586:	6824      	ldr	r4, [r4, #0]
 8004588:	2c00      	cmp	r4, #0
 800458a:	d1f7      	bne.n	800457c <_fwalk_sglue+0xc>
 800458c:	4630      	mov	r0, r6
 800458e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004592:	89ab      	ldrh	r3, [r5, #12]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d907      	bls.n	80045a8 <_fwalk_sglue+0x38>
 8004598:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800459c:	3301      	adds	r3, #1
 800459e:	d003      	beq.n	80045a8 <_fwalk_sglue+0x38>
 80045a0:	4629      	mov	r1, r5
 80045a2:	4638      	mov	r0, r7
 80045a4:	47c0      	blx	r8
 80045a6:	4306      	orrs	r6, r0
 80045a8:	3568      	adds	r5, #104	; 0x68
 80045aa:	e7e9      	b.n	8004580 <_fwalk_sglue+0x10>

080045ac <iprintf>:
 80045ac:	b40f      	push	{r0, r1, r2, r3}
 80045ae:	b507      	push	{r0, r1, r2, lr}
 80045b0:	4906      	ldr	r1, [pc, #24]	; (80045cc <iprintf+0x20>)
 80045b2:	ab04      	add	r3, sp, #16
 80045b4:	6808      	ldr	r0, [r1, #0]
 80045b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80045ba:	6881      	ldr	r1, [r0, #8]
 80045bc:	9301      	str	r3, [sp, #4]
 80045be:	f000 fad7 	bl	8004b70 <_vfiprintf_r>
 80045c2:	b003      	add	sp, #12
 80045c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80045c8:	b004      	add	sp, #16
 80045ca:	4770      	bx	lr
 80045cc:	20000064 	.word	0x20000064

080045d0 <_puts_r>:
 80045d0:	6a03      	ldr	r3, [r0, #32]
 80045d2:	b570      	push	{r4, r5, r6, lr}
 80045d4:	6884      	ldr	r4, [r0, #8]
 80045d6:	4605      	mov	r5, r0
 80045d8:	460e      	mov	r6, r1
 80045da:	b90b      	cbnz	r3, 80045e0 <_puts_r+0x10>
 80045dc:	f7ff ffb0 	bl	8004540 <__sinit>
 80045e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80045e2:	07db      	lsls	r3, r3, #31
 80045e4:	d405      	bmi.n	80045f2 <_puts_r+0x22>
 80045e6:	89a3      	ldrh	r3, [r4, #12]
 80045e8:	0598      	lsls	r0, r3, #22
 80045ea:	d402      	bmi.n	80045f2 <_puts_r+0x22>
 80045ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80045ee:	f000 f99b 	bl	8004928 <__retarget_lock_acquire_recursive>
 80045f2:	89a3      	ldrh	r3, [r4, #12]
 80045f4:	0719      	lsls	r1, r3, #28
 80045f6:	d513      	bpl.n	8004620 <_puts_r+0x50>
 80045f8:	6923      	ldr	r3, [r4, #16]
 80045fa:	b18b      	cbz	r3, 8004620 <_puts_r+0x50>
 80045fc:	3e01      	subs	r6, #1
 80045fe:	68a3      	ldr	r3, [r4, #8]
 8004600:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004604:	3b01      	subs	r3, #1
 8004606:	60a3      	str	r3, [r4, #8]
 8004608:	b9e9      	cbnz	r1, 8004646 <_puts_r+0x76>
 800460a:	2b00      	cmp	r3, #0
 800460c:	da2e      	bge.n	800466c <_puts_r+0x9c>
 800460e:	4622      	mov	r2, r4
 8004610:	210a      	movs	r1, #10
 8004612:	4628      	mov	r0, r5
 8004614:	f000 f87b 	bl	800470e <__swbuf_r>
 8004618:	3001      	adds	r0, #1
 800461a:	d007      	beq.n	800462c <_puts_r+0x5c>
 800461c:	250a      	movs	r5, #10
 800461e:	e007      	b.n	8004630 <_puts_r+0x60>
 8004620:	4621      	mov	r1, r4
 8004622:	4628      	mov	r0, r5
 8004624:	f000 f8b0 	bl	8004788 <__swsetup_r>
 8004628:	2800      	cmp	r0, #0
 800462a:	d0e7      	beq.n	80045fc <_puts_r+0x2c>
 800462c:	f04f 35ff 	mov.w	r5, #4294967295
 8004630:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004632:	07da      	lsls	r2, r3, #31
 8004634:	d405      	bmi.n	8004642 <_puts_r+0x72>
 8004636:	89a3      	ldrh	r3, [r4, #12]
 8004638:	059b      	lsls	r3, r3, #22
 800463a:	d402      	bmi.n	8004642 <_puts_r+0x72>
 800463c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800463e:	f000 f974 	bl	800492a <__retarget_lock_release_recursive>
 8004642:	4628      	mov	r0, r5
 8004644:	bd70      	pop	{r4, r5, r6, pc}
 8004646:	2b00      	cmp	r3, #0
 8004648:	da04      	bge.n	8004654 <_puts_r+0x84>
 800464a:	69a2      	ldr	r2, [r4, #24]
 800464c:	429a      	cmp	r2, r3
 800464e:	dc06      	bgt.n	800465e <_puts_r+0x8e>
 8004650:	290a      	cmp	r1, #10
 8004652:	d004      	beq.n	800465e <_puts_r+0x8e>
 8004654:	6823      	ldr	r3, [r4, #0]
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	6022      	str	r2, [r4, #0]
 800465a:	7019      	strb	r1, [r3, #0]
 800465c:	e7cf      	b.n	80045fe <_puts_r+0x2e>
 800465e:	4622      	mov	r2, r4
 8004660:	4628      	mov	r0, r5
 8004662:	f000 f854 	bl	800470e <__swbuf_r>
 8004666:	3001      	adds	r0, #1
 8004668:	d1c9      	bne.n	80045fe <_puts_r+0x2e>
 800466a:	e7df      	b.n	800462c <_puts_r+0x5c>
 800466c:	6823      	ldr	r3, [r4, #0]
 800466e:	250a      	movs	r5, #10
 8004670:	1c5a      	adds	r2, r3, #1
 8004672:	6022      	str	r2, [r4, #0]
 8004674:	701d      	strb	r5, [r3, #0]
 8004676:	e7db      	b.n	8004630 <_puts_r+0x60>

08004678 <puts>:
 8004678:	4b02      	ldr	r3, [pc, #8]	; (8004684 <puts+0xc>)
 800467a:	4601      	mov	r1, r0
 800467c:	6818      	ldr	r0, [r3, #0]
 800467e:	f7ff bfa7 	b.w	80045d0 <_puts_r>
 8004682:	bf00      	nop
 8004684:	20000064 	.word	0x20000064

08004688 <__sread>:
 8004688:	b510      	push	{r4, lr}
 800468a:	460c      	mov	r4, r1
 800468c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004690:	f000 f8fc 	bl	800488c <_read_r>
 8004694:	2800      	cmp	r0, #0
 8004696:	bfab      	itete	ge
 8004698:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800469a:	89a3      	ldrhlt	r3, [r4, #12]
 800469c:	181b      	addge	r3, r3, r0
 800469e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80046a2:	bfac      	ite	ge
 80046a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80046a6:	81a3      	strhlt	r3, [r4, #12]
 80046a8:	bd10      	pop	{r4, pc}

080046aa <__swrite>:
 80046aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ae:	461f      	mov	r7, r3
 80046b0:	898b      	ldrh	r3, [r1, #12]
 80046b2:	05db      	lsls	r3, r3, #23
 80046b4:	4605      	mov	r5, r0
 80046b6:	460c      	mov	r4, r1
 80046b8:	4616      	mov	r6, r2
 80046ba:	d505      	bpl.n	80046c8 <__swrite+0x1e>
 80046bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046c0:	2302      	movs	r3, #2
 80046c2:	2200      	movs	r2, #0
 80046c4:	f000 f8d0 	bl	8004868 <_lseek_r>
 80046c8:	89a3      	ldrh	r3, [r4, #12]
 80046ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046d2:	81a3      	strh	r3, [r4, #12]
 80046d4:	4632      	mov	r2, r6
 80046d6:	463b      	mov	r3, r7
 80046d8:	4628      	mov	r0, r5
 80046da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046de:	f000 b8e7 	b.w	80048b0 <_write_r>

080046e2 <__sseek>:
 80046e2:	b510      	push	{r4, lr}
 80046e4:	460c      	mov	r4, r1
 80046e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046ea:	f000 f8bd 	bl	8004868 <_lseek_r>
 80046ee:	1c43      	adds	r3, r0, #1
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	bf15      	itete	ne
 80046f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80046f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80046fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80046fe:	81a3      	strheq	r3, [r4, #12]
 8004700:	bf18      	it	ne
 8004702:	81a3      	strhne	r3, [r4, #12]
 8004704:	bd10      	pop	{r4, pc}

08004706 <__sclose>:
 8004706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800470a:	f000 b89d 	b.w	8004848 <_close_r>

0800470e <__swbuf_r>:
 800470e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004710:	460e      	mov	r6, r1
 8004712:	4614      	mov	r4, r2
 8004714:	4605      	mov	r5, r0
 8004716:	b118      	cbz	r0, 8004720 <__swbuf_r+0x12>
 8004718:	6a03      	ldr	r3, [r0, #32]
 800471a:	b90b      	cbnz	r3, 8004720 <__swbuf_r+0x12>
 800471c:	f7ff ff10 	bl	8004540 <__sinit>
 8004720:	69a3      	ldr	r3, [r4, #24]
 8004722:	60a3      	str	r3, [r4, #8]
 8004724:	89a3      	ldrh	r3, [r4, #12]
 8004726:	071a      	lsls	r2, r3, #28
 8004728:	d525      	bpl.n	8004776 <__swbuf_r+0x68>
 800472a:	6923      	ldr	r3, [r4, #16]
 800472c:	b31b      	cbz	r3, 8004776 <__swbuf_r+0x68>
 800472e:	6823      	ldr	r3, [r4, #0]
 8004730:	6922      	ldr	r2, [r4, #16]
 8004732:	1a98      	subs	r0, r3, r2
 8004734:	6963      	ldr	r3, [r4, #20]
 8004736:	b2f6      	uxtb	r6, r6
 8004738:	4283      	cmp	r3, r0
 800473a:	4637      	mov	r7, r6
 800473c:	dc04      	bgt.n	8004748 <__swbuf_r+0x3a>
 800473e:	4621      	mov	r1, r4
 8004740:	4628      	mov	r0, r5
 8004742:	f000 fd45 	bl	80051d0 <_fflush_r>
 8004746:	b9e0      	cbnz	r0, 8004782 <__swbuf_r+0x74>
 8004748:	68a3      	ldr	r3, [r4, #8]
 800474a:	3b01      	subs	r3, #1
 800474c:	60a3      	str	r3, [r4, #8]
 800474e:	6823      	ldr	r3, [r4, #0]
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	6022      	str	r2, [r4, #0]
 8004754:	701e      	strb	r6, [r3, #0]
 8004756:	6962      	ldr	r2, [r4, #20]
 8004758:	1c43      	adds	r3, r0, #1
 800475a:	429a      	cmp	r2, r3
 800475c:	d004      	beq.n	8004768 <__swbuf_r+0x5a>
 800475e:	89a3      	ldrh	r3, [r4, #12]
 8004760:	07db      	lsls	r3, r3, #31
 8004762:	d506      	bpl.n	8004772 <__swbuf_r+0x64>
 8004764:	2e0a      	cmp	r6, #10
 8004766:	d104      	bne.n	8004772 <__swbuf_r+0x64>
 8004768:	4621      	mov	r1, r4
 800476a:	4628      	mov	r0, r5
 800476c:	f000 fd30 	bl	80051d0 <_fflush_r>
 8004770:	b938      	cbnz	r0, 8004782 <__swbuf_r+0x74>
 8004772:	4638      	mov	r0, r7
 8004774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004776:	4621      	mov	r1, r4
 8004778:	4628      	mov	r0, r5
 800477a:	f000 f805 	bl	8004788 <__swsetup_r>
 800477e:	2800      	cmp	r0, #0
 8004780:	d0d5      	beq.n	800472e <__swbuf_r+0x20>
 8004782:	f04f 37ff 	mov.w	r7, #4294967295
 8004786:	e7f4      	b.n	8004772 <__swbuf_r+0x64>

08004788 <__swsetup_r>:
 8004788:	b538      	push	{r3, r4, r5, lr}
 800478a:	4b2a      	ldr	r3, [pc, #168]	; (8004834 <__swsetup_r+0xac>)
 800478c:	4605      	mov	r5, r0
 800478e:	6818      	ldr	r0, [r3, #0]
 8004790:	460c      	mov	r4, r1
 8004792:	b118      	cbz	r0, 800479c <__swsetup_r+0x14>
 8004794:	6a03      	ldr	r3, [r0, #32]
 8004796:	b90b      	cbnz	r3, 800479c <__swsetup_r+0x14>
 8004798:	f7ff fed2 	bl	8004540 <__sinit>
 800479c:	89a3      	ldrh	r3, [r4, #12]
 800479e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80047a2:	0718      	lsls	r0, r3, #28
 80047a4:	d422      	bmi.n	80047ec <__swsetup_r+0x64>
 80047a6:	06d9      	lsls	r1, r3, #27
 80047a8:	d407      	bmi.n	80047ba <__swsetup_r+0x32>
 80047aa:	2309      	movs	r3, #9
 80047ac:	602b      	str	r3, [r5, #0]
 80047ae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80047b2:	81a3      	strh	r3, [r4, #12]
 80047b4:	f04f 30ff 	mov.w	r0, #4294967295
 80047b8:	e034      	b.n	8004824 <__swsetup_r+0x9c>
 80047ba:	0758      	lsls	r0, r3, #29
 80047bc:	d512      	bpl.n	80047e4 <__swsetup_r+0x5c>
 80047be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80047c0:	b141      	cbz	r1, 80047d4 <__swsetup_r+0x4c>
 80047c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80047c6:	4299      	cmp	r1, r3
 80047c8:	d002      	beq.n	80047d0 <__swsetup_r+0x48>
 80047ca:	4628      	mov	r0, r5
 80047cc:	f000 f8ae 	bl	800492c <_free_r>
 80047d0:	2300      	movs	r3, #0
 80047d2:	6363      	str	r3, [r4, #52]	; 0x34
 80047d4:	89a3      	ldrh	r3, [r4, #12]
 80047d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80047da:	81a3      	strh	r3, [r4, #12]
 80047dc:	2300      	movs	r3, #0
 80047de:	6063      	str	r3, [r4, #4]
 80047e0:	6923      	ldr	r3, [r4, #16]
 80047e2:	6023      	str	r3, [r4, #0]
 80047e4:	89a3      	ldrh	r3, [r4, #12]
 80047e6:	f043 0308 	orr.w	r3, r3, #8
 80047ea:	81a3      	strh	r3, [r4, #12]
 80047ec:	6923      	ldr	r3, [r4, #16]
 80047ee:	b94b      	cbnz	r3, 8004804 <__swsetup_r+0x7c>
 80047f0:	89a3      	ldrh	r3, [r4, #12]
 80047f2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80047f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047fa:	d003      	beq.n	8004804 <__swsetup_r+0x7c>
 80047fc:	4621      	mov	r1, r4
 80047fe:	4628      	mov	r0, r5
 8004800:	f000 fd34 	bl	800526c <__smakebuf_r>
 8004804:	89a0      	ldrh	r0, [r4, #12]
 8004806:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800480a:	f010 0301 	ands.w	r3, r0, #1
 800480e:	d00a      	beq.n	8004826 <__swsetup_r+0x9e>
 8004810:	2300      	movs	r3, #0
 8004812:	60a3      	str	r3, [r4, #8]
 8004814:	6963      	ldr	r3, [r4, #20]
 8004816:	425b      	negs	r3, r3
 8004818:	61a3      	str	r3, [r4, #24]
 800481a:	6923      	ldr	r3, [r4, #16]
 800481c:	b943      	cbnz	r3, 8004830 <__swsetup_r+0xa8>
 800481e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004822:	d1c4      	bne.n	80047ae <__swsetup_r+0x26>
 8004824:	bd38      	pop	{r3, r4, r5, pc}
 8004826:	0781      	lsls	r1, r0, #30
 8004828:	bf58      	it	pl
 800482a:	6963      	ldrpl	r3, [r4, #20]
 800482c:	60a3      	str	r3, [r4, #8]
 800482e:	e7f4      	b.n	800481a <__swsetup_r+0x92>
 8004830:	2000      	movs	r0, #0
 8004832:	e7f7      	b.n	8004824 <__swsetup_r+0x9c>
 8004834:	20000064 	.word	0x20000064

08004838 <memset>:
 8004838:	4402      	add	r2, r0
 800483a:	4603      	mov	r3, r0
 800483c:	4293      	cmp	r3, r2
 800483e:	d100      	bne.n	8004842 <memset+0xa>
 8004840:	4770      	bx	lr
 8004842:	f803 1b01 	strb.w	r1, [r3], #1
 8004846:	e7f9      	b.n	800483c <memset+0x4>

08004848 <_close_r>:
 8004848:	b538      	push	{r3, r4, r5, lr}
 800484a:	4d06      	ldr	r5, [pc, #24]	; (8004864 <_close_r+0x1c>)
 800484c:	2300      	movs	r3, #0
 800484e:	4604      	mov	r4, r0
 8004850:	4608      	mov	r0, r1
 8004852:	602b      	str	r3, [r5, #0]
 8004854:	f7fc fc51 	bl	80010fa <_close>
 8004858:	1c43      	adds	r3, r0, #1
 800485a:	d102      	bne.n	8004862 <_close_r+0x1a>
 800485c:	682b      	ldr	r3, [r5, #0]
 800485e:	b103      	cbz	r3, 8004862 <_close_r+0x1a>
 8004860:	6023      	str	r3, [r4, #0]
 8004862:	bd38      	pop	{r3, r4, r5, pc}
 8004864:	2000034c 	.word	0x2000034c

08004868 <_lseek_r>:
 8004868:	b538      	push	{r3, r4, r5, lr}
 800486a:	4d07      	ldr	r5, [pc, #28]	; (8004888 <_lseek_r+0x20>)
 800486c:	4604      	mov	r4, r0
 800486e:	4608      	mov	r0, r1
 8004870:	4611      	mov	r1, r2
 8004872:	2200      	movs	r2, #0
 8004874:	602a      	str	r2, [r5, #0]
 8004876:	461a      	mov	r2, r3
 8004878:	f7fc fc66 	bl	8001148 <_lseek>
 800487c:	1c43      	adds	r3, r0, #1
 800487e:	d102      	bne.n	8004886 <_lseek_r+0x1e>
 8004880:	682b      	ldr	r3, [r5, #0]
 8004882:	b103      	cbz	r3, 8004886 <_lseek_r+0x1e>
 8004884:	6023      	str	r3, [r4, #0]
 8004886:	bd38      	pop	{r3, r4, r5, pc}
 8004888:	2000034c 	.word	0x2000034c

0800488c <_read_r>:
 800488c:	b538      	push	{r3, r4, r5, lr}
 800488e:	4d07      	ldr	r5, [pc, #28]	; (80048ac <_read_r+0x20>)
 8004890:	4604      	mov	r4, r0
 8004892:	4608      	mov	r0, r1
 8004894:	4611      	mov	r1, r2
 8004896:	2200      	movs	r2, #0
 8004898:	602a      	str	r2, [r5, #0]
 800489a:	461a      	mov	r2, r3
 800489c:	f7fc fbf4 	bl	8001088 <_read>
 80048a0:	1c43      	adds	r3, r0, #1
 80048a2:	d102      	bne.n	80048aa <_read_r+0x1e>
 80048a4:	682b      	ldr	r3, [r5, #0]
 80048a6:	b103      	cbz	r3, 80048aa <_read_r+0x1e>
 80048a8:	6023      	str	r3, [r4, #0]
 80048aa:	bd38      	pop	{r3, r4, r5, pc}
 80048ac:	2000034c 	.word	0x2000034c

080048b0 <_write_r>:
 80048b0:	b538      	push	{r3, r4, r5, lr}
 80048b2:	4d07      	ldr	r5, [pc, #28]	; (80048d0 <_write_r+0x20>)
 80048b4:	4604      	mov	r4, r0
 80048b6:	4608      	mov	r0, r1
 80048b8:	4611      	mov	r1, r2
 80048ba:	2200      	movs	r2, #0
 80048bc:	602a      	str	r2, [r5, #0]
 80048be:	461a      	mov	r2, r3
 80048c0:	f7fc fbff 	bl	80010c2 <_write>
 80048c4:	1c43      	adds	r3, r0, #1
 80048c6:	d102      	bne.n	80048ce <_write_r+0x1e>
 80048c8:	682b      	ldr	r3, [r5, #0]
 80048ca:	b103      	cbz	r3, 80048ce <_write_r+0x1e>
 80048cc:	6023      	str	r3, [r4, #0]
 80048ce:	bd38      	pop	{r3, r4, r5, pc}
 80048d0:	2000034c 	.word	0x2000034c

080048d4 <__errno>:
 80048d4:	4b01      	ldr	r3, [pc, #4]	; (80048dc <__errno+0x8>)
 80048d6:	6818      	ldr	r0, [r3, #0]
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	20000064 	.word	0x20000064

080048e0 <__libc_init_array>:
 80048e0:	b570      	push	{r4, r5, r6, lr}
 80048e2:	4d0d      	ldr	r5, [pc, #52]	; (8004918 <__libc_init_array+0x38>)
 80048e4:	4c0d      	ldr	r4, [pc, #52]	; (800491c <__libc_init_array+0x3c>)
 80048e6:	1b64      	subs	r4, r4, r5
 80048e8:	10a4      	asrs	r4, r4, #2
 80048ea:	2600      	movs	r6, #0
 80048ec:	42a6      	cmp	r6, r4
 80048ee:	d109      	bne.n	8004904 <__libc_init_array+0x24>
 80048f0:	4d0b      	ldr	r5, [pc, #44]	; (8004920 <__libc_init_array+0x40>)
 80048f2:	4c0c      	ldr	r4, [pc, #48]	; (8004924 <__libc_init_array+0x44>)
 80048f4:	f000 fd28 	bl	8005348 <_init>
 80048f8:	1b64      	subs	r4, r4, r5
 80048fa:	10a4      	asrs	r4, r4, #2
 80048fc:	2600      	movs	r6, #0
 80048fe:	42a6      	cmp	r6, r4
 8004900:	d105      	bne.n	800490e <__libc_init_array+0x2e>
 8004902:	bd70      	pop	{r4, r5, r6, pc}
 8004904:	f855 3b04 	ldr.w	r3, [r5], #4
 8004908:	4798      	blx	r3
 800490a:	3601      	adds	r6, #1
 800490c:	e7ee      	b.n	80048ec <__libc_init_array+0xc>
 800490e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004912:	4798      	blx	r3
 8004914:	3601      	adds	r6, #1
 8004916:	e7f2      	b.n	80048fe <__libc_init_array+0x1e>
 8004918:	0800544c 	.word	0x0800544c
 800491c:	0800544c 	.word	0x0800544c
 8004920:	0800544c 	.word	0x0800544c
 8004924:	08005450 	.word	0x08005450

08004928 <__retarget_lock_acquire_recursive>:
 8004928:	4770      	bx	lr

0800492a <__retarget_lock_release_recursive>:
 800492a:	4770      	bx	lr

0800492c <_free_r>:
 800492c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800492e:	2900      	cmp	r1, #0
 8004930:	d044      	beq.n	80049bc <_free_r+0x90>
 8004932:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004936:	9001      	str	r0, [sp, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	f1a1 0404 	sub.w	r4, r1, #4
 800493e:	bfb8      	it	lt
 8004940:	18e4      	addlt	r4, r4, r3
 8004942:	f000 f8df 	bl	8004b04 <__malloc_lock>
 8004946:	4a1e      	ldr	r2, [pc, #120]	; (80049c0 <_free_r+0x94>)
 8004948:	9801      	ldr	r0, [sp, #4]
 800494a:	6813      	ldr	r3, [r2, #0]
 800494c:	b933      	cbnz	r3, 800495c <_free_r+0x30>
 800494e:	6063      	str	r3, [r4, #4]
 8004950:	6014      	str	r4, [r2, #0]
 8004952:	b003      	add	sp, #12
 8004954:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004958:	f000 b8da 	b.w	8004b10 <__malloc_unlock>
 800495c:	42a3      	cmp	r3, r4
 800495e:	d908      	bls.n	8004972 <_free_r+0x46>
 8004960:	6825      	ldr	r5, [r4, #0]
 8004962:	1961      	adds	r1, r4, r5
 8004964:	428b      	cmp	r3, r1
 8004966:	bf01      	itttt	eq
 8004968:	6819      	ldreq	r1, [r3, #0]
 800496a:	685b      	ldreq	r3, [r3, #4]
 800496c:	1949      	addeq	r1, r1, r5
 800496e:	6021      	streq	r1, [r4, #0]
 8004970:	e7ed      	b.n	800494e <_free_r+0x22>
 8004972:	461a      	mov	r2, r3
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	b10b      	cbz	r3, 800497c <_free_r+0x50>
 8004978:	42a3      	cmp	r3, r4
 800497a:	d9fa      	bls.n	8004972 <_free_r+0x46>
 800497c:	6811      	ldr	r1, [r2, #0]
 800497e:	1855      	adds	r5, r2, r1
 8004980:	42a5      	cmp	r5, r4
 8004982:	d10b      	bne.n	800499c <_free_r+0x70>
 8004984:	6824      	ldr	r4, [r4, #0]
 8004986:	4421      	add	r1, r4
 8004988:	1854      	adds	r4, r2, r1
 800498a:	42a3      	cmp	r3, r4
 800498c:	6011      	str	r1, [r2, #0]
 800498e:	d1e0      	bne.n	8004952 <_free_r+0x26>
 8004990:	681c      	ldr	r4, [r3, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	6053      	str	r3, [r2, #4]
 8004996:	440c      	add	r4, r1
 8004998:	6014      	str	r4, [r2, #0]
 800499a:	e7da      	b.n	8004952 <_free_r+0x26>
 800499c:	d902      	bls.n	80049a4 <_free_r+0x78>
 800499e:	230c      	movs	r3, #12
 80049a0:	6003      	str	r3, [r0, #0]
 80049a2:	e7d6      	b.n	8004952 <_free_r+0x26>
 80049a4:	6825      	ldr	r5, [r4, #0]
 80049a6:	1961      	adds	r1, r4, r5
 80049a8:	428b      	cmp	r3, r1
 80049aa:	bf04      	itt	eq
 80049ac:	6819      	ldreq	r1, [r3, #0]
 80049ae:	685b      	ldreq	r3, [r3, #4]
 80049b0:	6063      	str	r3, [r4, #4]
 80049b2:	bf04      	itt	eq
 80049b4:	1949      	addeq	r1, r1, r5
 80049b6:	6021      	streq	r1, [r4, #0]
 80049b8:	6054      	str	r4, [r2, #4]
 80049ba:	e7ca      	b.n	8004952 <_free_r+0x26>
 80049bc:	b003      	add	sp, #12
 80049be:	bd30      	pop	{r4, r5, pc}
 80049c0:	20000354 	.word	0x20000354

080049c4 <sbrk_aligned>:
 80049c4:	b570      	push	{r4, r5, r6, lr}
 80049c6:	4e0e      	ldr	r6, [pc, #56]	; (8004a00 <sbrk_aligned+0x3c>)
 80049c8:	460c      	mov	r4, r1
 80049ca:	6831      	ldr	r1, [r6, #0]
 80049cc:	4605      	mov	r5, r0
 80049ce:	b911      	cbnz	r1, 80049d6 <sbrk_aligned+0x12>
 80049d0:	f000 fcaa 	bl	8005328 <_sbrk_r>
 80049d4:	6030      	str	r0, [r6, #0]
 80049d6:	4621      	mov	r1, r4
 80049d8:	4628      	mov	r0, r5
 80049da:	f000 fca5 	bl	8005328 <_sbrk_r>
 80049de:	1c43      	adds	r3, r0, #1
 80049e0:	d00a      	beq.n	80049f8 <sbrk_aligned+0x34>
 80049e2:	1cc4      	adds	r4, r0, #3
 80049e4:	f024 0403 	bic.w	r4, r4, #3
 80049e8:	42a0      	cmp	r0, r4
 80049ea:	d007      	beq.n	80049fc <sbrk_aligned+0x38>
 80049ec:	1a21      	subs	r1, r4, r0
 80049ee:	4628      	mov	r0, r5
 80049f0:	f000 fc9a 	bl	8005328 <_sbrk_r>
 80049f4:	3001      	adds	r0, #1
 80049f6:	d101      	bne.n	80049fc <sbrk_aligned+0x38>
 80049f8:	f04f 34ff 	mov.w	r4, #4294967295
 80049fc:	4620      	mov	r0, r4
 80049fe:	bd70      	pop	{r4, r5, r6, pc}
 8004a00:	20000358 	.word	0x20000358

08004a04 <_malloc_r>:
 8004a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a08:	1ccd      	adds	r5, r1, #3
 8004a0a:	f025 0503 	bic.w	r5, r5, #3
 8004a0e:	3508      	adds	r5, #8
 8004a10:	2d0c      	cmp	r5, #12
 8004a12:	bf38      	it	cc
 8004a14:	250c      	movcc	r5, #12
 8004a16:	2d00      	cmp	r5, #0
 8004a18:	4607      	mov	r7, r0
 8004a1a:	db01      	blt.n	8004a20 <_malloc_r+0x1c>
 8004a1c:	42a9      	cmp	r1, r5
 8004a1e:	d905      	bls.n	8004a2c <_malloc_r+0x28>
 8004a20:	230c      	movs	r3, #12
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	2600      	movs	r6, #0
 8004a26:	4630      	mov	r0, r6
 8004a28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a2c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004b00 <_malloc_r+0xfc>
 8004a30:	f000 f868 	bl	8004b04 <__malloc_lock>
 8004a34:	f8d8 3000 	ldr.w	r3, [r8]
 8004a38:	461c      	mov	r4, r3
 8004a3a:	bb5c      	cbnz	r4, 8004a94 <_malloc_r+0x90>
 8004a3c:	4629      	mov	r1, r5
 8004a3e:	4638      	mov	r0, r7
 8004a40:	f7ff ffc0 	bl	80049c4 <sbrk_aligned>
 8004a44:	1c43      	adds	r3, r0, #1
 8004a46:	4604      	mov	r4, r0
 8004a48:	d155      	bne.n	8004af6 <_malloc_r+0xf2>
 8004a4a:	f8d8 4000 	ldr.w	r4, [r8]
 8004a4e:	4626      	mov	r6, r4
 8004a50:	2e00      	cmp	r6, #0
 8004a52:	d145      	bne.n	8004ae0 <_malloc_r+0xdc>
 8004a54:	2c00      	cmp	r4, #0
 8004a56:	d048      	beq.n	8004aea <_malloc_r+0xe6>
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	4631      	mov	r1, r6
 8004a5c:	4638      	mov	r0, r7
 8004a5e:	eb04 0903 	add.w	r9, r4, r3
 8004a62:	f000 fc61 	bl	8005328 <_sbrk_r>
 8004a66:	4581      	cmp	r9, r0
 8004a68:	d13f      	bne.n	8004aea <_malloc_r+0xe6>
 8004a6a:	6821      	ldr	r1, [r4, #0]
 8004a6c:	1a6d      	subs	r5, r5, r1
 8004a6e:	4629      	mov	r1, r5
 8004a70:	4638      	mov	r0, r7
 8004a72:	f7ff ffa7 	bl	80049c4 <sbrk_aligned>
 8004a76:	3001      	adds	r0, #1
 8004a78:	d037      	beq.n	8004aea <_malloc_r+0xe6>
 8004a7a:	6823      	ldr	r3, [r4, #0]
 8004a7c:	442b      	add	r3, r5
 8004a7e:	6023      	str	r3, [r4, #0]
 8004a80:	f8d8 3000 	ldr.w	r3, [r8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d038      	beq.n	8004afa <_malloc_r+0xf6>
 8004a88:	685a      	ldr	r2, [r3, #4]
 8004a8a:	42a2      	cmp	r2, r4
 8004a8c:	d12b      	bne.n	8004ae6 <_malloc_r+0xe2>
 8004a8e:	2200      	movs	r2, #0
 8004a90:	605a      	str	r2, [r3, #4]
 8004a92:	e00f      	b.n	8004ab4 <_malloc_r+0xb0>
 8004a94:	6822      	ldr	r2, [r4, #0]
 8004a96:	1b52      	subs	r2, r2, r5
 8004a98:	d41f      	bmi.n	8004ada <_malloc_r+0xd6>
 8004a9a:	2a0b      	cmp	r2, #11
 8004a9c:	d917      	bls.n	8004ace <_malloc_r+0xca>
 8004a9e:	1961      	adds	r1, r4, r5
 8004aa0:	42a3      	cmp	r3, r4
 8004aa2:	6025      	str	r5, [r4, #0]
 8004aa4:	bf18      	it	ne
 8004aa6:	6059      	strne	r1, [r3, #4]
 8004aa8:	6863      	ldr	r3, [r4, #4]
 8004aaa:	bf08      	it	eq
 8004aac:	f8c8 1000 	streq.w	r1, [r8]
 8004ab0:	5162      	str	r2, [r4, r5]
 8004ab2:	604b      	str	r3, [r1, #4]
 8004ab4:	4638      	mov	r0, r7
 8004ab6:	f104 060b 	add.w	r6, r4, #11
 8004aba:	f000 f829 	bl	8004b10 <__malloc_unlock>
 8004abe:	f026 0607 	bic.w	r6, r6, #7
 8004ac2:	1d23      	adds	r3, r4, #4
 8004ac4:	1af2      	subs	r2, r6, r3
 8004ac6:	d0ae      	beq.n	8004a26 <_malloc_r+0x22>
 8004ac8:	1b9b      	subs	r3, r3, r6
 8004aca:	50a3      	str	r3, [r4, r2]
 8004acc:	e7ab      	b.n	8004a26 <_malloc_r+0x22>
 8004ace:	42a3      	cmp	r3, r4
 8004ad0:	6862      	ldr	r2, [r4, #4]
 8004ad2:	d1dd      	bne.n	8004a90 <_malloc_r+0x8c>
 8004ad4:	f8c8 2000 	str.w	r2, [r8]
 8004ad8:	e7ec      	b.n	8004ab4 <_malloc_r+0xb0>
 8004ada:	4623      	mov	r3, r4
 8004adc:	6864      	ldr	r4, [r4, #4]
 8004ade:	e7ac      	b.n	8004a3a <_malloc_r+0x36>
 8004ae0:	4634      	mov	r4, r6
 8004ae2:	6876      	ldr	r6, [r6, #4]
 8004ae4:	e7b4      	b.n	8004a50 <_malloc_r+0x4c>
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	e7cc      	b.n	8004a84 <_malloc_r+0x80>
 8004aea:	230c      	movs	r3, #12
 8004aec:	603b      	str	r3, [r7, #0]
 8004aee:	4638      	mov	r0, r7
 8004af0:	f000 f80e 	bl	8004b10 <__malloc_unlock>
 8004af4:	e797      	b.n	8004a26 <_malloc_r+0x22>
 8004af6:	6025      	str	r5, [r4, #0]
 8004af8:	e7dc      	b.n	8004ab4 <_malloc_r+0xb0>
 8004afa:	605b      	str	r3, [r3, #4]
 8004afc:	deff      	udf	#255	; 0xff
 8004afe:	bf00      	nop
 8004b00:	20000354 	.word	0x20000354

08004b04 <__malloc_lock>:
 8004b04:	4801      	ldr	r0, [pc, #4]	; (8004b0c <__malloc_lock+0x8>)
 8004b06:	f7ff bf0f 	b.w	8004928 <__retarget_lock_acquire_recursive>
 8004b0a:	bf00      	nop
 8004b0c:	20000350 	.word	0x20000350

08004b10 <__malloc_unlock>:
 8004b10:	4801      	ldr	r0, [pc, #4]	; (8004b18 <__malloc_unlock+0x8>)
 8004b12:	f7ff bf0a 	b.w	800492a <__retarget_lock_release_recursive>
 8004b16:	bf00      	nop
 8004b18:	20000350 	.word	0x20000350

08004b1c <__sfputc_r>:
 8004b1c:	6893      	ldr	r3, [r2, #8]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	b410      	push	{r4}
 8004b24:	6093      	str	r3, [r2, #8]
 8004b26:	da08      	bge.n	8004b3a <__sfputc_r+0x1e>
 8004b28:	6994      	ldr	r4, [r2, #24]
 8004b2a:	42a3      	cmp	r3, r4
 8004b2c:	db01      	blt.n	8004b32 <__sfputc_r+0x16>
 8004b2e:	290a      	cmp	r1, #10
 8004b30:	d103      	bne.n	8004b3a <__sfputc_r+0x1e>
 8004b32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b36:	f7ff bdea 	b.w	800470e <__swbuf_r>
 8004b3a:	6813      	ldr	r3, [r2, #0]
 8004b3c:	1c58      	adds	r0, r3, #1
 8004b3e:	6010      	str	r0, [r2, #0]
 8004b40:	7019      	strb	r1, [r3, #0]
 8004b42:	4608      	mov	r0, r1
 8004b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b48:	4770      	bx	lr

08004b4a <__sfputs_r>:
 8004b4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b4c:	4606      	mov	r6, r0
 8004b4e:	460f      	mov	r7, r1
 8004b50:	4614      	mov	r4, r2
 8004b52:	18d5      	adds	r5, r2, r3
 8004b54:	42ac      	cmp	r4, r5
 8004b56:	d101      	bne.n	8004b5c <__sfputs_r+0x12>
 8004b58:	2000      	movs	r0, #0
 8004b5a:	e007      	b.n	8004b6c <__sfputs_r+0x22>
 8004b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b60:	463a      	mov	r2, r7
 8004b62:	4630      	mov	r0, r6
 8004b64:	f7ff ffda 	bl	8004b1c <__sfputc_r>
 8004b68:	1c43      	adds	r3, r0, #1
 8004b6a:	d1f3      	bne.n	8004b54 <__sfputs_r+0xa>
 8004b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b70 <_vfiprintf_r>:
 8004b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b74:	460d      	mov	r5, r1
 8004b76:	b09d      	sub	sp, #116	; 0x74
 8004b78:	4614      	mov	r4, r2
 8004b7a:	4698      	mov	r8, r3
 8004b7c:	4606      	mov	r6, r0
 8004b7e:	b118      	cbz	r0, 8004b88 <_vfiprintf_r+0x18>
 8004b80:	6a03      	ldr	r3, [r0, #32]
 8004b82:	b90b      	cbnz	r3, 8004b88 <_vfiprintf_r+0x18>
 8004b84:	f7ff fcdc 	bl	8004540 <__sinit>
 8004b88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b8a:	07d9      	lsls	r1, r3, #31
 8004b8c:	d405      	bmi.n	8004b9a <_vfiprintf_r+0x2a>
 8004b8e:	89ab      	ldrh	r3, [r5, #12]
 8004b90:	059a      	lsls	r2, r3, #22
 8004b92:	d402      	bmi.n	8004b9a <_vfiprintf_r+0x2a>
 8004b94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b96:	f7ff fec7 	bl	8004928 <__retarget_lock_acquire_recursive>
 8004b9a:	89ab      	ldrh	r3, [r5, #12]
 8004b9c:	071b      	lsls	r3, r3, #28
 8004b9e:	d501      	bpl.n	8004ba4 <_vfiprintf_r+0x34>
 8004ba0:	692b      	ldr	r3, [r5, #16]
 8004ba2:	b99b      	cbnz	r3, 8004bcc <_vfiprintf_r+0x5c>
 8004ba4:	4629      	mov	r1, r5
 8004ba6:	4630      	mov	r0, r6
 8004ba8:	f7ff fdee 	bl	8004788 <__swsetup_r>
 8004bac:	b170      	cbz	r0, 8004bcc <_vfiprintf_r+0x5c>
 8004bae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004bb0:	07dc      	lsls	r4, r3, #31
 8004bb2:	d504      	bpl.n	8004bbe <_vfiprintf_r+0x4e>
 8004bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb8:	b01d      	add	sp, #116	; 0x74
 8004bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bbe:	89ab      	ldrh	r3, [r5, #12]
 8004bc0:	0598      	lsls	r0, r3, #22
 8004bc2:	d4f7      	bmi.n	8004bb4 <_vfiprintf_r+0x44>
 8004bc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004bc6:	f7ff feb0 	bl	800492a <__retarget_lock_release_recursive>
 8004bca:	e7f3      	b.n	8004bb4 <_vfiprintf_r+0x44>
 8004bcc:	2300      	movs	r3, #0
 8004bce:	9309      	str	r3, [sp, #36]	; 0x24
 8004bd0:	2320      	movs	r3, #32
 8004bd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004bd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004bda:	2330      	movs	r3, #48	; 0x30
 8004bdc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004d90 <_vfiprintf_r+0x220>
 8004be0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004be4:	f04f 0901 	mov.w	r9, #1
 8004be8:	4623      	mov	r3, r4
 8004bea:	469a      	mov	sl, r3
 8004bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bf0:	b10a      	cbz	r2, 8004bf6 <_vfiprintf_r+0x86>
 8004bf2:	2a25      	cmp	r2, #37	; 0x25
 8004bf4:	d1f9      	bne.n	8004bea <_vfiprintf_r+0x7a>
 8004bf6:	ebba 0b04 	subs.w	fp, sl, r4
 8004bfa:	d00b      	beq.n	8004c14 <_vfiprintf_r+0xa4>
 8004bfc:	465b      	mov	r3, fp
 8004bfe:	4622      	mov	r2, r4
 8004c00:	4629      	mov	r1, r5
 8004c02:	4630      	mov	r0, r6
 8004c04:	f7ff ffa1 	bl	8004b4a <__sfputs_r>
 8004c08:	3001      	adds	r0, #1
 8004c0a:	f000 80a9 	beq.w	8004d60 <_vfiprintf_r+0x1f0>
 8004c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c10:	445a      	add	r2, fp
 8004c12:	9209      	str	r2, [sp, #36]	; 0x24
 8004c14:	f89a 3000 	ldrb.w	r3, [sl]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f000 80a1 	beq.w	8004d60 <_vfiprintf_r+0x1f0>
 8004c1e:	2300      	movs	r3, #0
 8004c20:	f04f 32ff 	mov.w	r2, #4294967295
 8004c24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c28:	f10a 0a01 	add.w	sl, sl, #1
 8004c2c:	9304      	str	r3, [sp, #16]
 8004c2e:	9307      	str	r3, [sp, #28]
 8004c30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c34:	931a      	str	r3, [sp, #104]	; 0x68
 8004c36:	4654      	mov	r4, sl
 8004c38:	2205      	movs	r2, #5
 8004c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c3e:	4854      	ldr	r0, [pc, #336]	; (8004d90 <_vfiprintf_r+0x220>)
 8004c40:	f7fb fac6 	bl	80001d0 <memchr>
 8004c44:	9a04      	ldr	r2, [sp, #16]
 8004c46:	b9d8      	cbnz	r0, 8004c80 <_vfiprintf_r+0x110>
 8004c48:	06d1      	lsls	r1, r2, #27
 8004c4a:	bf44      	itt	mi
 8004c4c:	2320      	movmi	r3, #32
 8004c4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c52:	0713      	lsls	r3, r2, #28
 8004c54:	bf44      	itt	mi
 8004c56:	232b      	movmi	r3, #43	; 0x2b
 8004c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8004c60:	2b2a      	cmp	r3, #42	; 0x2a
 8004c62:	d015      	beq.n	8004c90 <_vfiprintf_r+0x120>
 8004c64:	9a07      	ldr	r2, [sp, #28]
 8004c66:	4654      	mov	r4, sl
 8004c68:	2000      	movs	r0, #0
 8004c6a:	f04f 0c0a 	mov.w	ip, #10
 8004c6e:	4621      	mov	r1, r4
 8004c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c74:	3b30      	subs	r3, #48	; 0x30
 8004c76:	2b09      	cmp	r3, #9
 8004c78:	d94d      	bls.n	8004d16 <_vfiprintf_r+0x1a6>
 8004c7a:	b1b0      	cbz	r0, 8004caa <_vfiprintf_r+0x13a>
 8004c7c:	9207      	str	r2, [sp, #28]
 8004c7e:	e014      	b.n	8004caa <_vfiprintf_r+0x13a>
 8004c80:	eba0 0308 	sub.w	r3, r0, r8
 8004c84:	fa09 f303 	lsl.w	r3, r9, r3
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	9304      	str	r3, [sp, #16]
 8004c8c:	46a2      	mov	sl, r4
 8004c8e:	e7d2      	b.n	8004c36 <_vfiprintf_r+0xc6>
 8004c90:	9b03      	ldr	r3, [sp, #12]
 8004c92:	1d19      	adds	r1, r3, #4
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	9103      	str	r1, [sp, #12]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	bfbb      	ittet	lt
 8004c9c:	425b      	neglt	r3, r3
 8004c9e:	f042 0202 	orrlt.w	r2, r2, #2
 8004ca2:	9307      	strge	r3, [sp, #28]
 8004ca4:	9307      	strlt	r3, [sp, #28]
 8004ca6:	bfb8      	it	lt
 8004ca8:	9204      	strlt	r2, [sp, #16]
 8004caa:	7823      	ldrb	r3, [r4, #0]
 8004cac:	2b2e      	cmp	r3, #46	; 0x2e
 8004cae:	d10c      	bne.n	8004cca <_vfiprintf_r+0x15a>
 8004cb0:	7863      	ldrb	r3, [r4, #1]
 8004cb2:	2b2a      	cmp	r3, #42	; 0x2a
 8004cb4:	d134      	bne.n	8004d20 <_vfiprintf_r+0x1b0>
 8004cb6:	9b03      	ldr	r3, [sp, #12]
 8004cb8:	1d1a      	adds	r2, r3, #4
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	9203      	str	r2, [sp, #12]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	bfb8      	it	lt
 8004cc2:	f04f 33ff 	movlt.w	r3, #4294967295
 8004cc6:	3402      	adds	r4, #2
 8004cc8:	9305      	str	r3, [sp, #20]
 8004cca:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004da0 <_vfiprintf_r+0x230>
 8004cce:	7821      	ldrb	r1, [r4, #0]
 8004cd0:	2203      	movs	r2, #3
 8004cd2:	4650      	mov	r0, sl
 8004cd4:	f7fb fa7c 	bl	80001d0 <memchr>
 8004cd8:	b138      	cbz	r0, 8004cea <_vfiprintf_r+0x17a>
 8004cda:	9b04      	ldr	r3, [sp, #16]
 8004cdc:	eba0 000a 	sub.w	r0, r0, sl
 8004ce0:	2240      	movs	r2, #64	; 0x40
 8004ce2:	4082      	lsls	r2, r0
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	3401      	adds	r4, #1
 8004ce8:	9304      	str	r3, [sp, #16]
 8004cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cee:	4829      	ldr	r0, [pc, #164]	; (8004d94 <_vfiprintf_r+0x224>)
 8004cf0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004cf4:	2206      	movs	r2, #6
 8004cf6:	f7fb fa6b 	bl	80001d0 <memchr>
 8004cfa:	2800      	cmp	r0, #0
 8004cfc:	d03f      	beq.n	8004d7e <_vfiprintf_r+0x20e>
 8004cfe:	4b26      	ldr	r3, [pc, #152]	; (8004d98 <_vfiprintf_r+0x228>)
 8004d00:	bb1b      	cbnz	r3, 8004d4a <_vfiprintf_r+0x1da>
 8004d02:	9b03      	ldr	r3, [sp, #12]
 8004d04:	3307      	adds	r3, #7
 8004d06:	f023 0307 	bic.w	r3, r3, #7
 8004d0a:	3308      	adds	r3, #8
 8004d0c:	9303      	str	r3, [sp, #12]
 8004d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d10:	443b      	add	r3, r7
 8004d12:	9309      	str	r3, [sp, #36]	; 0x24
 8004d14:	e768      	b.n	8004be8 <_vfiprintf_r+0x78>
 8004d16:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d1a:	460c      	mov	r4, r1
 8004d1c:	2001      	movs	r0, #1
 8004d1e:	e7a6      	b.n	8004c6e <_vfiprintf_r+0xfe>
 8004d20:	2300      	movs	r3, #0
 8004d22:	3401      	adds	r4, #1
 8004d24:	9305      	str	r3, [sp, #20]
 8004d26:	4619      	mov	r1, r3
 8004d28:	f04f 0c0a 	mov.w	ip, #10
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d32:	3a30      	subs	r2, #48	; 0x30
 8004d34:	2a09      	cmp	r2, #9
 8004d36:	d903      	bls.n	8004d40 <_vfiprintf_r+0x1d0>
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d0c6      	beq.n	8004cca <_vfiprintf_r+0x15a>
 8004d3c:	9105      	str	r1, [sp, #20]
 8004d3e:	e7c4      	b.n	8004cca <_vfiprintf_r+0x15a>
 8004d40:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d44:	4604      	mov	r4, r0
 8004d46:	2301      	movs	r3, #1
 8004d48:	e7f0      	b.n	8004d2c <_vfiprintf_r+0x1bc>
 8004d4a:	ab03      	add	r3, sp, #12
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	462a      	mov	r2, r5
 8004d50:	4b12      	ldr	r3, [pc, #72]	; (8004d9c <_vfiprintf_r+0x22c>)
 8004d52:	a904      	add	r1, sp, #16
 8004d54:	4630      	mov	r0, r6
 8004d56:	f3af 8000 	nop.w
 8004d5a:	4607      	mov	r7, r0
 8004d5c:	1c78      	adds	r0, r7, #1
 8004d5e:	d1d6      	bne.n	8004d0e <_vfiprintf_r+0x19e>
 8004d60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d62:	07d9      	lsls	r1, r3, #31
 8004d64:	d405      	bmi.n	8004d72 <_vfiprintf_r+0x202>
 8004d66:	89ab      	ldrh	r3, [r5, #12]
 8004d68:	059a      	lsls	r2, r3, #22
 8004d6a:	d402      	bmi.n	8004d72 <_vfiprintf_r+0x202>
 8004d6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d6e:	f7ff fddc 	bl	800492a <__retarget_lock_release_recursive>
 8004d72:	89ab      	ldrh	r3, [r5, #12]
 8004d74:	065b      	lsls	r3, r3, #25
 8004d76:	f53f af1d 	bmi.w	8004bb4 <_vfiprintf_r+0x44>
 8004d7a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d7c:	e71c      	b.n	8004bb8 <_vfiprintf_r+0x48>
 8004d7e:	ab03      	add	r3, sp, #12
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	462a      	mov	r2, r5
 8004d84:	4b05      	ldr	r3, [pc, #20]	; (8004d9c <_vfiprintf_r+0x22c>)
 8004d86:	a904      	add	r1, sp, #16
 8004d88:	4630      	mov	r0, r6
 8004d8a:	f000 f879 	bl	8004e80 <_printf_i>
 8004d8e:	e7e4      	b.n	8004d5a <_vfiprintf_r+0x1ea>
 8004d90:	08005410 	.word	0x08005410
 8004d94:	0800541a 	.word	0x0800541a
 8004d98:	00000000 	.word	0x00000000
 8004d9c:	08004b4b 	.word	0x08004b4b
 8004da0:	08005416 	.word	0x08005416

08004da4 <_printf_common>:
 8004da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004da8:	4616      	mov	r6, r2
 8004daa:	4699      	mov	r9, r3
 8004dac:	688a      	ldr	r2, [r1, #8]
 8004dae:	690b      	ldr	r3, [r1, #16]
 8004db0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004db4:	4293      	cmp	r3, r2
 8004db6:	bfb8      	it	lt
 8004db8:	4613      	movlt	r3, r2
 8004dba:	6033      	str	r3, [r6, #0]
 8004dbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004dc0:	4607      	mov	r7, r0
 8004dc2:	460c      	mov	r4, r1
 8004dc4:	b10a      	cbz	r2, 8004dca <_printf_common+0x26>
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	6033      	str	r3, [r6, #0]
 8004dca:	6823      	ldr	r3, [r4, #0]
 8004dcc:	0699      	lsls	r1, r3, #26
 8004dce:	bf42      	ittt	mi
 8004dd0:	6833      	ldrmi	r3, [r6, #0]
 8004dd2:	3302      	addmi	r3, #2
 8004dd4:	6033      	strmi	r3, [r6, #0]
 8004dd6:	6825      	ldr	r5, [r4, #0]
 8004dd8:	f015 0506 	ands.w	r5, r5, #6
 8004ddc:	d106      	bne.n	8004dec <_printf_common+0x48>
 8004dde:	f104 0a19 	add.w	sl, r4, #25
 8004de2:	68e3      	ldr	r3, [r4, #12]
 8004de4:	6832      	ldr	r2, [r6, #0]
 8004de6:	1a9b      	subs	r3, r3, r2
 8004de8:	42ab      	cmp	r3, r5
 8004dea:	dc26      	bgt.n	8004e3a <_printf_common+0x96>
 8004dec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004df0:	1e13      	subs	r3, r2, #0
 8004df2:	6822      	ldr	r2, [r4, #0]
 8004df4:	bf18      	it	ne
 8004df6:	2301      	movne	r3, #1
 8004df8:	0692      	lsls	r2, r2, #26
 8004dfa:	d42b      	bmi.n	8004e54 <_printf_common+0xb0>
 8004dfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e00:	4649      	mov	r1, r9
 8004e02:	4638      	mov	r0, r7
 8004e04:	47c0      	blx	r8
 8004e06:	3001      	adds	r0, #1
 8004e08:	d01e      	beq.n	8004e48 <_printf_common+0xa4>
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	6922      	ldr	r2, [r4, #16]
 8004e0e:	f003 0306 	and.w	r3, r3, #6
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	bf02      	ittt	eq
 8004e16:	68e5      	ldreq	r5, [r4, #12]
 8004e18:	6833      	ldreq	r3, [r6, #0]
 8004e1a:	1aed      	subeq	r5, r5, r3
 8004e1c:	68a3      	ldr	r3, [r4, #8]
 8004e1e:	bf0c      	ite	eq
 8004e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e24:	2500      	movne	r5, #0
 8004e26:	4293      	cmp	r3, r2
 8004e28:	bfc4      	itt	gt
 8004e2a:	1a9b      	subgt	r3, r3, r2
 8004e2c:	18ed      	addgt	r5, r5, r3
 8004e2e:	2600      	movs	r6, #0
 8004e30:	341a      	adds	r4, #26
 8004e32:	42b5      	cmp	r5, r6
 8004e34:	d11a      	bne.n	8004e6c <_printf_common+0xc8>
 8004e36:	2000      	movs	r0, #0
 8004e38:	e008      	b.n	8004e4c <_printf_common+0xa8>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	4652      	mov	r2, sl
 8004e3e:	4649      	mov	r1, r9
 8004e40:	4638      	mov	r0, r7
 8004e42:	47c0      	blx	r8
 8004e44:	3001      	adds	r0, #1
 8004e46:	d103      	bne.n	8004e50 <_printf_common+0xac>
 8004e48:	f04f 30ff 	mov.w	r0, #4294967295
 8004e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e50:	3501      	adds	r5, #1
 8004e52:	e7c6      	b.n	8004de2 <_printf_common+0x3e>
 8004e54:	18e1      	adds	r1, r4, r3
 8004e56:	1c5a      	adds	r2, r3, #1
 8004e58:	2030      	movs	r0, #48	; 0x30
 8004e5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e5e:	4422      	add	r2, r4
 8004e60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e68:	3302      	adds	r3, #2
 8004e6a:	e7c7      	b.n	8004dfc <_printf_common+0x58>
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	4622      	mov	r2, r4
 8004e70:	4649      	mov	r1, r9
 8004e72:	4638      	mov	r0, r7
 8004e74:	47c0      	blx	r8
 8004e76:	3001      	adds	r0, #1
 8004e78:	d0e6      	beq.n	8004e48 <_printf_common+0xa4>
 8004e7a:	3601      	adds	r6, #1
 8004e7c:	e7d9      	b.n	8004e32 <_printf_common+0x8e>
	...

08004e80 <_printf_i>:
 8004e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e84:	7e0f      	ldrb	r7, [r1, #24]
 8004e86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004e88:	2f78      	cmp	r7, #120	; 0x78
 8004e8a:	4691      	mov	r9, r2
 8004e8c:	4680      	mov	r8, r0
 8004e8e:	460c      	mov	r4, r1
 8004e90:	469a      	mov	sl, r3
 8004e92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004e96:	d807      	bhi.n	8004ea8 <_printf_i+0x28>
 8004e98:	2f62      	cmp	r7, #98	; 0x62
 8004e9a:	d80a      	bhi.n	8004eb2 <_printf_i+0x32>
 8004e9c:	2f00      	cmp	r7, #0
 8004e9e:	f000 80d4 	beq.w	800504a <_printf_i+0x1ca>
 8004ea2:	2f58      	cmp	r7, #88	; 0x58
 8004ea4:	f000 80c0 	beq.w	8005028 <_printf_i+0x1a8>
 8004ea8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004eac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004eb0:	e03a      	b.n	8004f28 <_printf_i+0xa8>
 8004eb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004eb6:	2b15      	cmp	r3, #21
 8004eb8:	d8f6      	bhi.n	8004ea8 <_printf_i+0x28>
 8004eba:	a101      	add	r1, pc, #4	; (adr r1, 8004ec0 <_printf_i+0x40>)
 8004ebc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ec0:	08004f19 	.word	0x08004f19
 8004ec4:	08004f2d 	.word	0x08004f2d
 8004ec8:	08004ea9 	.word	0x08004ea9
 8004ecc:	08004ea9 	.word	0x08004ea9
 8004ed0:	08004ea9 	.word	0x08004ea9
 8004ed4:	08004ea9 	.word	0x08004ea9
 8004ed8:	08004f2d 	.word	0x08004f2d
 8004edc:	08004ea9 	.word	0x08004ea9
 8004ee0:	08004ea9 	.word	0x08004ea9
 8004ee4:	08004ea9 	.word	0x08004ea9
 8004ee8:	08004ea9 	.word	0x08004ea9
 8004eec:	08005031 	.word	0x08005031
 8004ef0:	08004f59 	.word	0x08004f59
 8004ef4:	08004feb 	.word	0x08004feb
 8004ef8:	08004ea9 	.word	0x08004ea9
 8004efc:	08004ea9 	.word	0x08004ea9
 8004f00:	08005053 	.word	0x08005053
 8004f04:	08004ea9 	.word	0x08004ea9
 8004f08:	08004f59 	.word	0x08004f59
 8004f0c:	08004ea9 	.word	0x08004ea9
 8004f10:	08004ea9 	.word	0x08004ea9
 8004f14:	08004ff3 	.word	0x08004ff3
 8004f18:	682b      	ldr	r3, [r5, #0]
 8004f1a:	1d1a      	adds	r2, r3, #4
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	602a      	str	r2, [r5, #0]
 8004f20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e09f      	b.n	800506c <_printf_i+0x1ec>
 8004f2c:	6820      	ldr	r0, [r4, #0]
 8004f2e:	682b      	ldr	r3, [r5, #0]
 8004f30:	0607      	lsls	r7, r0, #24
 8004f32:	f103 0104 	add.w	r1, r3, #4
 8004f36:	6029      	str	r1, [r5, #0]
 8004f38:	d501      	bpl.n	8004f3e <_printf_i+0xbe>
 8004f3a:	681e      	ldr	r6, [r3, #0]
 8004f3c:	e003      	b.n	8004f46 <_printf_i+0xc6>
 8004f3e:	0646      	lsls	r6, r0, #25
 8004f40:	d5fb      	bpl.n	8004f3a <_printf_i+0xba>
 8004f42:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004f46:	2e00      	cmp	r6, #0
 8004f48:	da03      	bge.n	8004f52 <_printf_i+0xd2>
 8004f4a:	232d      	movs	r3, #45	; 0x2d
 8004f4c:	4276      	negs	r6, r6
 8004f4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f52:	485a      	ldr	r0, [pc, #360]	; (80050bc <_printf_i+0x23c>)
 8004f54:	230a      	movs	r3, #10
 8004f56:	e012      	b.n	8004f7e <_printf_i+0xfe>
 8004f58:	682b      	ldr	r3, [r5, #0]
 8004f5a:	6820      	ldr	r0, [r4, #0]
 8004f5c:	1d19      	adds	r1, r3, #4
 8004f5e:	6029      	str	r1, [r5, #0]
 8004f60:	0605      	lsls	r5, r0, #24
 8004f62:	d501      	bpl.n	8004f68 <_printf_i+0xe8>
 8004f64:	681e      	ldr	r6, [r3, #0]
 8004f66:	e002      	b.n	8004f6e <_printf_i+0xee>
 8004f68:	0641      	lsls	r1, r0, #25
 8004f6a:	d5fb      	bpl.n	8004f64 <_printf_i+0xe4>
 8004f6c:	881e      	ldrh	r6, [r3, #0]
 8004f6e:	4853      	ldr	r0, [pc, #332]	; (80050bc <_printf_i+0x23c>)
 8004f70:	2f6f      	cmp	r7, #111	; 0x6f
 8004f72:	bf0c      	ite	eq
 8004f74:	2308      	moveq	r3, #8
 8004f76:	230a      	movne	r3, #10
 8004f78:	2100      	movs	r1, #0
 8004f7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f7e:	6865      	ldr	r5, [r4, #4]
 8004f80:	60a5      	str	r5, [r4, #8]
 8004f82:	2d00      	cmp	r5, #0
 8004f84:	bfa2      	ittt	ge
 8004f86:	6821      	ldrge	r1, [r4, #0]
 8004f88:	f021 0104 	bicge.w	r1, r1, #4
 8004f8c:	6021      	strge	r1, [r4, #0]
 8004f8e:	b90e      	cbnz	r6, 8004f94 <_printf_i+0x114>
 8004f90:	2d00      	cmp	r5, #0
 8004f92:	d04b      	beq.n	800502c <_printf_i+0x1ac>
 8004f94:	4615      	mov	r5, r2
 8004f96:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f9a:	fb03 6711 	mls	r7, r3, r1, r6
 8004f9e:	5dc7      	ldrb	r7, [r0, r7]
 8004fa0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004fa4:	4637      	mov	r7, r6
 8004fa6:	42bb      	cmp	r3, r7
 8004fa8:	460e      	mov	r6, r1
 8004faa:	d9f4      	bls.n	8004f96 <_printf_i+0x116>
 8004fac:	2b08      	cmp	r3, #8
 8004fae:	d10b      	bne.n	8004fc8 <_printf_i+0x148>
 8004fb0:	6823      	ldr	r3, [r4, #0]
 8004fb2:	07de      	lsls	r6, r3, #31
 8004fb4:	d508      	bpl.n	8004fc8 <_printf_i+0x148>
 8004fb6:	6923      	ldr	r3, [r4, #16]
 8004fb8:	6861      	ldr	r1, [r4, #4]
 8004fba:	4299      	cmp	r1, r3
 8004fbc:	bfde      	ittt	le
 8004fbe:	2330      	movle	r3, #48	; 0x30
 8004fc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004fc4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004fc8:	1b52      	subs	r2, r2, r5
 8004fca:	6122      	str	r2, [r4, #16]
 8004fcc:	f8cd a000 	str.w	sl, [sp]
 8004fd0:	464b      	mov	r3, r9
 8004fd2:	aa03      	add	r2, sp, #12
 8004fd4:	4621      	mov	r1, r4
 8004fd6:	4640      	mov	r0, r8
 8004fd8:	f7ff fee4 	bl	8004da4 <_printf_common>
 8004fdc:	3001      	adds	r0, #1
 8004fde:	d14a      	bne.n	8005076 <_printf_i+0x1f6>
 8004fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fe4:	b004      	add	sp, #16
 8004fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	f043 0320 	orr.w	r3, r3, #32
 8004ff0:	6023      	str	r3, [r4, #0]
 8004ff2:	4833      	ldr	r0, [pc, #204]	; (80050c0 <_printf_i+0x240>)
 8004ff4:	2778      	movs	r7, #120	; 0x78
 8004ff6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004ffa:	6823      	ldr	r3, [r4, #0]
 8004ffc:	6829      	ldr	r1, [r5, #0]
 8004ffe:	061f      	lsls	r7, r3, #24
 8005000:	f851 6b04 	ldr.w	r6, [r1], #4
 8005004:	d402      	bmi.n	800500c <_printf_i+0x18c>
 8005006:	065f      	lsls	r7, r3, #25
 8005008:	bf48      	it	mi
 800500a:	b2b6      	uxthmi	r6, r6
 800500c:	07df      	lsls	r7, r3, #31
 800500e:	bf48      	it	mi
 8005010:	f043 0320 	orrmi.w	r3, r3, #32
 8005014:	6029      	str	r1, [r5, #0]
 8005016:	bf48      	it	mi
 8005018:	6023      	strmi	r3, [r4, #0]
 800501a:	b91e      	cbnz	r6, 8005024 <_printf_i+0x1a4>
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	f023 0320 	bic.w	r3, r3, #32
 8005022:	6023      	str	r3, [r4, #0]
 8005024:	2310      	movs	r3, #16
 8005026:	e7a7      	b.n	8004f78 <_printf_i+0xf8>
 8005028:	4824      	ldr	r0, [pc, #144]	; (80050bc <_printf_i+0x23c>)
 800502a:	e7e4      	b.n	8004ff6 <_printf_i+0x176>
 800502c:	4615      	mov	r5, r2
 800502e:	e7bd      	b.n	8004fac <_printf_i+0x12c>
 8005030:	682b      	ldr	r3, [r5, #0]
 8005032:	6826      	ldr	r6, [r4, #0]
 8005034:	6961      	ldr	r1, [r4, #20]
 8005036:	1d18      	adds	r0, r3, #4
 8005038:	6028      	str	r0, [r5, #0]
 800503a:	0635      	lsls	r5, r6, #24
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	d501      	bpl.n	8005044 <_printf_i+0x1c4>
 8005040:	6019      	str	r1, [r3, #0]
 8005042:	e002      	b.n	800504a <_printf_i+0x1ca>
 8005044:	0670      	lsls	r0, r6, #25
 8005046:	d5fb      	bpl.n	8005040 <_printf_i+0x1c0>
 8005048:	8019      	strh	r1, [r3, #0]
 800504a:	2300      	movs	r3, #0
 800504c:	6123      	str	r3, [r4, #16]
 800504e:	4615      	mov	r5, r2
 8005050:	e7bc      	b.n	8004fcc <_printf_i+0x14c>
 8005052:	682b      	ldr	r3, [r5, #0]
 8005054:	1d1a      	adds	r2, r3, #4
 8005056:	602a      	str	r2, [r5, #0]
 8005058:	681d      	ldr	r5, [r3, #0]
 800505a:	6862      	ldr	r2, [r4, #4]
 800505c:	2100      	movs	r1, #0
 800505e:	4628      	mov	r0, r5
 8005060:	f7fb f8b6 	bl	80001d0 <memchr>
 8005064:	b108      	cbz	r0, 800506a <_printf_i+0x1ea>
 8005066:	1b40      	subs	r0, r0, r5
 8005068:	6060      	str	r0, [r4, #4]
 800506a:	6863      	ldr	r3, [r4, #4]
 800506c:	6123      	str	r3, [r4, #16]
 800506e:	2300      	movs	r3, #0
 8005070:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005074:	e7aa      	b.n	8004fcc <_printf_i+0x14c>
 8005076:	6923      	ldr	r3, [r4, #16]
 8005078:	462a      	mov	r2, r5
 800507a:	4649      	mov	r1, r9
 800507c:	4640      	mov	r0, r8
 800507e:	47d0      	blx	sl
 8005080:	3001      	adds	r0, #1
 8005082:	d0ad      	beq.n	8004fe0 <_printf_i+0x160>
 8005084:	6823      	ldr	r3, [r4, #0]
 8005086:	079b      	lsls	r3, r3, #30
 8005088:	d413      	bmi.n	80050b2 <_printf_i+0x232>
 800508a:	68e0      	ldr	r0, [r4, #12]
 800508c:	9b03      	ldr	r3, [sp, #12]
 800508e:	4298      	cmp	r0, r3
 8005090:	bfb8      	it	lt
 8005092:	4618      	movlt	r0, r3
 8005094:	e7a6      	b.n	8004fe4 <_printf_i+0x164>
 8005096:	2301      	movs	r3, #1
 8005098:	4632      	mov	r2, r6
 800509a:	4649      	mov	r1, r9
 800509c:	4640      	mov	r0, r8
 800509e:	47d0      	blx	sl
 80050a0:	3001      	adds	r0, #1
 80050a2:	d09d      	beq.n	8004fe0 <_printf_i+0x160>
 80050a4:	3501      	adds	r5, #1
 80050a6:	68e3      	ldr	r3, [r4, #12]
 80050a8:	9903      	ldr	r1, [sp, #12]
 80050aa:	1a5b      	subs	r3, r3, r1
 80050ac:	42ab      	cmp	r3, r5
 80050ae:	dcf2      	bgt.n	8005096 <_printf_i+0x216>
 80050b0:	e7eb      	b.n	800508a <_printf_i+0x20a>
 80050b2:	2500      	movs	r5, #0
 80050b4:	f104 0619 	add.w	r6, r4, #25
 80050b8:	e7f5      	b.n	80050a6 <_printf_i+0x226>
 80050ba:	bf00      	nop
 80050bc:	08005421 	.word	0x08005421
 80050c0:	08005432 	.word	0x08005432

080050c4 <__sflush_r>:
 80050c4:	898a      	ldrh	r2, [r1, #12]
 80050c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050ca:	4605      	mov	r5, r0
 80050cc:	0710      	lsls	r0, r2, #28
 80050ce:	460c      	mov	r4, r1
 80050d0:	d458      	bmi.n	8005184 <__sflush_r+0xc0>
 80050d2:	684b      	ldr	r3, [r1, #4]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	dc05      	bgt.n	80050e4 <__sflush_r+0x20>
 80050d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80050da:	2b00      	cmp	r3, #0
 80050dc:	dc02      	bgt.n	80050e4 <__sflush_r+0x20>
 80050de:	2000      	movs	r0, #0
 80050e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80050e6:	2e00      	cmp	r6, #0
 80050e8:	d0f9      	beq.n	80050de <__sflush_r+0x1a>
 80050ea:	2300      	movs	r3, #0
 80050ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80050f0:	682f      	ldr	r7, [r5, #0]
 80050f2:	6a21      	ldr	r1, [r4, #32]
 80050f4:	602b      	str	r3, [r5, #0]
 80050f6:	d032      	beq.n	800515e <__sflush_r+0x9a>
 80050f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80050fa:	89a3      	ldrh	r3, [r4, #12]
 80050fc:	075a      	lsls	r2, r3, #29
 80050fe:	d505      	bpl.n	800510c <__sflush_r+0x48>
 8005100:	6863      	ldr	r3, [r4, #4]
 8005102:	1ac0      	subs	r0, r0, r3
 8005104:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005106:	b10b      	cbz	r3, 800510c <__sflush_r+0x48>
 8005108:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800510a:	1ac0      	subs	r0, r0, r3
 800510c:	2300      	movs	r3, #0
 800510e:	4602      	mov	r2, r0
 8005110:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005112:	6a21      	ldr	r1, [r4, #32]
 8005114:	4628      	mov	r0, r5
 8005116:	47b0      	blx	r6
 8005118:	1c43      	adds	r3, r0, #1
 800511a:	89a3      	ldrh	r3, [r4, #12]
 800511c:	d106      	bne.n	800512c <__sflush_r+0x68>
 800511e:	6829      	ldr	r1, [r5, #0]
 8005120:	291d      	cmp	r1, #29
 8005122:	d82b      	bhi.n	800517c <__sflush_r+0xb8>
 8005124:	4a29      	ldr	r2, [pc, #164]	; (80051cc <__sflush_r+0x108>)
 8005126:	410a      	asrs	r2, r1
 8005128:	07d6      	lsls	r6, r2, #31
 800512a:	d427      	bmi.n	800517c <__sflush_r+0xb8>
 800512c:	2200      	movs	r2, #0
 800512e:	6062      	str	r2, [r4, #4]
 8005130:	04d9      	lsls	r1, r3, #19
 8005132:	6922      	ldr	r2, [r4, #16]
 8005134:	6022      	str	r2, [r4, #0]
 8005136:	d504      	bpl.n	8005142 <__sflush_r+0x7e>
 8005138:	1c42      	adds	r2, r0, #1
 800513a:	d101      	bne.n	8005140 <__sflush_r+0x7c>
 800513c:	682b      	ldr	r3, [r5, #0]
 800513e:	b903      	cbnz	r3, 8005142 <__sflush_r+0x7e>
 8005140:	6560      	str	r0, [r4, #84]	; 0x54
 8005142:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005144:	602f      	str	r7, [r5, #0]
 8005146:	2900      	cmp	r1, #0
 8005148:	d0c9      	beq.n	80050de <__sflush_r+0x1a>
 800514a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800514e:	4299      	cmp	r1, r3
 8005150:	d002      	beq.n	8005158 <__sflush_r+0x94>
 8005152:	4628      	mov	r0, r5
 8005154:	f7ff fbea 	bl	800492c <_free_r>
 8005158:	2000      	movs	r0, #0
 800515a:	6360      	str	r0, [r4, #52]	; 0x34
 800515c:	e7c0      	b.n	80050e0 <__sflush_r+0x1c>
 800515e:	2301      	movs	r3, #1
 8005160:	4628      	mov	r0, r5
 8005162:	47b0      	blx	r6
 8005164:	1c41      	adds	r1, r0, #1
 8005166:	d1c8      	bne.n	80050fa <__sflush_r+0x36>
 8005168:	682b      	ldr	r3, [r5, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0c5      	beq.n	80050fa <__sflush_r+0x36>
 800516e:	2b1d      	cmp	r3, #29
 8005170:	d001      	beq.n	8005176 <__sflush_r+0xb2>
 8005172:	2b16      	cmp	r3, #22
 8005174:	d101      	bne.n	800517a <__sflush_r+0xb6>
 8005176:	602f      	str	r7, [r5, #0]
 8005178:	e7b1      	b.n	80050de <__sflush_r+0x1a>
 800517a:	89a3      	ldrh	r3, [r4, #12]
 800517c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005180:	81a3      	strh	r3, [r4, #12]
 8005182:	e7ad      	b.n	80050e0 <__sflush_r+0x1c>
 8005184:	690f      	ldr	r7, [r1, #16]
 8005186:	2f00      	cmp	r7, #0
 8005188:	d0a9      	beq.n	80050de <__sflush_r+0x1a>
 800518a:	0793      	lsls	r3, r2, #30
 800518c:	680e      	ldr	r6, [r1, #0]
 800518e:	bf08      	it	eq
 8005190:	694b      	ldreq	r3, [r1, #20]
 8005192:	600f      	str	r7, [r1, #0]
 8005194:	bf18      	it	ne
 8005196:	2300      	movne	r3, #0
 8005198:	eba6 0807 	sub.w	r8, r6, r7
 800519c:	608b      	str	r3, [r1, #8]
 800519e:	f1b8 0f00 	cmp.w	r8, #0
 80051a2:	dd9c      	ble.n	80050de <__sflush_r+0x1a>
 80051a4:	6a21      	ldr	r1, [r4, #32]
 80051a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80051a8:	4643      	mov	r3, r8
 80051aa:	463a      	mov	r2, r7
 80051ac:	4628      	mov	r0, r5
 80051ae:	47b0      	blx	r6
 80051b0:	2800      	cmp	r0, #0
 80051b2:	dc06      	bgt.n	80051c2 <__sflush_r+0xfe>
 80051b4:	89a3      	ldrh	r3, [r4, #12]
 80051b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051ba:	81a3      	strh	r3, [r4, #12]
 80051bc:	f04f 30ff 	mov.w	r0, #4294967295
 80051c0:	e78e      	b.n	80050e0 <__sflush_r+0x1c>
 80051c2:	4407      	add	r7, r0
 80051c4:	eba8 0800 	sub.w	r8, r8, r0
 80051c8:	e7e9      	b.n	800519e <__sflush_r+0xda>
 80051ca:	bf00      	nop
 80051cc:	dfbffffe 	.word	0xdfbffffe

080051d0 <_fflush_r>:
 80051d0:	b538      	push	{r3, r4, r5, lr}
 80051d2:	690b      	ldr	r3, [r1, #16]
 80051d4:	4605      	mov	r5, r0
 80051d6:	460c      	mov	r4, r1
 80051d8:	b913      	cbnz	r3, 80051e0 <_fflush_r+0x10>
 80051da:	2500      	movs	r5, #0
 80051dc:	4628      	mov	r0, r5
 80051de:	bd38      	pop	{r3, r4, r5, pc}
 80051e0:	b118      	cbz	r0, 80051ea <_fflush_r+0x1a>
 80051e2:	6a03      	ldr	r3, [r0, #32]
 80051e4:	b90b      	cbnz	r3, 80051ea <_fflush_r+0x1a>
 80051e6:	f7ff f9ab 	bl	8004540 <__sinit>
 80051ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0f3      	beq.n	80051da <_fflush_r+0xa>
 80051f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80051f4:	07d0      	lsls	r0, r2, #31
 80051f6:	d404      	bmi.n	8005202 <_fflush_r+0x32>
 80051f8:	0599      	lsls	r1, r3, #22
 80051fa:	d402      	bmi.n	8005202 <_fflush_r+0x32>
 80051fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051fe:	f7ff fb93 	bl	8004928 <__retarget_lock_acquire_recursive>
 8005202:	4628      	mov	r0, r5
 8005204:	4621      	mov	r1, r4
 8005206:	f7ff ff5d 	bl	80050c4 <__sflush_r>
 800520a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800520c:	07da      	lsls	r2, r3, #31
 800520e:	4605      	mov	r5, r0
 8005210:	d4e4      	bmi.n	80051dc <_fflush_r+0xc>
 8005212:	89a3      	ldrh	r3, [r4, #12]
 8005214:	059b      	lsls	r3, r3, #22
 8005216:	d4e1      	bmi.n	80051dc <_fflush_r+0xc>
 8005218:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800521a:	f7ff fb86 	bl	800492a <__retarget_lock_release_recursive>
 800521e:	e7dd      	b.n	80051dc <_fflush_r+0xc>

08005220 <__swhatbuf_r>:
 8005220:	b570      	push	{r4, r5, r6, lr}
 8005222:	460c      	mov	r4, r1
 8005224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005228:	2900      	cmp	r1, #0
 800522a:	b096      	sub	sp, #88	; 0x58
 800522c:	4615      	mov	r5, r2
 800522e:	461e      	mov	r6, r3
 8005230:	da0d      	bge.n	800524e <__swhatbuf_r+0x2e>
 8005232:	89a3      	ldrh	r3, [r4, #12]
 8005234:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005238:	f04f 0100 	mov.w	r1, #0
 800523c:	bf0c      	ite	eq
 800523e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005242:	2340      	movne	r3, #64	; 0x40
 8005244:	2000      	movs	r0, #0
 8005246:	6031      	str	r1, [r6, #0]
 8005248:	602b      	str	r3, [r5, #0]
 800524a:	b016      	add	sp, #88	; 0x58
 800524c:	bd70      	pop	{r4, r5, r6, pc}
 800524e:	466a      	mov	r2, sp
 8005250:	f000 f848 	bl	80052e4 <_fstat_r>
 8005254:	2800      	cmp	r0, #0
 8005256:	dbec      	blt.n	8005232 <__swhatbuf_r+0x12>
 8005258:	9901      	ldr	r1, [sp, #4]
 800525a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800525e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005262:	4259      	negs	r1, r3
 8005264:	4159      	adcs	r1, r3
 8005266:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800526a:	e7eb      	b.n	8005244 <__swhatbuf_r+0x24>

0800526c <__smakebuf_r>:
 800526c:	898b      	ldrh	r3, [r1, #12]
 800526e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005270:	079d      	lsls	r5, r3, #30
 8005272:	4606      	mov	r6, r0
 8005274:	460c      	mov	r4, r1
 8005276:	d507      	bpl.n	8005288 <__smakebuf_r+0x1c>
 8005278:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800527c:	6023      	str	r3, [r4, #0]
 800527e:	6123      	str	r3, [r4, #16]
 8005280:	2301      	movs	r3, #1
 8005282:	6163      	str	r3, [r4, #20]
 8005284:	b002      	add	sp, #8
 8005286:	bd70      	pop	{r4, r5, r6, pc}
 8005288:	ab01      	add	r3, sp, #4
 800528a:	466a      	mov	r2, sp
 800528c:	f7ff ffc8 	bl	8005220 <__swhatbuf_r>
 8005290:	9900      	ldr	r1, [sp, #0]
 8005292:	4605      	mov	r5, r0
 8005294:	4630      	mov	r0, r6
 8005296:	f7ff fbb5 	bl	8004a04 <_malloc_r>
 800529a:	b948      	cbnz	r0, 80052b0 <__smakebuf_r+0x44>
 800529c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052a0:	059a      	lsls	r2, r3, #22
 80052a2:	d4ef      	bmi.n	8005284 <__smakebuf_r+0x18>
 80052a4:	f023 0303 	bic.w	r3, r3, #3
 80052a8:	f043 0302 	orr.w	r3, r3, #2
 80052ac:	81a3      	strh	r3, [r4, #12]
 80052ae:	e7e3      	b.n	8005278 <__smakebuf_r+0xc>
 80052b0:	89a3      	ldrh	r3, [r4, #12]
 80052b2:	6020      	str	r0, [r4, #0]
 80052b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052b8:	81a3      	strh	r3, [r4, #12]
 80052ba:	9b00      	ldr	r3, [sp, #0]
 80052bc:	6163      	str	r3, [r4, #20]
 80052be:	9b01      	ldr	r3, [sp, #4]
 80052c0:	6120      	str	r0, [r4, #16]
 80052c2:	b15b      	cbz	r3, 80052dc <__smakebuf_r+0x70>
 80052c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052c8:	4630      	mov	r0, r6
 80052ca:	f000 f81d 	bl	8005308 <_isatty_r>
 80052ce:	b128      	cbz	r0, 80052dc <__smakebuf_r+0x70>
 80052d0:	89a3      	ldrh	r3, [r4, #12]
 80052d2:	f023 0303 	bic.w	r3, r3, #3
 80052d6:	f043 0301 	orr.w	r3, r3, #1
 80052da:	81a3      	strh	r3, [r4, #12]
 80052dc:	89a3      	ldrh	r3, [r4, #12]
 80052de:	431d      	orrs	r5, r3
 80052e0:	81a5      	strh	r5, [r4, #12]
 80052e2:	e7cf      	b.n	8005284 <__smakebuf_r+0x18>

080052e4 <_fstat_r>:
 80052e4:	b538      	push	{r3, r4, r5, lr}
 80052e6:	4d07      	ldr	r5, [pc, #28]	; (8005304 <_fstat_r+0x20>)
 80052e8:	2300      	movs	r3, #0
 80052ea:	4604      	mov	r4, r0
 80052ec:	4608      	mov	r0, r1
 80052ee:	4611      	mov	r1, r2
 80052f0:	602b      	str	r3, [r5, #0]
 80052f2:	f7fb ff0e 	bl	8001112 <_fstat>
 80052f6:	1c43      	adds	r3, r0, #1
 80052f8:	d102      	bne.n	8005300 <_fstat_r+0x1c>
 80052fa:	682b      	ldr	r3, [r5, #0]
 80052fc:	b103      	cbz	r3, 8005300 <_fstat_r+0x1c>
 80052fe:	6023      	str	r3, [r4, #0]
 8005300:	bd38      	pop	{r3, r4, r5, pc}
 8005302:	bf00      	nop
 8005304:	2000034c 	.word	0x2000034c

08005308 <_isatty_r>:
 8005308:	b538      	push	{r3, r4, r5, lr}
 800530a:	4d06      	ldr	r5, [pc, #24]	; (8005324 <_isatty_r+0x1c>)
 800530c:	2300      	movs	r3, #0
 800530e:	4604      	mov	r4, r0
 8005310:	4608      	mov	r0, r1
 8005312:	602b      	str	r3, [r5, #0]
 8005314:	f7fb ff0d 	bl	8001132 <_isatty>
 8005318:	1c43      	adds	r3, r0, #1
 800531a:	d102      	bne.n	8005322 <_isatty_r+0x1a>
 800531c:	682b      	ldr	r3, [r5, #0]
 800531e:	b103      	cbz	r3, 8005322 <_isatty_r+0x1a>
 8005320:	6023      	str	r3, [r4, #0]
 8005322:	bd38      	pop	{r3, r4, r5, pc}
 8005324:	2000034c 	.word	0x2000034c

08005328 <_sbrk_r>:
 8005328:	b538      	push	{r3, r4, r5, lr}
 800532a:	4d06      	ldr	r5, [pc, #24]	; (8005344 <_sbrk_r+0x1c>)
 800532c:	2300      	movs	r3, #0
 800532e:	4604      	mov	r4, r0
 8005330:	4608      	mov	r0, r1
 8005332:	602b      	str	r3, [r5, #0]
 8005334:	f7fb ff16 	bl	8001164 <_sbrk>
 8005338:	1c43      	adds	r3, r0, #1
 800533a:	d102      	bne.n	8005342 <_sbrk_r+0x1a>
 800533c:	682b      	ldr	r3, [r5, #0]
 800533e:	b103      	cbz	r3, 8005342 <_sbrk_r+0x1a>
 8005340:	6023      	str	r3, [r4, #0]
 8005342:	bd38      	pop	{r3, r4, r5, pc}
 8005344:	2000034c 	.word	0x2000034c

08005348 <_init>:
 8005348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800534a:	bf00      	nop
 800534c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800534e:	bc08      	pop	{r3}
 8005350:	469e      	mov	lr, r3
 8005352:	4770      	bx	lr

08005354 <_fini>:
 8005354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005356:	bf00      	nop
 8005358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800535a:	bc08      	pop	{r3}
 800535c:	469e      	mov	lr, r3
 800535e:	4770      	bx	lr
