Analysis & Synthesis report for MC68K
Sat Mar 09 13:31:34 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MC68K|OnChipIO:inst8|LCD_Controller:inst2|Current_state
 11. State Machine - |MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState
 12. State Machine - |MC68K|M68000CPU:inst17|BusRequestLogic:inst1|Current_state
 13. State Machine - |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state
 14. State Machine - |MC68K|CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|CurrentState
 15. State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState
 16. State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxState
 17. State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxState
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Added for RAM Pass-Through Logic
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (No Restructuring Performed)
 25. Source assignments for CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component|altsyncram_2504:auto_generated
 26. Source assignments for CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component|altsyncram_e304:auto_generated
 27. Source assignments for CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component|altsyncram_g504:auto_generated
 28. Source assignments for CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6|altsyncram:altsyncram_component|altsyncram_g504:auto_generated
 29. Source assignments for Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated
 30. Source assignments for OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1
 31. Source assignments for OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated
 32. Source assignments for OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated
 33. Source assignments for IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0|altsyncram_edi1:auto_generated
 34. Source assignments for IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|altsyncram:mem_rtl_0|altsyncram_edi1:auto_generated
 35. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_uvj1:auto_generated
 36. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_uvj1:auto_generated
 37. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_uvj1:auto_generated
 38. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_uvj1:auto_generated
 39. Parameter Settings for User Entity Instance: ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i
 40. Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst
 41. Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
 46. Parameter Settings for User Entity Instance: CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component
 47. Parameter Settings for User Entity Instance: lpm_bustri:inst22
 48. Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5
 49. Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|GraphicsController_Verilog:inst1
 51. Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
 52. Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 54. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 56. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
 58. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
 59. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component
 60. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component
 61. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component
 62. Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo
 63. Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo
 64. Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component
 65. Parameter Settings for Inferred Entity Instance: IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0
 66. Parameter Settings for Inferred Entity Instance: IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|altsyncram:mem_rtl_0
 67. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0
 68. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1
 69. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0
 70. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1
 71. altsyncram Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"
 73. In-System Memory Content Editor Settings
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages
 77. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 09 13:31:34 2019      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; MC68K                                      ;
; Top-level Entity Name           ; MC68K                                      ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1337                                       ;
; Total pins                      ; 238                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 2,365,424                                  ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MC68K              ; MC68K              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Ignore LCELL Buffers                                                            ; On                 ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------+-------------+
; AddressComparator.vhd                                              ; yes             ; User VHDL File                               ; C:/M68K/AddressComparator.vhd                                                    ;             ;
; M68kCacheController.v                                              ; yes             ; User Verilog HDL File                        ; C:/M68K/M68kCacheController.v                                                    ;             ;
; TagMemory.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/TagMemory.bdf                                                            ;             ;
; Valid.bdf                                                          ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/Valid.bdf                                                                ;             ;
; CacheDataMemory.bdf                                                ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/CacheDataMemory.bdf                                                      ;             ;
; DramCache.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/DramCache.bdf                                                            ;             ;
; CachedDramController.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/CachedDramController.bdf                                                 ;             ;
; simple_spi_top.v                                                   ; yes             ; User Verilog HDL File                        ; C:/M68K/simple_spi_top.v                                                         ;             ;
; AddressDecoder.vhd                                                 ; yes             ; User VHDL File                               ; C:/M68K/AddressDecoder.vhd                                                       ;             ;
; lpm_bustri0.vhd                                                    ; yes             ; User Wizard-Generated File                   ; C:/M68K/lpm_bustri0.vhd                                                          ;             ;
; MC68K.bdf                                                          ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/MC68K.bdf                                                                ;             ;
; Latch8Bit.vhd                                                      ; yes             ; User VHDL File                               ; C:/M68K/Latch8Bit.vhd                                                            ;             ;
; OnChipIO.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/OnChipIO.bdf                                                             ;             ;
; InterruptPriorityEncoder.vhd                                       ; yes             ; User VHDL File                               ; C:/M68K/InterruptPriorityEncoder.vhd                                             ;             ;
; Dtack_Generator.vhd                                                ; yes             ; User VHDL File                               ; C:/M68K/Dtack_Generator.vhd                                                      ;             ;
; IODecoder.vhd                                                      ; yes             ; User VHDL File                               ; C:/M68K/IODecoder.vhd                                                            ;             ;
; LCD_Controller.vhd                                                 ; yes             ; User VHDL File                               ; C:/M68K/LCD_Controller.vhd                                                       ;             ;
; HexTo7SegmentDisplay.vhd                                           ; yes             ; User VHDL File                               ; C:/M68K/HexTo7SegmentDisplay.vhd                                                 ;             ;
; Timer.vhd                                                          ; yes             ; User VHDL File                               ; C:/M68K/Timer.vhd                                                                ;             ;
; lpm_bustri2.vhd                                                    ; yes             ; User Wizard-Generated File                   ; C:/M68K/lpm_bustri2.vhd                                                          ;             ;
; TG68.vhd                                                           ; yes             ; User VHDL File                               ; C:/M68K/TG68.vhd                                                                 ;             ;
; ACIA_6850.vhd                                                      ; yes             ; User VHDL File                               ; C:/M68K/ACIA_6850.vhd                                                            ;             ;
; ACIA_RX.vhd                                                        ; yes             ; User VHDL File                               ; C:/M68K/ACIA_RX.vhd                                                              ;             ;
; ACIA_TX.vhd                                                        ; yes             ; User VHDL File                               ; C:/M68K/ACIA_TX.vhd                                                              ;             ;
; M68xxIODecoder.vhd                                                 ; yes             ; User VHDL File                               ; C:/M68K/M68xxIODecoder.vhd                                                       ;             ;
; Latch3Bit.vhd                                                      ; yes             ; User VHDL File                               ; C:/M68K/Latch3Bit.vhd                                                            ;             ;
; OnChipM68xxIO.bdf                                                  ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/OnChipM68xxIO.bdf                                                        ;             ;
; ACIA_BaudRate_Generator.bdf                                        ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/ACIA_BaudRate_Generator.bdf                                              ;             ;
; ACIA_Clock.vhd                                                     ; yes             ; User VHDL File                               ; C:/M68K/ACIA_Clock.vhd                                                           ;             ;
; TG68_fast.vhd                                                      ; yes             ; User VHDL File                               ; C:/M68K/TG68_fast.vhd                                                            ;             ;
; TraceExceptionGenerator.vhd                                        ; yes             ; User VHDL File                               ; C:/M68K/TraceExceptionGenerator.vhd                                              ;             ;
; TraceExceptionControlBit.vhd                                       ; yes             ; User VHDL File                               ; C:/M68K/TraceExceptionControlBit.vhd                                             ;             ;
; M68000CPU.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/M68000CPU.bdf                                                            ;             ;
; BusRequestLogic.vhd                                                ; yes             ; User VHDL File                               ; C:/M68K/BusRequestLogic.vhd                                                      ;             ;
; DMAController.bdf                                                  ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/DMAController.bdf                                                        ;             ;
; CPU_DMA_Mux.vhd                                                    ; yes             ; User VHDL File                               ; C:/M68K/CPU_DMA_Mux.vhd                                                          ;             ;
; OnChipROM16KWords.bdf                                              ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/OnChipROM16KWords.bdf                                                    ;             ;
; Ram128kByte.vhd                                                    ; yes             ; User Wizard-Generated File                   ; C:/M68K/Ram128kByte.vhd                                                          ;             ;
; GraphicsFrameBufferMemory.bdf                                      ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/GraphicsFrameBufferMemory.bdf                                            ;             ;
; IIC_SPI_Interface.bdf                                              ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/IIC_SPI_Interface.bdf                                                    ;             ;
; ColourPallette_2PortRam.vhd                                        ; yes             ; User Wizard-Generated File                   ; C:/M68K/ColourPallette_2PortRam.vhd                                              ;             ;
; CanBus.bdf                                                         ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/CanBus.bdf                                                               ;             ;
; OnChipRam256kbyte.bdf                                              ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/OnChipRam256kbyte.bdf                                                    ;             ;
; Video_Controller800x480.bdf                                        ; yes             ; User Block Diagram/Schematic File            ; C:/M68K/Video_Controller800x480.bdf                                              ;             ;
; ClockGen.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/M68K/ClockGen.vhd                                                             ; ClockGen    ;
; ClockGen/ClockGen_0002.v                                           ; yes             ; User Verilog HDL File                        ; C:/M68K/ClockGen/ClockGen_0002.v                                                 ; ClockGen    ;
; GraphicsLCD_Controller_verilog.v                                   ; yes             ; User Verilog HDL File                        ; C:/M68K/GraphicsLCD_Controller_verilog.v                                         ;             ;
; RamAddressMapper_Verilog.v                                         ; yes             ; User Verilog HDL File                        ; C:/M68K/RamAddressMapper_Verilog.v                                               ;             ;
; OnChipRom16KWord.vhd                                               ; yes             ; User Wizard-Generated File                   ; C:/M68K/OnChipRom16KWord.vhd                                                     ;             ;
; SPI_BUS_Decoder.vhd                                                ; yes             ; User VHDL File                               ; C:/M68K/SPI_BUS_Decoder.vhd                                                      ;             ;
; Tag_Data.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/M68K/Tag_Data.vhd                                                             ;             ;
; CacheData.vhd                                                      ; yes             ; User Wizard-Generated File                   ; C:/M68K/CacheData.vhd                                                            ;             ;
; Valid_Data.vhd                                                     ; yes             ; User Wizard-Generated File                   ; C:/M68K/Valid_Data.vhd                                                           ;             ;
; CacheEnabledDramController.vhd                                     ; yes             ; User VHDL File                               ; C:/M68K/CacheEnabledDramController.vhd                                           ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_2504.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/altsyncram_2504.tdf                                                   ;             ;
; db/altsyncram_e304.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/altsyncram_e304.tdf                                                   ;             ;
; db/altsyncram_g504.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/altsyncram_g504.tdf                                                   ;             ;
; lpm_bustri.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_bustri.tdf                    ;             ;
; db/altsyncram_b634.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/altsyncram_b634.tdf                                                   ;             ;
; ColourPallette_2PortRam.mif                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/M68K/ColourPallette_2PortRam.mif                                              ;             ;
; graphicscontroller_verilog.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/M68K/graphicscontroller_verilog.v                                             ;             ;
; vgadatamux_verilog.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; C:/M68K/vgadatamux_verilog.v                                                     ;             ;
; db/altsyncram_cl54.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/altsyncram_cl54.tdf                                                   ;             ;
; db/altsyncram_na63.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/altsyncram_na63.tdf                                                   ;             ;
; debugmonitorproject.mif                                            ; yes             ; Auto-Found Memory Initialization File        ; C:/M68K/debugmonitorproject.mif                                                  ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/decode_5la.tdf                                                        ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/decode_u0a.tdf                                                        ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/mux_4hb.tdf                                                           ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; db/altsyncram_hb04.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/altsyncram_hb04.tdf                                                   ;             ;
; db/decode_tma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/decode_tma.tdf                                                        ;             ;
; db/decode_m2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/decode_m2a.tdf                                                        ;             ;
; db/mux_dhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/mux_dhb.tdf                                                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldbe7d4d23/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/M68K/db/ip/sldbe7d4d23/alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v                   ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv            ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv         ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd       ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/M68K/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv         ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; db/altsyncram_edi1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/altsyncram_edi1.tdf                                                   ;             ;
; db/altsyncram_uvj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/M68K/db/altsyncram_uvj1.tdf                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2849                                                                              ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 4335                                                                              ;
;     -- 7 input functions                    ; 122                                                                               ;
;     -- 6 input functions                    ; 1195                                                                              ;
;     -- 5 input functions                    ; 1020                                                                              ;
;     -- 4 input functions                    ; 675                                                                               ;
;     -- <=3 input functions                  ; 1323                                                                              ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 1337                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 238                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 2365424                                                                           ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 4                                                                                 ;
;     -- PLLs                                 ; 4                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1278                                                                              ;
; Total fan-out                               ; 30892                                                                             ;
; Average fan-out                             ; 4.67                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MC68K                                                                                              ; 4335 (6)          ; 1337 (0)     ; 2365424           ; 0          ; 238  ; 0            ; |MC68K                                                                                                                                                                                                                                                                     ; work         ;
;    |AddressDecoder:inst3|                                                                           ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|AddressDecoder:inst3                                                                                                                                                                                                                                                ; work         ;
;    |CachedDramController:inst2|                                                                     ; 307 (0)           ; 121 (0)      ; 4864              ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2                                                                                                                                                                                                                                          ; work         ;
;       |CacheEnabledDramController:inst|                                                             ; 194 (194)         ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst                                                                                                                                                                                                          ; work         ;
;       |DramCache:inst1|                                                                             ; 113 (1)           ; 27 (0)       ; 4864              ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1                                                                                                                                                                                                                          ; work         ;
;          |AddressComparator:inst1|                                                                  ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|AddressComparator:inst1                                                                                                                                                                                                  ; work         ;
;          |CacheDataMemory:inst4|                                                                    ; 2 (2)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4                                                                                                                                                                                                    ; work         ;
;             |CacheData:inst1|                                                                       ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1                                                                                                                                                                                    ; work         ;
;                |altsyncram:altsyncram_component|                                                    ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component                                                                                                                                                    ; work         ;
;                   |altsyncram_g504:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component|altsyncram_g504:auto_generated                                                                                                                     ; work         ;
;             |CacheData:inst6|                                                                       ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6                                                                                                                                                                                    ; work         ;
;                |altsyncram:altsyncram_component|                                                    ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6|altsyncram:altsyncram_component                                                                                                                                                    ; work         ;
;                   |altsyncram_g504:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6|altsyncram:altsyncram_component|altsyncram_g504:auto_generated                                                                                                                     ; work         ;
;          |M68kCacheController:inst|                                                                 ; 70 (70)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst                                                                                                                                                                                                 ; work         ;
;          |TagMemory:inst3|                                                                          ; 0 (0)             ; 0 (0)        ; 736               ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|TagMemory:inst3                                                                                                                                                                                                          ; work         ;
;             |Tag_Data:inst|                                                                         ; 0 (0)             ; 0 (0)        ; 736               ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst                                                                                                                                                                                            ; work         ;
;                |altsyncram:altsyncram_component|                                                    ; 0 (0)             ; 0 (0)        ; 736               ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component                                                                                                                                                            ; work         ;
;                   |altsyncram_2504:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 736               ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component|altsyncram_2504:auto_generated                                                                                                                             ; work         ;
;          |Valid:inst2|                                                                              ; 0 (0)             ; 0 (0)        ; 32                ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|Valid:inst2                                                                                                                                                                                                              ; work         ;
;             |Valid_Data:inst|                                                                       ; 0 (0)             ; 0 (0)        ; 32                ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst                                                                                                                                                                                              ; work         ;
;                |altsyncram:altsyncram_component|                                                    ; 0 (0)             ; 0 (0)        ; 32                ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component                                                                                                                                                              ; work         ;
;                   |altsyncram_e304:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 32                ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component|altsyncram_e304:auto_generated                                                                                                                               ; work         ;
;          |lpm_bustri0:inst7|                                                                        ; 19 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7                                                                                                                                                                                                        ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                       ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component                                                                                                                                                                        ; work         ;
;    |ClockGen:inst7|                                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:inst7                                                                                                                                                                                                                                                      ; clockgen     ;
;       |ClockGen_0002:clockgen_inst|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:inst7|ClockGen_0002:clockgen_inst                                                                                                                                                                                                                          ; ClockGen     ;
;          |altera_pll:altera_pll_i|                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i                                                                                                                                                                                                  ; work         ;
;    |Dtack_Generator:inst|                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dtack_Generator:inst                                                                                                                                                                                                                                                ; work         ;
;    |IIC_SPI_Interface:inst32|                                                                       ; 136 (2)           ; 126 (1)      ; 128               ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32                                                                                                                                                                                                                                            ; work         ;
;       |SPI_BUS_Decoder:inst2|                                                                       ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|SPI_BUS_Decoder:inst2                                                                                                                                                                                                                      ; work         ;
;       |lpm_bustri2:inst21|                                                                          ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|lpm_bustri2:inst21                                                                                                                                                                                                                         ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                          ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component                                                                                                                                                                                         ; work         ;
;       |simple_spi_top:inst1|                                                                        ; 125 (89)          ; 125 (63)     ; 128               ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1                                                                                                                                                                                                                       ; work         ;
;          |fifo4:rfifo|                                                                              ; 22 (22)           ; 31 (31)      ; 64                ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo                                                                                                                                                                                                           ; work         ;
;             |altsyncram:mem_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|altsyncram:mem_rtl_0                                                                                                                                                                                      ; work         ;
;                |altsyncram_edi1:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|altsyncram:mem_rtl_0|altsyncram_edi1:auto_generated                                                                                                                                                       ; work         ;
;          |fifo4:wfifo|                                                                              ; 14 (14)           ; 31 (31)      ; 64                ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo                                                                                                                                                                                                           ; work         ;
;             |altsyncram:mem_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0                                                                                                                                                                                      ; work         ;
;                |altsyncram_edi1:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0|altsyncram_edi1:auto_generated                                                                                                                                                       ; work         ;
;    |InterruptPriorityEncoder:inst28|                                                                ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|InterruptPriorityEncoder:inst28                                                                                                                                                                                                                                     ; work         ;
;    |M68000CPU:inst17|                                                                               ; 2587 (0)          ; 478 (0)      ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17                                                                                                                                                                                                                                                    ; work         ;
;       |BusRequestLogic:inst1|                                                                       ; 4 (4)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|BusRequestLogic:inst1                                                                                                                                                                                                                              ; work         ;
;       |TG68:inst|                                                                                   ; 2583 (21)         ; 475 (14)     ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst                                                                                                                                                                                                                                          ; work         ;
;          |TG68_fast:TG68_fast_inst|                                                                 ; 2562 (2562)       ; 461 (461)    ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:regfile_high_rtl_0|                                                         ; 0 (0)             ; 0 (0)        ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                                                                                                                                                                                   ; work         ;
;                |altsyncram_uvj1:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_uvj1:auto_generated                                                                                                                                                    ; work         ;
;             |altsyncram:regfile_high_rtl_1|                                                         ; 0 (0)             ; 0 (0)        ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                                                                                                                                                                                   ; work         ;
;                |altsyncram_uvj1:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_uvj1:auto_generated                                                                                                                                                    ; work         ;
;             |altsyncram:regfile_low_rtl_0|                                                          ; 0 (0)             ; 0 (0)        ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                                                                                                                                                                                    ; work         ;
;                |altsyncram_uvj1:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_uvj1:auto_generated                                                                                                                                                     ; work         ;
;             |altsyncram:regfile_low_rtl_1|                                                          ; 0 (0)             ; 0 (0)        ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                                                                                                                                                                                    ; work         ;
;                |altsyncram_uvj1:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_uvj1:auto_generated                                                                                                                                                     ; work         ;
;    |OnChipIO:inst8|                                                                                 ; 695 (0)           ; 335 (0)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8                                                                                                                                                                                                                                                      ; work         ;
;       |HexTo7SegmentDisplay:inst10|                                                                 ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10                                                                                                                                                                                                                          ; work         ;
;       |HexTo7SegmentDisplay:inst11|                                                                 ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11                                                                                                                                                                                                                          ; work         ;
;       |HexTo7SegmentDisplay:inst21|                                                                 ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21                                                                                                                                                                                                                          ; work         ;
;       |IODecoder:inst1|                                                                             ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|IODecoder:inst1                                                                                                                                                                                                                                      ; work         ;
;       |LCD_Controller:inst2|                                                                        ; 13 (13)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|LCD_Controller:inst2                                                                                                                                                                                                                                 ; work         ;
;       |Latch8Bit:inst23|                                                                            ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst23                                                                                                                                                                                                                                     ; work         ;
;       |Latch8Bit:inst3|                                                                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst3                                                                                                                                                                                                                                      ; work         ;
;       |Latch8Bit:inst4|                                                                             ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst4                                                                                                                                                                                                                                      ; work         ;
;       |Latch8Bit:inst8|                                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst8                                                                                                                                                                                                                                      ; work         ;
;       |Latch8Bit:inst|                                                                              ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst                                                                                                                                                                                                                                       ; work         ;
;       |Timer:Timer1|                                                                                ; 108 (108)         ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer1                                                                                                                                                                                                                                         ; work         ;
;       |Timer:Timer2|                                                                                ; 68 (68)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer2                                                                                                                                                                                                                                         ; work         ;
;       |Timer:Timer3|                                                                                ; 68 (68)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer3                                                                                                                                                                                                                                         ; work         ;
;       |Timer:Timer4|                                                                                ; 68 (68)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer4                                                                                                                                                                                                                                         ; work         ;
;       |Timer:Timer5|                                                                                ; 69 (69)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer5                                                                                                                                                                                                                                         ; work         ;
;       |Timer:Timer6|                                                                                ; 67 (67)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer6                                                                                                                                                                                                                                         ; work         ;
;       |Timer:Timer7|                                                                                ; 70 (70)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer7                                                                                                                                                                                                                                         ; work         ;
;       |Timer:Timer8|                                                                                ; 69 (69)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer8                                                                                                                                                                                                                                         ; work         ;
;       |TraceExceptionControlBit:inst16|                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|TraceExceptionControlBit:inst16                                                                                                                                                                                                                      ; work         ;
;       |lpm_bustri2:inst15|                                                                          ; 12 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst15                                                                                                                                                                                                                                   ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                          ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                   ; work         ;
;       |lpm_bustri2:inst17|                                                                          ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst17                                                                                                                                                                                                                                   ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                          ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                   ; work         ;
;    |OnChipM68xxIO:inst11|                                                                           ; 138 (0)           ; 115 (0)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11                                                                                                                                                                                                                                                ; work         ;
;       |ACIA_6850:inst16|                                                                            ; 92 (22)           ; 99 (25)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16                                                                                                                                                                                                                               ; work         ;
;          |ACIA_RX:RxDev|                                                                            ; 35 (35)           ; 43 (43)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev                                                                                                                                                                                                                 ; work         ;
;          |ACIA_TX:TxDev|                                                                            ; 35 (35)           ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev                                                                                                                                                                                                                 ; work         ;
;       |ACIA_BaudRate_Generator:inst1|                                                               ; 44 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1                                                                                                                                                                                                                  ; work         ;
;          |ACIA_Clock:inst20|                                                                        ; 44 (44)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20                                                                                                                                                                                                ; work         ;
;          |Latch3Bit:inst1|                                                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1                                                                                                                                                                                                  ; work         ;
;       |M68xxIODecoder:inst|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|M68xxIODecoder:inst                                                                                                                                                                                                                            ; work         ;
;    |OnChipROM16KWords:inst16|                                                                       ; 129 (0)           ; 51 (0)       ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16                                                                                                                                                                                                                                            ; work         ;
;       |OnChipRom16KWord:inst1|                                                                      ; 112 (0)           ; 51 (0)       ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1                                                                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 112 (0)           ; 51 (0)       ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component                                                                                                                                                                                     ; work         ;
;             |altsyncram_cl54:auto_generated|                                                        ; 112 (0)           ; 51 (0)       ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated                                                                                                                                                      ; work         ;
;                |altsyncram_na63:altsyncram1|                                                        ; 2 (0)             ; 1 (1)        ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1                                                                                                                          ; work         ;
;                   |decode_5la:decode5|                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1|decode_5la:decode5                                                                                                       ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 110 (92)          ; 50 (41)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                            ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                         ; work         ;
;       |lpm_bustri0:inst|                                                                            ; 17 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|lpm_bustri0:inst                                                                                                                                                                                                                           ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                          ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component                                                                                                                                                                                           ; work         ;
;    |OnChipRam256kbyte:inst6|                                                                        ; 135 (2)           ; 4 (0)        ; 2097152           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6                                                                                                                                                                                                                                             ; work         ;
;       |Ram128kByte:inst12|                                                                          ; 74 (0)            ; 0 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst12                                                                                                                                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 74 (0)            ; 0 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component                                                                                                                                                                                          ; work         ;
;             |altsyncram_hb04:auto_generated|                                                        ; 74 (0)            ; 0 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated                                                                                                                                                           ; work         ;
;                |decode_m2a:rden_decode|                                                             ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|decode_m2a:rden_decode                                                                                                                                    ; work         ;
;                |decode_tma:decode3|                                                                 ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|decode_tma:decode3                                                                                                                                        ; work         ;
;                |mux_dhb:mux2|                                                                       ; 40 (40)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|mux_dhb:mux2                                                                                                                                              ; work         ;
;       |Ram128kByte:inst13|                                                                          ; 59 (0)            ; 4 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst13                                                                                                                                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 59 (0)            ; 4 (0)        ; 1048576           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component                                                                                                                                                                                          ; work         ;
;             |altsyncram_hb04:auto_generated|                                                        ; 59 (0)            ; 4 (4)        ; 1048576           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated                                                                                                                                                           ; work         ;
;                |decode_tma:decode3|                                                                 ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|decode_tma:decode3                                                                                                                                        ; work         ;
;                |mux_dhb:mux2|                                                                       ; 40 (40)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|mux_dhb:mux2                                                                                                                                              ; work         ;
;    |TraceExceptionGenerator:inst30|                                                                 ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|TraceExceptionGenerator:inst30                                                                                                                                                                                                                                      ; work         ;
;    |Video_Controller800x480:inst1|                                                                  ; 77 (0)            ; 26 (0)       ; 48                ; 0          ; 0    ; 0            ; |MC68K|Video_Controller800x480:inst1                                                                                                                                                                                                                                       ; work         ;
;       |ColourPallette_2PortRam:inst3|                                                               ; 0 (0)             ; 0 (0)        ; 48                ; 0          ; 0    ; 0            ; |MC68K|Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 0 (0)             ; 0 (0)        ; 48                ; 0          ; 0    ; 0            ; |MC68K|Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component                                                                                                                                                                         ; work         ;
;             |altsyncram_b634:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 48                ; 0          ; 0    ; 0            ; |MC68K|Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated                                                                                                                                          ; work         ;
;       |GraphicsLCD_Controller_Verilog:inst5|                                                        ; 77 (77)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 103 (1)           ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 102 (0)           ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 102 (1)           ; 80 (5)       ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_ident:ident|                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 99 (0)            ; 75 (0)       ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 99 (63)           ; 75 (47)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; Name                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component|altsyncram_g504:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048    ; None                        ;
; CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6|altsyncram:altsyncram_component|altsyncram_g504:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048    ; None                        ;
; CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port      ; 32           ; 23           ; --           ; --           ; 736     ; None                        ;
; CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component|altsyncram_e304:auto_generated|ALTSYNCRAM           ; AUTO ; Single Port      ; 32           ; 1            ; --           ; --           ; 32      ; None                        ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|altsyncram:mem_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64      ; None                        ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64      ; None                        ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_uvj1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272     ; None                        ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_uvj1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272     ; None                        ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_uvj1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272     ; None                        ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_uvj1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272     ; None                        ;
; OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1|ALTSYNCRAM      ; AUTO ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144  ; debugmonitorproject.mif     ;
; OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|ALTSYNCRAM                                       ; AUTO ; Single Port      ; 131072       ; 8            ; --           ; --           ; 1048576 ; None                        ;
; OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|ALTSYNCRAM                                       ; AUTO ; Single Port      ; 131072       ; 8            ; --           ; --           ; 1048576 ; None                        ;
; Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536    ; ColourPallette_2PortRam.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                     ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                      ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst                                                                                                                       ; Valid_Data.vhd       ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst                                                                                                                     ; Tag_Data.vhd         ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1                                                                                                             ; CacheData.vhd        ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6                                                                                                             ; CacheData.vhd        ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|CanBus:inst5|lpm_bustri2:inst21                                                                                                                                                              ; lpm_bustri2.vhd      ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|lpm_bustri2:inst                                                                                                                                                     ; lpm_bustri2.vhd      ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|lpm_bustri2:inst1                                                                                                                                                    ; lpm_bustri2.vhd      ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst12                                                                                                                                                   ; Ram128kByte.vhd      ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst13                                                                                                                                                   ; Ram128kByte.vhd      ;
; Altera ; altera_pll   ; 15.0    ; N/A          ; N/A          ; |MC68K|ClockGen:inst7                                                                                                                                                                               ; ClockGen.vhd         ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst6                                                                                                                                                             ; lpm_bustri2.vhd      ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst7                                                                                                                                                             ; lpm_bustri2.vhd      ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst13                                                                                                                                                            ; lpm_bustri2.vhd      ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst15                                                                                                                                                            ; lpm_bustri2.vhd      ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst17                                                                                                                                                            ; lpm_bustri2.vhd      ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1                                                                                                                                              ; OnChipRom16KWord.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|IIC_SPI_Interface:inst32|lpm_bustri2:inst21                                                                                                                                                  ; lpm_bustri2.vhd      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipIO:inst8|LCD_Controller:inst2|Current_state                                                                                                                                                                      ;
+--------------------------------+--------------------------+------------------------+-----------------------+--------------------------------+----------------------------+----------------------+------------------------+--------------------+
; Name                           ; Current_state.RemoveData ; Current_state.RemoveRW ; Current_state.RemoveE ; Current_state.WaitingForETimer ; Current_state.AssertE_Data ; Current_state.Dummy1 ; Current_state.AssertRW ; Current_state.Idle ;
+--------------------------------+--------------------------+------------------------+-----------------------+--------------------------------+----------------------------+----------------------+------------------------+--------------------+
; Current_state.Idle             ; 0                        ; 0                      ; 0                     ; 0                              ; 0                          ; 0                    ; 0                      ; 0                  ;
; Current_state.AssertRW         ; 0                        ; 0                      ; 0                     ; 0                              ; 0                          ; 0                    ; 1                      ; 1                  ;
; Current_state.Dummy1           ; 0                        ; 0                      ; 0                     ; 0                              ; 0                          ; 1                    ; 0                      ; 1                  ;
; Current_state.AssertE_Data     ; 0                        ; 0                      ; 0                     ; 0                              ; 1                          ; 0                    ; 0                      ; 1                  ;
; Current_state.WaitingForETimer ; 0                        ; 0                      ; 0                     ; 1                              ; 0                          ; 0                    ; 0                      ; 1                  ;
; Current_state.RemoveE          ; 0                        ; 0                      ; 1                     ; 0                              ; 0                          ; 0                    ; 0                      ; 1                  ;
; Current_state.RemoveRW         ; 0                        ; 1                      ; 0                     ; 0                              ; 0                          ; 0                    ; 0                      ; 1                  ;
; Current_state.RemoveData       ; 1                        ; 0                      ; 0                     ; 0                              ; 0                          ; 0                    ; 0                      ; 1                  ;
+--------------------------------+--------------------------+------------------------+-----------------------+--------------------------------+----------------------------+----------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState                                                                                                                                                                                                ;
+--------------------------------+--------------------------------+-------------------------+-------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+-----------------------------+-------------------+
; Name                           ; CurrentState.PalletteReProgram ; CurrentState.ReadPixel2 ; CurrentState.ReadPixel1 ; CurrentState.ReadPixel ; CurrentState.DrawPixel ; CurrentState.DrawLine ; CurrentState.DrawVline ; CurrentState.DrawHLine ; CurrentState.ProcessCommand ; CurrentState.Idle ;
+--------------------------------+--------------------------------+-------------------------+-------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+-----------------------------+-------------------+
; CurrentState.Idle              ; 0                              ; 0                       ; 0                       ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                           ; 0                 ;
; CurrentState.ProcessCommand    ; 0                              ; 0                       ; 0                       ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 1                           ; 1                 ;
; CurrentState.DrawHLine         ; 0                              ; 0                       ; 0                       ; 0                      ; 0                      ; 0                     ; 0                      ; 1                      ; 0                           ; 1                 ;
; CurrentState.DrawVline         ; 0                              ; 0                       ; 0                       ; 0                      ; 0                      ; 0                     ; 1                      ; 0                      ; 0                           ; 1                 ;
; CurrentState.DrawLine          ; 0                              ; 0                       ; 0                       ; 0                      ; 0                      ; 1                     ; 0                      ; 0                      ; 0                           ; 1                 ;
; CurrentState.DrawPixel         ; 0                              ; 0                       ; 0                       ; 0                      ; 1                      ; 0                     ; 0                      ; 0                      ; 0                           ; 1                 ;
; CurrentState.ReadPixel         ; 0                              ; 0                       ; 0                       ; 1                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                           ; 1                 ;
; CurrentState.ReadPixel1        ; 0                              ; 0                       ; 1                       ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                           ; 1                 ;
; CurrentState.ReadPixel2        ; 0                              ; 1                       ; 0                       ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                           ; 1                 ;
; CurrentState.PalletteReProgram ; 1                              ; 0                       ; 0                       ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                           ; 1                 ;
+--------------------------------+--------------------------------+-------------------------+-------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+-----------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|M68000CPU:inst17|BusRequestLogic:inst1|Current_state                                                                                                                              ;
+---------------------------------------------+------------------------------+----------------------------+---------------------------------------------+-----------------------------+--------------------+
; Name                                        ; Current_state.RemoveBusGrant ; Current_state.MasterHasBus ; Current_state.WaitingforBusGrantAcknowledge ; Current_state.GotBusRequest ; Current_state.IDLE ;
+---------------------------------------------+------------------------------+----------------------------+---------------------------------------------+-----------------------------+--------------------+
; Current_state.IDLE                          ; 0                            ; 0                          ; 0                                           ; 0                           ; 0                  ;
; Current_state.GotBusRequest                 ; 0                            ; 0                          ; 0                                           ; 1                           ; 1                  ;
; Current_state.WaitingforBusGrantAcknowledge ; 0                            ; 0                          ; 1                                           ; 0                           ; 1                  ;
; Current_state.MasterHasBus                  ; 0                            ; 1                          ; 0                                           ; 0                           ; 1                  ;
; Current_state.RemoveBusGrant                ; 1                            ; 0                          ; 0                                           ; 0                           ; 1                  ;
+---------------------------------------------+------------------------------+----------------------------+---------------------------------------------+-----------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; Name                 ; micro_state.div15 ; micro_state.div14 ; micro_state.div13 ; micro_state.div12 ; micro_state.div11 ; micro_state.div10 ; micro_state.div9 ; micro_state.div8 ; micro_state.div7 ; micro_state.div6 ; micro_state.div5 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul15 ; micro_state.mul14 ; micro_state.mul13 ; micro_state.mul12 ; micro_state.mul11 ; micro_state.mul10 ; micro_state.mul9 ; micro_state.mul8 ; micro_state.mul7 ; micro_state.mul6 ; micro_state.mul5 ; micro_state.mul4 ; micro_state.mul3 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.init2 ; micro_state.idle ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.rte ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.link ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem ; micro_state.dbcc2 ; micro_state.dbcc1 ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra2 ; micro_state.bra1 ; micro_state.st_AnXn3 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_dAn2 ; micro_state.st_dAn1 ; micro_state.ld_AnXn3 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn2 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.ld_nn ; micro_state.nop ; micro_state.init1 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; micro_state.init1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 0                 ;
; micro_state.nop      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 1               ; 1                 ;
; micro_state.ld_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 1                 ; 0               ; 1                 ;
; micro_state.st_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movem    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.andi     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.op_AxAy  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.cmpm     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.link     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.rte      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap3    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep1   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep2   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep3   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep4   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep5   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.idle     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.init2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul11    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul12    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul13    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul14    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul15    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div11    ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div12    ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div13    ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div14    ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div15    ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|CurrentState                                                                                                                                                                                                                                                            ;
+----------------------------------------+------------------------------------+------------------------------+---------------------------+------------------------+------------------------+------------------------+----------------------------------------+-------------------------------+-------------------+------------------------------+--------------------+
; Name                                   ; CurrentState.WaitForEndOfCacheRead ; CurrentState.WriteDataToDram ; CurrentState.EndBurstFill ; CurrentState.BurstFill ; CurrentState.CASDelay2 ; CurrentState.CASDelay1 ; CurrentState.ReadDataFromDramIntoCache ; CurrentState.CheckForCacheHit ; CurrentState.Idle ; CurrentState.InvalidateCache ; CurrentState.Reset ;
+----------------------------------------+------------------------------------+------------------------------+---------------------------+------------------------+------------------------+------------------------+----------------------------------------+-------------------------------+-------------------+------------------------------+--------------------+
; CurrentState.Reset                     ; 0                                  ; 0                            ; 0                         ; 0                      ; 0                      ; 0                      ; 0                                      ; 0                             ; 0                 ; 0                            ; 0                  ;
; CurrentState.InvalidateCache           ; 0                                  ; 0                            ; 0                         ; 0                      ; 0                      ; 0                      ; 0                                      ; 0                             ; 0                 ; 1                            ; 1                  ;
; CurrentState.Idle                      ; 0                                  ; 0                            ; 0                         ; 0                      ; 0                      ; 0                      ; 0                                      ; 0                             ; 1                 ; 0                            ; 1                  ;
; CurrentState.CheckForCacheHit          ; 0                                  ; 0                            ; 0                         ; 0                      ; 0                      ; 0                      ; 0                                      ; 1                             ; 0                 ; 0                            ; 1                  ;
; CurrentState.ReadDataFromDramIntoCache ; 0                                  ; 0                            ; 0                         ; 0                      ; 0                      ; 0                      ; 1                                      ; 0                             ; 0                 ; 0                            ; 1                  ;
; CurrentState.CASDelay1                 ; 0                                  ; 0                            ; 0                         ; 0                      ; 0                      ; 1                      ; 0                                      ; 0                             ; 0                 ; 0                            ; 1                  ;
; CurrentState.CASDelay2                 ; 0                                  ; 0                            ; 0                         ; 0                      ; 1                      ; 0                      ; 0                                      ; 0                             ; 0                 ; 0                            ; 1                  ;
; CurrentState.BurstFill                 ; 0                                  ; 0                            ; 0                         ; 1                      ; 0                      ; 0                      ; 0                                      ; 0                             ; 0                 ; 0                            ; 1                  ;
; CurrentState.EndBurstFill              ; 0                                  ; 0                            ; 1                         ; 0                      ; 0                      ; 0                      ; 0                                      ; 0                             ; 0                 ; 0                            ; 1                  ;
; CurrentState.WriteDataToDram           ; 0                                  ; 1                            ; 0                         ; 0                      ; 0                      ; 0                      ; 0                                      ; 0                             ; 0                 ; 0                            ; 1                  ;
; CurrentState.WaitForEndOfCacheRead     ; 1                                  ; 0                            ; 0                         ; 0                      ; 0                      ; 0                      ; 0                                      ; 0                             ; 0                 ; 0                            ; 1                  ;
+----------------------------------------+------------------------------------+------------------------------+---------------------------+------------------------+------------------------+------------------------+----------------------------------------+-------------------------------+-------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState                                  ;
+--------------------------+--------------------------+------------------------+-------------------------+
; Name                     ; DCDState.DCD_State_Reset ; DCDState.DCD_State_Int ; DCDState.DCD_State_Idle ;
+--------------------------+--------------------------+------------------------+-------------------------+
; DCDState.DCD_State_Idle  ; 0                        ; 0                      ; 0                       ;
; DCDState.DCD_State_Int   ; 0                        ; 1                      ; 1                       ;
; DCDState.DCD_State_Reset ; 1                        ; 0                      ; 1                       ;
+--------------------------+--------------------------+------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxState                                                             ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+
; Name                   ; TxState.Tx2Stop_State ; TxState.TxParity_State ; TxState.TxData_State ; TxState.TxStart_State ; TxState.Tx1Stop_State ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+
; TxState.Tx1Stop_State  ; 0                     ; 0                      ; 0                    ; 0                     ; 0                     ;
; TxState.TxStart_State  ; 0                     ; 0                      ; 0                    ; 1                     ; 1                     ;
; TxState.TxData_State   ; 0                     ; 0                      ; 1                    ; 0                     ; 1                     ;
; TxState.TxParity_State ; 0                     ; 1                      ; 0                    ; 0                     ; 1                     ;
; TxState.Tx2Stop_State  ; 1                     ; 0                      ; 0                    ; 0                     ; 1                     ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxState                                    ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+
; Name                   ; RxState.RxStop_state ; RxState.RxParity_state ; RxState.RxData_state ; RxState.RxStart_State ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+
; RxState.RxStart_State  ; 0                    ; 0                      ; 0                    ; 0                     ;
; RxState.RxData_state   ; 0                    ; 0                      ; 1                    ; 1                     ;
; RxState.RxParity_state ; 0                    ; 1                      ; 0                    ; 1                     ;
; RxState.RxStop_state   ; 1                    ; 0                      ; 0                    ; 1                     ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                               ; Reason for Removal                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Colour_Latch[8]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|HScrollValue[0..9]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Colour_Latch[9..15]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                 ;
; M68000CPU:inst17|TG68:inst|rw_e                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                 ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[8..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CachedDramController:inst2|CacheEnabledDramController:inst|CurrentState[5]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                 ;
; CachedDramController:inst2|CacheEnabledDramController:inst|SDram_CS_L                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                 ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|StatReg[3]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                 ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDDel                                                                                                                ; Lost fanout                                                                                                                            ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDEdge                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Colour_Latch[0..7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|Column_out_sig[0..9]                                                                     ; Lost fanout                                                                                                                            ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spcr[4]                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|X1[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Y1[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Colour[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Command[0..15]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Colour[1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Colour[2]                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Colour[3..5]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Y1[1..15]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|X1[1..7]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteAddr[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[0,16]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteAddr[1,3..5]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[1..15,17..23]                                                             ; Stuck at GND due to stuck port data_in                                                                                                 ;
; OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|address_reg_a[3]                                  ; Merged with OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|address_reg_a[3] ;
; OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|address_reg_a[2]                                  ; Merged with OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|address_reg_a[2] ;
; OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|address_reg_a[1]                                  ; Merged with OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|address_reg_a[1] ;
; OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1|address_reg_a[0] ; Merged with OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|address_reg_a[0] ;
; OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|address_reg_a[0]                                  ; Merged with OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|address_reg_a[0] ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[1]                                                                                          ; Merged with M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0]                                                         ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxClkDel                                                                                                ; Merged with OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxClkDel                                                               ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                 ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDInt                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                 ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|StatReg[2]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                 ;
; OnChipIO:inst8|LCD_Controller:inst2|Current_state.RemoveData                                                                                                ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.DrawHLine                                                                       ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.DrawVline                                                                       ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.DrawLine                                                                        ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.ReadPixel2                                                                      ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.DrawPixel                                                                       ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.ReadPixel                                                                       ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.ReadPixel1                                                                      ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState~2                                                                               ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState~3                                                                               ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState~4                                                                               ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState~5                                                                               ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState~6                                                                               ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState~7                                                                               ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState~8                                                                               ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState~9                                                                               ; Lost fanout                                                                                                                            ;
; CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|CurrentState~4                                                                          ; Lost fanout                                                                                                                            ;
; CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|CurrentState~5                                                                          ; Lost fanout                                                                                                                            ;
; CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|CurrentState~6                                                                          ; Lost fanout                                                                                                                            ;
; CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|CurrentState~7                                                                          ; Lost fanout                                                                                                                            ;
; CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|CurrentState~8                                                                          ; Lost fanout                                                                                                                            ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ReadSR                                                                                                                ; Lost fanout                                                                                                                            ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState.DCD_State_Idle                                                                                               ; Lost fanout                                                                                                                            ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState.DCD_State_Int                                                                                                ; Lost fanout                                                                                                                            ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState.DCD_State_Reset                                                                                              ; Lost fanout                                                                                                                            ;
; M68000CPU:inst17|BusRequestLogic:inst1|Current_state.MasterHasBus                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.PalletteReProgram                                                               ; Stuck at GND due to stuck port data_in                                                                                                 ;
; M68000CPU:inst17|BusRequestLogic:inst1|Current_state.RemoveBusGrant                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPallette_WE_H                                                                          ; Stuck at GND due to stuck port data_in                                                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteAddr[2]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                 ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state.movep4                                                                                      ; Merged with M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|movepw                                                                 ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Idle_H                                                                                       ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.ProcessCommand                                                                  ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.Idle                                                                            ; Lost fanout                                                                                                                            ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CommandWritten_H                                                                             ; Lost fanout                                                                                                                            ;
; Total Number of Removed Registers = 187                                                                                                                     ;                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                              ;
+--------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                      ;
+--------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Command[0]      ; Stuck at GND              ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteAddr[5],       ;
;                                                                                ; due to stuck port data_in ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteAddr[4],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteAddr[3],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteAddr[1],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[23],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[22],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[21],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[20],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[19],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[18],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[17],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[15],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[14],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[13],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[12],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[11],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[10],      ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[9],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[8],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[7],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[6],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[5],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[4],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[3],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[2],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[1],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPallette_WE_H,         ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteAddr[2],       ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CommandWritten_H             ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Colour_Latch[8] ; Stuck at GND              ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Idle_H,                      ;
;                                                                                ; due to stuck port data_in ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.ProcessCommand, ;
;                                                                                ;                           ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|CurrentState.Idle            ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDEdge                                  ; Stuck at GND              ; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDInt,                                               ;
;                                                                                ; due to stuck port data_in ; OnChipM68xxIO:inst11|ACIA_6850:inst16|StatReg[2]                                            ;
; M68000CPU:inst17|TG68:inst|rw_e                                                ; Stuck at VCC              ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spcr[4]                                       ;
;                                                                                ; due to stuck port data_in ;                                                                                             ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|X1[0]           ; Stuck at GND              ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[16]       ;
;                                                                                ; due to stuck port data_in ;                                                                                             ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Y1[0]           ; Stuck at GND              ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteData[0]        ;
;                                                                                ; due to stuck port data_in ;                                                                                             ;
; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|Colour[0]       ; Stuck at GND              ; Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|ColourPalletteAddr[0]        ;
;                                                                                ; due to stuck port data_in ;                                                                                             ;
+--------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1337  ;
; Number of registers using Synchronous Clear  ; 160   ;
; Number of registers using Synchronous Load   ; 107   ;
; Number of registers using Asynchronous Clear ; 728   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 748   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Inverted Register Statistics                                                 ;
+--------------------------------------------------------------------+---------+
; Inverted Register                                                  ; Fan out ;
+--------------------------------------------------------------------+---------+
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxDat          ; 1       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[12]     ; 80      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|SVmode         ; 24      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[7]      ; 104     ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[14]     ; 101     ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[13]     ; 55      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_interrupt ; 3       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|state[0]       ; 92      ;
; M68000CPU:inst17|TG68:inst|uds_s                                   ; 5       ;
; M68000CPU:inst17|TG68:inst|uds_e                                   ; 5       ;
; M68000CPU:inst17|TG68:inst|as_s                                    ; 12      ;
; M68000CPU:inst17|TG68:inst|as_e                                    ; 12      ;
; M68000CPU:inst17|TG68:inst|rw_s                                    ; 23      ;
; M68000CPU:inst17|TG68:inst|lds_s                                   ; 3       ;
; M68000CPU:inst17|TG68:inst|lds_e                                   ; 3       ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spssr[0]             ; 2       ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|Reset                        ; 98      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[8]       ; 6       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[13]      ; 8       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[10]      ; 6       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[9]       ; 6       ;
; OnChipIO:inst8|Timer:Timer7|IRQ_Internal                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|IRQ_Internal                           ; 3       ;
; OnChipIO:inst8|Timer:Timer6|IRQ_Internal                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|IRQ_Internal                           ; 3       ;
; OnChipIO:inst8|Timer:Timer8|IRQ_Internal                           ; 4       ;
; OnChipIO:inst8|Timer:Timer2|IRQ_Internal                           ; 3       ;
; OnChipIO:inst8|Timer:Timer3|IRQ_Internal                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|IRQ_Internal                           ; 3       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|rot_cnt[0]     ; 5       ;
; M68000CPU:inst17|TG68:inst|S_state[1]                              ; 8       ;
; M68000CPU:inst17|TG68:inst|S_state[0]                              ; 7       ;
; OnChipIO:inst8|LCD_Controller:inst2|timer[3]                       ; 6       ;
; M68000CPU:inst17|TG68:inst|cpuIPL[2]                               ; 2       ;
; M68000CPU:inst17|TG68:inst|cpuIPL[1]                               ; 2       ;
; M68000CPU:inst17|TG68:inst|cpuIPL[0]                               ; 2       ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spssr[7]             ; 1       ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxEmp          ; 3       ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spssr[6]             ; 1       ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spssr[5]             ; 1       ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spssr[4]             ; 1       ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spssr[3]             ; 1       ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spssr[2]             ; 1       ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|spssr[1]             ; 1       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[6]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[0]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[5]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[4]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[3]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[2]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[1]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[11]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[10]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[9]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[8]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[7]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[18]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[13]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[12]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[23]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[22]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[21]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[20]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[19]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[17]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[16]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[15]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|TheTimer[14]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[6]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[0]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[5]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[4]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[3]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[2]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[1]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[11]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[10]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[9]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[8]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[7]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[18]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[13]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[12]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[23]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[22]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[21]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[20]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[19]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[17]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[16]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[15]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|TheTimer[14]                           ; 3       ;
; OnChipIO:inst8|Timer:Timer6|TheTimer[6]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer6|TheTimer[0]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer6|TheTimer[5]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer6|TheTimer[4]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer6|TheTimer[3]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer6|TheTimer[2]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer6|TheTimer[1]                            ; 3       ;
; OnChipIO:inst8|Timer:Timer6|TheTimer[11]                           ; 3       ;
; Total number of inverted registers = 304*                          ;         ;
+--------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                           ;
+--------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Register Name                                                                  ; RAM Name                                                            ;
+--------------------------------------------------------------------------------+---------------------------------------------------------------------+
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[0]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[1]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[2]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[3]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[4]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[5]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[6]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[7]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[8]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[9]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[10] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[11] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[12] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[13] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0_bypass[14] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[0]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[1]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[2]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[3]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[4]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[5]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[6]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[7]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[8]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[9]  ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[10] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[11] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[12] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[13] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0_bypass[14] ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0 ;
+--------------------------------------------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                       ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+------+
; Register Name                                                      ; Megafunction                                                           ; Type ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+------+
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[0..15]  ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0  ; RAM  ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[0..15]  ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1  ; RAM  ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[16..31] ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0 ; RAM  ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[16..31] ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1 ; RAM  ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|wp[2]                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|wp[1]                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[16]                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|exec_AND                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|HCount[1]                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|VCount[9]                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|WriteTR                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|RefreshTimer[0]                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|RefreshTimer[10]                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|StateTimer[0]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|Timer[6]                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|Timer[15]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxBitCount[2]                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxBitCount[0]                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[8]                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|div_reg[13]                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[15]                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[15]                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[6]                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|TG68_PC[18]                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxBitCount[1]                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|tcnt[1]                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|bcnt[2]                                                                                                                                                       ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|SDram_WE_L                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxShiftReg[2]                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|treg[0]                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[2]                                                                                                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[18]                                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[12]                                                                                                                                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[4]                                                                                                                                          ;
; 35:1               ; 2 bits    ; 46 LEs        ; 16 LEs               ; 30 LEs                 ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|SDram_BA[1]                                                                                                                                      ;
; 35:1               ; 7 bits    ; 161 LEs       ; 77 LEs               ; 84 LEs                 ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|SDram_Addr[3]                                                                                                                                    ;
; 45:1               ; 3 bits    ; 90 LEs        ; 54 LEs               ; 36 LEs                 ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|SDram_Addr[2]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[13]                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer1|TheTimer[15]                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer1|TheTimer[18]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer2|TheTimer[7]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer2|TheTimer[19]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer3|TheTimer[8]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer3|TheTimer[16]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer4|TheTimer[9]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer4|TheTimer[23]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer5|TheTimer[2]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer5|TheTimer[17]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer6|TheTimer[1]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer6|TheTimer[16]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer7|TheTimer[6]                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer7|TheTimer[23]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer8|TheTimer[12]                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer8|TheTimer[23]                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|S_state[0]                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[8]                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|lds_s                                                                                                                                                                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|prdata_o[0]                                                                                                                                                   ;
; 33:1               ; 16 bits   ; 352 LEs       ; 96 LEs               ; 256 LEs                ; Yes        ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|SDram_DQ[15]~reg0                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[9]                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|bit_number[3]                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|use_XZFlag                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[30]                                                                                                                                             ;
; 3:1                ; 45 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|rp                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|div_quot[25]                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|M68xxIODecoder:inst|ACIA1_Baud_Enable                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[13]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|IODecoder:inst1|OutputPortB_Enable                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|IODecoder:inst1|InputPortA_Enable                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|Mux0                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|FULL_CYCLE[0]                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_b[1]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|CachedDramController:inst2|CacheEnabledDramController:inst|DramAddress                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|from_SR                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[22]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[27]                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[7]                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |MC68K|CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|Index[6]                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_source_addr[0]                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[1]                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[5]                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|HALF_CYCLE[6]                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[5]                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|registerin[13]                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|LCD_Controller:inst2|E                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|BusRequestLogic:inst1|Next_state.MasterHasBus                                                                                                                                              ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11|Display2[0]                                                                                                                                                      ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11|Display1[6]                                                                                                                                                      ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10|Display2[6]                                                                                                                                                      ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10|Display1[1]                                                                                                                                                      ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21|Display2[5]                                                                                                                                                      ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21|Display1[0]                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_dest_addr[0]                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|LCD_Controller:inst2|Next_state.RemoveE                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|Selector3                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[3]                                                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[20]                                                                                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[7]                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[5]                                                                                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[0]                                                                                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[14]                                                                                                                                           ;
; 8:1                ; 25 bits   ; 125 LEs       ; 100 LEs              ; 25 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[27]                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[5]                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[2]                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[13]                                                                                                                                              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[18]                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux250                                                                                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux251                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MC68K|CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|NextState.BurstFill                                                                                                                     ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|mux_dhb:mux2|l4_w1_n0_mux_dataout                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |MC68K|CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|LDS_DramController_L                                                                                                                    ;
; 13:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |MC68K|CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst|WordAddress[1]                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                             ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                             ;
; 30:1               ; 2 bits    ; 40 LEs        ; 26 LEs               ; 14 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component|altsyncram_2504:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component|altsyncram_e304:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component|altsyncram_g504:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6|altsyncram:altsyncram_component|altsyncram_g504:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|altsyncram:mem_rtl_0|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_uvj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_uvj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_uvj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_uvj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 4                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 45.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 30.000000 MHz          ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 90.000000 MHz          ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 90.000000 MHz          ; String                                          ;
; phase_shift3                         ; 7099 ps                ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst ;
+---------------------------+-------+------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------+
; Reset                     ; 00000 ; Unsigned Binary                                                              ;
; InvalidateCache           ; 00001 ; Unsigned Binary                                                              ;
; Idle                      ; 00010 ; Unsigned Binary                                                              ;
; CheckForCacheHit          ; 00011 ; Unsigned Binary                                                              ;
; ReadDataFromDramIntoCache ; 00100 ; Unsigned Binary                                                              ;
; CASDelay1                 ; 00101 ; Unsigned Binary                                                              ;
; CASDelay2                 ; 00110 ; Unsigned Binary                                                              ;
; BurstFill                 ; 00111 ; Unsigned Binary                                                              ;
; EndBurstFill              ; 01000 ; Unsigned Binary                                                              ;
; WriteDataToDram           ; 01001 ; Unsigned Binary                                                              ;
; WaitForEndOfCacheRead     ; 01010 ; Unsigned Binary                                                              ;
+---------------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                   ;
; WIDTH_A                            ; 23                   ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_2504      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_e304      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_g504      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_g504      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri:inst22 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; H_RES          ; 800   ; Signed Integer                                                                         ;
; V_RES          ; 480   ; Signed Integer                                                                         ;
; B              ; 72    ; Signed Integer                                                                         ;
; C              ; 96    ; Signed Integer                                                                         ;
; D              ; 800   ; Signed Integer                                                                         ;
; E              ; 24    ; Signed Integer                                                                         ;
; P              ; 7     ; Signed Integer                                                                         ;
; Q              ; 12    ; Signed Integer                                                                         ;
; R              ; 480   ; Signed Integer                                                                         ;
; S              ; 3     ; Signed Integer                                                                         ;
; H_TOTAL        ; 992   ; Signed Integer                                                                         ;
; H_RESPLUS      ; 800   ; Signed Integer                                                                         ;
; V_TOTAL        ; 502   ; Signed Integer                                                                         ;
; V_RESPLUS      ; 480   ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                  ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                               ;
; WIDTH_A                            ; 24                          ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 6                           ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 64                          ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                               ;
; WIDTH_B                            ; 24                          ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 6                           ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 64                          ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                               ;
; INIT_FILE                          ; ColourPallette_2PortRam.mif ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_b634             ; Untyped                                                               ;
+------------------------------------+-----------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Controller800x480:inst1|GraphicsController_Verilog:inst1 ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; Idle              ; 00000000         ; Unsigned Binary                                                      ;
; ProcessCommand    ; 00000001         ; Unsigned Binary                                                      ;
; DrawHLine         ; 00000010         ; Unsigned Binary                                                      ;
; DrawVline         ; 00000011         ; Unsigned Binary                                                      ;
; DrawLine          ; 00000100         ; Unsigned Binary                                                      ;
; DrawPixel         ; 00000101         ; Unsigned Binary                                                      ;
; ReadPixel         ; 00000110         ; Unsigned Binary                                                      ;
; ReadPixel1        ; 00000111         ; Unsigned Binary                                                      ;
; ReadPixel2        ; 00001000         ; Unsigned Binary                                                      ;
; PalletteReProgram ; 00001001         ; Unsigned Binary                                                      ;
; Hline             ; 0000000000000001 ; Unsigned Binary                                                      ;
; Vline             ; 0000000000000010 ; Unsigned Binary                                                      ;
; ALine             ; 0000000000000011 ; Unsigned Binary                                                      ;
; PutPixel          ; 0000000000001010 ; Unsigned Binary                                                      ;
; GetPixel          ; 0000000000001011 ; Unsigned Binary                                                      ;
; ProgramPallette   ; 0000000000010000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                          ;
+------------------------------------+-------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                       ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                ;
; WIDTHAD_A                          ; 14                      ; Signed Integer                                                ;
; NUMWORDS_A                         ; 16384                   ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                       ;
; WIDTH_B                            ; 1                       ; Signed Integer                                                ;
; WIDTHAD_B                          ; 1                       ; Signed Integer                                                ;
; NUMWORDS_B                         ; 0                       ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                       ;
; INIT_FILE                          ; debugmonitorproject.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_cl54         ; Untyped                                                       ;
+------------------------------------+-------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 131072               ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Signed Integer                                              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_hb04      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 131072               ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Signed Integer                                              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_hb04      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; dw             ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; dw             ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_uvj1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_uvj1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_uvj1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_uvj1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                                                               ;
; Entity Instance                           ; CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 23                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 1                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 24                                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 24                                                                                                               ;
;     -- NUMWORDS_B                         ; 64                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 131072                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|Ram128kByte:inst13|altsyncram:altsyncram_component                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 131072                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|altsyncram:mem_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                               ;
;     -- NUMWORDS_A                         ; 17                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                                               ;
;     -- NUMWORDS_B                         ; 17                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                               ;
;     -- NUMWORDS_A                         ; 17                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                                               ;
;     -- NUMWORDS_B                         ; 17                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                               ;
;     -- NUMWORDS_A                         ; 17                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                                               ;
;     -- NUMWORDS_B                         ; 17                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                               ;
;     -- NUMWORDS_A                         ; 17                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                                               ;
;     -- NUMWORDS_B                         ; 17                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst" ;
+----------+-------+----------+---------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                           ;
+----------+-------+----------+---------------------------------------------------+
; test_ipl ; Input ; Info     ; Stuck at GND                                      ;
+----------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                   ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                             ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 0              ; ROM1        ; 16    ; 16384 ; Read/Write ; OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1257                        ;
;     CLR               ; 363                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 304                         ;
;     ENA CLR           ; 243                         ;
;     ENA CLR SCLR      ; 72                          ;
;     ENA CLR SLD       ; 11                          ;
;     ENA SCLR          ; 9                           ;
;     ENA SLD           ; 68                          ;
;     SCLR              ; 60                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 24                          ;
;     plain             ; 90                          ;
; arriav_io_obuf        ; 34                          ;
; arriav_lcell_comb     ; 4244                        ;
;     arith             ; 638                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 313                         ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 60                          ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 207                         ;
;     extend            ; 121                         ;
;         7 data inputs ; 121                         ;
;     normal            ; 3481                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 410                         ;
;         3 data inputs ; 421                         ;
;         4 data inputs ; 635                         ;
;         5 data inputs ; 793                         ;
;         6 data inputs ; 1176                        ;
;     shared            ; 4                           ;
;         0 data inputs ; 1                           ;
;         3 data inputs ; 3                           ;
; boundary_port         ; 259                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 432                         ;
;                       ;                             ;
; Max LUT depth         ; 18.80                       ;
; Average LUT depth     ; 8.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:45     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Mar 09 13:29:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K
Warning (125092): Tcl Script File VideoRamFrameBuffer.qip not found
    Info (125063): set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file addresscomparator.vhd
    Info (12022): Found design unit 1: AddressComparator-bhvr
    Info (12023): Found entity 1: AddressComparator
Info (12021): Found 1 design units, including 1 entities, in source file m68kcachecontroller.v
    Info (12023): Found entity 1: M68kCacheController
Info (12021): Found 1 design units, including 1 entities, in source file tagmemory.bdf
    Info (12023): Found entity 1: TagMemory
Info (12021): Found 1 design units, including 1 entities, in source file cachememory.bdf
    Info (12023): Found entity 1: CacheMemory
Info (12021): Found 1 design units, including 1 entities, in source file valid.bdf
    Info (12023): Found entity 1: Valid
Info (12021): Found 1 design units, including 1 entities, in source file cachedatamemory.bdf
    Info (12023): Found entity 1: CacheDataMemory
Info (12021): Found 1 design units, including 1 entities, in source file dramcache.bdf
    Info (12023): Found entity 1: DramCache
Info (12021): Found 1 design units, including 1 entities, in source file cacheddramcontroller.bdf
    Info (12023): Found entity 1: CachedDramController
Info (12021): Found 2 design units, including 2 entities, in source file simple_spi_top.v
    Info (12023): Found entity 1: fifo4
    Info (12023): Found entity 2: simple_spi_top
Info (12021): Found 2 design units, including 1 entities, in source file addressdecoder.vhd
    Info (12022): Found design unit 1: AddressDecoder-bhvr
    Info (12023): Found entity 1: AddressDecoder
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info (12022): Found design unit 1: lpm_bustri0-SYN
    Info (12023): Found entity 1: lpm_bustri0
Info (12021): Found 1 design units, including 1 entities, in source file mc68k.bdf
    Info (12023): Found entity 1: MC68K
Info (12021): Found 2 design units, including 1 entities, in source file latch8bit.vhd
    Info (12022): Found design unit 1: Latch8Bit-bhvr
    Info (12023): Found entity 1: Latch8Bit
Info (12021): Found 1 design units, including 1 entities, in source file onchipio.bdf
    Info (12023): Found entity 1: OnChipIO
Info (12021): Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd
    Info (12022): Found design unit 1: InterruptPriorityEncoder-bhvr
    Info (12023): Found entity 1: InterruptPriorityEncoder
Warning (12019): Can't analyze file -- file RamAddressMapper.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file dtack_generator.vhd
    Info (12022): Found design unit 1: Dtack_Generator-bhvr
    Info (12023): Found entity 1: Dtack_Generator
Info (12021): Found 2 design units, including 1 entities, in source file iodecoder.vhd
    Info (12022): Found design unit 1: IODecoder-bhvr
    Info (12023): Found entity 1: IODecoder
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controller.vhd
    Info (12022): Found design unit 1: LCD_Controller-bhvr
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd
    Info (12022): Found design unit 1: HexTo7SegmentDisplay-bhvr
    Info (12023): Found entity 1: HexTo7SegmentDisplay
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-bhvr
    Info (12023): Found entity 1: Timer
Info (12021): Found 1 design units, including 1 entities, in source file dram.bdf
    Info (12023): Found entity 1: Dram
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd
    Info (12022): Found design unit 1: lpm_bustri2-SYN
    Info (12023): Found entity 1: lpm_bustri2
Info (12021): Found 2 design units, including 1 entities, in source file tg68.vhd
    Info (12022): Found design unit 1: TG68-logic
    Info (12023): Found entity 1: TG68
Info (12021): Found 2 design units, including 1 entities, in source file datamapper68k.vhd
    Info (12022): Found design unit 1: DataMapper68k-a
    Info (12023): Found entity 1: DataMapper68k
Info (12021): Found 2 design units, including 1 entities, in source file acia_6850.vhd
    Info (12022): Found design unit 1: ACIA_6850-rtl
    Info (12023): Found entity 1: ACIA_6850
Info (12021): Found 2 design units, including 1 entities, in source file acia_rx.vhd
    Info (12022): Found design unit 1: ACIA_RX-rtl
    Info (12023): Found entity 1: ACIA_RX
Info (12021): Found 2 design units, including 1 entities, in source file acia_tx.vhd
    Info (12022): Found design unit 1: ACIA_TX-rtl
    Info (12023): Found entity 1: ACIA_TX
Info (12021): Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd
    Info (12022): Found design unit 1: M68xxIODecoder-bhvr
    Info (12023): Found entity 1: M68xxIODecoder
Info (12021): Found 2 design units, including 1 entities, in source file latch3bit.vhd
    Info (12022): Found design unit 1: Latch3Bit-bhvr
    Info (12023): Found entity 1: Latch3Bit
Info (12021): Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf
    Info (12023): Found entity 1: OnChipM68xxIO
Info (12021): Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf
    Info (12023): Found entity 1: ACIA_BaudRate_Generator
Info (12021): Found 4 design units, including 1 entities, in source file acia_clock.vhd
    Info (12022): Found design unit 1: bit_funcs
    Info (12022): Found design unit 2: bit_funcs-body
    Info (12022): Found design unit 3: ACIA_Clock-rtl
    Info (12023): Found entity 1: ACIA_Clock
Info (12021): Found 2 design units, including 1 entities, in source file tg68_fast.vhd
    Info (12022): Found design unit 1: TG68_fast-logic
    Info (12023): Found entity 1: TG68_fast
Warning (12019): Can't analyze file -- file VGADataMux.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd
    Info (12022): Found design unit 1: TraceExceptionGenerator-bhvr
    Info (12023): Found entity 1: TraceExceptionGenerator
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd
    Info (12022): Found design unit 1: TraceExceptionControlBit-bhvr
    Info (12023): Found entity 1: TraceExceptionControlBit
Info (12021): Found 1 design units, including 1 entities, in source file m68000cpu.bdf
    Info (12023): Found entity 1: M68000CPU
Info (12021): Found 2 design units, including 1 entities, in source file busrequestlogic.vhd
    Info (12022): Found design unit 1: BusRequestLogic-fsm
    Info (12023): Found entity 1: BusRequestLogic
Info (12021): Found 2 design units, including 1 entities, in source file singlebittristate.vhd
    Info (12022): Found design unit 1: singlebittristate-SYN
    Info (12023): Found entity 1: SingleBitTriState
Info (12021): Found 1 design units, including 1 entities, in source file dmacontroller.bdf
    Info (12023): Found entity 1: DMAController
Info (12021): Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd
    Info (12022): Found design unit 1: CPU_DMA_Mux-bhvr
    Info (12023): Found entity 1: CPU_DMA_Mux
Warning (12019): Can't analyze file -- file GraphicsController.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf
    Info (12023): Found entity 1: OnChipROM16KWords
Warning (12019): Can't analyze file -- file CharacterGenRom5x7.vhd is missing
Warning (12019): Can't analyze file -- file VGA_Controller_256Pallette.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file ram128kbyte.vhd
    Info (12022): Found design unit 1: ram128kbyte-SYN
    Info (12023): Found entity 1: Ram128kByte
Warning (12019): Can't analyze file -- file CharacterGenRom10x14.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf
    Info (12023): Found entity 1: GraphicsFrameBufferMemory
Info (12021): Found 1 design units, including 1 entities, in source file iic_spi_interface.bdf
    Info (12023): Found entity 1: IIC_SPI_Interface
Info (12021): Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd
    Info (12022): Found design unit 1: colourpallette_2portram-SYN
    Info (12023): Found entity 1: ColourPallette_2PortRam
Info (12021): Found 1 design units, including 1 entities, in source file canbus.bdf
    Info (12023): Found entity 1: CanBus
Warning (12019): Can't analyze file -- file CanBusDecoder.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf
    Info (12023): Found entity 1: OnChipRam256kbyte
Info (12021): Found 1 design units, including 1 entities, in source file video_controller800x480.bdf
    Info (12023): Found entity 1: Video_Controller800x480
Info (12021): Found 2 design units, including 1 entities, in source file clockgen.vhd
    Info (12022): Found design unit 1: ClockGen-rtl
    Info (12023): Found entity 1: ClockGen
Info (12021): Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v
    Info (12023): Found entity 1: ClockGen_0002
Info (12021): Found 2 design units, including 1 entities, in source file onchip32kword.vhd
    Info (12022): Found design unit 1: onchip32kword-SYN
    Info (12023): Found entity 1: OnChip32KWord
Info (12021): Found 1 design units, including 1 entities, in source file m68kdramcontroller_verilog.v
    Info (12023): Found entity 1: M68kDramController_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v
    Info (12023): Found entity 1: GraphicsLCD_Controller_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v
    Info (12023): Found entity 1: RamAddressMapper_Verilog
Info (12021): Found 2 design units, including 1 entities, in source file onchiprom16kword.vhd
    Info (12022): Found design unit 1: onchiprom16kword-SYN
    Info (12023): Found entity 1: OnChipRom16KWord
Info (12021): Found 2 design units, including 1 entities, in source file spi_bus_decoder.vhd
    Info (12022): Found design unit 1: SPI_BUS_Decoder-bhvr
    Info (12023): Found entity 1: SPI_BUS_Decoder
Info (12021): Found 2 design units, including 1 entities, in source file tag_data.vhd
    Info (12022): Found design unit 1: tag_data-SYN
    Info (12023): Found entity 1: Tag_Data
Info (12021): Found 2 design units, including 1 entities, in source file cachedata.vhd
    Info (12022): Found design unit 1: cachedata-SYN
    Info (12023): Found entity 1: CacheData
Info (12021): Found 2 design units, including 1 entities, in source file valid_data.vhd
    Info (12022): Found design unit 1: valid_data-SYN
    Info (12023): Found entity 1: Valid_Data
Info (12021): Found 2 design units, including 1 entities, in source file cacheenableddramcontroller.vhd
    Info (12022): Found design unit 1: CacheEnabledDramController-bhvr
    Info (12023): Found entity 1: CacheEnabledDramController
Info (12127): Elaborating entity "MC68K" for the top level hierarchy
Info (12128): Elaborating entity "OnChipM68xxIO" for hierarchy "OnChipM68xxIO:inst11"
Info (12128): Elaborating entity "ACIA_6850" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16"
Info (12128): Elaborating entity "ACIA_RX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev"
Info (12128): Elaborating entity "ACIA_TX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev"
Info (12128): Elaborating entity "M68xxIODecoder" for hierarchy "OnChipM68xxIO:inst11|M68xxIODecoder:inst"
Info (12128): Elaborating entity "ACIA_BaudRate_Generator" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1"
Info (12128): Elaborating entity "ACIA_Clock" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20"
Info (12128): Elaborating entity "Latch3Bit" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1"
Info (12128): Elaborating entity "AddressDecoder" for hierarchy "AddressDecoder:inst3"
Info (12128): Elaborating entity "CPU_DMA_Mux" for hierarchy "CPU_DMA_Mux:inst14"
Info (12128): Elaborating entity "DMAController" for hierarchy "DMAController:inst12"
Warning (275043): Pin "DMA_UDS_L" is missing source
Warning (275043): Pin "DMA_LDS_L" is missing source
Warning (275043): Pin "DMA_RW" is missing source
Warning (275043): Pin "DMA_AS_L" is missing source
Warning (275043): Pin "DMA_Address[31..0]" is missing source
Warning (275043): Pin "DMA_DataOut[15..0]" is missing source
Warning (275009): Pin "Clock" not connected
Warning (275009): Pin "Reset_L" not connected
Warning (275009): Pin "CS_L" not connected
Warning (275009): Pin "UDS_IN_L" not connected
Warning (275009): Pin "LDS_IN_L" not connected
Warning (275009): Pin "RW_IN" not connected
Warning (275009): Pin "BG_L" not connected
Warning (275009): Pin "Dtack_IN_L" not connected
Warning (275009): Pin "AS_L" not connected
Warning (275009): Pin "AddressIn" not connected
Warning (275009): Pin "DataInFromCPU" not connected
Warning (275009): Pin "DataInFromMemory" not connected
Info (12128): Elaborating entity "ClockGen" for hierarchy "ClockGen:inst7"
Info (12128): Elaborating entity "ClockGen_0002" for hierarchy "ClockGen:inst7|ClockGen_0002:clockgen_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "45.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "30.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "90.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "90.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "7099 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Dtack_Generator" for hierarchy "Dtack_Generator:inst"
Info (12128): Elaborating entity "CachedDramController" for hierarchy "CachedDramController:inst2"
Info (12128): Elaborating entity "CacheEnabledDramController" for hierarchy "CachedDramController:inst2|CacheEnabledDramController:inst"
Info (12128): Elaborating entity "DramCache" for hierarchy "CachedDramController:inst2|DramCache:inst1"
Info (12128): Elaborating entity "M68kCacheController" for hierarchy "CachedDramController:inst2|DramCache:inst1|M68kCacheController:inst"
Warning (10230): Verilog HDL assignment warning at M68kCacheController.v(103): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "AddressComparator" for hierarchy "CachedDramController:inst2|DramCache:inst1|AddressComparator:inst1"
Info (12128): Elaborating entity "TagMemory" for hierarchy "CachedDramController:inst2|DramCache:inst1|TagMemory:inst3"
Info (12128): Elaborating entity "Tag_Data" for hierarchy "CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2504.tdf
    Info (12023): Found entity 1: altsyncram_2504
Info (12128): Elaborating entity "altsyncram_2504" for hierarchy "CachedDramController:inst2|DramCache:inst1|TagMemory:inst3|Tag_Data:inst|altsyncram:altsyncram_component|altsyncram_2504:auto_generated"
Info (12128): Elaborating entity "Valid" for hierarchy "CachedDramController:inst2|DramCache:inst1|Valid:inst2"
Info (12128): Elaborating entity "Valid_Data" for hierarchy "CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e304.tdf
    Info (12023): Found entity 1: altsyncram_e304
Info (12128): Elaborating entity "altsyncram_e304" for hierarchy "CachedDramController:inst2|DramCache:inst1|Valid:inst2|Valid_Data:inst|altsyncram:altsyncram_component|altsyncram_e304:auto_generated"
Info (12128): Elaborating entity "CacheDataMemory" for hierarchy "CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4"
Info (12128): Elaborating entity "CacheData" for hierarchy "CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g504.tdf
    Info (12023): Found entity 1: altsyncram_g504
Info (12128): Elaborating entity "altsyncram_g504" for hierarchy "CachedDramController:inst2|DramCache:inst1|CacheDataMemory:inst4|CacheData:inst1|altsyncram:altsyncram_component|altsyncram_g504:auto_generated"
Info (12128): Elaborating entity "lpm_bustri0" for hierarchy "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component"
Info (12130): Elaborated megafunction instantiation "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component"
Info (12133): Instantiated megafunction "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "16"
Info (12128): Elaborating entity "CanBus" for hierarchy "CanBus:inst5"
Warning (275043): Pin "CanBusDtack_L" is missing source
Warning (275043): Pin "Can0_TX" is missing source
Warning (275043): Pin "Can0_bus_off_on" is missing source
Warning (275043): Pin "Can0_IRQ" is missing source
Warning (275043): Pin "Can1_bus_off_on2" is missing source
Warning (275043): Pin "Can1_IRQ3" is missing source
Warning (275043): Pin "Can1_TX" is missing source
Warning (275009): Pin "Clk" not connected
Warning (275009): Pin "Reset_L" not connected
Warning (275009): Pin "WE_L" not connected
Warning (275009): Pin "AS_L" not connected
Warning (275009): Pin "CanBusSelect_H" not connected
Warning (275009): Pin "Can0_RX" not connected
Warning (275009): Pin "Can1_RX" not connected
Warning (275009): Pin "Address" not connected
Warning (275009): Pin "DataIn" not connected
Info (12128): Elaborating entity "lpm_bustri2" for hierarchy "CanBus:inst5|lpm_bustri2:inst21"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component"
Info (12130): Elaborated megafunction instantiation "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component"
Info (12133): Instantiated megafunction "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "M68000CPU" for hierarchy "M68000CPU:inst17"
Info (12128): Elaborating entity "TG68" for hierarchy "M68000CPU:inst17|TG68:inst"
Info (12128): Elaborating entity "TG68_fast" for hierarchy "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(335): object "illegal_write_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(336): object "illegal_read_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(337): object "illegal_byteaddr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(345): object "trap_chk" assigned a value but never read
Info (12128): Elaborating entity "BusRequestLogic" for hierarchy "M68000CPU:inst17|BusRequestLogic:inst1"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "lpm_bustri:inst22"
Info (12130): Elaborated megafunction instantiation "lpm_bustri:inst22"
Info (12133): Instantiated megafunction "lpm_bustri:inst22" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "Video_Controller800x480" for hierarchy "Video_Controller800x480:inst1"
Info (12128): Elaborating entity "GraphicsLCD_Controller_Verilog" for hierarchy "Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5"
Info (12128): Elaborating entity "ColourPallette_2PortRam" for hierarchy "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ColourPallette_2PortRam.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b634.tdf
    Info (12023): Found entity 1: altsyncram_b634
Info (12128): Elaborating entity "altsyncram_b634" for hierarchy "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated"
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "C:/M68K/ColourPallette_2PortRam.mif" -- truncated remaining initial content value to fit RAM
Warning (12125): Using design file graphicscontroller_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: GraphicsController_Verilog
Info (12128): Elaborating entity "GraphicsController_Verilog" for hierarchy "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1"
Warning (10036): Verilog HDL or VHDL warning at graphicscontroller_verilog.v(43): object "X2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at graphicscontroller_verilog.v(43): object "Y2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at graphicscontroller_verilog.v(43): object "BackGroundColour" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at graphicscontroller_verilog.v(71): object "Sig_Busy_H" assigned a value but never read
Info (12128): Elaborating entity "GraphicsFrameBufferMemory" for hierarchy "Video_Controller800x480:inst1|GraphicsFrameBufferMemory:inst9"
Warning (275043): Pin "GraphicsDataOut[15..0]" is missing source
Warning (275043): Pin "VGA_Data[15..0]" is missing source
Warning (275009): Pin "Clock_50Mhz" not connected
Warning (275009): Pin "Graphics_Upper_Byte_Enable" not connected
Warning (275009): Pin "Graphics_Lower_Byte_Enable" not connected
Warning (275009): Pin "Graphics_Write_Enable" not connected
Warning (275009): Pin "Graphics_Addr" not connected
Warning (275009): Pin "GraphicsDataIn" not connected
Warning (275009): Pin "VGA_Addr" not connected
Info (12128): Elaborating entity "RamAddressMapper_Verilog" for hierarchy "Video_Controller800x480:inst1|RamAddressMapper_Verilog:inst"
Warning (12125): Using design file vgadatamux_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGADataMux_Verilog
Info (12128): Elaborating entity "VGADataMux_Verilog" for hierarchy "Video_Controller800x480:inst1|VGADataMux_Verilog:inst2"
Info (12128): Elaborating entity "OnChipROM16KWords" for hierarchy "OnChipROM16KWords:inst16"
Info (12128): Elaborating entity "OnChipRom16KWord" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "debugmonitorproject.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cl54.tdf
    Info (12023): Found entity 1: altsyncram_cl54
Info (12128): Elaborating entity "altsyncram_cl54" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_na63.tdf
    Info (12023): Found entity 1: altsyncram_na63
Info (12128): Elaborating entity "altsyncram_na63" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1"
Warning (113028): 808 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported.
    Warning (113027): Addresses ranging from 96 to 511 are not initialized
    Warning (113027): Addresses ranging from 15992 to 16383 are not initialized
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la
Info (12128): Elaborating entity "decode_5la" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1|decode_5la:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a
Info (12128): Elaborating entity "decode_u0a" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1|decode_u0a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb
Info (12128): Elaborating entity "mux_4hb" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|altsyncram_na63:altsyncram1|mux_4hb:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928817"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "OnChipROM16KWords:inst16|OnChipRom16KWord:inst1|altsyncram:altsyncram_component|altsyncram_cl54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "OnChipRam256kbyte" for hierarchy "OnChipRam256kbyte:inst6"
Info (12128): Elaborating entity "Ram128kByte" for hierarchy "OnChipRam256kbyte:inst6|Ram128kByte:inst12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hb04.tdf
    Info (12023): Found entity 1: altsyncram_hb04
Info (12128): Elaborating entity "altsyncram_hb04" for hierarchy "OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma
Info (12128): Elaborating entity "decode_tma" for hierarchy "OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|decode_tma:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf
    Info (12023): Found entity 1: decode_m2a
Info (12128): Elaborating entity "decode_m2a" for hierarchy "OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|decode_m2a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb
Info (12128): Elaborating entity "mux_dhb" for hierarchy "OnChipRam256kbyte:inst6|Ram128kByte:inst12|altsyncram:altsyncram_component|altsyncram_hb04:auto_generated|mux_dhb:mux2"
Info (12128): Elaborating entity "OnChipIO" for hierarchy "OnChipIO:inst8"
Info (12128): Elaborating entity "Timer" for hierarchy "OnChipIO:inst8|Timer:Timer1"
Info (12128): Elaborating entity "IODecoder" for hierarchy "OnChipIO:inst8|IODecoder:inst1"
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "OnChipIO:inst8|LCD_Controller:inst2"
Info (12128): Elaborating entity "TraceExceptionControlBit" for hierarchy "OnChipIO:inst8|TraceExceptionControlBit:inst16"
Info (12128): Elaborating entity "HexTo7SegmentDisplay" for hierarchy "OnChipIO:inst8|HexTo7SegmentDisplay:inst11"
Info (12128): Elaborating entity "Latch8Bit" for hierarchy "OnChipIO:inst8|Latch8Bit:inst3"
Info (12128): Elaborating entity "IIC_SPI_Interface" for hierarchy "IIC_SPI_Interface:inst32"
Warning (275043): Pin "IIC0_IRQ_L" is missing source
Info (12128): Elaborating entity "simple_spi_top" for hierarchy "IIC_SPI_Interface:inst32|simple_spi_top:inst1"
Warning (10036): Verilog HDL or VHDL warning at simple_spi_top.v(331): object "dwom" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at simple_spi_top.v(332): object "mstr" assigned a value but never read
Warning (10766): Verilog HDL Synthesis Attribute warning at simple_spi_top.v(309): ignoring full_case attribute on case statement with explicit default case item
Warning (10208): Verilog HDL Case Statement warning at simple_spi_top.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info (12128): Elaborating entity "fifo4" for hierarchy "IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo"
Info (12128): Elaborating entity "SPI_BUS_Decoder" for hierarchy "IIC_SPI_Interface:inst32|SPI_BUS_Decoder:inst2"
Info (12128): Elaborating entity "InterruptPriorityEncoder" for hierarchy "InterruptPriorityEncoder:inst28"
Info (12128): Elaborating entity "TraceExceptionGenerator" for hierarchy "TraceExceptionGenerator:inst30"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2019.03.09.13:29:37 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (276020): Inferred RAM node "IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:rfifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "IIC_SPI_Interface:inst32|simple_spi_top:inst1|fifo4:wfifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf
    Info (12023): Found entity 1: altsyncram_edi1
Info (12130): Elaborated megafunction instantiation "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0"
Info (12133): Instantiated megafunction "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "17"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "17"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uvj1.tdf
    Info (12023): Found entity 1: altsyncram_uvj1
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SCL" has no driver
    Warning (13040): bidirectional pin "SDA" has no driver
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[15]" to the node "DataBusIn[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[14]" to the node "DataBusIn[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[13]" to the node "DataBusIn[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[12]" to the node "DataBusIn[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[11]" to the node "DataBusIn[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[10]" to the node "DataBusIn[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[9]" to the node "DataBusIn[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[8]" to the node "DataBusIn[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[7]" to the node "DataBusIn[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[6]" to the node "DataBusIn[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[5]" to the node "DataBusIn[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[4]" to the node "DataBusIn[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[3]" to the node "DataBusIn[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[2]" to the node "DataBusIn[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[1]" to the node "DataBusIn[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[0]" to the node "DataBusIn[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[0]" to the node "DataBusIn[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[15]" to the node "DataBusIn[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[7]" to the node "DataBusIn[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[14]" to the node "DataBusIn[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[6]" to the node "DataBusIn[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[13]" to the node "DataBusIn[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[5]" to the node "DataBusIn[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[12]" to the node "DataBusIn[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[4]" to the node "DataBusIn[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[11]" to the node "DataBusIn[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[3]" to the node "DataBusIn[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[10]" to the node "DataBusIn[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[2]" to the node "DataBusIn[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[9]" to the node "DataBusIn[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[1]" to the node "DataBusIn[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[8]" to the node "DataBusIn[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[0]" to the node "DataBusIn[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[7]" to the node "DataBusIn[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[6]" to the node "DataBusIn[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[5]" to the node "DataBusIn[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[4]" to the node "DataBusIn[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[3]" to the node "DataBusIn[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[2]" to the node "DataBusIn[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "Video_Controller800x480:inst1|GraphicsController_Verilog:inst1|DataOutToCPU[1]" to the node "DataBusIn[1]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[7]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[6]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[5]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[4]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[3]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[2]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[1]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component|dout[0]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[7]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[6]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[5]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[4]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[3]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[2]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[1]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CachedDramController:inst2|DramCache:inst1|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component|dout[0]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[0]" into an OR gate
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "Can0_TX" is stuck at GND
    Warning (13410): Pin "Can1_TX" is stuck at GND
    Warning (13410): Pin "GraphicsSelect_L" is stuck at VCC
    Warning (13410): Pin "CanBusSelect_H" is stuck at GND
    Warning (13410): Pin "LCD_Contrast_DE1" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register OnChipIO:inst8|LCD_Controller:inst2|timer[3] will power up to High
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file C:/M68K/MC68K.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 23 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Can0_RX"
    Warning (15610): No output dependent on input pin "Can1_RX"
Info (21057): Implemented 5435 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 202 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 4756 logic cells
    Info (21064): Implemented 432 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 151 warnings
    Info: Peak virtual memory: 5016 megabytes
    Info: Processing ended: Sat Mar 09 13:31:35 2019
    Info: Elapsed time: 00:02:34
    Info: Total CPU time (on all processors): 00:02:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/M68K/MC68K.map.smsg.


