// Seed: 3474876806
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    output wire  id_6
);
  assign id_6 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wire id_6
);
  tri id_8 = 1;
  module_0(
      id_1, id_0, id_5, id_0, id_4, id_4, id_1
  );
  generate
    assign id_6 = 1 == (id_8);
  endgenerate
endmodule
