cocci_test_suite() {
	union {
		struct nv50_disp_acquire_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 97 */;
	u16 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 47 */;
	struct nvkm_head *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 46 */;
	struct nvkm_outp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 45 */;
	union {
		struct nv50_disp_mthd_v0 v0;
		struct nv50_disp_mthd_v1 v1;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 39 */;
	const struct nvkm_disp_oclass cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 355 */;
	struct nvkm_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 348 */;
	const struct nv50_disp_root_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 335 */;
	const struct nv50_disp_root_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 318 */;
	const struct nvkm_object_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 309 */;
	struct nv50_disp_root *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 290 */;
	struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 288 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 287 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 286 */;
	const struct nv50_disp_user *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 282 */;
	struct nv50_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 281 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 279 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 279 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 279 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 278 */;
	union {
		struct nv50_disp_sor_dp_mst_vcpi_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 247 */;
	union {
		struct nv50_disp_sor_dp_mst_link_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 232 */;
	struct nvkm_dp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 231 */;
	union {
		struct nv50_disp_sor_lvds_script_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 215 */;
	u8 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 172 */;
	union {
		struct nv50_disp_sor_hdmi_pwr_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 169 */;
	struct nvkm_ior *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 139 */;
	union {
		struct nv50_disp_sor_hda_eld_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 136 */;
	union {
		struct nv50_disp_dac_load_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/rootnv50.c 115 */;
}
