/// Auto-generated bit field definitions for FPU
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::fpu {

using namespace alloy::hal::bitfields;

// ============================================================================
// FPU Bit Field Definitions
// ============================================================================

/// FPCCR - Floating-point context control register
namespace fpccr {
    /// LSPACT
    /// Position: 0, Width: 1
    using LSPACT = BitField<0, 1>;
    constexpr uint32_t LSPACT_Pos = 0;
    constexpr uint32_t LSPACT_Msk = LSPACT::mask;

    /// USER
    /// Position: 1, Width: 1
    using USER = BitField<1, 1>;
    constexpr uint32_t USER_Pos = 1;
    constexpr uint32_t USER_Msk = USER::mask;

    /// THREAD
    /// Position: 3, Width: 1
    using THREAD = BitField<3, 1>;
    constexpr uint32_t THREAD_Pos = 3;
    constexpr uint32_t THREAD_Msk = THREAD::mask;

    /// HFRDY
    /// Position: 4, Width: 1
    using HFRDY = BitField<4, 1>;
    constexpr uint32_t HFRDY_Pos = 4;
    constexpr uint32_t HFRDY_Msk = HFRDY::mask;

    /// MMRDY
    /// Position: 5, Width: 1
    using MMRDY = BitField<5, 1>;
    constexpr uint32_t MMRDY_Pos = 5;
    constexpr uint32_t MMRDY_Msk = MMRDY::mask;

    /// BFRDY
    /// Position: 6, Width: 1
    using BFRDY = BitField<6, 1>;
    constexpr uint32_t BFRDY_Pos = 6;
    constexpr uint32_t BFRDY_Msk = BFRDY::mask;

    /// MONRDY
    /// Position: 8, Width: 1
    using MONRDY = BitField<8, 1>;
    constexpr uint32_t MONRDY_Pos = 8;
    constexpr uint32_t MONRDY_Msk = MONRDY::mask;

    /// LSPEN
    /// Position: 30, Width: 1
    using LSPEN = BitField<30, 1>;
    constexpr uint32_t LSPEN_Pos = 30;
    constexpr uint32_t LSPEN_Msk = LSPEN::mask;

    /// ASPEN
    /// Position: 31, Width: 1
    using ASPEN = BitField<31, 1>;
    constexpr uint32_t ASPEN_Pos = 31;
    constexpr uint32_t ASPEN_Msk = ASPEN::mask;

}  // namespace fpccr

/// FPCAR - Floating-point context address register
namespace fpcar {
    /// Location of unpopulated floating-point
    /// Position: 3, Width: 29
    using ADDRESS = BitField<3, 29>;
    constexpr uint32_t ADDRESS_Pos = 3;
    constexpr uint32_t ADDRESS_Msk = ADDRESS::mask;

}  // namespace fpcar

/// FPSCR - Floating-point status control register
namespace fpscr {
    /// Invalid operation cumulative exception bit
    /// Position: 0, Width: 1
    using IOC = BitField<0, 1>;
    constexpr uint32_t IOC_Pos = 0;
    constexpr uint32_t IOC_Msk = IOC::mask;

    /// Division by zero cumulative exception bit.
    /// Position: 1, Width: 1
    using DZC = BitField<1, 1>;
    constexpr uint32_t DZC_Pos = 1;
    constexpr uint32_t DZC_Msk = DZC::mask;

    /// Overflow cumulative exception bit
    /// Position: 2, Width: 1
    using OFC = BitField<2, 1>;
    constexpr uint32_t OFC_Pos = 2;
    constexpr uint32_t OFC_Msk = OFC::mask;

    /// Underflow cumulative exception bit
    /// Position: 3, Width: 1
    using UFC = BitField<3, 1>;
    constexpr uint32_t UFC_Pos = 3;
    constexpr uint32_t UFC_Msk = UFC::mask;

    /// Inexact cumulative exception bit
    /// Position: 4, Width: 1
    using IXC = BitField<4, 1>;
    constexpr uint32_t IXC_Pos = 4;
    constexpr uint32_t IXC_Msk = IXC::mask;

    /// Input denormal cumulative exception bit.
    /// Position: 7, Width: 1
    using IDC = BitField<7, 1>;
    constexpr uint32_t IDC_Pos = 7;
    constexpr uint32_t IDC_Msk = IDC::mask;

    /// Rounding Mode control field
    /// Position: 22, Width: 2
    using RMode = BitField<22, 2>;
    constexpr uint32_t RMode_Pos = 22;
    constexpr uint32_t RMode_Msk = RMode::mask;

    /// Flush-to-zero mode control bit:
    /// Position: 24, Width: 1
    using FZ = BitField<24, 1>;
    constexpr uint32_t FZ_Pos = 24;
    constexpr uint32_t FZ_Msk = FZ::mask;

    /// Default NaN mode control bit
    /// Position: 25, Width: 1
    using DN = BitField<25, 1>;
    constexpr uint32_t DN_Pos = 25;
    constexpr uint32_t DN_Msk = DN::mask;

    /// Alternative half-precision control bit
    /// Position: 26, Width: 1
    using AHP = BitField<26, 1>;
    constexpr uint32_t AHP_Pos = 26;
    constexpr uint32_t AHP_Msk = AHP::mask;

    /// Overflow condition code flag
    /// Position: 28, Width: 1
    using V = BitField<28, 1>;
    constexpr uint32_t V_Pos = 28;
    constexpr uint32_t V_Msk = V::mask;

    /// Carry condition code flag
    /// Position: 29, Width: 1
    using C = BitField<29, 1>;
    constexpr uint32_t C_Pos = 29;
    constexpr uint32_t C_Msk = C::mask;

    /// Zero condition code flag
    /// Position: 30, Width: 1
    using Z = BitField<30, 1>;
    constexpr uint32_t Z_Pos = 30;
    constexpr uint32_t Z_Msk = Z::mask;

    /// Negative condition code flag
    /// Position: 31, Width: 1
    using N = BitField<31, 1>;
    constexpr uint32_t N_Pos = 31;
    constexpr uint32_t N_Msk = N::mask;

}  // namespace fpscr

}  // namespace alloy::hal::st::stm32f4::fpu
