________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_4_4_8_8_40_x5_y5.xml
Circuit name: wide_inv.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 2 nets with no fanout.
WARNING(2): logical_block top^clock #0 has no fanout.
Removing input.
WARNING(3): logical_block top^rst #1 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 0 LUT buffers.
Sweeped away 2 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	32 LUTs of size 1
	0 LUTs of size 2
	0 LUTs of size 3
	0 LUTs of size 4
	32 of type input
	32 of type output
	0 of type latch
	32 of type names
Timing analysis: ON
Circuit netlist file: wide_inv.net
Circuit placement file: wide_inv.place
Circuit routing file: wide_inv.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/wide_inv.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 40
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'wide_inv.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 96, total nets: 64, total inputs: 32, total outputs: 32
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/wide_inv.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.out:top^d_out~10, type: io
	
Passed route at end.
Complex block 1: cb.out:top^d_out~7, type: io
	
Passed route at end.
Complex block 2: cb.out:top^d_out~6, type: io
	
Passed route at end.
Complex block 3: cb.out:top^d_out~23, type: io
	
Passed route at end.
Complex block 4: cb.out:top^d_out~3, type: io
	
Passed route at end.
Complex block 5: cb.out:top^d_out~19, type: io
	
Passed route at end.
Complex block 6: cb.out:top^d_out~9, type: io
	
Passed route at end.
Complex block 7: cb.out:top^d_out~26, type: io
	
Passed route at end.
Complex block 8: cb.out:top^d_out~13, type: io
	
Passed route at end.
Complex block 9: cb.out:top^d_out~5, type: io
	
Passed route at end.
Complex block 10: cb.out:top^d_out~27, type: io
	
Passed route at end.
Complex block 11: cb.out:top^d_out~30, type: io
	
Passed route at end.
Complex block 12: cb.out:top^d_out~12, type: io
	
Passed route at end.
Complex block 13: cb.out:top^d_out~24, type: io
	
Passed route at end.
Complex block 14: cb.out:top^d_out~0, type: io
	
Passed route at end.
Complex block 15: cb.out:top^d_out~18, type: io
	
Passed route at end.
Complex block 16: cb.out:top^d_out~16, type: io
	
Passed route at end.
Complex block 17: cb.out:top^d_out~4, type: io
	
Passed route at end.
Complex block 18: cb.out:top^d_out~28, type: io
	
Passed route at end.
Complex block 19: cb.out:top^d_out~17, type: io
	
Passed route at end.
Complex block 20: cb.out:top^d_out~22, type: io
	
Passed route at end.
Complex block 21: cb.out:top^d_out~21, type: io
	
Passed route at end.
Complex block 22: cb.out:top^d_out~14, type: io
	
Passed route at end.
Complex block 23: cb.out:top^d_out~25, type: io
	
Passed route at end.
Complex block 24: cb.out:top^d_out~2, type: io
	
Passed route at end.
Complex block 25: cb.out:top^d_out~29, type: io
	
Passed route at end.
Complex block 26: cb.out:top^d_out~15, type: io
	
Passed route at end.
Complex block 27: cb.out:top^d_out~8, type: io
	
Passed route at end.
Complex block 28: cb.out:top^d_out~20, type: io
	
Passed route at end.
Complex block 29: cb.out:top^d_out~1, type: io
	
Passed route at end.
Complex block 30: cb.out:top^d_out~11, type: io
	
Passed route at end.
Complex block 31: cb.out:top^d_out~31, type: io
	
Passed route at end.
Complex block 32: cb.top^d_out~2, type: clb
	...
Passed route at end.
Complex block 33: cb.top^d_out~6, type: clb
	...
Passed route at end.
Complex block 34: cb.top^d_out~10, type: clb
	...
Passed route at end.
Complex block 35: cb.top^d_out~26, type: clb
	...
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 36: cb.top^d_out~31, type: clb
	...
Passed route at end.
Complex block 37: cb.top^d_out~27, type: clb
	...
Passed route at end.
Complex block 38: cb.top^d_out~25, type: clb
	...
Passed route at end.
Complex block 39: cb.top^d_out~29, type: clb
	...
Passed route at end.
Complex block 40: cb.top^d_in~30, type: io
	
Passed route at end.
Complex block 41: cb.top^d_in~29, type: io
	
Passed route at end.
Complex block 42: cb.top^d_in~14, type: io
	
Passed route at end.
Complex block 43: cb.top^d_in~28, type: io
	
Passed route at end.
Complex block 44: cb.top^d_in~27, type: io
	
Passed route at end.
Complex block 45: cb.top^d_in~13, type: io
	
Passed route at end.
Complex block 46: cb.top^d_in~6, type: io
	
Passed route at end.
Complex block 47: cb.top^d_in~26, type: io
	
Passed route at end.
Complex block 48: cb.top^d_in~25, type: io
	
Passed route at end.
Complex block 49: cb.top^d_in~12, type: io
	
Passed route at end.
Complex block 50: cb.top^d_in~24, type: io
	
Passed route at end.
Complex block 51: cb.top^d_in~23, type: io
	
Passed route at end.
Complex block 52: cb.top^d_in~11, type: io
	
Passed route at end.
Complex block 53: cb.top^d_in~5, type: io
	
Passed route at end.
Complex block 54: cb.top^d_in~2, type: io
	
Passed route at end.
Complex block 55: cb.top^d_in~22, type: io
	
Passed route at end.
Complex block 56: cb.top^d_in~21, type: io
	
Passed route at end.
Complex block 57: cb.top^d_in~10, type: io
	
Passed route at end.
Complex block 58: cb.top^d_in~20, type: io
	
Passed route at end.
Complex block 59: cb.top^d_in~19, type: io
	
Passed route at end.
Complex block 60: cb.top^d_in~9, type: io
	
Passed route at end.
Complex block 61: cb.top^d_in~4, type: io
	
Passed route at end.
Complex block 62: cb.top^d_in~18, type: io
	
Passed route at end.
Complex block 63: cb.top^d_in~17, type: io
	
Passed route at end.
Complex block 64: cb.top^d_in~8, type: io
	
Passed route at end.
Complex block 65: cb.top^d_in~16, type: io
	
Passed route at end.
Complex block 66: cb.top^d_in~31, type: io
	
Passed route at end.
Complex block 67: cb.top^d_in~15, type: io
	
Passed route at end.
Complex block 68: cb.top^d_in~7, type: io
	
Passed route at end.
Complex block 69: cb.top^d_in~3, type: io
	
Passed route at end.
Complex block 70: cb.top^d_in~1, type: io
	
Passed route at end.
Complex block 71: cb.top^d_in~0, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 64, average # input + clock pins used: 0.5, average # output pins used: 0.5
	clb: # blocks: 8, average # input + clock pins used: 4, average # output pins used: 4
Absorbed logical nets 0 out of 64 nets, 64 nets not absorbed.

Netlist conversion complete.

Packing took 0.01 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'wide_inv.net'.

Netlist num_nets: 64
Netlist num_blocks: 72
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 8.
Netlist inputs pins: 32
Netlist output pins: 32

The circuit will be mapped into a 5 x 5 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      64	blocks of type: io
	Architecture 160	blocks of type: io
	Netlist      8	blocks of type: clb
	Architecture 25	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 64 point to point connections in this circuit.

Initial placement cost: 1.04761 bb_cost: 3.66 td_cost: 2.7164e-08 delay_cost: 2.7164e-08

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.38571   0.96896     3.57728  2.1565e-08 2.65553e-08 4.24438e-10   1.3488   0.9937  0.0274  6.0000  1.0000      2994  0.5000
  0.19285   0.96089     3.55552 2.06684e-08 2.63553e-08 4.05688e-10   1.3488   0.9873  0.0276  6.0000  1.0000      5988  0.5000
  0.09643   0.98221     3.58962 2.11037e-08  2.6571e-08 4.11938e-10   1.3488   0.9803  0.0286  6.0000  1.0000      8982  0.5000
  0.04821    1.0107     3.53058 2.22409e-08 2.63397e-08 4.04125e-10   1.2488   0.9439  0.0260  6.0000  1.0000     11976  0.9000
  0.04339   0.97262     3.47837 2.24649e-08 2.59706e-08 4.16625e-10   1.2488   0.9269  0.0289  6.0000  1.0000     14970  0.9000
  0.03905    1.0264     3.47538 2.05941e-08 2.60818e-08 4.08813e-10   1.3488   0.9188  0.0292  6.0000  1.0000     17964  0.9000
  0.03515   0.94906     3.41657 2.13044e-08 2.59527e-08 4.30688e-10   1.3488   0.9098  0.0308  6.0000  1.0000     20958  0.9000
  0.03163   0.95099     3.44133 2.01822e-08 2.57479e-08 4.05688e-10   1.3488   0.9085  0.0333  6.0000  1.0000     23952  0.9000
  0.02847   0.98634     3.45648 2.03192e-08 2.59017e-08 4.05688e-10   1.3488   0.8988  0.0287  6.0000  1.0000     26946  0.9000
  0.02562   0.98312     3.44269  2.1234e-08 2.60633e-08    4.26e-10   1.3488   0.8918  0.0309  6.0000  1.0000     29940  0.9000
  0.02306   0.95158     3.40402 2.00426e-08 2.55358e-08 4.05688e-10   1.3488   0.8691  0.0320  6.0000  1.0000     32934  0.9000
  0.02075    1.0357     3.38792 2.06736e-08 2.57354e-08 3.77563e-10   1.2488   0.8614  0.0294  6.0000  1.0000     35928  0.9000
  0.01868    0.9669     3.38363 1.97556e-08 2.55376e-08 3.97875e-10   1.3488   0.8487  0.0309  6.0000  1.0000     38922  0.9000
  0.01681    1.0149      3.3464  1.9894e-08 2.49597e-08 3.74438e-10   1.2488   0.8053  0.0369  6.0000  1.0000     41916  0.9000
  0.01513    1.0219     3.32337 2.07431e-08 2.54568e-08 3.85375e-10   1.2488   0.8113  0.0260  6.0000  1.0000     44910  0.9000
  0.01362   0.97598     3.29673 1.89474e-08 2.50457e-08 3.86938e-10   1.3488   0.7902  0.0380  6.0000  1.0000     47904  0.9500
  0.01294   0.99731     3.26115 2.10422e-08  2.5211e-08 3.97875e-10   1.2488   0.7725  0.0309  6.0000  1.0000     50898  0.9500
  0.01229   0.96372      3.2882 1.96989e-08 2.49803e-08 4.08813e-10   1.3488   0.7689  0.0298  6.0000  1.0000     53892  0.9500
  0.01167   0.96455     3.28411 1.98507e-08 2.52186e-08  4.0725e-10   1.3488   0.7685  0.0338  6.0000  1.0000     56886  0.9500
  0.01109   0.96639     3.18868 2.01901e-08 2.45965e-08 3.90063e-10   1.2488   0.7278  0.0333  6.0000  1.0000     59880  0.9500
  0.01054    1.0318     3.17999 1.99356e-08  2.4817e-08 3.79125e-10   1.2488   0.7234  0.0400  6.0000  1.0000     62874  0.9500
  0.01001   0.99018     3.22512 2.03851e-08 2.45007e-08 3.96313e-10   1.2488   0.7101  0.0374  6.0000  1.0000     65868  0.9500
  0.00951   0.93331     3.05839 1.95341e-08 2.38402e-08   3.885e-10   1.2488   0.6503  0.0288  6.0000  1.0000     68862  0.9500
  0.00903    1.0289     3.11456 2.09378e-08 2.44641e-08 3.68188e-10   1.1488   0.6523  0.0349  6.0000  1.0000     71856  0.9500
  0.00858    1.0467      3.0365 1.86972e-08 2.36946e-08 3.71313e-10   1.2488   0.5942  0.0367  6.0000  1.0000     74850  0.9500
  0.00815   0.98654     3.03456 1.87108e-08 2.35993e-08 3.71313e-10   1.2488   0.6005  0.0378  6.0000  1.0000     77844  0.9500
  0.00775   0.98734     3.01559  2.0296e-08 2.35965e-08 3.71313e-10   1.1488   0.5912  0.0325  6.0000  1.0000     80838  0.9500
  0.00736   0.93499     2.91355 1.82303e-08 2.30044e-08 3.71313e-10   1.2488   0.5678  0.0398  6.0000  1.0000     83832  0.9500
  0.00699   0.97668     2.86704  1.6511e-08 2.32167e-08  3.5725e-10   1.3488   0.5551  0.0409  6.0000  1.0000     86826  0.9500
  0.00664    1.0175     2.75545 1.64934e-08 2.21454e-08 3.41625e-10   1.2488   0.4953  0.0439  6.0000  1.0000     89820  0.9500
  0.00631    0.9902     2.86256 1.80708e-08 2.24168e-08 3.40063e-10   1.1488   0.5033  0.0405  6.0000  1.0000     92814  0.9500
  0.00599   0.95194     2.61898 1.52435e-08 2.11094e-08 3.29125e-10   1.2488   0.4305  0.0405  6.0000  1.0000     95808  0.9500
  0.00569   0.98771     2.65237 1.55802e-08 2.17163e-08   3.385e-10   1.2488   0.4482  0.0456  5.9432  1.0796     98802  0.9500
  0.00541   0.98195     2.36351 1.37639e-08 2.00011e-08 3.08813e-10   1.2488   0.3771  0.0298  5.9921  1.0111    101796  0.9500
  0.00514   0.95209     2.29381 1.15687e-08 1.95315e-08 3.18188e-10   1.2488   0.3377  0.0404  5.6151  1.5389    104790  0.9500
  0.00488   0.94238      2.4162 8.85001e-09  2.0571e-08 3.08813e-10   1.2488   0.3470  0.0290  5.0405  2.3432    107784  0.9500
  0.00464   0.90904      2.4252 8.77545e-09 2.07086e-08 3.35375e-10   1.2488   0.4292  0.0430  4.5719  2.9993    110778  0.9500
  0.00441    0.9004     2.22717 7.22922e-09 1.94839e-08  3.1975e-10   1.2488   0.3577  0.0262  4.5225  3.0685    113772  0.9500
  0.00419   0.88439     2.07803 5.74838e-09 1.92977e-08 3.08813e-10   1.2488   0.2993  0.0425  4.1504  3.5895    116766  0.9500
  0.00398   0.94308     2.05314 4.00425e-09 1.84264e-08  2.6975e-10   1.1488   0.3647  0.0260  3.5663  4.4072    119760  0.9500
  0.00378     0.865     2.07743 4.20362e-09 1.82622e-08 2.85375e-10   1.1488   0.3504  0.0362  3.2978  4.7830    122754  0.9500
  0.00359   0.85415     2.03092 3.06422e-09 1.87542e-08 2.93188e-10   1.2488   0.3520  0.0342  3.0022  5.1969    125748  0.9500
  0.00341   0.84363     2.06511 3.06833e-09 1.91901e-08 2.99438e-10   1.2488   0.4389  0.0597  2.7381  5.5666    128742  0.9500
  0.00324    0.8442     1.96278 2.50709e-09 1.90498e-08 2.77563e-10   1.2488   0.4262  0.0379  2.7351  5.5709    131736  0.9500
  0.00308   0.84889     1.90171 3.90148e-09 1.90843e-08    2.76e-10   1.1488   0.4138  0.0310  2.6973  5.6238    134730  0.9500
  0.00292   0.78959     1.77283 3.25328e-09 1.86344e-08 3.02563e-10   1.2488   0.3741  0.0323  2.6267  5.7226    137724  0.9500
  0.00278   0.82623     1.80206 3.21359e-09 1.84631e-08    3.01e-10   1.2488   0.3737  0.0286  2.4536  5.9650    140718  0.9500
  0.00264    0.7916     1.88221 3.82953e-09 1.96284e-08 3.15063e-10   1.2488   0.3664  0.0313  2.2910  6.1926    143712  0.9500
  0.00251   0.85775     1.94879 2.97434e-09 2.00222e-08    3.01e-10   1.2488   0.3627  0.0314  2.1224  6.4287    146706  0.9500
  0.00238   0.80289     1.85392  5.2156e-09 1.92852e-08 3.11938e-10   1.1488   0.3761  0.0401  1.9584  6.6583    149700  0.9500
  0.00226   0.76103     1.80519 1.76865e-09 1.96737e-08 2.79125e-10   1.2488   0.4048  0.0451  1.8332  6.8335    152694  0.9500
  0.00215   0.78836     1.73336 3.13396e-09  1.8666e-08 2.80688e-10   1.1488   0.3798  0.0251  1.7687  6.9238    155688  0.9500
  0.00204   0.80818     1.76766  1.8691e-09 1.97166e-08 2.65063e-10   1.2488   0.3811  0.0300  1.6621  7.0730    158682  0.9500
  0.00194   0.77621     1.72726 5.16512e-09 1.83675e-08 3.18188e-10   1.1488   0.3427  0.0345  1.5642  7.2101    161676  0.9500
  0.00184   0.83354     1.60648 1.54435e-09 1.84379e-08 2.55688e-10   1.1488   0.3373  0.0199  1.4120  7.4232    164670  0.9500
  0.00175   0.82534     1.61438 2.26847e-09 1.78528e-08    2.51e-10   1.0488   0.3233  0.0189  1.2671  7.6261    167664  0.9500
  0.00166   0.74631     1.60377 1.75218e-09   1.954e-08 2.79125e-10   1.2488   0.3380  0.0316  1.1192  7.8331    170658  0.9500
  0.00158   0.79346     1.65488 2.06682e-09 1.89226e-08 2.96313e-10   1.2488   0.2869  0.0260  1.0051  7.9929    173652  0.9500
  0.00150   0.80182      1.6444 3.69502e-09 1.88942e-08   2.885e-10   1.1488   0.2919  0.0174  1.0000  8.0000    176646  0.9500
  0.00143   0.75183     1.58609 2.55995e-09 1.84756e-08  3.0725e-10   1.2488   0.2672  0.0403  1.0000  8.0000    179640  0.9500
  0.00135   0.77788     1.52599 3.29633e-09 1.91524e-08 2.80688e-10   1.1488   0.2525  0.0257  1.0000  8.0000    182634  0.9500
  0.00129   0.76787     1.54355 3.77324e-09 1.90713e-08  2.9475e-10   1.1488   0.2568  0.0442  1.0000  8.0000    185628  0.9500
  0.00122   0.77551     1.53128 4.19886e-09 1.89202e-08 3.02563e-10   1.1488   0.2037  0.0250  1.0000  8.0000    188622  0.9500
  0.00116   0.77649     1.57544 2.68531e-09 1.88974e-08 2.83813e-10   1.1488   0.2258  0.0372  1.0000  8.0000    191616  0.9500
  0.00110   0.76216     1.52141 2.43649e-09   1.891e-08 2.93188e-10   1.2488   0.2228  0.0353  1.0000  8.0000    194610  0.9500
  0.00105   0.76755     1.57129 2.35752e-09 1.82705e-08 3.05688e-10   1.2488   0.2071  0.0384  1.0000  8.0000    197604  0.9500
  0.00100    0.7657     1.50394 4.22041e-09  1.8724e-08 2.96313e-10   1.1488   0.1663  0.0361  1.0000  8.0000    200598  0.9500
  0.00095   0.78118      1.4788 4.44804e-09 1.85543e-08 3.04125e-10   1.1488   0.1720  0.0283  1.0000  8.0000    203592  0.9500
  0.00090   0.77985     1.44939 3.29121e-09 1.93425e-08 2.85375e-10   1.1488   0.1587  0.0332  1.0000  8.0000    206586  0.9500
  0.00085   0.80587     1.49745  4.2767e-09 1.86973e-08 3.08813e-10   1.1488   0.1453  0.0286  1.0000  8.0000    209580  0.8000
  0.00068   0.78537     1.51586 3.62756e-09 1.90429e-08   2.885e-10   1.1488   0.1299  0.0333  1.0000  8.0000    212574  0.8000
  0.00055   0.79849      1.4833 3.99427e-09 1.88684e-08 2.96313e-10   1.1488   0.0992  0.0393  1.0000  8.0000    215568  0.8000
  0.00044   0.78571     1.43462 4.56183e-09 1.87882e-08 3.02563e-10   1.1488   0.0882  0.0415  1.0000  8.0000    218562  0.8000
  0.00035    0.8032     1.42082 3.99844e-09  1.9051e-08 2.97875e-10   1.1488   0.0695  0.0241  1.0000  8.0000    221556  0.8000
  0.00028   0.79892     1.41056 4.17948e-09 1.84069e-08 2.99438e-10   1.1488   0.0778  0.0252  1.0000  8.0000    224550  0.8000
  0.00022   0.79508     1.38115 3.76996e-09 1.83299e-08  2.9475e-10   1.1488   0.0608  0.0313  1.0000  8.0000    227544  0.8000
  0.00018   0.82875     1.35355  3.0868e-09 1.83061e-08 2.83813e-10   1.1488   0.0357  0.0272  1.0000  8.0000    230538  0.8000
  0.00014   0.85128     1.33214  2.5945e-09 1.81694e-08 2.79125e-10   1.1488   0.0187  0.0264  1.0000  8.0000    233532  0.8000
  0.00011   0.84412     1.34187 3.11472e-09 1.78359e-08 2.86938e-10   1.1488   0.0214  0.0349  1.0000  8.0000    236526  0.8000
  0.00009   0.84782     1.33571 2.53344e-09 1.78688e-08 2.77563e-10   1.1488   0.0070  0.0284  1.0000  8.0000    239520  0.8000
  0.00007   0.83481     1.38036 2.82634e-09 1.71819e-08  2.8225e-10   1.1488   0.0094  0.0463  1.0000  8.0000    242514  0.8000
  0.00000   0.61787     1.35882 2.04689e-09 1.75581e-08 2.68188e-10            0.0114  0.0524  1.0000  8.0000    245508

BB estimate of min-dist (placement) wirelength: 133
bb_cost recomputed from scratch: 1.33
timing_cost recomputed from scratch: 1.93363e-09
delay_cost recomputed from scratch: 1.7964e-08

Completed placement consistency check successfully.

Swaps called: 245580

Placement estimated critical path delay: 1.14881 ns
Placement cost: 0.589613, bb_cost: 1.33, td_cost: 1.93363e-09, delay_cost: 1.7964e-08
Placement total # of swap attempts: 245580
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.23 seconds.
Build rr_graph took 0.01 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 370, total available wire length 2400, ratio 0.154167
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 3
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 4
Critical path: 1.24881 ns
Routing iteration took 0.01 seconds.

Routing iteration: 5
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 6
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 7
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 8
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 9
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 10
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 11
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 12
Critical path: 1.24881 ns
Routing iteration took 0 seconds.

Routing iteration: 13
Critical path: 1.24881 ns
Routing iteration took 0.01 seconds.

Routing iteration: 14
Successfully routed after 14 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -4363402
Circuit successfully routed with a channel width factor of 40.


Average number of bends per net: 1.56250  Maximum # of bends: 5

Number of routed nets (nonglobal): 64
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 415, average net length: 6.48438
	Maximum net length: 17

Wirelength results in terms of physical segments...
	Total wiring segments used: 166, average wire segments per net: 2.59375
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	17	14.0000  	40
1	6	4.00000  	40
2	3	2.00000  	40
3	7	6.60000  	40
4	9	6.80000  	40
5	16	14.4000  	40

Y - Directed channels: i	max occ	av_occ		capacity
0	10	7.80000  	40
1	8	6.80000  	40
2	5	4.60000  	40
3	5	3.60000  	40
4	6	5.00000  	40
5	10	7.40000  	40

Total tracks in x-direction: 240, in y-direction: 240

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 112678
	Total used logic block area: 36057

Routing area (in minimum width transistor areas)...
	Total routing area: 103083., per logic tile: 4123.30

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.173

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.173

Nets on critical path: 2 normal, 0 global.
Total logic delay: 2.4681e-10 (s), total net delay: 1.002e-09 (s)
Final critical path: 1.24881 ns
f_max: 800.762 MHz

Least slack in design: -1.24881 ns

Routing took 0.04 seconds.
The entire flow of VPR took 0.36 seconds.
