-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_17_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_141_W_hf_17_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101011111100001111111101001", 
    1 => "10111101100011110010111101111101", 
    2 => "10111101100110000110110001100101", 
    3 => "10111101100100110011111111110000", 
    4 => "10111101011110001100011010011111", 
    5 => "10111101101000111000111011001001", 
    6 => "10111101000101101000010001011001", 
    7 => "10111101100010000010001000100100", 
    8 => "10111101011100000001111000011000", 
    9 => "10111101100100100100000010110101", 
    10 => "10111101100010011011001111011010", 
    11 => "10111101011101100111000111100010", 
    12 => "10111101100110001101101001111001", 
    13 => "10111101001111011000101111011110", 
    14 => "10111101100001000010100010100110", 
    15 => "10111101001111100100101010001010", 
    16 => "10111101010111000110110000111101", 
    17 => "10111101100000110111111100011110", 
    18 => "10111101011010110000110001011001", 
    19 => "10111101100001101101111110110000", 
    20 => "10111101011001010100111011101111", 
    21 => "10111101100100001111000100001110", 
    22 => "10111101101100000110010110110100", 
    23 => "10111100111011010001111011101110", 
    24 => "10111101011101000001000011010110", 
    25 => "10111101100011000110110100010111", 
    26 => "10111101100010011100110000110010", 
    27 => "10111101100000100001101111100110", 
    28 => "10111101100010000101100110110100", 
    29 => "00111101011001101011010001001000", 
    30 => "10111101100001000010110011101101", 
    31 => "10111101100000100110100000111001", 
    32 => "10111101001011110110110001100010", 
    33 => "10111101100001100000010111101100", 
    34 => "10111101100100001010101101011000", 
    35 => "10111101100010110010101011010110", 
    36 => "10111100100111101101011011101000", 
    37 => "10111101100001001111101010110000", 
    38 => "10111101100001000100010001000010", 
    39 => "00111100000101001111011101100001", 
    40 => "10111101001011001000001101110110", 
    41 => "10111101100001001100101110111100", 
    42 => "10111101011110000101011011011101", 
    43 => "10111101100100100100011100011111", 
    44 => "10111101100010000001011101101110", 
    45 => "10111101011010010100011001000011", 
    46 => "10111101100100001100111000101000", 
    47 => "10111101100101111010010101000100", 
    48 => "10111101011111011101001110011111", 
    49 => "10111101100010011111110111101100", 
    50 => "10111100111011101111110111100100", 
    51 => "10111101011001100100101101100010", 
    52 => "10111101100001001101101110010101", 
    53 => "10111101100011110001100100101010", 
    54 => "10111101011000101101111111011110", 
    55 => "10111101100000111010100101100000", 
    56 => "10111101100000111011111100011011", 
    57 => "10111101100010111010000000011111", 
    58 => "10111101011101100001110000110011", 
    59 => "10111101000101011000011000011011", 
    60 => "10111101100000001001101100100001", 
    61 => "10111101100010000111011010001001", 
    62 => "10111101011100111001011010000010", 
    63 => "10111101100010001110011110010110" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_17 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_141_W_hf_17 is
    component krnl_lstm_readVec2Stream_float_4u_141_W_hf_17_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_141_W_hf_17_rom_U :  component krnl_lstm_readVec2Stream_float_4u_141_W_hf_17_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


