{
  "asm_tokens": [
    {
      "canonical": "B.ARG",
      "reason": "token already canonical/accepted in staged v0.3 subset",
      "status": "keep",
      "token": "B.ARG"
    },
    {
      "canonical": "B.IOR",
      "reason": "token already canonical/accepted in staged v0.3 subset",
      "status": "keep",
      "token": "B.IOR"
    },
    {
      "canonical": "B.IOT",
      "reason": "token already canonical/accepted in staged v0.3 subset",
      "status": "keep",
      "token": "B.IOT"
    },
    {
      "canonical": "B.IOTI",
      "reason": "token already canonical/accepted in staged v0.3 subset",
      "status": "keep",
      "token": "B.IOTI"
    },
    {
      "canonical": "B.TEXT",
      "reason": "token already canonical/accepted in staged v0.3 subset",
      "status": "keep",
      "token": "B.TEXT"
    },
    {
      "canonical": "BSTART.{TMA|CUBE|TEPL|VPAR}",
      "reason": "typed BSTART form is canonical in staged v0.3",
      "status": "normalize",
      "token": "BSTART.PAR"
    },
    {
      "canonical": "C.B.DIMI",
      "reason": "token already canonical/accepted in staged v0.3 subset",
      "status": "keep",
      "token": "C.B.DIMI"
    },
    {
      "canonical": "C.BSTART.STD",
      "reason": "token already canonical/accepted in staged v0.3 subset",
      "status": "keep",
      "token": "C.BSTART.STD"
    },
    {
      "canonical": "C.BSTOP",
      "reason": "token already canonical/accepted in staged v0.3 subset",
      "status": "keep",
      "token": "C.BSTOP"
    },
    {
      "canonical": "C.BSTOP",
      "reason": "legacy BSTOP spelling normalized",
      "status": "normalize",
      "token": "L.BSTOP"
    },
    {
      "canonical": "v.fexp",
      "reason": "legacy vector mnemonic family normalized to V/v canonical naming",
      "status": "normalize",
      "token": "l.fexp"
    },
    {
      "canonical": "v.fmax",
      "reason": "legacy vector mnemonic family normalized to V/v canonical naming",
      "status": "normalize",
      "token": "l.fmax"
    },
    {
      "canonical": "v.fmsub",
      "reason": "legacy vector mnemonic family normalized to V/v canonical naming",
      "status": "normalize",
      "token": "l.fmsub"
    },
    {
      "canonical": "v.fmul",
      "reason": "legacy vector mnemonic family normalized to V/v canonical naming",
      "status": "normalize",
      "token": "l.fmul"
    },
    {
      "canonical": "v.fsub",
      "reason": "legacy vector mnemonic family normalized to V/v canonical naming",
      "status": "normalize",
      "token": "l.fsub"
    },
    {
      "canonical": "v.lw",
      "reason": "legacy vector mnemonic family normalized to V/v canonical naming",
      "status": "normalize",
      "token": "l.lw"
    },
    {
      "canonical": "v.lwi",
      "reason": "legacy vector mnemonic family normalized to V/v canonical naming",
      "status": "normalize",
      "token": "l.lwi"
    },
    {
      "canonical": "v.slli",
      "reason": "legacy vector mnemonic family normalized to V/v canonical naming",
      "status": "normalize",
      "token": "l.slli"
    },
    {
      "canonical": "v.sw",
      "reason": "legacy vector mnemonic family normalized to V/v canonical naming",
      "status": "normalize",
      "token": "l.sw"
    }
  ],
  "assumptions": [
    "v0.2 encoding baseline is preserved for staged v0.3 integration.",
    "Canonical v0.3 output uses typed BSTART.* and V.* mnemonic families only.",
    "Unresolved MAMULBMX group=2 semantics are deferred from canonical staged profile."
  ],
  "inputs": {
    "janus_ref": "~/JanusCore/paper/srcs/sections/04_tile_microarchitecture.tex",
    "normalized_asm": "isa/v0.3/reconcile/linxisa-v0.3-example.normalized.asm",
    "raw_asm": "~/linxisa-v0.3-example.asm",
    "raw_text": "~/linxisa-v0.3.txt"
  },
  "items": [
    {
      "canonical": "Inactive-lane policy explicit (merge|zero)",
      "evidence": [
        {
          "pattern": "merging mode",
          "raw_asm_lines": [],
          "raw_text_lines": [
            771,
            772,
            775,
            781
          ]
        },
        {
          "pattern": "zeroing mode",
          "raw_asm_lines": [],
          "raw_text_lines": [
            771,
            773,
            775,
            782
          ]
        },
        {
          "pattern": "inactive lane",
          "raw_asm_lines": [],
          "raw_text_lines": [
            724
          ]
        },
        {
          "pattern": "pmode",
          "raw_asm_lines": [],
          "raw_text_lines": [
            724,
            770,
            774,
            780
          ]
        }
      ],
      "id": "simt_lane_policy",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: Inactive-lane policy explicit (merge|zero)",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "AI SIMT behavior is coherent and repeatedly specified",
      "status": "keep"
    },
    {
      "canonical": "BCC/MTC channel contract with ordering/barrier semantics",
      "evidence": [
        {
          "pattern": "Tile Mode",
          "raw_asm_lines": [],
          "raw_text_lines": [
            13,
            24,
            34,
            38,
            43
          ]
        },
        {
          "pattern": "MCALL Mode",
          "raw_asm_lines": [],
          "raw_text_lines": [
            17,
            55,
            55,
            63,
            67,
            71
          ]
        },
        {
          "pattern": "BCC",
          "raw_asm_lines": [],
          "raw_text_lines": [
            8,
            13,
            15,
            16,
            17,
            28,
            47,
            51
          ]
        },
        {
          "pattern": "MTC",
          "raw_asm_lines": [],
          "raw_text_lines": [
            17,
            57,
            67,
            75,
            75,
            75,
            94,
            126
          ]
        },
        {
          "pattern": "\u540c\u5730\u5740\u4fdd\u5e8f",
          "raw_asm_lines": [],
          "raw_text_lines": [
            38,
            178,
            180
          ]
        },
        {
          "pattern": "Acquire",
          "raw_asm_lines": [],
          "raw_text_lines": [
            67,
            106,
            110,
            110,
            110
          ]
        },
        {
          "pattern": "Release",
          "raw_asm_lines": [],
          "raw_text_lines": [
            71,
            108,
            110,
            110,
            110
          ]
        }
      ],
      "id": "memory_channel_model",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: BCC/MTC channel contract with ordering/barrier semantics",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Text is coherent with Janus microarchitecture intent",
      "status": "keep"
    },
    {
      "canonical": "B.IOT/B.IOTI/B.IOD/B.ATTR/B.ARG/B.TEXT + C.B.DIMI",
      "evidence": [
        {
          "pattern": "B.IOT",
          "raw_asm_lines": [
            2,
            3,
            8,
            9,
            15,
            16,
            20,
            21
          ],
          "raw_text_lines": [
            88,
            90,
            90,
            94,
            429,
            430,
            460,
            461
          ]
        },
        {
          "pattern": "B.IOTI",
          "raw_asm_lines": [
            2,
            3,
            8,
            9,
            15,
            16,
            20,
            21
          ],
          "raw_text_lines": [
            687,
            1176,
            1179,
            1243
          ]
        },
        {
          "pattern": "B.IOD",
          "raw_asm_lines": [],
          "raw_text_lines": [
            94,
            96,
            98,
            102
          ]
        },
        {
          "pattern": "B.ATTR",
          "raw_asm_lines": [],
          "raw_text_lines": [
            114
          ]
        },
        {
          "pattern": "B.ARG",
          "raw_asm_lines": [
            38,
            45,
            53,
            64,
            74,
            80,
            91,
            101
          ],
          "raw_text_lines": [
            551,
            552,
            1293,
            1294
          ]
        },
        {
          "pattern": "B.TEXT",
          "raw_asm_lines": [
            6,
            13,
            18,
            24,
            31,
            36,
            110,
            116
          ],
          "raw_text_lines": []
        },
        {
          "pattern": "C.B.DIMI",
          "raw_asm_lines": [
            5,
            11,
            12,
            17,
            23,
            29,
            30,
            35
          ],
          "raw_text_lines": []
        }
      ],
      "id": "tile_descriptor_model",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: B.IOT/B.IOTI/B.IOD/B.ATTR/B.ARG/B.TEXT + C.B.DIMI",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Matches current block descriptor machinery and example evidence",
      "status": "keep"
    },
    {
      "canonical": "MAMULB/MAMULBAC/MAMULB.ACC/ACCCVT as staged CUBE baseline",
      "evidence": [
        {
          "pattern": "MAMULB",
          "raw_asm_lines": [
            57,
            68,
            84,
            95,
            131,
            141,
            151,
            161
          ],
          "raw_text_lines": [
            345,
            347,
            353,
            363,
            364,
            365,
            392,
            414
          ]
        },
        {
          "pattern": "MAMULBAC",
          "raw_asm_lines": [],
          "raw_text_lines": [
            644,
            644,
            647,
            660,
            661,
            663,
            738,
            1200
          ]
        },
        {
          "pattern": "MAMULB.ACC",
          "raw_asm_lines": [
            68,
            95,
            238,
            265,
            408,
            435
          ],
          "raw_text_lines": [
            644,
            644,
            648,
            669,
            670,
            672,
            738,
            1200
          ]
        },
        {
          "pattern": "ACCCVT",
          "raw_asm_lines": [
            73,
            100,
            136,
            146,
            156,
            166,
            243,
            270
          ],
          "raw_text_lines": []
        }
      ],
      "id": "cube_baseline_ops",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: MAMULB/MAMULBAC/MAMULB.ACC/ACCCVT as staged CUBE baseline",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Consistent with example and existing bring-up support",
      "status": "keep"
    },
    {
      "canonical": "TLOAD/TSTORE/TPREFETCH/TMOV staged in TMA profile",
      "evidence": [
        {
          "pattern": "TLOAD",
          "raw_asm_lines": [
            37,
            44,
            117,
            124,
            207,
            214,
            287,
            294
          ],
          "raw_text_lines": [
            142,
            160,
            185,
            187,
            189,
            191,
            197,
            199
          ]
        },
        {
          "pattern": "TSTORE",
          "raw_asm_lines": [
            459,
            468
          ],
          "raw_text_lines": [
            143,
            161,
            186,
            192,
            197,
            198,
            199,
            229
          ]
        },
        {
          "pattern": "TPREFETCH",
          "raw_asm_lines": [],
          "raw_text_lines": [
            144,
            162,
            178,
            219,
            220,
            222,
            249
          ]
        }
      ],
      "id": "tma_baseline_ops",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: TLOAD/TSTORE/TPREFETCH/TMOV staged in TMA profile",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Well-defined in raw text and aligned with existing architecture docs",
      "status": "keep"
    },
    {
      "canonical": "L.* -> V.*",
      "evidence": [
        {
          "pattern": "L.FADD",
          "raw_asm_lines": [],
          "raw_text_lines": [
            793
          ]
        },
        {
          "pattern": "l.fmax",
          "raw_asm_lines": [
            633,
            636,
            637,
            640,
            643,
            644,
            645,
            646
          ],
          "raw_text_lines": []
        },
        {
          "pattern": "l.lw",
          "raw_asm_lines": [
            630,
            631,
            632,
            634,
            635,
            638,
            639,
            641
          ],
          "raw_text_lines": []
        },
        {
          "pattern": "l.lwi",
          "raw_asm_lines": [
            632,
            634,
            635,
            639,
            641,
            642,
            647,
            648
          ],
          "raw_text_lines": []
        },
        {
          "pattern": "l.sw",
          "raw_asm_lines": [
            888,
            891,
            901,
            905
          ],
          "raw_text_lines": []
        },
        {
          "pattern": "l.fmul",
          "raw_asm_lines": [
            887
          ],
          "raw_text_lines": [
            795,
            818
          ]
        }
      ],
      "id": "normalize_legacy_l_family",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: L.* -> V.*",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Canonical v0.3 naming policy is V.* only",
      "status": "normalize"
    },
    {
      "canonical": "BSTART.PAR -> typed BSTART.{TMA,CUBE,TEPL,VPAR}",
      "evidence": [
        {
          "pattern": "BSTART.PAR",
          "raw_asm_lines": [
            1,
            7,
            14,
            19,
            25,
            32,
            37,
            44
          ],
          "raw_text_lines": [
            425,
            456,
            533,
            591,
            611,
            631,
            655,
            663
          ]
        }
      ],
      "id": "normalize_bstart_par",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: BSTART.PAR -> typed BSTART.{TMA,CUBE,TEPL,VPAR}",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Canonical typed block-start policy for v0.3 outputs",
      "status": "normalize"
    },
    {
      "canonical": "Legacy .kill annotations mapped to non-reuse semantics",
      "evidence": [
        {
          "pattern": ".kill",
          "raw_asm_lines": [],
          "raw_text_lines": [
            418,
            418,
            418,
            418,
            584,
            584,
            584,
            584
          ]
        },
        {
          "pattern": ".reuse",
          "raw_asm_lines": [
            2,
            2,
            9,
            15,
            15,
            16,
            20,
            20
          ],
          "raw_text_lines": [
            1126,
            1126,
            1128,
            1170,
            1171,
            1171,
            1171,
            1172
          ]
        }
      ],
      "id": "normalize_kill_to_reuse",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: Legacy .kill annotations mapped to non-reuse semantics",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Canonical descriptor payload uses reuse flag encoding",
      "status": "normalize"
    },
    {
      "canonical": "MAMULBMX* group=2 semantics deferred",
      "evidence": [
        {
          "pattern": "MAMULBMXAC",
          "raw_asm_lines": [],
          "raw_text_lines": [
            364,
            578,
            600,
            603,
            611,
            631,
            1320,
            1342
          ]
        },
        {
          "pattern": "group=2",
          "raw_asm_lines": [],
          "raw_text_lines": [
            617,
            1359
          ]
        },
        {
          "pattern": "MAMULBMX.ACC",
          "raw_asm_lines": [],
          "raw_text_lines": [
            365,
            579,
            620,
            623,
            1321,
            1362,
            1365
          ]
        }
      ],
      "id": "defer_mamulbmx_group2",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: MAMULBMX* group=2 semantics deferred",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Raw material contains unresolved/contradictory group=2 details",
      "status": "defer"
    },
    {
      "canonical": "Legacy 0.52 fragments excluded from canonical v0.3",
      "evidence": [
        {
          "pattern": "0.52\u5f15\u5165\u7684\u6307\u4ee4",
          "raw_asm_lines": [],
          "raw_text_lines": [
            1403
          ]
        }
      ],
      "id": "defer_legacy_052_fragments",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: Legacy 0.52 fragments excluded from canonical v0.3",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Raw text includes mixed-version carryover sections",
      "status": "defer"
    },
    {
      "canonical": "Prompt/editorial text removed",
      "evidence": [
        {
          "pattern": "\u8bf7\u7ed3\u5408ARM\u67b6\u6784",
          "raw_asm_lines": [],
          "raw_text_lines": [
            83
          ]
        },
        {
          "pattern": "\u8bf7\u91cd\u65b0\u5e2e\u6211\u4fee\u9970",
          "raw_asm_lines": [],
          "raw_text_lines": [
            147
          ]
        },
        {
          "pattern": "\u597d\uff0c\u8bf7\u91cd\u65b0\u5e2e\u6211\u4fee\u9970",
          "raw_asm_lines": [],
          "raw_text_lines": [
            147
          ]
        }
      ],
      "id": "drop_editorial_prompt_sections",
      "janus_check": {
        "aligned": true,
        "note": "Janus keyword scan for: Prompt/editorial text removed",
        "signals": {
          "block": true,
          "lane": true,
          "memory": true,
          "tile": true
        }
      },
      "reason": "Non-normative authoring prompts are not ISA content",
      "status": "drop"
    }
  ],
  "summary": {
    "asm_token_count": 19,
    "asm_unclassified": [],
    "explicit_defer_list": [
      "defer_mamulbmx_group2",
      "defer_legacy_052_fragments"
    ],
    "item_count": 11,
    "status_counts": {
      "defer": 2,
      "drop": 1,
      "keep": 5,
      "normalize": 3
    }
  },
  "version": "0.3"
}
