// Seed: 1004871488
module module_0 (
    id_1,
    id_2
);
  output supply1 id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  module_0 modCall_1 (
      id_9,
      id_3
  );
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout reg id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12, id_13;
  initial id_7 <= id_13;
endmodule
