
*** Running vivado
    with args -log top_bip.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_bip.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_bip.tcl -notrace
Command: link_design -top top_bip -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E, RAMD64E): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.605 ; gain = 232.312 ; free physical = 263 ; free virtual = 2227
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1466.621 ; gain = 47.016 ; free physical = 257 ; free virtual = 2222

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2372fd20d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1927.121 ; gain = 460.500 ; free physical = 126 ; free virtual = 1782

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2372fd20d

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 126 ; free virtual = 1782
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2372fd20d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 126 ; free virtual = 1782
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cdab2f02

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 126 ; free virtual = 1782
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cdab2f02

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 126 ; free virtual = 1782
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18f2cb012

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 126 ; free virtual = 1782
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14f34ce50

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 126 ; free virtual = 1782
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 126 ; free virtual = 1782
Ending Logic Optimization Task | Checksum: 14f34ce50

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 126 ; free virtual = 1782

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14f34ce50

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 125 ; free virtual = 1782

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14f34ce50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1927.121 ; gain = 0.000 ; free physical = 125 ; free virtual = 1782
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1927.121 ; gain = 507.516 ; free physical = 125 ; free virtual = 1782
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1959.137 ; gain = 0.000 ; free physical = 117 ; free virtual = 1775
INFO: [Common 17-1381] The checkpoint '/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/impl_1/top_bip_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_bip_drc_opted.rpt -pb top_bip_drc_opted.pb -rpx top_bip_drc_opted.rpx
Command: report_drc -file top_bip_drc_opted.rpt -pb top_bip_drc_opted.pb -rpx top_bip_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/impl_1/top_bip_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2015.164 ; gain = 56.027 ; free physical = 132 ; free virtual = 1773
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2015.164 ; gain = 0.000 ; free physical = 129 ; free virtual = 1771
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 125885c5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2015.164 ; gain = 0.000 ; free physical = 129 ; free virtual = 1771
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.164 ; gain = 0.000 ; free physical = 129 ; free virtual = 1771

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1090dc4c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2015.164 ; gain = 0.000 ; free physical = 124 ; free virtual = 1770

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d9462eb3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.164 ; gain = 0.000 ; free physical = 120 ; free virtual = 1768

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d9462eb3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.164 ; gain = 0.000 ; free physical = 120 ; free virtual = 1768
Phase 1 Placer Initialization | Checksum: 1d9462eb3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.164 ; gain = 0.000 ; free physical = 120 ; free virtual = 1768

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1767dee96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.164 ; gain = 0.000 ; free physical = 119 ; free virtual = 1768

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2034.184 ; gain = 0.000 ; free physical = 131 ; free virtual = 1765

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b8976dbc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 131 ; free virtual = 1766
Phase 2 Global Placement | Checksum: 155d1d506

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 131 ; free virtual = 1765

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 155d1d506

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 131 ; free virtual = 1765

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16c0a90f1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 130 ; free virtual = 1765

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12941eec5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 130 ; free virtual = 1765

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12941eec5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 130 ; free virtual = 1765

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12941eec5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 130 ; free virtual = 1765

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 130149ffd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 129 ; free virtual = 1764

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 150814720

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 128 ; free virtual = 1764

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1edb28d99

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 128 ; free virtual = 1764

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1edb28d99

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 128 ; free virtual = 1764

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1409ee448

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 128 ; free virtual = 1764
Phase 3 Detail Placement | Checksum: 1409ee448

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 128 ; free virtual = 1764

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b3c23713

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b3c23713

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 128 ; free virtual = 1764
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.562. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2590914d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 115 ; free virtual = 1760
Phase 4.1 Post Commit Optimization | Checksum: 2590914d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 115 ; free virtual = 1760

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2590914d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 116 ; free virtual = 1760

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2590914d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 116 ; free virtual = 1760

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2590914d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 116 ; free virtual = 1760
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2590914d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 116 ; free virtual = 1760
Ending Placer Task | Checksum: 178e585d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 121 ; free virtual = 1765
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2034.184 ; gain = 19.020 ; free physical = 121 ; free virtual = 1765
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2034.184 ; gain = 0.000 ; free physical = 115 ; free virtual = 1761
INFO: [Common 17-1381] The checkpoint '/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/impl_1/top_bip_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_bip_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2034.184 ; gain = 0.000 ; free physical = 131 ; free virtual = 1762
INFO: [runtcl-4] Executing : report_utilization -file top_bip_utilization_placed.rpt -pb top_bip_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2034.184 ; gain = 0.000 ; free physical = 137 ; free virtual = 1769
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_bip_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2034.184 ; gain = 0.000 ; free physical = 137 ; free virtual = 1769
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e0428c0d ConstDB: 0 ShapeSum: 98a2f9c3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e80661c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.023 ; gain = 53.840 ; free physical = 133 ; free virtual = 1668
Post Restoration Checksum: NetGraph: 4f1f2501 NumContArr: 98e73cc2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e80661c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.023 ; gain = 53.840 ; free physical = 132 ; free virtual = 1667

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e80661c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2103.023 ; gain = 68.840 ; free physical = 116 ; free virtual = 1652

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e80661c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2103.023 ; gain = 68.840 ; free physical = 116 ; free virtual = 1652
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9d4fe827

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 141 ; free virtual = 1655
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.622 | TNS=-36.113| WHS=-0.018 | THS=-0.031 |

Phase 2 Router Initialization | Checksum: 16d5efe2d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 140 ; free virtual = 1654

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e8b78824

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 141 ; free virtual = 1655

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.842 | TNS=-43.477| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2277d3700

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 142 ; free virtual = 1656

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.900 | TNS=-48.737| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f98fc2c4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 142 ; free virtual = 1656
Phase 4 Rip-up And Reroute | Checksum: f98fc2c4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 142 ; free virtual = 1656

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10e7d6fd8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 142 ; free virtual = 1656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.763 | TNS=-40.317| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 148ca8464

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 141 ; free virtual = 1655

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 148ca8464

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 141 ; free virtual = 1655
Phase 5 Delay and Skew Optimization | Checksum: 148ca8464

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 141 ; free virtual = 1655

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a1be6fed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 141 ; free virtual = 1655
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.763 | TNS=-40.317| WHS=0.280  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a1be6fed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 141 ; free virtual = 1655
Phase 6 Post Hold Fix | Checksum: 1a1be6fed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 141 ; free virtual = 1655

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.135853 %
  Global Horizontal Routing Utilization  = 0.152785 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 127307ba1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 141 ; free virtual = 1655

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 127307ba1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 140 ; free virtual = 1654

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a533601e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 140 ; free virtual = 1654

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.763 | TNS=-40.317| WHS=0.280  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a533601e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 140 ; free virtual = 1654
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 156 ; free virtual = 1670

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2112.023 ; gain = 77.840 ; free physical = 156 ; free virtual = 1671
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2114.023 ; gain = 0.000 ; free physical = 152 ; free virtual = 1669
INFO: [Common 17-1381] The checkpoint '/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/impl_1/top_bip_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_bip_drc_routed.rpt -pb top_bip_drc_routed.pb -rpx top_bip_drc_routed.rpx
Command: report_drc -file top_bip_drc_routed.rpt -pb top_bip_drc_routed.pb -rpx top_bip_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/impl_1/top_bip_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_bip_methodology_drc_routed.rpt -pb top_bip_methodology_drc_routed.pb -rpx top_bip_methodology_drc_routed.rpx
Command: report_methodology -file top_bip_methodology_drc_routed.rpt -pb top_bip_methodology_drc_routed.pb -rpx top_bip_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/impl_1/top_bip_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_bip_power_routed.rpt -pb top_bip_power_summary_routed.pb -rpx top_bip_power_routed.rpx
Command: report_power -file top_bip_power_routed.rpt -pb top_bip_power_summary_routed.pb -rpx top_bip_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_bip_route_status.rpt -pb top_bip_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_bip_timing_summary_routed.rpt -pb top_bip_timing_summary_routed.pb -rpx top_bip_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_bip_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_bip_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bip_bus_skew_routed.rpt -pb top_bip_bus_skew_routed.pb -rpx top_bip_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 20:19:23 2019...

*** Running vivado
    with args -log top_bip.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_bip.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_bip.tcl -notrace
Command: open_checkpoint top_bip_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1185.273 ; gain = 0.000 ; free physical = 837 ; free virtual = 2498
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1866.266 ; gain = 0.000 ; free physical = 109 ; free virtual = 1799
Restored from archive | CPU: 0.230000 secs | Memory: 1.584946 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1866.266 ; gain = 0.000 ; free physical = 109 ; free virtual = 1799
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E, RAMD64E): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1866.266 ; gain = 680.992 ; free physical = 108 ; free virtual = 1797
Command: write_bitstream -force top_bip.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_bip.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/Arquitectura_TP3/Arquitectura_TP3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Nov 27 20:21:38 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2284.922 ; gain = 418.656 ; free physical = 412 ; free virtual = 1798
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 20:21:38 2019...
