[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TernaryAssoc/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 92
LIB: work
FILE: ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv
n<> u<91> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<91> s<90> l<1:1>
  n<> u<90> t<Source_text> p<91> c<89> l<1:1> el<7:10>
    n<> u<89> t<Description> p<90> c<88> l<1:1> el<7:10>
      n<> u<88> t<Module_declaration> p<89> c<6> l<1:1> el<7:10>
        n<> u<6> t<Module_nonansi_header> p<88> c<2> s<21> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<21> t<Module_item> p<88> c<20> s<50> l<2:1> el<2:53>
          n<> u<20> t<Non_port_module_item> p<21> c<19> l<2:1> el<2:53>
            n<> u<19> t<Module_or_generate_item> p<20> c<18> l<2:1> el<2:53>
              n<> u<18> t<Module_common_item> p<19> c<17> l<2:1> el<2:53>
                n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<2:1> el<2:53>
                  n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<2:1> el<2:53>
                    n<> u<15> t<Data_declaration> p<16> c<14> l<2:1> el<2:53>
                      n<> u<14> t<Variable_declaration> p<15> c<8> l<2:1> el<2:53>
                        n<> u<8> t<Data_type> p<14> c<7> s<13> l<2:1> el<2:6>
                          n<> u<7> t<IntVec_TypeLogic> p<8> l<2:1> el<2:6>
                        n<> u<13> t<Variable_decl_assignment_list> p<14> c<10> l<2:14> el<2:52>
                          n<> u<10> t<Variable_decl_assignment> p<13> c<9> s<12> l<2:14> el<2:29>
                            n<first_condition> u<9> t<STRING_CONST> p<10> l<2:14> el<2:29>
                          n<> u<12> t<Variable_decl_assignment> p<13> c<11> l<2:31> el<2:52>
                            n<first_condition_false> u<11> t<STRING_CONST> p<12> l<2:31> el<2:52>
        n<> u<50> t<Module_item> p<88> c<49> s<86> l<3:1> el<3:89>
          n<> u<49> t<Non_port_module_item> p<50> c<48> l<3:1> el<3:89>
            n<> u<48> t<Module_or_generate_item> p<49> c<47> l<3:1> el<3:89>
              n<> u<47> t<Module_common_item> p<48> c<46> l<3:1> el<3:89>
                n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<3:1> el<3:89>
                  n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<3:1> el<3:89>
                    n<> u<44> t<Data_declaration> p<45> c<43> l<3:1> el<3:89>
                      n<> u<43> t<Variable_declaration> p<44> c<33> l<3:1> el<3:89>
                        n<> u<33> t<Data_type> p<43> c<22> s<42> l<3:1> el<3:13>
                          n<> u<22> t<IntVec_TypeLogic> p<33> s<32> l<3:1> el<3:6>
                          n<> u<32> t<Packed_dimension> p<33> c<31> l<3:7> el<3:13>
                            n<> u<31> t<Constant_range> p<32> c<26> l<3:8> el<3:12>
                              n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<3:8> el<3:10>
                                n<> u<25> t<Constant_primary> p<26> c<24> l<3:8> el<3:10>
                                  n<> u<24> t<Primary_literal> p<25> c<23> l<3:8> el<3:10>
                                    n<31> u<23> t<INT_CONST> p<24> l<3:8> el<3:10>
                              n<> u<30> t<Constant_expression> p<31> c<29> l<3:11> el<3:12>
                                n<> u<29> t<Constant_primary> p<30> c<28> l<3:11> el<3:12>
                                  n<> u<28> t<Primary_literal> p<29> c<27> l<3:11> el<3:12>
                                    n<0> u<27> t<INT_CONST> p<28> l<3:11> el<3:12>
                        n<> u<42> t<Variable_decl_assignment_list> p<43> c<35> l<3:14> el<3:88>
                          n<> u<35> t<Variable_decl_assignment> p<42> c<34> s<37> l<3:14> el<3:34>
                            n<first_condition_true> u<34> t<STRING_CONST> p<35> l<3:14> el<3:34>
                          n<> u<37> t<Variable_decl_assignment> p<42> c<36> s<39> l<3:35> el<3:56>
                            n<second_condition_true> u<36> t<STRING_CONST> p<37> l<3:35> el<3:56>
                          n<> u<39> t<Variable_decl_assignment> p<42> c<38> s<41> l<3:58> el<3:80>
                            n<second_condition_false> u<38> t<STRING_CONST> p<39> l<3:58> el<3:80>
                          n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<3:82> el<3:88>
                            n<result> u<40> t<STRING_CONST> p<41> l<3:82> el<3:88>
        n<> u<86> t<Module_item> p<88> c<85> s<87> l<4:1> el<6:64>
          n<> u<85> t<Non_port_module_item> p<86> c<84> l<4:1> el<6:64>
            n<> u<84> t<Module_or_generate_item> p<85> c<83> l<4:1> el<6:64>
              n<> u<83> t<Module_common_item> p<84> c<82> l<4:1> el<6:64>
                n<> u<82> t<Continuous_assign> p<83> c<81> l<4:1> el<6:64>
                  n<> u<81> t<Net_assignment_list> p<82> c<80> l<4:8> el<6:63>
                    n<> u<80> t<Net_assignment> p<81> c<55> l<4:8> el<6:63>
                      n<> u<55> t<Net_lvalue> p<80> c<52> s<79> l<4:8> el<4:14>
                        n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<4:8> el<4:14>
                          n<result> u<51> t<STRING_CONST> p<52> l<4:8> el<4:14>
                        n<> u<54> t<Constant_select> p<55> c<53> l<4:15> el<4:15>
                          n<> u<53> t<Constant_bit_select> p<54> l<4:15> el<4:15>
                      n<> u<79> t<Expression> p<80> c<59> l<4:17> el<6:63>
                        n<> u<59> t<Expression> p<79> c<58> s<78> l<4:17> el<4:32>
                          n<> u<58> t<Primary> p<59> c<57> l<4:17> el<4:32>
                            n<> u<57> t<Primary_literal> p<58> c<56> l<4:17> el<4:32>
                              n<first_condition> u<56> t<STRING_CONST> p<57> l<4:17> el<4:32>
                        n<> u<78> t<QMARK> p<79> s<63> l<4:39> el<4:40>
                        n<> u<63> t<Expression> p<79> c<62> s<77> l<4:41> el<4:61>
                          n<> u<62> t<Primary> p<63> c<61> l<4:41> el<4:61>
                            n<> u<61> t<Primary_literal> p<62> c<60> l<4:41> el<4:61>
                              n<first_condition_true> u<60> t<STRING_CONST> p<61> l<4:41> el<4:61>
                        n<> u<77> t<Expression> p<79> c<67> l<5:17> el<6:63>
                          n<> u<67> t<Expression> p<77> c<66> s<76> l<5:17> el<5:38>
                            n<> u<66> t<Primary> p<67> c<65> l<5:17> el<5:38>
                              n<> u<65> t<Primary_literal> p<66> c<64> l<5:17> el<5:38>
                                n<first_condition_false> u<64> t<STRING_CONST> p<65> l<5:17> el<5:38>
                          n<> u<76> t<QMARK> p<77> s<71> l<5:39> el<5:40>
                          n<> u<71> t<Expression> p<77> c<70> s<75> l<5:41> el<5:62>
                            n<> u<70> t<Primary> p<71> c<69> l<5:41> el<5:62>
                              n<> u<69> t<Primary_literal> p<70> c<68> l<5:41> el<5:62>
                                n<second_condition_true> u<68> t<STRING_CONST> p<69> l<5:41> el<5:62>
                          n<> u<75> t<Expression> p<77> c<74> l<6:41> el<6:63>
                            n<> u<74> t<Primary> p<75> c<73> l<6:41> el<6:63>
                              n<> u<73> t<Primary_literal> p<74> c<72> l<6:41> el<6:63>
                                n<second_condition_false> u<72> t<STRING_CONST> p<73> l<6:41> el<6:63>
        n<> u<87> t<ENDMODULE> p<88> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
ContAssign                                             1
Design                                                 1
LogicNet                                               6
LogicTypespec                                          6
Module                                                 1
Operation                                              2
Range                                                  4
RefObj                                                 6
RefTypespec                                            6
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TernaryAssoc/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:3:7, endln:3:13
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:8, endln:3:10
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:3:7, endln:3:13
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:8, endln:3:10
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:3:7, endln:3:13
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:8, endln:3:10
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:3:7, endln:3:13
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:8, endln:3:10
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.first_condition), line:2:14, endln:2:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.first_condition), line:2:1, endln:2:6
      |vpiParent:
      \_LogicNet: (work@top.first_condition), line:2:14, endln:2:29
      |vpiFullName:work@top.first_condition
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:first_condition
    |vpiFullName:work@top.first_condition
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.first_condition_false), line:2:31, endln:2:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.first_condition_false), line:2:1, endln:2:6
      |vpiParent:
      \_LogicNet: (work@top.first_condition_false), line:2:31, endln:2:52
      |vpiFullName:work@top.first_condition_false
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:first_condition_false
    |vpiFullName:work@top.first_condition_false
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.first_condition_true), line:3:14, endln:3:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.first_condition_true), line:3:1, endln:3:13
      |vpiParent:
      \_LogicNet: (work@top.first_condition_true), line:3:14, endln:3:34
      |vpiFullName:work@top.first_condition_true
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:first_condition_true
    |vpiFullName:work@top.first_condition_true
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.second_condition_true), line:3:35, endln:3:56
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.second_condition_true), line:3:1, endln:3:13
      |vpiParent:
      \_LogicNet: (work@top.second_condition_true), line:3:35, endln:3:56
      |vpiFullName:work@top.second_condition_true
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:second_condition_true
    |vpiFullName:work@top.second_condition_true
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.second_condition_false), line:3:58, endln:3:80
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.second_condition_false), line:3:1, endln:3:13
      |vpiParent:
      \_LogicNet: (work@top.second_condition_false), line:3:58, endln:3:80
      |vpiFullName:work@top.second_condition_false
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:second_condition_false
    |vpiFullName:work@top.second_condition_false
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.result), line:3:82, endln:3:88
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.result), line:3:1, endln:3:13
      |vpiParent:
      \_LogicNet: (work@top.result), line:3:82, endln:3:88
      |vpiFullName:work@top.result
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:result
    |vpiFullName:work@top.result
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.first_condition), line:2:14, endln:2:29
  |vpiNet:
  \_LogicNet: (work@top.first_condition_false), line:2:31, endln:2:52
  |vpiNet:
  \_LogicNet: (work@top.first_condition_true), line:3:14, endln:3:34
  |vpiNet:
  \_LogicNet: (work@top.second_condition_true), line:3:35, endln:3:56
  |vpiNet:
  \_LogicNet: (work@top.second_condition_false), line:3:58, endln:3:80
  |vpiNet:
  \_LogicNet: (work@top.result), line:3:82, endln:3:88
  |vpiContAssign:
  \_ContAssign: , line:4:8, endln:6:63
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TernaryAssoc/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:4:17, endln:6:63
      |vpiParent:
      \_ContAssign: , line:4:8, endln:6:63
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@top.first_condition), line:4:17, endln:4:32
        |vpiParent:
        \_Operation: , line:4:17, endln:6:63
        |vpiName:first_condition
        |vpiFullName:work@top.first_condition
        |vpiActual:
        \_LogicNet: (work@top.first_condition), line:2:14, endln:2:29
      |vpiOperand:
      \_RefObj: (work@top.first_condition_true), line:4:41, endln:4:61
        |vpiParent:
        \_Operation: , line:4:17, endln:6:63
        |vpiName:first_condition_true
        |vpiFullName:work@top.first_condition_true
        |vpiActual:
        \_LogicNet: (work@top.first_condition_true), line:3:14, endln:3:34
      |vpiOperand:
      \_Operation: , line:5:17, endln:6:63
        |vpiParent:
        \_Operation: , line:4:17, endln:6:63
        |vpiOpType:32
        |vpiOperand:
        \_RefObj: (work@top.first_condition_false), line:5:17, endln:5:38
          |vpiParent:
          \_Operation: , line:5:17, endln:6:63
          |vpiName:first_condition_false
          |vpiFullName:work@top.first_condition_false
          |vpiActual:
          \_LogicNet: (work@top.first_condition_false), line:2:31, endln:2:52
        |vpiOperand:
        \_RefObj: (work@top.second_condition_true), line:5:41, endln:5:62
          |vpiParent:
          \_Operation: , line:5:17, endln:6:63
          |vpiName:second_condition_true
          |vpiFullName:work@top.second_condition_true
          |vpiActual:
          \_LogicNet: (work@top.second_condition_true), line:3:35, endln:3:56
        |vpiOperand:
        \_RefObj: (work@top.second_condition_false), line:6:41, endln:6:63
          |vpiParent:
          \_Operation: , line:5:17, endln:6:63
          |vpiName:second_condition_false
          |vpiFullName:work@top.second_condition_false
          |vpiActual:
          \_LogicNet: (work@top.second_condition_false), line:3:58, endln:3:80
    |vpiLhs:
    \_RefObj: (work@top.result), line:4:8, endln:4:14
      |vpiParent:
      \_ContAssign: , line:4:8, endln:6:63
      |vpiName:result
      |vpiFullName:work@top.result
      |vpiActual:
      \_LogicNet: (work@top.result), line:3:82, endln:3:88
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
