{"vcs1":{"timestamp_begin":1700154646.535079357, "rt":9.17, "ut":8.18, "st":0.53}}
{"vcselab":{"timestamp_begin":1700154655.779369506, "rt":1.24, "ut":0.42, "st":0.21}}
{"link":{"timestamp_begin":1700154657.081119417, "rt":0.41, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700154645.923512176}
{"VCS_COMP_START_TIME": 1700154645.923512176}
{"VCS_COMP_END_TIME": 1700154665.603009751}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370308}}
{"stitch_vcselab": {"peak_mem": 240020}}
