#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 17 23:33:46 2023
# Process ID: 25696
# Current directory: D:/workspace-verilog/cs202-cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32072 D:\workspace-verilog\cs202-cpu\cpu\cpu.xpr
# Log file: D:/workspace-verilog/cs202-cpu/cpu/vivado.log
# Journal file: D:/workspace-verilog/cs202-cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/workspace-verilog/cs202-cpu/cpu/cpu.xpr
update_compile_order -fileset sources_1
generate_target all [get_files  D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
export_ip_user_files -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
export_simulation -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -directory D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
export_ip_user_files -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
export_simulation -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/workspace-verilog/cs202-cpu/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/workspace-verilog/cs202-cpu/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
