<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> TP-Link Archer C2 AC750 support</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							between 30 Mar 2018 and 5 May 2018.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 3 of 14</div><nav><ul><li><a href="viewtopic.php%3Fid=52625&amp;p=1.html">1</a></li><li><a href="viewtopic.php%3Fid=52625&amp;p=2.html">2</a></li><li class="pagination-current"><span>3</span></li><li><a href="viewtopic.php%3Fid=52625&amp;p=4.html">4</a></li><li><a href="viewtopic.php%3Fid=52625&amp;p=5.html">5</a></li><li class="pagination-ellipsis"><span>...</span></li><li><a href="viewtopic.php%3Fid=52625&amp;p=14.html">14</a></li></ul></nav></div>
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			<article class="post" id="p284177">
				<div class="post-metadata">
					<div class="post-num">Post #51</div>
					<div class="post-author">polioman</div>
					<div class="post-datetime">
						20 Jul 2015, 18:14					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>unsignedInt wrote:</cite><blockquote><p>My c2 image based on the c20i snapshot trunk (fork @ may 2015).<br />Wlan (2,4 Ghz) works out of the box, i added usb support and make own c2 router files (dts, etc...).<br />My init flash was with tftp... now i can update my machine via sysupgrade ... </p><p>I&#039;m working currently on rtl8367rb (gmac support).</p></blockquote></div><p>How did you manage to flash using TFTP? I tried many times with C20i image but was not able to do it.</p><p>Could you give me the image (or tell me how did yo udo it) you use to flash your C2?</p><p>Thanks</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p286309">
				<div class="post-metadata">
					<div class="post-num">Post #52</div>
					<div class="post-author">teslamint</div>
					<div class="post-datetime">
						5 Aug 2015, 04:43					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>polioman wrote:</cite><blockquote><p>How did you manage to flash using TFTP? I tried many times with C20i image but was not able to do it.</p><p>Could you give me the image (or tell me how did yo udo it) you use to flash your C2?</p><p>Thanks</p></blockquote></div><p>Archer C2&#039;s TFTP recovery procedure is same as Archer C7(see <a href="http://wiki.openwrt.org/toh/tp-link/tl-wdr7500#tftp_recovery_de-bricking">wiki</a>), except file name of firmware is &#039;ArcherC2V1_tp_recovery.bin&#039;.</p><p>EDIT: You also need to remove 512 byte tp-link header first, or it will be bricked.</p>											<p class="post-edited">(Last edited by <strong>teslamint</strong> on 11 Dec 2015, 11:52)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p286377">
				<div class="post-metadata">
					<div class="post-num">Post #53</div>
					<div class="post-author">polioman</div>
					<div class="post-datetime">
						5 Aug 2015, 11:06					</div>
				</div>
				<div class="post-content content">
					<p>I&#039;m now working on Netgear WNR3500L v2 with DD-WRT, I think I did that already but I&#039;ll give it a try.</p><p>Thanks for your answer.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p286505">
				<div class="post-metadata">
					<div class="post-num">Post #54</div>
					<div class="post-author">teslamint</div>
					<div class="post-datetime">
						6 Aug 2015, 09:30					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>polioman wrote:</cite><blockquote><p>I&#039;m now working on Netgear WNR3500L v2 with DD-WRT, I think I did that already but I&#039;ll give it a try.</p><p>Thanks for your answer.</p></blockquote></div><p>For now, you should use original firmware(including bootloader, named with &#039;(boot)&#039;), or your router will be bricked.</p><p>EDIT: you need remove first 512 bytes of TP-LINK firmware header from the stock firmware, or your router will not boot again.</p>											<p class="post-edited">(Last edited by <strong>teslamint</strong> on 11 Dec 2015, 12:15)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p300570">
				<div class="post-metadata">
					<div class="post-num">Post #55</div>
					<div class="post-author">irwan6179</div>
					<div class="post-datetime">
						20 Nov 2015, 15:54					</div>
				</div>
				<div class="post-content content">
					<p>anyone actually had success with c20? I&#039;ve been reading c2 is almost the same as c20i. But what about c20?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p305089">
				<div class="post-metadata">
					<div class="post-num">Post #56</div>
					<div class="post-author">fratzicu</div>
					<div class="post-datetime">
						26 Dec 2015, 16:22					</div>
				</div>
				<div class="post-content content">
					<p>Hi,<br />I have also an Archer C2 AC750 router. I am also interested in developping openwrt for this device. I have a question: does it have a JTAG port?</p><p>According to this page, The GPL source code is available<br /><a href="https://wikidevi.com/wiki/TP-LINK_Archer_C2_v1.x">https://wikidevi.com/wiki/TP-LINK_Archer_C2_v1.x</a></p><p>Here is the download link <a href="http://www.tp-link.us/resources/gpl/GPL_ArcherC2v1.tar.gz">http://www.tp-link.us/resources/gpl/GPL â€¦ 2v1.tar.gz</a></p><p>I saw someone already made some progress with the c20i image and is now able to flash via web interface. And also the lzma header problem seems to be overcomed. We should get in contact with an openwrt developer to help us.</p><p>Kind regards</p>											<p class="post-edited">(Last edited by <strong>fratzicu</strong> on 26 Dec 2015, 16:27)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p305091">
				<div class="post-metadata">
					<div class="post-num">Post #57</div>
					<div class="post-author">teslamint</div>
					<div class="post-datetime">
						26 Dec 2015, 17:11					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>fratzicu wrote:</cite><blockquote><p>Hi,<br />I have a question: does it have a JTAG port?</p></blockquote></div><p>There&#039;s TP1~4 and TP7 on the board, but I haven&#039;t try yet.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p305771">
				<div class="post-metadata">
					<div class="post-num">Post #58</div>
					<div class="post-author">KamranMackey</div>
					<div class="post-datetime">
						1 Jan 2016, 15:59					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>unsignedInt wrote:</cite><blockquote><p>My c2 image based on the c20i snapshot trunk (fork @ may 2015).<br />Wlan (2,4 Ghz) works out of the box, i added usb support and make own c2 router files (dts, etc...).<br />My init flash was with tftp... now i can update my machine via sysupgrade ... </p><p>I&#039;m working currently on rtl8367rb (gmac support).</p></blockquote></div><p>Any more progress on your image?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p306229">
				<div class="post-metadata">
					<div class="post-num">Post #59</div>
					<div class="post-author">fratzicu</div>
					<div class="post-datetime">
						4 Jan 2016, 22:48					</div>
				</div>
				<div class="post-content content">
					<p>Hi,</p><p>Are there any board pictures available for Archer C2 AC750?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p306566">
				<div class="post-metadata">
					<div class="post-num">Post #60</div>
					<div class="post-author">valentt</div>
					<div class="post-datetime">
						7 Jan 2016, 04:17					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>jmomo wrote:</cite><blockquote><p>For those who may be less technical and are looking for a straight answer: No, the TP-Linux Archer C2/AC750 is NOT supported by OpenWRT at this time, and may never be supported.</p><p>The current version of hardware on this device uses a MediaTek chipset, and MediaTek is very Linux/GPL hostile.</p><p>Some people have gotten the basic bootloader to work, but the built-in ethernet switch and 5Ghz 802.11 wireless is not working, which makes the device pretty useless. Since we (the community) don&#039;t have specifications on this hardware, we probably won&#039;t ever be able to get it to fully work.</p><p>This might change in the future, if people can get the LAN switch and 5Ghz wireless working, but for now, the answer is no.</p></blockquote></div><p>You can ask nitroshift to help with supporting Archer C2 and Archer C20i because he did OpenWrt port for Witi Board which is also based on Mediatek chipset.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p306672">
				<div class="post-metadata">
					<div class="post-num">Post #61</div>
					<div class="post-author">bjlockie</div>
					<div class="post-datetime">
						8 Jan 2016, 06:18					</div>
				</div>
				<div class="post-content content">
					<p>Apparently the LAN and 2.4GHz work in the latest release.<br />There is little hope the 5GHz radio will ever work because Mediatek is unfriendly.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p311026">
				<div class="post-metadata">
					<div class="post-num">Post #62</div>
					<div class="post-author">y_nk</div>
					<div class="post-datetime">
						11 Feb 2016, 13:09					</div>
				</div>
				<div class="post-content content">
					<p>Any news on the topic ? I have a v1.1 and the will to make it work.<br />I tried to flash the sysupgrade from the router&#039;s interface but it won&#039;t take it.</p><p>Any directions appreciated.</p>											<p class="post-edited">(Last edited by <strong>y_nk</strong> on 11 Feb 2016, 13:10)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p311968">
				<div class="post-metadata">
					<div class="post-num">Post #63</div>
					<div class="post-author">nuclon</div>
					<div class="post-datetime">
						18 Feb 2016, 13:32					</div>
				</div>
				<div class="post-content content">
					<p>So is there a way to upload C20i image to C2 via OEM web UI?<br />Or the only way is cutting 512 bytes from the image and use TFTP?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p312202">
				<div class="post-metadata">
					<div class="post-num">Post #64</div>
					<div class="post-author">teslamint</div>
					<div class="post-datetime">
						20 Feb 2016, 09:28					</div>
				</div>
				<div class="post-content content">
					<p>For those who wants to try build and improve the firmware by yourself, here&#039;s my WIP patch: <a href="https://gist.github.com/teslamint/6eebe10b99244410acb7">https://gist.github.com/teslamint/6eebe10b99244410acb7</a></p><p>works:<br /> - web upgrade</p><p>not works:<br /> - gigabit switch</p><p>not tested:<br /> - C20i firmware<br /> - everything else</p><p>Please let us know if you have any progress.<br />Good luck!</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p312613">
				<div class="post-metadata">
					<div class="post-num">Post #65</div>
					<div class="post-author">123serge123</div>
					<div class="post-datetime">
						26 Feb 2016, 04:59					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>teslamint wrote:</cite><blockquote><p>For those who wants to try build and improve the firmware by yourself, here&#039;s my WIP patch</p></blockquote></div><p>I haven&#039;t device but at least one error I see:<br /></p><div class="codebox"><pre><code>+                ralink,group = &quot;i2c&quot;, &quot;uartf&quot;, &quot;rgmii1&quot;, &quot;rgmii2&quot;, &quot;wled&quot;, &quot;nd_sd&quot;;</code></pre></div><p>You explicitly set external rgmii interfaces into gpio-mode. But external switch use it. And AFAIK mediatek SOCs need special timeout setting for rgmii, so extra parameters for rtl8367 switch are needed too (as example see dts-file Asus RT-N56U)</p>											<p class="post-edited">(Last edited by <strong>123serge123</strong> on 26 Feb 2016, 05:00)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p312624">
				<div class="post-metadata">
					<div class="post-num">Post #66</div>
					<div class="post-author">teslamint</div>
					<div class="post-datetime">
						26 Feb 2016, 09:09					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>123serge123 wrote:</cite><blockquote><p>You explicitly set external rgmii interfaces into gpio-mode. But external switch use it. And AFAIK mediatek SOCs need special timeout setting for rgmii, so extra parameters for rtl8367 switch are needed too (as example see dts-file Asus RT-N56U)</p></blockquote></div><p>You are right. But I have no idea how to active it via mdio. Maybe add mdio-bus in device tree can do?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p312658">
				<div class="post-metadata">
					<div class="post-num">Post #67</div>
					<div class="post-author">123serge123</div>
					<div class="post-datetime">
						26 Feb 2016, 14:20					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>teslamint wrote:</cite><blockquote><p>But I have no idea how to active it via mdio. Maybe add mdio-bus in device tree can do?</p></blockquote></div><p>rtl8366smi - module is all you need. It emulate Simple Managment Interface (SMI) over gpio-line (i2c pins). And rtl8367 driver use interface of rtl8366smi module to manage the switch. I think that without any modification if you load rtl8366smi and rtl8367 modules you can see and manage switch (swconfig must show new switch). But for full functionality (get network trafic) you need correct rgmii settings as I&#039;d pointed above.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p312671">
				<div class="post-metadata">
					<div class="post-num">Post #68</div>
					<div class="post-author">teslamint</div>
					<div class="post-datetime">
						26 Feb 2016, 15:49					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>123serge123 wrote:</cite><blockquote><p>rtl8366smi - module is all you need. It emulate Simple Managment Interface (SMI) over gpio-line (i2c pins). And rtl8367 driver use interface of rtl8366smi module to manage the switch. I think that without any modification if you load rtl8366smi and rtl8367 modules you can see and manage switch (swconfig must show new switch).</p></blockquote></div><p>I tried that, but it failed to detect chip. Did I do something wrong?</p><div class="quotebox"><cite>123serge123 wrote:</cite><blockquote><p>But for full functionality (get network trafic) you need correct rgmii settings as I&#039;d pointed above.</p></blockquote></div><p>In the GPL source, I can find this comment:<br /></p><div class="codebox"><pre><code>/* 
 * According to &lt;RTL8367RB_Switch_ProgrammingGuide&gt; 4.14 Force External Interface 
 * For RTL8367RB, MAC6 &lt;---&gt; RG1(Port1) and MAC7 &lt;---&gt; RG2(Port2)
 */</code></pre></div><p>I think that is the hint we want to, but I still can&#039;t figure it out how to do...</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p312681">
				<div class="post-metadata">
					<div class="post-num">Post #69</div>
					<div class="post-author">123serge123</div>
					<div class="post-datetime">
						26 Feb 2016, 16:31					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>teslamint wrote:</cite><blockquote><p>I tried that, but it failed to detect chip. Did I do something wrong?</p></blockquote></div><p>Which openwrt version you use and show logs pls.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p312683">
				<div class="post-metadata">
					<div class="post-num">Post #70</div>
					<div class="post-author">teslamint</div>
					<div class="post-datetime">
						26 Feb 2016, 16:39					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>123serge123 wrote:</cite><blockquote><div class="quotebox"><cite>teslamint wrote:</cite><blockquote><p>I tried that, but it failed to detect chip. Did I do something wrong?</p></blockquote></div><p>Which openwrt version you use and show logs pls.</p></blockquote></div><p>trunk r48754. here you go:</p><div class="codebox"><pre><code>U-Boot 1.1.3 (Jun 23 2014 - 15:15:14)

Board: Ralink APSoC DRAM:  64 MB
relocate_code Pointer at: 83fb0000
enable ephy clock...done. rf reg 29 = 5
SSC disabled.
******************************
Software System Reset Occurred
******************************
------------------
 Archer C2 v1.0.0
------------------
spi_wait_nsec: 29
spi device id: ef 40 17 0 0 (40170000)
find flash: W25Q64BV
============================================
Ralink UBoot Version: 4.1.2.0
--------------------------------------------
ASIC 7620_MP (Port5&lt;-&gt;GigaSW)
DRAM component: 512 Mbits DDR, width 16
DRAM bus: 16 bit
Total memory: 64 MBytes
Flash component: SPI Flash
Date:Jun 23 2014  Time:15:15:14
============================================
icache: sets:512, ways:4, linesz:32 ,total:65536
dcache: sets:256, ways:4, linesz:32 ,total:32768

 ##### The CPU freq = 580 MHZ ####
 estimate memory size =64 Mbytes

continue to starting system.
 0
disableEthForward(1158):disable switch forward...

3: System Boot system code via Flash.(0xbc020000)
do_bootm:argc=2, addr=0xbc020000
## Booting image at bc020000 ...
   Uncompressing Kernel Image ... OK
No initrd
## Transferring control to Linux (at address 80000000) ...
## Giving linux memsize in MB, 64

Starting kernel ...

[    0.000000] Linux version 4.3.4 (teslamint@tesl9-mbp.local) (gcc version 5.2.0 (OpenWrt GCC 5.2.0 r6516) ) #4 Fri Feb 26 14:13:21 UTC 2016
[    0.000000] Board has DDR2
[    0.000000] Analog PMU set to hw control
[    0.000000] Digital PMU set to hw control
[    0.000000] SoC Type: MediaTek MT7620A ver:2 eco:6
[    0.000000] bootconsole [early0] enabled
[    0.000000] CPU0 revision is: 00019650 (MIPS 24KEc)
[    0.000000] MIPS: machine is TP-Link Archer C2
[    0.000000] Determined physical RAM map:
[    0.000000]  memory: 04000000 @ 00000000 (usable)
[    0.000000] Initrd not found or empty - disabling initrd
[    0.000000] Zone ranges:
[    0.000000]   Normal   [mem 0x0000000000000000-0x0000000003ffffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x0000000000000000-0x0000000003ffffff]
[    0.000000] Initmem setup node 0 [mem 0x0000000000000000-0x0000000003ffffff]
[    0.000000] Primary instruction cache 64kB, VIPT, 4-way, linesize 32 bytes.
[    0.000000] Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes
[    0.000000] Built 1 zonelists in Zone order, mobility grouping on.  Total pages: 16256
[    0.000000] Kernel command line: console=ttyS0,115200 rootfstype=squashfs,jffs2
[    0.000000] PID hash table entries: 256 (order: -2, 1024 bytes)
[    0.000000] Dentry cache hash table entries: 8192 (order: 3, 32768 bytes)
[    0.000000] Inode-cache hash table entries: 4096 (order: 2, 16384 bytes)
[    0.000000] Writing ErrCtl register=00026c74
[    0.000000] Readback ErrCtl register=00026c74
[    0.000000] Memory: 61432K/65536K available (2631K kernel code, 118K rwdata, 368K rodata, 136K init, 189K bss, 4104K reserved, 0K cma-reserved)
[    0.000000] SLUB: HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] NR_IRQS:256
[    0.000000] CPU Clock: 580MHz
[    0.000000] clocksource: systick: mask: 0xffff max_cycles: 0xffff, max_idle_ns: 583261500 ns
[    0.000000] systick: enable autosleep mode
[    0.000000] systick: running - mult: 214748, shift: 32
[    0.000000] clocksource: MIPS: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 6590553264 ns
[    0.000010] sched_clock: 32 bits at 290MHz, resolution 3ns, wraps every 7405115902ns
[    0.007568] Calibrating delay loop... 385.84 BogoMIPS (lpj=1929216)
[    0.070066] pid_max: default: 32768 minimum: 301
[    0.074688] Mount-cache hash table entries: 1024 (order: 0, 4096 bytes)
[    0.081063] Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)
[    0.094238] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns
[    0.103829] pinctrl core: initialized pinctrl subsystem
[    0.109543] NET: Registered protocol family 16
[    0.377964] PCI host bridge /pcie@10140000 ranges:
[    0.382561]  MEM 0x0000000020000000..0x000000002fffffff
[    0.387631]   IO 0x0000000010160000..0x000000001016ffff
[    0.400242] rt2880_gpio 10000600.gpio: registering 24 gpios
[    0.405632] rt2880_gpio 10000600.gpio: registering 24 irq handlers
[    0.411869] rt2880_gpio 10000638.gpio: registering 16 gpios
[    0.417234] rt2880_gpio 10000638.gpio: registering 16 irq handlers
[    0.423429] rt2880_gpio 10000688.gpio: registering 1 gpios
[    0.428708] rt2880_gpio 10000688.gpio: registering 1 irq handlers
[    0.435390] PCI host bridge to bus 0000:00
[    0.439316] pci_bus 0000:00: root bus resource [mem 0x20000000-0x2fffffff]
[    0.446027] pci_bus 0000:00: root bus resource [io  0xffffffff]
[    0.451732] pci_bus 0000:00: root bus resource [??? 0x00000000 flags 0x0]
[    0.458334] pci_bus 0000:00: No busn resource found for root bus, will use [bus 00-ff]
[    0.467686] pci 0000:00:00.0: BAR 0: no space for [mem size 0x80000000]
[    0.474094] pci 0000:00:00.0: BAR 0: failed to assign [mem size 0x80000000]
[    0.480815] pci 0000:00:00.0: BAR 8: assigned [mem 0x20000000-0x201fffff]
[    0.487418] pci 0000:00:00.0: BAR 1: assigned [mem 0x20200000-0x2020ffff]
[    0.494006] pci 0000:01:00.0: BAR 0: assigned [mem 0x20000000-0x200fffff]
[    0.500612] pci 0000:01:00.1: BAR 0: assigned [mem 0x20100000-0x201fffff]
[    0.507186] pci 0000:00:00.0: PCI bridge to [bus 01]
[    0.512016] pci 0000:00:00.0:   bridge window [mem 0x20000000-0x201fffff]
[    0.518608] pci 0000:00:00.0: card - bus=0x0, slot = 0x0 irq=0
[    0.524276] pci 0000:01:00.0: card - bus=0x1, slot = 0x0 irq=4
[    0.529929] pci 0000:01:00.1: card - bus=0x1, slot = 0x0 irq=4
[    0.536461] clocksource: Switched to clocksource systick
[    0.542852] NET: Registered protocol family 2
[    0.548005] TCP established hash table entries: 1024 (order: 0, 4096 bytes)
[    0.554731] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
[    0.560952] TCP: Hash tables configured (established 1024 bind 1024)
[    0.567179] UDP hash table entries: 256 (order: 0, 4096 bytes)
[    0.572803] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
[    0.579166] NET: Registered protocol family 1
[    0.583846] rt-timer 10000100.timer: maximum frequency is 1220Hz
[    0.590539] futex hash table entries: 256 (order: -1, 3072 bytes)
[    0.615518] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.621183] jffs2: version 2.2 (NAND) (SUMMARY) (LZMA) (RTIME) (CMODE_PRIORITY) (c) 2001-2006 Red Hat, Inc.
[    0.633221] io scheduler noop registered
[    0.637024] io scheduler deadline registered (default)
[    0.642191] ralink-usb-phy usbphy: invalid resource
[    0.647569] Serial: 8250/16550 driver, 2 ports, IRQ sharing disabled
[    0.654938] console [ttyS0] disabled
[    0.658441] 10000c00.uartlite: ttyS0 at MMIO 0x10000c00 (irq = 20, base_baud = 2500000) is a Palmchip BK-3103
[    0.668051] console [ttyS0] enabled
[    0.668051] console [ttyS0] enabled
[    0.675093] bootconsole [early0] disabled
[    0.675093] bootconsole [early0] disabled
[    0.687853] spi spi0.0: force spi mode3
[    0.692123] m25p80 spi0.0: s25fl064k (8192 Kbytes)
[    0.697109] 6 ofpart partitions found on MTD device spi0.0
[    0.702701] Creating 6 MTD partitions on &quot;spi0.0&quot;:
[    0.707612] 0x000000000000-0x000000020000 : &quot;u-boot&quot;
[    0.714460] 0x000000020000-0x0000007c0000 : &quot;firmware&quot;
[    0.783412] 2 tplink-fw partitions found on MTD device firmware
[    0.789493] 0x000000020000-0x000000160000 : &quot;kernel&quot;
[    0.796167] 0x000000160000-0x0000007c0000 : &quot;rootfs&quot;
[    0.803087] mtd: device 3 (rootfs) set to be root filesystem
[    0.809075] 1 squashfs-split partitions found on MTD device rootfs
[    0.815390] 0x000000430000-0x0000007c0000 : &quot;rootfs_data&quot;
[    0.822783] 0x0000007c0000-0x0000007d0000 : &quot;config&quot;
[    0.829762] 0x0000007d0000-0x0000007e0000 : &quot;rom&quot;
[    0.836325] 0x0000007e0000-0x0000007f0000 : &quot;romfile&quot;
[    0.843341] 0x0000007f0000-0x000000800000 : &quot;radio&quot;
[    0.850981] rtl8367b rtl8367b: using GPIO pins 1 (SDA) and 2 (SCK)
[    0.857474] rtl8367b rtl8367b: ACK timeout
[    0.861768] rtl8367b rtl8367b: ACK timeout
[    0.865968] rtl8367b rtl8367b: unable to read chip number register
[    0.872286] rtl8367b rtl8367b: chip detection failed, err=-145
[    0.878274] rtl8367b: probe of rtl8367b failed with error -145
[    0.886669] mtk_soc_eth 10100000.ethernet eth0 (uninitialized): failed to initialize switch core
[    0.895655] mtk_soc_eth 10100000.ethernet: error bringing up device
[    0.902665] rt2880_wdt 10000120.watchdog: Initialized
[    0.908431] NET: Registered protocol family 17
[    0.913061] bridge: automatic filtering via arp/ip/ip6tables has been deprecated. Update your scripts to load br_netfilter if you need this.
[    0.925963] 8021q: 802.1Q VLAN Support v1.8
[    0.945574] VFS: Mounted root (squashfs filesystem) readonly on device 31:3.
[    0.953592] Freeing unused kernel memory: 136K (8030e000 - 80330000)
[    3.325826] init: Console is alive
[    3.329673] init: - watchdog -
[    5.073242] init: - preinit -
Failed to connect to the switch. Use the &quot;list&quot; command to see which switches are available.
swconfig list
swconfig dev &lt;dev&gt; [port &lt;port&gt;|vlan &lt;vlan&gt;] (help|set &lt;key&gt; &lt;value&gt;|get &lt;key&gt;|load &lt;config&gt;|show)
Failed to connect to the switch. Use the &quot;list&quot; command to see which switches are available.
Press the [f] key and hit [enter] to enter failsafe mode
Press the [1], [2], [3] or [4] key and hit [enter] to select the debug level
[    7.035657] mount_root: jffs2 not ready yet, using temporary tmpfs overlay
[    7.054757] procd: - early -
[    7.057810] procd: - watchdog -
[    7.567913] procd: - ubus -
[    7.877210] random: ubusd urandom read with 18 bits of entropy available
[    7.961429] procd: - init -
Please press Enter to activate this console.
[   10.458630] tun: Universal TUN/TAP device driver, 1.6
[   10.463870] tun: (C) 1999-2004 Max Krasnyansky &lt;maxk@qualcomm.com&gt;
[   10.485689] Loading modules backported from Linux version v4.4-rc5-1913-gc8fdf68
[   10.493312] Backport generated by backports.git backports-20151218-0-g2f58d9d
[   10.686613] u32 classifier
[   10.689387]     input device check on
[   10.693183]     Actions configured
[   10.699018] Mirror/redirect action on
[   10.709316] nf_conntrack version 0.5.0 (962 buckets, 3848 max)
[   10.753043] ip_tables: (C) 2000-2006 Netfilter Core Team
[   10.840565] xt_coova: ready
[   10.893823] xt_time: kernel timezone is -0000
[   10.937376] PPP generic driver version 2.4.2
[   10.944826] NET: Registered protocol family 24
[   10.985650] ieee80211 phy0: rt2x00_set_rt: Info - RT chipset 5390, rev 0500 detected
[   10.993643] ieee80211 phy0: rt2x00_set_rf: Info - RF chipset 7620 detected
[   25.093422] jffs2_scan_eraseblock(): End of filesystem marker found at 0x0
[   25.117766] jffs2_build_filesystem(): unlocking the mtd device... done.
[   25.124580] jffs2_build_filesystem(): erasing all blocks after the end marker... done.
[   48.327268] jffs2: notice: (1756) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[   59.574967] random: nonblocking pool is initialized



BusyBox v1.24.1 () built-in shell (ash)

  _______                     ________        __
 |       |.-----.-----.-----.|  |  |  |.----.|  |_
 |   -   ||  _  |  -__|     ||  |  |  ||   _||   _|
 |_______||   __|_____|__|__||________||__|  |____|
          |__| W I R E L E S S   F R E E D O M
 -----------------------------------------------------
 DESIGNATED DRIVER (Bleeding Edge, r48754)
 -----------------------------------------------------
  * 2 oz. Orange Juice         Combine all juices in a
  * 2 oz. Pineapple Juice      tall glass filled with
  * 2 oz. Grapefruit Juice     ice, stir well.
  * 2 oz. Cranberry Juice
 -----------------------------------------------------
root@OpenWrt:/#</code></pre></div>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p312692">
				<div class="post-metadata">
					<div class="post-num">Post #71</div>
					<div class="post-author">123serge123</div>
					<div class="post-datetime">
						26 Feb 2016, 17:37					</div>
				</div>
				<div class="post-content content">
					<p>Sorry, it seems that your board use MDIO interface for switch control. Current driver can work over SMI (gpio-based) only. You can overwrite rtl8367 driver to use mdio or emulate rtl8366smi interface with new driver. Full source you can see in Padavan project (it support rtl8367/rtl8370 with smi and mdio management).</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p312695">
				<div class="post-metadata">
					<div class="post-num">Post #72</div>
					<div class="post-author">teslamint</div>
					<div class="post-datetime">
						26 Feb 2016, 17:49					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>123serge123 wrote:</cite><blockquote><p>Sorry, it seems that your board use MDIO interface for switch control. Current driver can work over SMI (gpio-based) only. You can overwrite rtl8367 driver to use mdio or emulate rtl8366smi interface with new driver. Full source you can see in Padavan project (it support rtl8367/rtl8370 with smi and mdio management).</p></blockquote></div><p>I&#039;ll look into it. Thanks!</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p313789">
				<div class="post-metadata">
					<div class="post-num">Post #73</div>
					<div class="post-author">threiner</div>
					<div class="post-datetime">
						5 Mar 2016, 23:37					</div>
				</div>
				<div class="post-content content">
					<p>HI, is there progress with that ? Thanks!!!</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p313887">
				<div class="post-metadata">
					<div class="post-num">Post #74</div>
					<div class="post-author">teslamint</div>
					<div class="post-datetime">
						7 Mar 2016, 12:06					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>threiner wrote:</cite><blockquote><p>HI, is there progress with that ? Thanks!!!</p></blockquote></div><p>No news for now.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p318190">
				<div class="post-metadata">
					<div class="post-num">Post #75</div>
					<div class="post-author">jjonsson</div>
					<div class="post-datetime">
						5 Apr 2016, 03:01					</div>
				</div>
				<div class="post-content content">
					<p>Can I expect to see full OpenWRT support on the Archer C2 ?<br />Or is it a dead end ?</p>									</div>
			</article>

			
		
			
		
	
	<div class="pagination"><div class="pagination-number">Page 3 of 14</div><nav><ul><li><a href="viewtopic.php%3Fid=52625&amp;p=1.html">1</a></li><li><a href="viewtopic.php%3Fid=52625&amp;p=2.html">2</a></li><li class="pagination-current"><span>3</span></li><li><a href="viewtopic.php%3Fid=52625&amp;p=4.html">4</a></li><li><a href="viewtopic.php%3Fid=52625&amp;p=5.html">5</a></li><li class="pagination-ellipsis"><span>...</span></li><li><a href="viewtopic.php%3Fid=52625&amp;p=14.html">14</a></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>