SNAP	xps:xsg	hw_sys	SNAP:xc7k160t
SNAP	xps:xsg	clk_src	adc0_clk
SNAP	xps:xsg	clk_rate	250
SNAP	xps:xsg	use_microblaze	off
SNAP	xps:xsg	sample_period	1
SNAP	xps:xsg	synthesis_tool	XST
four_bit_quant/coeffs	xps:bram	arith_type	Unsigned
four_bit_quant/coeffs	xps:bram	addr_width	11
four_bit_quant/coeffs	xps:bram	data_width	32
four_bit_quant/coeffs	xps:bram	reg_prim_output	off
four_bit_quant/coeffs	xps:bram	reg_core_output	off
four_bit_quant/coeffs	xps:bram	optimization	Minimum_Area
four_bit_quant/coeffs	xps:bram	data_bin_pt	0
four_bit_quant/coeffs	xps:bram	init_vals	ones(1,\_2^11)*2^21
four_bit_quant/coeffs	xps:bram	sample_rate	1
pol00	xps:bram	arith_type	Unsigned
pol00	xps:bram	addr_width	11
pol00	xps:bram	data_width	64
pol00	xps:bram	reg_prim_output	off
pol00	xps:bram	reg_core_output	off
pol00	xps:bram	optimization	Minimum_Area
pol00	xps:bram	data_bin_pt	35
pol00	xps:bram	init_vals	[0:2^11-1]
pol00	xps:bram	sample_rate	1
pol01i	xps:bram	arith_type	Signed\_\_(2's\_comp)
pol01i	xps:bram	addr_width	11
pol01i	xps:bram	data_width	64
pol01i	xps:bram	reg_prim_output	off
pol01i	xps:bram	reg_core_output	off
pol01i	xps:bram	optimization	Minimum_Area
pol01i	xps:bram	data_bin_pt	34
pol01i	xps:bram	init_vals	[0:2^11-1]
pol01i	xps:bram	sample_rate	1
pol01r	xps:bram	arith_type	Signed\_\_(2's\_comp)
pol01r	xps:bram	addr_width	11
pol01r	xps:bram	data_width	64
pol01r	xps:bram	reg_prim_output	off
pol01r	xps:bram	reg_core_output	off
pol01r	xps:bram	optimization	Minimum_Area
pol01r	xps:bram	data_bin_pt	34
pol01r	xps:bram	init_vals	[0:2^11-1]
pol01r	xps:bram	sample_rate	1
pol11	xps:bram	arith_type	Unsigned
pol11	xps:bram	addr_width	11
pol11	xps:bram	data_width	64
pol11	xps:bram	reg_prim_output	off
pol11	xps:bram	reg_core_output	off
pol11	xps:bram	optimization	Minimum_Area
pol11	xps:bram	data_bin_pt	35
pol11	xps:bram	init_vals	[0:2^11-1]
pol11	xps:bram	sample_rate	1
snapshot_adc0/bram	xps:bram	arith_type	Unsigned
snapshot_adc0/bram	xps:bram	addr_width	11
snapshot_adc0/bram	xps:bram	data_width	8
snapshot_adc0/bram	xps:bram	reg_prim_output	off
snapshot_adc0/bram	xps:bram	reg_core_output	off
snapshot_adc0/bram	xps:bram	optimization	Minimum_Area
snapshot_adc0/bram	xps:bram	data_bin_pt	0
snapshot_adc0/bram	xps:bram	init_vals	[0:2^11-1]
snapshot_adc0/bram	xps:bram	sample_rate	1
snapshot_adc3/bram	xps:bram	arith_type	Unsigned
snapshot_adc3/bram	xps:bram	addr_width	11
snapshot_adc3/bram	xps:bram	data_width	8
snapshot_adc3/bram	xps:bram	reg_prim_output	off
snapshot_adc3/bram	xps:bram	reg_core_output	off
snapshot_adc3/bram	xps:bram	optimization	Minimum_Area
snapshot_adc3/bram	xps:bram	data_bin_pt	0
snapshot_adc3/bram	xps:bram	init_vals	[0:2^11-1]
snapshot_adc3/bram	xps:bram	sample_rate	1
snapshot_one_bit/bram	xps:bram	arith_type	Unsigned
snapshot_one_bit/bram	xps:bram	addr_width	11
snapshot_one_bit/bram	xps:bram	data_width	8
snapshot_one_bit/bram	xps:bram	reg_prim_output	off
snapshot_one_bit/bram	xps:bram	reg_core_output	off
snapshot_one_bit/bram	xps:bram	optimization	Minimum_Area
snapshot_one_bit/bram	xps:bram	data_bin_pt	0
snapshot_one_bit/bram	xps:bram	init_vals	[0:2^11-1]
snapshot_one_bit/bram	xps:bram	sample_rate	1
tvg0/tvg	xps:bram	arith_type	Unsigned
tvg0/tvg	xps:bram	addr_width	12
tvg0/tvg	xps:bram	data_width	64
tvg0/tvg	xps:bram	reg_prim_output	off
tvg0/tvg	xps:bram	reg_core_output	off
tvg0/tvg	xps:bram	optimization	Minimum_Area
tvg0/tvg	xps:bram	data_bin_pt	0
tvg0/tvg	xps:bram	init_vals	[0:2^12-1]
tvg0/tvg	xps:bram	sample_rate	1
snap_adc	xps:snap_adc	sample_rate	250
snap_adc	xps:snap_adc	snap_inputs	12
snap_adc	xps:snap_adc	adc_resolution	8
acc_cnt	xps:sw_reg	io_dir	To\_Processor
acc_cnt	xps:sw_reg	io_delay	0
acc_cnt	xps:sw_reg	init_val	0
acc_cnt	xps:sw_reg	sample_period	1
acc_cnt	xps:sw_reg	names	reg
acc_cnt	xps:sw_reg	bitwidths	32
acc_cnt	xps:sw_reg	bin_pts	0
acc_cnt	xps:sw_reg	arith_types	0
acc_cnt	xps:sw_reg	sim_port	on
acc_cnt	xps:sw_reg	show_format	off
acc_len	xps:sw_reg	io_dir	From\_Processor
acc_len	xps:sw_reg	io_delay	0
acc_len	xps:sw_reg	init_val	0
acc_len	xps:sw_reg	sample_period	1
acc_len	xps:sw_reg	names	reg
acc_len	xps:sw_reg	bitwidths	32
acc_len	xps:sw_reg	bin_pts	0
acc_len	xps:sw_reg	arith_types	0
acc_len	xps:sw_reg	sim_port	on
acc_len	xps:sw_reg	show_format	off
cnt_rst	xps:sw_reg	io_dir	From\_Processor
cnt_rst	xps:sw_reg	io_delay	0
cnt_rst	xps:sw_reg	init_val	0
cnt_rst	xps:sw_reg	sample_period	1
cnt_rst	xps:sw_reg	names	reg
cnt_rst	xps:sw_reg	bitwidths	1
cnt_rst	xps:sw_reg	bin_pts	0
cnt_rst	xps:sw_reg	arith_types	2
cnt_rst	xps:sw_reg	sim_port	on
cnt_rst	xps:sw_reg	show_format	on
four_bit_quant/clip_count	xps:sw_reg	io_dir	To\_Processor
four_bit_quant/clip_count	xps:sw_reg	io_delay	0
four_bit_quant/clip_count	xps:sw_reg	init_val	0
four_bit_quant/clip_count	xps:sw_reg	sample_period	1
four_bit_quant/clip_count	xps:sw_reg	names	reg
four_bit_quant/clip_count	xps:sw_reg	bitwidths	32
four_bit_quant/clip_count	xps:sw_reg	bin_pts	0
four_bit_quant/clip_count	xps:sw_reg	arith_types	0
four_bit_quant/clip_count	xps:sw_reg	sim_port	on
four_bit_quant/clip_count	xps:sw_reg	show_format	on
gbe_output_dest_ip	xps:sw_reg	io_dir	From\_Processor
gbe_output_dest_ip	xps:sw_reg	io_delay	0
gbe_output_dest_ip	xps:sw_reg	init_val	0
gbe_output_dest_ip	xps:sw_reg	sample_period	1
gbe_output_dest_ip	xps:sw_reg	names	reg
gbe_output_dest_ip	xps:sw_reg	bitwidths	32
gbe_output_dest_ip	xps:sw_reg	bin_pts	0
gbe_output_dest_ip	xps:sw_reg	arith_types	0
gbe_output_dest_ip	xps:sw_reg	sim_port	on
gbe_output_dest_ip	xps:sw_reg	show_format	on
gbe_output_dest_port	xps:sw_reg	io_dir	From\_Processor
gbe_output_dest_port	xps:sw_reg	io_delay	0
gbe_output_dest_port	xps:sw_reg	init_val	0
gbe_output_dest_port	xps:sw_reg	sample_period	1
gbe_output_dest_port	xps:sw_reg	names	reg
gbe_output_dest_port	xps:sw_reg	bitwidths	16
gbe_output_dest_port	xps:sw_reg	bin_pts	0
gbe_output_dest_port	xps:sw_reg	arith_types	0
gbe_output_dest_port	xps:sw_reg	sim_port	on
gbe_output_dest_port	xps:sw_reg	show_format	on
gbe_output_en	xps:sw_reg	io_dir	From\_Processor
gbe_output_en	xps:sw_reg	io_delay	0
gbe_output_en	xps:sw_reg	init_val	0
gbe_output_en	xps:sw_reg	sample_period	1
gbe_output_en	xps:sw_reg	names	reg
gbe_output_en	xps:sw_reg	bitwidths	1
gbe_output_en	xps:sw_reg	bin_pts	0
gbe_output_en	xps:sw_reg	arith_types	2
gbe_output_en	xps:sw_reg	sim_port	on
gbe_output_en	xps:sw_reg	show_format	on
gbe_output_rst	xps:sw_reg	io_dir	From\_Processor
gbe_output_rst	xps:sw_reg	io_delay	0
gbe_output_rst	xps:sw_reg	init_val	0
gbe_output_rst	xps:sw_reg	sample_period	1
gbe_output_rst	xps:sw_reg	names	reg
gbe_output_rst	xps:sw_reg	bitwidths	1
gbe_output_rst	xps:sw_reg	bin_pts	0
gbe_output_rst	xps:sw_reg	arith_types	0
gbe_output_rst	xps:sw_reg	sim_port	on
gbe_output_rst	xps:sw_reg	show_format	on
gbe_output_tx_of_cnt	xps:sw_reg	io_dir	To\_Processor
gbe_output_tx_of_cnt	xps:sw_reg	io_delay	0
gbe_output_tx_of_cnt	xps:sw_reg	init_val	0
gbe_output_tx_of_cnt	xps:sw_reg	sample_period	1
gbe_output_tx_of_cnt	xps:sw_reg	names	reg
gbe_output_tx_of_cnt	xps:sw_reg	bitwidths	32
gbe_output_tx_of_cnt	xps:sw_reg	bin_pts	0
gbe_output_tx_of_cnt	xps:sw_reg	arith_types	0
gbe_output_tx_of_cnt	xps:sw_reg	sim_port	on
gbe_output_tx_of_cnt	xps:sw_reg	show_format	on
output_ctrl/bytes_per_spec	xps:sw_reg	io_dir	From\_Processor
output_ctrl/bytes_per_spec	xps:sw_reg	io_delay	0
output_ctrl/bytes_per_spec	xps:sw_reg	init_val	0
output_ctrl/bytes_per_spec	xps:sw_reg	sample_period	1
output_ctrl/bytes_per_spec	xps:sw_reg	names	reg
output_ctrl/bytes_per_spec	xps:sw_reg	bitwidths	32
output_ctrl/bytes_per_spec	xps:sw_reg	bin_pts	0
output_ctrl/bytes_per_spec	xps:sw_reg	arith_types	0
output_ctrl/bytes_per_spec	xps:sw_reg	sim_port	on
output_ctrl/bytes_per_spec	xps:sw_reg	show_format	on
output_ctrl/spec_per_pkt	xps:sw_reg	io_dir	From\_Processor
output_ctrl/spec_per_pkt	xps:sw_reg	io_delay	0
output_ctrl/spec_per_pkt	xps:sw_reg	init_val	0
output_ctrl/spec_per_pkt	xps:sw_reg	sample_period	1
output_ctrl/spec_per_pkt	xps:sw_reg	names	reg
output_ctrl/spec_per_pkt	xps:sw_reg	bitwidths	32
output_ctrl/spec_per_pkt	xps:sw_reg	bin_pts	0
output_ctrl/spec_per_pkt	xps:sw_reg	arith_types	0
output_ctrl/spec_per_pkt	xps:sw_reg	sim_port	on
output_ctrl/spec_per_pkt	xps:sw_reg	show_format	on
output_mux_sel	xps:sw_reg	io_dir	From\_Processor
output_mux_sel	xps:sw_reg	io_delay	0
output_mux_sel	xps:sw_reg	init_val	0
output_mux_sel	xps:sw_reg	sample_period	1
output_mux_sel	xps:sw_reg	names	reg
output_mux_sel	xps:sw_reg	bitwidths	1
output_mux_sel	xps:sw_reg	bin_pts	0
output_mux_sel	xps:sw_reg	arith_types	0
output_mux_sel	xps:sw_reg	sim_port	on
output_mux_sel	xps:sw_reg	show_format	on
output_rst	xps:sw_reg	io_dir	From\_Processor
output_rst	xps:sw_reg	io_delay	0
output_rst	xps:sw_reg	init_val	0
output_rst	xps:sw_reg	sample_period	1
output_rst	xps:sw_reg	names	reg
output_rst	xps:sw_reg	bitwidths	1
output_rst	xps:sw_reg	bin_pts	0
output_rst	xps:sw_reg	arith_types	2
output_rst	xps:sw_reg	sim_port	on
output_rst	xps:sw_reg	show_format	on
pfb/fft_of	xps:sw_reg	io_dir	To\_Processor
pfb/fft_of	xps:sw_reg	io_delay	0
pfb/fft_of	xps:sw_reg	init_val	0
pfb/fft_of	xps:sw_reg	sample_period	1
pfb/fft_of	xps:sw_reg	names	reg
pfb/fft_of	xps:sw_reg	bitwidths	32
pfb/fft_of	xps:sw_reg	bin_pts	0
pfb/fft_of	xps:sw_reg	arith_types	0
pfb/fft_of	xps:sw_reg	sim_port	on
pfb/fft_of	xps:sw_reg	show_format	off
pfb/fft_shift	xps:sw_reg	io_dir	From\_Processor
pfb/fft_shift	xps:sw_reg	io_delay	0
pfb/fft_shift	xps:sw_reg	init_val	0
pfb/fft_shift	xps:sw_reg	sample_period	1
pfb/fft_shift	xps:sw_reg	names	reg
pfb/fft_shift	xps:sw_reg	bitwidths	32
pfb/fft_shift	xps:sw_reg	bin_pts	0
pfb/fft_shift	xps:sw_reg	arith_types	0
pfb/fft_shift	xps:sw_reg	sim_port	on
pfb/fft_shift	xps:sw_reg	show_format	off
snapshot_adc0/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_adc0/ctrl	xps:sw_reg	io_delay	0
snapshot_adc0/ctrl	xps:sw_reg	init_val	0
snapshot_adc0/ctrl	xps:sw_reg	sample_period	1
snapshot_adc0/ctrl	xps:sw_reg	names	reg
snapshot_adc0/ctrl	xps:sw_reg	bitwidths	32
snapshot_adc0/ctrl	xps:sw_reg	bin_pts	0
snapshot_adc0/ctrl	xps:sw_reg	arith_types	0
snapshot_adc0/ctrl	xps:sw_reg	sim_port	off
snapshot_adc0/ctrl	xps:sw_reg	show_format	on
snapshot_adc0/status	xps:sw_reg	io_dir	To\_Processor
snapshot_adc0/status	xps:sw_reg	io_delay	0
snapshot_adc0/status	xps:sw_reg	init_val	0
snapshot_adc0/status	xps:sw_reg	sample_period	1
snapshot_adc0/status	xps:sw_reg	names	reg
snapshot_adc0/status	xps:sw_reg	bitwidths	32
snapshot_adc0/status	xps:sw_reg	bin_pts	0
snapshot_adc0/status	xps:sw_reg	arith_types	0
snapshot_adc0/status	xps:sw_reg	sim_port	off
snapshot_adc0/status	xps:sw_reg	show_format	on
snapshot_adc3/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_adc3/ctrl	xps:sw_reg	io_delay	0
snapshot_adc3/ctrl	xps:sw_reg	init_val	0
snapshot_adc3/ctrl	xps:sw_reg	sample_period	1
snapshot_adc3/ctrl	xps:sw_reg	names	reg
snapshot_adc3/ctrl	xps:sw_reg	bitwidths	32
snapshot_adc3/ctrl	xps:sw_reg	bin_pts	0
snapshot_adc3/ctrl	xps:sw_reg	arith_types	0
snapshot_adc3/ctrl	xps:sw_reg	sim_port	off
snapshot_adc3/ctrl	xps:sw_reg	show_format	on
snapshot_adc3/status	xps:sw_reg	io_dir	To\_Processor
snapshot_adc3/status	xps:sw_reg	io_delay	0
snapshot_adc3/status	xps:sw_reg	init_val	0
snapshot_adc3/status	xps:sw_reg	sample_period	1
snapshot_adc3/status	xps:sw_reg	names	reg
snapshot_adc3/status	xps:sw_reg	bitwidths	32
snapshot_adc3/status	xps:sw_reg	bin_pts	0
snapshot_adc3/status	xps:sw_reg	arith_types	0
snapshot_adc3/status	xps:sw_reg	sim_port	off
snapshot_adc3/status	xps:sw_reg	show_format	on
snapshot_one_bit/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_one_bit/ctrl	xps:sw_reg	io_delay	0
snapshot_one_bit/ctrl	xps:sw_reg	init_val	0
snapshot_one_bit/ctrl	xps:sw_reg	sample_period	1
snapshot_one_bit/ctrl	xps:sw_reg	names	reg
snapshot_one_bit/ctrl	xps:sw_reg	bitwidths	32
snapshot_one_bit/ctrl	xps:sw_reg	bin_pts	0
snapshot_one_bit/ctrl	xps:sw_reg	arith_types	0
snapshot_one_bit/ctrl	xps:sw_reg	sim_port	off
snapshot_one_bit/ctrl	xps:sw_reg	show_format	on
snapshot_one_bit/status	xps:sw_reg	io_dir	To\_Processor
snapshot_one_bit/status	xps:sw_reg	io_delay	0
snapshot_one_bit/status	xps:sw_reg	init_val	0
snapshot_one_bit/status	xps:sw_reg	sample_period	1
snapshot_one_bit/status	xps:sw_reg	names	reg
snapshot_one_bit/status	xps:sw_reg	bitwidths	32
snapshot_one_bit/status	xps:sw_reg	bin_pts	0
snapshot_one_bit/status	xps:sw_reg	arith_types	0
snapshot_one_bit/status	xps:sw_reg	sim_port	off
snapshot_one_bit/status	xps:sw_reg	show_format	on
sw_sync	xps:sw_reg	io_dir	From\_Processor
sw_sync	xps:sw_reg	io_delay	0
sw_sync	xps:sw_reg	init_val	0
sw_sync	xps:sw_reg	sample_period	1
sw_sync	xps:sw_reg	names	reg
sw_sync	xps:sw_reg	bitwidths	1
sw_sync	xps:sw_reg	bin_pts	0
sw_sync	xps:sw_reg	arith_types	2
sw_sync	xps:sw_reg	sim_port	on
sw_sync	xps:sw_reg	show_format	on
sync_cnt	xps:sw_reg	io_dir	To\_Processor
sync_cnt	xps:sw_reg	io_delay	0
sync_cnt	xps:sw_reg	init_val	0
sync_cnt	xps:sw_reg	sample_period	1
sync_cnt	xps:sw_reg	names	reg
sync_cnt	xps:sw_reg	bitwidths	32
sync_cnt	xps:sw_reg	bin_pts	0
sync_cnt	xps:sw_reg	arith_types	0
sync_cnt	xps:sw_reg	sim_port	on
sync_cnt	xps:sw_reg	show_format	off
tvg0_en	xps:sw_reg	io_dir	From\_Processor
tvg0_en	xps:sw_reg	io_delay	0
tvg0_en	xps:sw_reg	init_val	0
tvg0_en	xps:sw_reg	sample_period	1
tvg0_en	xps:sw_reg	names	reg
tvg0_en	xps:sw_reg	bitwidths	1
tvg0_en	xps:sw_reg	bin_pts	0
tvg0_en	xps:sw_reg	arith_types	0
tvg0_en	xps:sw_reg	sim_port	on
tvg0_en	xps:sw_reg	show_format	on
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	n_inputs	1
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	fftsize	12
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	input_bit_width	18
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	bin_pt	17
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	coeff_bit_width	18
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	async	off
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	add_latency	1
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	mult_latency	2
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	bram_latency	3
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	conv_latency	1
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	quantization	Round\_\_(unbiased:\_+/-\_Inf)
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	overflow	Wrap
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	delays_bit_limit	8
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	coeffs_bit_limit	8
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	coeff_sharing	on
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	coeff_decimation	on
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	max_fanout	4
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	mult_spec	2
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	bitgrowth	off
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	max_bits	19
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	hardcode_shifts	off
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	shift_schedule	[1\_1]
pfb/fft_biplex_real_2x	casper:fft_biplex_real_2x	dsp48_adders	off
pfb/pfb_fir_real	casper:pfb_fir_real	pfbsize	12
pfb/pfb_fir_real	casper:pfb_fir_real	totaltaps	4
pfb/pfb_fir_real	casper:pfb_fir_real	windowtype	hamming
pfb/pfb_fir_real	casper:pfb_fir_real	n_inputs	0
pfb/pfb_fir_real	casper:pfb_fir_real	n_pol_blocks	1
pfb/pfb_fir_real	casper:pfb_fir_real	makebiplex	on
pfb/pfb_fir_real	casper:pfb_fir_real	bitwidthin	8
pfb/pfb_fir_real	casper:pfb_fir_real	bitwidthout	18
pfb/pfb_fir_real	casper:pfb_fir_real	coeffbitwidth	18
pfb/pfb_fir_real	casper:pfb_fir_real	coeffdistmem	off
pfb/pfb_fir_real	casper:pfb_fir_real	add_latency	1
pfb/pfb_fir_real	casper:pfb_fir_real	mult_latency	2
pfb/pfb_fir_real	casper:pfb_fir_real	bram_latency	2
pfb/pfb_fir_real	casper:pfb_fir_real	fan_latency	1
pfb/pfb_fir_real	casper:pfb_fir_real	conv_latency	1
pfb/pfb_fir_real	casper:pfb_fir_real	quantization	Round\_\_(unbiased:\_Even\_Values)
pfb/pfb_fir_real	casper:pfb_fir_real	fwidth	1
pfb/pfb_fir_real	casper:pfb_fir_real	mult_spec	2
pfb/pfb_fir_real	casper:pfb_fir_real	adder_folding	on
pfb/pfb_fir_real	casper:pfb_fir_real	adder_imp	Fabric
pfb/pfb_fir_real	casper:pfb_fir_real	coeffs_share	off
snapshot_adc0	casper:snapshot	storage	bram
snapshot_adc0	casper:snapshot	dram_dimm	2
snapshot_adc0	casper:snapshot	dram_clock	250
snapshot_adc0	casper:snapshot	nsamples	11
snapshot_adc0	casper:snapshot	data_width	8
snapshot_adc0	casper:snapshot	offset	off
snapshot_adc0	casper:snapshot	circap	off
snapshot_adc0	casper:snapshot	value	off
snapshot_adc0	casper:snapshot	ext_arm	off
snapshot_adc0	casper:snapshot	ext_circ	off
snapshot_adc0	casper:snapshot	provide_outputs	on
snapshot_adc0	casper:snapshot	use_dsp48	off
snapshot_adc3	casper:snapshot	storage	bram
snapshot_adc3	casper:snapshot	dram_dimm	2
snapshot_adc3	casper:snapshot	dram_clock	250
snapshot_adc3	casper:snapshot	nsamples	11
snapshot_adc3	casper:snapshot	data_width	8
snapshot_adc3	casper:snapshot	offset	off
snapshot_adc3	casper:snapshot	circap	off
snapshot_adc3	casper:snapshot	value	off
snapshot_adc3	casper:snapshot	ext_arm	off
snapshot_adc3	casper:snapshot	ext_circ	off
snapshot_adc3	casper:snapshot	provide_outputs	on
snapshot_adc3	casper:snapshot	use_dsp48	off
snapshot_one_bit	casper:snapshot	storage	bram
snapshot_one_bit	casper:snapshot	dram_dimm	2
snapshot_one_bit	casper:snapshot	dram_clock	250
snapshot_one_bit	casper:snapshot	nsamples	11
snapshot_one_bit	casper:snapshot	data_width	8
snapshot_one_bit	casper:snapshot	offset	off
snapshot_one_bit	casper:snapshot	circap	off
snapshot_one_bit	casper:snapshot	value	off
snapshot_one_bit	casper:snapshot	ext_arm	off
snapshot_one_bit	casper:snapshot	ext_circ	off
snapshot_one_bit	casper:snapshot	provide_outputs	on
snapshot_one_bit	casper:snapshot	use_dsp48	off
77777	77777	tags	casper:fft_biplex_real_2x,casper:pfb_fir_real,casper:snapshot,xps:bram,xps:snap_adc,xps:sw_reg,xps:xsg
77777	77777	system	reconstruct_albatros_dual_15
77777	77777	builddate	20-Jul-2023\_23:10:20
77777	77777	ans	/home/stephenfay/Documents/casper_venv/bin/python\_/home/stephenfay/Documents/mlib_devel/jasper_library/exec_flow.py\_-m\_/home/stephenfay/Documents/reconstruct_albatros_dual/reconstruct_albatros_dual_14.slx\_--middleware\_--backend\_--software
