/*
 * 
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 * This file is auto-generated by autoCoder
 * DO NOT EDIT THIS FILE!
 */
#ifndef SOC_DPP_QUX_CONFIG_IMP_DEFS
#define SOC_DPP_QUX_CONFIG_IMP_DEFS

#include <soc/defs.h>
#ifdef BCM_QUX_SUPPORT


#define SOC_DPP_GET_QUX(dpp_define)    SOC_DPP_##dpp_define##_QUX
#define SOC_DPP_NOF_CHANNELIZED_INTERFACES_QUX               (32)
#define SOC_DPP_NOF_SPECIAL_CHANNELIZED_INTERFACES_QUX       (4)
#define SOC_DPP_NOF_SPECIAL_NON_CHANNELIZED_INTERFACES_QUX   (2)
#define SOC_DPP_NOF_NON_CHANNELIZED_INTERFACES_QUX           (32)
#define SOC_DPP_NOF_CORE_INTERFACES_QUX                      (64)
#define SOC_DPP_NOF_FEC_BANKS_QUX                            (1)
#define SOC_DPP_IHP_STP_TABLE_NOF_LONGS_QUX                  (17)
#define SOC_DPP_IHB_PINFO_PMF_NOF_LONGS_QUX                  (3)
#define SOC_DPP_IHB_PMF_PROGRAM_SELECTION_CAM_NOF_LONGS_QUX  (7)
#define SOC_DPP_IHB_FEC_ECMP_NOF_LONGS_QUX                   (2)
#define SOC_DPP_EGQ_PPCT_NOF_LONGS_QUX                       (4)
#define SOC_DPP_EPNI_PRGE_PROGRAM_SELECTION_CAM_NOF_LONGS_QUX (7)
#define SOC_DPP_IHP_LIF_ACCESSED_NOF_LINES_QUX               (1024)
#define SOC_DPP_IHP_FLP_PROGRAM_SELECTION_CAM_NOF_LONGS_QUX  (8)
#define SOC_DPP_IHP_FLP_LOOKUPS_NOF_LONGS_QUX                (6)
#define SOC_DPP_IHB_PTC_INFO_NOF_LONGS_QUX                   (3)
#define SOC_DPP_MACT_LIF_BASE_LENGTH_QUX                     (17)
#define SOC_DPP_PPDB_LARGE_EM_FLUSH_DB_NOF_LONGS_QUX         (8)
#define SOC_DPP_MESH_TOPOLOGY_REGISTER_CONFIG_4_VAL_QUX      (10)
#define SOC_DPP_EGR_DELETE_FIFO_ALMOST_FULL_MC_LOW_PRIO_QUX  (66)
#define SOC_DPP_EGR_DELETE_FIFO_ALMOST_FULL_MC_QUX           (58)
#define SOC_DPP_EGR_DELETE_FIFO_ALMOST_FULL_ALL_QUX          (50)
#define SOC_DPP_EGR_DELETE_FIFO_THRESHOLD_MAX_QUX            (0x7f)
#define SOC_DPP_OUTLIF_PROFILE_NOF_BITS_QUX                  (6)
#define SOC_DPP_DSP_EVENT_ROUTE_ENTRY_NOF_BITS_QUX           (4)
#define SOC_DPP_MIRROR_SNOOP_DESTINATION_QUEUE_ENCODING_QUX  (3|17<<8 |18<<16)
#define SOC_DPP_MIRROR_SNOOP_DESTINATION_MULTICAST_ENCODING_QUX (2|17<<8 |18<<16)
#define SOC_DPP_MIRROR_SNOOP_DESTINATION_SYS_PHY_PORT_ENCODING_QUX (2|15<<8 |18<<16)
#define SOC_DPP_MIRROR_SNOOP_DESTINATION_LAG_ENCODING_QUX    (3|15<<8 |18<<16)
#define SOC_DPP_MDIO_INT_DIVIDEND_DEFAULT_QUX                (1)
#define SOC_DPP_MDIO_INT_FREQ_DEFAULT_QUX                    (2400)
#define SOC_DPP_MDIO_INT_OUT_DELAY_DEFAULT_QUX               (0xf)
#define SOC_DPP_CMD_IPT_SNP_MIR_CMD_MAP_SNOOP_OFFSET_QUX     (1<<4)
#define SOC_DPP_MIRROR_SNOOP_DEST_TM_TABLE_OFFSET_QUX        (0)
#define SOC_DPP_FLP_INSTRUCTIONS_NOF_QUX                     (32)
#define SOC_DPP_PP_EG_MIRROR_PROFILE_TABLE_BITS_PER_PROFILE_QUX (10)
#define SOC_DPP_MIRROR_PROBABILITY_BITS_QUX                  (24)
#define SOC_DPP_OAM_ID_NOF_BIT_QUX                           (14)
#define SOC_DPP_ILKN_CTXT_MAP_START_QUX                      (0)
#define SOC_DPP_NIF_CTXT_MAP_START_QUX                       (0x400)
#define SOC_DPP_RCY_CTXT_MAP_START_CORE_0_QUX                (0x478)
#define SOC_DPP_RCY_CTXT_MAP_START_CORE_1_QUX                (0x478)
#define SOC_DPP_CPU_CTXT_MAP_START_QUX                       (0x578)
#define SOC_DPP_SAT_CTXT_MAP_START_QUX                       (0x678)
#define SOC_DPP_RCY_0_INTERFACE_QUX                          (124)
#define SOC_DPP_RCY_1_INTERFACE_QUX                          (124)
#define SOC_DPP_CPU_INTERFACE_QUX                            (125)
#define SOC_DPP_SAT_INTERFACE_QUX                            (126)
#define SOC_DPP_EGR_IF_MIN_QUX                               (28)
#define SOC_DPP_EGR_IF_CPU_QUX                               (28)
#define SOC_DPP_EGR_IF_OLP_QUX                               (33)
#define SOC_DPP_EGR_IF_OAMP_QUX                              (30)
#define SOC_DPP_EGR_IF_RCY_QUX                               (31)
#define SOC_DPP_EGR_IF_SAT_QUX                               (29)
#define SOC_DPP_EGR_IF_IPSEC_QUX                             (32)
#define SOC_DPP_EGR_IF_MAX_QUX                               (33)
#define SOC_DPP_EGR_TOTAL_PD_QUX                             (24000)
#define SOC_DPP_EGR_TOTAL_DB_QUX                             (10000)
#define SOC_DPP_EGR_TOTAL_UC_PD_QUX                          (4000)
#define SOC_DPP_EGR_TOTAL_UC_DB_QUX                          (4000)
#define SOC_DPP_EGR_TOTAL_MC_PD_QUX                          (20000)
#define SOC_DPP_EGR_TOTAL_MC_DB_QUX                          (6000)
#define SOC_DPP_EGR_TOTAL_UC_FC_PD_QUX                       (3100)
#define SOC_DPP_EGR_TOTAL_UC_FC_DB_QUX                       (3100)
#define SOC_DPP_RCI_SEVERITY_FACTOR_1_QUX                    (0)
#define SOC_DPP_RCI_SEVERITY_FACTOR_2_QUX                    (0)
#define SOC_DPP_RCI_SEVERITY_FACTOR_3_QUX                    (0)
#define SOC_DPP_RCI_THRESHOLD_NOF_CONGESTED_LINKS_QUX        (0)
#define SOC_DPP_KAPS_DMA_LINE_WIDTH_QUX                      (120)
#define SOC_DPP_KAPS_DMA_ZONE_WIDTH_QUX                      (30)


int soc_dpp_qux_implementation_defines_init(int unit);
int soc_dpp_qux_implementation_defines_deinit(int unit);


#else 
#define SOC_DPP_GET_QUX(dpp_define)    0
#endif 
#endif 

