domain_path: E:\source\.ITA\FPGA\0.hello\edt_zc702_workspace\zc702_edt\zynq_fsbl\zynq_fsbl_bsp
app_src_dir: C:\Xilinx\Vitis\2024.2\data\embeddedsw\lib\sw_apps\zynq_fsbl
template: zynq_fsbl
lang: c
