Analysis & Synthesis report for Lab2MipsUnicycle
Thu Nov 12 13:55:00 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov 12 13:55:00 2020           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Lab2MipsUnicycle                            ;
; Top-level Entity Name              ; Lab2MipsUnicycle                            ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; Lab2MipsUnicycle   ; Lab2MipsUnicycle   ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 12 13:54:53 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2MipsUnicycle -c Lab2MipsUnicycle
Warning (125092): Tcl Script File rom32bit.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rom32bit.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab2mipsunicycle.bdf
    Info (12023): Found entity 1: Lab2MipsUnicycle
Warning (12019): Can't analyze file -- file mux2-1bit.bdf is missing
Warning (12019): Can't analyze file -- file mux4-1bit.bdf is missing
Warning (12019): Can't analyze file -- file fulladder2-1bit.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1bit.bdf
    Info (12023): Found entity 1: mux2_1bit
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1bit.bdf
    Info (12023): Found entity 1: mux4_1bit
Info (12021): Found 1 design units, including 1 entities, in source file fulladder2_1bit.bdf
    Info (12023): Found entity 1: fulladder2_1bit
Info (12021): Found 1 design units, including 1 entities, in source file mini_alu.bdf
    Info (12023): Found entity 1: mini_alu
Warning (12019): Can't analyze file -- file alu.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu32bit.bdf
    Info (12023): Found entity 1: alu32bit
Info (12021): Found 1 design units, including 1 entities, in source file or32.bdf
    Info (12023): Found entity 1: or32
Warning (12019): Can't analyze file -- file Block1.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.bdf
    Info (12023): Found entity 1: programcounter
Info (12021): Found 1 design units, including 1 entities, in source file control.bdf
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file fulladder2_32bit.bdf
    Info (12023): Found entity 1: fulladder2_32bit
Info (12021): Found 1 design units, including 1 entities, in source file mux2_32bit.bdf
    Info (12023): Found entity 1: mux2_32bit
Info (12021): Found 1 design units, including 1 entities, in source file shift1left32bit.bdf
    Info (12023): Found entity 1: shift1left32bit
Info (12021): Found 1 design units, including 1 entities, in source file shift1left16bit.bdf
    Info (12023): Found entity 1: shift1left16bit
Info (12021): Found 1 design units, including 1 entities, in source file registers.bdf
    Info (12023): Found entity 1: registers
Info (12021): Found 1 design units, including 1 entities, in source file instructions_memory.bdf
    Info (12023): Found entity 1: instructions_memory
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.bdf
    Info (12023): Found entity 1: dflipflop
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop32bit.bdf
    Info (12023): Found entity 1: dflipflop32bit
Info (12021): Found 1 design units, including 1 entities, in source file writeenabledflipflop32bit.bdf
    Info (12023): Found entity 1: writeenabledflipflop32bit
Info (12021): Found 1 design units, including 1 entities, in source file mux32_32bit.bdf
    Info (12023): Found entity 1: mux32_32bit
Info (12021): Found 1 design units, including 1 entities, in source file 32writeenabledflipflop32bit.bdf
    Info (12023): Found entity 1: 32writeenabledflipflop32bit
Info (12021): Found 1 design units, including 1 entities, in source file mux2_5bit.bdf
    Info (12023): Found entity 1: mux2_5bit
Warning (12018): Entity "and5" will be ignored because it conflicts with Quartus Prime primitive name
Info (12021): Found 1 design units, including 1 entities, in source file and5_1bit.bdf
    Info (12023): Found entity 1: and5_1bit
Info (12127): Elaborating entity "Lab2MipsUnicycle" for the top level hierarchy
Error (275023): Width mismatch in Instruction[15..0] -- source is ""Instruction[31..0]" (ID instructions_memory:inst4)"
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings
    Error: Peak virtual memory: 4702 megabytes
    Error: Processing ended: Thu Nov 12 13:55:00 2020
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:18


