$date
	Tue Jun 16 19:47:50 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_behav_tb $end
$var wire 1 ! t_sum $end
$var wire 1 " t_cout $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$var reg 1 % t_cin $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
1!
$end
#20
0!
1"
1#
#40
0%
1$
#60
