design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/drewarosa/RISC-V-Single-Cycle-CPU-Core/openlane/pc,pc,22_09_16_17_20,flow completed,0h2m32s0ms,0h1m51s0ms,-10.0,0.079972564425,-1,10.39,620.76,-1,0,0,0,0,0,0,0,1,0,-1,-1,39074,7405,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,30242240.0,0.0,16.1,14.67,2.1,1.52,-1,866,1021,12,167,0,0,0,886,42,0,48,105,111,154,61,93,101,32,19,194,990,0,1184,70271.14560000002,0.000195,0.000158,3.85e-06,0.000241,0.000202,1.09e-08,0.000271,0.000238,1.36e-08,10.97,21.0,47.61904761904762,20,AREA 0,25,10,1,153.6,153.18,0.52,0.25,sky130_fd_sc_hd,4,4
