{
  "name": "core_arch::x86::avx2::_mm256_bsrli_epi128",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i8x32": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i8x32": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i8x32": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx2::_mm256_bsrli_epi128"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx2.rs:2958:1: 3010:2",
  "src": "pub fn _mm256_bsrli_epi128<const IMM8: i32>(a: __m256i) -> __m256i {\n    static_assert_uimm_bits!(IMM8, 8);\n    const fn mask(shift: i32, i: u32) -> u32 {\n        let shift = shift as u32 & 0xff;\n        if shift > 15 || (15 - (i % 16)) < shift {\n            0\n        } else {\n            32 + (i + shift)\n        }\n    }\n    unsafe {\n        let a = a.as_i8x32();\n        let r: i8x32 = simd_shuffle!(\n            i8x32::ZERO,\n            a,\n            [\n                mask(IMM8, 0),\n                mask(IMM8, 1),\n                mask(IMM8, 2),\n                mask(IMM8, 3),\n                mask(IMM8, 4),\n                mask(IMM8, 5),\n                mask(IMM8, 6),\n                mask(IMM8, 7),\n                mask(IMM8, 8),\n                mask(IMM8, 9),\n                mask(IMM8, 10),\n                mask(IMM8, 11),\n                mask(IMM8, 12),\n                mask(IMM8, 13),\n                mask(IMM8, 14),\n                mask(IMM8, 15),\n                mask(IMM8, 16),\n                mask(IMM8, 17),\n                mask(IMM8, 18),\n                mask(IMM8, 19),\n                mask(IMM8, 20),\n                mask(IMM8, 21),\n                mask(IMM8, 22),\n                mask(IMM8, 23),\n                mask(IMM8, 24),\n                mask(IMM8, 25),\n                mask(IMM8, 26),\n                mask(IMM8, 27),\n                mask(IMM8, 28),\n                mask(IMM8, 29),\n                mask(IMM8, 30),\n                mask(IMM8, 31),\n            ],\n        );\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx2::_mm256_bsrli_epi128(_1: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _2: core_arch::simd::i8x32;\n    let  _3: core_arch::simd::i8x32;\n    debug a => _1;\n    debug a => _2;\n    debug r => _3;\n    bb0: {\n        _2 = core_arch::x86::__m256i::as_i8x32(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::simd::i8x32, core_arch::macros::SimdShuffleIdx<32>, core_arch::simd::i8x32>(core_arch::simd::i8x32::ZERO, _2, core_arch::x86::avx2::_mm256_bsrli_epi128::<IMM8>::{constant#1}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = _3 as core_arch::x86::__m256i;\n        return;\n    }\n}\n",
  "doc": " Shifts 128-bit lanes in `a` right by `imm8` bytes while shifting in zeros.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_bsrli_epi128)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}