# ğŸ…¿ï¸ FPGA-Based Parking Garage Management System ğŸš—
### ğŸš¦ Smart Parking Management using Verilog HDL

## ğŸ“Œ Project Overview
This project implements a **parking garage management system** on an **FPGA** development board.
The system:
- âœ… Controls the **entry gate** based on parking availability.
- âœ… Directs drivers to **available parking spots**.
- âœ… Uses **7-segment displays** to show parking information (space available).
- âœ… Uses **weight sensors** to detect occupied spaces.

## ğŸš˜ How It Works
1ï¸âƒ£ The driver **pays** or has a **valid permit** to enter.  
2ï¸âƒ£ The system **checks for available parking spots**.  
3ï¸âƒ£ The **gate opens** only if a spot is available.  
4ï¸âƒ£ The system **assigns a parking floor & spot**.  
5ï¸âƒ£ The **7-segment display** shows the parking **floor & spot number**.  

âš ï¸ **If the parking is full, the gate remains closed!**  

## ğŸ”§ Hardware Requirements
| Component        | Description                         |
|-----------------|-------------------------------------|
| **FPGA Board**  | Nexys4 FPGA that supports Verilog     |
| **7-Segment Display** | Shows floor & parking spot info |


## ğŸ“œ Features
### ğŸ¯ Core Functionalities
- ğŸš— **Gate Control** â€“ Opens **only** when thereâ€™s an available parking spot.
- ğŸ¢ **Smart Parking Assignment** â€“ Ensures parking spots are **filled in order** to reduce congestion.
- ğŸ“Ÿ **7-Segment Display Integration** â€“ Displays **available floor and parking spot**.
- âš–ï¸ **Weight Sensor Input** â€“ Detects **occupied** parking spaces.


## ğŸ“‚ Project Structure
```
/parking-garage-fpga
â”‚â”€â”€ src/              # Source files (Verilog)
â”‚â”€â”€ sim/              # Simulation files
â”‚â”€â”€ docs/             # Documentation
â”‚â”€â”€ README.md         # Project documentation
```
## ğŸ› ï¸ How to Run It
### 1ï¸âƒ£ Simulation
To test the design before FPGA implementation:
1. Open **Vivado Simulator**.
2. Load `topModule.v` and include all submodules (`topModule.v`, `clkControl.v`, `fsmParkingLogic.v`, `sevenSegment.v`).
3. Compile and run the testbench (`testbench.v`).
4. Observe the waveform in the built-in waveform viewer.

### 2ï¸âƒ£ FPGA Implementation (Nexys4 Board)
1. Open **Xilinx Vivado**.
2. Create a new project and add all Verilog files.
3. Assign FPGA board I/O pins according to your hardware setup using a Constraints XDC file.
4. Run Synthesis, implementation, and generate the bitstream.
5. Program your bitstream to the FPGA and test using the physical switches.


## ğŸ“œ Source Files (`src/`)
| File Name              | Description                                       |
|------------------------|---------------------------------------------------|
| `topModule.v`          | **Top-level module** integrating all components.  |
| `clkControl.v`        | **Clock control module** for timing synchronization. |
| `fsmParkingLogic.v`   | **Finite state machine** for parking management.  |
| `sevenSegment.v`      | **7-segment display driver** for parking space display. |
 
## ğŸ“¸ Simulation Waveform

## âœ‰ï¸ Contact
For any questions or improvements or collaborations, feel free to connect:
- **GitHub:** [Seibatu](https://github.com/Seibatu)
- **LinkedIn:** [Seiba Abdul Rahman](https://www.linkedin.com/in/seiba-abdul-rahman)
