#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov 13 14:56:14 2023
# Process ID: 8328
# Current directory: C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44436 C:\Users\92336\Desktop\IC\course_digital_ic\homework\hw3\vivado_project_by_dahan\hmwk3_DataConvert_top\hmwk3_DataConvert_top.xpr
# Log file: C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/vivado.log
# Journal file: C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top\vivado.jou
# Running On: WWXQHARDWARE, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34044 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top'
INFO: [Project 1-313] Project file moved from 'D:/5Pgd/B-YAN1/FPGAA/FPGA_projects/hmwk3_DataConvert_top' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'hmwk3_DataConvert_top.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'data_convert_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'data_convert_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_convert_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_FIFO64x8/hmwk3_FIFO64x8.srcs/sources_1/new/FIFO64x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO64x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_FIFO64x8/hmwk3_FIFO64x8.srcs/sources_1/new/S65NLLHS2PH64x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S65NLLHS2PH64x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/new/data_convert_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_convert_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_data_mod/hmwk3_data_mod.srcs/sources_1/new/data_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_data_trans/hmwk3_data_trans.srcs/sources_1/new/data_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sim_1/new/data_convert_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_convert_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_convert_top_tb_behav xil_defaultlib.data_convert_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_convert_top_tb_behav xil_defaultlib.data_convert_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_FIFO64x8/hmwk3_FIFO64x8.srcs/sources_1/new/FIFO64x8.v" Line 1. Module FIFO64x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.srcs/sources_1/imports/FPGA_projects/hmwk3_FIFO64x8/hmwk3_FIFO64x8.srcs/sources_1/new/FIFO64x8.v" Line 1. Module FIFO64x8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_trans
Compiling module xil_defaultlib.S65NLLHS2PH64x8
Compiling module xil_defaultlib.FIFO64x8
Compiling module xil_defaultlib.data_mod
Compiling module xil_defaultlib.data_convert_top
Compiling module xil_defaultlib.data_convert_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_convert_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_convert_top_tb_behav -key {Behavioral:sim_1:Functional:data_convert_top_tb} -tclbatch {data_convert_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source data_convert_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_convert_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.691 ; gain = 33.473
open_wave_config {C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/data_convert_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'data_convert_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'data_convert_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_convert_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_convert_top_tb_behav xil_defaultlib.data_convert_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_convert_top_tb_behav xil_defaultlib.data_convert_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/92336/Desktop/IC/course_digital_ic/homework/hw3/vivado_project_by_dahan/hmwk3_DataConvert_top/hmwk3_DataConvert_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_convert_top_tb_behav -key {Behavioral:sim_1:Functional:data_convert_top_tb} -tclbatch {data_convert_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source data_convert_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_convert_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 15:06:47 2023...
