Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.0\BE\Verin\SOPC_verin.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.0\BE\Verin\SOPC_verin --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Verin/SOPC_verin.qsys
Progress: Reading input file
Progress: Adding Gestion_verin_0 [Gestion_verin 1.0]
Progress: Parameterizing module Gestion_verin_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_1 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOPC_verin.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SOPC_verin.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOPC_verin.sysid_qsys_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOPC_verin.sysid_qsys_1: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.0\BE\Verin\SOPC_verin.qsys --synthesis=VHDL --output-directory=C:\intelFPGA_lite\18.0\BE\Verin\SOPC_verin\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Verin/SOPC_verin.qsys
Progress: Reading input file
Progress: Adding Gestion_verin_0 [Gestion_verin 1.0]
Progress: Parameterizing module Gestion_verin_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_1 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOPC_verin.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SOPC_verin.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOPC_verin.sysid_qsys_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SOPC_verin.sysid_qsys_1: Time stamp will be automatically updated when this component is generated.
Info: SOPC_verin: Generating SOPC_verin "SOPC_verin" for QUARTUS_SYNTH
Info: Gestion_verin_0: "SOPC_verin" instantiated Gestion_verin "Gestion_verin_0"
Info: jtag_uart_0: Starting RTL generation for module 'SOPC_verin_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SOPC_verin_jtag_uart_0 --dir=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0006_jtag_uart_0_gen//SOPC_verin_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'SOPC_verin_jtag_uart_0'
Info: jtag_uart_0: "SOPC_verin" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "SOPC_verin" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'SOPC_verin_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SOPC_verin_onchip_memory2_0 --dir=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0007_onchip_memory2_0_gen//SOPC_verin_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'SOPC_verin_onchip_memory2_0'
Info: onchip_memory2_0: "SOPC_verin" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'SOPC_verin_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOPC_verin_pio_0 --dir=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0008_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0008_pio_0_gen//SOPC_verin_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'SOPC_verin_pio_0'
Info: pio_0: "SOPC_verin" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'SOPC_verin_pio_1'
Info: pio_1:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOPC_verin_pio_1 --dir=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0009_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0009_pio_1_gen//SOPC_verin_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'SOPC_verin_pio_1'
Info: pio_1: "SOPC_verin" instantiated altera_avalon_pio "pio_1"
Info: sysid_qsys_1: "SOPC_verin" instantiated altera_avalon_sysid_qsys "sysid_qsys_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SOPC_verin" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SOPC_verin" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SOPC_verin" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SOPC_verin_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SOPC_verin_nios2_gen2_0_cpu --dir=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/maged/AppData/Local/Temp/alt0032_8724527323367690960.dir/0013_cpu_gen//SOPC_verin_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.11.05 09:15:18 (*) Starting Nios II generation
Info: cpu: # 2024.11.05 09:15:18 (*)   Checking for plaintext license.
Info: cpu: # 2024.11.05 09:15:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2024.11.05 09:15:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.05 09:15:21 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.11.05 09:15:21 (*)   Plaintext license not found.
Info: cpu: # 2024.11.05 09:15:21 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.11.05 09:15:21 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.11.05 09:15:21 (*)   Creating all objects for CPU
Info: cpu: # 2024.11.05 09:15:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.11.05 09:15:25 (*)   Creating plain-text RTL
Info: cpu: # 2024.11.05 09:15:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SOPC_verin_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/18.0/BE/Verin/SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SOPC_verin: Done "SOPC_verin" with 25 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
