#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11eeaf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11bb320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11c2a90 .functor NOT 1, L_0x121b670, C4<0>, C4<0>, C4<0>;
L_0x121b450 .functor XOR 2, L_0x121b2f0, L_0x121b3b0, C4<00>, C4<00>;
L_0x121b560 .functor XOR 2, L_0x121b450, L_0x121b4c0, C4<00>, C4<00>;
v0x1217590_0 .net *"_ivl_10", 1 0, L_0x121b4c0;  1 drivers
v0x1217690_0 .net *"_ivl_12", 1 0, L_0x121b560;  1 drivers
v0x1217770_0 .net *"_ivl_2", 1 0, L_0x121a970;  1 drivers
v0x1217830_0 .net *"_ivl_4", 1 0, L_0x121b2f0;  1 drivers
v0x1217910_0 .net *"_ivl_6", 1 0, L_0x121b3b0;  1 drivers
v0x1217a40_0 .net *"_ivl_8", 1 0, L_0x121b450;  1 drivers
v0x1217b20_0 .net "a", 0 0, v0x1214e90_0;  1 drivers
v0x1217bc0_0 .net "b", 0 0, v0x1214f30_0;  1 drivers
v0x1217c60_0 .net "c", 0 0, v0x1214fd0_0;  1 drivers
v0x1217d00_0 .var "clk", 0 0;
v0x1217da0_0 .net "d", 0 0, v0x1215110_0;  1 drivers
v0x1217e40_0 .net "out_pos_dut", 0 0, L_0x121b1c0;  1 drivers
v0x1217ee0_0 .net "out_pos_ref", 0 0, L_0x1219520;  1 drivers
v0x1217f80_0 .net "out_sop_dut", 0 0, L_0x121ace0;  1 drivers
v0x1218020_0 .net "out_sop_ref", 0 0, L_0x11f0000;  1 drivers
v0x12180c0_0 .var/2u "stats1", 223 0;
v0x1218160_0 .var/2u "strobe", 0 0;
v0x1218310_0 .net "tb_match", 0 0, L_0x121b670;  1 drivers
v0x12183e0_0 .net "tb_mismatch", 0 0, L_0x11c2a90;  1 drivers
v0x1218480_0 .net "wavedrom_enable", 0 0, v0x12153e0_0;  1 drivers
v0x1218550_0 .net "wavedrom_title", 511 0, v0x1215480_0;  1 drivers
L_0x121a970 .concat [ 1 1 0 0], L_0x1219520, L_0x11f0000;
L_0x121b2f0 .concat [ 1 1 0 0], L_0x1219520, L_0x11f0000;
L_0x121b3b0 .concat [ 1 1 0 0], L_0x121b1c0, L_0x121ace0;
L_0x121b4c0 .concat [ 1 1 0 0], L_0x1219520, L_0x11f0000;
L_0x121b670 .cmp/eeq 2, L_0x121a970, L_0x121b560;
S_0x11bf7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x11bb320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11c2e70 .functor AND 1, v0x1214fd0_0, v0x1215110_0, C4<1>, C4<1>;
L_0x11c3250 .functor NOT 1, v0x1214e90_0, C4<0>, C4<0>, C4<0>;
L_0x11c3630 .functor NOT 1, v0x1214f30_0, C4<0>, C4<0>, C4<0>;
L_0x11c38b0 .functor AND 1, L_0x11c3250, L_0x11c3630, C4<1>, C4<1>;
L_0x11dac40 .functor AND 1, L_0x11c38b0, v0x1214fd0_0, C4<1>, C4<1>;
L_0x11f0000 .functor OR 1, L_0x11c2e70, L_0x11dac40, C4<0>, C4<0>;
L_0x12189a0 .functor NOT 1, v0x1214f30_0, C4<0>, C4<0>, C4<0>;
L_0x1218a10 .functor OR 1, L_0x12189a0, v0x1215110_0, C4<0>, C4<0>;
L_0x1218b20 .functor AND 1, v0x1214fd0_0, L_0x1218a10, C4<1>, C4<1>;
L_0x1218be0 .functor NOT 1, v0x1214e90_0, C4<0>, C4<0>, C4<0>;
L_0x1218cb0 .functor OR 1, L_0x1218be0, v0x1214f30_0, C4<0>, C4<0>;
L_0x1218d20 .functor AND 1, L_0x1218b20, L_0x1218cb0, C4<1>, C4<1>;
L_0x1218ea0 .functor NOT 1, v0x1214f30_0, C4<0>, C4<0>, C4<0>;
L_0x1218f10 .functor OR 1, L_0x1218ea0, v0x1215110_0, C4<0>, C4<0>;
L_0x1218e30 .functor AND 1, v0x1214fd0_0, L_0x1218f10, C4<1>, C4<1>;
L_0x12190a0 .functor NOT 1, v0x1214e90_0, C4<0>, C4<0>, C4<0>;
L_0x12191a0 .functor OR 1, L_0x12190a0, v0x1215110_0, C4<0>, C4<0>;
L_0x1219260 .functor AND 1, L_0x1218e30, L_0x12191a0, C4<1>, C4<1>;
L_0x1219410 .functor XNOR 1, L_0x1218d20, L_0x1219260, C4<0>, C4<0>;
v0x11c23c0_0 .net *"_ivl_0", 0 0, L_0x11c2e70;  1 drivers
v0x11c27c0_0 .net *"_ivl_12", 0 0, L_0x12189a0;  1 drivers
v0x11c2ba0_0 .net *"_ivl_14", 0 0, L_0x1218a10;  1 drivers
v0x11c2f80_0 .net *"_ivl_16", 0 0, L_0x1218b20;  1 drivers
v0x11c3360_0 .net *"_ivl_18", 0 0, L_0x1218be0;  1 drivers
v0x11c3740_0 .net *"_ivl_2", 0 0, L_0x11c3250;  1 drivers
v0x11c39c0_0 .net *"_ivl_20", 0 0, L_0x1218cb0;  1 drivers
v0x1213400_0 .net *"_ivl_24", 0 0, L_0x1218ea0;  1 drivers
v0x12134e0_0 .net *"_ivl_26", 0 0, L_0x1218f10;  1 drivers
v0x12135c0_0 .net *"_ivl_28", 0 0, L_0x1218e30;  1 drivers
v0x12136a0_0 .net *"_ivl_30", 0 0, L_0x12190a0;  1 drivers
v0x1213780_0 .net *"_ivl_32", 0 0, L_0x12191a0;  1 drivers
v0x1213860_0 .net *"_ivl_36", 0 0, L_0x1219410;  1 drivers
L_0x7f3d2bdd8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1213920_0 .net *"_ivl_38", 0 0, L_0x7f3d2bdd8018;  1 drivers
v0x1213a00_0 .net *"_ivl_4", 0 0, L_0x11c3630;  1 drivers
v0x1213ae0_0 .net *"_ivl_6", 0 0, L_0x11c38b0;  1 drivers
v0x1213bc0_0 .net *"_ivl_8", 0 0, L_0x11dac40;  1 drivers
v0x1213ca0_0 .net "a", 0 0, v0x1214e90_0;  alias, 1 drivers
v0x1213d60_0 .net "b", 0 0, v0x1214f30_0;  alias, 1 drivers
v0x1213e20_0 .net "c", 0 0, v0x1214fd0_0;  alias, 1 drivers
v0x1213ee0_0 .net "d", 0 0, v0x1215110_0;  alias, 1 drivers
v0x1213fa0_0 .net "out_pos", 0 0, L_0x1219520;  alias, 1 drivers
v0x1214060_0 .net "out_sop", 0 0, L_0x11f0000;  alias, 1 drivers
v0x1214120_0 .net "pos0", 0 0, L_0x1218d20;  1 drivers
v0x12141e0_0 .net "pos1", 0 0, L_0x1219260;  1 drivers
L_0x1219520 .functor MUXZ 1, L_0x7f3d2bdd8018, L_0x1218d20, L_0x1219410, C4<>;
S_0x1214360 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x11bb320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1214e90_0 .var "a", 0 0;
v0x1214f30_0 .var "b", 0 0;
v0x1214fd0_0 .var "c", 0 0;
v0x1215070_0 .net "clk", 0 0, v0x1217d00_0;  1 drivers
v0x1215110_0 .var "d", 0 0;
v0x1215200_0 .var/2u "fail", 0 0;
v0x12152a0_0 .var/2u "fail1", 0 0;
v0x1215340_0 .net "tb_match", 0 0, L_0x121b670;  alias, 1 drivers
v0x12153e0_0 .var "wavedrom_enable", 0 0;
v0x1215480_0 .var "wavedrom_title", 511 0;
E_0x11ce660/0 .event negedge, v0x1215070_0;
E_0x11ce660/1 .event posedge, v0x1215070_0;
E_0x11ce660 .event/or E_0x11ce660/0, E_0x11ce660/1;
S_0x1214690 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1214360;
 .timescale -12 -12;
v0x12148d0_0 .var/2s "i", 31 0;
E_0x11ce500 .event posedge, v0x1215070_0;
S_0x12149d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1214360;
 .timescale -12 -12;
v0x1214bd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1214cb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1214360;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1215660 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x11bb320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12196d0 .functor NOT 1, v0x1214f30_0, C4<0>, C4<0>, C4<0>;
L_0x1219870 .functor AND 1, v0x1214e90_0, L_0x12196d0, C4<1>, C4<1>;
L_0x1219950 .functor NOT 1, v0x1214fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1219ad0 .functor AND 1, L_0x1219870, L_0x1219950, C4<1>, C4<1>;
L_0x1219c10 .functor NOT 1, v0x1215110_0, C4<0>, C4<0>, C4<0>;
L_0x1219d90 .functor AND 1, L_0x1219ad0, L_0x1219c10, C4<1>, C4<1>;
L_0x1219ee0 .functor NOT 1, v0x1214e90_0, C4<0>, C4<0>, C4<0>;
L_0x121a060 .functor AND 1, L_0x1219ee0, v0x1214f30_0, C4<1>, C4<1>;
L_0x121a170 .functor NOT 1, v0x1214fd0_0, C4<0>, C4<0>, C4<0>;
L_0x121a1e0 .functor AND 1, L_0x121a060, L_0x121a170, C4<1>, C4<1>;
L_0x121a350 .functor NOT 1, v0x1215110_0, C4<0>, C4<0>, C4<0>;
L_0x121a3c0 .functor AND 1, L_0x121a1e0, L_0x121a350, C4<1>, C4<1>;
L_0x121a4f0 .functor NOT 1, v0x1214e90_0, C4<0>, C4<0>, C4<0>;
L_0x121a560 .functor NOT 1, v0x1214f30_0, C4<0>, C4<0>, C4<0>;
L_0x121a480 .functor AND 1, L_0x121a4f0, L_0x121a560, C4<1>, C4<1>;
L_0x121a6f0 .functor NOT 1, v0x1214fd0_0, C4<0>, C4<0>, C4<0>;
L_0x121a7f0 .functor AND 1, L_0x121a480, L_0x121a6f0, C4<1>, C4<1>;
L_0x121a900 .functor NOT 1, v0x1215110_0, C4<0>, C4<0>, C4<0>;
L_0x121aa10 .functor AND 1, L_0x121a7f0, L_0x121a900, C4<1>, C4<1>;
L_0x121ab20 .functor OR 1, L_0x1219d90, L_0x121a3c0, C4<0>, C4<0>;
L_0x121ace0 .functor OR 1, L_0x121ab20, L_0x121aa10, C4<0>, C4<0>;
L_0x121ae40 .functor OR 1, v0x1214e90_0, v0x1214f30_0, C4<0>, C4<0>;
L_0x121af70 .functor OR 1, L_0x121ae40, v0x1214fd0_0, C4<0>, C4<0>;
L_0x121b030 .functor OR 1, L_0x121af70, v0x1215110_0, C4<0>, C4<0>;
L_0x121b1c0 .functor NOT 1, L_0x121b030, C4<0>, C4<0>, C4<0>;
v0x1215820_0 .net *"_ivl_0", 0 0, L_0x12196d0;  1 drivers
v0x1215900_0 .net *"_ivl_12", 0 0, L_0x1219ee0;  1 drivers
v0x12159e0_0 .net *"_ivl_14", 0 0, L_0x121a060;  1 drivers
v0x1215ad0_0 .net *"_ivl_16", 0 0, L_0x121a170;  1 drivers
v0x1215bb0_0 .net *"_ivl_18", 0 0, L_0x121a1e0;  1 drivers
v0x1215ce0_0 .net *"_ivl_2", 0 0, L_0x1219870;  1 drivers
v0x1215dc0_0 .net *"_ivl_20", 0 0, L_0x121a350;  1 drivers
v0x1215ea0_0 .net *"_ivl_24", 0 0, L_0x121a4f0;  1 drivers
v0x1215f80_0 .net *"_ivl_26", 0 0, L_0x121a560;  1 drivers
v0x12160f0_0 .net *"_ivl_28", 0 0, L_0x121a480;  1 drivers
v0x12161d0_0 .net *"_ivl_30", 0 0, L_0x121a6f0;  1 drivers
v0x12162b0_0 .net *"_ivl_32", 0 0, L_0x121a7f0;  1 drivers
v0x1216390_0 .net *"_ivl_34", 0 0, L_0x121a900;  1 drivers
v0x1216470_0 .net *"_ivl_38", 0 0, L_0x121ab20;  1 drivers
v0x1216550_0 .net *"_ivl_4", 0 0, L_0x1219950;  1 drivers
v0x1216630_0 .net *"_ivl_42", 0 0, L_0x121ae40;  1 drivers
v0x1216710_0 .net *"_ivl_44", 0 0, L_0x121af70;  1 drivers
v0x1216900_0 .net *"_ivl_6", 0 0, L_0x1219ad0;  1 drivers
v0x12169e0_0 .net *"_ivl_8", 0 0, L_0x1219c10;  1 drivers
v0x1216ac0_0 .net "a", 0 0, v0x1214e90_0;  alias, 1 drivers
v0x1216b60_0 .net "b", 0 0, v0x1214f30_0;  alias, 1 drivers
v0x1216c50_0 .net "c", 0 0, v0x1214fd0_0;  alias, 1 drivers
v0x1216d40_0 .net "d", 0 0, v0x1215110_0;  alias, 1 drivers
v0x1216e30_0 .net "out_pos", 0 0, L_0x121b1c0;  alias, 1 drivers
v0x1216ef0_0 .net "out_sop", 0 0, L_0x121ace0;  alias, 1 drivers
v0x1216fb0_0 .net "w1", 0 0, L_0x1219d90;  1 drivers
v0x1217070_0 .net "w2", 0 0, L_0x121a3c0;  1 drivers
v0x1217130_0 .net "w3", 0 0, L_0x121aa10;  1 drivers
v0x12171f0_0 .net "w4", 0 0, L_0x121b030;  1 drivers
S_0x1217370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x11bb320;
 .timescale -12 -12;
E_0x11b79f0 .event anyedge, v0x1218160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1218160_0;
    %nor/r;
    %assign/vec4 v0x1218160_0, 0;
    %wait E_0x11b79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1214360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1215200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12152a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1214360;
T_4 ;
    %wait E_0x11ce660;
    %load/vec4 v0x1215340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1215200_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1214360;
T_5 ;
    %wait E_0x11ce500;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %wait E_0x11ce500;
    %load/vec4 v0x1215200_0;
    %store/vec4 v0x12152a0_0, 0, 1;
    %fork t_1, S_0x1214690;
    %jmp t_0;
    .scope S_0x1214690;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12148d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12148d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x11ce500;
    %load/vec4 v0x12148d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12148d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12148d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1214360;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11ce660;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1215110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1214f30_0, 0;
    %assign/vec4 v0x1214e90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1215200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12152a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x11bb320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1217d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1218160_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x11bb320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1217d00_0;
    %inv;
    %store/vec4 v0x1217d00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x11bb320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1215070_0, v0x12183e0_0, v0x1217b20_0, v0x1217bc0_0, v0x1217c60_0, v0x1217da0_0, v0x1218020_0, v0x1217f80_0, v0x1217ee0_0, v0x1217e40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x11bb320;
T_9 ;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x11bb320;
T_10 ;
    %wait E_0x11ce660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12180c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12180c0_0, 4, 32;
    %load/vec4 v0x1218310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12180c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12180c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12180c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1218020_0;
    %load/vec4 v0x1218020_0;
    %load/vec4 v0x1217f80_0;
    %xor;
    %load/vec4 v0x1218020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12180c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12180c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1217ee0_0;
    %load/vec4 v0x1217ee0_0;
    %load/vec4 v0x1217e40_0;
    %xor;
    %load/vec4 v0x1217ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12180c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x12180c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12180c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response29/top_module.sv";
