{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"lu"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"lu.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"lu.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"lu.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":20
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":236
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":236
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"211"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":231
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"48"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":48
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"216"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"216"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"lu.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"lu.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"13"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"lu.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":22
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":256
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":256
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":49
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":77
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"50"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"60"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"60"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"lu.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":24
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":269
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":269
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":51
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":52
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"lu.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"lu.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":26
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":306
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":306
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":320
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":326
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":326
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":53
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":286
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"54"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"32"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"32"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":12
          , "name":"lu.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":368
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"13"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":376
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":376
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":382
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":395
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":402
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":402
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":341
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"56"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"38"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"38"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":13
          , "name":"lu.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":14
          , "name":"lu.B11"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":15
          , "name":"lu.B12"
          , "children":
          [
            {
              "type":"inst"
              , "id":38
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":418
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":418
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":413
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"58"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":16
          , "name":"lu.B13"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":17
          , "name":"lu.B14"
          , "children":
          [
            {
              "type":"inst"
              , "id":40
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":430
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":430
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":430
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":430
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":430
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":425
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"60"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":18
          , "name":"lu.B15"
          , "children":
          [
            {
              "type":"inst"
              , "id":45
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":436
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"62"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":19
          , "name":"lu.B16"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":63
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":64
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":221
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"256 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":75
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":227
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":79
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":226
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":84
      , "name":"top_update"
      , "children":
      [
        {
          "type":"bb"
          , "id":85
          , "name":"top_update.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":86
          , "name":"top_update.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":87
          , "name":"top_update.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":98
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":473
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":473
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"211"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":113
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":468
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"114"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":114
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"216"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"216"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":88
          , "name":"top_update.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":89
          , "name":"top_update.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"93"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":90
          , "name":"top_update.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":91
          , "name":"top_update.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":100
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":507
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":499
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"207"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":514
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_lu_col"
                  , "Start Cycle":"204"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":103
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":526
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_row"
                  , "Start Cycle":"217"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":104
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":532
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"217"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":115
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":491
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"116"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":116
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"222"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"222"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":92
          , "name":"top_update.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":105
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":545
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_lu_col"
                  , "Start Cycle":"11"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":106
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":551
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_row"
                  , "Start Cycle":"11"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":107
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":551
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":108
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":551
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":117
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":538
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"118"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":118
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"25"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"25"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":93
          , "name":"top_update.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":94
          , "name":"top_update.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":95
          , "name":"top_update.B10"
          , "children":
          [
            {
              "type":"inst"
              , "id":109
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":565
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":110
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":565
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":119
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":560
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"120"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":120
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":96
          , "name":"top_update.B11"
          , "children":
          [
            {
              "type":"inst"
              , "id":111
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":577
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":112
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":577
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":121
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":572
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"122"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":122
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":97
          , "name":"top_update.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":123
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":124
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":463
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":130
              , "name":"current_lu_col"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":487
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":134
              , "name":"current_row"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":488
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":138
      , "name":"left_update"
      , "children":
      [
        {
          "type":"bb"
          , "id":139
          , "name":"left_update.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":140
          , "name":"left_update.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":141
          , "name":"left_update.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":152
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":608
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":153
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":608
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"211"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":174
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":603
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"175"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":175
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"216"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"216"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":142
          , "name":"left_update.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":143
          , "name":"left_update.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"147"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":144
          , "name":"left_update.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":145
          , "name":"left_update.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":154
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":647
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":155
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":630
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"206"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":156
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":630
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"207"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":157
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":630
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"207"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":158
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":630
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"207"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":159
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":637
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_col"
                  , "Start Cycle":"214"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":160
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":651
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_lu_row"
                  , "Start Cycle":"204"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":176
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":625
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"177"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":177
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"219"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":146
          , "name":"left_update.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":161
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":677
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_lu_row"
                  , "Start Cycle":"12"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":162
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":671
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_col"
                  , "Start Cycle":"12"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":163
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":677
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":164
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":677
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":165
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":677
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":166
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":677
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":178
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":660
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"179"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":179
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"26"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"26"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":147
          , "name":"left_update.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":148
          , "name":"left_update.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":149
          , "name":"left_update.B10"
          , "children":
          [
            {
              "type":"inst"
              , "id":167
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":691
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":168
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":691
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":180
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":686
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"181"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":181
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":150
          , "name":"left_update.B11"
          , "children":
          [
            {
              "type":"inst"
              , "id":169
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":704
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":170
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":704
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":171
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":704
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":172
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":704
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":173
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":704
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":182
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":699
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"183"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":183
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":151
          , "name":"left_update.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":184
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":185
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":599
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"256 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":196
              , "name":"current_lu_row"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":622
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":200
              , "name":"current_col"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":623
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":204
      , "name":"inner_update_mm0"
      , "children":
      [
        {
          "type":"bb"
          , "id":205
          , "name":"inner_update_mm0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":206
          , "name":"inner_update_mm0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":216
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":739
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":217
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":743
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":218
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":747
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":219
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":739
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":220
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":743
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":221
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":747
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":228
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":734
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"229"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":229
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"236"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"236"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":207
          , "name":"inner_update_mm0.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":208
          , "name":"inner_update_mm0.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":222
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":809
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":223
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":817
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":224
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":840
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":225
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":840
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":230
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":796
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"231"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":231
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":209
          , "name":"inner_update_mm0.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":210
          , "name":"inner_update_mm0.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"213"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":211
          , "name":"inner_update_mm0.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":212
          , "name":"inner_update_mm0.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"215"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":213
          , "name":"inner_update_mm0.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":214
          , "name":"inner_update_mm0.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":226
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":857
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":227
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":857
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":232
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":854
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"233"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":233
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":215
          , "name":"inner_update_mm0.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":234
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":235
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":726
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":241
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":727
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":245
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":728
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":249
      , "name":"inner_update_mm1"
      , "children":
      [
        {
          "type":"bb"
          , "id":250
          , "name":"inner_update_mm1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":251
          , "name":"inner_update_mm1.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":261
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":892
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":262
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":896
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":263
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":900
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":264
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":892
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":265
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":896
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":266
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":900
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":273
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":887
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"274"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":274
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"236"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"236"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":252
          , "name":"inner_update_mm1.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":253
          , "name":"inner_update_mm1.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":267
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":962
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":268
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":970
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":269
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":993
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":270
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":993
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":275
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":949
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"276"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":276
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":254
          , "name":"inner_update_mm1.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":255
          , "name":"inner_update_mm1.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"258"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":256
          , "name":"inner_update_mm1.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":257
          , "name":"inner_update_mm1.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"260"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":258
          , "name":"inner_update_mm1.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":259
          , "name":"inner_update_mm1.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":271
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1010
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":272
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1010
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":277
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1007
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"278"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":278
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":260
          , "name":"inner_update_mm1.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":279
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":280
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":879
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":286
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":880
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":290
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":881
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":294
      , "name":"inner_update_mm2"
      , "children":
      [
        {
          "type":"bb"
          , "id":295
          , "name":"inner_update_mm2.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":296
          , "name":"inner_update_mm2.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":306
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1045
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":307
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1049
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":308
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1053
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":309
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1045
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":310
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1049
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":311
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1053
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":318
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1040
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"319"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":319
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"236"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"236"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":297
          , "name":"inner_update_mm2.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":298
          , "name":"inner_update_mm2.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":312
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1115
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":313
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1123
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":314
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1146
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":315
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1146
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":320
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1102
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"321"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":321
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":299
          , "name":"inner_update_mm2.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":300
          , "name":"inner_update_mm2.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"303"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":301
          , "name":"inner_update_mm2.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":302
          , "name":"inner_update_mm2.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"305"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":303
          , "name":"inner_update_mm2.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":304
          , "name":"inner_update_mm2.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":316
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1163
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":317
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1163
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":322
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1160
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"323"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":323
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":305
          , "name":"inner_update_mm2.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":324
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":325
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1032
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":331
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1033
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":335
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1034
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":339
      , "name":"inner_update_mm3"
      , "children":
      [
        {
          "type":"bb"
          , "id":340
          , "name":"inner_update_mm3.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":341
          , "name":"inner_update_mm3.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":351
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1198
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":352
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":353
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1206
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":354
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1198
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":355
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":356
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1206
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":363
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1193
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"364"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":364
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"236"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"236"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":342
          , "name":"inner_update_mm3.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":343
          , "name":"inner_update_mm3.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":357
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1268
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":358
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1276
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":359
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":360
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":365
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1255
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"366"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":366
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":344
          , "name":"inner_update_mm3.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":345
          , "name":"inner_update_mm3.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"348"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":346
          , "name":"inner_update_mm3.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":347
          , "name":"inner_update_mm3.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"350"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":348
          , "name":"inner_update_mm3.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":349
          , "name":"inner_update_mm3.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":361
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1316
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":362
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1316
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":367
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"368"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":368
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":350
          , "name":"inner_update_mm3.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":369
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":370
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1185
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":376
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1186
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":380
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1187
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":384
      , "name":"inner_update_mm4"
      , "children":
      [
        {
          "type":"bb"
          , "id":385
          , "name":"inner_update_mm4.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":386
          , "name":"inner_update_mm4.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":396
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1351
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":397
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1355
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":398
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1359
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":399
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1351
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":400
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1355
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":401
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1359
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"231"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":408
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1346
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"409"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":409
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"236"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"236"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":387
          , "name":"inner_update_mm4.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":388
          , "name":"inner_update_mm4.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":402
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1421
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":403
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1429
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":404
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1452
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":405
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1452
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":410
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1408
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"411"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":411
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":389
          , "name":"inner_update_mm4.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":390
          , "name":"inner_update_mm4.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"393"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":391
          , "name":"inner_update_mm4.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":392
          , "name":"inner_update_mm4.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"395"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":393
          , "name":"inner_update_mm4.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":394
          , "name":"inner_update_mm4.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":406
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1469
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":407
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1469
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":412
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1466
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"413"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":413
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":395
          , "name":"inner_update_mm4.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":414
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":415
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1338
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":421
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1339
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":425
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":83
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":64
      , "to":22
    }
    , {
      "from":64
      , "to":26
    }
    , {
      "from":64
      , "to":32
    }
    , {
      "from":64
      , "to":38
    }
    , {
      "from":64
      , "to":41
    }
    , {
      "from":64
      , "to":45
    }
    , {
      "from":64
      , "to":23
    }
    , {
      "from":64
      , "to":27
    }
    , {
      "from":64
      , "to":33
    }
    , {
      "from":64
      , "to":43
    }
    , {
      "from":21
      , "to":64
    }
    , {
      "from":36
      , "to":64
    }
    , {
      "from":24
      , "to":64
    }
    , {
      "from":29
      , "to":64
    }
    , {
      "from":64
      , "to":40
    }
    , {
      "from":37
      , "to":64
    }
    , {
      "from":25
      , "to":64
    }
    , {
      "from":30
      , "to":64
    }
    , {
      "from":64
      , "to":42
    }
    , {
      "from":75
      , "to":31
    }
    , {
      "from":28
      , "to":75
    }
    , {
      "from":79
      , "to":34
    }
    , {
      "from":35
      , "to":79
    }
    , {
      "from":48
      , "to":4
    }
    , {
      "from":48
      , "to":47
    }
    , {
      "from":3
      , "to":47
    }
    , {
      "from":20
      , "to":48
    }
    , {
      "from":21
      , "to":48
    }
    , {
      "from":13
      , "to":6
    }
    , {
      "from":13
      , "to":7
    }
    , {
      "from":4
      , "to":7
    }
    , {
      "from":50
      , "to":49
    }
    , {
      "from":7
      , "to":49
    }
    , {
      "from":22
      , "to":50
    }
    , {
      "from":23
      , "to":50
    }
    , {
      "from":50
      , "to":51
    }
    , {
      "from":24
      , "to":52
    }
    , {
      "from":25
      , "to":52
    }
    , {
      "from":54
      , "to":10
    }
    , {
      "from":54
      , "to":53
    }
    , {
      "from":52
      , "to":53
    }
    , {
      "from":28
      , "to":54
    }
    , {
      "from":29
      , "to":54
    }
    , {
      "from":30
      , "to":54
    }
    , {
      "from":56
      , "to":55
    }
    , {
      "from":10
      , "to":55
    }
    , {
      "from":35
      , "to":56
    }
    , {
      "from":36
      , "to":56
    }
    , {
      "from":37
      , "to":56
    }
    , {
      "from":56
      , "to":13
    }
    , {
      "from":58
      , "to":14
    }
    , {
      "from":58
      , "to":57
    }
    , {
      "from":6
      , "to":57
    }
    , {
      "from":38
      , "to":58
    }
    , {
      "from":39
      , "to":58
    }
    , {
      "from":60
      , "to":16
    }
    , {
      "from":60
      , "to":59
    }
    , {
      "from":14
      , "to":59
    }
    , {
      "from":40
      , "to":60
    }
    , {
      "from":41
      , "to":60
    }
    , {
      "from":42
      , "to":60
    }
    , {
      "from":43
      , "to":60
    }
    , {
      "from":44
      , "to":60
    }
    , {
      "from":62
      , "to":61
    }
    , {
      "from":16
      , "to":61
    }
    , {
      "from":45
      , "to":62
    }
    , {
      "from":46
      , "to":62
    }
    , {
      "from":62
      , "to":19
    }
    , {
      "from":47
      , "to":20
    }
    , {
      "from":20
      , "to":21
    }
    , {
      "from":49
      , "to":22
    }
    , {
      "from":49
      , "to":23
    }
    , {
      "from":51
      , "to":24
    }
    , {
      "from":51
      , "to":25
    }
    , {
      "from":53
      , "to":26
    }
    , {
      "from":53
      , "to":27
    }
    , {
      "from":26
      , "to":28
    }
    , {
      "from":27
      , "to":28
    }
    , {
      "from":26
      , "to":29
    }
    , {
      "from":27
      , "to":30
    }
    , {
      "from":55
      , "to":31
    }
    , {
      "from":55
      , "to":32
    }
    , {
      "from":55
      , "to":33
    }
    , {
      "from":55
      , "to":34
    }
    , {
      "from":31
      , "to":35
    }
    , {
      "from":32
      , "to":35
    }
    , {
      "from":34
      , "to":35
    }
    , {
      "from":33
      , "to":35
    }
    , {
      "from":31
      , "to":36
    }
    , {
      "from":32
      , "to":36
    }
    , {
      "from":34
      , "to":36
    }
    , {
      "from":33
      , "to":36
    }
    , {
      "from":31
      , "to":37
    }
    , {
      "from":33
      , "to":37
    }
    , {
      "from":34
      , "to":37
    }
    , {
      "from":32
      , "to":37
    }
    , {
      "from":57
      , "to":38
    }
    , {
      "from":38
      , "to":39
    }
    , {
      "from":59
      , "to":40
    }
    , {
      "from":59
      , "to":41
    }
    , {
      "from":59
      , "to":42
    }
    , {
      "from":59
      , "to":43
    }
    , {
      "from":40
      , "to":44
    }
    , {
      "from":41
      , "to":44
    }
    , {
      "from":42
      , "to":44
    }
    , {
      "from":43
      , "to":44
    }
    , {
      "from":61
      , "to":45
    }
    , {
      "from":45
      , "to":46
    }
    , {
      "from":44
      , "to":83
    }
    , {
      "from":46
      , "to":83
    }
    , {
      "from":39
      , "to":83
    }
    , {
      "from":83
      , "to":20
    }
    , {
      "from":124
      , "to":101
    }
    , {
      "from":124
      , "to":107
    }
    , {
      "from":124
      , "to":109
    }
    , {
      "from":124
      , "to":111
    }
    , {
      "from":99
      , "to":124
    }
    , {
      "from":104
      , "to":124
    }
    , {
      "from":108
      , "to":124
    }
    , {
      "from":130
      , "to":105
    }
    , {
      "from":102
      , "to":130
    }
    , {
      "from":134
      , "to":106
    }
    , {
      "from":103
      , "to":134
    }
    , {
      "from":114
      , "to":86
    }
    , {
      "from":114
      , "to":113
    }
    , {
      "from":85
      , "to":113
    }
    , {
      "from":98
      , "to":114
    }
    , {
      "from":99
      , "to":114
    }
    , {
      "from":93
      , "to":88
    }
    , {
      "from":93
      , "to":89
    }
    , {
      "from":86
      , "to":89
    }
    , {
      "from":116
      , "to":90
    }
    , {
      "from":116
      , "to":115
    }
    , {
      "from":89
      , "to":115
    }
    , {
      "from":100
      , "to":116
    }
    , {
      "from":102
      , "to":116
    }
    , {
      "from":103
      , "to":116
    }
    , {
      "from":104
      , "to":116
    }
    , {
      "from":118
      , "to":117
    }
    , {
      "from":90
      , "to":117
    }
    , {
      "from":108
      , "to":118
    }
    , {
      "from":118
      , "to":93
    }
    , {
      "from":120
      , "to":94
    }
    , {
      "from":120
      , "to":119
    }
    , {
      "from":88
      , "to":119
    }
    , {
      "from":109
      , "to":120
    }
    , {
      "from":110
      , "to":120
    }
    , {
      "from":122
      , "to":121
    }
    , {
      "from":94
      , "to":121
    }
    , {
      "from":111
      , "to":122
    }
    , {
      "from":112
      , "to":122
    }
    , {
      "from":122
      , "to":97
    }
    , {
      "from":113
      , "to":98
    }
    , {
      "from":98
      , "to":99
    }
    , {
      "from":115
      , "to":100
    }
    , {
      "from":100
      , "to":101
    }
    , {
      "from":100
      , "to":102
    }
    , {
      "from":101
      , "to":103
    }
    , {
      "from":101
      , "to":104
    }
    , {
      "from":117
      , "to":105
    }
    , {
      "from":117
      , "to":106
    }
    , {
      "from":117
      , "to":107
    }
    , {
      "from":105
      , "to":108
    }
    , {
      "from":106
      , "to":108
    }
    , {
      "from":107
      , "to":108
    }
    , {
      "from":119
      , "to":109
    }
    , {
      "from":109
      , "to":110
    }
    , {
      "from":121
      , "to":111
    }
    , {
      "from":111
      , "to":112
    }
    , {
      "from":110
      , "to":83
    }
    , {
      "from":112
      , "to":83
    }
    , {
      "from":83
      , "to":98
    }
    , {
      "from":83
      , "to":100
    }
    , {
      "from":153
      , "to":185
    }
    , {
      "from":185
      , "to":155
    }
    , {
      "from":164
      , "to":185
    }
    , {
      "from":185
      , "to":169
    }
    , {
      "from":185
      , "to":156
    }
    , {
      "from":185
      , "to":163
    }
    , {
      "from":185
      , "to":167
    }
    , {
      "from":185
      , "to":170
    }
    , {
      "from":185
      , "to":157
    }
    , {
      "from":166
      , "to":185
    }
    , {
      "from":185
      , "to":171
    }
    , {
      "from":185
      , "to":158
    }
    , {
      "from":185
      , "to":165
    }
    , {
      "from":185
      , "to":172
    }
    , {
      "from":196
      , "to":161
    }
    , {
      "from":160
      , "to":196
    }
    , {
      "from":200
      , "to":162
    }
    , {
      "from":159
      , "to":200
    }
    , {
      "from":175
      , "to":140
    }
    , {
      "from":175
      , "to":174
    }
    , {
      "from":139
      , "to":174
    }
    , {
      "from":152
      , "to":175
    }
    , {
      "from":153
      , "to":175
    }
    , {
      "from":147
      , "to":142
    }
    , {
      "from":147
      , "to":143
    }
    , {
      "from":140
      , "to":143
    }
    , {
      "from":177
      , "to":144
    }
    , {
      "from":177
      , "to":176
    }
    , {
      "from":143
      , "to":176
    }
    , {
      "from":154
      , "to":177
    }
    , {
      "from":159
      , "to":177
    }
    , {
      "from":160
      , "to":177
    }
    , {
      "from":179
      , "to":178
    }
    , {
      "from":144
      , "to":178
    }
    , {
      "from":164
      , "to":179
    }
    , {
      "from":166
      , "to":179
    }
    , {
      "from":179
      , "to":147
    }
    , {
      "from":181
      , "to":148
    }
    , {
      "from":181
      , "to":180
    }
    , {
      "from":142
      , "to":180
    }
    , {
      "from":167
      , "to":181
    }
    , {
      "from":168
      , "to":181
    }
    , {
      "from":183
      , "to":182
    }
    , {
      "from":148
      , "to":182
    }
    , {
      "from":169
      , "to":183
    }
    , {
      "from":170
      , "to":183
    }
    , {
      "from":171
      , "to":183
    }
    , {
      "from":172
      , "to":183
    }
    , {
      "from":173
      , "to":183
    }
    , {
      "from":183
      , "to":151
    }
    , {
      "from":174
      , "to":152
    }
    , {
      "from":152
      , "to":153
    }
    , {
      "from":176
      , "to":154
    }
    , {
      "from":154
      , "to":155
    }
    , {
      "from":154
      , "to":156
    }
    , {
      "from":154
      , "to":157
    }
    , {
      "from":154
      , "to":158
    }
    , {
      "from":155
      , "to":159
    }
    , {
      "from":156
      , "to":159
    }
    , {
      "from":157
      , "to":159
    }
    , {
      "from":158
      , "to":159
    }
    , {
      "from":154
      , "to":160
    }
    , {
      "from":178
      , "to":161
    }
    , {
      "from":178
      , "to":162
    }
    , {
      "from":178
      , "to":163
    }
    , {
      "from":161
      , "to":164
    }
    , {
      "from":162
      , "to":164
    }
    , {
      "from":163
      , "to":164
    }
    , {
      "from":178
      , "to":165
    }
    , {
      "from":161
      , "to":166
    }
    , {
      "from":162
      , "to":166
    }
    , {
      "from":165
      , "to":166
    }
    , {
      "from":180
      , "to":167
    }
    , {
      "from":167
      , "to":168
    }
    , {
      "from":182
      , "to":169
    }
    , {
      "from":182
      , "to":170
    }
    , {
      "from":182
      , "to":171
    }
    , {
      "from":182
      , "to":172
    }
    , {
      "from":169
      , "to":173
    }
    , {
      "from":170
      , "to":173
    }
    , {
      "from":171
      , "to":173
    }
    , {
      "from":172
      , "to":173
    }
    , {
      "from":168
      , "to":83
    }
    , {
      "from":173
      , "to":83
    }
    , {
      "from":83
      , "to":154
    }
    , {
      "from":83
      , "to":152
    }
    , {
      "from":235
      , "to":224
    }
    , {
      "from":235
      , "to":226
    }
    , {
      "from":219
      , "to":235
    }
    , {
      "from":225
      , "to":235
    }
    , {
      "from":241
      , "to":222
    }
    , {
      "from":220
      , "to":241
    }
    , {
      "from":245
      , "to":223
    }
    , {
      "from":221
      , "to":245
    }
    , {
      "from":229
      , "to":228
    }
    , {
      "from":205
      , "to":228
    }
    , {
      "from":216
      , "to":229
    }
    , {
      "from":217
      , "to":229
    }
    , {
      "from":218
      , "to":229
    }
    , {
      "from":219
      , "to":229
    }
    , {
      "from":220
      , "to":229
    }
    , {
      "from":221
      , "to":229
    }
    , {
      "from":229
      , "to":207
    }
    , {
      "from":231
      , "to":230
    }
    , {
      "from":207
      , "to":230
    }
    , {
      "from":225
      , "to":231
    }
    , {
      "from":231
      , "to":209
    }
    , {
      "from":213
      , "to":210
    }
    , {
      "from":209
      , "to":210
    }
    , {
      "from":213
      , "to":211
    }
    , {
      "from":215
      , "to":212
    }
    , {
      "from":210
      , "to":212
    }
    , {
      "from":215
      , "to":213
    }
    , {
      "from":233
      , "to":232
    }
    , {
      "from":212
      , "to":232
    }
    , {
      "from":226
      , "to":233
    }
    , {
      "from":227
      , "to":233
    }
    , {
      "from":233
      , "to":215
    }
    , {
      "from":228
      , "to":216
    }
    , {
      "from":228
      , "to":217
    }
    , {
      "from":228
      , "to":218
    }
    , {
      "from":216
      , "to":219
    }
    , {
      "from":217
      , "to":219
    }
    , {
      "from":218
      , "to":219
    }
    , {
      "from":216
      , "to":220
    }
    , {
      "from":217
      , "to":220
    }
    , {
      "from":218
      , "to":220
    }
    , {
      "from":216
      , "to":221
    }
    , {
      "from":217
      , "to":221
    }
    , {
      "from":218
      , "to":221
    }
    , {
      "from":230
      , "to":222
    }
    , {
      "from":230
      , "to":223
    }
    , {
      "from":230
      , "to":224
    }
    , {
      "from":223
      , "to":225
    }
    , {
      "from":222
      , "to":225
    }
    , {
      "from":224
      , "to":225
    }
    , {
      "from":232
      , "to":226
    }
    , {
      "from":226
      , "to":227
    }
    , {
      "from":83
      , "to":218
    }
    , {
      "from":227
      , "to":83
    }
    , {
      "from":83
      , "to":217
    }
    , {
      "from":83
      , "to":216
    }
    , {
      "from":280
      , "to":269
    }
    , {
      "from":280
      , "to":271
    }
    , {
      "from":264
      , "to":280
    }
    , {
      "from":270
      , "to":280
    }
    , {
      "from":286
      , "to":267
    }
    , {
      "from":265
      , "to":286
    }
    , {
      "from":290
      , "to":268
    }
    , {
      "from":266
      , "to":290
    }
    , {
      "from":274
      , "to":273
    }
    , {
      "from":250
      , "to":273
    }
    , {
      "from":261
      , "to":274
    }
    , {
      "from":262
      , "to":274
    }
    , {
      "from":263
      , "to":274
    }
    , {
      "from":264
      , "to":274
    }
    , {
      "from":265
      , "to":274
    }
    , {
      "from":266
      , "to":274
    }
    , {
      "from":274
      , "to":252
    }
    , {
      "from":276
      , "to":275
    }
    , {
      "from":252
      , "to":275
    }
    , {
      "from":270
      , "to":276
    }
    , {
      "from":276
      , "to":254
    }
    , {
      "from":258
      , "to":255
    }
    , {
      "from":254
      , "to":255
    }
    , {
      "from":258
      , "to":256
    }
    , {
      "from":260
      , "to":257
    }
    , {
      "from":255
      , "to":257
    }
    , {
      "from":260
      , "to":258
    }
    , {
      "from":278
      , "to":277
    }
    , {
      "from":257
      , "to":277
    }
    , {
      "from":271
      , "to":278
    }
    , {
      "from":272
      , "to":278
    }
    , {
      "from":278
      , "to":260
    }
    , {
      "from":273
      , "to":261
    }
    , {
      "from":273
      , "to":262
    }
    , {
      "from":273
      , "to":263
    }
    , {
      "from":261
      , "to":264
    }
    , {
      "from":262
      , "to":264
    }
    , {
      "from":263
      , "to":264
    }
    , {
      "from":261
      , "to":265
    }
    , {
      "from":262
      , "to":265
    }
    , {
      "from":263
      , "to":265
    }
    , {
      "from":261
      , "to":266
    }
    , {
      "from":262
      , "to":266
    }
    , {
      "from":263
      , "to":266
    }
    , {
      "from":275
      , "to":267
    }
    , {
      "from":275
      , "to":268
    }
    , {
      "from":275
      , "to":269
    }
    , {
      "from":268
      , "to":270
    }
    , {
      "from":267
      , "to":270
    }
    , {
      "from":269
      , "to":270
    }
    , {
      "from":277
      , "to":271
    }
    , {
      "from":271
      , "to":272
    }
    , {
      "from":83
      , "to":263
    }
    , {
      "from":83
      , "to":262
    }
    , {
      "from":272
      , "to":83
    }
    , {
      "from":83
      , "to":261
    }
    , {
      "from":325
      , "to":314
    }
    , {
      "from":325
      , "to":316
    }
    , {
      "from":309
      , "to":325
    }
    , {
      "from":315
      , "to":325
    }
    , {
      "from":331
      , "to":312
    }
    , {
      "from":310
      , "to":331
    }
    , {
      "from":335
      , "to":313
    }
    , {
      "from":311
      , "to":335
    }
    , {
      "from":319
      , "to":318
    }
    , {
      "from":295
      , "to":318
    }
    , {
      "from":306
      , "to":319
    }
    , {
      "from":307
      , "to":319
    }
    , {
      "from":308
      , "to":319
    }
    , {
      "from":309
      , "to":319
    }
    , {
      "from":310
      , "to":319
    }
    , {
      "from":311
      , "to":319
    }
    , {
      "from":319
      , "to":297
    }
    , {
      "from":321
      , "to":320
    }
    , {
      "from":297
      , "to":320
    }
    , {
      "from":315
      , "to":321
    }
    , {
      "from":321
      , "to":299
    }
    , {
      "from":303
      , "to":300
    }
    , {
      "from":299
      , "to":300
    }
    , {
      "from":303
      , "to":301
    }
    , {
      "from":305
      , "to":302
    }
    , {
      "from":300
      , "to":302
    }
    , {
      "from":305
      , "to":303
    }
    , {
      "from":323
      , "to":322
    }
    , {
      "from":302
      , "to":322
    }
    , {
      "from":316
      , "to":323
    }
    , {
      "from":317
      , "to":323
    }
    , {
      "from":323
      , "to":305
    }
    , {
      "from":318
      , "to":306
    }
    , {
      "from":318
      , "to":307
    }
    , {
      "from":318
      , "to":308
    }
    , {
      "from":306
      , "to":309
    }
    , {
      "from":307
      , "to":309
    }
    , {
      "from":308
      , "to":309
    }
    , {
      "from":306
      , "to":310
    }
    , {
      "from":307
      , "to":310
    }
    , {
      "from":308
      , "to":310
    }
    , {
      "from":306
      , "to":311
    }
    , {
      "from":307
      , "to":311
    }
    , {
      "from":308
      , "to":311
    }
    , {
      "from":320
      , "to":312
    }
    , {
      "from":320
      , "to":313
    }
    , {
      "from":320
      , "to":314
    }
    , {
      "from":313
      , "to":315
    }
    , {
      "from":312
      , "to":315
    }
    , {
      "from":314
      , "to":315
    }
    , {
      "from":322
      , "to":316
    }
    , {
      "from":316
      , "to":317
    }
    , {
      "from":317
      , "to":83
    }
    , {
      "from":83
      , "to":306
    }
    , {
      "from":83
      , "to":307
    }
    , {
      "from":83
      , "to":308
    }
    , {
      "from":370
      , "to":359
    }
    , {
      "from":370
      , "to":361
    }
    , {
      "from":354
      , "to":370
    }
    , {
      "from":360
      , "to":370
    }
    , {
      "from":376
      , "to":357
    }
    , {
      "from":355
      , "to":376
    }
    , {
      "from":380
      , "to":358
    }
    , {
      "from":356
      , "to":380
    }
    , {
      "from":364
      , "to":363
    }
    , {
      "from":340
      , "to":363
    }
    , {
      "from":351
      , "to":364
    }
    , {
      "from":352
      , "to":364
    }
    , {
      "from":353
      , "to":364
    }
    , {
      "from":354
      , "to":364
    }
    , {
      "from":355
      , "to":364
    }
    , {
      "from":356
      , "to":364
    }
    , {
      "from":364
      , "to":342
    }
    , {
      "from":366
      , "to":365
    }
    , {
      "from":342
      , "to":365
    }
    , {
      "from":360
      , "to":366
    }
    , {
      "from":366
      , "to":344
    }
    , {
      "from":348
      , "to":345
    }
    , {
      "from":344
      , "to":345
    }
    , {
      "from":348
      , "to":346
    }
    , {
      "from":350
      , "to":347
    }
    , {
      "from":345
      , "to":347
    }
    , {
      "from":350
      , "to":348
    }
    , {
      "from":368
      , "to":367
    }
    , {
      "from":347
      , "to":367
    }
    , {
      "from":361
      , "to":368
    }
    , {
      "from":362
      , "to":368
    }
    , {
      "from":368
      , "to":350
    }
    , {
      "from":363
      , "to":351
    }
    , {
      "from":363
      , "to":352
    }
    , {
      "from":363
      , "to":353
    }
    , {
      "from":351
      , "to":354
    }
    , {
      "from":352
      , "to":354
    }
    , {
      "from":353
      , "to":354
    }
    , {
      "from":351
      , "to":355
    }
    , {
      "from":352
      , "to":355
    }
    , {
      "from":353
      , "to":355
    }
    , {
      "from":351
      , "to":356
    }
    , {
      "from":352
      , "to":356
    }
    , {
      "from":353
      , "to":356
    }
    , {
      "from":365
      , "to":357
    }
    , {
      "from":365
      , "to":358
    }
    , {
      "from":365
      , "to":359
    }
    , {
      "from":358
      , "to":360
    }
    , {
      "from":357
      , "to":360
    }
    , {
      "from":359
      , "to":360
    }
    , {
      "from":367
      , "to":361
    }
    , {
      "from":361
      , "to":362
    }
    , {
      "from":83
      , "to":353
    }
    , {
      "from":83
      , "to":351
    }
    , {
      "from":362
      , "to":83
    }
    , {
      "from":83
      , "to":352
    }
    , {
      "from":415
      , "to":404
    }
    , {
      "from":415
      , "to":406
    }
    , {
      "from":399
      , "to":415
    }
    , {
      "from":405
      , "to":415
    }
    , {
      "from":421
      , "to":402
    }
    , {
      "from":400
      , "to":421
    }
    , {
      "from":425
      , "to":403
    }
    , {
      "from":401
      , "to":425
    }
    , {
      "from":409
      , "to":408
    }
    , {
      "from":385
      , "to":408
    }
    , {
      "from":396
      , "to":409
    }
    , {
      "from":397
      , "to":409
    }
    , {
      "from":398
      , "to":409
    }
    , {
      "from":399
      , "to":409
    }
    , {
      "from":400
      , "to":409
    }
    , {
      "from":401
      , "to":409
    }
    , {
      "from":409
      , "to":387
    }
    , {
      "from":411
      , "to":410
    }
    , {
      "from":387
      , "to":410
    }
    , {
      "from":405
      , "to":411
    }
    , {
      "from":411
      , "to":389
    }
    , {
      "from":393
      , "to":390
    }
    , {
      "from":389
      , "to":390
    }
    , {
      "from":393
      , "to":391
    }
    , {
      "from":395
      , "to":392
    }
    , {
      "from":390
      , "to":392
    }
    , {
      "from":395
      , "to":393
    }
    , {
      "from":413
      , "to":412
    }
    , {
      "from":392
      , "to":412
    }
    , {
      "from":406
      , "to":413
    }
    , {
      "from":407
      , "to":413
    }
    , {
      "from":413
      , "to":395
    }
    , {
      "from":408
      , "to":396
    }
    , {
      "from":408
      , "to":397
    }
    , {
      "from":408
      , "to":398
    }
    , {
      "from":396
      , "to":399
    }
    , {
      "from":397
      , "to":399
    }
    , {
      "from":398
      , "to":399
    }
    , {
      "from":396
      , "to":400
    }
    , {
      "from":397
      , "to":400
    }
    , {
      "from":398
      , "to":400
    }
    , {
      "from":396
      , "to":401
    }
    , {
      "from":397
      , "to":401
    }
    , {
      "from":398
      , "to":401
    }
    , {
      "from":410
      , "to":402
    }
    , {
      "from":410
      , "to":403
    }
    , {
      "from":410
      , "to":404
    }
    , {
      "from":403
      , "to":405
    }
    , {
      "from":402
      , "to":405
    }
    , {
      "from":404
      , "to":405
    }
    , {
      "from":412
      , "to":406
    }
    , {
      "from":406
      , "to":407
    }
    , {
      "from":83
      , "to":398
    }
    , {
      "from":83
      , "to":397
    }
    , {
      "from":407
      , "to":83
    }
    , {
      "from":83
      , "to":396
    }
  ]
}
