
---------- Begin Simulation Statistics ----------
final_tick                                88136333500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147428                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   147719                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   678.30                       # Real time elapsed on the host
host_tick_rate                              129937734                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100197289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088136                       # Number of seconds simulated
sim_ticks                                 88136333500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.691057                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095509                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2102003                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81412                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727983                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                354                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             874                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              520                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478404                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65541                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          237                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100197289                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.762727                       # CPI: cycles per instruction
system.cpu.discardedOps                        190879                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610227                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401935                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001211                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43416813                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.567303                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        176272667                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46532103     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693489     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950959     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100197289                       # Class of committed instruction
system.cpu.tickCycles                       132855854                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   150                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546099                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            722                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109095                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190557                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78168                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168279                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168279                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109095                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       823473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29947584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29947584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277374                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277374                       # Request fanout histogram
system.membus.respLayer1.occupancy         1505275250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1366385000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       806928                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          173130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286330                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286329                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     84993664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85060800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          269427                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12195648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           981830                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 980986     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    837      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             981830                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1328341000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067483997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               434951                       # number of demand (read+write) hits
system.l2.demand_hits::total                   435025                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data              434951                       # number of overall hits
system.l2.overall_hits::total                  435025                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276705                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277378                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            276705                       # number of overall misses
system.l2.overall_misses::total                277378                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52393000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24083034000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24135427000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52393000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24083034000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24135427000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711656                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712403                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711656                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712403                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.900937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.388818                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.389355                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.900937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.388818                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.389355                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77849.925706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87035.051770                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87012.765973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77849.925706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87035.051770                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87012.765973                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190557                       # number of writebacks
system.l2.writebacks::total                    190557                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277375                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21315826000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21361489000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21315826000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21361489000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.388814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.389351                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.388814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.389351                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67849.925706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77035.315972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77013.029292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67849.925706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77035.315972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77013.029292                       # average overall mshr miss latency
system.l2.replacements                         269427                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       616371                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           616371                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       616371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       616371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            118050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                118050                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168280                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15091640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15091640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.587713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.587713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89681.720941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89681.720941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13408850000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13408850000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.587713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.587713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79681.780366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79681.780366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77849.925706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77849.925706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67849.925706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67849.925706                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        316901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            316901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8991394000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8991394000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.254922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.254922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82927.313811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82927.313811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7906976000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7906976000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.254915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.254915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72927.782184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72927.782184                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8043.553948                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277619                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.126421                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.747029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.198371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7997.608548                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981879                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4079                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3643                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11663347                       # Number of tag accesses
system.l2.tags.data_accesses                 11663347                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17708864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17751936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12195648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12195648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          276701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              277374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       190557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             190557                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            488697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         200925808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             201414505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       488697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           488697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      138372536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138372536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      138372536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           488697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        200925808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            339787041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    190557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012828362500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              752105                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179468                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277374                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190557                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277374                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190557                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    659                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11927                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4734643250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1383575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9923049500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17110.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35860.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   154567                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98593                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277374                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190557                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  207283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   65910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       214083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    139.681451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.124122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.671517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       158259     73.92%     73.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30535     14.26%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4349      2.03%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2317      1.08%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10445      4.88%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          821      0.38%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          512      0.24%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          372      0.17%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6473      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       214083                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.455413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.857162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.964380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11187     98.87%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           68      0.60%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           13      0.11%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.04%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.24%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.839417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.806914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.058699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6787     59.98%     59.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              138      1.22%     61.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3834     33.88%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              536      4.74%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.14%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17709760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   42176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12194432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17751936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12195648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       200.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       138.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    201.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88136298000                       # Total gap between requests
system.mem_ctrls.avgGap                     188353.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17666688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12194432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 488697.433732026082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 200447276.377794861794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 138358739.418176501989                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       276701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       190557                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18084000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9904965500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2057240547250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26870.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35796.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10795932.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            763708680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            405894225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           984763080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          495670320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6957110160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26052185160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11905669920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47565001545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.675292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30682115000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2942940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54511278500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            764915340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            406550760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           990982020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          498938040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6957110160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26420597250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11595428160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47634521730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.464072                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29877953500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2942940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55315440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     88136333500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663552                       # number of overall hits
system.cpu.icache.overall_hits::total         9663552                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55055500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55055500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55055500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55055500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664299                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73702.141901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73702.141901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73702.141901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73702.141901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54308500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54308500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72702.141901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72702.141901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72702.141901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72702.141901                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663552                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55055500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55055500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73702.141901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73702.141901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72702.141901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72702.141901                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.373190                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12937.481928                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.373190                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19329345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19329345                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51315626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51315626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51316135                       # number of overall hits
system.cpu.dcache.overall_hits::total        51316135                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770327                       # number of overall misses
system.cpu.dcache.overall_misses::total        770327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31450800491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31450800491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31450800491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31450800491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52078043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52078043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52086462                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52086462                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014789                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41251.441784                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41251.441784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40827.856859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40827.856859                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       195208                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3256                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.953317                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       616371                       # number of writebacks
system.cpu.dcache.writebacks::total            616371                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58666                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711656                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29122167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29122167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29722535999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29722535999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41381.351501                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41381.351501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41765.313577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41765.313577                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710631                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40710175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40710175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12777389000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12777389000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41127607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41127607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30609.510052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30609.510052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12359229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12359229500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29608.547486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29608.547486                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18673411491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18673411491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54128.183808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54128.183808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58655                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58655                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16762938000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16762938000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58544.120420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58544.120420                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    600368499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    600368499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75947.944213                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75947.944213                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.857389                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711655                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.108270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.857389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104884731                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104884731                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88136333500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
