(edif ddr_hw_test
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 8 27 17 44 53)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ddr_hw_test.ngc ddr_hw_test.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell OBUFDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
            (port OB
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell PLL_BASE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ddr_hw_test_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ddr_hw_test
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK_100M
              (direction INPUT)
            )
            (port (array (rename DPSwitch "DPSwitch<7:0>") 8)
              (direction INPUT))
            (port (array (rename Switch "Switch<7:0>") 8)
              (direction INPUT))
            (port (array (rename LED "LED<7:0>") 8)
              (direction OUTPUT))
            (designator "xc6slx9-3-csg324")
            (property TYPE (string "ddr_hw_test") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:DPSwitch<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:Switch<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:LED<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "ddr_clk_mod,clk_wiz_v3_6,{component_name=ddr_clk_mod,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,feedback_source=FDBK_AUTO,primtype_sel=PLL_BASE,num_out_clk=2,clkin1_period=10.000,clkin2_period=10.000,use_power_down=false,use_reset=true,use_locked=true,use_inclk_stopped=false,use_status=false,use_freeze=false,use_clk_valid=false,feedback_type=SINGLE,clock_mgr_type=AUTO,manual_override=false}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ddr_hw_test_ddr_hw_test") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ddr_sdram_ddr_clocks_clkin1_buf "ddr_sdram/ddr_clocks/clkin1_buf")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename ddr_sdram_ddr_clocks_clkf_buf "ddr_sdram/ddr_clocks/clkf_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename ddr_sdram_ddr_clocks_clkout1_buf "ddr_sdram/ddr_clocks/clkout1_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename ddr_sdram_ddr_clocks_clkout2_buf "ddr_sdram/ddr_clocks/clkout2_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename ddr_sdram_diff_clk_buff "ddr_sdram/diff_clk_buff")
              (viewRef view_1 (cellRef OBUFDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
              (property SLEW (string "SLOW") (owner "Xilinx"))
            )
            (instance (rename LED_7_OBUF_renamed_0 "LED_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance LED_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ddr_sdram_ddr_clocks_pll_base_inst "ddr_sdram/ddr_clocks/pll_base_inst")
              (viewRef view_1 (cellRef PLL_BASE (libraryRef UNISIMS)))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "CLKFBOUT") (owner "Xilinx"))
              (property COMPENSATION (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property RESET_ON_LOSS_OF_LOCK (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_MULT (integer 10) (owner "Xilinx"))
              (property CLKOUT0_DIVIDE (integer 6) (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 3) (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 1) (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKIN_PERIOD (string "10.000000") (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number 0) (owner "Xilinx"))
              (property REF_JITTER (number (e 1 -2)) (owner "Xilinx"))
            )
            (net CLK_100M
              (joined
                (portRef CLK_100M)
                (portRef I (instanceRef ddr_sdram_ddr_clocks_clkin1_buf))
              )
            )
            (net LED_7_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef LED_7_OBUF_renamed_0))
                (portRef I (instanceRef LED_6_OBUF))
                (portRef I (instanceRef LED_5_OBUF))
                (portRef I (instanceRef LED_4_OBUF))
                (portRef I (instanceRef LED_3_OBUF))
                (portRef I (instanceRef LED_2_OBUF))
                (portRef I (instanceRef LED_1_OBUF))
                (portRef I (instanceRef LED_0_OBUF))
                (portRef RST (instanceRef ddr_sdram_ddr_clocks_pll_base_inst))
              )
            )
            (net (rename ddr_sdram_ddr_clocks_clkin1 "ddr_sdram/ddr_clocks/clkin1")
              (joined
                (portRef O (instanceRef ddr_sdram_ddr_clocks_clkin1_buf))
                (portRef CLKIN (instanceRef ddr_sdram_ddr_clocks_pll_base_inst))
              )
            )
            (net (rename ddr_sdram_ddr_clocks_clkfbout "ddr_sdram/ddr_clocks/clkfbout")
              (joined
                (portRef I (instanceRef ddr_sdram_ddr_clocks_clkf_buf))
                (portRef CLKFBOUT (instanceRef ddr_sdram_ddr_clocks_pll_base_inst))
              )
            )
            (net (rename ddr_sdram_ddr_clocks_clkout0 "ddr_sdram/ddr_clocks/clkout0")
              (joined
                (portRef I (instanceRef ddr_sdram_ddr_clocks_clkout1_buf))
                (portRef CLKOUT0 (instanceRef ddr_sdram_ddr_clocks_pll_base_inst))
              )
            )
            (net (rename ddr_sdram_ddr_clocks_clkout1 "ddr_sdram/ddr_clocks/clkout1")
              (joined
                (portRef I (instanceRef ddr_sdram_ddr_clocks_clkout2_buf))
                (portRef CLKOUT1 (instanceRef ddr_sdram_ddr_clocks_pll_base_inst))
              )
            )
            (net (rename ddr_sdram_ddr_clocks_clkfbout_buf "ddr_sdram/ddr_clocks/clkfbout_buf")
              (joined
                (portRef O (instanceRef ddr_sdram_ddr_clocks_clkf_buf))
                (portRef CLKFBIN (instanceRef ddr_sdram_ddr_clocks_pll_base_inst))
              )
            )
            (net (rename ddr_sdram_DDR_CLK_166M "ddr_sdram/DDR_CLK_166M")
              (joined
                (portRef I (instanceRef ddr_sdram_diff_clk_buff))
                (portRef O (instanceRef ddr_sdram_ddr_clocks_clkout1_buf))
              )
            )
            (net (rename LED_7_ "LED<7>")
              (joined
                (portRef (member LED 0))
                (portRef O (instanceRef LED_7_OBUF_renamed_0))
              )
            )
            (net (rename LED_6_ "LED<6>")
              (joined
                (portRef (member LED 1))
                (portRef O (instanceRef LED_6_OBUF))
              )
            )
            (net (rename LED_5_ "LED<5>")
              (joined
                (portRef (member LED 2))
                (portRef O (instanceRef LED_5_OBUF))
              )
            )
            (net (rename LED_4_ "LED<4>")
              (joined
                (portRef (member LED 3))
                (portRef O (instanceRef LED_4_OBUF))
              )
            )
            (net (rename LED_3_ "LED<3>")
              (joined
                (portRef (member LED 4))
                (portRef O (instanceRef LED_3_OBUF))
              )
            )
            (net (rename LED_2_ "LED<2>")
              (joined
                (portRef (member LED 5))
                (portRef O (instanceRef LED_2_OBUF))
              )
            )
            (net (rename LED_1_ "LED<1>")
              (joined
                (portRef (member LED 6))
                (portRef O (instanceRef LED_1_OBUF))
              )
            )
            (net (rename LED_0_ "LED<0>")
              (joined
                (portRef (member LED 7))
                (portRef O (instanceRef LED_0_OBUF))
              )
            )
          )
      )
    )
  )

  (design ddr_hw_test
    (cellRef ddr_hw_test
      (libraryRef ddr_hw_test_lib)
    )
    (property PART (string "xc6slx9-3-csg324") (owner "Xilinx"))
  )
)

