{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560307532238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560307532240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 23:45:32 2019 " "Processing started: Tue Jun 11 23:45:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560307532240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307532240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Jogo -c Jogo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307532240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560307532657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560307532657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod " "Found design unit 1: Decod7seg-decod" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552944 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Topo-tp " "Found design unit 1: Topo-tp" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ButtonSync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ButtonSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552946 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-path " "Found design unit 1: Datapath-path" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_clock-topo_beh " "Found design unit 1: FSM_clock-topo_beh" {  } { { "FSM_clock.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/FSM_clock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552949 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "FSM_clock.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/FSM_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-control " "Found design unit 1: Controle-control" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552950 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led-led " "Found design unit 1: Led-led" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552952 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecodBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodBCD-decodB " "Found design unit 1: DecodBCD-decodB" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552953 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodBCD " "Found entity 1: DecodBCD" {  } { { "DecodBCD.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/DecodBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequencer-seq " "Found design unit 1: Sequencer-seq" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Found entity 1: Sequencer" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_round-countR " "Found design unit 1: Counter_round-countR" {  } { { "Counter_round.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_round.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "Counter_round.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_round.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_time-countT " "Found design unit 1: Counter_time-countT" {  } { { "Counter_time.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_time.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "Counter_time.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_time.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552955 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Counter_point0.vhd " "Can't analyze file -- file Counter_point0.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1560307552956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_point.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter_point.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_point-countP " "Found design unit 1: Counter_point-countP" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552956 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_point " "Found entity 1: Counter_point" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560307552956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307552956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560307553043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bt3 Topo.vhd(26) " "Verilog HDL or VHDL warning at Topo.vhd(26): object \"bt3\" assigned a value but never read" {  } { { "Topo.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560307553044 "|Topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:BT " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:BT\"" {  } { { "Topo.vhd" "BT" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:CONTROL " "Elaborating entity \"Controle\" for hierarchy \"Controle:CONTROL\"" {  } { { "Topo.vhd" "CONTROL" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553048 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop Controle.vhd(77) " "VHDL Process Statement warning at Controle.vhd(77): signal \"Stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_time Controle.vhd(77) " "VHDL Process Statement warning at Controle.vhd(77): signal \"end_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_time Controle.vhd(79) " "VHDL Process Statement warning at Controle.vhd(79): signal \"end_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow Controle.vhd(92) " "VHDL Process Statement warning at Controle.vhd(92): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game Controle.vhd(92) " "VHDL Process Statement warning at Controle.vhd(92): signal \"end_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win0 Controle.vhd(92) " "VHDL Process Statement warning at Controle.vhd(92): signal \"win0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win1 Controle.vhd(92) " "VHDL Process Statement warning at Controle.vhd(92): signal \"win1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow Controle.vhd(94) " "VHDL Process Statement warning at Controle.vhd(94): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game Controle.vhd(94) " "VHDL Process Statement warning at Controle.vhd(94): signal \"end_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win0 Controle.vhd(94) " "VHDL Process Statement warning at Controle.vhd(94): signal \"win0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win1 Controle.vhd(94) " "VHDL Process Statement warning at Controle.vhd(94): signal \"win1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ProximoEstado Controle.vhd(39) " "VHDL Process Statement warning at Controle.vhd(39): inferring latch(es) for signal or variable \"ProximoEstado\", which holds its previous value in one or more paths through the process" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Wait_C Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Wait_C\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Next_Round Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Next_Round\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Result Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Result\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Check Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Check\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Play Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Play\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Setup Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Setup\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ProximoEstado.Start Controle.vhd(39) " "Inferred latch for \"ProximoEstado.Start\" at Controle.vhd(39)" {  } { { "Controle.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553049 "|Topo|Controle:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DTPATH " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DTPATH\"" {  } { { "Topo.vhd" "DTPATH" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Topo.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "User Datapath.vhd(39) " "Verilog HDL or VHDL warning at Datapath.vhd(39): object \"User\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560307553051 "|Topo|Datapath:DTPATH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLKHZ Datapath.vhd(139) " "Inferred latch for \"CLKHZ\" at Datapath.vhd(139)" {  } { { "Datapath.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553051 "|Topo|Datapath:DTPATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:DTPATH\|FSM_clock:C1 " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:DTPATH\|FSM_clock:C1\"" {  } { { "Datapath.vhd" "C1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequencer Datapath:DTPATH\|Sequencer:S1 " "Elaborating entity \"Sequencer\" for hierarchy \"Datapath:DTPATH\|Sequencer:S1\"" {  } { { "Datapath.vhd" "S1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553054 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[0\] Sequencer.vhd(36) " "Inferred latch for \"prox\[0\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553055 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[1\] Sequencer.vhd(36) " "Inferred latch for \"prox\[1\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553055 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[2\] Sequencer.vhd(36) " "Inferred latch for \"prox\[2\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553055 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox\[3\] Sequencer.vhd(36) " "Inferred latch for \"prox\[3\]\" at Sequencer.vhd(36)" {  } { { "Sequencer.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Sequencer.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553055 "|Topo|Datapath:DTPATH|Sequencer:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:DTPATH\|Counter_round:CR1 " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:DTPATH\|Counter_round:CR1\"" {  } { { "Datapath.vhd" "CR1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:DTPATH\|Counter_time:CT1 " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:DTPATH\|Counter_time:CT1\"" {  } { { "Datapath.vhd" "CT1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_point Datapath:DTPATH\|Counter_point:CP0 " "Elaborating entity \"Counter_point\" for hierarchy \"Datapath:DTPATH\|Counter_point:CP0\"" {  } { { "Datapath.vhd" "CP0" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553057 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HexSeq Counter_point.vhd(27) " "VHDL Process Statement warning at Counter_point.vhd(27): signal \"HexSeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_point.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Counter_point.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560307553059 "|Topo|Datapath:DTPATH|Counter_point:CP0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led Datapath:DTPATH\|Led:L1 " "Elaborating entity \"Led\" for hierarchy \"Datapath:DTPATH\|Led:L1\"" {  } { { "Datapath.vhd" "L1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553068 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "9 10 Led.vhd(66) " "VHDL expression error at Led.vhd(66): expression has 9 elements, but must have 10 elements" {  } { { "Led.vhd" "" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Led.vhd" 66 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1560307553071 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Datapath:DTPATH\|Led:L1 " "Can't elaborate user hierarchy \"Datapath:DTPATH\|Led:L1\"" {  } { { "Datapath.vhd" "L1" { Text "/home/josef/Documentos/Programacao/git/Blackjack-29/Datapath.vhd" 185 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560307553072 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "988 " "Peak virtual memory: 988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560307553190 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 11 23:45:53 2019 " "Processing ended: Tue Jun 11 23:45:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560307553190 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560307553190 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560307553190 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553190 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560307553377 ""}
