

================================================================
== Vitis HLS Report for 'syr2k'
================================================================
* Date:           Fri Feb 21 05:31:10 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.517 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45738|    45738|  0.229 ms|  0.229 ms|  45739|  45739|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84   |syr2k_Pipeline_lprd_1_lprd_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        |grp_syr2k_Pipeline_lp1_lp2_fu_108        |syr2k_Pipeline_lp1_lp2        |    16712|    16712|  83.560 us|  83.560 us|  16712|  16712|       no|
        |grp_syr2k_Pipeline_lp4_lp5_fu_117        |syr2k_Pipeline_lp4_lp5        |    16712|    16712|  83.560 us|  83.560 us|  16712|  16712|       no|
        |grp_syr2k_Pipeline_lp7_lp8_fu_125        |syr2k_Pipeline_lp7_lp8        |     4109|     4109|  20.545 us|  20.545 us|   4109|   4109|       no|
        |grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135  |syr2k_Pipeline_lpwr_1_lpwr_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   128|    41729|    23290|    -|
|Memory               |        0|     -|        0|        0|   49|
|Multiplexer          |        -|     -|        -|     3183|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   128|    41744|    26473|   49|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|        4|        6|   15|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|        1|        2|    5|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------+---------+----+-------+------+-----+
    |                 Instance                |             Module             | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------------------------------+--------------------------------+---------+----+-------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U125      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U126      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U127      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U128      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U129      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U130      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U131      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U132      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U133      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U134      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U135      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U136      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U137      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U138      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U139      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U140      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U141       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U142       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U143       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U151       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U153       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U154       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U155       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U156       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U157       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U158       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U159       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U160       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U161       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U162       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U163       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U164       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U165       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U166       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U167       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U168       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U169       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U170       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U171       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U172       |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |grp_syr2k_Pipeline_lp1_lp2_fu_108        |syr2k_Pipeline_lp1_lp2          |        0|   0|  16734|  8333|    0|
    |grp_syr2k_Pipeline_lp4_lp5_fu_117        |syr2k_Pipeline_lp4_lp5          |        0|   0|  16734|  8333|    0|
    |grp_syr2k_Pipeline_lp7_lp8_fu_125        |syr2k_Pipeline_lp7_lp8          |        0|   0|    320|   210|    0|
    |grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84   |syr2k_Pipeline_lprd_1_lprd_2    |        0|   0|     42|   178|    0|
    |grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135  |syr2k_Pipeline_lpwr_1_lpwr_2    |        0|   0|     43|   220|    0|
    +-----------------------------------------+--------------------------------+---------+----+-------+------+-----+
    |Total                                    |                                |        0| 128|  41729| 23290|    0|
    +-----------------------------------------+--------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A0_U     |buff_A0_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_A1_U     |buff_A0_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_B0_U     |buff_A0_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_C_U      |buff_C_RAM_AUTO_1R1W        |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |buff_D_out_U  |buff_C_RAM_AUTO_1R1W        |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |tmp1_U        |buff_C_RAM_AUTO_1R1W        |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |tmp2_U        |buff_C_RAM_AUTO_1R1W        |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                            |        0|  0|   0|   49| 28672|  224|     7|       917504|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  59|         11|    1|         11|
    |buff_A0_address0     |  14|          3|   12|         36|
    |buff_A0_ce0          |  14|          3|    1|          3|
    |buff_A0_ce1          |   9|          2|    1|          2|
    |buff_A0_ce10         |   9|          2|    1|          2|
    |buff_A0_ce11         |   9|          2|    1|          2|
    |buff_A0_ce12         |   9|          2|    1|          2|
    |buff_A0_ce13         |   9|          2|    1|          2|
    |buff_A0_ce14         |   9|          2|    1|          2|
    |buff_A0_ce15         |   9|          2|    1|          2|
    |buff_A0_ce2          |   9|          2|    1|          2|
    |buff_A0_ce3          |   9|          2|    1|          2|
    |buff_A0_ce4          |   9|          2|    1|          2|
    |buff_A0_ce5          |   9|          2|    1|          2|
    |buff_A0_ce6          |   9|          2|    1|          2|
    |buff_A0_ce7          |   9|          2|    1|          2|
    |buff_A0_ce8          |   9|          2|    1|          2|
    |buff_A0_ce9          |   9|          2|    1|          2|
    |buff_A0_we0          |   9|          2|    1|          2|
    |buff_A1_address0     |  14|          3|   12|         36|
    |buff_A1_ce0          |  14|          3|    1|          3|
    |buff_A1_ce1          |   9|          2|    1|          2|
    |buff_A1_ce10         |   9|          2|    1|          2|
    |buff_A1_ce11         |   9|          2|    1|          2|
    |buff_A1_ce12         |   9|          2|    1|          2|
    |buff_A1_ce13         |   9|          2|    1|          2|
    |buff_A1_ce14         |   9|          2|    1|          2|
    |buff_A1_ce15         |   9|          2|    1|          2|
    |buff_A1_ce2          |   9|          2|    1|          2|
    |buff_A1_ce3          |   9|          2|    1|          2|
    |buff_A1_ce4          |   9|          2|    1|          2|
    |buff_A1_ce5          |   9|          2|    1|          2|
    |buff_A1_ce6          |   9|          2|    1|          2|
    |buff_A1_ce7          |   9|          2|    1|          2|
    |buff_A1_ce8          |   9|          2|    1|          2|
    |buff_A1_ce9          |   9|          2|    1|          2|
    |buff_A1_we0          |   9|          2|    1|          2|
    |buff_B0_address0     |  20|          4|   12|         48|
    |buff_B0_address1     |  14|          3|   12|         36|
    |buff_B0_address10    |  14|          3|   12|         36|
    |buff_B0_address11    |  14|          3|   12|         36|
    |buff_B0_address12    |  14|          3|   12|         36|
    |buff_B0_address13    |  14|          3|   12|         36|
    |buff_B0_address14    |  14|          3|   12|         36|
    |buff_B0_address15    |  14|          3|   12|         36|
    |buff_B0_address2     |  14|          3|   12|         36|
    |buff_B0_address3     |  14|          3|   12|         36|
    |buff_B0_address4     |  14|          3|   12|         36|
    |buff_B0_address5     |  14|          3|   12|         36|
    |buff_B0_address6     |  14|          3|   12|         36|
    |buff_B0_address7     |  14|          3|   12|         36|
    |buff_B0_address8     |  14|          3|   12|         36|
    |buff_B0_address9     |  14|          3|   12|         36|
    |buff_B0_ce0          |  20|          4|    1|          4|
    |buff_B0_ce1          |  14|          3|    1|          3|
    |buff_B0_ce10         |  14|          3|    1|          3|
    |buff_B0_ce11         |  14|          3|    1|          3|
    |buff_B0_ce12         |  14|          3|    1|          3|
    |buff_B0_ce13         |  14|          3|    1|          3|
    |buff_B0_ce14         |  14|          3|    1|          3|
    |buff_B0_ce15         |  14|          3|    1|          3|
    |buff_B0_ce2          |  14|          3|    1|          3|
    |buff_B0_ce3          |  14|          3|    1|          3|
    |buff_B0_ce4          |  14|          3|    1|          3|
    |buff_B0_ce5          |  14|          3|    1|          3|
    |buff_B0_ce6          |  14|          3|    1|          3|
    |buff_B0_ce7          |  14|          3|    1|          3|
    |buff_B0_ce8          |  14|          3|    1|          3|
    |buff_B0_ce9          |  14|          3|    1|          3|
    |buff_B0_we0          |   9|          2|    1|          2|
    |buff_C_address0      |  14|          3|   12|         36|
    |buff_C_ce0           |  14|          3|    1|          3|
    |buff_C_we0           |   9|          2|    1|          2|
    |buff_D_out_address0  |  20|          4|   12|         48|
    |buff_D_out_ce0       |  20|          4|    1|          4|
    |buff_D_out_d0        |  14|          3|   32|         96|
    |buff_D_out_we0       |  14|          3|    1|          3|
    |grp_fu_153_ce        |  20|          4|    1|          4|
    |grp_fu_153_p0        |  20|          4|   32|        128|
    |grp_fu_153_p1        |  20|          4|   32|        128|
    |grp_fu_157_ce        |  20|          4|    1|          4|
    |grp_fu_157_p0        |  20|          4|   32|        128|
    |grp_fu_157_p1        |  20|          4|   32|        128|
    |grp_fu_161_ce        |  14|          3|    1|          3|
    |grp_fu_161_p0        |  14|          3|   32|         96|
    |grp_fu_161_p1        |  14|          3|   32|         96|
    |grp_fu_165_ce        |  14|          3|    1|          3|
    |grp_fu_165_p0        |  14|          3|   32|         96|
    |grp_fu_165_p1        |  14|          3|   32|         96|
    |grp_fu_169_ce        |  14|          3|    1|          3|
    |grp_fu_169_p0        |  14|          3|   32|         96|
    |grp_fu_169_p1        |  14|          3|   32|         96|
    |grp_fu_173_ce        |  14|          3|    1|          3|
    |grp_fu_173_p0        |  14|          3|   32|         96|
    |grp_fu_173_p1        |  14|          3|   32|         96|
    |grp_fu_177_ce        |  14|          3|    1|          3|
    |grp_fu_177_p0        |  14|          3|   32|         96|
    |grp_fu_177_p1        |  14|          3|   32|         96|
    |grp_fu_181_ce        |  14|          3|    1|          3|
    |grp_fu_181_p0        |  14|          3|   32|         96|
    |grp_fu_181_p1        |  14|          3|   32|         96|
    |grp_fu_185_ce        |  14|          3|    1|          3|
    |grp_fu_185_p0        |  14|          3|   32|         96|
    |grp_fu_185_p1        |  14|          3|   32|         96|
    |grp_fu_189_ce        |  14|          3|    1|          3|
    |grp_fu_189_p0        |  14|          3|   32|         96|
    |grp_fu_189_p1        |  14|          3|   32|         96|
    |grp_fu_193_ce        |  14|          3|    1|          3|
    |grp_fu_193_p0        |  14|          3|   32|         96|
    |grp_fu_193_p1        |  14|          3|   32|         96|
    |grp_fu_197_ce        |  14|          3|    1|          3|
    |grp_fu_197_p0        |  14|          3|   32|         96|
    |grp_fu_197_p1        |  14|          3|   32|         96|
    |grp_fu_201_ce        |  14|          3|    1|          3|
    |grp_fu_201_p0        |  14|          3|   32|         96|
    |grp_fu_201_p1        |  14|          3|   32|         96|
    |grp_fu_205_ce        |  14|          3|    1|          3|
    |grp_fu_205_p0        |  14|          3|   32|         96|
    |grp_fu_205_p1        |  14|          3|   32|         96|
    |grp_fu_209_ce        |  14|          3|    1|          3|
    |grp_fu_209_p0        |  14|          3|   32|         96|
    |grp_fu_209_p1        |  14|          3|   32|         96|
    |grp_fu_213_ce        |  14|          3|    1|          3|
    |grp_fu_213_p0        |  14|          3|   32|         96|
    |grp_fu_213_p1        |  14|          3|   32|         96|
    |grp_fu_217_ce        |  20|          4|    1|          4|
    |grp_fu_217_p0        |  20|          4|   32|        128|
    |grp_fu_217_p1        |  20|          4|   32|        128|
    |grp_fu_221_ce        |  14|          3|    1|          3|
    |grp_fu_221_p0        |  14|          3|   32|         96|
    |grp_fu_221_p1        |  14|          3|   32|         96|
    |grp_fu_225_ce        |  14|          3|    1|          3|
    |grp_fu_225_p0        |  14|          3|   32|         96|
    |grp_fu_225_p1        |  14|          3|   32|         96|
    |grp_fu_229_ce        |  14|          3|    1|          3|
    |grp_fu_229_p0        |  14|          3|   32|         96|
    |grp_fu_229_p1        |  14|          3|   32|         96|
    |grp_fu_233_ce        |  14|          3|    1|          3|
    |grp_fu_233_p0        |  14|          3|   32|         96|
    |grp_fu_233_p1        |  14|          3|   32|         96|
    |grp_fu_237_ce        |  14|          3|    1|          3|
    |grp_fu_237_p0        |  14|          3|   32|         96|
    |grp_fu_237_p1        |  14|          3|   32|         96|
    |grp_fu_241_ce        |  14|          3|    1|          3|
    |grp_fu_241_p0        |  14|          3|   32|         96|
    |grp_fu_241_p1        |  14|          3|   32|         96|
    |grp_fu_245_ce        |  14|          3|    1|          3|
    |grp_fu_245_p0        |  14|          3|   32|         96|
    |grp_fu_245_p1        |  14|          3|   32|         96|
    |grp_fu_249_ce        |  14|          3|    1|          3|
    |grp_fu_249_p0        |  14|          3|   32|         96|
    |grp_fu_249_p1        |  14|          3|   32|         96|
    |grp_fu_253_ce        |  14|          3|    1|          3|
    |grp_fu_253_p0        |  14|          3|   32|         96|
    |grp_fu_253_p1        |  14|          3|   32|         96|
    |grp_fu_257_ce        |  14|          3|    1|          3|
    |grp_fu_257_p0        |  14|          3|   32|         96|
    |grp_fu_257_p1        |  14|          3|   32|         96|
    |grp_fu_261_ce        |  14|          3|    1|          3|
    |grp_fu_261_p0        |  14|          3|   32|         96|
    |grp_fu_261_p1        |  14|          3|   32|         96|
    |grp_fu_265_ce        |  14|          3|    1|          3|
    |grp_fu_265_p0        |  14|          3|   32|         96|
    |grp_fu_265_p1        |  14|          3|   32|         96|
    |grp_fu_269_ce        |  14|          3|    1|          3|
    |grp_fu_269_p0        |  14|          3|   32|         96|
    |grp_fu_269_p1        |  14|          3|   32|         96|
    |grp_fu_273_ce        |  14|          3|    1|          3|
    |grp_fu_273_p0        |  14|          3|   32|         96|
    |grp_fu_273_p1        |  14|          3|   32|         96|
    |grp_fu_277_ce        |  14|          3|    1|          3|
    |grp_fu_277_p0        |  14|          3|   32|         96|
    |grp_fu_277_p1        |  14|          3|   32|         96|
    |grp_fu_281_ce        |  14|          3|    1|          3|
    |grp_fu_281_p0        |  14|          3|   32|         96|
    |grp_fu_281_p1        |  14|          3|   32|         96|
    |grp_fu_285_ce        |  14|          3|    1|          3|
    |grp_fu_285_p0        |  14|          3|   32|         96|
    |grp_fu_285_p1        |  14|          3|   32|         96|
    |grp_fu_289_ce        |  14|          3|    1|          3|
    |grp_fu_289_p0        |  14|          3|   32|         96|
    |grp_fu_289_p1        |  14|          3|   32|         96|
    |grp_fu_293_ce        |  14|          3|    1|          3|
    |grp_fu_293_p0        |  14|          3|   32|         96|
    |grp_fu_293_p1        |  14|          3|   32|         96|
    |grp_fu_297_ce        |  14|          3|    1|          3|
    |grp_fu_297_p0        |  14|          3|   32|         96|
    |grp_fu_297_p1        |  14|          3|   32|         96|
    |grp_fu_301_ce        |  14|          3|    1|          3|
    |grp_fu_301_p0        |  14|          3|   32|         96|
    |grp_fu_301_p1        |  14|          3|   32|         96|
    |grp_fu_305_ce        |  14|          3|    1|          3|
    |grp_fu_305_p0        |  14|          3|   32|         96|
    |grp_fu_305_p1        |  14|          3|   32|         96|
    |grp_fu_309_ce        |  14|          3|    1|          3|
    |grp_fu_309_p0        |  14|          3|   32|         96|
    |grp_fu_309_p1        |  14|          3|   32|         96|
    |grp_fu_313_ce        |  14|          3|    1|          3|
    |grp_fu_313_p0        |  14|          3|   32|         96|
    |grp_fu_313_p1        |  14|          3|   32|         96|
    |grp_fu_317_ce        |  14|          3|    1|          3|
    |grp_fu_317_p0        |  14|          3|   32|         96|
    |grp_fu_317_p1        |  14|          3|   32|         96|
    |grp_fu_321_ce        |  14|          3|    1|          3|
    |grp_fu_321_p0        |  14|          3|   32|         96|
    |grp_fu_321_p1        |  14|          3|   32|         96|
    |grp_fu_325_ce        |  14|          3|    1|          3|
    |grp_fu_325_p0        |  14|          3|   32|         96|
    |grp_fu_325_p1        |  14|          3|   32|         96|
    |grp_fu_329_ce        |  14|          3|    1|          3|
    |grp_fu_329_p0        |  14|          3|   32|         96|
    |grp_fu_329_p1        |  14|          3|   32|         96|
    |grp_fu_333_ce        |  14|          3|    1|          3|
    |grp_fu_333_p0        |  14|          3|   32|         96|
    |grp_fu_333_p1        |  14|          3|   32|         96|
    |grp_fu_337_ce        |  14|          3|    1|          3|
    |grp_fu_337_p0        |  14|          3|   32|         96|
    |grp_fu_337_p1        |  14|          3|   32|         96|
    |grp_fu_341_ce        |  14|          3|    1|          3|
    |grp_fu_341_p0        |  14|          3|   32|         96|
    |grp_fu_341_p1        |  14|          3|   32|         96|
    |tmp1_address0        |  20|          4|   12|         48|
    |tmp1_ce0             |  20|          4|    1|          4|
    |tmp1_d0              |  14|          3|   32|         96|
    |tmp1_we0             |  14|          3|    1|          3|
    |tmp2_address0        |  20|          4|   12|         48|
    |tmp2_ce0             |  20|          4|    1|          4|
    |tmp2_d0              |  14|          3|   32|         96|
    |tmp2_we0             |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |3183|        678| 3540|      10841|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  10|   0|   10|          0|
    |grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start_reg        |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start_reg        |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start_reg        |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start_reg   |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start_reg  |   1|   0|    1|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |  15|   0|   15|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|alpha           |   in|   32|     ap_none|         alpha|        scalar|
|beta            |   in|   32|     ap_none|          beta|        scalar|
|A_address0      |  out|   12|   ap_memory|             A|         array|
|A_ce0           |  out|    1|   ap_memory|             A|         array|
|A_q0            |   in|   32|   ap_memory|             A|         array|
|B_address0      |  out|   12|   ap_memory|             B|         array|
|B_ce0           |  out|    1|   ap_memory|             B|         array|
|B_q0            |   in|   32|   ap_memory|             B|         array|
|C_address0      |  out|   12|   ap_memory|             C|         array|
|C_ce0           |  out|    1|   ap_memory|             C|         array|
|C_q0            |   in|   32|   ap_memory|             C|         array|
|D_out_address0  |  out|   12|   ap_memory|         D_out|         array|
|D_out_ce0       |  out|    1|   ap_memory|         D_out|         array|
|D_out_we0       |  out|    1|   ap_memory|         D_out|         array|
|D_out_d0        |  out|   32|   ap_memory|         D_out|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 11 [1/1] (1.64ns)   --->   "%buff_A0 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:6]   --->   Operation 11 'alloca' 'buff_A0' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 12 [1/1] (1.64ns)   --->   "%buff_A1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:6]   --->   Operation 12 'alloca' 'buff_A1' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (1.64ns)   --->   "%buff_B0 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:7]   --->   Operation 13 'alloca' 'buff_B0' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%buff_C = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:8]   --->   Operation 14 'alloca' 'buff_C' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 15 [1/1] (1.64ns)   --->   "%buff_D_out = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:9]   --->   Operation 15 'alloca' 'buff_D_out' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 16 [1/1] (1.64ns)   --->   "%tmp1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:10]   --->   Operation 16 'alloca' 'tmp1' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 17 [1/1] (1.64ns)   --->   "%tmp2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:11]   --->   Operation 17 'alloca' 'tmp2' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %buff_A0, i32 %buff_A1, i32 %buff_B0, i32 %buff_C, i32 %buff_D_out, i32 %tmp1, i32 %tmp2"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %buff_A0, i32 %buff_A1, i32 %buff_B0, i32 %buff_C, i32 %buff_D_out, i32 %tmp1, i32 %tmp2"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 20 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp1_lp2, i32 %buff_A0, i32 %alpha_read, i32 %buff_B0, i32 %tmp1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp1_lp2, i32 %buff_A0, i32 %alpha_read, i32 %buff_B0, i32 %tmp1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp4_lp5, i32 %buff_B0, i32 %alpha_read, i32 %buff_A1, i32 %tmp2"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp4_lp5, i32 %buff_B0, i32 %alpha_read, i32 %buff_A1, i32 %tmp2"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 25 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp7_lp8, i32 %buff_C, i32 %buff_D_out, i32 %tmp1, i32 %tmp2, i32 %beta_read"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lp7_lp8, i32 %buff_C, i32 %buff_D_out, i32 %tmp1, i32 %tmp2, i32 %beta_read"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lpwr_1_lpwr_2, i32 %D_out, i32 %buff_D_out"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:4]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_out, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_out"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @syr2k_Pipeline_lpwr_1_lpwr_2, i32 %D_out, i32 %buff_D_out"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:58]   --->   Operation 43 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff_A0           (alloca       ) [ 00111000000]
buff_A1           (alloca       ) [ 00111110000]
buff_B0           (alloca       ) [ 00111110000]
buff_C            (alloca       ) [ 00111111100]
buff_D_out        (alloca       ) [ 00111111111]
tmp1              (alloca       ) [ 00111111100]
tmp2              (alloca       ) [ 00111111100]
call_ln0          (call         ) [ 00000000000]
alpha_read        (read         ) [ 00001110000]
call_ln0          (call         ) [ 00000000000]
call_ln0          (call         ) [ 00000000000]
beta_read         (read         ) [ 00000000100]
call_ln0          (call         ) [ 00000000000]
spectopmodule_ln4 (spectopmodule) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
call_ln0          (call         ) [ 00000000000]
ret_ln58          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alpha">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="beta">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lprd_1_lprd_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lp1_lp2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lp4_lp5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lp7_lp8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_lpwr_1_lpwr_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="buff_A0_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="buff_A1_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="buff_B0_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_B0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buff_C_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="buff_D_out_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_D_out/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp1_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp2_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="alpha_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="beta_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="0"/>
<pin id="89" dir="0" index="4" bw="32" slack="0"/>
<pin id="90" dir="0" index="5" bw="32" slack="0"/>
<pin id="91" dir="0" index="6" bw="32" slack="0"/>
<pin id="92" dir="0" index="7" bw="32" slack="0"/>
<pin id="93" dir="0" index="8" bw="32" slack="0"/>
<pin id="94" dir="0" index="9" bw="32" slack="0"/>
<pin id="95" dir="0" index="10" bw="32" slack="0"/>
<pin id="96" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_syr2k_Pipeline_lp1_lp2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="114" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_syr2k_Pipeline_lp4_lp5_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="2"/>
<pin id="121" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_syr2k_Pipeline_lp7_lp8_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="32" slack="0"/>
<pin id="132" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="142" class="1005" name="alpha_read_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="beta_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/11 add_1/16 add_2/21 add_3/26 add3/11 add3_1/16 add3_2/21 add3_3/26 add1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_4/31 add_5/36 add_6/41 add_7/46 add3_4/31 add3_5/36 add3_6/41 add3_7/46 add2/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_8/51 add_9/56 add_s/61 add_10/66 add3_8/51 add3_9/56 add3_s/61 add3_10/66 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_11/71 add_12/76 add_13/81 add_14/86 add3_11/71 add3_12/76 add3_13/81 add3_14/86 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_15/91 add_16/96 add_17/101 add_18/106 add3_15/91 add3_16/96 add3_17/101 add3_18/106 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_19/111 add_20/116 add_21/121 add_22/126 add3_19/111 add3_20/116 add3_21/121 add3_22/126 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_23/131 add_24/136 add_25/141 add_26/146 add3_23/131 add3_24/136 add3_25/141 add3_26/146 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_27/151 add_28/156 add_29/161 add_30/166 add3_27/151 add3_28/156 add3_29/161 add3_30/166 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_31/171 add_32/176 add_33/181 add_34/186 add3_31/171 add3_32/176 add3_33/181 add3_34/186 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_35/191 add_36/196 add_37/201 add_38/206 add3_35/191 add3_36/196 add3_37/201 add3_38/206 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_39/211 add_40/216 add_41/221 add_42/226 add3_39/211 add3_40/216 add3_41/221 add3_42/226 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="200" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_43/231 add_44/236 add_45/241 add_46/246 add3_43/231 add3_44/236 add3_45/241 add3_46/246 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_47/251 add_48/256 add_49/261 add_50/266 add3_47/251 add3_48/256 add3_49/261 add3_50/266 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_51/271 add_52/276 add_53/281 add_54/286 add3_51/271 add3_52/276 add3_53/281 add3_54/286 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_55/291 add_56/296 add_57/301 add_58/306 add3_55/291 add3_56/296 add3_57/301 add3_58/306 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="216" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_59/311 add_60/316 add_61/321 add_62/326 add3_59/311 add3_60/316 add3_61/321 add3_62/326 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_mid2/3 mul_15_mid2/4 mul_31_mid2/5 mul_47_mid2/6 mul3_mid2/3 mul3_15_mid2/4 mul3_31_mid2/5 mul3_47_mid2/6 mul2/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="224" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_mid2/3 mul_16_mid2/4 mul_32_mid2/5 mul_48_mid2/6 mul3_1_mid2/3 mul3_16_mid2/4 mul3_32_mid2/5 mul3_48_mid2/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_mid2/3 mul_17_mid2/4 mul_33_mid2/5 mul_49_mid2/6 mul3_2_mid2/3 mul3_17_mid2/4 mul3_33_mid2/5 mul3_49_mid2/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3_mid2/3 mul_18_mid2/4 mul_34_mid2/5 mul_50_mid2/6 mul3_3_mid2/3 mul3_18_mid2/4 mul3_34_mid2/5 mul3_50_mid2/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="236" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4_mid2/3 mul_19_mid2/4 mul_35_mid2/5 mul_51_mid2/6 mul3_4_mid2/3 mul3_19_mid2/4 mul3_35_mid2/5 mul3_51_mid2/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="240" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5_mid2/3 mul_20_mid2/4 mul_36_mid2/5 mul_52_mid2/6 mul3_5_mid2/3 mul3_20_mid2/4 mul3_36_mid2/5 mul3_52_mid2/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="244" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6_mid2/3 mul_21_mid2/4 mul_37_mid2/5 mul_53_mid2/6 mul3_6_mid2/3 mul3_21_mid2/4 mul3_37_mid2/5 mul3_53_mid2/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7_mid2/3 mul_22_mid2/4 mul_38_mid2/5 mul_54_mid2/6 mul3_7_mid2/3 mul3_22_mid2/4 mul3_38_mid2/5 mul3_54_mid2/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="252" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8_mid2/3 mul_23_mid2/4 mul_39_mid2/5 mul_55_mid2/6 mul3_8_mid2/3 mul3_23_mid2/4 mul3_39_mid2/5 mul3_55_mid2/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9_mid2/3 mul_24_mid2/4 mul_40_mid2/5 mul_56_mid2/6 mul3_9_mid2/3 mul3_24_mid2/4 mul3_40_mid2/5 mul3_56_mid2/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_mid2_17/3 mul_25_mid2/4 mul_41_mid2/5 mul_57_mid2/6 mul3_mid2_14/3 mul3_25_mid2/4 mul3_41_mid2/5 mul3_57_mid2/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_10_mid2/3 mul_26_mid2/4 mul_42_mid2/5 mul_58_mid2/6 mul3_10_mid2/3 mul3_26_mid2/4 mul3_42_mid2/5 mul3_58_mid2/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_11_mid2/3 mul_27_mid2/4 mul_43_mid2/5 mul_59_mid2/6 mul3_11_mid2/3 mul3_27_mid2/4 mul3_43_mid2/5 mul3_59_mid2/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_12_mid2/3 mul_28_mid2/4 mul_44_mid2/5 mul_60_mid2/6 mul3_12_mid2/3 mul3_28_mid2/4 mul3_44_mid2/5 mul3_60_mid2/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="276" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_13_mid2/3 mul_29_mid2/4 mul_45_mid2/5 mul_61_mid2/6 mul3_13_mid2/3 mul3_29_mid2/4 mul3_45_mid2/5 mul3_61_mid2/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_14_mid2/3 mul_30_mid2/4 mul_46_mid2/5 mul_62_mid2/6 mul3_14_mid2/3 mul3_30_mid2/4 mul3_46_mid2/5 mul3_62_mid2/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="284" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/7 mul1_15/8 mul1_31/9 mul1_47/10 mul4/7 mul4_15/8 mul4_31/9 mul4_47/10 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="288" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_1/7 mul1_16/8 mul1_32/9 mul1_48/10 mul4_1/7 mul4_16/8 mul4_32/9 mul4_48/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_2/7 mul1_17/8 mul1_33/9 mul1_49/10 mul4_2/7 mul4_17/8 mul4_33/9 mul4_49/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="296" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_3/7 mul1_18/8 mul1_34/9 mul1_50/10 mul4_3/7 mul4_18/8 mul4_34/9 mul4_50/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_4/7 mul1_19/8 mul1_35/9 mul1_51/10 mul4_4/7 mul4_19/8 mul4_35/9 mul4_51/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="304" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_5/7 mul1_20/8 mul1_36/9 mul1_52/10 mul4_5/7 mul4_20/8 mul4_36/9 mul4_52/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="308" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_6/7 mul1_21/8 mul1_37/9 mul1_53/10 mul4_6/7 mul4_21/8 mul4_37/9 mul4_53/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="312" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_7/7 mul1_22/8 mul1_38/9 mul1_54/10 mul4_7/7 mul4_22/8 mul4_38/9 mul4_54/10 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="316" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_8/7 mul1_23/8 mul1_39/9 mul1_55/10 mul4_8/7 mul4_23/8 mul4_39/9 mul4_55/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="320" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_9/7 mul1_24/8 mul1_40/9 mul1_56/10 mul4_9/7 mul4_24/8 mul4_40/9 mul4_56/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="324" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_s/7 mul1_25/8 mul1_41/9 mul1_57/10 mul4_s/7 mul4_25/8 mul4_41/9 mul4_57/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="328" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_10/7 mul1_26/8 mul1_42/9 mul1_58/10 mul4_10/7 mul4_26/8 mul4_42/9 mul4_58/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="332" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_11/7 mul1_27/8 mul1_43/9 mul1_59/10 mul4_11/7 mul4_27/8 mul4_43/9 mul4_59/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="336" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_12/7 mul1_28/8 mul1_44/9 mul1_60/10 mul4_12/7 mul4_28/8 mul4_44/9 mul4_60/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="340" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_13/7 mul1_29/8 mul1_45/9 mul1_61/10 mul4_13/7 mul4_29/8 mul4_45/9 mul4_61/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="344" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_14/7 mul1_30/8 mul1_46/9 mul1_62/10 mul4_14/7 mul4_30/8 mul4_46/9 mul4_62/10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="101"><net_src comp="44" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="102"><net_src comp="48" pin="1"/><net_sink comp="84" pin=5"/></net>

<net id="103"><net_src comp="52" pin="1"/><net_sink comp="84" pin=6"/></net>

<net id="104"><net_src comp="56" pin="1"/><net_sink comp="84" pin=7"/></net>

<net id="105"><net_src comp="60" pin="1"/><net_sink comp="84" pin=8"/></net>

<net id="106"><net_src comp="64" pin="1"/><net_sink comp="84" pin=9"/></net>

<net id="107"><net_src comp="68" pin="1"/><net_sink comp="84" pin=10"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="72" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="78" pin="2"/><net_sink comp="125" pin=5"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="72" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="151"><net_src comp="78" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="125" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D_out | {9 10 }
 - Input state : 
	Port: syr2k : alpha | {3 }
	Port: syr2k : beta | {7 }
	Port: syr2k : A | {1 2 }
	Port: syr2k : B | {1 2 }
	Port: syr2k : C | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |  grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84 |    0    |  1.161  |   127   |   130   |
|          |    grp_syr2k_Pipeline_lp1_lp2_fu_108    |   128   | 73.8727 |  19786  |   9728  |
|   call   |    grp_syr2k_Pipeline_lp4_lp5_fu_117    |   128   | 73.8727 |  19786  |   9728  |
|          |    grp_syr2k_Pipeline_lp7_lp8_fu_125    |    7    |  1.161  |   905   |   648   |
|          | grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135 |    0    |  0.387  |   104   |   154   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_217               |    3    |    0    |   143   |    78   |
|          |                grp_fu_221               |    3    |    0    |   143   |    78   |
|          |                grp_fu_225               |    3    |    0    |   143   |    78   |
|          |                grp_fu_229               |    3    |    0    |   143   |    78   |
|          |                grp_fu_233               |    3    |    0    |   143   |    78   |
|          |                grp_fu_237               |    3    |    0    |   143   |    78   |
|          |                grp_fu_241               |    3    |    0    |   143   |    78   |
|          |                grp_fu_245               |    3    |    0    |   143   |    78   |
|          |                grp_fu_249               |    3    |    0    |   143   |    78   |
|          |                grp_fu_253               |    3    |    0    |   143   |    78   |
|          |                grp_fu_257               |    3    |    0    |   143   |    78   |
|          |                grp_fu_261               |    3    |    0    |   143   |    78   |
|          |                grp_fu_265               |    3    |    0    |   143   |    78   |
|          |                grp_fu_269               |    3    |    0    |   143   |    78   |
|          |                grp_fu_273               |    3    |    0    |   143   |    78   |
|   fmul   |                grp_fu_277               |    3    |    0    |   143   |    78   |
|          |                grp_fu_281               |    3    |    0    |   143   |    78   |
|          |                grp_fu_285               |    3    |    0    |   143   |    78   |
|          |                grp_fu_289               |    3    |    0    |   143   |    78   |
|          |                grp_fu_293               |    3    |    0    |   143   |    78   |
|          |                grp_fu_297               |    3    |    0    |   143   |    78   |
|          |                grp_fu_301               |    3    |    0    |   143   |    78   |
|          |                grp_fu_305               |    3    |    0    |   143   |    78   |
|          |                grp_fu_309               |    3    |    0    |   143   |    78   |
|          |                grp_fu_313               |    3    |    0    |   143   |    78   |
|          |                grp_fu_317               |    3    |    0    |   143   |    78   |
|          |                grp_fu_321               |    3    |    0    |   143   |    78   |
|          |                grp_fu_325               |    3    |    0    |   143   |    78   |
|          |                grp_fu_329               |    3    |    0    |   143   |    78   |
|          |                grp_fu_333               |    3    |    0    |   143   |    78   |
|          |                grp_fu_337               |    3    |    0    |   143   |    78   |
|          |                grp_fu_341               |    3    |    0    |   143   |    78   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_153               |    2    |    0    |   205   |   220   |
|          |                grp_fu_157               |    2    |    0    |   205   |   220   |
|          |                grp_fu_161               |    2    |    0    |   205   |   220   |
|          |                grp_fu_165               |    2    |    0    |   205   |   220   |
|          |                grp_fu_169               |    2    |    0    |   205   |   220   |
|          |                grp_fu_173               |    2    |    0    |   205   |   220   |
|          |                grp_fu_177               |    2    |    0    |   205   |   220   |
|   fadd   |                grp_fu_181               |    2    |    0    |   205   |   220   |
|          |                grp_fu_185               |    2    |    0    |   205   |   220   |
|          |                grp_fu_189               |    2    |    0    |   205   |   220   |
|          |                grp_fu_193               |    2    |    0    |   205   |   220   |
|          |                grp_fu_197               |    2    |    0    |   205   |   220   |
|          |                grp_fu_201               |    2    |    0    |   205   |   220   |
|          |                grp_fu_205               |    2    |    0    |   205   |   220   |
|          |                grp_fu_209               |    2    |    0    |   205   |   220   |
|          |                grp_fu_213               |    2    |    0    |   205   |   220   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |          alpha_read_read_fu_72          |    0    |    0    |    0    |    0    |
|          |           beta_read_read_fu_78          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |   391   | 150.454 |  48564  |  26404  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|  buff_A0 |    0   |    0   |    0   |   15   |
|  buff_A1 |    0   |    0   |    0   |   15   |
|  buff_B0 |    0   |    0   |    0   |   15   |
|  buff_C  |    0   |    0   |    0   |    1   |
|buff_D_out|    0   |    0   |    0   |    1   |
|   tmp1   |    0   |    0   |    0   |    1   |
|   tmp2   |    0   |    0   |    0   |    1   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |    0   |    0   |   49   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|alpha_read_reg_142|   32   |
| beta_read_reg_148|   32   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_syr2k_Pipeline_lp1_lp2_fu_108 |  p2  |   2  |  32  |   64   ||    9    |
| grp_syr2k_Pipeline_lp7_lp8_fu_125 |  p5  |   2  |  32  |   64   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   128  ||  0.774  ||    18   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   391  |   150  |  48564 |  26404 |    -   |
|   Memory  |    0   |    -   |    -   |    0   |    0   |   49   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   391  |   151  |  48628 |  26422 |   49   |
+-----------+--------+--------+--------+--------+--------+--------+
