-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "03/16/2016 17:48:13"

-- 
-- Device: Altera EP4CE40F29C6 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	core_flattened IS
    PORT (
	clk : IN std_logic;
	n_reset : IN std_logic;
	net_packet_flat_i : IN std_logic_vector(64 DOWNTO 0);
	net_packet_flat_o : OUT std_logic_vector(64 DOWNTO 0);
	from_mem_flat_i : IN std_logic_vector(33 DOWNTO 0);
	to_mem_flat_o : OUT std_logic_vector(35 DOWNTO 0);
	barrier_o : OUT std_logic_vector(2 DOWNTO 0);
	exception_o : OUT std_logic;
	debug_flat_o : OUT std_logic_vector(33 DOWNTO 0);
	data_mem_addr : OUT std_logic_vector(31 DOWNTO 0)
	);
END core_flattened;

-- Design Ports Information
-- net_packet_flat_o[0]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[1]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[2]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[4]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[6]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[7]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[8]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[9]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[10]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[11]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[12]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[13]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[14]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[15]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[16]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[17]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[18]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[19]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[20]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[21]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[22]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[23]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[24]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[25]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[26]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[27]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[28]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[29]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[30]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[31]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[32]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[33]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[34]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[35]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[36]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[37]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[38]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[39]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[40]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[41]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[42]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[43]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[44]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[45]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[46]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[47]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[48]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[49]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[50]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[51]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[52]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[53]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[54]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[55]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[56]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[57]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[58]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[59]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[60]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[61]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[62]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[63]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[64]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[0]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[4]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[5]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[6]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[8]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[9]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[10]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[11]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[12]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[13]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[14]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[15]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[16]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[17]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[18]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[19]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[20]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[21]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[22]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[23]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[24]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[25]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[26]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[27]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[28]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[29]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[30]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[31]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[32]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[33]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[34]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[35]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- barrier_o[0]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- barrier_o[1]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- barrier_o[2]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- exception_o	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[0]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[1]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[2]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[3]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[5]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[6]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[7]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[8]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[9]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[10]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[11]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[12]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[13]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[14]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[15]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[16]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[17]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[18]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[19]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[20]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[21]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[22]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[23]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[24]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[25]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[26]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[27]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[28]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[29]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[30]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[31]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[32]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[33]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[1]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[3]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[5]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[6]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[7]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[8]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[9]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[10]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[11]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[13]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[14]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[15]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[16]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[17]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[18]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[19]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[20]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[21]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[22]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[23]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[24]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[25]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[26]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[27]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[28]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[29]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[30]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[31]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[0]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[1]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[4]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[7]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[8]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[9]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[10]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[11]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[12]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[13]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[14]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[15]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[16]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[17]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[18]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[19]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[20]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[21]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[22]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[23]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[24]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[25]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[26]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[27]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[28]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[29]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[30]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[31]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[32]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[33]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[34]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[35]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[36]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[37]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[38]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[39]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[40]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[41]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[42]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[43]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[44]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[45]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[46]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[47]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[48]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[49]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[50]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[51]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[52]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[53]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[54]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[55]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[56]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[57]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[58]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[59]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[60]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[61]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[62]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[63]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[64]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[1]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- n_reset	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[2]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[3]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[5]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[6]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[7]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[8]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[9]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[11]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[12]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[13]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[14]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[15]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[16]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[17]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[18]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[19]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[20]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[21]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[22]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[23]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[24]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[25]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[26]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[27]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[28]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[29]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[30]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[31]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[32]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[33]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF core_flattened IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_n_reset : std_logic;
SIGNAL ww_net_packet_flat_i : std_logic_vector(64 DOWNTO 0);
SIGNAL ww_net_packet_flat_o : std_logic_vector(64 DOWNTO 0);
SIGNAL ww_from_mem_flat_i : std_logic_vector(33 DOWNTO 0);
SIGNAL ww_to_mem_flat_o : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_barrier_o : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_exception_o : std_logic;
SIGNAL ww_debug_flat_o : std_logic_vector(33 DOWNTO 0);
SIGNAL ww_data_mem_addr : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \net_packet_flat_o[0]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[1]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[2]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[3]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[4]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[5]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[6]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[7]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[8]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[9]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[10]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[11]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[12]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[13]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[14]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[15]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[16]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[17]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[18]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[19]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[20]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[21]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[22]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[23]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[24]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[25]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[26]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[27]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[28]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[29]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[30]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[31]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[32]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[33]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[34]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[35]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[36]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[37]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[38]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[39]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[40]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[41]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[42]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[43]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[44]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[45]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[46]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[47]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[48]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[49]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[50]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[51]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[52]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[53]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[54]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[55]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[56]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[57]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[58]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[59]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[60]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[61]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[62]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[63]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[64]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[0]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[1]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[2]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[3]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[4]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[5]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[6]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[7]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[8]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[9]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[10]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[11]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[12]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[13]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[14]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[15]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[16]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[17]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[18]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[19]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[20]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[21]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[22]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[23]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[24]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[25]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[26]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[27]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[28]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[29]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[30]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[31]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[32]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[33]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[34]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[35]~output_o\ : std_logic;
SIGNAL \barrier_o[0]~output_o\ : std_logic;
SIGNAL \barrier_o[1]~output_o\ : std_logic;
SIGNAL \barrier_o[2]~output_o\ : std_logic;
SIGNAL \exception_o~output_o\ : std_logic;
SIGNAL \debug_flat_o[0]~output_o\ : std_logic;
SIGNAL \debug_flat_o[1]~output_o\ : std_logic;
SIGNAL \debug_flat_o[2]~output_o\ : std_logic;
SIGNAL \debug_flat_o[3]~output_o\ : std_logic;
SIGNAL \debug_flat_o[4]~output_o\ : std_logic;
SIGNAL \debug_flat_o[5]~output_o\ : std_logic;
SIGNAL \debug_flat_o[6]~output_o\ : std_logic;
SIGNAL \debug_flat_o[7]~output_o\ : std_logic;
SIGNAL \debug_flat_o[8]~output_o\ : std_logic;
SIGNAL \debug_flat_o[9]~output_o\ : std_logic;
SIGNAL \debug_flat_o[10]~output_o\ : std_logic;
SIGNAL \debug_flat_o[11]~output_o\ : std_logic;
SIGNAL \debug_flat_o[12]~output_o\ : std_logic;
SIGNAL \debug_flat_o[13]~output_o\ : std_logic;
SIGNAL \debug_flat_o[14]~output_o\ : std_logic;
SIGNAL \debug_flat_o[15]~output_o\ : std_logic;
SIGNAL \debug_flat_o[16]~output_o\ : std_logic;
SIGNAL \debug_flat_o[17]~output_o\ : std_logic;
SIGNAL \debug_flat_o[18]~output_o\ : std_logic;
SIGNAL \debug_flat_o[19]~output_o\ : std_logic;
SIGNAL \debug_flat_o[20]~output_o\ : std_logic;
SIGNAL \debug_flat_o[21]~output_o\ : std_logic;
SIGNAL \debug_flat_o[22]~output_o\ : std_logic;
SIGNAL \debug_flat_o[23]~output_o\ : std_logic;
SIGNAL \debug_flat_o[24]~output_o\ : std_logic;
SIGNAL \debug_flat_o[25]~output_o\ : std_logic;
SIGNAL \debug_flat_o[26]~output_o\ : std_logic;
SIGNAL \debug_flat_o[27]~output_o\ : std_logic;
SIGNAL \debug_flat_o[28]~output_o\ : std_logic;
SIGNAL \debug_flat_o[29]~output_o\ : std_logic;
SIGNAL \debug_flat_o[30]~output_o\ : std_logic;
SIGNAL \debug_flat_o[31]~output_o\ : std_logic;
SIGNAL \debug_flat_o[32]~output_o\ : std_logic;
SIGNAL \debug_flat_o[33]~output_o\ : std_logic;
SIGNAL \data_mem_addr[0]~output_o\ : std_logic;
SIGNAL \data_mem_addr[1]~output_o\ : std_logic;
SIGNAL \data_mem_addr[2]~output_o\ : std_logic;
SIGNAL \data_mem_addr[3]~output_o\ : std_logic;
SIGNAL \data_mem_addr[4]~output_o\ : std_logic;
SIGNAL \data_mem_addr[5]~output_o\ : std_logic;
SIGNAL \data_mem_addr[6]~output_o\ : std_logic;
SIGNAL \data_mem_addr[7]~output_o\ : std_logic;
SIGNAL \data_mem_addr[8]~output_o\ : std_logic;
SIGNAL \data_mem_addr[9]~output_o\ : std_logic;
SIGNAL \data_mem_addr[10]~output_o\ : std_logic;
SIGNAL \data_mem_addr[11]~output_o\ : std_logic;
SIGNAL \data_mem_addr[12]~output_o\ : std_logic;
SIGNAL \data_mem_addr[13]~output_o\ : std_logic;
SIGNAL \data_mem_addr[14]~output_o\ : std_logic;
SIGNAL \data_mem_addr[15]~output_o\ : std_logic;
SIGNAL \data_mem_addr[16]~output_o\ : std_logic;
SIGNAL \data_mem_addr[17]~output_o\ : std_logic;
SIGNAL \data_mem_addr[18]~output_o\ : std_logic;
SIGNAL \data_mem_addr[19]~output_o\ : std_logic;
SIGNAL \data_mem_addr[20]~output_o\ : std_logic;
SIGNAL \data_mem_addr[21]~output_o\ : std_logic;
SIGNAL \data_mem_addr[22]~output_o\ : std_logic;
SIGNAL \data_mem_addr[23]~output_o\ : std_logic;
SIGNAL \data_mem_addr[24]~output_o\ : std_logic;
SIGNAL \data_mem_addr[25]~output_o\ : std_logic;
SIGNAL \data_mem_addr[26]~output_o\ : std_logic;
SIGNAL \data_mem_addr[27]~output_o\ : std_logic;
SIGNAL \data_mem_addr[28]~output_o\ : std_logic;
SIGNAL \data_mem_addr[29]~output_o\ : std_logic;
SIGNAL \data_mem_addr[30]~output_o\ : std_logic;
SIGNAL \data_mem_addr[31]~output_o\ : std_logic;
SIGNAL \net_packet_flat_i[0]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[1]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[2]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[3]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[4]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[5]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[6]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[7]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[8]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[9]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[10]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[11]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[12]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[13]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[14]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[15]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[16]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[17]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[18]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[19]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[20]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[21]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[22]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[23]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[24]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[25]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[26]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[27]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[28]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[29]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[30]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[31]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[32]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[33]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[34]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[35]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[36]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[37]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[38]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[39]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[40]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[41]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[42]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[43]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[44]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[45]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[46]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[47]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[48]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[49]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[50]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[51]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[52]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[53]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[54]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[55]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[56]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[57]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[58]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[59]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[60]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[61]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[62]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[63]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[64]~input_o\ : std_logic;
SIGNAL \core1|Equal10~0_combout\ : std_logic;
SIGNAL \core1|Equal10~1_combout\ : std_logic;
SIGNAL \core1|Equal10~2_combout\ : std_logic;
SIGNAL \core1|imem_wen~combout\ : std_logic;
SIGNAL \from_mem_flat_i[1]~input_o\ : std_logic;
SIGNAL \core1|net_reg_write_cmd~combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \n_reset~input_o\ : std_logic;
SIGNAL \core1|stall~2_combout\ : std_logic;
SIGNAL \core1|net_PC_write_cmd~combout\ : std_logic;
SIGNAL \core1|net_PC_write_cmd_IDLE~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~4_combout\ : std_logic;
SIGNAL \core1|wd_addr_3_r[3]~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~3_combout\ : std_logic;
SIGNAL \core1|alu_1|WideNor7~0_combout\ : std_logic;
SIGNAL \core1|PC_1_r~7_combout\ : std_logic;
SIGNAL \core1|PC_1_r~8_combout\ : std_logic;
SIGNAL \core1|PC_2_r~8_combout\ : std_logic;
SIGNAL \core1|PC_2_r[0]~1_combout\ : std_logic;
SIGNAL \core1|Add0~27_combout\ : std_logic;
SIGNAL \core1|PC_1_r~6_combout\ : std_logic;
SIGNAL \core1|PC_2_r~6_combout\ : std_logic;
SIGNAL \core1|Add0~21_combout\ : std_logic;
SIGNAL \core1|PC_1_r~5_combout\ : std_logic;
SIGNAL \core1|PC_2_r~5_combout\ : std_logic;
SIGNAL \core1|Add0~17_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~4_combout\ : std_logic;
SIGNAL \core1|wd_addr_3_r~5_combout\ : std_logic;
SIGNAL \core1|always3~2_combout\ : std_logic;
SIGNAL \core1|PC_1_r~10_combout\ : std_logic;
SIGNAL \core1|PC_2_r~10_combout\ : std_logic;
SIGNAL \core1|Add0~33_combout\ : std_logic;
SIGNAL \core1|PC_1_r~9_combout\ : std_logic;
SIGNAL \core1|PC_2_r~9_combout\ : std_logic;
SIGNAL \core1|Add0~30_combout\ : std_logic;
SIGNAL \core1|Add0~29\ : std_logic;
SIGNAL \core1|Add0~32\ : std_logic;
SIGNAL \core1|Add0~34_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \core1|w_addr[5]~5_combout\ : std_logic;
SIGNAL \core1|w_addr[4]~4_combout\ : std_logic;
SIGNAL \core1|rf|RF~2_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~2_combout\ : std_logic;
SIGNAL \core1|wd_addr_3_r~4_combout\ : std_logic;
SIGNAL \core1|w_addr[3]~3_combout\ : std_logic;
SIGNAL \core1|instruction_1_r.rd[2]~feeder_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~3_combout\ : std_logic;
SIGNAL \core1|wd_addr_3_r~3_combout\ : std_logic;
SIGNAL \core1|w_addr[2]~2_combout\ : std_logic;
SIGNAL \core1|rf|RF~1_combout\ : std_logic;
SIGNAL \core1|rf_wen~combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~0_combout\ : std_logic;
SIGNAL \core1|wd_addr_3_r~2_combout\ : std_logic;
SIGNAL \core1|w_addr[1]~1_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r~1_combout\ : std_logic;
SIGNAL \core1|wd_addr_3_r~1_combout\ : std_logic;
SIGNAL \core1|w_addr[0]~0_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~0_combout\ : std_logic;
SIGNAL \core1|rf|RF~3_combout\ : std_logic;
SIGNAL \core1|PC_1_r~4_combout\ : std_logic;
SIGNAL \core1|PC_2_r~4_combout\ : std_logic;
SIGNAL \core1|PC_1_r~3_combout\ : std_logic;
SIGNAL \core1|PC_2_r~3_combout\ : std_logic;
SIGNAL \core1|PC_1_r~2_combout\ : std_logic;
SIGNAL \core1|PC_2_r~2_combout\ : std_logic;
SIGNAL \core1|PC_1_r~0_combout\ : std_logic;
SIGNAL \core1|PC_2_r~0_combout\ : std_logic;
SIGNAL \core1|Add2~1\ : std_logic;
SIGNAL \core1|Add2~6\ : std_logic;
SIGNAL \core1|Add2~10\ : std_logic;
SIGNAL \core1|Add2~14\ : std_logic;
SIGNAL \core1|Add2~18\ : std_logic;
SIGNAL \core1|Add2~22\ : std_logic;
SIGNAL \core1|Add2~26\ : std_logic;
SIGNAL \core1|Add2~30\ : std_logic;
SIGNAL \core1|Add2~34\ : std_logic;
SIGNAL \core1|Add2~37_combout\ : std_logic;
SIGNAL \from_mem_flat_i[11]~input_o\ : std_logic;
SIGNAL \core1|decode|WideNor2~1_combout\ : std_logic;
SIGNAL \core1|is_load_op_2_r~q\ : std_logic;
SIGNAL \core1|alu_1|Selector23~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~22_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[9]~9_combout\ : std_logic;
SIGNAL \core1|Add2~39_combout\ : std_logic;
SIGNAL \core1|WideOr0~0_combout\ : std_logic;
SIGNAL \core1|WideOr0~1_combout\ : std_logic;
SIGNAL \core1|always3~6_combout\ : std_logic;
SIGNAL \core1|always3~5_combout\ : std_logic;
SIGNAL \core1|always3~4_combout\ : std_logic;
SIGNAL \core1|always3~7_combout\ : std_logic;
SIGNAL \core1|always3~1_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[11]~82_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[6]~14_combout\ : std_logic;
SIGNAL \core1|wd_addr_3_r[3]~0_wirecell_combout\ : std_logic;
SIGNAL \core1|Add2~0_combout\ : std_logic;
SIGNAL \from_mem_flat_i[2]~input_o\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \core1|Add2~5_combout\ : std_logic;
SIGNAL \from_mem_flat_i[3]~input_o\ : std_logic;
SIGNAL \core1|Add2~9_combout\ : std_logic;
SIGNAL \from_mem_flat_i[4]~input_o\ : std_logic;
SIGNAL \core1|Add2~13_combout\ : std_logic;
SIGNAL \from_mem_flat_i[5]~input_o\ : std_logic;
SIGNAL \core1|Add2~21_combout\ : std_logic;
SIGNAL \from_mem_flat_i[7]~input_o\ : std_logic;
SIGNAL \core1|Add2~25_combout\ : std_logic;
SIGNAL \from_mem_flat_i[8]~input_o\ : std_logic;
SIGNAL \core1|Add2~29_combout\ : std_logic;
SIGNAL \from_mem_flat_i[9]~input_o\ : std_logic;
SIGNAL \core1|Add2~33_combout\ : std_logic;
SIGNAL \from_mem_flat_i[10]~input_o\ : std_logic;
SIGNAL \core1|Add2~32_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~25_combout\ : std_logic;
SIGNAL \core1|rf_wd[8]~8_combout\ : std_logic;
SIGNAL \from_mem_flat_i[12]~input_o\ : std_logic;
SIGNAL \core1|rs_val_2_r[11]~15_combout\ : std_logic;
SIGNAL \from_mem_flat_i[13]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[14]~input_o\ : std_logic;
SIGNAL \core1|wd_val_3_r~28_combout\ : std_logic;
SIGNAL \from_mem_flat_i[15]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[16]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[33]~input_o\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~181_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~182_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~184_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~4_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~2_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~1_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~0_combout\ : std_logic;
SIGNAL \core1|always3~8_combout\ : std_logic;
SIGNAL \core1|always3~10_combout\ : std_logic;
SIGNAL \core1|always3~9_combout\ : std_logic;
SIGNAL \core1|always3~11_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~3_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~6_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~5_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~7_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~8_combout\ : std_logic;
SIGNAL \from_mem_flat_i[17]~input_o\ : std_logic;
SIGNAL \core1|op_writes_rf_2_r~0_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r[11]~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~15_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~64_combout\ : std_logic;
SIGNAL \from_mem_flat_i[28]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[29]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[21]~input_o\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~65_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~66_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[19]~94_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[4]~4_combout\ : std_logic;
SIGNAL \core1|Add2~17_combout\ : std_logic;
SIGNAL \from_mem_flat_i[6]~input_o\ : std_logic;
SIGNAL \core1|alu_1|Selector23~14_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~110_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~115_combout\ : std_logic;
SIGNAL \from_mem_flat_i[24]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[25]~input_o\ : std_logic;
SIGNAL \core1|alu_mem_result[23]~130_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~120_combout\ : std_logic;
SIGNAL \from_mem_flat_i[26]~input_o\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~139_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~140_combout\ : std_logic;
SIGNAL \from_mem_flat_i[27]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[27]~27_combout\ : std_logic;
SIGNAL \from_mem_flat_i[30]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[31]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[32]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[31]~31_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \core1|rs_val_2_r~76_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~77_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \core1|rd_val_2_r~100_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~101_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~102_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \core1|rs_val_2_r~37_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[17]~78_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~38_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~39_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \core1|rs_val_2_r~31_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[15]~53_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~32_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~33_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~199_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~145_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \core1|alu_mem_result[16]~69_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~34_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~35_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~36_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~144_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~7_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~31_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~93_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~119_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~130_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~131_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~48_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \core1|rd_val_2_r~85_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~152_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~86_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~87_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~123_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~156_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \core1|rd_val_2_r~97_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~98_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \core1|alu_mem_result[14]~44_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~28_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~29_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~30_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~188_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~142_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~141_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~1_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \core1|rd_val_2_r~31_combout\ : std_logic;
SIGNAL \core1|Add2~31_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~32_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~33_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \core1|Add2~27_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~28_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~29_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~61_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \core1|rd_val_2_r~43_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[11]~18_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~44_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~45_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \core1|Add2~38\ : std_logic;
SIGNAL \core1|Add2~41_combout\ : std_logic;
SIGNAL \core1|Add2~43_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~40_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~41_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~77_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~78_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \core1|rd_val_2_r~49_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[13]~35_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~50_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~51_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \core1|alu_mem_result[12]~27_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~46_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~47_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~82_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \core1|Add2~35_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~34_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~35_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~36_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \core1|rd_val_2_r~37_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~38_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~39_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~83_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~68_combout\ : std_logic;
SIGNAL \core1|Add2~15_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \core1|rd_val_2_r~19_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~20_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~21_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \core1|Add2~11_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~16_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~17_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~50_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \core1|rd_val_2_r~9_combout\ : std_logic;
SIGNAL \core1|Add2~2_combout\ : std_logic;
SIGNAL \core1|Add2~3_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~11_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~12_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \core1|rd_val_2_r~13_combout\ : std_logic;
SIGNAL \core1|Add2~7_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~14_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~15_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~44_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \core1|rd_val_2_r~25_combout\ : std_logic;
SIGNAL \core1|Add2~23_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~26_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~27_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \core1|rd_val_2_r~22_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~23_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~57_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~53_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~118_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~127_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \core1|rd_val_2_r~52_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~53_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~86_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \core1|rd_val_2_r~58_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~59_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~60_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \core1|rd_val_2_r~61_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~62_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~92_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~105_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \core1|rd_val_2_r~67_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[19]~96_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~68_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~69_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[18]~87_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~64_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \core1|rd_val_2_r~65_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~98_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \core1|rd_val_2_r~73_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[21]~114_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~74_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~75_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \core1|alu_mem_result[20]~105_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~70_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~71_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~106_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~151_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~107_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~134_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~123_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~76_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~77_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~114_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~120_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~155_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~135_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~136_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~143_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \core1|rs_val_2_r~46_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~47_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~48_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \core1|rs_val_2_r~40_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~41_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~42_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~1\ : std_logic;
SIGNAL \core1|alu_1|Add1~3\ : std_logic;
SIGNAL \core1|alu_1|Add1~5\ : std_logic;
SIGNAL \core1|alu_1|Add1~7\ : std_logic;
SIGNAL \core1|alu_1|Add1~9\ : std_logic;
SIGNAL \core1|alu_1|Add1~11\ : std_logic;
SIGNAL \core1|alu_1|Add1~13\ : std_logic;
SIGNAL \core1|alu_1|Add1~15\ : std_logic;
SIGNAL \core1|alu_1|Add1~17\ : std_logic;
SIGNAL \core1|alu_1|Add1~19\ : std_logic;
SIGNAL \core1|alu_1|Add1~21\ : std_logic;
SIGNAL \core1|alu_1|Add1~23\ : std_logic;
SIGNAL \core1|alu_1|Add1~25\ : std_logic;
SIGNAL \core1|alu_1|Add1~27\ : std_logic;
SIGNAL \core1|alu_1|Add1~29\ : std_logic;
SIGNAL \core1|alu_1|Add1~31\ : std_logic;
SIGNAL \core1|alu_1|Add1~33\ : std_logic;
SIGNAL \core1|alu_1|Add1~35\ : std_logic;
SIGNAL \core1|alu_1|Add1~37\ : std_logic;
SIGNAL \core1|alu_1|Add1~39\ : std_logic;
SIGNAL \core1|alu_1|Add1~41\ : std_logic;
SIGNAL \core1|alu_1|Add1~43\ : std_logic;
SIGNAL \core1|alu_1|Add1~45\ : std_logic;
SIGNAL \core1|alu_1|Add1~47\ : std_logic;
SIGNAL \core1|alu_1|Add1~49\ : std_logic;
SIGNAL \core1|alu_1|Add1~51\ : std_logic;
SIGNAL \core1|alu_1|Add1~53\ : std_logic;
SIGNAL \core1|alu_1|Add1~55\ : std_logic;
SIGNAL \core1|alu_1|Add1~57\ : std_logic;
SIGNAL \core1|alu_1|Add1~58_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~1\ : std_logic;
SIGNAL \core1|alu_1|Add0~3\ : std_logic;
SIGNAL \core1|alu_1|Add0~5\ : std_logic;
SIGNAL \core1|alu_1|Add0~7\ : std_logic;
SIGNAL \core1|alu_1|Add0~9\ : std_logic;
SIGNAL \core1|alu_1|Add0~11\ : std_logic;
SIGNAL \core1|alu_1|Add0~13\ : std_logic;
SIGNAL \core1|alu_1|Add0~15\ : std_logic;
SIGNAL \core1|alu_1|Add0~17\ : std_logic;
SIGNAL \core1|alu_1|Add0~19\ : std_logic;
SIGNAL \core1|alu_1|Add0~21\ : std_logic;
SIGNAL \core1|alu_1|Add0~23\ : std_logic;
SIGNAL \core1|alu_1|Add0~25\ : std_logic;
SIGNAL \core1|alu_1|Add0~27\ : std_logic;
SIGNAL \core1|alu_1|Add0~29\ : std_logic;
SIGNAL \core1|alu_1|Add0~31\ : std_logic;
SIGNAL \core1|alu_1|Add0~33\ : std_logic;
SIGNAL \core1|alu_1|Add0~35\ : std_logic;
SIGNAL \core1|alu_1|Add0~37\ : std_logic;
SIGNAL \core1|alu_1|Add0~39\ : std_logic;
SIGNAL \core1|alu_1|Add0~41\ : std_logic;
SIGNAL \core1|alu_1|Add0~43\ : std_logic;
SIGNAL \core1|alu_1|Add0~45\ : std_logic;
SIGNAL \core1|alu_1|Add0~47\ : std_logic;
SIGNAL \core1|alu_1|Add0~49\ : std_logic;
SIGNAL \core1|alu_1|Add0~51\ : std_logic;
SIGNAL \core1|alu_1|Add0~53\ : std_logic;
SIGNAL \core1|alu_1|Add0~55\ : std_logic;
SIGNAL \core1|alu_1|Add0~57\ : std_logic;
SIGNAL \core1|alu_1|Add0~58_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~174_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~67_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~189_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~190_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~103_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~191_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~192_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~193_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~194_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~195_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~196_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~197_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~198_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~137_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~138_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~102_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~110_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~152_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~88_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~95_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~109_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~111_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~139_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~47_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~159_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~80_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~84_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~85_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~74_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~75_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~146_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~59\ : std_logic;
SIGNAL \core1|alu_1|Add0~60_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~59\ : std_logic;
SIGNAL \core1|alu_1|Add1~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~200_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~201_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~202_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~203_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~204_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~205_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~206_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~207_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~208_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~209_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~78_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[30]~223_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~40_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~30_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \core1|rs_val_2_r~73_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~74_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~75_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[29]~222_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~39_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~29_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \core1|rd_val_2_r~94_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~95_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~186_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~187_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~96_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~173_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~139_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~138_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~53_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~76_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~59_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~154_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~132_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~150_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~101_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~103_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~133_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~140_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~175_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~176_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~177_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~56_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~56_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~178_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~179_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~180_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~183_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~185_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[28]~221_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~38_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~28_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \core1|rs_val_2_r~61_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~62_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~63_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~149_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~150_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~128_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~129_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~130_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~131_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~3_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~91_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~143_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~144_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~50_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~145_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~50_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~146_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~33_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~116_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~43_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~87_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~93_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~147_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~121_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~158_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~73_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~122_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~151_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~147_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~148_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[25]~151_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~35_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~25_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~142_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~82_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~83_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~84_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~125_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~127_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~126_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~133_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~134_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~135_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~226_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~48_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~136_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~35_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~89_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~146_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~118_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~67_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~119_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~150_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~137_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~138_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[24]~141_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~34_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~24_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \core1|rd_val_2_r~79_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~80_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[23]~132_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~81_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~122_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~121_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~82_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~79_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~80_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~110_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~143_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~113_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~153_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~115_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~123_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~90_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~112_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~124_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~60_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~46_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~58_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~46_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[23]~124_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[23]~125_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[23]~126_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[23]~127_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[23]~128_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[23]~129_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[23]~131_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~49_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~23_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \core1|rs_val_2_r~52_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~53_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~54_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~121_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~116_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~108_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~118_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~63_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~106_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~119_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~44_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~115_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~116_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~117_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~118_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~119_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~120_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[22]~122_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~48_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~22_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \core1|rs_val_2_r~49_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~50_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~51_combout\ : std_logic;
SIGNAL \from_mem_flat_i[23]~input_o\ : std_logic;
SIGNAL \core1|alu_mem_result[21]~112_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~112_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~111_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~113_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~104_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~100_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~101_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~114_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[21]~106_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~42_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[21]~107_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~42_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[21]~108_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[21]~109_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[21]~110_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[21]~111_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[21]~113_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~47_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~21_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \core1|rf|RF~9_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[5]~5_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~105_combout\ : std_logic;
SIGNAL \from_mem_flat_i[22]~input_o\ : std_logic;
SIGNAL \core1|alu_mem_result[20]~103_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~107_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~106_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~95_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~96_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~100_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~108_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~109_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~40_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[20]~97_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[20]~98_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[20]~99_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[20]~100_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[20]~101_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[20]~102_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[20]~104_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~46_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~20_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \core1|rs_val_2_r~55_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~56_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~57_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~13_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~15_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~19_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~27_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~28_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~10_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~11_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~12_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~92_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~94_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~97_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~24_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~25_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~7_combout\ : std_logic;
SIGNAL \core1|Add2~16_combout\ : std_logic;
SIGNAL \core1|Add2~19_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~99_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~101_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~100_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[19]~88_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[19]~89_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[19]~90_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[19]~91_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~83_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~84_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~145_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~149_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~102_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~103_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~104_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[19]~92_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[19]~93_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[19]~95_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~45_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~19_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \core1|rs_val_2_r~70_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~71_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~72_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~94_combout\ : std_logic;
SIGNAL \from_mem_flat_i[20]~input_o\ : std_logic;
SIGNAL \core1|alu_mem_result[18]~85_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~96_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~95_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~97_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~96_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~148_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~144_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~97_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~66_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~16_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~98_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~36_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[18]~79_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[18]~80_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[18]~81_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[18]~82_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[18]~83_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[18]~84_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[18]~86_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~44_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~18_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \core1|rd_val_2_r~91_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~92_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~172_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~93_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~135_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~169_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~170_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~137_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~136_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~157_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~128_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~79_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~129_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~153_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~54_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~54_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~225_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~163_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~164_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~165_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~166_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~167_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~168_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[27]~171_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~37_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \core1|rs_val_2_r~67_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~68_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~69_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~89_combout\ : std_logic;
SIGNAL \from_mem_flat_i[19]~input_o\ : std_logic;
SIGNAL \core1|alu_mem_result[17]~76_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~90_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~91_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~34_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[17]~70_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[17]~71_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[17]~72_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[17]~73_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~94_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~58_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~92_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~93_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[17]~74_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[17]~75_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[17]~77_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~43_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~17_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \core1|rd_val_2_r~88_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~89_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~162_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~90_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~132_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~159_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~160_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~134_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~133_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~52_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~153_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~154_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~155_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~227_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~52_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~156_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~124_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~125_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~126_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~152_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~157_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~158_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[26]~161_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~36_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~26_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \core1|rs_val_2_r~64_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~65_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~66_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~84_combout\ : std_logic;
SIGNAL \from_mem_flat_i[18]~input_o\ : std_logic;
SIGNAL \core1|alu_mem_result[16]~67_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~86_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~85_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~32_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[16]~56_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[16]~57_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~32_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[16]~59_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[16]~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~37_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~91_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~87_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~88_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[16]~62_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[16]~63_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[16]~68_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~42_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~16_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \core1|rd_val_2_r~55_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~56_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~57_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[15]~45_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[15]~46_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[15]~47_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~78_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~30_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~30_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~83_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[15]~48_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[15]~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~114_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~80_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~73_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~87_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~108_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~79_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~82_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[15]~50_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[15]~51_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[15]~52_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~33_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~15_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \core1|rd_val_2_r~103_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~104_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~219_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~220_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r~105_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~210_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~148_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~147_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~115_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~140_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~141_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~142_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~149_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~61\ : std_logic;
SIGNAL \core1|alu_1|Add0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~61\ : std_logic;
SIGNAL \core1|alu_1|Add1~62_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~211_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~212_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~213_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~214_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~215_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~216_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~217_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~218_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[31]~224_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~41_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \core1|rs_val_2_r~79_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~80_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~81_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[14]~36_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[14]~37_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[14]~38_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~72_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~28_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~28_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~77_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[14]~39_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[14]~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~113_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~74_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~104_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~73_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~76_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[14]~41_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[14]~42_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[14]~43_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~32_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~14_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \core1|rs_val_2_r~25_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~26_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~27_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~63_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[13]~32_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[13]~33_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~64_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~112_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~39_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~98_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~66_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~67_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~70_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~26_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~26_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~71_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[13]~28_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[13]~29_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[13]~30_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[13]~31_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[13]~34_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~31_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~13_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \core1|rs_val_2_r~22_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~23_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~24_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[12]~19_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[12]~20_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[12]~21_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~56_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~62_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[12]~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~24_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~24_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[12]~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~116_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~57_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~58_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~61_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[12]~24_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[12]~25_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[12]~26_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~30_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~12_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \core1|rs_val_2_r~19_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~20_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~21_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[11]~10_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[11]~11_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[11]~12_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~51_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~22_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~55_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[11]~13_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[11]~14_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~88_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~89_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~53_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~54_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[11]~15_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[11]~16_combout\ : std_logic;
SIGNAL \core1|alu_mem_result[11]~17_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~29_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~11_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \core1|rs_val_2_r~16_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~17_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~76_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~77_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~74_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~19_combout\ : std_logic;
SIGNAL \core1|Add2~40_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~27_combout\ : std_logic;
SIGNAL \core1|rf_wd[10]~10_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \core1|rf|RF~11_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[7]~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~33_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~14_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~36_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~85_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~109_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~111_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~35_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~7_combout\ : std_logic;
SIGNAL \core1|Add2~28_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~24_combout\ : std_logic;
SIGNAL \core1|rf_wd[7]~7_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \core1|rf|RF~10_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[6]~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~105_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~107_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~31_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~12_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~32_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~7_combout\ : std_logic;
SIGNAL \core1|Add2~24_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~23_combout\ : std_logic;
SIGNAL \core1|rf_wd[6]~6_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \core1|rs_val_2_r~58_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~59_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~60_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~41_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~45_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~102_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~27_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~28_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~7_combout\ : std_logic;
SIGNAL \core1|Add2~20_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~22_combout\ : std_logic;
SIGNAL \core1|rf_wd[5]~5_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \core1|rf|RF~7_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[3]~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~6_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~86_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~90_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~21_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~7_combout\ : std_logic;
SIGNAL \core1|Add2~12_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~20_combout\ : std_logic;
SIGNAL \core1|rf_wd[3]~3_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \core1|rf|RF~6_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[2]~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~4_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~17_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~49_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~7_combout\ : std_logic;
SIGNAL \core1|Add2~8_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~19_combout\ : std_logic;
SIGNAL \core1|rf_wd[2]~2_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \core1|rf|RF~5_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[1]~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~5_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~8_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~9_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~1_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~45_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~16_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~43_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~47_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~11_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~12_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~combout\ : std_logic;
SIGNAL \core1|Add2~4_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~18_combout\ : std_logic;
SIGNAL \core1|rf_wd[1]~1_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \core1|rf|RF~4_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[0]~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~6_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~0_combout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~1_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~3_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~5_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~7_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~9_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~11_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~13_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~15_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~17_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~19_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~21_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~23_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~25_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~27_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~29_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~31_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~33_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~35_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~37_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~39_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~41_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~43_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~45_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~47_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~49_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~51_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~53_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~55_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~57_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~59_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~61_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~11_combout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~1_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~3_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~5_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~7_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~9_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~11_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~13_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~15_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~17_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~19_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~21_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~23_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~25_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~27_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~29_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~31_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~33_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~35_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~37_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~39_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~41_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~43_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~45_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~47_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~49_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~51_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~53_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~55_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~57_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~59_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~61_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~18_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~16_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~17_combout\ : std_logic;
SIGNAL \core1|rf_wd[0]~0_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \core1|rs_val_2_r~43_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~44_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r~45_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~45_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~18_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~50_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~4_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~46_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~47_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~48_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~49_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~7_combout\ : std_logic;
SIGNAL \core1|Add2~36_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~26_combout\ : std_logic;
SIGNAL \core1|rf_wd[9]~9_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \core1|rf|RF~13_combout\ : std_logic;
SIGNAL \core1|PC_n[9]~22_combout\ : std_logic;
SIGNAL \core1|PC_n[9]~23_combout\ : std_logic;
SIGNAL \core1|PC_r~10_combout\ : std_logic;
SIGNAL \core1|imem_addr[9]~18_combout\ : std_logic;
SIGNAL \core1|imem_addr[9]~19_combout\ : std_logic;
SIGNAL \core1|always3~0_combout\ : std_logic;
SIGNAL \core1|always3~3_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \core1|rf|RF~12_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r[8]~8_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~37_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~21_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~38_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~39_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~16_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~44_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~17_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~40_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~41_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~42_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~43_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~combout\ : std_logic;
SIGNAL \core1|Add0~31_combout\ : std_logic;
SIGNAL \core1|PC_n[8]~20_combout\ : std_logic;
SIGNAL \core1|PC_n[8]~21_combout\ : std_logic;
SIGNAL \core1|PC_r~9_combout\ : std_logic;
SIGNAL \core1|imem_addr[8]~16_combout\ : std_logic;
SIGNAL \core1|imem_addr[8]~17_combout\ : std_logic;
SIGNAL \core1|rs_addr_2_r~4_combout\ : std_logic;
SIGNAL \core1|Add0~16_combout\ : std_logic;
SIGNAL \core1|rs_addr_2_r~3_combout\ : std_logic;
SIGNAL \core1|Add0~12_combout\ : std_logic;
SIGNAL \core1|Add0~13_combout\ : std_logic;
SIGNAL \core1|Add0~9_combout\ : std_logic;
SIGNAL \core1|rs_addr_2_r~2_combout\ : std_logic;
SIGNAL \core1|Add0~8_combout\ : std_logic;
SIGNAL \core1|Add0~5_combout\ : std_logic;
SIGNAL \core1|Add0~1_combout\ : std_logic;
SIGNAL \core1|rs_addr_2_r~0_combout\ : std_logic;
SIGNAL \core1|Add0~0_combout\ : std_logic;
SIGNAL \core1|Add0~3\ : std_logic;
SIGNAL \core1|Add0~7\ : std_logic;
SIGNAL \core1|Add0~11\ : std_logic;
SIGNAL \core1|Add0~15\ : std_logic;
SIGNAL \core1|Add0~19\ : std_logic;
SIGNAL \core1|Add0~23\ : std_logic;
SIGNAL \core1|Add0~26\ : std_logic;
SIGNAL \core1|Add0~28_combout\ : std_logic;
SIGNAL \core1|PC_n[7]~18_combout\ : std_logic;
SIGNAL \core1|PC_n[7]~19_combout\ : std_logic;
SIGNAL \core1|PC_r~8_combout\ : std_logic;
SIGNAL \core1|imem_addr[7]~14_combout\ : std_logic;
SIGNAL \core1|imem_addr[7]~15_combout\ : std_logic;
SIGNAL \core1|Equal0~0_combout\ : std_logic;
SIGNAL \core1|always2~0_combout\ : std_logic;
SIGNAL \core1|always2~1_combout\ : std_logic;
SIGNAL \core1|instruction_3_r.rd[0]~feeder_combout\ : std_logic;
SIGNAL \core1|instruction_3_r.rs_imm[5]~feeder_combout\ : std_logic;
SIGNAL \core1|instruction_2_r.rd[1]~feeder_combout\ : std_logic;
SIGNAL \core1|instruction_3_r.rd[1]~feeder_combout\ : std_logic;
SIGNAL \core1|state_machine|Equal0~1_combout\ : std_logic;
SIGNAL \core1|instruction_3_r~2_combout\ : std_logic;
SIGNAL \core1|instruction_3_r~3_combout\ : std_logic;
SIGNAL \core1|instruction_3_r~4_combout\ : std_logic;
SIGNAL \core1|instruction_3_r~1_combout\ : std_logic;
SIGNAL \core1|state_machine|Equal0~3_combout\ : std_logic;
SIGNAL \core1|instruction_3_r~0_combout\ : std_logic;
SIGNAL \core1|state_machine|Equal0~0_combout\ : std_logic;
SIGNAL \core1|instruction_3_r.rs_imm[2]~feeder_combout\ : std_logic;
SIGNAL \core1|instruction_3_r.rs_imm[3]~feeder_combout\ : std_logic;
SIGNAL \core1|state_machine|Equal0~2_combout\ : std_logic;
SIGNAL \core1|state_machine|Equal0~4_combout\ : std_logic;
SIGNAL \core1|Equal1~2_combout\ : std_logic;
SIGNAL \core1|Equal1~0_combout\ : std_logic;
SIGNAL \core1|Equal1~1_combout\ : std_logic;
SIGNAL \core1|Equal1~3_combout\ : std_logic;
SIGNAL \core1|always2~2_combout\ : std_logic;
SIGNAL \core1|PC_1_r[4]~1_combout\ : std_logic;
SIGNAL \core1|PC_2_r~7_combout\ : std_logic;
SIGNAL \core1|Add0~24_combout\ : std_logic;
SIGNAL \core1|Add0~25_combout\ : std_logic;
SIGNAL \core1|PC_n[6]~16_combout\ : std_logic;
SIGNAL \core1|PC_n[6]~17_combout\ : std_logic;
SIGNAL \core1|PC_r~7_combout\ : std_logic;
SIGNAL \core1|imem_addr[6]~12_combout\ : std_logic;
SIGNAL \core1|imem_addr[6]~13_combout\ : std_logic;
SIGNAL \core1|rs_addr_2_r~5_combout\ : std_logic;
SIGNAL \core1|Add0~20_combout\ : std_logic;
SIGNAL \core1|Add0~22_combout\ : std_logic;
SIGNAL \core1|PC_n[5]~14_combout\ : std_logic;
SIGNAL \core1|PC_n[5]~15_combout\ : std_logic;
SIGNAL \core1|PC_r~6_combout\ : std_logic;
SIGNAL \core1|imem_addr[5]~10_combout\ : std_logic;
SIGNAL \core1|imem_addr[5]~11_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~1_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~2_combout\ : std_logic;
SIGNAL \core1|alu_1|WideNor7~1_combout\ : std_logic;
SIGNAL \core1|wd_val_3_r~21_combout\ : std_logic;
SIGNAL \core1|rf_wd[4]~4_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \core1|rf|RF~8_combout\ : std_logic;
SIGNAL \core1|Add0~18_combout\ : std_logic;
SIGNAL \core1|PC_n[4]~12_combout\ : std_logic;
SIGNAL \core1|PC_n[4]~13_combout\ : std_logic;
SIGNAL \core1|PC_r~5_combout\ : std_logic;
SIGNAL \core1|imem_addr[4]~8_combout\ : std_logic;
SIGNAL \core1|imem_addr[4]~9_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~4_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector32~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector32~1_combout\ : std_logic;
SIGNAL \core1|PC_n[8]~3_combout\ : std_logic;
SIGNAL \core1|Add0~14_combout\ : std_logic;
SIGNAL \core1|PC_n[3]~10_combout\ : std_logic;
SIGNAL \core1|PC_n[3]~11_combout\ : std_logic;
SIGNAL \core1|PC_r~4_combout\ : std_logic;
SIGNAL \core1|imem_addr[3]~6_combout\ : std_logic;
SIGNAL \core1|imem_addr[3]~7_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~0_combout\ : std_logic;
SIGNAL \core1|decode|WideNor9~0_combout\ : std_logic;
SIGNAL \core1|PC_n[8]~2_combout\ : std_logic;
SIGNAL \core1|PC_n[8]~24_combout\ : std_logic;
SIGNAL \core1|Add0~10_combout\ : std_logic;
SIGNAL \core1|PC_n[2]~8_combout\ : std_logic;
SIGNAL \core1|PC_n[2]~9_combout\ : std_logic;
SIGNAL \core1|PC_r~3_combout\ : std_logic;
SIGNAL \core1|imem_addr[2]~4_combout\ : std_logic;
SIGNAL \core1|imem_addr[2]~5_combout\ : std_logic;
SIGNAL \core1|rs_addr_2_r~1_combout\ : std_logic;
SIGNAL \core1|Add0~4_combout\ : std_logic;
SIGNAL \core1|Add0~6_combout\ : std_logic;
SIGNAL \core1|PC_n[1]~6_combout\ : std_logic;
SIGNAL \core1|PC_n[1]~7_combout\ : std_logic;
SIGNAL \core1|PC_r~2_combout\ : std_logic;
SIGNAL \core1|imem_addr[1]~2_combout\ : std_logic;
SIGNAL \core1|imem_addr[1]~3_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~2_combout\ : std_logic;
SIGNAL \core1|decode|WideNor2~0_combout\ : std_logic;
SIGNAL \core1|is_mem_op_2_r~q\ : std_logic;
SIGNAL \from_mem_flat_i[0]~input_o\ : std_logic;
SIGNAL \core1|mem_stage_r~2_combout\ : std_logic;
SIGNAL \core1|mem_stage_r~3_combout\ : std_logic;
SIGNAL \core1|to_mem_o.valid~combout\ : std_logic;
SIGNAL \core1|mem_stage_r~0_combout\ : std_logic;
SIGNAL \core1|mem_stage_r~1_combout\ : std_logic;
SIGNAL \core1|stall~4_combout\ : std_logic;
SIGNAL \core1|stall~3_combout\ : std_logic;
SIGNAL \core1|exception_n~0_combout\ : std_logic;
SIGNAL \core1|exception_o~q\ : std_logic;
SIGNAL \core1|state_machine|state_o[1]~2_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~0_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~1_combout\ : std_logic;
SIGNAL \core1|PC_wen~combout\ : std_logic;
SIGNAL \core1|Add0~2_combout\ : std_logic;
SIGNAL \core1|PC_n[0]~4_combout\ : std_logic;
SIGNAL \core1|PC_r~0_combout\ : std_logic;
SIGNAL \core1|PC_r~1_combout\ : std_logic;
SIGNAL \core1|PC_n[0]~5_combout\ : std_logic;
SIGNAL \core1|imem_addr[0]~0_combout\ : std_logic;
SIGNAL \core1|imem_addr[0]~1_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~3_combout\ : std_logic;
SIGNAL \core1|Equal0~1_combout\ : std_logic;
SIGNAL \core1|decode|WideNor20~0_combout\ : std_logic;
SIGNAL \core1|op_writes_rf_2_r~1_combout\ : std_logic;
SIGNAL \core1|op_writes_rf_2_r~q\ : std_logic;
SIGNAL \core1|op_writes_rf_3_r~0_combout\ : std_logic;
SIGNAL \core1|op_writes_rf_3_r~q\ : std_logic;
SIGNAL \core1|to_mem_o.yumi~0_combout\ : std_logic;
SIGNAL \core1|decode|WideNor25~0_combout\ : std_logic;
SIGNAL \core1|is_byte_op_2_r~q\ : std_logic;
SIGNAL \core1|is_store_op_2_r~0_combout\ : std_logic;
SIGNAL \core1|is_store_op_2_r~q\ : std_logic;
SIGNAL \core1|barrier_r~0_combout\ : std_logic;
SIGNAL \core1|barrier_r[0]~1_combout\ : std_logic;
SIGNAL \core1|barrier_r[0]~2_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r~0_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r[0]~1_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r[0]~2_combout\ : std_logic;
SIGNAL \core1|barrier_r~3_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r~3_combout\ : std_logic;
SIGNAL \core1|barrier_r~4_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r~4_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[0]~0_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[1]~1_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[2]~2_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[3]~3_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[4]~4_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[5]~5_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[6]~6_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[7]~7_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[8]~8_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[9]~9_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[10]~10_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[11]~11_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[12]~12_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[13]~13_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[14]~14_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[15]~15_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[16]~16_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[17]~17_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[18]~18_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[19]~19_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[20]~20_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[21]~21_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[22]~22_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[23]~23_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[24]~24_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[25]~25_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[26]~26_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[27]~27_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[28]~28_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[29]~29_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[30]~30_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[31]~31_combout\ : std_logic;
SIGNAL \core1|rs_val_2_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|barrier_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core1|state_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \core1|barrier_o\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \core1|PC_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|mem_stage_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|rd_val_2_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|barrier_mask_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core1|instruction_1_r.opcode\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|instruction_2_r.opcode\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|wd_val_3_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_1_bypass\ : std_logic_vector(0 TO 44);
SIGNAL \core1|wd_addr_3_r\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|instruction_1_r.rs_imm\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|instruction_2_r.rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|PC_2_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|rd_addr_2_r\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|instruction_3_r.opcode\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|instruction_3_r.rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|instruction_3_r.rs_imm\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rs_addr_2_r\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|instruction_1_r.rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0_bypass\ : std_logic_vector(0 TO 44);
SIGNAL \core1|instruction_2_r.rs_imm\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|PC_1_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|ALT_INV_wd_addr_3_r[3]~0_combout\ : std_logic;
SIGNAL \core1|ALT_INV_to_mem_o.valid~combout\ : std_logic;
SIGNAL \ALT_INV_n_reset~input_o\ : std_logic;
SIGNAL \core1|ALT_INV_wd_addr_3_r[3]~0_wirecell_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_n_reset <= n_reset;
ww_net_packet_flat_i <= net_packet_flat_i;
net_packet_flat_o <= ww_net_packet_flat_o;
ww_from_mem_flat_i <= from_mem_flat_i;
to_mem_flat_o <= ww_to_mem_flat_o;
barrier_o <= ww_barrier_o;
exception_o <= ww_exception_o;
debug_flat_o <= ww_debug_flat_o;
data_mem_addr <= ww_data_mem_addr;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\net_packet_flat_i[0]~input_o\ & \net_packet_flat_i[1]~input_o\ & \net_packet_flat_i[2]~input_o\ & \net_packet_flat_i[3]~input_o\ & \net_packet_flat_i[4]~input_o\ & 
\net_packet_flat_i[5]~input_o\ & \net_packet_flat_i[6]~input_o\ & \net_packet_flat_i[7]~input_o\ & \net_packet_flat_i[8]~input_o\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\core1|imem_addr[9]~19_combout\ & \core1|imem_addr[8]~17_combout\ & \core1|imem_addr[7]~15_combout\ & \core1|imem_addr[6]~13_combout\ & \core1|imem_addr[5]~11_combout\ & 
\core1|imem_addr[4]~9_combout\ & \core1|imem_addr[3]~7_combout\ & \core1|imem_addr[2]~5_combout\ & \core1|imem_addr[1]~3_combout\ & \core1|imem_addr[0]~1_combout\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(4);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(5);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(6);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(7);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(8);

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \net_packet_flat_i[9]~input_o\ & \net_packet_flat_i[10]~input_o\ & \net_packet_flat_i[11]~input_o\ & \net_packet_flat_i[12]~input_o\ & 
\net_packet_flat_i[13]~input_o\ & \net_packet_flat_i[14]~input_o\ & \net_packet_flat_i[15]~input_o\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\core1|imem_addr[9]~19_combout\ & \core1|imem_addr[8]~17_combout\ & \core1|imem_addr[7]~15_combout\ & \core1|imem_addr[6]~13_combout\ & \core1|imem_addr[5]~11_combout\ & 
\core1|imem_addr[4]~9_combout\ & \core1|imem_addr[3]~7_combout\ & \core1|imem_addr[2]~5_combout\ & \core1|imem_addr[1]~3_combout\ & \core1|imem_addr[0]~1_combout\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);

\core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \core1|rf_wd[31]~31_combout\ & \core1|rf_wd[30]~30_combout\ & \core1|rf_wd[29]~29_combout\ & \core1|rf_wd[28]~28_combout\ & \core1|rf_wd[27]~27_combout\ & 
\core1|rf_wd[26]~26_combout\ & \core1|rf_wd[25]~25_combout\ & \core1|rf_wd[24]~24_combout\ & \core1|rf_wd[23]~23_combout\ & \core1|rf_wd[22]~22_combout\ & \core1|rf_wd[21]~21_combout\ & \core1|rf_wd[20]~20_combout\ & \core1|rf_wd[19]~19_combout\ & 
\core1|rf_wd[18]~18_combout\ & \core1|rf_wd[17]~17_combout\ & \core1|rf_wd[16]~16_combout\ & \core1|rf_wd[15]~15_combout\ & \core1|rf_wd[14]~14_combout\ & \core1|rf_wd[13]~13_combout\ & \core1|rf_wd[12]~12_combout\ & \core1|rf_wd[11]~11_combout\ & 
\core1|rf_wd[10]~10_combout\ & \core1|rf_wd[9]~9_combout\ & \core1|rf_wd[8]~8_combout\ & \core1|rf_wd[7]~7_combout\ & \core1|rf_wd[6]~6_combout\ & \core1|rf_wd[5]~5_combout\ & \core1|rf_wd[4]~4_combout\ & \core1|rf_wd[3]~3_combout\ & 
\core1|rf_wd[2]~2_combout\ & \core1|rf_wd[1]~1_combout\ & \core1|rf_wd[0]~0_combout\);

\core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\core1|w_addr[5]~5_combout\ & \core1|w_addr[4]~4_combout\ & \core1|w_addr[3]~3_combout\ & \core1|w_addr[2]~2_combout\ & \core1|w_addr[1]~1_combout\ & \core1|w_addr[0]~0_combout\);

\core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10) & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11) & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12) & 
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13) & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14) & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15));

\core1|rf|RF_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a1\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a2\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a3\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a4\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a5\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a6\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a7\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a8\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a9\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a10\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a11\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a12\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a13\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a14\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a15\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a16\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a17\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a18\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a19\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a20\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a21\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a22\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a23\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a24\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a25\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a26\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a27\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a28\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a29\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a30\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\core1|rf|RF_rtl_1|auto_generated|ram_block1a31\ <= \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \core1|rf_wd[31]~31_combout\ & \core1|rf_wd[30]~30_combout\ & \core1|rf_wd[29]~29_combout\ & \core1|rf_wd[28]~28_combout\ & \core1|rf_wd[27]~27_combout\ & 
\core1|rf_wd[26]~26_combout\ & \core1|rf_wd[25]~25_combout\ & \core1|rf_wd[24]~24_combout\ & \core1|rf_wd[23]~23_combout\ & \core1|rf_wd[22]~22_combout\ & \core1|rf_wd[21]~21_combout\ & \core1|rf_wd[20]~20_combout\ & \core1|rf_wd[19]~19_combout\ & 
\core1|rf_wd[18]~18_combout\ & \core1|rf_wd[17]~17_combout\ & \core1|rf_wd[16]~16_combout\ & \core1|rf_wd[15]~15_combout\ & \core1|rf_wd[14]~14_combout\ & \core1|rf_wd[13]~13_combout\ & \core1|rf_wd[12]~12_combout\ & \core1|rf_wd[11]~11_combout\ & 
\core1|rf_wd[10]~10_combout\ & \core1|rf_wd[9]~9_combout\ & \core1|rf_wd[8]~8_combout\ & \core1|rf_wd[7]~7_combout\ & \core1|rf_wd[6]~6_combout\ & \core1|rf_wd[5]~5_combout\ & \core1|rf_wd[4]~4_combout\ & \core1|rf_wd[3]~3_combout\ & 
\core1|rf_wd[2]~2_combout\ & \core1|rf_wd[1]~1_combout\ & \core1|rf_wd[0]~0_combout\);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\core1|w_addr[5]~5_combout\ & \core1|w_addr[4]~4_combout\ & \core1|w_addr[3]~3_combout\ & \core1|w_addr[2]~2_combout\ & \core1|w_addr[1]~1_combout\ & \core1|w_addr[0]~0_combout\);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5) & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6) & 
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7) & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8) & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9));

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a1\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a2\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a3\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a4\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a5\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a6\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a7\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a8\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a9\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a10\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a11\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a12\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a13\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a14\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a15\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a16\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a17\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a18\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a19\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a20\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a21\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a22\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a23\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a24\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a25\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a26\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a27\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a28\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a29\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a30\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a31\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\core1|ALT_INV_wd_addr_3_r[3]~0_combout\ <= NOT \core1|wd_addr_3_r[3]~0_combout\;
\core1|ALT_INV_to_mem_o.valid~combout\ <= NOT \core1|to_mem_o.valid~combout\;
\ALT_INV_n_reset~input_o\ <= NOT \n_reset~input_o\;
\core1|ALT_INV_wd_addr_3_r[3]~0_wirecell_combout\ <= NOT \core1|wd_addr_3_r[3]~0_wirecell_combout\;

-- Location: IOOBUF_X67_Y15_N9
\net_packet_flat_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[0]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[0]~output_o\);

-- Location: IOOBUF_X61_Y0_N16
\net_packet_flat_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[1]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[1]~output_o\);

-- Location: IOOBUF_X67_Y8_N2
\net_packet_flat_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[2]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[2]~output_o\);

-- Location: IOOBUF_X54_Y0_N30
\net_packet_flat_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[3]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[3]~output_o\);

-- Location: IOOBUF_X67_Y39_N23
\net_packet_flat_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[4]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[4]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\net_packet_flat_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[5]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\net_packet_flat_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[6]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[6]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\net_packet_flat_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[7]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[7]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\net_packet_flat_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[8]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[8]~output_o\);

-- Location: IOOBUF_X59_Y0_N16
\net_packet_flat_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[9]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[9]~output_o\);

-- Location: IOOBUF_X65_Y43_N23
\net_packet_flat_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[10]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[10]~output_o\);

-- Location: IOOBUF_X67_Y40_N9
\net_packet_flat_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[11]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[11]~output_o\);

-- Location: IOOBUF_X50_Y43_N30
\net_packet_flat_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[12]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[12]~output_o\);

-- Location: IOOBUF_X36_Y43_N16
\net_packet_flat_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[13]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[13]~output_o\);

-- Location: IOOBUF_X59_Y0_N23
\net_packet_flat_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[14]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[14]~output_o\);

-- Location: IOOBUF_X67_Y14_N9
\net_packet_flat_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[15]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[15]~output_o\);

-- Location: IOOBUF_X67_Y41_N9
\net_packet_flat_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[16]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[16]~output_o\);

-- Location: IOOBUF_X41_Y43_N9
\net_packet_flat_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[17]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[17]~output_o\);

-- Location: IOOBUF_X67_Y7_N23
\net_packet_flat_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[18]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[18]~output_o\);

-- Location: IOOBUF_X63_Y0_N9
\net_packet_flat_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[19]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[19]~output_o\);

-- Location: IOOBUF_X45_Y43_N9
\net_packet_flat_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[20]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[20]~output_o\);

-- Location: IOOBUF_X67_Y8_N9
\net_packet_flat_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[21]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[21]~output_o\);

-- Location: IOOBUF_X48_Y0_N9
\net_packet_flat_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[22]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[22]~output_o\);

-- Location: IOOBUF_X67_Y6_N16
\net_packet_flat_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[23]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[23]~output_o\);

-- Location: IOOBUF_X67_Y5_N9
\net_packet_flat_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[24]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[24]~output_o\);

-- Location: IOOBUF_X65_Y43_N30
\net_packet_flat_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[25]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[25]~output_o\);

-- Location: IOOBUF_X45_Y43_N30
\net_packet_flat_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[26]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[26]~output_o\);

-- Location: IOOBUF_X63_Y43_N23
\net_packet_flat_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[27]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[27]~output_o\);

-- Location: IOOBUF_X67_Y39_N16
\net_packet_flat_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[28]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[28]~output_o\);

-- Location: IOOBUF_X61_Y43_N9
\net_packet_flat_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[29]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[29]~output_o\);

-- Location: IOOBUF_X61_Y43_N30
\net_packet_flat_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[30]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[30]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\net_packet_flat_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[31]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[31]~output_o\);

-- Location: IOOBUF_X52_Y43_N2
\net_packet_flat_o[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[32]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[32]~output_o\);

-- Location: IOOBUF_X67_Y10_N23
\net_packet_flat_o[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[33]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[33]~output_o\);

-- Location: IOOBUF_X63_Y0_N30
\net_packet_flat_o[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[34]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[34]~output_o\);

-- Location: IOOBUF_X67_Y12_N16
\net_packet_flat_o[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[35]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[35]~output_o\);

-- Location: IOOBUF_X59_Y0_N9
\net_packet_flat_o[36]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[36]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[36]~output_o\);

-- Location: IOOBUF_X67_Y4_N16
\net_packet_flat_o[37]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[37]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[37]~output_o\);

-- Location: IOOBUF_X67_Y38_N16
\net_packet_flat_o[38]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[38]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[38]~output_o\);

-- Location: IOOBUF_X65_Y43_N2
\net_packet_flat_o[39]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[39]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[39]~output_o\);

-- Location: IOOBUF_X67_Y3_N16
\net_packet_flat_o[40]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[40]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[40]~output_o\);

-- Location: IOOBUF_X67_Y17_N23
\net_packet_flat_o[41]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[41]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[41]~output_o\);

-- Location: IOOBUF_X9_Y43_N23
\net_packet_flat_o[42]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[42]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[42]~output_o\);

-- Location: IOOBUF_X41_Y0_N16
\net_packet_flat_o[43]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[43]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[43]~output_o\);

-- Location: IOOBUF_X0_Y5_N9
\net_packet_flat_o[44]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[44]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[44]~output_o\);

-- Location: IOOBUF_X9_Y0_N30
\net_packet_flat_o[45]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[45]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[45]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\net_packet_flat_o[46]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[46]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[46]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\net_packet_flat_o[47]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[47]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[47]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\net_packet_flat_o[48]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[48]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[48]~output_o\);

-- Location: IOOBUF_X34_Y0_N23
\net_packet_flat_o[49]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[49]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[49]~output_o\);

-- Location: IOOBUF_X7_Y0_N30
\net_packet_flat_o[50]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[50]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[50]~output_o\);

-- Location: IOOBUF_X67_Y2_N16
\net_packet_flat_o[51]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[51]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[51]~output_o\);

-- Location: IOOBUF_X67_Y16_N16
\net_packet_flat_o[52]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[52]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[52]~output_o\);

-- Location: IOOBUF_X67_Y36_N23
\net_packet_flat_o[53]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[53]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[53]~output_o\);

-- Location: IOOBUF_X67_Y33_N16
\net_packet_flat_o[54]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[54]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[54]~output_o\);

-- Location: IOOBUF_X20_Y43_N23
\net_packet_flat_o[55]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[55]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[55]~output_o\);

-- Location: IOOBUF_X16_Y43_N9
\net_packet_flat_o[56]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[56]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[56]~output_o\);

-- Location: IOOBUF_X16_Y43_N16
\net_packet_flat_o[57]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[57]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[57]~output_o\);

-- Location: IOOBUF_X18_Y43_N30
\net_packet_flat_o[58]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[58]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[58]~output_o\);

-- Location: IOOBUF_X22_Y43_N23
\net_packet_flat_o[59]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[59]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[59]~output_o\);

-- Location: IOOBUF_X22_Y43_N16
\net_packet_flat_o[60]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[60]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[60]~output_o\);

-- Location: IOOBUF_X25_Y43_N23
\net_packet_flat_o[61]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[61]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[61]~output_o\);

-- Location: IOOBUF_X27_Y43_N9
\net_packet_flat_o[62]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[62]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[62]~output_o\);

-- Location: IOOBUF_X20_Y43_N9
\net_packet_flat_o[63]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[63]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[63]~output_o\);

-- Location: IOOBUF_X14_Y43_N9
\net_packet_flat_o[64]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[64]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[64]~output_o\);

-- Location: IOOBUF_X67_Y5_N16
\to_mem_flat_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|to_mem_o.yumi~0_combout\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[0]~output_o\);

-- Location: IOOBUF_X67_Y35_N2
\to_mem_flat_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|is_byte_op_2_r~q\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[1]~output_o\);

-- Location: IOOBUF_X38_Y43_N2
\to_mem_flat_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|is_store_op_2_r~q\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[2]~output_o\);

-- Location: IOOBUF_X48_Y0_N30
\to_mem_flat_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|ALT_INV_to_mem_o.valid~combout\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[3]~output_o\);

-- Location: IOOBUF_X67_Y34_N9
\to_mem_flat_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(0),
	devoe => ww_devoe,
	o => \to_mem_flat_o[4]~output_o\);

-- Location: IOOBUF_X67_Y36_N9
\to_mem_flat_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(1),
	devoe => ww_devoe,
	o => \to_mem_flat_o[5]~output_o\);

-- Location: IOOBUF_X43_Y43_N16
\to_mem_flat_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(2),
	devoe => ww_devoe,
	o => \to_mem_flat_o[6]~output_o\);

-- Location: IOOBUF_X41_Y43_N2
\to_mem_flat_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(3),
	devoe => ww_devoe,
	o => \to_mem_flat_o[7]~output_o\);

-- Location: IOOBUF_X43_Y43_N9
\to_mem_flat_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(4),
	devoe => ww_devoe,
	o => \to_mem_flat_o[8]~output_o\);

-- Location: IOOBUF_X52_Y43_N30
\to_mem_flat_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(5),
	devoe => ww_devoe,
	o => \to_mem_flat_o[9]~output_o\);

-- Location: IOOBUF_X52_Y43_N9
\to_mem_flat_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(6),
	devoe => ww_devoe,
	o => \to_mem_flat_o[10]~output_o\);

-- Location: IOOBUF_X67_Y30_N2
\to_mem_flat_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(7),
	devoe => ww_devoe,
	o => \to_mem_flat_o[11]~output_o\);

-- Location: IOOBUF_X67_Y29_N16
\to_mem_flat_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(8),
	devoe => ww_devoe,
	o => \to_mem_flat_o[12]~output_o\);

-- Location: IOOBUF_X54_Y43_N30
\to_mem_flat_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(9),
	devoe => ww_devoe,
	o => \to_mem_flat_o[13]~output_o\);

-- Location: IOOBUF_X67_Y34_N16
\to_mem_flat_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(10),
	devoe => ww_devoe,
	o => \to_mem_flat_o[14]~output_o\);

-- Location: IOOBUF_X0_Y27_N2
\to_mem_flat_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(11),
	devoe => ww_devoe,
	o => \to_mem_flat_o[15]~output_o\);

-- Location: IOOBUF_X67_Y35_N23
\to_mem_flat_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(12),
	devoe => ww_devoe,
	o => \to_mem_flat_o[16]~output_o\);

-- Location: IOOBUF_X67_Y31_N9
\to_mem_flat_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(13),
	devoe => ww_devoe,
	o => \to_mem_flat_o[17]~output_o\);

-- Location: IOOBUF_X67_Y13_N9
\to_mem_flat_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(14),
	devoe => ww_devoe,
	o => \to_mem_flat_o[18]~output_o\);

-- Location: IOOBUF_X67_Y33_N9
\to_mem_flat_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(15),
	devoe => ww_devoe,
	o => \to_mem_flat_o[19]~output_o\);

-- Location: IOOBUF_X38_Y43_N23
\to_mem_flat_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(16),
	devoe => ww_devoe,
	o => \to_mem_flat_o[20]~output_o\);

-- Location: IOOBUF_X36_Y43_N9
\to_mem_flat_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(17),
	devoe => ww_devoe,
	o => \to_mem_flat_o[21]~output_o\);

-- Location: IOOBUF_X43_Y43_N30
\to_mem_flat_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(18),
	devoe => ww_devoe,
	o => \to_mem_flat_o[22]~output_o\);

-- Location: IOOBUF_X36_Y43_N23
\to_mem_flat_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(19),
	devoe => ww_devoe,
	o => \to_mem_flat_o[23]~output_o\);

-- Location: IOOBUF_X38_Y43_N30
\to_mem_flat_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(20),
	devoe => ww_devoe,
	o => \to_mem_flat_o[24]~output_o\);

-- Location: IOOBUF_X38_Y43_N9
\to_mem_flat_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(21),
	devoe => ww_devoe,
	o => \to_mem_flat_o[25]~output_o\);

-- Location: IOOBUF_X67_Y20_N2
\to_mem_flat_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(22),
	devoe => ww_devoe,
	o => \to_mem_flat_o[26]~output_o\);

-- Location: IOOBUF_X67_Y18_N23
\to_mem_flat_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(23),
	devoe => ww_devoe,
	o => \to_mem_flat_o[27]~output_o\);

-- Location: IOOBUF_X67_Y16_N23
\to_mem_flat_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(24),
	devoe => ww_devoe,
	o => \to_mem_flat_o[28]~output_o\);

-- Location: IOOBUF_X48_Y43_N2
\to_mem_flat_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(25),
	devoe => ww_devoe,
	o => \to_mem_flat_o[29]~output_o\);

-- Location: IOOBUF_X67_Y32_N9
\to_mem_flat_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(26),
	devoe => ww_devoe,
	o => \to_mem_flat_o[30]~output_o\);

-- Location: IOOBUF_X50_Y43_N23
\to_mem_flat_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(27),
	devoe => ww_devoe,
	o => \to_mem_flat_o[31]~output_o\);

-- Location: IOOBUF_X67_Y37_N2
\to_mem_flat_o[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(28),
	devoe => ww_devoe,
	o => \to_mem_flat_o[32]~output_o\);

-- Location: IOOBUF_X50_Y43_N16
\to_mem_flat_o[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(29),
	devoe => ww_devoe,
	o => \to_mem_flat_o[33]~output_o\);

-- Location: IOOBUF_X56_Y43_N16
\to_mem_flat_o[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(30),
	devoe => ww_devoe,
	o => \to_mem_flat_o[34]~output_o\);

-- Location: IOOBUF_X67_Y39_N9
\to_mem_flat_o[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(31),
	devoe => ww_devoe,
	o => \to_mem_flat_o[35]~output_o\);

-- Location: IOOBUF_X67_Y24_N9
\barrier_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_o\(0),
	devoe => ww_devoe,
	o => \barrier_o[0]~output_o\);

-- Location: IOOBUF_X63_Y43_N16
\barrier_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_o\(1),
	devoe => ww_devoe,
	o => \barrier_o[1]~output_o\);

-- Location: IOOBUF_X67_Y30_N16
\barrier_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_o\(2),
	devoe => ww_devoe,
	o => \barrier_o[2]~output_o\);

-- Location: IOOBUF_X67_Y9_N23
\exception_o~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|exception_o~q\,
	devoe => ww_devoe,
	o => \exception_o~output_o\);

-- Location: IOOBUF_X67_Y20_N16
\debug_flat_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[0]~output_o\);

-- Location: IOOBUF_X67_Y26_N9
\debug_flat_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[1]~output_o\);

-- Location: IOOBUF_X67_Y12_N2
\debug_flat_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_r\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[2]~output_o\);

-- Location: IOOBUF_X67_Y6_N23
\debug_flat_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_mask_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[3]~output_o\);

-- Location: IOOBUF_X67_Y14_N2
\debug_flat_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_mask_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[4]~output_o\);

-- Location: IOOBUF_X67_Y10_N2
\debug_flat_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_mask_r\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[5]~output_o\);

-- Location: IOOBUF_X67_Y11_N9
\debug_flat_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|state_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[6]~output_o\);

-- Location: IOOBUF_X67_Y11_N2
\debug_flat_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|state_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[7]~output_o\);

-- Location: IOOBUF_X67_Y30_N9
\debug_flat_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \debug_flat_o[8]~output_o\);

-- Location: IOOBUF_X67_Y25_N23
\debug_flat_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \debug_flat_o[9]~output_o\);

-- Location: IOOBUF_X67_Y20_N23
\debug_flat_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \debug_flat_o[10]~output_o\);

-- Location: IOOBUF_X67_Y25_N16
\debug_flat_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \debug_flat_o[11]~output_o\);

-- Location: IOOBUF_X67_Y29_N23
\debug_flat_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \debug_flat_o[12]~output_o\);

-- Location: IOOBUF_X67_Y29_N9
\debug_flat_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \debug_flat_o[13]~output_o\);

-- Location: IOOBUF_X67_Y24_N2
\debug_flat_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \debug_flat_o[14]~output_o\);

-- Location: IOOBUF_X67_Y28_N2
\debug_flat_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \debug_flat_o[15]~output_o\);

-- Location: IOOBUF_X67_Y26_N2
\debug_flat_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \debug_flat_o[16]~output_o\);

-- Location: IOOBUF_X67_Y14_N16
\debug_flat_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \debug_flat_o[17]~output_o\);

-- Location: IOOBUF_X67_Y29_N2
\debug_flat_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \debug_flat_o[18]~output_o\);

-- Location: IOOBUF_X67_Y27_N16
\debug_flat_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \debug_flat_o[19]~output_o\);

-- Location: IOOBUF_X67_Y33_N23
\debug_flat_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \debug_flat_o[20]~output_o\);

-- Location: IOOBUF_X67_Y11_N23
\debug_flat_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[21]~output_o\);

-- Location: IOOBUF_X61_Y43_N2
\debug_flat_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[22]~output_o\);

-- Location: IOOBUF_X67_Y28_N9
\debug_flat_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[23]~output_o\);

-- Location: IOOBUF_X67_Y16_N2
\debug_flat_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[24]~output_o\);

-- Location: IOOBUF_X59_Y0_N30
\debug_flat_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[25]~output_o\);

-- Location: IOOBUF_X67_Y18_N2
\debug_flat_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[26]~output_o\);

-- Location: IOOBUF_X67_Y19_N9
\debug_flat_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(3),
	devoe => ww_devoe,
	o => \debug_flat_o[27]~output_o\);

-- Location: IOOBUF_X67_Y15_N16
\debug_flat_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(4),
	devoe => ww_devoe,
	o => \debug_flat_o[28]~output_o\);

-- Location: IOOBUF_X67_Y7_N9
\debug_flat_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(5),
	devoe => ww_devoe,
	o => \debug_flat_o[29]~output_o\);

-- Location: IOOBUF_X67_Y20_N9
\debug_flat_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(6),
	devoe => ww_devoe,
	o => \debug_flat_o[30]~output_o\);

-- Location: IOOBUF_X67_Y19_N23
\debug_flat_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(7),
	devoe => ww_devoe,
	o => \debug_flat_o[31]~output_o\);

-- Location: IOOBUF_X67_Y18_N16
\debug_flat_o[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(8),
	devoe => ww_devoe,
	o => \debug_flat_o[32]~output_o\);

-- Location: IOOBUF_X67_Y16_N9
\debug_flat_o[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(9),
	devoe => ww_devoe,
	o => \debug_flat_o[33]~output_o\);

-- Location: IOOBUF_X50_Y43_N2
\data_mem_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[0]~0_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[0]~output_o\);

-- Location: IOOBUF_X0_Y28_N9
\data_mem_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[1]~1_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[1]~output_o\);

-- Location: IOOBUF_X48_Y43_N30
\data_mem_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[2]~2_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[2]~output_o\);

-- Location: IOOBUF_X67_Y30_N23
\data_mem_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[3]~3_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[3]~output_o\);

-- Location: IOOBUF_X50_Y0_N23
\data_mem_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[4]~4_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[4]~output_o\);

-- Location: IOOBUF_X67_Y32_N23
\data_mem_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[5]~5_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[5]~output_o\);

-- Location: IOOBUF_X67_Y34_N2
\data_mem_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[6]~6_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[6]~output_o\);

-- Location: IOOBUF_X67_Y12_N23
\data_mem_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[7]~7_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[7]~output_o\);

-- Location: IOOBUF_X45_Y43_N16
\data_mem_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[8]~8_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[8]~output_o\);

-- Location: IOOBUF_X59_Y43_N16
\data_mem_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[9]~9_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[9]~output_o\);

-- Location: IOOBUF_X67_Y10_N16
\data_mem_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[10]~10_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[10]~output_o\);

-- Location: IOOBUF_X67_Y31_N2
\data_mem_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[11]~11_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[11]~output_o\);

-- Location: IOOBUF_X41_Y43_N16
\data_mem_addr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[12]~12_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[12]~output_o\);

-- Location: IOOBUF_X54_Y43_N9
\data_mem_addr[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[13]~13_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[13]~output_o\);

-- Location: IOOBUF_X67_Y35_N16
\data_mem_addr[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[14]~14_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[14]~output_o\);

-- Location: IOOBUF_X67_Y38_N9
\data_mem_addr[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[15]~15_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[15]~output_o\);

-- Location: IOOBUF_X48_Y0_N16
\data_mem_addr[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[16]~16_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[16]~output_o\);

-- Location: IOOBUF_X38_Y43_N16
\data_mem_addr[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[17]~17_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[17]~output_o\);

-- Location: IOOBUF_X67_Y37_N23
\data_mem_addr[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[18]~18_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[18]~output_o\);

-- Location: IOOBUF_X67_Y13_N16
\data_mem_addr[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[19]~19_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[19]~output_o\);

-- Location: IOOBUF_X0_Y29_N2
\data_mem_addr[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[20]~20_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[20]~output_o\);

-- Location: IOOBUF_X48_Y0_N2
\data_mem_addr[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[21]~21_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[21]~output_o\);

-- Location: IOOBUF_X67_Y7_N16
\data_mem_addr[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[22]~22_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[22]~output_o\);

-- Location: IOOBUF_X45_Y43_N2
\data_mem_addr[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[23]~23_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[23]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\data_mem_addr[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[24]~24_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[24]~output_o\);

-- Location: IOOBUF_X67_Y41_N2
\data_mem_addr[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[25]~25_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[25]~output_o\);

-- Location: IOOBUF_X67_Y28_N16
\data_mem_addr[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[26]~26_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[26]~output_o\);

-- Location: IOOBUF_X67_Y10_N9
\data_mem_addr[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[27]~27_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[27]~output_o\);

-- Location: IOOBUF_X59_Y43_N2
\data_mem_addr[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[28]~28_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[28]~output_o\);

-- Location: IOOBUF_X67_Y38_N2
\data_mem_addr[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[29]~29_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[29]~output_o\);

-- Location: IOOBUF_X67_Y39_N2
\data_mem_addr[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[30]~30_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[30]~output_o\);

-- Location: IOOBUF_X67_Y34_N23
\data_mem_addr[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[31]~31_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[31]~output_o\);

-- Location: IOIBUF_X67_Y15_N1
\net_packet_flat_i[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(0),
	o => \net_packet_flat_i[0]~input_o\);

-- Location: IOIBUF_X63_Y0_N15
\net_packet_flat_i[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(1),
	o => \net_packet_flat_i[1]~input_o\);

-- Location: IOIBUF_X67_Y8_N15
\net_packet_flat_i[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(2),
	o => \net_packet_flat_i[2]~input_o\);

-- Location: IOIBUF_X54_Y0_N8
\net_packet_flat_i[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(3),
	o => \net_packet_flat_i[3]~input_o\);

-- Location: IOIBUF_X67_Y41_N22
\net_packet_flat_i[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(4),
	o => \net_packet_flat_i[4]~input_o\);

-- Location: IOIBUF_X52_Y0_N15
\net_packet_flat_i[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(5),
	o => \net_packet_flat_i[5]~input_o\);

-- Location: IOIBUF_X54_Y0_N15
\net_packet_flat_i[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(6),
	o => \net_packet_flat_i[6]~input_o\);

-- Location: IOIBUF_X56_Y0_N8
\net_packet_flat_i[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(7),
	o => \net_packet_flat_i[7]~input_o\);

-- Location: IOIBUF_X52_Y0_N29
\net_packet_flat_i[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(8),
	o => \net_packet_flat_i[8]~input_o\);

-- Location: IOIBUF_X61_Y0_N1
\net_packet_flat_i[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(9),
	o => \net_packet_flat_i[9]~input_o\);

-- Location: IOIBUF_X65_Y43_N15
\net_packet_flat_i[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(10),
	o => \net_packet_flat_i[10]~input_o\);

-- Location: IOIBUF_X67_Y40_N22
\net_packet_flat_i[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(11),
	o => \net_packet_flat_i[11]~input_o\);

-- Location: IOIBUF_X50_Y43_N8
\net_packet_flat_i[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(12),
	o => \net_packet_flat_i[12]~input_o\);

-- Location: IOIBUF_X43_Y43_N1
\net_packet_flat_i[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(13),
	o => \net_packet_flat_i[13]~input_o\);

-- Location: IOIBUF_X59_Y0_N1
\net_packet_flat_i[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(14),
	o => \net_packet_flat_i[14]~input_o\);

-- Location: IOIBUF_X67_Y13_N1
\net_packet_flat_i[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(15),
	o => \net_packet_flat_i[15]~input_o\);

-- Location: IOIBUF_X67_Y41_N15
\net_packet_flat_i[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(16),
	o => \net_packet_flat_i[16]~input_o\);

-- Location: IOIBUF_X48_Y43_N15
\net_packet_flat_i[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(17),
	o => \net_packet_flat_i[17]~input_o\);

-- Location: IOIBUF_X67_Y7_N1
\net_packet_flat_i[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(18),
	o => \net_packet_flat_i[18]~input_o\);

-- Location: IOIBUF_X65_Y0_N1
\net_packet_flat_i[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(19),
	o => \net_packet_flat_i[19]~input_o\);

-- Location: IOIBUF_X48_Y43_N22
\net_packet_flat_i[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(20),
	o => \net_packet_flat_i[20]~input_o\);

-- Location: IOIBUF_X67_Y8_N22
\net_packet_flat_i[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(21),
	o => \net_packet_flat_i[21]~input_o\);

-- Location: IOIBUF_X50_Y0_N29
\net_packet_flat_i[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(22),
	o => \net_packet_flat_i[22]~input_o\);

-- Location: IOIBUF_X67_Y5_N22
\net_packet_flat_i[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(23),
	o => \net_packet_flat_i[23]~input_o\);

-- Location: IOIBUF_X67_Y9_N1
\net_packet_flat_i[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(24),
	o => \net_packet_flat_i[24]~input_o\);

-- Location: IOIBUF_X65_Y43_N8
\net_packet_flat_i[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(25),
	o => \net_packet_flat_i[25]~input_o\);

-- Location: IOIBUF_X45_Y43_N22
\net_packet_flat_i[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(26),
	o => \net_packet_flat_i[26]~input_o\);

-- Location: IOIBUF_X63_Y43_N29
\net_packet_flat_i[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(27),
	o => \net_packet_flat_i[27]~input_o\);

-- Location: IOIBUF_X67_Y37_N15
\net_packet_flat_i[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(28),
	o => \net_packet_flat_i[28]~input_o\);

-- Location: IOIBUF_X63_Y43_N8
\net_packet_flat_i[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(29),
	o => \net_packet_flat_i[29]~input_o\);

-- Location: IOIBUF_X61_Y43_N15
\net_packet_flat_i[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(30),
	o => \net_packet_flat_i[30]~input_o\);

-- Location: IOIBUF_X34_Y0_N29
\net_packet_flat_i[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(31),
	o => \net_packet_flat_i[31]~input_o\);

-- Location: IOIBUF_X54_Y43_N1
\net_packet_flat_i[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(32),
	o => \net_packet_flat_i[32]~input_o\);

-- Location: IOIBUF_X67_Y9_N8
\net_packet_flat_i[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(33),
	o => \net_packet_flat_i[33]~input_o\);

-- Location: IOIBUF_X63_Y0_N22
\net_packet_flat_i[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(34),
	o => \net_packet_flat_i[34]~input_o\);

-- Location: IOIBUF_X67_Y12_N8
\net_packet_flat_i[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(35),
	o => \net_packet_flat_i[35]~input_o\);

-- Location: IOIBUF_X61_Y0_N8
\net_packet_flat_i[36]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(36),
	o => \net_packet_flat_i[36]~input_o\);

-- Location: IOIBUF_X67_Y4_N22
\net_packet_flat_i[37]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(37),
	o => \net_packet_flat_i[37]~input_o\);

-- Location: IOIBUF_X67_Y38_N22
\net_packet_flat_i[38]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(38),
	o => \net_packet_flat_i[38]~input_o\);

-- Location: IOIBUF_X56_Y43_N22
\net_packet_flat_i[39]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(39),
	o => \net_packet_flat_i[39]~input_o\);

-- Location: IOIBUF_X67_Y5_N1
\net_packet_flat_i[40]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(40),
	o => \net_packet_flat_i[40]~input_o\);

-- Location: IOIBUF_X67_Y17_N15
\net_packet_flat_i[41]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(41),
	o => \net_packet_flat_i[41]~input_o\);

-- Location: IOIBUF_X9_Y43_N15
\net_packet_flat_i[42]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(42),
	o => \net_packet_flat_i[42]~input_o\);

-- Location: IOIBUF_X41_Y0_N29
\net_packet_flat_i[43]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(43),
	o => \net_packet_flat_i[43]~input_o\);

-- Location: IOIBUF_X0_Y5_N1
\net_packet_flat_i[44]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(44),
	o => \net_packet_flat_i[44]~input_o\);

-- Location: IOIBUF_X9_Y0_N22
\net_packet_flat_i[45]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(45),
	o => \net_packet_flat_i[45]~input_o\);

-- Location: IOIBUF_X65_Y0_N29
\net_packet_flat_i[46]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(46),
	o => \net_packet_flat_i[46]~input_o\);

-- Location: IOIBUF_X5_Y0_N29
\net_packet_flat_i[47]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(47),
	o => \net_packet_flat_i[47]~input_o\);

-- Location: IOIBUF_X1_Y0_N8
\net_packet_flat_i[48]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(48),
	o => \net_packet_flat_i[48]~input_o\);

-- Location: IOIBUF_X34_Y0_N8
\net_packet_flat_i[49]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(49),
	o => \net_packet_flat_i[49]~input_o\);

-- Location: IOIBUF_X7_Y0_N8
\net_packet_flat_i[50]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(50),
	o => \net_packet_flat_i[50]~input_o\);

-- Location: IOIBUF_X67_Y2_N22
\net_packet_flat_i[51]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(51),
	o => \net_packet_flat_i[51]~input_o\);

-- Location: IOIBUF_X67_Y18_N8
\net_packet_flat_i[52]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(52),
	o => \net_packet_flat_i[52]~input_o\);

-- Location: IOIBUF_X67_Y36_N15
\net_packet_flat_i[53]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(53),
	o => \net_packet_flat_i[53]~input_o\);

-- Location: IOIBUF_X67_Y33_N1
\net_packet_flat_i[54]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(54),
	o => \net_packet_flat_i[54]~input_o\);

-- Location: IOIBUF_X20_Y43_N1
\net_packet_flat_i[55]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(55),
	o => \net_packet_flat_i[55]~input_o\);

-- Location: IOIBUF_X16_Y43_N1
\net_packet_flat_i[56]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(56),
	o => \net_packet_flat_i[56]~input_o\);

-- Location: IOIBUF_X20_Y43_N15
\net_packet_flat_i[57]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(57),
	o => \net_packet_flat_i[57]~input_o\);

-- Location: IOIBUF_X18_Y43_N1
\net_packet_flat_i[58]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(58),
	o => \net_packet_flat_i[58]~input_o\);

-- Location: IOIBUF_X22_Y43_N29
\net_packet_flat_i[59]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(59),
	o => \net_packet_flat_i[59]~input_o\);

-- Location: IOIBUF_X22_Y43_N1
\net_packet_flat_i[60]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(60),
	o => \net_packet_flat_i[60]~input_o\);

-- Location: IOIBUF_X34_Y43_N1
\net_packet_flat_i[61]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(61),
	o => \net_packet_flat_i[61]~input_o\);

-- Location: IOIBUF_X34_Y43_N8
\net_packet_flat_i[62]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(62),
	o => \net_packet_flat_i[62]~input_o\);

-- Location: IOIBUF_X20_Y43_N29
\net_packet_flat_i[63]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(63),
	o => \net_packet_flat_i[63]~input_o\);

-- Location: IOIBUF_X14_Y43_N22
\net_packet_flat_i[64]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(64),
	o => \net_packet_flat_i[64]~input_o\);

-- Location: LCCOMB_X19_Y42_N12
\core1|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal10~0_combout\ = (!\net_packet_flat_i[58]~input_o\ & (\net_packet_flat_i[55]~input_o\ & (!\net_packet_flat_i[56]~input_o\ & !\net_packet_flat_i[57]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[58]~input_o\,
	datab => \net_packet_flat_i[55]~input_o\,
	datac => \net_packet_flat_i[56]~input_o\,
	datad => \net_packet_flat_i[57]~input_o\,
	combout => \core1|Equal10~0_combout\);

-- Location: LCCOMB_X22_Y42_N24
\core1|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal10~1_combout\ = (!\net_packet_flat_i[59]~input_o\ & (!\net_packet_flat_i[60]~input_o\ & (!\net_packet_flat_i[61]~input_o\ & !\net_packet_flat_i[62]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[59]~input_o\,
	datab => \net_packet_flat_i[60]~input_o\,
	datac => \net_packet_flat_i[61]~input_o\,
	datad => \net_packet_flat_i[62]~input_o\,
	combout => \core1|Equal10~1_combout\);

-- Location: LCCOMB_X20_Y42_N24
\core1|Equal10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal10~2_combout\ = (\core1|Equal10~0_combout\ & (!\net_packet_flat_i[63]~input_o\ & (!\net_packet_flat_i[64]~input_o\ & \core1|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Equal10~0_combout\,
	datab => \net_packet_flat_i[63]~input_o\,
	datac => \net_packet_flat_i[64]~input_o\,
	datad => \core1|Equal10~1_combout\,
	combout => \core1|Equal10~2_combout\);

-- Location: LCCOMB_X63_Y26_N8
\core1|imem_wen\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_wen~combout\ = (!\net_packet_flat_i[53]~input_o\ & (!\net_packet_flat_i[54]~input_o\ & (\core1|Equal10~2_combout\ & \net_packet_flat_i[52]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[53]~input_o\,
	datab => \net_packet_flat_i[54]~input_o\,
	datac => \core1|Equal10~2_combout\,
	datad => \net_packet_flat_i[52]~input_o\,
	combout => \core1|imem_wen~combout\);

-- Location: IOIBUF_X67_Y32_N1
\from_mem_flat_i[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(1),
	o => \from_mem_flat_i[1]~input_o\);

-- Location: LCCOMB_X63_Y26_N26
\core1|net_reg_write_cmd\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|net_reg_write_cmd~combout\ = (\net_packet_flat_i[53]~input_o\ & (!\net_packet_flat_i[54]~input_o\ & (\core1|Equal10~2_combout\ & !\net_packet_flat_i[52]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[53]~input_o\,
	datab => \net_packet_flat_i[54]~input_o\,
	datac => \core1|Equal10~2_combout\,
	datad => \net_packet_flat_i[52]~input_o\,
	combout => \core1|net_reg_write_cmd~combout\);

-- Location: IOIBUF_X0_Y21_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X52_Y43_N15
\n_reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_n_reset,
	o => \n_reset~input_o\);

-- Location: LCCOMB_X60_Y27_N16
\core1|stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~2_combout\ = (\core1|state_r\(0) & (!\core1|state_r\(1) & ((!\core1|op_writes_rf_3_r~q\) # (!\core1|net_reg_write_cmd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(0),
	datab => \core1|state_r\(1),
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|op_writes_rf_3_r~q\,
	combout => \core1|stall~2_combout\);

-- Location: LCCOMB_X63_Y26_N0
\core1|net_PC_write_cmd\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|net_PC_write_cmd~combout\ = (\net_packet_flat_i[53]~input_o\ & (!\net_packet_flat_i[54]~input_o\ & (\core1|Equal10~2_combout\ & \net_packet_flat_i[52]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[53]~input_o\,
	datab => \net_packet_flat_i[54]~input_o\,
	datac => \core1|Equal10~2_combout\,
	datad => \net_packet_flat_i[52]~input_o\,
	combout => \core1|net_PC_write_cmd~combout\);

-- Location: LCCOMB_X60_Y27_N14
\core1|net_PC_write_cmd_IDLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|net_PC_write_cmd_IDLE~0_combout\ = (\core1|net_PC_write_cmd~combout\ & (!\core1|state_r\(1) & !\core1|state_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_PC_write_cmd~combout\,
	datac => \core1|state_r\(1),
	datad => \core1|state_r\(0),
	combout => \core1|net_PC_write_cmd_IDLE~0_combout\);

-- Location: LCCOMB_X56_Y28_N10
\core1|instruction_2_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~4_combout\ = (\core1|instruction_1_r.opcode\(0)) # ((\core1|alu_1|Selector32~1_combout\) # (!\n_reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.opcode\(0),
	datac => \core1|alu_1|Selector32~1_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~4_combout\);

-- Location: LCCOMB_X60_Y27_N0
\core1|wd_addr_3_r[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_addr_3_r[3]~0_combout\ = (\core1|stall~3_combout\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|stall~3_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|wd_addr_3_r[3]~0_combout\);

-- Location: FF_X56_Y28_N11
\core1|instruction_2_r.opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~4_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(0));

-- Location: LCCOMB_X56_Y25_N12
\core1|instruction_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~0_combout\ = (\core1|instruction_1_r.opcode\(4)) # ((\core1|alu_1|Selector32~1_combout\) # (!\n_reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|alu_1|Selector32~1_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~0_combout\);

-- Location: FF_X56_Y25_N13
\core1|instruction_2_r.opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~0_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(4));

-- Location: LCCOMB_X56_Y25_N2
\core1|instruction_2_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~3_combout\ = (\core1|instruction_1_r.opcode\(2)) # ((\core1|alu_1|Selector32~1_combout\) # (!\n_reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|alu_1|Selector32~1_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|instruction_2_r~3_combout\);

-- Location: FF_X56_Y25_N3
\core1|instruction_2_r.opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~3_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(2));

-- Location: LCCOMB_X56_Y25_N26
\core1|alu_1|WideNor7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|WideNor7~0_combout\ = (\core1|instruction_2_r.opcode\(1) & \core1|instruction_2_r.opcode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|WideNor7~0_combout\);

-- Location: LCCOMB_X59_Y26_N2
\core1|PC_1_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~7_combout\ = (\n_reset~input_o\ & \core1|PC_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|PC_r\(6),
	combout => \core1|PC_1_r~7_combout\);

-- Location: LCCOMB_X59_Y25_N20
\core1|PC_1_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~8_combout\ = (\n_reset~input_o\ & \core1|PC_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(7),
	combout => \core1|PC_1_r~8_combout\);

-- Location: FF_X59_Y25_N21
\core1|PC_1_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~8_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(7));

-- Location: LCCOMB_X59_Y25_N30
\core1|PC_2_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~8_combout\ = (\n_reset~input_o\ & \core1|PC_1_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|PC_1_r\(7),
	combout => \core1|PC_2_r~8_combout\);

-- Location: LCCOMB_X60_Y27_N12
\core1|PC_2_r[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r[0]~1_combout\ = ((!\core1|stall~3_combout\ & !\core1|alu_1|Selector32~1_combout\)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|stall~3_combout\,
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|PC_2_r[0]~1_combout\);

-- Location: FF_X59_Y25_N31
\core1|PC_2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~8_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(7));

-- Location: LCCOMB_X59_Y25_N4
\core1|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~27_combout\ = (\core1|alu_1|Selector32~1_combout\ & (\core1|PC_2_r\(7))) # (!\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_2_r\(7),
	datac => \core1|PC_r\(7),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~27_combout\);

-- Location: LCCOMB_X59_Y25_N26
\core1|PC_1_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~6_combout\ = (\core1|PC_r\(5) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(5),
	datac => \n_reset~input_o\,
	combout => \core1|PC_1_r~6_combout\);

-- Location: FF_X59_Y25_N27
\core1|PC_1_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~6_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(5));

-- Location: LCCOMB_X59_Y25_N12
\core1|PC_2_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~6_combout\ = (\core1|PC_1_r\(5) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_1_r\(5),
	datac => \n_reset~input_o\,
	combout => \core1|PC_2_r~6_combout\);

-- Location: FF_X59_Y25_N13
\core1|PC_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~6_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(5));

-- Location: LCCOMB_X59_Y25_N24
\core1|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~21_combout\ = (\core1|alu_1|Selector32~1_combout\ & (\core1|PC_2_r\(5))) # (!\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_2_r\(5),
	datac => \core1|PC_r\(5),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~21_combout\);

-- Location: LCCOMB_X59_Y26_N24
\core1|PC_1_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~5_combout\ = (\n_reset~input_o\ & \core1|PC_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(4),
	combout => \core1|PC_1_r~5_combout\);

-- Location: FF_X59_Y26_N25
\core1|PC_1_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~5_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(4));

-- Location: LCCOMB_X60_Y26_N4
\core1|PC_2_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~5_combout\ = (\n_reset~input_o\ & \core1|PC_1_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|PC_1_r\(4),
	combout => \core1|PC_2_r~5_combout\);

-- Location: FF_X60_Y26_N5
\core1|PC_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~5_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(4));

-- Location: LCCOMB_X59_Y25_N14
\core1|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~17_combout\ = (\core1|alu_1|Selector32~1_combout\ & (\core1|PC_2_r\(4))) # (!\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(4),
	datac => \core1|PC_r\(4),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~17_combout\);

-- Location: LCCOMB_X61_Y28_N12
\core1|rd_addr_2_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~4_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rd\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|instruction_1_r.rd\(4),
	combout => \core1|rd_addr_2_r~4_combout\);

-- Location: FF_X61_Y28_N13
\core1|rd_addr_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~4_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(4));

-- Location: LCCOMB_X61_Y28_N24
\core1|wd_addr_3_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_addr_3_r~5_combout\ = (\core1|rd_addr_2_r\(4) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datad => \n_reset~input_o\,
	combout => \core1|wd_addr_3_r~5_combout\);

-- Location: FF_X61_Y28_N7
\core1|wd_addr_3_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|wd_addr_3_r~5_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_addr_3_r\(4));

-- Location: LCCOMB_X61_Y28_N18
\core1|always3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~2_combout\ = (\core1|instruction_1_r.rs_imm\(5)) # ((\core1|wd_addr_3_r\(4) $ (\core1|instruction_1_r.rs_imm\(4))) # (!\core1|op_writes_rf_3_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_addr_3_r\(4),
	datab => \core1|instruction_1_r.rs_imm\(4),
	datac => \core1|instruction_1_r.rs_imm\(5),
	datad => \core1|op_writes_rf_3_r~q\,
	combout => \core1|always3~2_combout\);

-- Location: LCCOMB_X59_Y25_N2
\core1|PC_1_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~10_combout\ = (\core1|PC_r\(9) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(9),
	datac => \n_reset~input_o\,
	combout => \core1|PC_1_r~10_combout\);

-- Location: FF_X59_Y25_N3
\core1|PC_1_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~10_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(9));

-- Location: LCCOMB_X59_Y25_N16
\core1|PC_2_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~10_combout\ = (\n_reset~input_o\ & \core1|PC_1_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|PC_1_r\(9),
	combout => \core1|PC_2_r~10_combout\);

-- Location: FF_X59_Y25_N17
\core1|PC_2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~10_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(9));

-- Location: LCCOMB_X59_Y25_N28
\core1|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~33_combout\ = (\core1|alu_1|Selector32~1_combout\ & (\core1|PC_2_r\(9))) # (!\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(9),
	datac => \core1|PC_r\(9),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~33_combout\);

-- Location: LCCOMB_X59_Y26_N8
\core1|PC_1_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~9_combout\ = (\core1|PC_r\(8) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(8),
	datac => \n_reset~input_o\,
	combout => \core1|PC_1_r~9_combout\);

-- Location: FF_X59_Y26_N9
\core1|PC_1_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~9_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(8));

-- Location: LCCOMB_X60_Y26_N6
\core1|PC_2_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~9_combout\ = (\n_reset~input_o\ & \core1|PC_1_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|PC_1_r\(8),
	combout => \core1|PC_2_r~9_combout\);

-- Location: FF_X60_Y26_N7
\core1|PC_2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~9_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(8));

-- Location: LCCOMB_X59_Y25_N18
\core1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~30_combout\ = (\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_2_r\(8)))) # (!\core1|alu_1|Selector32~1_combout\ & (\core1|PC_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(8),
	datac => \core1|PC_2_r\(8),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~30_combout\);

-- Location: LCCOMB_X60_Y25_N14
\core1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~28_combout\ = (\core1|Add0~20_combout\ & ((\core1|Add0~27_combout\ & (\core1|Add0~26\ & VCC)) # (!\core1|Add0~27_combout\ & (!\core1|Add0~26\)))) # (!\core1|Add0~20_combout\ & ((\core1|Add0~27_combout\ & (!\core1|Add0~26\)) # 
-- (!\core1|Add0~27_combout\ & ((\core1|Add0~26\) # (GND)))))
-- \core1|Add0~29\ = CARRY((\core1|Add0~20_combout\ & (!\core1|Add0~27_combout\ & !\core1|Add0~26\)) # (!\core1|Add0~20_combout\ & ((!\core1|Add0~26\) # (!\core1|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~20_combout\,
	datab => \core1|Add0~27_combout\,
	datad => VCC,
	cin => \core1|Add0~26\,
	combout => \core1|Add0~28_combout\,
	cout => \core1|Add0~29\);

-- Location: LCCOMB_X60_Y25_N16
\core1|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~31_combout\ = ((\core1|Add0~20_combout\ $ (\core1|Add0~30_combout\ $ (!\core1|Add0~29\)))) # (GND)
-- \core1|Add0~32\ = CARRY((\core1|Add0~20_combout\ & ((\core1|Add0~30_combout\) # (!\core1|Add0~29\))) # (!\core1|Add0~20_combout\ & (\core1|Add0~30_combout\ & !\core1|Add0~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~20_combout\,
	datab => \core1|Add0~30_combout\,
	datad => VCC,
	cin => \core1|Add0~29\,
	combout => \core1|Add0~31_combout\,
	cout => \core1|Add0~32\);

-- Location: LCCOMB_X60_Y25_N18
\core1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~34_combout\ = \core1|Add0~20_combout\ $ (\core1|Add0~32\ $ (\core1|Add0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~20_combout\,
	datad => \core1|Add0~33_combout\,
	cin => \core1|Add0~32\,
	combout => \core1|Add0~34_combout\);

-- Location: LCCOMB_X59_Y29_N6
\core1|rf|RF_rtl_1_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_1_bypass[12]~feeder_combout\ = \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10),
	combout => \core1|rf|RF_rtl_1_bypass[12]~feeder_combout\);

-- Location: FF_X59_Y29_N7
\core1|rf|RF_rtl_1_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_1_bypass[12]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(12));

-- Location: LCCOMB_X59_Y28_N14
\core1|w_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[5]~5_combout\ = (\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[37]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \net_packet_flat_i[37]~input_o\,
	combout => \core1|w_addr[5]~5_combout\);

-- Location: FF_X59_Y29_N17
\core1|rf|RF_rtl_1_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(11));

-- Location: FF_X59_Y29_N13
\core1|rf|RF_rtl_1_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(10));

-- Location: LCCOMB_X60_Y28_N4
\core1|w_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[4]~4_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[36]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_addr_3_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \net_packet_flat_i[36]~input_o\,
	datad => \core1|wd_addr_3_r\(4),
	combout => \core1|w_addr[4]~4_combout\);

-- Location: FF_X59_Y29_N3
\core1|rf|RF_rtl_1_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(9));

-- Location: LCCOMB_X59_Y29_N12
\core1|rf|RF~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2_combout\ = (\core1|rf|RF_rtl_1_bypass\(12) & (\core1|rf|RF_rtl_1_bypass\(11) & (\core1|rf|RF_rtl_1_bypass\(10) $ (!\core1|rf|RF_rtl_1_bypass\(9))))) # (!\core1|rf|RF_rtl_1_bypass\(12) & (!\core1|rf|RF_rtl_1_bypass\(11) & 
-- (\core1|rf|RF_rtl_1_bypass\(10) $ (!\core1|rf|RF_rtl_1_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(12),
	datab => \core1|rf|RF_rtl_1_bypass\(11),
	datac => \core1|rf|RF_rtl_1_bypass\(10),
	datad => \core1|rf|RF_rtl_1_bypass\(9),
	combout => \core1|rf|RF~2_combout\);

-- Location: M9K_X58_Y26_N0
\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|instr_mem:imem|altsyncram:mem[0].opcode[4]__1|altsyncram_gg81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|imem_wen~combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: FF_X59_Y29_N31
\core1|rf|RF_rtl_1_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(6));

-- Location: M9K_X58_Y27_N0
\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|instr_mem:imem|altsyncram:mem[0].opcode[4]__1|altsyncram_gg81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|imem_wen~combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X62_Y25_N9
\core1|instruction_1_r.rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(3));

-- Location: LCCOMB_X62_Y25_N26
\core1|rd_addr_2_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~2_combout\ = (\core1|instruction_1_r.rd\(3) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.rd\(3),
	datac => \n_reset~input_o\,
	combout => \core1|rd_addr_2_r~2_combout\);

-- Location: FF_X62_Y25_N27
\core1|rd_addr_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~2_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(3));

-- Location: LCCOMB_X62_Y25_N14
\core1|wd_addr_3_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_addr_3_r~4_combout\ = (\core1|rd_addr_2_r\(3) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(3),
	datac => \n_reset~input_o\,
	combout => \core1|wd_addr_3_r~4_combout\);

-- Location: FF_X62_Y25_N15
\core1|wd_addr_3_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_addr_3_r~4_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_addr_3_r\(3));

-- Location: LCCOMB_X62_Y25_N20
\core1|w_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[3]~3_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[35]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_addr_3_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[35]~input_o\,
	datab => \core1|wd_addr_3_r\(3),
	datad => \core1|net_reg_write_cmd~combout\,
	combout => \core1|w_addr[3]~3_combout\);

-- Location: FF_X59_Y29_N15
\core1|rf|RF_rtl_1_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(7));

-- Location: FF_X59_Y29_N21
\core1|rf|RF_rtl_1_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(8));

-- Location: LCCOMB_X62_Y25_N2
\core1|instruction_1_r.rd[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r.rd[2]~feeder_combout\ = \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7),
	combout => \core1|instruction_1_r.rd[2]~feeder_combout\);

-- Location: FF_X62_Y25_N3
\core1|instruction_1_r.rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r.rd[2]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(2));

-- Location: LCCOMB_X62_Y25_N4
\core1|rd_addr_2_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~3_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rd\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r.rd\(2),
	combout => \core1|rd_addr_2_r~3_combout\);

-- Location: FF_X62_Y25_N5
\core1|rd_addr_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~3_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(2));

-- Location: LCCOMB_X62_Y25_N18
\core1|wd_addr_3_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_addr_3_r~3_combout\ = (\core1|rd_addr_2_r\(2) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_addr_2_r\(2),
	datac => \n_reset~input_o\,
	combout => \core1|wd_addr_3_r~3_combout\);

-- Location: FF_X62_Y25_N19
\core1|wd_addr_3_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_addr_3_r~3_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_addr_3_r\(2));

-- Location: LCCOMB_X62_Y25_N0
\core1|w_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[2]~2_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[34]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_addr_3_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[34]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_addr_3_r\(2),
	combout => \core1|w_addr[2]~2_combout\);

-- Location: FF_X59_Y29_N29
\core1|rf|RF_rtl_1_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(5));

-- Location: LCCOMB_X59_Y29_N20
\core1|rf|RF~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1_combout\ = (\core1|rf|RF_rtl_1_bypass\(6) & (\core1|rf|RF_rtl_1_bypass\(5) & (\core1|rf|RF_rtl_1_bypass\(7) $ (!\core1|rf|RF_rtl_1_bypass\(8))))) # (!\core1|rf|RF_rtl_1_bypass\(6) & (!\core1|rf|RF_rtl_1_bypass\(5) & 
-- (\core1|rf|RF_rtl_1_bypass\(7) $ (!\core1|rf|RF_rtl_1_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(6),
	datab => \core1|rf|RF_rtl_1_bypass\(7),
	datac => \core1|rf|RF_rtl_1_bypass\(8),
	datad => \core1|rf|RF_rtl_1_bypass\(5),
	combout => \core1|rf|RF~1_combout\);

-- Location: LCCOMB_X60_Y27_N10
\core1|rf_wen\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wen~combout\ = (\core1|net_reg_write_cmd~combout\) # ((!\core1|stall~3_combout\ & \core1|op_writes_rf_3_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~3_combout\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|op_writes_rf_3_r~q\,
	combout => \core1|rf_wen~combout\);

-- Location: FF_X59_Y29_N5
\core1|rf|RF_rtl_1_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wen~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(0));

-- Location: LCCOMB_X62_Y28_N6
\core1|rf|RF_rtl_1_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_1_bypass[2]~feeder_combout\ = \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15),
	combout => \core1|rf|RF_rtl_1_bypass[2]~feeder_combout\);

-- Location: FF_X62_Y28_N7
\core1|rf|RF_rtl_1_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_1_bypass[2]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(2));

-- Location: FF_X62_Y28_N9
\core1|instruction_1_r.rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(1));

-- Location: LCCOMB_X62_Y28_N12
\core1|rd_addr_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~0_combout\ = (\core1|instruction_1_r.rd\(1) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.rd\(1),
	datac => \n_reset~input_o\,
	combout => \core1|rd_addr_2_r~0_combout\);

-- Location: FF_X62_Y28_N13
\core1|rd_addr_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~0_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(1));

-- Location: LCCOMB_X62_Y28_N30
\core1|wd_addr_3_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_addr_3_r~2_combout\ = (\n_reset~input_o\ & \core1|rd_addr_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|rd_addr_2_r\(1),
	combout => \core1|wd_addr_3_r~2_combout\);

-- Location: FF_X62_Y28_N31
\core1|wd_addr_3_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_addr_3_r~2_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_addr_3_r\(1));

-- Location: LCCOMB_X62_Y28_N0
\core1|w_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[1]~1_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[33]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_addr_3_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_addr_3_r\(1),
	datab => \net_packet_flat_i[33]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	combout => \core1|w_addr[1]~1_combout\);

-- Location: FF_X62_Y28_N19
\core1|rf|RF_rtl_1_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(3));

-- Location: FF_X62_Y28_N17
\core1|rf|RF_rtl_1_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(4));

-- Location: FF_X62_Y28_N15
\core1|instruction_1_r.rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(0));

-- Location: LCCOMB_X62_Y28_N2
\core1|rd_addr_2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r~1_combout\ = (\core1|instruction_1_r.rd\(0) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.rd\(0),
	datac => \n_reset~input_o\,
	combout => \core1|rd_addr_2_r~1_combout\);

-- Location: FF_X62_Y28_N3
\core1|rd_addr_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r~1_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(0));

-- Location: LCCOMB_X62_Y28_N24
\core1|wd_addr_3_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_addr_3_r~1_combout\ = (\n_reset~input_o\ & \core1|rd_addr_2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|rd_addr_2_r\(0),
	combout => \core1|wd_addr_3_r~1_combout\);

-- Location: FF_X62_Y28_N25
\core1|wd_addr_3_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_addr_3_r~1_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_addr_3_r\(0));

-- Location: LCCOMB_X62_Y28_N10
\core1|w_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|w_addr[0]~0_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[32]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_addr_3_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[32]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_addr_3_r\(0),
	combout => \core1|w_addr[0]~0_combout\);

-- Location: LCCOMB_X62_Y28_N20
\core1|rf|RF_rtl_1_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_1_bypass[1]~feeder_combout\ = \core1|w_addr[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|w_addr[0]~0_combout\,
	combout => \core1|rf|RF_rtl_1_bypass[1]~feeder_combout\);

-- Location: FF_X62_Y28_N21
\core1|rf|RF_rtl_1_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_1_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(1));

-- Location: LCCOMB_X62_Y28_N16
\core1|rf|RF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~0_combout\ = (\core1|rf|RF_rtl_1_bypass\(2) & (\core1|rf|RF_rtl_1_bypass\(1) & (\core1|rf|RF_rtl_1_bypass\(3) $ (!\core1|rf|RF_rtl_1_bypass\(4))))) # (!\core1|rf|RF_rtl_1_bypass\(2) & (!\core1|rf|RF_rtl_1_bypass\(1) & 
-- (\core1|rf|RF_rtl_1_bypass\(3) $ (!\core1|rf|RF_rtl_1_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1_bypass\(2),
	datab => \core1|rf|RF_rtl_1_bypass\(3),
	datac => \core1|rf|RF_rtl_1_bypass\(4),
	datad => \core1|rf|RF_rtl_1_bypass\(1),
	combout => \core1|rf|RF~0_combout\);

-- Location: LCCOMB_X59_Y29_N4
\core1|rf|RF~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3_combout\ = (\core1|rf|RF~2_combout\ & (\core1|rf|RF~1_combout\ & (\core1|rf|RF_rtl_1_bypass\(0) & \core1|rf|RF~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2_combout\,
	datab => \core1|rf|RF~1_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(0),
	datad => \core1|rf|RF~0_combout\,
	combout => \core1|rf|RF~3_combout\);

-- Location: LCCOMB_X59_Y25_N8
\core1|PC_1_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~4_combout\ = (\core1|PC_r\(3) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(3),
	datac => \n_reset~input_o\,
	combout => \core1|PC_1_r~4_combout\);

-- Location: FF_X59_Y25_N9
\core1|PC_1_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~4_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(3));

-- Location: LCCOMB_X59_Y25_N22
\core1|PC_2_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~4_combout\ = (\core1|PC_1_r\(3) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_1_r\(3),
	datac => \n_reset~input_o\,
	combout => \core1|PC_2_r~4_combout\);

-- Location: FF_X59_Y25_N23
\core1|PC_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~4_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(3));

-- Location: LCCOMB_X59_Y26_N18
\core1|PC_1_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~3_combout\ = (\n_reset~input_o\ & \core1|PC_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|PC_r\(2),
	combout => \core1|PC_1_r~3_combout\);

-- Location: FF_X59_Y26_N19
\core1|PC_1_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~3_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(2));

-- Location: LCCOMB_X60_Y26_N30
\core1|PC_2_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~3_combout\ = (\n_reset~input_o\ & \core1|PC_1_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|PC_1_r\(2),
	combout => \core1|PC_2_r~3_combout\);

-- Location: FF_X60_Y26_N31
\core1|PC_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~3_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(2));

-- Location: LCCOMB_X59_Y25_N10
\core1|PC_1_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~2_combout\ = (\n_reset~input_o\ & \core1|PC_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|PC_r\(1),
	combout => \core1|PC_1_r~2_combout\);

-- Location: FF_X59_Y25_N11
\core1|PC_1_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~2_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(1));

-- Location: LCCOMB_X59_Y25_N0
\core1|PC_2_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~2_combout\ = (\n_reset~input_o\ & \core1|PC_1_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|PC_1_r\(1),
	combout => \core1|PC_2_r~2_combout\);

-- Location: FF_X59_Y25_N1
\core1|PC_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~2_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(1));

-- Location: LCCOMB_X59_Y26_N4
\core1|PC_1_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r~0_combout\ = (\n_reset~input_o\ & \core1|PC_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|PC_r\(0),
	combout => \core1|PC_1_r~0_combout\);

-- Location: FF_X59_Y26_N5
\core1|PC_1_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~0_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(0));

-- Location: LCCOMB_X60_Y26_N0
\core1|PC_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~0_combout\ = (\core1|PC_1_r\(0) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|PC_1_r\(0),
	datad => \n_reset~input_o\,
	combout => \core1|PC_2_r~0_combout\);

-- Location: FF_X60_Y26_N1
\core1|PC_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~0_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(0));

-- Location: LCCOMB_X60_Y26_N8
\core1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~0_combout\ = \core1|PC_2_r\(0) $ (VCC)
-- \core1|Add2~1\ = CARRY(\core1|PC_2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(0),
	datad => VCC,
	combout => \core1|Add2~0_combout\,
	cout => \core1|Add2~1\);

-- Location: LCCOMB_X60_Y26_N10
\core1|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~5_combout\ = (\core1|PC_2_r\(1) & (!\core1|Add2~1\)) # (!\core1|PC_2_r\(1) & ((\core1|Add2~1\) # (GND)))
-- \core1|Add2~6\ = CARRY((!\core1|Add2~1\) # (!\core1|PC_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_2_r\(1),
	datad => VCC,
	cin => \core1|Add2~1\,
	combout => \core1|Add2~5_combout\,
	cout => \core1|Add2~6\);

-- Location: LCCOMB_X60_Y26_N12
\core1|Add2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~9_combout\ = (\core1|PC_2_r\(2) & (\core1|Add2~6\ $ (GND))) # (!\core1|PC_2_r\(2) & (!\core1|Add2~6\ & VCC))
-- \core1|Add2~10\ = CARRY((\core1|PC_2_r\(2) & !\core1|Add2~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_2_r\(2),
	datad => VCC,
	cin => \core1|Add2~6\,
	combout => \core1|Add2~9_combout\,
	cout => \core1|Add2~10\);

-- Location: LCCOMB_X60_Y26_N14
\core1|Add2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~13_combout\ = (\core1|PC_2_r\(3) & (!\core1|Add2~10\)) # (!\core1|PC_2_r\(3) & ((\core1|Add2~10\) # (GND)))
-- \core1|Add2~14\ = CARRY((!\core1|Add2~10\) # (!\core1|PC_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_2_r\(3),
	datad => VCC,
	cin => \core1|Add2~10\,
	combout => \core1|Add2~13_combout\,
	cout => \core1|Add2~14\);

-- Location: LCCOMB_X60_Y26_N16
\core1|Add2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~17_combout\ = (\core1|PC_2_r\(4) & (\core1|Add2~14\ $ (GND))) # (!\core1|PC_2_r\(4) & (!\core1|Add2~14\ & VCC))
-- \core1|Add2~18\ = CARRY((\core1|PC_2_r\(4) & !\core1|Add2~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(4),
	datad => VCC,
	cin => \core1|Add2~14\,
	combout => \core1|Add2~17_combout\,
	cout => \core1|Add2~18\);

-- Location: LCCOMB_X60_Y26_N18
\core1|Add2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~21_combout\ = (\core1|PC_2_r\(5) & (!\core1|Add2~18\)) # (!\core1|PC_2_r\(5) & ((\core1|Add2~18\) # (GND)))
-- \core1|Add2~22\ = CARRY((!\core1|Add2~18\) # (!\core1|PC_2_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_2_r\(5),
	datad => VCC,
	cin => \core1|Add2~18\,
	combout => \core1|Add2~21_combout\,
	cout => \core1|Add2~22\);

-- Location: LCCOMB_X60_Y26_N20
\core1|Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~25_combout\ = (\core1|PC_2_r\(6) & (\core1|Add2~22\ $ (GND))) # (!\core1|PC_2_r\(6) & (!\core1|Add2~22\ & VCC))
-- \core1|Add2~26\ = CARRY((\core1|PC_2_r\(6) & !\core1|Add2~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(6),
	datad => VCC,
	cin => \core1|Add2~22\,
	combout => \core1|Add2~25_combout\,
	cout => \core1|Add2~26\);

-- Location: LCCOMB_X60_Y26_N22
\core1|Add2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~29_combout\ = (\core1|PC_2_r\(7) & (!\core1|Add2~26\)) # (!\core1|PC_2_r\(7) & ((\core1|Add2~26\) # (GND)))
-- \core1|Add2~30\ = CARRY((!\core1|Add2~26\) # (!\core1|PC_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(7),
	datad => VCC,
	cin => \core1|Add2~26\,
	combout => \core1|Add2~29_combout\,
	cout => \core1|Add2~30\);

-- Location: LCCOMB_X60_Y26_N24
\core1|Add2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~33_combout\ = (\core1|PC_2_r\(8) & (\core1|Add2~30\ $ (GND))) # (!\core1|PC_2_r\(8) & (!\core1|Add2~30\ & VCC))
-- \core1|Add2~34\ = CARRY((\core1|PC_2_r\(8) & !\core1|Add2~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_2_r\(8),
	datad => VCC,
	cin => \core1|Add2~30\,
	combout => \core1|Add2~33_combout\,
	cout => \core1|Add2~34\);

-- Location: LCCOMB_X60_Y26_N26
\core1|Add2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~37_combout\ = (\core1|PC_2_r\(9) & (!\core1|Add2~34\)) # (!\core1|PC_2_r\(9) & ((\core1|Add2~34\) # (GND)))
-- \core1|Add2~38\ = CARRY((!\core1|Add2~34\) # (!\core1|PC_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(9),
	datad => VCC,
	cin => \core1|Add2~34\,
	combout => \core1|Add2~37_combout\,
	cout => \core1|Add2~38\);

-- Location: IOIBUF_X59_Y43_N8
\from_mem_flat_i[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(11),
	o => \from_mem_flat_i[11]~input_o\);

-- Location: LCCOMB_X61_Y27_N30
\core1|decode|WideNor2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor2~1_combout\ = (!\core1|instruction_1_r.opcode\(2) & (\core1|instruction_1_r.opcode\(4) & (!\core1|instruction_1_r.opcode\(1) & \core1|instruction_1_r.opcode\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(2),
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|instruction_1_r.opcode\(1),
	datad => \core1|instruction_1_r.opcode\(3),
	combout => \core1|decode|WideNor2~1_combout\);

-- Location: FF_X61_Y27_N31
\core1|is_load_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|decode|WideNor2~1_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_load_op_2_r~q\);

-- Location: FF_X56_Y25_N23
\core1|instruction_2_r.rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rd\(4),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(4));

-- Location: FF_X56_Y25_N25
\core1|instruction_2_r.rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rd\(3),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(3));

-- Location: FF_X56_Y25_N1
\core1|instruction_2_r.rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rd\(2),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(2));

-- Location: LCCOMB_X56_Y25_N24
\core1|alu_1|Selector23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~8_combout\ = (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(2) & (!\core1|instruction_2_r.rd\(3) & !\core1|instruction_2_r.rd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.rd\(3),
	datad => \core1|instruction_2_r.rd\(2),
	combout => \core1|alu_1|Selector23~8_combout\);

-- Location: LCCOMB_X56_Y25_N8
\core1|alu_1|Selector23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~10_combout\ = (\core1|instruction_2_r.opcode\(4) & ((\core1|instruction_2_r.opcode\(3)) # ((!\core1|instruction_2_r.opcode\(2)) # (!\core1|instruction_2_r.opcode\(0))))) # (!\core1|instruction_2_r.opcode\(4) & 
-- ((\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(2)))) # (!\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector23~10_combout\);

-- Location: LCCOMB_X56_Y25_N18
\core1|alu_1|Selector23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~9_combout\ = (\core1|instruction_2_r.opcode\(4) & ((\core1|instruction_2_r.opcode\(3) & ((!\core1|instruction_2_r.opcode\(2)))) # (!\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(0) & 
-- \core1|instruction_2_r.opcode\(2))))) # (!\core1|instruction_2_r.opcode\(4) & (\core1|instruction_2_r.opcode\(3) & (!\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector23~9_combout\);

-- Location: LCCOMB_X56_Y25_N30
\core1|alu_1|Selector23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~11_combout\ = (\core1|alu_1|Selector23~10_combout\ & (!\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1)) # (\core1|alu_1|Selector23~9_combout\)))) # (!\core1|alu_1|Selector23~10_combout\ & 
-- ((\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector23~9_combout\))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Selector23~10_combout\,
	datad => \core1|alu_1|Selector23~9_combout\,
	combout => \core1|alu_1|Selector23~11_combout\);

-- Location: LCCOMB_X56_Y25_N28
\core1|alu_1|Selector23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~12_combout\ = (!\core1|alu_1|Selector23~11_combout\ & (((!\core1|alu_1|Selector23~9_combout\) # (!\core1|alu_1|Selector23~8_combout\)) # (!\core1|instruction_2_r.rd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rd\(4),
	datab => \core1|alu_1|Selector23~8_combout\,
	datac => \core1|alu_1|Selector23~11_combout\,
	datad => \core1|alu_1|Selector23~9_combout\,
	combout => \core1|alu_1|Selector23~12_combout\);

-- Location: LCCOMB_X56_Y25_N6
\core1|alu_1|Selector23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~13_combout\ = ((!\core1|instruction_2_r.opcode\(4) & (!\core1|instruction_2_r.opcode\(3) & \core1|alu_1|WideNor7~0_combout\))) # (!\core1|alu_1|Selector23~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|alu_1|WideNor7~0_combout\,
	datad => \core1|alu_1|Selector23~12_combout\,
	combout => \core1|alu_1|Selector23~13_combout\);

-- Location: LCCOMB_X55_Y25_N20
\core1|alu_1|Selector23~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~22_combout\ = (!\core1|instruction_2_r.opcode\(4) & (\core1|alu_1|Selector23~12_combout\ & ((\core1|instruction_2_r.opcode\(0)) # (!\core1|alu_1|Selector23~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~13_combout\,
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|Selector23~12_combout\,
	combout => \core1|alu_1|Selector23~22_combout\);

-- Location: LCCOMB_X59_Y31_N20
\core1|rs_val_2_r[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[9]~9_combout\ = (\core1|always3~3_combout\ & ((\core1|rf|RF~13_combout\))) # (!\core1|always3~3_combout\ & (\core1|wd_val_3_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always3~3_combout\,
	datab => \core1|wd_val_3_r\(9),
	datad => \core1|rf|RF~13_combout\,
	combout => \core1|rs_val_2_r[9]~9_combout\);

-- Location: LCCOMB_X59_Y31_N26
\core1|Add2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~39_combout\ = (\core1|Add2~36_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \core1|Add2~37_combout\,
	datad => \core1|Add2~36_combout\,
	combout => \core1|Add2~39_combout\);

-- Location: FF_X62_Y25_N21
\core1|instruction_1_r.rs_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(3));

-- Location: FF_X62_Y25_N1
\core1|instruction_1_r.rs_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(2));

-- Location: LCCOMB_X61_Y25_N14
\core1|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|WideOr0~0_combout\ = (!\core1|instruction_1_r.rs_imm\(3) & (!\core1|instruction_1_r.rs_imm\(2) & (!\core1|instruction_1_r.rs_imm\(4) & !\core1|instruction_1_r.rs_imm\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(3),
	datab => \core1|instruction_1_r.rs_imm\(2),
	datac => \core1|instruction_1_r.rs_imm\(4),
	datad => \core1|instruction_1_r.rs_imm\(5),
	combout => \core1|WideOr0~0_combout\);

-- Location: LCCOMB_X61_Y25_N10
\core1|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|WideOr0~1_combout\ = (!\core1|instruction_1_r.rs_imm\(1) & (\core1|WideOr0~0_combout\ & !\core1|instruction_1_r.rs_imm\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(1),
	datac => \core1|WideOr0~0_combout\,
	datad => \core1|instruction_1_r.rs_imm\(0),
	combout => \core1|WideOr0~1_combout\);

-- Location: LCCOMB_X61_Y28_N10
\core1|always3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~6_combout\ = (\core1|op_writes_rf_2_r~q\ & (!\core1|instruction_1_r.rs_imm\(5) & (\core1|rd_addr_2_r\(4) $ (!\core1|instruction_1_r.rs_imm\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|instruction_1_r.rs_imm\(4),
	datac => \core1|op_writes_rf_2_r~q\,
	datad => \core1|instruction_1_r.rs_imm\(5),
	combout => \core1|always3~6_combout\);

-- Location: LCCOMB_X62_Y25_N30
\core1|always3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~5_combout\ = (\core1|rd_addr_2_r\(3) & (\core1|instruction_1_r.rs_imm\(3) & (\core1|rd_addr_2_r\(2) $ (!\core1|instruction_1_r.rs_imm\(2))))) # (!\core1|rd_addr_2_r\(3) & (!\core1|instruction_1_r.rs_imm\(3) & (\core1|rd_addr_2_r\(2) $ 
-- (!\core1|instruction_1_r.rs_imm\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(3),
	datab => \core1|instruction_1_r.rs_imm\(3),
	datac => \core1|rd_addr_2_r\(2),
	datad => \core1|instruction_1_r.rs_imm\(2),
	combout => \core1|always3~5_combout\);

-- Location: LCCOMB_X62_Y28_N26
\core1|always3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~4_combout\ = (\core1|rd_addr_2_r\(1) & (\core1|instruction_1_r.rs_imm\(1) & (\core1|instruction_1_r.rs_imm\(0) $ (!\core1|rd_addr_2_r\(0))))) # (!\core1|rd_addr_2_r\(1) & (!\core1|instruction_1_r.rs_imm\(1) & 
-- (\core1|instruction_1_r.rs_imm\(0) $ (!\core1|rd_addr_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|instruction_1_r.rs_imm\(1),
	datac => \core1|instruction_1_r.rs_imm\(0),
	datad => \core1|rd_addr_2_r\(0),
	combout => \core1|always3~4_combout\);

-- Location: LCCOMB_X61_Y28_N0
\core1|always3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~7_combout\ = (\core1|always3~6_combout\ & (\core1|always3~5_combout\ & \core1|always3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always3~6_combout\,
	datac => \core1|always3~5_combout\,
	datad => \core1|always3~4_combout\,
	combout => \core1|always3~7_combout\);

-- Location: LCCOMB_X62_Y25_N16
\core1|always3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~1_combout\ = (\core1|instruction_1_r.rs_imm\(3) & ((\core1|wd_addr_3_r\(2) $ (\core1|instruction_1_r.rs_imm\(2))) # (!\core1|wd_addr_3_r\(3)))) # (!\core1|instruction_1_r.rs_imm\(3) & ((\core1|wd_addr_3_r\(3)) # (\core1|wd_addr_3_r\(2) $ 
-- (\core1|instruction_1_r.rs_imm\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(3),
	datab => \core1|wd_addr_3_r\(2),
	datac => \core1|wd_addr_3_r\(3),
	datad => \core1|instruction_1_r.rs_imm\(2),
	combout => \core1|always3~1_combout\);

-- Location: LCCOMB_X61_Y28_N22
\core1|rs_val_2_r[11]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[11]~82_combout\ = (!\core1|always3~7_combout\ & ((\core1|always3~2_combout\) # ((\core1|always3~0_combout\) # (\core1|always3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always3~2_combout\,
	datab => \core1|always3~0_combout\,
	datac => \core1|always3~7_combout\,
	datad => \core1|always3~1_combout\,
	combout => \core1|rs_val_2_r[11]~82_combout\);

-- Location: LCCOMB_X51_Y28_N0
\core1|rs_val_2_r[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[6]~14_combout\ = ((\core1|alu_1|Selector32~1_combout\) # ((\core1|WideOr0~1_combout\ & \core1|rs_val_2_r[11]~82_combout\))) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|WideOr0~1_combout\,
	datad => \core1|rs_val_2_r[11]~82_combout\,
	combout => \core1|rs_val_2_r[6]~14_combout\);

-- Location: FF_X59_Y31_N21
\core1|rs_val_2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[9]~9_combout\,
	asdata => \core1|Add2~39_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(9));

-- Location: LCCOMB_X59_Y29_N28
\core1|wd_addr_3_r[3]~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_addr_3_r[3]~0_wirecell_combout\ = !\core1|wd_addr_3_r[3]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|wd_addr_3_r[3]~0_combout\,
	combout => \core1|wd_addr_3_r[3]~0_wirecell_combout\);

-- Location: IOIBUF_X67_Y22_N1
\from_mem_flat_i[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(2),
	o => \from_mem_flat_i[2]~input_o\);

-- Location: FF_X56_Y26_N11
\core1|rf|RF_rtl_1_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(13));

-- Location: LCCOMB_X59_Y29_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: IOIBUF_X43_Y43_N22
\from_mem_flat_i[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(3),
	o => \from_mem_flat_i[3]~input_o\);

-- Location: IOIBUF_X50_Y0_N8
\from_mem_flat_i[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(4),
	o => \from_mem_flat_i[4]~input_o\);

-- Location: FF_X56_Y26_N7
\core1|rf|RF_rtl_1_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(15));

-- Location: IOIBUF_X67_Y11_N15
\from_mem_flat_i[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(5),
	o => \from_mem_flat_i[5]~input_o\);

-- Location: FF_X59_Y29_N9
\core1|rf|RF_rtl_1_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(16));

-- Location: IOIBUF_X67_Y15_N22
\from_mem_flat_i[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(7),
	o => \from_mem_flat_i[7]~input_o\);

-- Location: IOIBUF_X50_Y0_N1
\from_mem_flat_i[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(8),
	o => \from_mem_flat_i[8]~input_o\);

-- Location: FF_X59_Y27_N7
\core1|rf|RF_rtl_1_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(19));

-- Location: IOIBUF_X61_Y43_N22
\from_mem_flat_i[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(9),
	o => \from_mem_flat_i[9]~input_o\);

-- Location: FF_X59_Y29_N11
\core1|rf|RF_rtl_1_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(20));

-- Location: IOIBUF_X67_Y26_N22
\from_mem_flat_i[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(10),
	o => \from_mem_flat_i[10]~input_o\);

-- Location: LCCOMB_X52_Y26_N12
\core1|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~32_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[10]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector23~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[10]~input_o\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_1|Selector23~combout\,
	combout => \core1|Add2~32_combout\);

-- Location: LCCOMB_X52_Y26_N24
\core1|wd_val_3_r~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~25_combout\ = (\n_reset~input_o\ & ((\core1|Add2~32_combout\) # ((\core1|Add2~33_combout\ & \core1|alu_1|WideNor7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~33_combout\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~32_combout\,
	datad => \n_reset~input_o\,
	combout => \core1|wd_val_3_r~25_combout\);

-- Location: FF_X52_Y26_N25
\core1|wd_val_3_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~25_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(8));

-- Location: LCCOMB_X57_Y28_N8
\core1|rf_wd[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[8]~8_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[8]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[8]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(8),
	combout => \core1|rf_wd[8]~8_combout\);

-- Location: IOIBUF_X54_Y43_N15
\from_mem_flat_i[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(12),
	o => \from_mem_flat_i[12]~input_o\);

-- Location: LCCOMB_X59_Y29_N14
\core1|rs_val_2_r[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[11]~15_combout\ = (\core1|always3~7_combout\) # ((\core1|rf|RF~3_combout\ & \core1|always3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datab => \core1|always3~7_combout\,
	datad => \core1|always3~3_combout\,
	combout => \core1|rs_val_2_r[11]~15_combout\);

-- Location: IOIBUF_X67_Y36_N1
\from_mem_flat_i[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(13),
	o => \from_mem_flat_i[13]~input_o\);

-- Location: IOIBUF_X67_Y31_N22
\from_mem_flat_i[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(14),
	o => \from_mem_flat_i[14]~input_o\);

-- Location: LCCOMB_X59_Y32_N8
\core1|wd_val_3_r~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~28_combout\ = (\n_reset~input_o\ & !\core1|alu_1|WideNor7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|alu_1|WideNor7~1_combout\,
	combout => \core1|wd_val_3_r~28_combout\);

-- Location: IOIBUF_X45_Y0_N22
\from_mem_flat_i[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(15),
	o => \from_mem_flat_i[15]~input_o\);

-- Location: IOIBUF_X52_Y43_N22
\from_mem_flat_i[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(16),
	o => \from_mem_flat_i[16]~input_o\);

-- Location: IOIBUF_X56_Y0_N29
\from_mem_flat_i[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(33),
	o => \from_mem_flat_i[33]~input_o\);

-- Location: LCCOMB_X56_Y33_N20
\core1|alu_mem_result[31]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~181_combout\ = (!\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(2) & !\core1|instruction_2_r.opcode\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_mem_result[31]~181_combout\);

-- Location: LCCOMB_X57_Y25_N18
\core1|alu_mem_result[31]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~182_combout\ = (\core1|instruction_2_r.opcode\(4)) # ((!\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(1) & \core1|instruction_2_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(4),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_mem_result[31]~182_combout\);

-- Location: LCCOMB_X56_Y33_N30
\core1|alu_mem_result[31]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~184_combout\ = (\core1|alu_mem_result[31]~181_combout\ & ((\core1|instruction_2_r.opcode\(0)) # (!\core1|alu_mem_result[31]~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_mem_result[31]~181_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_mem_result[31]~182_combout\,
	combout => \core1|alu_mem_result[31]~184_combout\);

-- Location: FF_X62_Y28_N11
\core1|rf|RF_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|w_addr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(1));

-- Location: FF_X62_Y28_N1
\core1|rf|RF_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|w_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(3));

-- Location: FF_X62_Y28_N23
\core1|rf|RF_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(4));

-- Location: FF_X62_Y28_N29
\core1|rf|RF_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(2));

-- Location: LCCOMB_X62_Y28_N22
\core1|rd_val_2_r[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~4_combout\ = (\core1|rf|RF_rtl_0_bypass\(1) & (\core1|rf|RF_rtl_0_bypass\(2) & (\core1|rf|RF_rtl_0_bypass\(3) $ (!\core1|rf|RF_rtl_0_bypass\(4))))) # (!\core1|rf|RF_rtl_0_bypass\(1) & (!\core1|rf|RF_rtl_0_bypass\(2) & 
-- (\core1|rf|RF_rtl_0_bypass\(3) $ (!\core1|rf|RF_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(1),
	datab => \core1|rf|RF_rtl_0_bypass\(3),
	datac => \core1|rf|RF_rtl_0_bypass\(4),
	datad => \core1|rf|RF_rtl_0_bypass\(2),
	combout => \core1|rd_val_2_r[11]~4_combout\);

-- Location: LCCOMB_X61_Y28_N30
\core1|rd_val_2_r[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~2_combout\ = (\core1|wd_addr_3_r\(4) $ (\core1|instruction_1_r.rd\(4))) # (!\core1|op_writes_rf_3_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_addr_3_r\(4),
	datab => \core1|op_writes_rf_3_r~q\,
	datac => \core1|instruction_1_r.rd\(4),
	combout => \core1|rd_val_2_r[11]~2_combout\);

-- Location: LCCOMB_X62_Y25_N22
\core1|rd_val_2_r[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~1_combout\ = (\core1|wd_addr_3_r\(3) & ((\core1|wd_addr_3_r\(2) $ (\core1|instruction_1_r.rd\(2))) # (!\core1|instruction_1_r.rd\(3)))) # (!\core1|wd_addr_3_r\(3) & ((\core1|instruction_1_r.rd\(3)) # (\core1|wd_addr_3_r\(2) $ 
-- (\core1|instruction_1_r.rd\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_addr_3_r\(3),
	datab => \core1|wd_addr_3_r\(2),
	datac => \core1|instruction_1_r.rd\(3),
	datad => \core1|instruction_1_r.rd\(2),
	combout => \core1|rd_val_2_r[11]~1_combout\);

-- Location: LCCOMB_X62_Y28_N14
\core1|rd_val_2_r[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~0_combout\ = (\core1|wd_addr_3_r\(1) & ((\core1|instruction_1_r.rd\(0) $ (\core1|wd_addr_3_r\(0))) # (!\core1|instruction_1_r.rd\(1)))) # (!\core1|wd_addr_3_r\(1) & ((\core1|instruction_1_r.rd\(1)) # (\core1|instruction_1_r.rd\(0) $ 
-- (\core1|wd_addr_3_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_addr_3_r\(1),
	datab => \core1|instruction_1_r.rd\(1),
	datac => \core1|instruction_1_r.rd\(0),
	datad => \core1|wd_addr_3_r\(0),
	combout => \core1|rd_val_2_r[11]~0_combout\);

-- Location: LCCOMB_X62_Y28_N8
\core1|always3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~8_combout\ = (\core1|rd_addr_2_r\(1) & (\core1|instruction_1_r.rd\(1) & (\core1|instruction_1_r.rd\(0) $ (!\core1|rd_addr_2_r\(0))))) # (!\core1|rd_addr_2_r\(1) & (!\core1|instruction_1_r.rd\(1) & (\core1|instruction_1_r.rd\(0) $ 
-- (!\core1|rd_addr_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|instruction_1_r.rd\(0),
	datac => \core1|instruction_1_r.rd\(1),
	datad => \core1|rd_addr_2_r\(0),
	combout => \core1|always3~8_combout\);

-- Location: LCCOMB_X61_Y28_N16
\core1|always3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~10_combout\ = (\core1|op_writes_rf_2_r~q\ & (\core1|instruction_1_r.rd\(4) $ (!\core1|rd_addr_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|op_writes_rf_2_r~q\,
	datab => \core1|instruction_1_r.rd\(4),
	datad => \core1|rd_addr_2_r\(4),
	combout => \core1|always3~10_combout\);

-- Location: LCCOMB_X62_Y25_N12
\core1|always3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~9_combout\ = (\core1|rd_addr_2_r\(3) & (\core1|instruction_1_r.rd\(3) & (\core1|rd_addr_2_r\(2) $ (!\core1|instruction_1_r.rd\(2))))) # (!\core1|rd_addr_2_r\(3) & (!\core1|instruction_1_r.rd\(3) & (\core1|rd_addr_2_r\(2) $ 
-- (!\core1|instruction_1_r.rd\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(3),
	datab => \core1|instruction_1_r.rd\(3),
	datac => \core1|rd_addr_2_r\(2),
	datad => \core1|instruction_1_r.rd\(2),
	combout => \core1|always3~9_combout\);

-- Location: LCCOMB_X62_Y28_N28
\core1|always3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~11_combout\ = (\core1|always3~8_combout\ & (\core1|always3~10_combout\ & \core1|always3~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always3~8_combout\,
	datab => \core1|always3~10_combout\,
	datad => \core1|always3~9_combout\,
	combout => \core1|always3~11_combout\);

-- Location: LCCOMB_X61_Y28_N28
\core1|rd_val_2_r[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~3_combout\ = (!\core1|always3~11_combout\ & ((\core1|rd_val_2_r[11]~2_combout\) # ((\core1|rd_val_2_r[11]~1_combout\) # (\core1|rd_val_2_r[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~2_combout\,
	datab => \core1|rd_val_2_r[11]~1_combout\,
	datac => \core1|rd_val_2_r[11]~0_combout\,
	datad => \core1|always3~11_combout\,
	combout => \core1|rd_val_2_r[11]~3_combout\);

-- Location: LCCOMB_X59_Y28_N6
\core1|rf|RF_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\ = \core1|w_addr[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|w_addr[4]~4_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X59_Y28_N7
\core1|rf|RF_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(9));

-- Location: FF_X59_Y28_N17
\core1|rf|RF_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(11));

-- Location: LCCOMB_X59_Y28_N18
\core1|rf|RF_rtl_0_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[0]~feeder_combout\ = \core1|rf_wen~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wen~combout\,
	combout => \core1|rf|RF_rtl_0_bypass[0]~feeder_combout\);

-- Location: FF_X59_Y28_N19
\core1|rf|RF_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(0));

-- Location: LCCOMB_X59_Y28_N16
\core1|rd_val_2_r[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~6_combout\ = (!\core1|rf|RF_rtl_0_bypass\(11) & \core1|rf|RF_rtl_0_bypass\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf|RF_rtl_0_bypass\(11),
	datad => \core1|rf|RF_rtl_0_bypass\(0),
	combout => \core1|rd_val_2_r[11]~6_combout\);

-- Location: FF_X59_Y28_N25
\core1|rf|RF_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(10));

-- Location: FF_X62_Y25_N7
\core1|rf|RF_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(7));

-- Location: FF_X62_Y25_N25
\core1|rf|RF_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|w_addr[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(5));

-- Location: FF_X62_Y25_N29
\core1|rf|RF_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(8));

-- Location: LCCOMB_X62_Y25_N10
\core1|rf|RF_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\ = \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7),
	combout => \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X62_Y25_N11
\core1|rf|RF_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(6));

-- Location: LCCOMB_X62_Y25_N28
\core1|rd_val_2_r[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~5_combout\ = (\core1|rf|RF_rtl_0_bypass\(7) & (\core1|rf|RF_rtl_0_bypass\(8) & (\core1|rf|RF_rtl_0_bypass\(5) $ (!\core1|rf|RF_rtl_0_bypass\(6))))) # (!\core1|rf|RF_rtl_0_bypass\(7) & (!\core1|rf|RF_rtl_0_bypass\(8) & 
-- (\core1|rf|RF_rtl_0_bypass\(5) $ (!\core1|rf|RF_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(7),
	datab => \core1|rf|RF_rtl_0_bypass\(5),
	datac => \core1|rf|RF_rtl_0_bypass\(8),
	datad => \core1|rf|RF_rtl_0_bypass\(6),
	combout => \core1|rd_val_2_r[11]~5_combout\);

-- Location: LCCOMB_X59_Y28_N24
\core1|rd_val_2_r[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~7_combout\ = (\core1|rd_val_2_r[11]~6_combout\ & (\core1|rd_val_2_r[11]~5_combout\ & (\core1|rf|RF_rtl_0_bypass\(9) $ (!\core1|rf|RF_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(9),
	datab => \core1|rd_val_2_r[11]~6_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(10),
	datad => \core1|rd_val_2_r[11]~5_combout\,
	combout => \core1|rd_val_2_r[11]~7_combout\);

-- Location: LCCOMB_X59_Y28_N10
\core1|rd_val_2_r[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~8_combout\ = (\core1|always3~11_combout\) # ((\core1|rd_val_2_r[11]~4_combout\ & (\core1|rd_val_2_r[11]~3_combout\ & \core1|rd_val_2_r[11]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~4_combout\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|always3~11_combout\,
	datad => \core1|rd_val_2_r[11]~7_combout\,
	combout => \core1|rd_val_2_r[11]~8_combout\);

-- Location: IOIBUF_X67_Y40_N1
\from_mem_flat_i[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(17),
	o => \from_mem_flat_i[17]~input_o\);

-- Location: LCCOMB_X61_Y28_N2
\core1|op_writes_rf_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|op_writes_rf_2_r~0_combout\ = (\core1|alu_1|Selector32~1_combout\) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|op_writes_rf_2_r~0_combout\);

-- Location: LCCOMB_X61_Y28_N20
\core1|rd_val_2_r[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r[11]~10_combout\ = (!\core1|op_writes_rf_2_r~0_combout\ & (((\core1|instruction_1_r.rd\(0)) # (!\core1|rd_val_2_r[11]~3_combout\)) # (!\core1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Equal0~0_combout\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|instruction_1_r.rd\(0),
	datad => \core1|op_writes_rf_2_r~0_combout\,
	combout => \core1|rd_val_2_r[11]~10_combout\);

-- Location: FF_X57_Y32_N5
\core1|rf|RF_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(28));

-- Location: LCCOMB_X53_Y25_N2
\core1|alu_1|Selector23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~15_combout\ = (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(2) & !\core1|instruction_2_r.opcode\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(3),
	combout => \core1|alu_1|Selector23~15_combout\);

-- Location: LCCOMB_X55_Y25_N18
\core1|alu_mem_result[22]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~64_combout\ = (!\core1|is_load_op_2_r~q\ & (\core1|alu_1|Selector23~12_combout\ & ((\core1|alu_1|Selector23~15_combout\) # (!\core1|instruction_2_r.opcode\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector23~15_combout\,
	datad => \core1|alu_1|Selector23~12_combout\,
	combout => \core1|alu_mem_result[22]~64_combout\);

-- Location: IOIBUF_X54_Y43_N22
\from_mem_flat_i[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(28),
	o => \from_mem_flat_i[28]~input_o\);

-- Location: FF_X54_Y32_N25
\core1|rf|RF_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(39));

-- Location: IOIBUF_X63_Y0_N1
\from_mem_flat_i[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(29),
	o => \from_mem_flat_i[29]~input_o\);

-- Location: IOIBUF_X67_Y13_N22
\from_mem_flat_i[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(21),
	o => \from_mem_flat_i[21]~input_o\);

-- Location: LCCOMB_X55_Y25_N8
\core1|alu_mem_result[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~65_combout\ = (!\core1|is_load_op_2_r~q\ & \core1|alu_1|Selector23~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_1|Selector23~12_combout\,
	combout => \core1|alu_mem_result[22]~65_combout\);

-- Location: LCCOMB_X55_Y25_N22
\core1|alu_mem_result[22]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~66_combout\ = (\core1|is_load_op_2_r~q\) # ((\core1|instruction_2_r.opcode\(4) & \core1|alu_1|Selector23~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_1|Selector23~12_combout\,
	combout => \core1|alu_mem_result[22]~66_combout\);

-- Location: LCCOMB_X54_Y25_N22
\core1|alu_mem_result[19]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[19]~94_combout\ = (\core1|alu_mem_result[22]~65_combout\ & (((!\core1|alu_mem_result[22]~66_combout\)))) # (!\core1|alu_mem_result[22]~65_combout\ & ((\core1|alu_mem_result[22]~66_combout\ & (\from_mem_flat_i[21]~input_o\)) # 
-- (!\core1|alu_mem_result[22]~66_combout\ & ((\core1|rs_val_2_r\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[21]~input_o\,
	datab => \core1|rs_val_2_r\(19),
	datac => \core1|alu_mem_result[22]~65_combout\,
	datad => \core1|alu_mem_result[22]~66_combout\,
	combout => \core1|alu_mem_result[19]~94_combout\);

-- Location: LCCOMB_X54_Y27_N14
\core1|rs_val_2_r[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[4]~4_combout\ = (\core1|always3~3_combout\ & ((\core1|rf|RF~8_combout\))) # (!\core1|always3~3_combout\ & (\core1|wd_val_3_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(4),
	datab => \core1|always3~3_combout\,
	datad => \core1|rf|RF~8_combout\,
	combout => \core1|rs_val_2_r[4]~4_combout\);

-- Location: IOIBUF_X56_Y43_N8
\from_mem_flat_i[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(6),
	o => \from_mem_flat_i[6]~input_o\);

-- Location: LCCOMB_X56_Y25_N0
\core1|alu_1|Selector23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~14_combout\ = (\core1|instruction_2_r.opcode\(4)) # (!\core1|alu_1|Selector23~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datad => \core1|alu_1|Selector23~12_combout\,
	combout => \core1|alu_1|Selector23~14_combout\);

-- Location: FF_X59_Y27_N25
\core1|rf|RF_rtl_1_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(18));

-- Location: LCCOMB_X60_Y30_N10
\core1|alu_1|result_o~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~110_combout\ = \core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(31),
	datac => \core1|rs_val_2_r\(6),
	datad => \core1|rs_val_2_r\(8),
	combout => \core1|alu_1|result_o~110_combout\);

-- Location: LCCOMB_X51_Y27_N24
\core1|alu_1|result_o~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~115_combout\ = \core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(9),
	datad => \core1|rs_val_2_r\(7),
	combout => \core1|alu_1|result_o~115_combout\);

-- Location: IOIBUF_X67_Y25_N1
\from_mem_flat_i[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(24),
	o => \from_mem_flat_i[24]~input_o\);

-- Location: IOIBUF_X67_Y19_N15
\from_mem_flat_i[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(25),
	o => \from_mem_flat_i[25]~input_o\);

-- Location: LCCOMB_X55_Y25_N2
\core1|alu_mem_result[23]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[23]~130_combout\ = (\core1|alu_mem_result[22]~66_combout\ & (((\from_mem_flat_i[25]~input_o\ & !\core1|alu_mem_result[22]~65_combout\)))) # (!\core1|alu_mem_result[22]~66_combout\ & ((\core1|rs_val_2_r\(23)) # 
-- ((\core1|alu_mem_result[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \from_mem_flat_i[25]~input_o\,
	datac => \core1|alu_mem_result[22]~66_combout\,
	datad => \core1|alu_mem_result[22]~65_combout\,
	combout => \core1|alu_mem_result[23]~130_combout\);

-- Location: LCCOMB_X60_Y29_N22
\core1|alu_1|result_o~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~120_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(8),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|result_o~120_combout\);

-- Location: IOIBUF_X48_Y0_N22
\from_mem_flat_i[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(26),
	o => \from_mem_flat_i[26]~input_o\);

-- Location: LCCOMB_X52_Y25_N26
\core1|alu_mem_result[24]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~139_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datab => \core1|rs_val_2_r\(9),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_mem_result[24]~139_combout\);

-- Location: LCCOMB_X52_Y25_N12
\core1|alu_mem_result[24]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~140_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(24) & ((\core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_mem_result[24]~139_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|alu_1|Selector23~13_combout\,
	datac => \core1|alu_mem_result[24]~139_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_mem_result[24]~140_combout\);

-- Location: FF_X48_Y29_N23
\core1|rf|RF_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(37));

-- Location: IOIBUF_X67_Y28_N22
\from_mem_flat_i[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(27),
	o => \from_mem_flat_i[27]~input_o\);

-- Location: LCCOMB_X59_Y28_N30
\core1|rf_wd[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~27_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[27]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \core1|wd_val_3_r\(27),
	datad => \net_packet_flat_i[27]~input_o\,
	combout => \core1|rf_wd[27]~27_combout\);

-- Location: IOIBUF_X67_Y32_N15
\from_mem_flat_i[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(30),
	o => \from_mem_flat_i[30]~input_o\);

-- Location: IOIBUF_X56_Y43_N29
\from_mem_flat_i[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(31),
	o => \from_mem_flat_i[31]~input_o\);

-- Location: IOIBUF_X56_Y43_N1
\from_mem_flat_i[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(32),
	o => \from_mem_flat_i[32]~input_o\);

-- Location: FF_X60_Y32_N1
\core1|rf|RF_rtl_1_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(43));

-- Location: LCCOMB_X57_Y31_N12
\core1|rf_wd[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~31_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[31]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[31]~input_o\,
	datad => \core1|wd_val_3_r\(31),
	combout => \core1|rf_wd[31]~31_combout\);

-- Location: M9K_X58_Y29_N0
\core1|rf|RF_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|reg_file:rf|altsyncram:RF_rtl_1|altsyncram_9sd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|rf_wen~combout\,
	portbre => VCC,
	portbaddrstall => \core1|ALT_INV_wd_addr_3_r[3]~0_wirecell_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \core1|rf_wen~combout\,
	portadatain => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N6
\core1|rs_val_2_r~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~76_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (\core1|rs_val_2_r[11]~82_combout\)) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a30\))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (\core1|wd_val_3_r\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|wd_val_3_r\(30),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a30\,
	combout => \core1|rs_val_2_r~76_combout\);

-- Location: LCCOMB_X60_Y32_N0
\core1|rs_val_2_r~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~77_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & ((!\core1|rs_val_2_r~76_combout\) # (!\core1|rf|RF_rtl_1_bypass\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(43),
	datad => \core1|rs_val_2_r~76_combout\,
	combout => \core1|rs_val_2_r~77_combout\);

-- Location: FF_X60_Y32_N17
\core1|rf|RF_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(43));

-- Location: M9K_X58_Y28_N0
\core1|rf|RF_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|reg_file:rf|altsyncram:RF_rtl_0|altsyncram_9sd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|rf_wen~combout\,
	portbre => VCC,
	portbaddrstall => \core1|ALT_INV_wd_addr_3_r[3]~0_wirecell_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \core1|rf_wen~combout\,
	portadatain => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N10
\core1|rd_val_2_r~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~100_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\) # (\core1|rf|RF_rtl_0|auto_generated|ram_block1a30\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(30) & 
-- (!\core1|rd_val_2_r[11]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(30),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a30\,
	combout => \core1|rd_val_2_r~100_combout\);

-- Location: LCCOMB_X60_Y32_N16
\core1|rd_val_2_r~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~101_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((!\core1|rd_val_2_r~100_combout\) # (!\core1|rf|RF_rtl_0_bypass\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(43),
	datad => \core1|rd_val_2_r~100_combout\,
	combout => \core1|rd_val_2_r~101_combout\);

-- Location: LCCOMB_X57_Y33_N30
\core1|rd_val_2_r~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~102_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & ((\core1|rd_val_2_r~101_combout\ & (!\core1|rd_val_2_r~100_combout\ & \core1|alu_mem_result[30]~209_combout\)) # (!\core1|rd_val_2_r~101_combout\ & (\core1|rd_val_2_r~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~101_combout\,
	datab => \core1|rd_val_2_r~100_combout\,
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|alu_mem_result[30]~209_combout\,
	combout => \core1|rd_val_2_r~102_combout\);

-- Location: FF_X57_Y33_N31
\core1|rd_val_2_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~102_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(30));

-- Location: LCCOMB_X51_Y28_N8
\core1|rs_val_2_r~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~37_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r[11]~15_combout\) # (\core1|rf|RF_rtl_1|auto_generated|ram_block1a17\)))) # (!\core1|rs_val_2_r[11]~82_combout\ & (\core1|wd_val_3_r\(17) & 
-- (!\core1|rs_val_2_r[11]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(17),
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|rs_val_2_r[11]~15_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a17\,
	combout => \core1|rs_val_2_r~37_combout\);

-- Location: FF_X51_Y28_N27
\core1|rf|RF_rtl_1_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(30));

-- Location: LCCOMB_X51_Y28_N12
\core1|alu_mem_result[17]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[17]~78_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[17]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[17]~77_combout\,
	combout => \core1|alu_mem_result[17]~78_combout\);

-- Location: LCCOMB_X51_Y28_N26
\core1|rs_val_2_r~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~38_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r~37_combout\ & (\core1|rf|RF_rtl_1_bypass\(30))) # (!\core1|rs_val_2_r~37_combout\ & ((\core1|alu_mem_result[17]~78_combout\))))) # (!\core1|rs_val_2_r[11]~15_combout\ 
-- & (\core1|rs_val_2_r~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r~37_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(30),
	datad => \core1|alu_mem_result[17]~78_combout\,
	combout => \core1|rs_val_2_r~38_combout\);

-- Location: LCCOMB_X51_Y28_N16
\core1|rs_val_2_r~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~39_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[6]~14_combout\,
	datac => \core1|rs_val_2_r~38_combout\,
	combout => \core1|rs_val_2_r~39_combout\);

-- Location: FF_X51_Y28_N17
\core1|rs_val_2_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~39_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(17));

-- Location: LCCOMB_X57_Y32_N10
\core1|rs_val_2_r~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~31_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((\core1|rs_val_2_r[11]~82_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a15\)) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & ((\core1|wd_val_3_r\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a15\,
	datab => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|wd_val_3_r\(15),
	datad => \core1|rs_val_2_r[11]~82_combout\,
	combout => \core1|rs_val_2_r~31_combout\);

-- Location: FF_X57_Y32_N21
\core1|rf|RF_rtl_1_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(28));

-- Location: LCCOMB_X56_Y32_N2
\core1|alu_mem_result[15]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[15]~53_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[17]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[15]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \from_mem_flat_i[17]~input_o\,
	datad => \core1|alu_mem_result[15]~52_combout\,
	combout => \core1|alu_mem_result[15]~53_combout\);

-- Location: LCCOMB_X57_Y32_N20
\core1|rs_val_2_r~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~32_combout\ = (\core1|rs_val_2_r~31_combout\ & (((\core1|rf|RF_rtl_1_bypass\(28))) # (!\core1|rs_val_2_r[11]~15_combout\))) # (!\core1|rs_val_2_r~31_combout\ & (\core1|rs_val_2_r[11]~15_combout\ & 
-- ((\core1|alu_mem_result[15]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~31_combout\,
	datab => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(28),
	datad => \core1|alu_mem_result[15]~53_combout\,
	combout => \core1|rs_val_2_r~32_combout\);

-- Location: LCCOMB_X57_Y32_N30
\core1|rs_val_2_r~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~33_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~32_combout\,
	combout => \core1|rs_val_2_r~33_combout\);

-- Location: FF_X57_Y32_N31
\core1|rs_val_2_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~33_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(15));

-- Location: LCCOMB_X56_Y33_N14
\core1|alu_mem_result[30]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~199_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~15_combout\,
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|rs_val_2_r\(15),
	combout => \core1|alu_mem_result[30]~199_combout\);

-- Location: LCCOMB_X57_Y33_N26
\core1|alu_1|result_o~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~145_combout\ = \core1|rs_val_2_r\(30) $ (\core1|rd_val_2_r\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(30),
	datac => \core1|rd_val_2_r\(30),
	combout => \core1|alu_1|result_o~145_combout\);

-- Location: FF_X52_Y28_N11
\core1|rf|RF_rtl_1_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(29));

-- Location: LCCOMB_X52_Y28_N0
\core1|alu_mem_result[16]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[16]~69_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[16]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[16]~68_combout\,
	combout => \core1|alu_mem_result[16]~69_combout\);

-- Location: LCCOMB_X52_Y28_N12
\core1|rs_val_2_r~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~34_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\) # ((\core1|alu_mem_result[16]~69_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & (!\core1|rs_val_2_r[11]~82_combout\ & 
-- (\core1|wd_val_3_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|wd_val_3_r\(16),
	datad => \core1|alu_mem_result[16]~69_combout\,
	combout => \core1|rs_val_2_r~34_combout\);

-- Location: LCCOMB_X52_Y28_N10
\core1|rs_val_2_r~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~35_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rs_val_2_r~34_combout\ & ((\core1|rf|RF_rtl_1_bypass\(29)))) # (!\core1|rs_val_2_r~34_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a16\)))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a16\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(29),
	datad => \core1|rs_val_2_r~34_combout\,
	combout => \core1|rs_val_2_r~35_combout\);

-- Location: LCCOMB_X52_Y28_N16
\core1|rs_val_2_r~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~36_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~35_combout\,
	combout => \core1|rs_val_2_r~36_combout\);

-- Location: FF_X52_Y28_N17
\core1|rs_val_2_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~36_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(16));

-- Location: LCCOMB_X57_Y33_N28
\core1|alu_1|result_o~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~144_combout\ = \core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(5),
	datad => \core1|rs_val_2_r\(16),
	combout => \core1|alu_1|result_o~144_combout\);

-- Location: LCCOMB_X52_Y26_N22
\core1|alu_1|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~2_combout\ = (\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(1) & \core1|instruction_2_r.opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector23~2_combout\);

-- Location: LCCOMB_X53_Y25_N0
\core1|alu_1|Selector23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~6_combout\ = ((\core1|instruction_2_r.opcode\(1) & !\core1|instruction_2_r.opcode\(2))) # (!\core1|instruction_2_r.opcode\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(3),
	combout => \core1|alu_1|Selector23~6_combout\);

-- Location: LCCOMB_X52_Y26_N26
\core1|alu_1|Selector23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~7_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(0)) # ((!\core1|instruction_2_r.opcode\(1)) # (!\core1|instruction_2_r.opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector23~7_combout\);

-- Location: LCCOMB_X53_Y32_N26
\core1|alu_1|ShiftRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~31_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|ShiftRight0~31_combout\);

-- Location: LCCOMB_X54_Y27_N0
\core1|alu_1|ShiftRight0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~93_combout\ = (!\core1|rs_val_2_r\(4) & !\core1|rs_val_2_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~93_combout\);

-- Location: LCCOMB_X57_Y30_N10
\core1|alu_1|ShiftRight0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~119_combout\ = (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~31_combout\ & (!\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftRight0~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight0~31_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight0~93_combout\,
	combout => \core1|alu_1|ShiftRight0~119_combout\);

-- Location: LCCOMB_X54_Y33_N4
\core1|alu_1|ShiftLeft0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~7_combout\ = (\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X54_Y33_N16
\core1|alu_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~2_combout\ = \core1|rs_val_2_r\(4) $ (((\core1|alu_1|ShiftLeft0~7_combout\) # ((\core1|rs_val_2_r\(3)) # (\core1|rs_val_2_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~7_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|Add2~2_combout\);

-- Location: LCCOMB_X53_Y33_N18
\core1|alu_1|ShiftLeft1~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~130_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0))) # (!\core1|rs_val_2_r\(3)))) # (!\core1|rs_val_2_r\(2) & (\core1|rs_val_2_r\(3) $ (((\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~130_combout\);

-- Location: LCCOMB_X57_Y32_N0
\core1|alu_1|ShiftLeft1~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~131_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(27)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(28),
	datad => \core1|rd_val_2_r\(27),
	combout => \core1|alu_1|ShiftLeft1~131_combout\);

-- Location: LCCOMB_X54_Y34_N20
\core1|alu_1|ShiftLeft1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~48_combout\ = (\core1|rs_val_2_r\(3) & (((!\core1|rs_val_2_r\(0) & !\core1|rs_val_2_r\(1))) # (!\core1|rs_val_2_r\(2)))) # (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(0)) # ((\core1|rs_val_2_r\(2)) # (\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft1~48_combout\);

-- Location: FF_X55_Y28_N9
\core1|rf|RF_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(38));

-- Location: LCCOMB_X57_Y28_N28
\core1|rd_val_2_r~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~85_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a25\) # ((\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & (((!\core1|rd_val_2_r[11]~8_combout\ & 
-- \core1|wd_val_3_r\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a25\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|wd_val_3_r\(25),
	combout => \core1|rd_val_2_r~85_combout\);

-- Location: LCCOMB_X54_Y28_N16
\core1|alu_mem_result[25]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~152_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[27]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[25]~151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \from_mem_flat_i[27]~input_o\,
	datad => \core1|alu_mem_result[25]~151_combout\,
	combout => \core1|alu_mem_result[25]~152_combout\);

-- Location: LCCOMB_X54_Y28_N6
\core1|rd_val_2_r~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~86_combout\ = (\core1|rd_val_2_r~85_combout\ & ((\core1|rf|RF_rtl_0_bypass\(38)) # ((!\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r~85_combout\ & (((\core1|rd_val_2_r[11]~8_combout\ & 
-- \core1|alu_mem_result[25]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(38),
	datab => \core1|rd_val_2_r~85_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|alu_mem_result[25]~152_combout\,
	combout => \core1|rd_val_2_r~86_combout\);

-- Location: LCCOMB_X54_Y28_N18
\core1|rd_val_2_r~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~87_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~86_combout\,
	combout => \core1|rd_val_2_r~87_combout\);

-- Location: FF_X54_Y28_N19
\core1|rd_val_2_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~87_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(25));

-- Location: LCCOMB_X54_Y32_N24
\core1|alu_1|ShiftLeft1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~123_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(25))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(25),
	datab => \core1|rd_val_2_r\(26),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~123_combout\);

-- Location: LCCOMB_X50_Y32_N10
\core1|alu_1|ShiftLeft1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~117_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(23)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(23),
	combout => \core1|alu_1|ShiftLeft1~117_combout\);

-- Location: LCCOMB_X54_Y33_N20
\core1|alu_1|ShiftLeft1~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~156_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~123_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~117_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft1~117_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~123_combout\,
	datad => \core1|alu_1|ShiftLeft1~117_combout\,
	combout => \core1|alu_1|ShiftLeft1~156_combout\);

-- Location: LCCOMB_X59_Y33_N16
\core1|rd_val_2_r~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~97_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((!\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a29\))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|wd_val_3_r\(29),
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a29\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~97_combout\);

-- Location: FF_X59_Y33_N11
\core1|rf|RF_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(42));

-- Location: LCCOMB_X59_Y33_N22
\core1|rd_val_2_r~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~98_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & ((\core1|rf|RF_rtl_0_bypass\(42)) # (\core1|rd_val_2_r~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF_rtl_0_bypass\(42),
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~97_combout\,
	combout => \core1|rd_val_2_r~98_combout\);

-- Location: FF_X57_Y32_N17
\core1|rf|RF_rtl_1_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(27));

-- Location: LCCOMB_X52_Y32_N12
\core1|alu_mem_result[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[14]~44_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[16]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[14]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \from_mem_flat_i[16]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[14]~43_combout\,
	combout => \core1|alu_mem_result[14]~44_combout\);

-- Location: LCCOMB_X52_Y32_N14
\core1|rs_val_2_r~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~28_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r[11]~15_combout\)))) # (!\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rs_val_2_r[11]~15_combout\ & ((\core1|alu_mem_result[14]~44_combout\))) # 
-- (!\core1|rs_val_2_r[11]~15_combout\ & (\core1|wd_val_3_r\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~82_combout\,
	datab => \core1|wd_val_3_r\(14),
	datac => \core1|rs_val_2_r[11]~15_combout\,
	datad => \core1|alu_mem_result[14]~44_combout\,
	combout => \core1|rs_val_2_r~28_combout\);

-- Location: LCCOMB_X57_Y32_N16
\core1|rs_val_2_r~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~29_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rs_val_2_r~28_combout\ & ((\core1|rf|RF_rtl_1_bypass\(27)))) # (!\core1|rs_val_2_r~28_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a14\)))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a14\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(27),
	datad => \core1|rs_val_2_r~28_combout\,
	combout => \core1|rs_val_2_r~29_combout\);

-- Location: LCCOMB_X57_Y32_N8
\core1|rs_val_2_r~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~30_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~29_combout\,
	combout => \core1|rs_val_2_r~30_combout\);

-- Location: FF_X57_Y32_N9
\core1|rs_val_2_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~30_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(14));

-- Location: LCCOMB_X60_Y31_N0
\core1|alu_mem_result[29]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~188_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(14) $ (\core1|rs_val_2_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datac => \core1|alu_1|Selector23~15_combout\,
	datad => \core1|rs_val_2_r\(16),
	combout => \core1|alu_mem_result[29]~188_combout\);

-- Location: LCCOMB_X59_Y33_N26
\core1|alu_1|result_o~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~142_combout\ = \core1|rs_val_2_r\(29) $ (\core1|rd_val_2_r\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(29),
	datac => \core1|rd_val_2_r\(29),
	combout => \core1|alu_1|result_o~142_combout\);

-- Location: LCCOMB_X56_Y33_N0
\core1|alu_1|result_o~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~141_combout\ = \core1|rs_val_2_r\(4) $ (\core1|rs_val_2_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~141_combout\);

-- Location: LCCOMB_X53_Y34_N12
\core1|alu_1|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~3_combout\ = \core1|rs_val_2_r\(3) $ (((\core1|rs_val_2_r\(0)) # ((\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|Add2~3_combout\);

-- Location: LCCOMB_X53_Y33_N8
\core1|alu_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~0_combout\ = \core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|Add2~0_combout\);

-- Location: LCCOMB_X53_Y31_N28
\core1|alu_1|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~1_combout\ = \core1|rs_val_2_r\(2) $ (((\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|Add2~1_combout\);

-- Location: FF_X55_Y30_N15
\core1|rf|RF_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(20));

-- Location: LCCOMB_X57_Y30_N12
\core1|rd_val_2_r~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~31_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rf|RF_rtl_0|auto_generated|ram_block1a7\) # (\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(7) & 
-- ((!\core1|rd_val_2_r[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(7),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a7\,
	datac => \core1|rd_val_2_r[11]~3_combout\,
	datad => \core1|rd_val_2_r[11]~8_combout\,
	combout => \core1|rd_val_2_r~31_combout\);

-- Location: LCCOMB_X56_Y30_N8
\core1|Add2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~31_combout\ = (\core1|Add2~28_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~28_combout\,
	datad => \core1|Add2~29_combout\,
	combout => \core1|Add2~31_combout\);

-- Location: LCCOMB_X56_Y30_N10
\core1|rd_val_2_r~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~32_combout\ = (\core1|rd_val_2_r~31_combout\ & ((\core1|rf|RF_rtl_0_bypass\(20)) # ((!\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r~31_combout\ & (((\core1|Add2~31_combout\ & \core1|rd_val_2_r[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(20),
	datab => \core1|rd_val_2_r~31_combout\,
	datac => \core1|Add2~31_combout\,
	datad => \core1|rd_val_2_r[11]~8_combout\,
	combout => \core1|rd_val_2_r~32_combout\);

-- Location: LCCOMB_X56_Y30_N16
\core1|rd_val_2_r~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~33_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~32_combout\,
	combout => \core1|rd_val_2_r~33_combout\);

-- Location: FF_X56_Y30_N17
\core1|rd_val_2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~33_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(7));

-- Location: FF_X51_Y30_N31
\core1|rf|RF_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(19));

-- Location: LCCOMB_X51_Y30_N22
\core1|Add2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~27_combout\ = (\core1|Add2~24_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~25_combout\,
	datad => \core1|Add2~24_combout\,
	combout => \core1|Add2~27_combout\);

-- Location: LCCOMB_X51_Y30_N28
\core1|rd_val_2_r~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~28_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|Add2~27_combout\))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (\core1|wd_val_3_r\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(6),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|Add2~27_combout\,
	datad => \core1|rd_val_2_r[11]~8_combout\,
	combout => \core1|rd_val_2_r~28_combout\);

-- Location: LCCOMB_X51_Y30_N2
\core1|rd_val_2_r~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~29_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~28_combout\ & ((\core1|rf|RF_rtl_0_bypass\(19)))) # (!\core1|rd_val_2_r~28_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a6\)))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a6\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(19),
	datad => \core1|rd_val_2_r~28_combout\,
	combout => \core1|rd_val_2_r~29_combout\);

-- Location: LCCOMB_X51_Y30_N20
\core1|rd_val_2_r~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~30_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~29_combout\,
	combout => \core1|rd_val_2_r~30_combout\);

-- Location: FF_X51_Y30_N21
\core1|rd_val_2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~30_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(6));

-- Location: LCCOMB_X56_Y30_N22
\core1|alu_1|ShiftLeft1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~61_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(6)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(7),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(6),
	combout => \core1|alu_1|ShiftLeft1~61_combout\);

-- Location: LCCOMB_X59_Y31_N8
\core1|rd_val_2_r~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~43_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a11\))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(11),
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a11\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~43_combout\);

-- Location: LCCOMB_X59_Y31_N14
\core1|rf|RF_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\ = \core1|rf_wd[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~11_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X59_Y31_N15
\core1|rf|RF_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(24));

-- Location: LCCOMB_X56_Y32_N30
\core1|alu_mem_result[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[11]~18_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[13]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[11]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \from_mem_flat_i[13]~input_o\,
	datad => \core1|alu_mem_result[11]~17_combout\,
	combout => \core1|alu_mem_result[11]~18_combout\);

-- Location: LCCOMB_X52_Y31_N18
\core1|rd_val_2_r~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~44_combout\ = (\core1|rd_val_2_r~43_combout\ & ((\core1|rf|RF_rtl_0_bypass\(24)) # ((!\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r~43_combout\ & (((\core1|rd_val_2_r[11]~8_combout\ & 
-- \core1|alu_mem_result[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~43_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(24),
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|alu_mem_result[11]~18_combout\,
	combout => \core1|rd_val_2_r~44_combout\);

-- Location: LCCOMB_X52_Y31_N20
\core1|rd_val_2_r~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~45_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~44_combout\,
	combout => \core1|rd_val_2_r~45_combout\);

-- Location: FF_X52_Y31_N21
\core1|rd_val_2_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~45_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(11));

-- Location: FF_X55_Y33_N25
\core1|rf|RF_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(23));

-- Location: LCCOMB_X60_Y26_N28
\core1|Add2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~41_combout\ = !\core1|Add2~38\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core1|Add2~38\,
	combout => \core1|Add2~41_combout\);

-- Location: LCCOMB_X55_Y33_N28
\core1|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~43_combout\ = (\core1|Add2~40_combout\) # ((\core1|Add2~41_combout\ & \core1|alu_1|WideNor7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~41_combout\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~40_combout\,
	combout => \core1|Add2~43_combout\);

-- Location: LCCOMB_X55_Y33_N6
\core1|rd_val_2_r~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~40_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|rd_val_2_r[11]~3_combout\) # (\core1|Add2~43_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & (\core1|wd_val_3_r\(10) & (!\core1|rd_val_2_r[11]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|wd_val_3_r\(10),
	datac => \core1|rd_val_2_r[11]~3_combout\,
	datad => \core1|Add2~43_combout\,
	combout => \core1|rd_val_2_r~40_combout\);

-- Location: LCCOMB_X55_Y33_N24
\core1|rd_val_2_r~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~41_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~40_combout\ & ((\core1|rf|RF_rtl_0_bypass\(23)))) # (!\core1|rd_val_2_r~40_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a10\)))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a10\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(23),
	datad => \core1|rd_val_2_r~40_combout\,
	combout => \core1|rd_val_2_r~41_combout\);

-- Location: LCCOMB_X55_Y33_N10
\core1|rd_val_2_r~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~42_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~41_combout\,
	combout => \core1|rd_val_2_r~42_combout\);

-- Location: FF_X55_Y33_N11
\core1|rd_val_2_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~42_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(10));

-- Location: LCCOMB_X54_Y31_N20
\core1|alu_1|ShiftLeft1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~77_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(10)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datac => \core1|rd_val_2_r\(10),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~77_combout\);

-- Location: LCCOMB_X53_Y34_N4
\core1|alu_1|ShiftLeft1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~78_combout\ = (\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~61_combout\)) # (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~61_combout\,
	datad => \core1|alu_1|ShiftLeft1~77_combout\,
	combout => \core1|alu_1|ShiftLeft1~78_combout\);

-- Location: FF_X49_Y31_N9
\core1|rf|RF_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(26));

-- Location: LCCOMB_X49_Y28_N6
\core1|rd_val_2_r~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~49_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rf|RF_rtl_0|auto_generated|ram_block1a13\) # (\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(13) & 
-- ((!\core1|rd_val_2_r[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~3_combout\,
	datab => \core1|wd_val_3_r\(13),
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a13\,
	datad => \core1|rd_val_2_r[11]~8_combout\,
	combout => \core1|rd_val_2_r~49_combout\);

-- Location: LCCOMB_X49_Y31_N12
\core1|alu_mem_result[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[13]~35_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[15]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[13]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \from_mem_flat_i[15]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[13]~34_combout\,
	combout => \core1|alu_mem_result[13]~35_combout\);

-- Location: LCCOMB_X49_Y31_N18
\core1|rd_val_2_r~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~50_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r~49_combout\ & (\core1|rf|RF_rtl_0_bypass\(26))) # (!\core1|rd_val_2_r~49_combout\ & ((\core1|alu_mem_result[13]~35_combout\))))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (((\core1|rd_val_2_r~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(26),
	datac => \core1|rd_val_2_r~49_combout\,
	datad => \core1|alu_mem_result[13]~35_combout\,
	combout => \core1|rd_val_2_r~50_combout\);

-- Location: LCCOMB_X49_Y31_N0
\core1|rd_val_2_r~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~51_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~50_combout\,
	combout => \core1|rd_val_2_r~51_combout\);

-- Location: FF_X49_Y31_N1
\core1|rd_val_2_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~51_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(13));

-- Location: FF_X50_Y31_N1
\core1|rf|RF_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(25));

-- Location: LCCOMB_X50_Y31_N14
\core1|alu_mem_result[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[12]~27_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[14]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[12]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \from_mem_flat_i[14]~input_o\,
	datad => \core1|alu_mem_result[12]~26_combout\,
	combout => \core1|alu_mem_result[12]~27_combout\);

-- Location: LCCOMB_X50_Y31_N12
\core1|rd_val_2_r~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~46_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|alu_mem_result[12]~27_combout\) # (\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & (\core1|wd_val_3_r\(12) & ((!\core1|rd_val_2_r[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(12),
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|alu_mem_result[12]~27_combout\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~46_combout\);

-- Location: LCCOMB_X50_Y31_N2
\core1|rd_val_2_r~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~47_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~46_combout\ & ((\core1|rf|RF_rtl_0_bypass\(25)))) # (!\core1|rd_val_2_r~46_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a12\)))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a12\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(25),
	datad => \core1|rd_val_2_r~46_combout\,
	combout => \core1|rd_val_2_r~47_combout\);

-- Location: LCCOMB_X50_Y31_N30
\core1|rd_val_2_r~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~48_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~47_combout\,
	combout => \core1|rd_val_2_r~48_combout\);

-- Location: FF_X50_Y31_N31
\core1|rd_val_2_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~48_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(12));

-- Location: LCCOMB_X54_Y31_N26
\core1|alu_1|ShiftLeft1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~82_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(12)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(13),
	datad => \core1|rd_val_2_r\(12),
	combout => \core1|alu_1|ShiftLeft1~82_combout\);

-- Location: LCCOMB_X56_Y28_N30
\core1|rf|RF_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\ = \core1|rf_wd[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~8_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X56_Y28_N31
\core1|rf|RF_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(21));

-- Location: LCCOMB_X52_Y26_N14
\core1|Add2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~35_combout\ = (\core1|Add2~32_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~33_combout\,
	datad => \core1|Add2~32_combout\,
	combout => \core1|Add2~35_combout\);

-- Location: LCCOMB_X53_Y31_N0
\core1|rd_val_2_r~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~34_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|Add2~35_combout\))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (\core1|wd_val_3_r\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(8),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|Add2~35_combout\,
	combout => \core1|rd_val_2_r~34_combout\);

-- Location: LCCOMB_X53_Y31_N18
\core1|rd_val_2_r~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~35_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~34_combout\ & (\core1|rf|RF_rtl_0_bypass\(21))) # (!\core1|rd_val_2_r~34_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a8\))))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(21),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a8\,
	datad => \core1|rd_val_2_r~34_combout\,
	combout => \core1|rd_val_2_r~35_combout\);

-- Location: LCCOMB_X53_Y31_N16
\core1|rd_val_2_r~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~36_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~35_combout\,
	combout => \core1|rd_val_2_r~36_combout\);

-- Location: FF_X53_Y31_N17
\core1|rd_val_2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~36_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(8));

-- Location: LCCOMB_X59_Y31_N12
\core1|rf|RF_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[22]~feeder_combout\ = \core1|rf_wd[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~9_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X59_Y31_N13
\core1|rf|RF_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(22));

-- Location: LCCOMB_X59_Y28_N20
\core1|rd_val_2_r~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~37_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\) # (\core1|rf|RF_rtl_0|auto_generated|ram_block1a9\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(9) & 
-- (!\core1|rd_val_2_r[11]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(9),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a9\,
	combout => \core1|rd_val_2_r~37_combout\);

-- Location: LCCOMB_X59_Y31_N30
\core1|rd_val_2_r~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~38_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r~37_combout\ & (\core1|rf|RF_rtl_0_bypass\(22))) # (!\core1|rd_val_2_r~37_combout\ & ((\core1|Add2~39_combout\))))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (((\core1|rd_val_2_r~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(22),
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|Add2~39_combout\,
	datad => \core1|rd_val_2_r~37_combout\,
	combout => \core1|rd_val_2_r~38_combout\);

-- Location: LCCOMB_X59_Y31_N10
\core1|rd_val_2_r~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~39_combout\ = (\core1|rd_val_2_r~38_combout\ & \core1|rd_val_2_r[11]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~38_combout\,
	datac => \core1|rd_val_2_r[11]~10_combout\,
	combout => \core1|rd_val_2_r~39_combout\);

-- Location: FF_X59_Y31_N11
\core1|rd_val_2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~39_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(9));

-- Location: LCCOMB_X53_Y31_N12
\core1|alu_1|ShiftLeft1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~70_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(8))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(8),
	datad => \core1|rd_val_2_r\(9),
	combout => \core1|alu_1|ShiftLeft1~70_combout\);

-- Location: LCCOMB_X54_Y31_N28
\core1|alu_1|ShiftLeft1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~83_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~70_combout\))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~82_combout\,
	datad => \core1|alu_1|ShiftLeft1~70_combout\,
	combout => \core1|alu_1|ShiftLeft1~83_combout\);

-- Location: LCCOMB_X53_Y34_N28
\core1|alu_1|result_o~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~68_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~78_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~78_combout\,
	datad => \core1|alu_1|ShiftLeft1~83_combout\,
	combout => \core1|alu_1|result_o~68_combout\);

-- Location: FF_X55_Y27_N11
\core1|rf|RF_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(16));

-- Location: LCCOMB_X54_Y27_N4
\core1|Add2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~15_combout\ = (\core1|Add2~12_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~13_combout\,
	datad => \core1|Add2~12_combout\,
	combout => \core1|Add2~15_combout\);

-- Location: LCCOMB_X54_Y27_N20
\core1|rd_val_2_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~19_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a3\)) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|wd_val_3_r\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a3\,
	datab => \core1|wd_val_3_r\(3),
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~19_combout\);

-- Location: LCCOMB_X54_Y27_N6
\core1|rd_val_2_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~20_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r~19_combout\ & (\core1|rf|RF_rtl_0_bypass\(16))) # (!\core1|rd_val_2_r~19_combout\ & ((\core1|Add2~15_combout\))))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (((\core1|rd_val_2_r~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(16),
	datac => \core1|Add2~15_combout\,
	datad => \core1|rd_val_2_r~19_combout\,
	combout => \core1|rd_val_2_r~20_combout\);

-- Location: LCCOMB_X54_Y27_N16
\core1|rd_val_2_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~21_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~20_combout\,
	combout => \core1|rd_val_2_r~21_combout\);

-- Location: FF_X54_Y27_N17
\core1|rd_val_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~21_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(3));

-- Location: FF_X55_Y27_N23
\core1|rf|RF_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(15));

-- Location: LCCOMB_X51_Y27_N14
\core1|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~11_combout\ = (\core1|Add2~8_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~9_combout\,
	datad => \core1|Add2~8_combout\,
	combout => \core1|Add2~11_combout\);

-- Location: LCCOMB_X54_Y27_N28
\core1|rd_val_2_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~16_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|Add2~11_combout\))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (\core1|wd_val_3_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(2),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|Add2~11_combout\,
	combout => \core1|rd_val_2_r~16_combout\);

-- Location: LCCOMB_X54_Y27_N10
\core1|rd_val_2_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~17_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~16_combout\ & (\core1|rf|RF_rtl_0_bypass\(15))) # (!\core1|rd_val_2_r~16_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a2\))))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(15),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a2\,
	datad => \core1|rd_val_2_r~16_combout\,
	combout => \core1|rd_val_2_r~17_combout\);

-- Location: LCCOMB_X54_Y27_N26
\core1|rd_val_2_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~18_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~17_combout\,
	combout => \core1|rd_val_2_r~18_combout\);

-- Location: FF_X54_Y27_N27
\core1|rd_val_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~18_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(2));

-- Location: LCCOMB_X54_Y27_N22
\core1|alu_1|ShiftLeft1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~50_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(2)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(3),
	datac => \core1|rd_val_2_r\(2),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~50_combout\);

-- Location: LCCOMB_X56_Y26_N20
\core1|rd_val_2_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~9_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((!\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|wd_val_3_r\(0),
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~9_combout\);

-- Location: LCCOMB_X61_Y26_N6
\core1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~2_combout\ = (\core1|alu_1|WideNor7~1_combout\ & ((\core1|Add2~0_combout\))) # (!\core1|alu_1|WideNor7~1_combout\ & (\from_mem_flat_i[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[2]~input_o\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|Add2~0_combout\,
	combout => \core1|Add2~2_combout\);

-- Location: LCCOMB_X54_Y26_N30
\core1|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~3_combout\ = (\core1|is_load_op_2_r~q\ & (\core1|Add2~2_combout\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|WideNor7~1_combout\ & (\core1|Add2~2_combout\)) # (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|alu_1|Selector31~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~2_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_1|Selector31~18_combout\,
	combout => \core1|Add2~3_combout\);

-- Location: FF_X56_Y26_N15
\core1|rf|RF_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(13));

-- Location: LCCOMB_X56_Y26_N14
\core1|rd_val_2_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~11_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & ((\core1|rf|RF_rtl_0_bypass\(13)) # (\core1|rd_val_2_r~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r[11]~10_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(13),
	datad => \core1|rd_val_2_r~9_combout\,
	combout => \core1|rd_val_2_r~11_combout\);

-- Location: LCCOMB_X54_Y26_N16
\core1|rd_val_2_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~12_combout\ = (\core1|rd_val_2_r~11_combout\ & ((\core1|rd_val_2_r~9_combout\ & ((\core1|Add2~3_combout\) # (!\core1|rd_val_2_r[11]~8_combout\))) # (!\core1|rd_val_2_r~9_combout\ & (\core1|rd_val_2_r[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~9_combout\,
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|Add2~3_combout\,
	datad => \core1|rd_val_2_r~11_combout\,
	combout => \core1|rd_val_2_r~12_combout\);

-- Location: FF_X54_Y26_N17
\core1|rd_val_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~12_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(0));

-- Location: LCCOMB_X56_Y26_N12
\core1|rd_val_2_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~13_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a1\))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|wd_val_3_r\(1),
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a1\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~13_combout\);

-- Location: FF_X56_Y26_N19
\core1|rf|RF_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(14));

-- Location: LCCOMB_X51_Y26_N12
\core1|Add2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~7_combout\ = (\core1|Add2~4_combout\) # ((\core1|Add2~5_combout\ & \core1|alu_1|WideNor7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~5_combout\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~4_combout\,
	combout => \core1|Add2~7_combout\);

-- Location: LCCOMB_X56_Y26_N4
\core1|rd_val_2_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~14_combout\ = (\core1|rd_val_2_r~13_combout\ & ((\core1|rf|RF_rtl_0_bypass\(14)) # ((!\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r~13_combout\ & (((\core1|rd_val_2_r[11]~8_combout\ & \core1|Add2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~13_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(14),
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|Add2~7_combout\,
	combout => \core1|rd_val_2_r~14_combout\);

-- Location: LCCOMB_X54_Y26_N14
\core1|rd_val_2_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~15_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~14_combout\,
	combout => \core1|rd_val_2_r~15_combout\);

-- Location: FF_X54_Y26_N15
\core1|rd_val_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~15_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(1));

-- Location: LCCOMB_X55_Y31_N4
\core1|alu_1|ShiftLeft1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~44_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(0))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(0),
	datad => \core1|rd_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft1~44_combout\);

-- Location: FF_X59_Y27_N29
\core1|rf|RF_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(18));

-- Location: LCCOMB_X57_Y27_N8
\core1|rd_val_2_r~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~25_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\) # (\core1|rf|RF_rtl_0|auto_generated|ram_block1a5\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(5) & 
-- (!\core1|rd_val_2_r[11]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(5),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a5\,
	combout => \core1|rd_val_2_r~25_combout\);

-- Location: LCCOMB_X57_Y27_N10
\core1|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~23_combout\ = (\core1|Add2~20_combout\) # ((\core1|Add2~21_combout\ & \core1|alu_1|WideNor7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~21_combout\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|Add2~20_combout\,
	combout => \core1|Add2~23_combout\);

-- Location: LCCOMB_X57_Y27_N18
\core1|rd_val_2_r~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~26_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r~25_combout\ & (\core1|rf|RF_rtl_0_bypass\(18))) # (!\core1|rd_val_2_r~25_combout\ & ((\core1|Add2~23_combout\))))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (((\core1|rd_val_2_r~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(18),
	datac => \core1|rd_val_2_r~25_combout\,
	datad => \core1|Add2~23_combout\,
	combout => \core1|rd_val_2_r~26_combout\);

-- Location: LCCOMB_X57_Y27_N12
\core1|rd_val_2_r~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~27_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~26_combout\,
	combout => \core1|rd_val_2_r~27_combout\);

-- Location: FF_X57_Y27_N13
\core1|rd_val_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~27_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(5));

-- Location: LCCOMB_X56_Y26_N22
\core1|rf|RF_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[17]~feeder_combout\ = \core1|rf_wd[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~4_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X56_Y26_N23
\core1|rf|RF_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(17));

-- Location: LCCOMB_X56_Y30_N2
\core1|rd_val_2_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~22_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\) # ((\core1|Add2~19_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|wd_val_3_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|Add2~19_combout\,
	datad => \core1|wd_val_3_r\(4),
	combout => \core1|rd_val_2_r~22_combout\);

-- Location: LCCOMB_X56_Y30_N0
\core1|rd_val_2_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~23_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~22_combout\ & (\core1|rf|RF_rtl_0_bypass\(17))) # (!\core1|rd_val_2_r~22_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a4\))))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(17),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a4\,
	datad => \core1|rd_val_2_r~22_combout\,
	combout => \core1|rd_val_2_r~23_combout\);

-- Location: LCCOMB_X56_Y30_N6
\core1|rd_val_2_r~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~24_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~23_combout\,
	combout => \core1|rd_val_2_r~24_combout\);

-- Location: FF_X56_Y30_N7
\core1|rd_val_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~24_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(4));

-- Location: LCCOMB_X57_Y27_N26
\core1|alu_1|ShiftLeft1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~55_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(4)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(5),
	datac => \core1|rd_val_2_r\(4),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~55_combout\);

-- Location: LCCOMB_X55_Y31_N12
\core1|alu_1|ShiftLeft1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~56_combout\ = (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~44_combout\)) # (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~44_combout\,
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|Add2~0_combout\,
	datad => \core1|alu_1|ShiftLeft1~55_combout\,
	combout => \core1|alu_1|ShiftLeft1~56_combout\);

-- Location: LCCOMB_X55_Y31_N2
\core1|alu_1|ShiftLeft1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~57_combout\ = (\core1|alu_1|ShiftLeft1~56_combout\) # ((!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~50_combout\ & \core1|alu_1|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|alu_1|ShiftLeft1~50_combout\,
	datac => \core1|alu_1|Add2~0_combout\,
	datad => \core1|alu_1|ShiftLeft1~56_combout\,
	combout => \core1|alu_1|ShiftLeft1~57_combout\);

-- Location: LCCOMB_X54_Y33_N10
\core1|alu_1|result_o~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~69_combout\ = (\core1|alu_1|result_o~68_combout\) # ((\core1|alu_1|Add2~3_combout\ & \core1|alu_1|ShiftLeft1~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|result_o~68_combout\,
	datad => \core1|alu_1|ShiftLeft1~57_combout\,
	combout => \core1|alu_1|result_o~69_combout\);

-- Location: LCCOMB_X53_Y29_N2
\core1|alu_1|ShiftRight0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~53_combout\ = (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rd_val_2_r\(29),
	combout => \core1|alu_1|ShiftRight0~53_combout\);

-- Location: LCCOMB_X53_Y29_N20
\core1|alu_1|ShiftRight0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~54_combout\ = (\core1|alu_1|ShiftRight0~53_combout\) # ((\core1|rd_val_2_r\(30) & (\core1|rs_val_2_r\(0) & !\core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight0~53_combout\,
	combout => \core1|alu_1|ShiftRight0~54_combout\);

-- Location: LCCOMB_X54_Y33_N2
\core1|alu_1|ShiftRight0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~118_combout\ = (\core1|alu_1|ShiftRight0~54_combout\ & (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & !\core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~54_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~118_combout\);

-- Location: LCCOMB_X55_Y28_N8
\core1|alu_1|ShiftLeft1~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~127_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(26))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datab => \core1|rd_val_2_r\(27),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~127_combout\);

-- Location: FF_X52_Y32_N27
\core1|rf|RF_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(27));

-- Location: LCCOMB_X52_Y32_N16
\core1|rd_val_2_r~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~52_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|alu_mem_result[14]~44_combout\))) # 
-- (!\core1|rd_val_2_r[11]~8_combout\ & (\core1|wd_val_3_r\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~3_combout\,
	datab => \core1|wd_val_3_r\(14),
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|alu_mem_result[14]~44_combout\,
	combout => \core1|rd_val_2_r~52_combout\);

-- Location: LCCOMB_X52_Y32_N26
\core1|rd_val_2_r~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~53_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~52_combout\ & ((\core1|rf|RF_rtl_0_bypass\(27)))) # (!\core1|rd_val_2_r~52_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a14\)))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~3_combout\,
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a14\,
	datac => \core1|rf|RF_rtl_0_bypass\(27),
	datad => \core1|rd_val_2_r~52_combout\,
	combout => \core1|rd_val_2_r~53_combout\);

-- Location: LCCOMB_X53_Y28_N14
\core1|rd_val_2_r~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~54_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~53_combout\,
	combout => \core1|rd_val_2_r~54_combout\);

-- Location: FF_X53_Y28_N15
\core1|rd_val_2_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~54_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(14));

-- Location: LCCOMB_X53_Y28_N22
\core1|alu_1|ShiftLeft1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~86_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(14)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(15),
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~86_combout\);

-- Location: FF_X54_Y28_N31
\core1|rf|RF_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(29));

-- Location: LCCOMB_X52_Y28_N28
\core1|rd_val_2_r~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~58_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|alu_mem_result[16]~69_combout\))) # 
-- (!\core1|rd_val_2_r[11]~8_combout\ & (\core1|wd_val_3_r\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(16),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|alu_mem_result[16]~69_combout\,
	combout => \core1|rd_val_2_r~58_combout\);

-- Location: LCCOMB_X52_Y28_N18
\core1|rd_val_2_r~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~59_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~58_combout\ & (\core1|rf|RF_rtl_0_bypass\(29))) # (!\core1|rd_val_2_r~58_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a16\))))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(29),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a16\,
	datac => \core1|rd_val_2_r[11]~3_combout\,
	datad => \core1|rd_val_2_r~58_combout\,
	combout => \core1|rd_val_2_r~59_combout\);

-- Location: LCCOMB_X52_Y28_N14
\core1|rd_val_2_r~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~60_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~59_combout\,
	combout => \core1|rd_val_2_r~60_combout\);

-- Location: FF_X52_Y28_N15
\core1|rd_val_2_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~60_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(16));

-- Location: FF_X51_Y28_N5
\core1|rf|RF_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(30));

-- Location: LCCOMB_X50_Y28_N24
\core1|rd_val_2_r~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~61_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a17\))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(17),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a17\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~61_combout\);

-- Location: LCCOMB_X51_Y28_N2
\core1|rd_val_2_r~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~62_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r~61_combout\ & (\core1|rf|RF_rtl_0_bypass\(30))) # (!\core1|rd_val_2_r~61_combout\ & ((\core1|alu_mem_result[17]~78_combout\))))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (((\core1|rd_val_2_r~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(30),
	datac => \core1|rd_val_2_r~61_combout\,
	datad => \core1|alu_mem_result[17]~78_combout\,
	combout => \core1|rd_val_2_r~62_combout\);

-- Location: LCCOMB_X51_Y28_N14
\core1|rd_val_2_r~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~63_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~62_combout\,
	combout => \core1|rd_val_2_r~63_combout\);

-- Location: FF_X51_Y28_N15
\core1|rd_val_2_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~63_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(17));

-- Location: LCCOMB_X51_Y28_N22
\core1|alu_1|ShiftLeft1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~92_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(16))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(16),
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~92_combout\);

-- Location: LCCOMB_X54_Y34_N30
\core1|alu_1|ShiftLeft1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~105_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~86_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|alu_1|ShiftLeft1~86_combout\,
	datac => \core1|alu_1|ShiftLeft1~92_combout\,
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|ShiftLeft1~105_combout\);

-- Location: FF_X53_Y28_N1
\core1|rf|RF_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(32));

-- Location: LCCOMB_X57_Y28_N14
\core1|rd_val_2_r~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~67_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a19\)) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|wd_val_3_r\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a19\,
	datab => \core1|wd_val_3_r\(19),
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~67_combout\);

-- Location: LCCOMB_X53_Y28_N2
\core1|alu_mem_result[19]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[19]~96_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[19]~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[19]~95_combout\,
	combout => \core1|alu_mem_result[19]~96_combout\);

-- Location: LCCOMB_X53_Y28_N6
\core1|rd_val_2_r~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~68_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r~67_combout\ & (\core1|rf|RF_rtl_0_bypass\(32))) # (!\core1|rd_val_2_r~67_combout\ & ((\core1|alu_mem_result[19]~96_combout\))))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (((\core1|rd_val_2_r~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(32),
	datac => \core1|rd_val_2_r~67_combout\,
	datad => \core1|alu_mem_result[19]~96_combout\,
	combout => \core1|rd_val_2_r~68_combout\);

-- Location: LCCOMB_X53_Y28_N26
\core1|rd_val_2_r~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~69_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~68_combout\,
	combout => \core1|rd_val_2_r~69_combout\);

-- Location: FF_X53_Y28_N27
\core1|rd_val_2_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~69_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(19));

-- Location: FF_X50_Y29_N5
\core1|rf|RF_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(31));

-- Location: LCCOMB_X50_Y29_N24
\core1|alu_mem_result[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[18]~87_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[18]~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[18]~86_combout\,
	combout => \core1|alu_mem_result[18]~87_combout\);

-- Location: LCCOMB_X50_Y29_N8
\core1|rd_val_2_r~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~64_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (\core1|rd_val_2_r[11]~8_combout\)) # (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|alu_mem_result[18]~87_combout\))) # 
-- (!\core1|rd_val_2_r[11]~8_combout\ & (\core1|wd_val_3_r\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~3_combout\,
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|wd_val_3_r\(18),
	datad => \core1|alu_mem_result[18]~87_combout\,
	combout => \core1|rd_val_2_r~64_combout\);

-- Location: LCCOMB_X50_Y29_N26
\core1|rd_val_2_r~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~65_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~64_combout\ & (\core1|rf|RF_rtl_0_bypass\(31))) # (!\core1|rd_val_2_r~64_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a18\))))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(31),
	datac => \core1|rd_val_2_r~64_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a18\,
	combout => \core1|rd_val_2_r~65_combout\);

-- Location: LCCOMB_X50_Y29_N30
\core1|rd_val_2_r~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~66_combout\ = (\core1|rd_val_2_r~65_combout\ & \core1|rd_val_2_r[11]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r~65_combout\,
	datad => \core1|rd_val_2_r[11]~10_combout\,
	combout => \core1|rd_val_2_r~66_combout\);

-- Location: FF_X50_Y29_N31
\core1|rd_val_2_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~66_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(18));

-- Location: LCCOMB_X54_Y31_N16
\core1|alu_1|ShiftLeft1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~98_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(18)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(19),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|alu_1|ShiftLeft1~98_combout\);

-- Location: FF_X56_Y28_N21
\core1|rf|RF_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(34));

-- Location: LCCOMB_X57_Y28_N20
\core1|rd_val_2_r~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~73_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\) # (\core1|rf|RF_rtl_0|auto_generated|ram_block1a21\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(21) & 
-- (!\core1|rd_val_2_r[11]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(21),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a21\,
	combout => \core1|rd_val_2_r~73_combout\);

-- Location: LCCOMB_X55_Y32_N16
\core1|alu_mem_result[21]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[21]~114_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[21]~113_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[21]~113_combout\,
	combout => \core1|alu_mem_result[21]~114_combout\);

-- Location: LCCOMB_X56_Y28_N18
\core1|rd_val_2_r~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~74_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r~73_combout\ & (\core1|rf|RF_rtl_0_bypass\(34))) # (!\core1|rd_val_2_r~73_combout\ & ((\core1|alu_mem_result[21]~114_combout\))))) # (!\core1|rd_val_2_r[11]~8_combout\ 
-- & (((\core1|rd_val_2_r~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(34),
	datac => \core1|rd_val_2_r~73_combout\,
	datad => \core1|alu_mem_result[21]~114_combout\,
	combout => \core1|rd_val_2_r~74_combout\);

-- Location: LCCOMB_X56_Y28_N16
\core1|rd_val_2_r~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~75_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~74_combout\,
	combout => \core1|rd_val_2_r~75_combout\);

-- Location: FF_X56_Y28_N17
\core1|rd_val_2_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~75_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(21));

-- Location: FF_X48_Y29_N31
\core1|rf|RF_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(33));

-- Location: LCCOMB_X48_Y29_N12
\core1|alu_mem_result[20]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[20]~105_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[20]~104_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[20]~104_combout\,
	combout => \core1|alu_mem_result[20]~105_combout\);

-- Location: LCCOMB_X48_Y29_N24
\core1|rd_val_2_r~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~70_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|alu_mem_result[20]~105_combout\))) # 
-- (!\core1|rd_val_2_r[11]~8_combout\ & (\core1|wd_val_3_r\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(20),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|alu_mem_result[20]~105_combout\,
	combout => \core1|rd_val_2_r~70_combout\);

-- Location: LCCOMB_X48_Y29_N0
\core1|rd_val_2_r~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~71_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~70_combout\ & ((\core1|rf|RF_rtl_0_bypass\(33)))) # (!\core1|rd_val_2_r~70_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a20\)))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a20\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(33),
	datad => \core1|rd_val_2_r~70_combout\,
	combout => \core1|rd_val_2_r~71_combout\);

-- Location: LCCOMB_X48_Y29_N10
\core1|rd_val_2_r~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~72_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~71_combout\,
	combout => \core1|rd_val_2_r~72_combout\);

-- Location: FF_X48_Y29_N11
\core1|rd_val_2_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~72_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(20));

-- Location: LCCOMB_X56_Y28_N24
\core1|alu_1|ShiftLeft1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~106_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(20)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(21),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(20),
	combout => \core1|alu_1|ShiftLeft1~106_combout\);

-- Location: LCCOMB_X54_Y34_N6
\core1|alu_1|ShiftLeft1~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~151_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~106_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~98_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~98_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~106_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft1~98_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft1~106_combout\,
	combout => \core1|alu_1|ShiftLeft1~151_combout\);

-- Location: LCCOMB_X54_Y34_N16
\core1|alu_1|ShiftLeft1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~107_combout\ = (\core1|alu_1|ShiftLeft1~105_combout\) # ((!\core1|alu_1|Add2~1_combout\ & \core1|alu_1|ShiftLeft1~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~105_combout\,
	datad => \core1|alu_1|ShiftLeft1~151_combout\,
	combout => \core1|alu_1|ShiftLeft1~107_combout\);

-- Location: LCCOMB_X53_Y30_N26
\core1|alu_1|ShiftLeft1~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~134_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(28))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(28),
	datad => \core1|rd_val_2_r\(29),
	combout => \core1|alu_1|ShiftLeft1~134_combout\);

-- Location: FF_X50_Y28_N9
\core1|rf|RF_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(35));

-- Location: LCCOMB_X50_Y28_N10
\core1|alu_mem_result[22]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~123_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[22]~122_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[22]~122_combout\,
	combout => \core1|alu_mem_result[22]~123_combout\);

-- Location: LCCOMB_X50_Y28_N6
\core1|rd_val_2_r~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~76_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (\core1|rd_val_2_r[11]~8_combout\)) # (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|alu_mem_result[22]~123_combout\))) # 
-- (!\core1|rd_val_2_r[11]~8_combout\ & (\core1|wd_val_3_r\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~3_combout\,
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|wd_val_3_r\(22),
	datad => \core1|alu_mem_result[22]~123_combout\,
	combout => \core1|rd_val_2_r~76_combout\);

-- Location: LCCOMB_X50_Y28_N14
\core1|rd_val_2_r~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~77_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~76_combout\ & (\core1|rf|RF_rtl_0_bypass\(35))) # (!\core1|rd_val_2_r~76_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a22\))))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(35),
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a22\,
	datad => \core1|rd_val_2_r~76_combout\,
	combout => \core1|rd_val_2_r~77_combout\);

-- Location: LCCOMB_X50_Y28_N0
\core1|rd_val_2_r~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~78_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r[11]~10_combout\,
	datac => \core1|rd_val_2_r~77_combout\,
	combout => \core1|rd_val_2_r~78_combout\);

-- Location: FF_X50_Y28_N1
\core1|rd_val_2_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~78_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(22));

-- Location: LCCOMB_X50_Y28_N26
\core1|alu_1|ShiftLeft1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~114_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(22))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(22),
	datac => \core1|rd_val_2_r\(23),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~114_combout\);

-- Location: LCCOMB_X55_Y28_N14
\core1|alu_1|ShiftLeft1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~120_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(24)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|rd_val_2_r\(24),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~120_combout\);

-- Location: LCCOMB_X54_Y34_N0
\core1|alu_1|ShiftLeft1~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~155_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~120_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~114_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~114_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~114_combout\,
	datad => \core1|alu_1|ShiftLeft1~120_combout\,
	combout => \core1|alu_1|ShiftLeft1~155_combout\);

-- Location: LCCOMB_X54_Y34_N28
\core1|alu_1|ShiftLeft1~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~135_combout\ = (\core1|alu_1|ShiftLeft1~130_combout\ & (\core1|alu_1|ShiftLeft1~48_combout\)) # (!\core1|alu_1|ShiftLeft1~130_combout\ & ((\core1|alu_1|ShiftLeft1~48_combout\ & ((\core1|alu_1|ShiftLeft1~155_combout\))) # 
-- (!\core1|alu_1|ShiftLeft1~48_combout\ & (\core1|alu_1|ShiftLeft1~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~130_combout\,
	datab => \core1|alu_1|ShiftLeft1~48_combout\,
	datac => \core1|alu_1|ShiftLeft1~134_combout\,
	datad => \core1|alu_1|ShiftLeft1~155_combout\,
	combout => \core1|alu_1|ShiftLeft1~135_combout\);

-- Location: LCCOMB_X54_Y33_N28
\core1|alu_1|ShiftLeft1~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~136_combout\ = (\core1|alu_1|ShiftLeft1~130_combout\ & ((\core1|alu_1|ShiftLeft1~135_combout\ & ((\core1|alu_1|ShiftLeft1~107_combout\))) # (!\core1|alu_1|ShiftLeft1~135_combout\ & (\core1|alu_1|ShiftLeft1~127_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~130_combout\ & (((\core1|alu_1|ShiftLeft1~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~127_combout\,
	datab => \core1|alu_1|ShiftLeft1~130_combout\,
	datac => \core1|alu_1|ShiftLeft1~107_combout\,
	datad => \core1|alu_1|ShiftLeft1~135_combout\,
	combout => \core1|alu_1|ShiftLeft1~136_combout\);

-- Location: LCCOMB_X54_Y33_N30
\core1|alu_1|result_o~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~143_combout\ = (\core1|alu_1|ShiftRight0~118_combout\) # ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|result_o~69_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~69_combout\,
	datab => \core1|alu_1|ShiftRight0~118_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft1~136_combout\,
	combout => \core1|alu_1|result_o~143_combout\);

-- Location: FF_X48_Y29_N19
\core1|rf|RF_rtl_1_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(33));

-- Location: LCCOMB_X48_Y29_N16
\core1|rs_val_2_r~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~46_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((\core1|rs_val_2_r[11]~82_combout\) # (\core1|alu_mem_result[20]~105_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & (\core1|wd_val_3_r\(20) & 
-- (!\core1|rs_val_2_r[11]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|wd_val_3_r\(20),
	datac => \core1|rs_val_2_r[11]~82_combout\,
	datad => \core1|alu_mem_result[20]~105_combout\,
	combout => \core1|rs_val_2_r~46_combout\);

-- Location: LCCOMB_X48_Y29_N18
\core1|rs_val_2_r~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~47_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rs_val_2_r~46_combout\ & ((\core1|rf|RF_rtl_1_bypass\(33)))) # (!\core1|rs_val_2_r~46_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a20\)))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~82_combout\,
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a20\,
	datac => \core1|rf|RF_rtl_1_bypass\(33),
	datad => \core1|rs_val_2_r~46_combout\,
	combout => \core1|rs_val_2_r~47_combout\);

-- Location: LCCOMB_X48_Y29_N4
\core1|rs_val_2_r~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~48_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~47_combout\,
	combout => \core1|rs_val_2_r~48_combout\);

-- Location: FF_X48_Y29_N5
\core1|rs_val_2_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~48_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(20));

-- Location: FF_X50_Y29_N23
\core1|rf|RF_rtl_1_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(31));

-- Location: LCCOMB_X50_Y29_N28
\core1|rs_val_2_r~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~40_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((\core1|rs_val_2_r[11]~82_combout\) # (\core1|alu_mem_result[18]~87_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & (\core1|wd_val_3_r\(18) & 
-- (!\core1|rs_val_2_r[11]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|wd_val_3_r\(18),
	datac => \core1|rs_val_2_r[11]~82_combout\,
	datad => \core1|alu_mem_result[18]~87_combout\,
	combout => \core1|rs_val_2_r~40_combout\);

-- Location: LCCOMB_X50_Y29_N22
\core1|rs_val_2_r~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~41_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rs_val_2_r~40_combout\ & ((\core1|rf|RF_rtl_1_bypass\(31)))) # (!\core1|rs_val_2_r~40_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a18\)))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~82_combout\,
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a18\,
	datac => \core1|rf|RF_rtl_1_bypass\(31),
	datad => \core1|rs_val_2_r~40_combout\,
	combout => \core1|rs_val_2_r~41_combout\);

-- Location: LCCOMB_X50_Y29_N12
\core1|rs_val_2_r~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~42_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[6]~14_combout\,
	datac => \core1|rs_val_2_r~41_combout\,
	combout => \core1|rs_val_2_r~42_combout\);

-- Location: FF_X50_Y29_N13
\core1|rs_val_2_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~42_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(18));

-- Location: LCCOMB_X55_Y30_N0
\core1|alu_1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~0_combout\ = (\core1|rd_val_2_r\(0) & ((GND) # (!\core1|rs_val_2_r\(0)))) # (!\core1|rd_val_2_r\(0) & (\core1|rs_val_2_r\(0) $ (GND)))
-- \core1|alu_1|Add1~1\ = CARRY((\core1|rd_val_2_r\(0)) # (!\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datad => VCC,
	combout => \core1|alu_1|Add1~0_combout\,
	cout => \core1|alu_1|Add1~1\);

-- Location: LCCOMB_X55_Y30_N2
\core1|alu_1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~2_combout\ = (\core1|rd_val_2_r\(1) & ((\core1|rs_val_2_r\(1) & (!\core1|alu_1|Add1~1\)) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|Add1~1\ & VCC)))) # (!\core1|rd_val_2_r\(1) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|Add1~1\) # (GND))) 
-- # (!\core1|rs_val_2_r\(1) & (!\core1|alu_1|Add1~1\))))
-- \core1|alu_1|Add1~3\ = CARRY((\core1|rd_val_2_r\(1) & (\core1|rs_val_2_r\(1) & !\core1|alu_1|Add1~1\)) # (!\core1|rd_val_2_r\(1) & ((\core1|rs_val_2_r\(1)) # (!\core1|alu_1|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|rs_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|Add1~1\,
	combout => \core1|alu_1|Add1~2_combout\,
	cout => \core1|alu_1|Add1~3\);

-- Location: LCCOMB_X55_Y30_N4
\core1|alu_1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~4_combout\ = ((\core1|rd_val_2_r\(2) $ (\core1|rs_val_2_r\(2) $ (\core1|alu_1|Add1~3\)))) # (GND)
-- \core1|alu_1|Add1~5\ = CARRY((\core1|rd_val_2_r\(2) & ((!\core1|alu_1|Add1~3\) # (!\core1|rs_val_2_r\(2)))) # (!\core1|rd_val_2_r\(2) & (!\core1|rs_val_2_r\(2) & !\core1|alu_1|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datab => \core1|rs_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|Add1~3\,
	combout => \core1|alu_1|Add1~4_combout\,
	cout => \core1|alu_1|Add1~5\);

-- Location: LCCOMB_X55_Y30_N6
\core1|alu_1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~6_combout\ = (\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add1~5\)) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|Add1~5\ & VCC)))) # (!\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|Add1~5\) # (GND))) 
-- # (!\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add1~5\))))
-- \core1|alu_1|Add1~7\ = CARRY((\core1|rd_val_2_r\(3) & (\core1|rs_val_2_r\(3) & !\core1|alu_1|Add1~5\)) # (!\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3)) # (!\core1|alu_1|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(3),
	datab => \core1|rs_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|Add1~5\,
	combout => \core1|alu_1|Add1~6_combout\,
	cout => \core1|alu_1|Add1~7\);

-- Location: LCCOMB_X55_Y30_N8
\core1|alu_1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~8_combout\ = ((\core1|rs_val_2_r\(4) $ (\core1|rd_val_2_r\(4) $ (\core1|alu_1|Add1~7\)))) # (GND)
-- \core1|alu_1|Add1~9\ = CARRY((\core1|rs_val_2_r\(4) & (\core1|rd_val_2_r\(4) & !\core1|alu_1|Add1~7\)) # (!\core1|rs_val_2_r\(4) & ((\core1|rd_val_2_r\(4)) # (!\core1|alu_1|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rd_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|Add1~7\,
	combout => \core1|alu_1|Add1~8_combout\,
	cout => \core1|alu_1|Add1~9\);

-- Location: LCCOMB_X55_Y30_N10
\core1|alu_1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~10_combout\ = (\core1|rd_val_2_r\(5) & ((\core1|rs_val_2_r\(5) & (!\core1|alu_1|Add1~9\)) # (!\core1|rs_val_2_r\(5) & (\core1|alu_1|Add1~9\ & VCC)))) # (!\core1|rd_val_2_r\(5) & ((\core1|rs_val_2_r\(5) & ((\core1|alu_1|Add1~9\) # (GND))) 
-- # (!\core1|rs_val_2_r\(5) & (!\core1|alu_1|Add1~9\))))
-- \core1|alu_1|Add1~11\ = CARRY((\core1|rd_val_2_r\(5) & (\core1|rs_val_2_r\(5) & !\core1|alu_1|Add1~9\)) # (!\core1|rd_val_2_r\(5) & ((\core1|rs_val_2_r\(5)) # (!\core1|alu_1|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(5),
	datab => \core1|rs_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|Add1~9\,
	combout => \core1|alu_1|Add1~10_combout\,
	cout => \core1|alu_1|Add1~11\);

-- Location: LCCOMB_X55_Y30_N12
\core1|alu_1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~12_combout\ = ((\core1|rs_val_2_r\(6) $ (\core1|rd_val_2_r\(6) $ (\core1|alu_1|Add1~11\)))) # (GND)
-- \core1|alu_1|Add1~13\ = CARRY((\core1|rs_val_2_r\(6) & (\core1|rd_val_2_r\(6) & !\core1|alu_1|Add1~11\)) # (!\core1|rs_val_2_r\(6) & ((\core1|rd_val_2_r\(6)) # (!\core1|alu_1|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|rd_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|Add1~11\,
	combout => \core1|alu_1|Add1~12_combout\,
	cout => \core1|alu_1|Add1~13\);

-- Location: LCCOMB_X55_Y30_N14
\core1|alu_1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~14_combout\ = (\core1|rs_val_2_r\(7) & ((\core1|rd_val_2_r\(7) & (!\core1|alu_1|Add1~13\)) # (!\core1|rd_val_2_r\(7) & ((\core1|alu_1|Add1~13\) # (GND))))) # (!\core1|rs_val_2_r\(7) & ((\core1|rd_val_2_r\(7) & (\core1|alu_1|Add1~13\ & 
-- VCC)) # (!\core1|rd_val_2_r\(7) & (!\core1|alu_1|Add1~13\))))
-- \core1|alu_1|Add1~15\ = CARRY((\core1|rs_val_2_r\(7) & ((!\core1|alu_1|Add1~13\) # (!\core1|rd_val_2_r\(7)))) # (!\core1|rs_val_2_r\(7) & (!\core1|rd_val_2_r\(7) & !\core1|alu_1|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(7),
	datab => \core1|rd_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|Add1~13\,
	combout => \core1|alu_1|Add1~14_combout\,
	cout => \core1|alu_1|Add1~15\);

-- Location: LCCOMB_X55_Y30_N16
\core1|alu_1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~16_combout\ = ((\core1|rd_val_2_r\(8) $ (\core1|rs_val_2_r\(8) $ (\core1|alu_1|Add1~15\)))) # (GND)
-- \core1|alu_1|Add1~17\ = CARRY((\core1|rd_val_2_r\(8) & ((!\core1|alu_1|Add1~15\) # (!\core1|rs_val_2_r\(8)))) # (!\core1|rd_val_2_r\(8) & (!\core1|rs_val_2_r\(8) & !\core1|alu_1|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(8),
	datab => \core1|rs_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|Add1~15\,
	combout => \core1|alu_1|Add1~16_combout\,
	cout => \core1|alu_1|Add1~17\);

-- Location: LCCOMB_X55_Y30_N18
\core1|alu_1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~18_combout\ = (\core1|rs_val_2_r\(9) & ((\core1|rd_val_2_r\(9) & (!\core1|alu_1|Add1~17\)) # (!\core1|rd_val_2_r\(9) & ((\core1|alu_1|Add1~17\) # (GND))))) # (!\core1|rs_val_2_r\(9) & ((\core1|rd_val_2_r\(9) & (\core1|alu_1|Add1~17\ & 
-- VCC)) # (!\core1|rd_val_2_r\(9) & (!\core1|alu_1|Add1~17\))))
-- \core1|alu_1|Add1~19\ = CARRY((\core1|rs_val_2_r\(9) & ((!\core1|alu_1|Add1~17\) # (!\core1|rd_val_2_r\(9)))) # (!\core1|rs_val_2_r\(9) & (!\core1|rd_val_2_r\(9) & !\core1|alu_1|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datab => \core1|rd_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|Add1~17\,
	combout => \core1|alu_1|Add1~18_combout\,
	cout => \core1|alu_1|Add1~19\);

-- Location: LCCOMB_X55_Y30_N20
\core1|alu_1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~20_combout\ = ((\core1|rs_val_2_r\(10) $ (\core1|rd_val_2_r\(10) $ (\core1|alu_1|Add1~19\)))) # (GND)
-- \core1|alu_1|Add1~21\ = CARRY((\core1|rs_val_2_r\(10) & (\core1|rd_val_2_r\(10) & !\core1|alu_1|Add1~19\)) # (!\core1|rs_val_2_r\(10) & ((\core1|rd_val_2_r\(10)) # (!\core1|alu_1|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rd_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|Add1~19\,
	combout => \core1|alu_1|Add1~20_combout\,
	cout => \core1|alu_1|Add1~21\);

-- Location: LCCOMB_X55_Y30_N22
\core1|alu_1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~22_combout\ = (\core1|rs_val_2_r\(11) & ((\core1|rd_val_2_r\(11) & (!\core1|alu_1|Add1~21\)) # (!\core1|rd_val_2_r\(11) & ((\core1|alu_1|Add1~21\) # (GND))))) # (!\core1|rs_val_2_r\(11) & ((\core1|rd_val_2_r\(11) & (\core1|alu_1|Add1~21\ 
-- & VCC)) # (!\core1|rd_val_2_r\(11) & (!\core1|alu_1|Add1~21\))))
-- \core1|alu_1|Add1~23\ = CARRY((\core1|rs_val_2_r\(11) & ((!\core1|alu_1|Add1~21\) # (!\core1|rd_val_2_r\(11)))) # (!\core1|rs_val_2_r\(11) & (!\core1|rd_val_2_r\(11) & !\core1|alu_1|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datab => \core1|rd_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|Add1~21\,
	combout => \core1|alu_1|Add1~22_combout\,
	cout => \core1|alu_1|Add1~23\);

-- Location: LCCOMB_X55_Y30_N24
\core1|alu_1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~24_combout\ = ((\core1|rs_val_2_r\(12) $ (\core1|rd_val_2_r\(12) $ (\core1|alu_1|Add1~23\)))) # (GND)
-- \core1|alu_1|Add1~25\ = CARRY((\core1|rs_val_2_r\(12) & (\core1|rd_val_2_r\(12) & !\core1|alu_1|Add1~23\)) # (!\core1|rs_val_2_r\(12) & ((\core1|rd_val_2_r\(12)) # (!\core1|alu_1|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(12),
	datab => \core1|rd_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|Add1~23\,
	combout => \core1|alu_1|Add1~24_combout\,
	cout => \core1|alu_1|Add1~25\);

-- Location: LCCOMB_X55_Y30_N26
\core1|alu_1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~26_combout\ = (\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13) & (!\core1|alu_1|Add1~25\)) # (!\core1|rs_val_2_r\(13) & (\core1|alu_1|Add1~25\ & VCC)))) # (!\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13) & ((\core1|alu_1|Add1~25\) # 
-- (GND))) # (!\core1|rs_val_2_r\(13) & (!\core1|alu_1|Add1~25\))))
-- \core1|alu_1|Add1~27\ = CARRY((\core1|rd_val_2_r\(13) & (\core1|rs_val_2_r\(13) & !\core1|alu_1|Add1~25\)) # (!\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13)) # (!\core1|alu_1|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|rs_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|Add1~25\,
	combout => \core1|alu_1|Add1~26_combout\,
	cout => \core1|alu_1|Add1~27\);

-- Location: LCCOMB_X55_Y30_N28
\core1|alu_1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~28_combout\ = ((\core1|rs_val_2_r\(14) $ (\core1|rd_val_2_r\(14) $ (\core1|alu_1|Add1~27\)))) # (GND)
-- \core1|alu_1|Add1~29\ = CARRY((\core1|rs_val_2_r\(14) & (\core1|rd_val_2_r\(14) & !\core1|alu_1|Add1~27\)) # (!\core1|rs_val_2_r\(14) & ((\core1|rd_val_2_r\(14)) # (!\core1|alu_1|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datab => \core1|rd_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|Add1~27\,
	combout => \core1|alu_1|Add1~28_combout\,
	cout => \core1|alu_1|Add1~29\);

-- Location: LCCOMB_X55_Y30_N30
\core1|alu_1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~30_combout\ = (\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15) & (!\core1|alu_1|Add1~29\)) # (!\core1|rs_val_2_r\(15) & (\core1|alu_1|Add1~29\ & VCC)))) # (!\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15) & ((\core1|alu_1|Add1~29\) # 
-- (GND))) # (!\core1|rs_val_2_r\(15) & (!\core1|alu_1|Add1~29\))))
-- \core1|alu_1|Add1~31\ = CARRY((\core1|rd_val_2_r\(15) & (\core1|rs_val_2_r\(15) & !\core1|alu_1|Add1~29\)) # (!\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15)) # (!\core1|alu_1|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datab => \core1|rs_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|Add1~29\,
	combout => \core1|alu_1|Add1~30_combout\,
	cout => \core1|alu_1|Add1~31\);

-- Location: LCCOMB_X55_Y29_N0
\core1|alu_1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~32_combout\ = ((\core1|rd_val_2_r\(16) $ (\core1|rs_val_2_r\(16) $ (\core1|alu_1|Add1~31\)))) # (GND)
-- \core1|alu_1|Add1~33\ = CARRY((\core1|rd_val_2_r\(16) & ((!\core1|alu_1|Add1~31\) # (!\core1|rs_val_2_r\(16)))) # (!\core1|rd_val_2_r\(16) & (!\core1|rs_val_2_r\(16) & !\core1|alu_1|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|Add1~31\,
	combout => \core1|alu_1|Add1~32_combout\,
	cout => \core1|alu_1|Add1~33\);

-- Location: LCCOMB_X55_Y29_N2
\core1|alu_1|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~34_combout\ = (\core1|rd_val_2_r\(17) & ((\core1|rs_val_2_r\(17) & (!\core1|alu_1|Add1~33\)) # (!\core1|rs_val_2_r\(17) & (\core1|alu_1|Add1~33\ & VCC)))) # (!\core1|rd_val_2_r\(17) & ((\core1|rs_val_2_r\(17) & ((\core1|alu_1|Add1~33\) # 
-- (GND))) # (!\core1|rs_val_2_r\(17) & (!\core1|alu_1|Add1~33\))))
-- \core1|alu_1|Add1~35\ = CARRY((\core1|rd_val_2_r\(17) & (\core1|rs_val_2_r\(17) & !\core1|alu_1|Add1~33\)) # (!\core1|rd_val_2_r\(17) & ((\core1|rs_val_2_r\(17)) # (!\core1|alu_1|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(17),
	datab => \core1|rs_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|Add1~33\,
	combout => \core1|alu_1|Add1~34_combout\,
	cout => \core1|alu_1|Add1~35\);

-- Location: LCCOMB_X55_Y29_N4
\core1|alu_1|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~36_combout\ = ((\core1|rd_val_2_r\(18) $ (\core1|rs_val_2_r\(18) $ (\core1|alu_1|Add1~35\)))) # (GND)
-- \core1|alu_1|Add1~37\ = CARRY((\core1|rd_val_2_r\(18) & ((!\core1|alu_1|Add1~35\) # (!\core1|rs_val_2_r\(18)))) # (!\core1|rd_val_2_r\(18) & (!\core1|rs_val_2_r\(18) & !\core1|alu_1|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datab => \core1|rs_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|Add1~35\,
	combout => \core1|alu_1|Add1~36_combout\,
	cout => \core1|alu_1|Add1~37\);

-- Location: LCCOMB_X55_Y29_N6
\core1|alu_1|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~38_combout\ = (\core1|rd_val_2_r\(19) & ((\core1|rs_val_2_r\(19) & (!\core1|alu_1|Add1~37\)) # (!\core1|rs_val_2_r\(19) & (\core1|alu_1|Add1~37\ & VCC)))) # (!\core1|rd_val_2_r\(19) & ((\core1|rs_val_2_r\(19) & ((\core1|alu_1|Add1~37\) # 
-- (GND))) # (!\core1|rs_val_2_r\(19) & (!\core1|alu_1|Add1~37\))))
-- \core1|alu_1|Add1~39\ = CARRY((\core1|rd_val_2_r\(19) & (\core1|rs_val_2_r\(19) & !\core1|alu_1|Add1~37\)) # (!\core1|rd_val_2_r\(19) & ((\core1|rs_val_2_r\(19)) # (!\core1|alu_1|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|rs_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|Add1~37\,
	combout => \core1|alu_1|Add1~38_combout\,
	cout => \core1|alu_1|Add1~39\);

-- Location: LCCOMB_X55_Y29_N8
\core1|alu_1|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~40_combout\ = ((\core1|rs_val_2_r\(20) $ (\core1|rd_val_2_r\(20) $ (\core1|alu_1|Add1~39\)))) # (GND)
-- \core1|alu_1|Add1~41\ = CARRY((\core1|rs_val_2_r\(20) & (\core1|rd_val_2_r\(20) & !\core1|alu_1|Add1~39\)) # (!\core1|rs_val_2_r\(20) & ((\core1|rd_val_2_r\(20)) # (!\core1|alu_1|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rd_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|Add1~39\,
	combout => \core1|alu_1|Add1~40_combout\,
	cout => \core1|alu_1|Add1~41\);

-- Location: LCCOMB_X55_Y29_N10
\core1|alu_1|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~42_combout\ = (\core1|rs_val_2_r\(21) & ((\core1|rd_val_2_r\(21) & (!\core1|alu_1|Add1~41\)) # (!\core1|rd_val_2_r\(21) & ((\core1|alu_1|Add1~41\) # (GND))))) # (!\core1|rs_val_2_r\(21) & ((\core1|rd_val_2_r\(21) & (\core1|alu_1|Add1~41\ 
-- & VCC)) # (!\core1|rd_val_2_r\(21) & (!\core1|alu_1|Add1~41\))))
-- \core1|alu_1|Add1~43\ = CARRY((\core1|rs_val_2_r\(21) & ((!\core1|alu_1|Add1~41\) # (!\core1|rd_val_2_r\(21)))) # (!\core1|rs_val_2_r\(21) & (!\core1|rd_val_2_r\(21) & !\core1|alu_1|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|rd_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|Add1~41\,
	combout => \core1|alu_1|Add1~42_combout\,
	cout => \core1|alu_1|Add1~43\);

-- Location: LCCOMB_X55_Y29_N12
\core1|alu_1|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~44_combout\ = ((\core1|rs_val_2_r\(22) $ (\core1|rd_val_2_r\(22) $ (\core1|alu_1|Add1~43\)))) # (GND)
-- \core1|alu_1|Add1~45\ = CARRY((\core1|rs_val_2_r\(22) & (\core1|rd_val_2_r\(22) & !\core1|alu_1|Add1~43\)) # (!\core1|rs_val_2_r\(22) & ((\core1|rd_val_2_r\(22)) # (!\core1|alu_1|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datab => \core1|rd_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|Add1~43\,
	combout => \core1|alu_1|Add1~44_combout\,
	cout => \core1|alu_1|Add1~45\);

-- Location: LCCOMB_X55_Y29_N14
\core1|alu_1|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~46_combout\ = (\core1|rd_val_2_r\(23) & ((\core1|rs_val_2_r\(23) & (!\core1|alu_1|Add1~45\)) # (!\core1|rs_val_2_r\(23) & (\core1|alu_1|Add1~45\ & VCC)))) # (!\core1|rd_val_2_r\(23) & ((\core1|rs_val_2_r\(23) & ((\core1|alu_1|Add1~45\) # 
-- (GND))) # (!\core1|rs_val_2_r\(23) & (!\core1|alu_1|Add1~45\))))
-- \core1|alu_1|Add1~47\ = CARRY((\core1|rd_val_2_r\(23) & (\core1|rs_val_2_r\(23) & !\core1|alu_1|Add1~45\)) # (!\core1|rd_val_2_r\(23) & ((\core1|rs_val_2_r\(23)) # (!\core1|alu_1|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(23),
	datab => \core1|rs_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|Add1~45\,
	combout => \core1|alu_1|Add1~46_combout\,
	cout => \core1|alu_1|Add1~47\);

-- Location: LCCOMB_X55_Y29_N16
\core1|alu_1|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~48_combout\ = ((\core1|rs_val_2_r\(24) $ (\core1|rd_val_2_r\(24) $ (\core1|alu_1|Add1~47\)))) # (GND)
-- \core1|alu_1|Add1~49\ = CARRY((\core1|rs_val_2_r\(24) & (\core1|rd_val_2_r\(24) & !\core1|alu_1|Add1~47\)) # (!\core1|rs_val_2_r\(24) & ((\core1|rd_val_2_r\(24)) # (!\core1|alu_1|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rd_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|Add1~47\,
	combout => \core1|alu_1|Add1~48_combout\,
	cout => \core1|alu_1|Add1~49\);

-- Location: LCCOMB_X55_Y29_N18
\core1|alu_1|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~50_combout\ = (\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25) & (!\core1|alu_1|Add1~49\)) # (!\core1|rs_val_2_r\(25) & (\core1|alu_1|Add1~49\ & VCC)))) # (!\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25) & ((\core1|alu_1|Add1~49\) # 
-- (GND))) # (!\core1|rs_val_2_r\(25) & (!\core1|alu_1|Add1~49\))))
-- \core1|alu_1|Add1~51\ = CARRY((\core1|rd_val_2_r\(25) & (\core1|rs_val_2_r\(25) & !\core1|alu_1|Add1~49\)) # (!\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25)) # (!\core1|alu_1|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(25),
	datab => \core1|rs_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|Add1~49\,
	combout => \core1|alu_1|Add1~50_combout\,
	cout => \core1|alu_1|Add1~51\);

-- Location: LCCOMB_X55_Y29_N20
\core1|alu_1|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~52_combout\ = ((\core1|rd_val_2_r\(26) $ (\core1|rs_val_2_r\(26) $ (\core1|alu_1|Add1~51\)))) # (GND)
-- \core1|alu_1|Add1~53\ = CARRY((\core1|rd_val_2_r\(26) & ((!\core1|alu_1|Add1~51\) # (!\core1|rs_val_2_r\(26)))) # (!\core1|rd_val_2_r\(26) & (!\core1|rs_val_2_r\(26) & !\core1|alu_1|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datab => \core1|rs_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|Add1~51\,
	combout => \core1|alu_1|Add1~52_combout\,
	cout => \core1|alu_1|Add1~53\);

-- Location: LCCOMB_X55_Y29_N22
\core1|alu_1|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~54_combout\ = (\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27) & (!\core1|alu_1|Add1~53\)) # (!\core1|rs_val_2_r\(27) & (\core1|alu_1|Add1~53\ & VCC)))) # (!\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27) & ((\core1|alu_1|Add1~53\) # 
-- (GND))) # (!\core1|rs_val_2_r\(27) & (!\core1|alu_1|Add1~53\))))
-- \core1|alu_1|Add1~55\ = CARRY((\core1|rd_val_2_r\(27) & (\core1|rs_val_2_r\(27) & !\core1|alu_1|Add1~53\)) # (!\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27)) # (!\core1|alu_1|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rs_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|Add1~53\,
	combout => \core1|alu_1|Add1~54_combout\,
	cout => \core1|alu_1|Add1~55\);

-- Location: LCCOMB_X55_Y29_N24
\core1|alu_1|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~56_combout\ = ((\core1|rd_val_2_r\(28) $ (\core1|rs_val_2_r\(28) $ (\core1|alu_1|Add1~55\)))) # (GND)
-- \core1|alu_1|Add1~57\ = CARRY((\core1|rd_val_2_r\(28) & ((!\core1|alu_1|Add1~55\) # (!\core1|rs_val_2_r\(28)))) # (!\core1|rd_val_2_r\(28) & (!\core1|rs_val_2_r\(28) & !\core1|alu_1|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|rs_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|Add1~55\,
	combout => \core1|alu_1|Add1~56_combout\,
	cout => \core1|alu_1|Add1~57\);

-- Location: LCCOMB_X55_Y29_N26
\core1|alu_1|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~58_combout\ = (\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add1~57\)) # (!\core1|rd_val_2_r\(29) & ((\core1|alu_1|Add1~57\) # (GND))))) # (!\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (\core1|alu_1|Add1~57\ 
-- & VCC)) # (!\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add1~57\))))
-- \core1|alu_1|Add1~59\ = CARRY((\core1|rs_val_2_r\(29) & ((!\core1|alu_1|Add1~57\) # (!\core1|rd_val_2_r\(29)))) # (!\core1|rs_val_2_r\(29) & (!\core1|rd_val_2_r\(29) & !\core1|alu_1|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datab => \core1|rd_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|Add1~57\,
	combout => \core1|alu_1|Add1~58_combout\,
	cout => \core1|alu_1|Add1~59\);

-- Location: LCCOMB_X54_Y30_N0
\core1|alu_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~0_combout\ = (\core1|rd_val_2_r\(0) & (\core1|rs_val_2_r\(0) $ (VCC))) # (!\core1|rd_val_2_r\(0) & (\core1|rs_val_2_r\(0) & VCC))
-- \core1|alu_1|Add0~1\ = CARRY((\core1|rd_val_2_r\(0) & \core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datad => VCC,
	combout => \core1|alu_1|Add0~0_combout\,
	cout => \core1|alu_1|Add0~1\);

-- Location: LCCOMB_X54_Y30_N2
\core1|alu_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~2_combout\ = (\core1|rd_val_2_r\(1) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|Add0~1\ & VCC)) # (!\core1|rs_val_2_r\(1) & (!\core1|alu_1|Add0~1\)))) # (!\core1|rd_val_2_r\(1) & ((\core1|rs_val_2_r\(1) & (!\core1|alu_1|Add0~1\)) # 
-- (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|Add0~1\) # (GND)))))
-- \core1|alu_1|Add0~3\ = CARRY((\core1|rd_val_2_r\(1) & (!\core1|rs_val_2_r\(1) & !\core1|alu_1|Add0~1\)) # (!\core1|rd_val_2_r\(1) & ((!\core1|alu_1|Add0~1\) # (!\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|rs_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|Add0~1\,
	combout => \core1|alu_1|Add0~2_combout\,
	cout => \core1|alu_1|Add0~3\);

-- Location: LCCOMB_X54_Y30_N4
\core1|alu_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~4_combout\ = ((\core1|rs_val_2_r\(2) $ (\core1|rd_val_2_r\(2) $ (!\core1|alu_1|Add0~3\)))) # (GND)
-- \core1|alu_1|Add0~5\ = CARRY((\core1|rs_val_2_r\(2) & ((\core1|rd_val_2_r\(2)) # (!\core1|alu_1|Add0~3\))) # (!\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(2) & !\core1|alu_1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|Add0~3\,
	combout => \core1|alu_1|Add0~4_combout\,
	cout => \core1|alu_1|Add0~5\);

-- Location: LCCOMB_X54_Y30_N6
\core1|alu_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~6_combout\ = (\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|Add0~5\ & VCC)) # (!\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add0~5\)))) # (!\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add0~5\)) # 
-- (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|Add0~5\) # (GND)))))
-- \core1|alu_1|Add0~7\ = CARRY((\core1|rd_val_2_r\(3) & (!\core1|rs_val_2_r\(3) & !\core1|alu_1|Add0~5\)) # (!\core1|rd_val_2_r\(3) & ((!\core1|alu_1|Add0~5\) # (!\core1|rs_val_2_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(3),
	datab => \core1|rs_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|Add0~5\,
	combout => \core1|alu_1|Add0~6_combout\,
	cout => \core1|alu_1|Add0~7\);

-- Location: LCCOMB_X54_Y30_N8
\core1|alu_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~8_combout\ = ((\core1|rd_val_2_r\(4) $ (\core1|rs_val_2_r\(4) $ (!\core1|alu_1|Add0~7\)))) # (GND)
-- \core1|alu_1|Add0~9\ = CARRY((\core1|rd_val_2_r\(4) & ((\core1|rs_val_2_r\(4)) # (!\core1|alu_1|Add0~7\))) # (!\core1|rd_val_2_r\(4) & (\core1|rs_val_2_r\(4) & !\core1|alu_1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rs_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|Add0~7\,
	combout => \core1|alu_1|Add0~8_combout\,
	cout => \core1|alu_1|Add0~9\);

-- Location: LCCOMB_X54_Y30_N10
\core1|alu_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~10_combout\ = (\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5) & (\core1|alu_1|Add0~9\ & VCC)) # (!\core1|rd_val_2_r\(5) & (!\core1|alu_1|Add0~9\)))) # (!\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5) & (!\core1|alu_1|Add0~9\)) # 
-- (!\core1|rd_val_2_r\(5) & ((\core1|alu_1|Add0~9\) # (GND)))))
-- \core1|alu_1|Add0~11\ = CARRY((\core1|rs_val_2_r\(5) & (!\core1|rd_val_2_r\(5) & !\core1|alu_1|Add0~9\)) # (!\core1|rs_val_2_r\(5) & ((!\core1|alu_1|Add0~9\) # (!\core1|rd_val_2_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|rd_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|Add0~9\,
	combout => \core1|alu_1|Add0~10_combout\,
	cout => \core1|alu_1|Add0~11\);

-- Location: LCCOMB_X54_Y30_N12
\core1|alu_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~12_combout\ = ((\core1|rs_val_2_r\(6) $ (\core1|rd_val_2_r\(6) $ (!\core1|alu_1|Add0~11\)))) # (GND)
-- \core1|alu_1|Add0~13\ = CARRY((\core1|rs_val_2_r\(6) & ((\core1|rd_val_2_r\(6)) # (!\core1|alu_1|Add0~11\))) # (!\core1|rs_val_2_r\(6) & (\core1|rd_val_2_r\(6) & !\core1|alu_1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|rd_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|Add0~11\,
	combout => \core1|alu_1|Add0~12_combout\,
	cout => \core1|alu_1|Add0~13\);

-- Location: LCCOMB_X54_Y30_N14
\core1|alu_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~14_combout\ = (\core1|rd_val_2_r\(7) & ((\core1|rs_val_2_r\(7) & (\core1|alu_1|Add0~13\ & VCC)) # (!\core1|rs_val_2_r\(7) & (!\core1|alu_1|Add0~13\)))) # (!\core1|rd_val_2_r\(7) & ((\core1|rs_val_2_r\(7) & (!\core1|alu_1|Add0~13\)) # 
-- (!\core1|rs_val_2_r\(7) & ((\core1|alu_1|Add0~13\) # (GND)))))
-- \core1|alu_1|Add0~15\ = CARRY((\core1|rd_val_2_r\(7) & (!\core1|rs_val_2_r\(7) & !\core1|alu_1|Add0~13\)) # (!\core1|rd_val_2_r\(7) & ((!\core1|alu_1|Add0~13\) # (!\core1|rs_val_2_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|Add0~13\,
	combout => \core1|alu_1|Add0~14_combout\,
	cout => \core1|alu_1|Add0~15\);

-- Location: LCCOMB_X54_Y30_N16
\core1|alu_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~16_combout\ = ((\core1|rd_val_2_r\(8) $ (\core1|rs_val_2_r\(8) $ (!\core1|alu_1|Add0~15\)))) # (GND)
-- \core1|alu_1|Add0~17\ = CARRY((\core1|rd_val_2_r\(8) & ((\core1|rs_val_2_r\(8)) # (!\core1|alu_1|Add0~15\))) # (!\core1|rd_val_2_r\(8) & (\core1|rs_val_2_r\(8) & !\core1|alu_1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(8),
	datab => \core1|rs_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|Add0~15\,
	combout => \core1|alu_1|Add0~16_combout\,
	cout => \core1|alu_1|Add0~17\);

-- Location: LCCOMB_X54_Y30_N18
\core1|alu_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~18_combout\ = (\core1|rs_val_2_r\(9) & ((\core1|rd_val_2_r\(9) & (\core1|alu_1|Add0~17\ & VCC)) # (!\core1|rd_val_2_r\(9) & (!\core1|alu_1|Add0~17\)))) # (!\core1|rs_val_2_r\(9) & ((\core1|rd_val_2_r\(9) & (!\core1|alu_1|Add0~17\)) # 
-- (!\core1|rd_val_2_r\(9) & ((\core1|alu_1|Add0~17\) # (GND)))))
-- \core1|alu_1|Add0~19\ = CARRY((\core1|rs_val_2_r\(9) & (!\core1|rd_val_2_r\(9) & !\core1|alu_1|Add0~17\)) # (!\core1|rs_val_2_r\(9) & ((!\core1|alu_1|Add0~17\) # (!\core1|rd_val_2_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datab => \core1|rd_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|Add0~17\,
	combout => \core1|alu_1|Add0~18_combout\,
	cout => \core1|alu_1|Add0~19\);

-- Location: LCCOMB_X54_Y30_N20
\core1|alu_1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~20_combout\ = ((\core1|rs_val_2_r\(10) $ (\core1|rd_val_2_r\(10) $ (!\core1|alu_1|Add0~19\)))) # (GND)
-- \core1|alu_1|Add0~21\ = CARRY((\core1|rs_val_2_r\(10) & ((\core1|rd_val_2_r\(10)) # (!\core1|alu_1|Add0~19\))) # (!\core1|rs_val_2_r\(10) & (\core1|rd_val_2_r\(10) & !\core1|alu_1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rd_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|Add0~19\,
	combout => \core1|alu_1|Add0~20_combout\,
	cout => \core1|alu_1|Add0~21\);

-- Location: LCCOMB_X54_Y30_N22
\core1|alu_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~22_combout\ = (\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11) & (\core1|alu_1|Add0~21\ & VCC)) # (!\core1|rs_val_2_r\(11) & (!\core1|alu_1|Add0~21\)))) # (!\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11) & (!\core1|alu_1|Add0~21\)) 
-- # (!\core1|rs_val_2_r\(11) & ((\core1|alu_1|Add0~21\) # (GND)))))
-- \core1|alu_1|Add0~23\ = CARRY((\core1|rd_val_2_r\(11) & (!\core1|rs_val_2_r\(11) & !\core1|alu_1|Add0~21\)) # (!\core1|rd_val_2_r\(11) & ((!\core1|alu_1|Add0~21\) # (!\core1|rs_val_2_r\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datab => \core1|rs_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|Add0~21\,
	combout => \core1|alu_1|Add0~22_combout\,
	cout => \core1|alu_1|Add0~23\);

-- Location: LCCOMB_X54_Y30_N24
\core1|alu_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~24_combout\ = ((\core1|rd_val_2_r\(12) $ (\core1|rs_val_2_r\(12) $ (!\core1|alu_1|Add0~23\)))) # (GND)
-- \core1|alu_1|Add0~25\ = CARRY((\core1|rd_val_2_r\(12) & ((\core1|rs_val_2_r\(12)) # (!\core1|alu_1|Add0~23\))) # (!\core1|rd_val_2_r\(12) & (\core1|rs_val_2_r\(12) & !\core1|alu_1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datab => \core1|rs_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|Add0~23\,
	combout => \core1|alu_1|Add0~24_combout\,
	cout => \core1|alu_1|Add0~25\);

-- Location: LCCOMB_X54_Y30_N26
\core1|alu_1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~26_combout\ = (\core1|rs_val_2_r\(13) & ((\core1|rd_val_2_r\(13) & (\core1|alu_1|Add0~25\ & VCC)) # (!\core1|rd_val_2_r\(13) & (!\core1|alu_1|Add0~25\)))) # (!\core1|rs_val_2_r\(13) & ((\core1|rd_val_2_r\(13) & (!\core1|alu_1|Add0~25\)) 
-- # (!\core1|rd_val_2_r\(13) & ((\core1|alu_1|Add0~25\) # (GND)))))
-- \core1|alu_1|Add0~27\ = CARRY((\core1|rs_val_2_r\(13) & (!\core1|rd_val_2_r\(13) & !\core1|alu_1|Add0~25\)) # (!\core1|rs_val_2_r\(13) & ((!\core1|alu_1|Add0~25\) # (!\core1|rd_val_2_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datab => \core1|rd_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|Add0~25\,
	combout => \core1|alu_1|Add0~26_combout\,
	cout => \core1|alu_1|Add0~27\);

-- Location: LCCOMB_X54_Y30_N28
\core1|alu_1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~28_combout\ = ((\core1|rs_val_2_r\(14) $ (\core1|rd_val_2_r\(14) $ (!\core1|alu_1|Add0~27\)))) # (GND)
-- \core1|alu_1|Add0~29\ = CARRY((\core1|rs_val_2_r\(14) & ((\core1|rd_val_2_r\(14)) # (!\core1|alu_1|Add0~27\))) # (!\core1|rs_val_2_r\(14) & (\core1|rd_val_2_r\(14) & !\core1|alu_1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datab => \core1|rd_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|Add0~27\,
	combout => \core1|alu_1|Add0~28_combout\,
	cout => \core1|alu_1|Add0~29\);

-- Location: LCCOMB_X54_Y30_N30
\core1|alu_1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~30_combout\ = (\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15) & (\core1|alu_1|Add0~29\ & VCC)) # (!\core1|rs_val_2_r\(15) & (!\core1|alu_1|Add0~29\)))) # (!\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15) & (!\core1|alu_1|Add0~29\)) 
-- # (!\core1|rs_val_2_r\(15) & ((\core1|alu_1|Add0~29\) # (GND)))))
-- \core1|alu_1|Add0~31\ = CARRY((\core1|rd_val_2_r\(15) & (!\core1|rs_val_2_r\(15) & !\core1|alu_1|Add0~29\)) # (!\core1|rd_val_2_r\(15) & ((!\core1|alu_1|Add0~29\) # (!\core1|rs_val_2_r\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datab => \core1|rs_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|Add0~29\,
	combout => \core1|alu_1|Add0~30_combout\,
	cout => \core1|alu_1|Add0~31\);

-- Location: LCCOMB_X54_Y29_N0
\core1|alu_1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~32_combout\ = ((\core1|rd_val_2_r\(16) $ (\core1|rs_val_2_r\(16) $ (!\core1|alu_1|Add0~31\)))) # (GND)
-- \core1|alu_1|Add0~33\ = CARRY((\core1|rd_val_2_r\(16) & ((\core1|rs_val_2_r\(16)) # (!\core1|alu_1|Add0~31\))) # (!\core1|rd_val_2_r\(16) & (\core1|rs_val_2_r\(16) & !\core1|alu_1|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|Add0~31\,
	combout => \core1|alu_1|Add0~32_combout\,
	cout => \core1|alu_1|Add0~33\);

-- Location: LCCOMB_X54_Y29_N2
\core1|alu_1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~34_combout\ = (\core1|rd_val_2_r\(17) & ((\core1|rs_val_2_r\(17) & (\core1|alu_1|Add0~33\ & VCC)) # (!\core1|rs_val_2_r\(17) & (!\core1|alu_1|Add0~33\)))) # (!\core1|rd_val_2_r\(17) & ((\core1|rs_val_2_r\(17) & (!\core1|alu_1|Add0~33\)) 
-- # (!\core1|rs_val_2_r\(17) & ((\core1|alu_1|Add0~33\) # (GND)))))
-- \core1|alu_1|Add0~35\ = CARRY((\core1|rd_val_2_r\(17) & (!\core1|rs_val_2_r\(17) & !\core1|alu_1|Add0~33\)) # (!\core1|rd_val_2_r\(17) & ((!\core1|alu_1|Add0~33\) # (!\core1|rs_val_2_r\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(17),
	datab => \core1|rs_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|Add0~33\,
	combout => \core1|alu_1|Add0~34_combout\,
	cout => \core1|alu_1|Add0~35\);

-- Location: LCCOMB_X54_Y29_N4
\core1|alu_1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~36_combout\ = ((\core1|rd_val_2_r\(18) $ (\core1|rs_val_2_r\(18) $ (!\core1|alu_1|Add0~35\)))) # (GND)
-- \core1|alu_1|Add0~37\ = CARRY((\core1|rd_val_2_r\(18) & ((\core1|rs_val_2_r\(18)) # (!\core1|alu_1|Add0~35\))) # (!\core1|rd_val_2_r\(18) & (\core1|rs_val_2_r\(18) & !\core1|alu_1|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datab => \core1|rs_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|Add0~35\,
	combout => \core1|alu_1|Add0~36_combout\,
	cout => \core1|alu_1|Add0~37\);

-- Location: LCCOMB_X54_Y29_N6
\core1|alu_1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~38_combout\ = (\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19) & (\core1|alu_1|Add0~37\ & VCC)) # (!\core1|rd_val_2_r\(19) & (!\core1|alu_1|Add0~37\)))) # (!\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19) & (!\core1|alu_1|Add0~37\)) 
-- # (!\core1|rd_val_2_r\(19) & ((\core1|alu_1|Add0~37\) # (GND)))))
-- \core1|alu_1|Add0~39\ = CARRY((\core1|rs_val_2_r\(19) & (!\core1|rd_val_2_r\(19) & !\core1|alu_1|Add0~37\)) # (!\core1|rs_val_2_r\(19) & ((!\core1|alu_1|Add0~37\) # (!\core1|rd_val_2_r\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rd_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|Add0~37\,
	combout => \core1|alu_1|Add0~38_combout\,
	cout => \core1|alu_1|Add0~39\);

-- Location: LCCOMB_X54_Y29_N8
\core1|alu_1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~40_combout\ = ((\core1|rs_val_2_r\(20) $ (\core1|rd_val_2_r\(20) $ (!\core1|alu_1|Add0~39\)))) # (GND)
-- \core1|alu_1|Add0~41\ = CARRY((\core1|rs_val_2_r\(20) & ((\core1|rd_val_2_r\(20)) # (!\core1|alu_1|Add0~39\))) # (!\core1|rs_val_2_r\(20) & (\core1|rd_val_2_r\(20) & !\core1|alu_1|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rd_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|Add0~39\,
	combout => \core1|alu_1|Add0~40_combout\,
	cout => \core1|alu_1|Add0~41\);

-- Location: LCCOMB_X54_Y29_N10
\core1|alu_1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~42_combout\ = (\core1|rd_val_2_r\(21) & ((\core1|rs_val_2_r\(21) & (\core1|alu_1|Add0~41\ & VCC)) # (!\core1|rs_val_2_r\(21) & (!\core1|alu_1|Add0~41\)))) # (!\core1|rd_val_2_r\(21) & ((\core1|rs_val_2_r\(21) & (!\core1|alu_1|Add0~41\)) 
-- # (!\core1|rs_val_2_r\(21) & ((\core1|alu_1|Add0~41\) # (GND)))))
-- \core1|alu_1|Add0~43\ = CARRY((\core1|rd_val_2_r\(21) & (!\core1|rs_val_2_r\(21) & !\core1|alu_1|Add0~41\)) # (!\core1|rd_val_2_r\(21) & ((!\core1|alu_1|Add0~41\) # (!\core1|rs_val_2_r\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rs_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|Add0~41\,
	combout => \core1|alu_1|Add0~42_combout\,
	cout => \core1|alu_1|Add0~43\);

-- Location: LCCOMB_X54_Y29_N12
\core1|alu_1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~44_combout\ = ((\core1|rs_val_2_r\(22) $ (\core1|rd_val_2_r\(22) $ (!\core1|alu_1|Add0~43\)))) # (GND)
-- \core1|alu_1|Add0~45\ = CARRY((\core1|rs_val_2_r\(22) & ((\core1|rd_val_2_r\(22)) # (!\core1|alu_1|Add0~43\))) # (!\core1|rs_val_2_r\(22) & (\core1|rd_val_2_r\(22) & !\core1|alu_1|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datab => \core1|rd_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|Add0~43\,
	combout => \core1|alu_1|Add0~44_combout\,
	cout => \core1|alu_1|Add0~45\);

-- Location: LCCOMB_X54_Y29_N14
\core1|alu_1|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~46_combout\ = (\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23) & (\core1|alu_1|Add0~45\ & VCC)) # (!\core1|rd_val_2_r\(23) & (!\core1|alu_1|Add0~45\)))) # (!\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23) & (!\core1|alu_1|Add0~45\)) 
-- # (!\core1|rd_val_2_r\(23) & ((\core1|alu_1|Add0~45\) # (GND)))))
-- \core1|alu_1|Add0~47\ = CARRY((\core1|rs_val_2_r\(23) & (!\core1|rd_val_2_r\(23) & !\core1|alu_1|Add0~45\)) # (!\core1|rs_val_2_r\(23) & ((!\core1|alu_1|Add0~45\) # (!\core1|rd_val_2_r\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|Add0~45\,
	combout => \core1|alu_1|Add0~46_combout\,
	cout => \core1|alu_1|Add0~47\);

-- Location: LCCOMB_X54_Y29_N16
\core1|alu_1|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~48_combout\ = ((\core1|rs_val_2_r\(24) $ (\core1|rd_val_2_r\(24) $ (!\core1|alu_1|Add0~47\)))) # (GND)
-- \core1|alu_1|Add0~49\ = CARRY((\core1|rs_val_2_r\(24) & ((\core1|rd_val_2_r\(24)) # (!\core1|alu_1|Add0~47\))) # (!\core1|rs_val_2_r\(24) & (\core1|rd_val_2_r\(24) & !\core1|alu_1|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rd_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|Add0~47\,
	combout => \core1|alu_1|Add0~48_combout\,
	cout => \core1|alu_1|Add0~49\);

-- Location: LCCOMB_X54_Y29_N18
\core1|alu_1|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~50_combout\ = (\core1|rs_val_2_r\(25) & ((\core1|rd_val_2_r\(25) & (\core1|alu_1|Add0~49\ & VCC)) # (!\core1|rd_val_2_r\(25) & (!\core1|alu_1|Add0~49\)))) # (!\core1|rs_val_2_r\(25) & ((\core1|rd_val_2_r\(25) & (!\core1|alu_1|Add0~49\)) 
-- # (!\core1|rd_val_2_r\(25) & ((\core1|alu_1|Add0~49\) # (GND)))))
-- \core1|alu_1|Add0~51\ = CARRY((\core1|rs_val_2_r\(25) & (!\core1|rd_val_2_r\(25) & !\core1|alu_1|Add0~49\)) # (!\core1|rs_val_2_r\(25) & ((!\core1|alu_1|Add0~49\) # (!\core1|rd_val_2_r\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|rd_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|Add0~49\,
	combout => \core1|alu_1|Add0~50_combout\,
	cout => \core1|alu_1|Add0~51\);

-- Location: LCCOMB_X54_Y29_N20
\core1|alu_1|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~52_combout\ = ((\core1|rd_val_2_r\(26) $ (\core1|rs_val_2_r\(26) $ (!\core1|alu_1|Add0~51\)))) # (GND)
-- \core1|alu_1|Add0~53\ = CARRY((\core1|rd_val_2_r\(26) & ((\core1|rs_val_2_r\(26)) # (!\core1|alu_1|Add0~51\))) # (!\core1|rd_val_2_r\(26) & (\core1|rs_val_2_r\(26) & !\core1|alu_1|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datab => \core1|rs_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|Add0~51\,
	combout => \core1|alu_1|Add0~52_combout\,
	cout => \core1|alu_1|Add0~53\);

-- Location: LCCOMB_X54_Y29_N22
\core1|alu_1|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~54_combout\ = (\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27) & (\core1|alu_1|Add0~53\ & VCC)) # (!\core1|rs_val_2_r\(27) & (!\core1|alu_1|Add0~53\)))) # (!\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27) & (!\core1|alu_1|Add0~53\)) 
-- # (!\core1|rs_val_2_r\(27) & ((\core1|alu_1|Add0~53\) # (GND)))))
-- \core1|alu_1|Add0~55\ = CARRY((\core1|rd_val_2_r\(27) & (!\core1|rs_val_2_r\(27) & !\core1|alu_1|Add0~53\)) # (!\core1|rd_val_2_r\(27) & ((!\core1|alu_1|Add0~53\) # (!\core1|rs_val_2_r\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rs_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|Add0~53\,
	combout => \core1|alu_1|Add0~54_combout\,
	cout => \core1|alu_1|Add0~55\);

-- Location: LCCOMB_X54_Y29_N24
\core1|alu_1|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~56_combout\ = ((\core1|rs_val_2_r\(28) $ (\core1|rd_val_2_r\(28) $ (!\core1|alu_1|Add0~55\)))) # (GND)
-- \core1|alu_1|Add0~57\ = CARRY((\core1|rs_val_2_r\(28) & ((\core1|rd_val_2_r\(28)) # (!\core1|alu_1|Add0~55\))) # (!\core1|rs_val_2_r\(28) & (\core1|rd_val_2_r\(28) & !\core1|alu_1|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rd_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|Add0~55\,
	combout => \core1|alu_1|Add0~56_combout\,
	cout => \core1|alu_1|Add0~57\);

-- Location: LCCOMB_X54_Y29_N26
\core1|alu_1|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~58_combout\ = (\core1|rd_val_2_r\(29) & ((\core1|rs_val_2_r\(29) & (\core1|alu_1|Add0~57\ & VCC)) # (!\core1|rs_val_2_r\(29) & (!\core1|alu_1|Add0~57\)))) # (!\core1|rd_val_2_r\(29) & ((\core1|rs_val_2_r\(29) & (!\core1|alu_1|Add0~57\)) 
-- # (!\core1|rs_val_2_r\(29) & ((\core1|alu_1|Add0~57\) # (GND)))))
-- \core1|alu_1|Add0~59\ = CARRY((\core1|rd_val_2_r\(29) & (!\core1|rs_val_2_r\(29) & !\core1|alu_1|Add0~57\)) # (!\core1|rd_val_2_r\(29) & ((!\core1|alu_1|Add0~57\) # (!\core1|rs_val_2_r\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|rs_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|Add0~57\,
	combout => \core1|alu_1|Add0~58_combout\,
	cout => \core1|alu_1|Add0~59\);

-- Location: LCCOMB_X56_Y31_N22
\core1|alu_mem_result[31]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~174_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(4)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_mem_result[31]~174_combout\);

-- Location: LCCOMB_X54_Y33_N14
\core1|alu_1|ShiftRight0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~67_combout\ = (\core1|rs_val_2_r\(3)) # ((\core1|rs_val_2_r\(1) & !\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~67_combout\);

-- Location: LCCOMB_X54_Y33_N12
\core1|alu_1|ShiftRight0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~71_combout\ = (\core1|rs_val_2_r\(3)) # (\core1|rs_val_2_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~71_combout\);

-- Location: LCCOMB_X55_Y28_N16
\core1|alu_1|ShiftLeft0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~72_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~114_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~120_combout\,
	datad => \core1|alu_1|ShiftLeft1~114_combout\,
	combout => \core1|alu_1|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X55_Y32_N22
\core1|alu_mem_result[29]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~189_combout\ = (\core1|alu_1|ShiftRight0~67_combout\ & (!\core1|alu_1|ShiftRight0~71_combout\)) # (!\core1|alu_1|ShiftRight0~67_combout\ & ((\core1|alu_1|ShiftRight0~71_combout\ & ((\core1|alu_1|ShiftLeft0~72_combout\))) # 
-- (!\core1|alu_1|ShiftRight0~71_combout\ & (\core1|alu_1|ShiftLeft1~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~67_combout\,
	datab => \core1|alu_1|ShiftRight0~71_combout\,
	datac => \core1|alu_1|ShiftLeft1~134_combout\,
	datad => \core1|alu_1|ShiftLeft0~72_combout\,
	combout => \core1|alu_mem_result[29]~189_combout\);

-- Location: LCCOMB_X55_Y32_N30
\core1|alu_1|ShiftLeft0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~63_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~98_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft1~106_combout\,
	datad => \core1|alu_1|ShiftLeft1~98_combout\,
	combout => \core1|alu_1|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X55_Y32_N24
\core1|alu_1|ShiftLeft0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~62_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~86_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft1~86_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft1~92_combout\,
	combout => \core1|alu_1|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X55_Y32_N0
\core1|alu_1|ShiftLeft0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~64_combout\ = (\core1|alu_1|ShiftLeft0~62_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~63_combout\,
	datad => \core1|alu_1|ShiftLeft0~62_combout\,
	combout => \core1|alu_1|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X55_Y32_N4
\core1|alu_mem_result[29]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~190_combout\ = (\core1|alu_1|ShiftRight0~67_combout\ & ((\core1|alu_mem_result[29]~189_combout\ & (\core1|alu_1|ShiftLeft1~127_combout\)) # (!\core1|alu_mem_result[29]~189_combout\ & ((\core1|alu_1|ShiftLeft0~64_combout\))))) # 
-- (!\core1|alu_1|ShiftRight0~67_combout\ & (((\core1|alu_mem_result[29]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~67_combout\,
	datab => \core1|alu_1|ShiftLeft1~127_combout\,
	datac => \core1|alu_mem_result[29]~189_combout\,
	datad => \core1|alu_1|ShiftLeft0~64_combout\,
	combout => \core1|alu_mem_result[29]~190_combout\);

-- Location: LCCOMB_X53_Y31_N8
\core1|alu_1|ShiftLeft0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~32_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~61_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft1~77_combout\,
	datad => \core1|alu_1|ShiftLeft1~61_combout\,
	combout => \core1|alu_1|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X54_Y31_N10
\core1|alu_1|ShiftLeft0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~40_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~70_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft1~82_combout\,
	datad => \core1|alu_1|ShiftLeft1~70_combout\,
	combout => \core1|alu_1|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X54_Y31_N0
\core1|alu_1|ShiftLeft0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~41_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~32_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~32_combout\,
	datab => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~40_combout\,
	combout => \core1|alu_1|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X53_Y30_N18
\core1|alu_1|ShiftRight0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~103_combout\ = (!\core1|rs_val_2_r\(2) & \core1|rs_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~103_combout\);

-- Location: LCCOMB_X55_Y31_N24
\core1|alu_1|ShiftLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~13_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~44_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftLeft1~55_combout\,
	combout => \core1|alu_1|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X55_Y31_N26
\core1|alu_1|ShiftLeft0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~39_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~13_combout\) # ((\core1|alu_1|ShiftRight0~103_combout\ & \core1|alu_1|ShiftLeft1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~103_combout\,
	datab => \core1|alu_1|ShiftLeft1~50_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~13_combout\,
	combout => \core1|alu_1|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X55_Y32_N28
\core1|alu_1|ShiftLeft0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~42_combout\ = (\core1|alu_1|ShiftLeft0~39_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~41_combout\,
	datad => \core1|alu_1|ShiftLeft0~39_combout\,
	combout => \core1|alu_1|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X55_Y32_N14
\core1|alu_mem_result[29]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~191_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|alu_mem_result[31]~174_combout\ & ((\core1|alu_1|ShiftLeft0~42_combout\))) # (!\core1|alu_mem_result[31]~174_combout\ & (\core1|alu_mem_result[29]~190_combout\)))) # 
-- (!\core1|instruction_2_r.opcode\(1) & (\core1|alu_mem_result[31]~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_mem_result[31]~174_combout\,
	datac => \core1|alu_mem_result[29]~190_combout\,
	datad => \core1|alu_1|ShiftLeft0~42_combout\,
	combout => \core1|alu_mem_result[29]~191_combout\);

-- Location: LCCOMB_X54_Y33_N0
\core1|alu_mem_result[29]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~192_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|alu_mem_result[29]~191_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_mem_result[29]~191_combout\ & (\core1|alu_1|Add1~58_combout\)) # 
-- (!\core1|alu_mem_result[29]~191_combout\ & ((\core1|alu_1|Add0~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Add1~58_combout\,
	datac => \core1|alu_1|Add0~58_combout\,
	datad => \core1|alu_mem_result[29]~191_combout\,
	combout => \core1|alu_mem_result[29]~192_combout\);

-- Location: LCCOMB_X54_Y33_N6
\core1|alu_mem_result[29]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~193_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|result_o~143_combout\)) # (!\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_mem_result[29]~192_combout\))))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|result_o~143_combout\,
	datad => \core1|alu_mem_result[29]~192_combout\,
	combout => \core1|alu_mem_result[29]~193_combout\);

-- Location: LCCOMB_X59_Y33_N20
\core1|alu_mem_result[29]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~194_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[29]~193_combout\ & (\core1|alu_1|result_o~142_combout\)) # (!\core1|alu_mem_result[29]~193_combout\ & ((\core1|alu_1|result_o~141_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[29]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~142_combout\,
	datab => \core1|alu_1|result_o~141_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[29]~193_combout\,
	combout => \core1|alu_mem_result[29]~194_combout\);

-- Location: LCCOMB_X59_Y33_N2
\core1|alu_mem_result[29]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~195_combout\ = (\core1|alu_mem_result[31]~181_combout\ & (!\core1|alu_mem_result[31]~182_combout\)) # (!\core1|alu_mem_result[31]~181_combout\ & ((\core1|alu_mem_result[31]~182_combout\ & (\core1|alu_mem_result[29]~188_combout\)) 
-- # (!\core1|alu_mem_result[31]~182_combout\ & ((\core1|alu_mem_result[29]~194_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[31]~181_combout\,
	datab => \core1|alu_mem_result[31]~182_combout\,
	datac => \core1|alu_mem_result[29]~188_combout\,
	datad => \core1|alu_mem_result[29]~194_combout\,
	combout => \core1|alu_mem_result[29]~195_combout\);

-- Location: LCCOMB_X59_Y33_N0
\core1|alu_mem_result[29]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~196_combout\ = (\core1|alu_mem_result[31]~184_combout\ & ((\core1|rs_val_2_r\(29) & (\core1|rd_val_2_r\(29) & \core1|alu_mem_result[29]~195_combout\)) # (!\core1|rs_val_2_r\(29) & (!\core1|rd_val_2_r\(29) & 
-- !\core1|alu_mem_result[29]~195_combout\)))) # (!\core1|alu_mem_result[31]~184_combout\ & (((\core1|alu_mem_result[29]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[31]~184_combout\,
	datab => \core1|rs_val_2_r\(29),
	datac => \core1|rd_val_2_r\(29),
	datad => \core1|alu_mem_result[29]~195_combout\,
	combout => \core1|alu_mem_result[29]~196_combout\);

-- Location: LCCOMB_X59_Y33_N10
\core1|alu_mem_result[29]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~197_combout\ = (\core1|alu_1|Selector23~12_combout\ & ((\core1|alu_mem_result[29]~196_combout\))) # (!\core1|alu_1|Selector23~12_combout\ & (\core1|rs_val_2_r\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~12_combout\,
	datab => \core1|rs_val_2_r\(29),
	datad => \core1|alu_mem_result[29]~196_combout\,
	combout => \core1|alu_mem_result[29]~197_combout\);

-- Location: LCCOMB_X59_Y33_N12
\core1|alu_mem_result[29]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~198_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[31]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[29]~197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \from_mem_flat_i[31]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[29]~197_combout\,
	combout => \core1|alu_mem_result[29]~198_combout\);

-- Location: LCCOMB_X59_Y33_N30
\core1|rd_val_2_r~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~99_combout\ = (\core1|rd_val_2_r~98_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|alu_mem_result[29]~198_combout\) # (!\core1|rd_val_2_r~97_combout\))) # (!\core1|rd_val_2_r[11]~8_combout\ & (\core1|rd_val_2_r~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rd_val_2_r~97_combout\,
	datac => \core1|rd_val_2_r~98_combout\,
	datad => \core1|alu_mem_result[29]~198_combout\,
	combout => \core1|rd_val_2_r~99_combout\);

-- Location: FF_X59_Y33_N31
\core1|rd_val_2_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~99_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(29));

-- Location: LCCOMB_X54_Y33_N8
\core1|alu_1|ShiftLeft1~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~137_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(29))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(29),
	datad => \core1|rd_val_2_r\(30),
	combout => \core1|alu_1|ShiftLeft1~137_combout\);

-- Location: LCCOMB_X56_Y33_N8
\core1|alu_1|ShiftLeft1~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~138_combout\ = (\core1|alu_1|ShiftLeft1~48_combout\ & ((\core1|alu_1|ShiftLeft1~130_combout\) # ((\core1|alu_1|ShiftLeft1~156_combout\)))) # (!\core1|alu_1|ShiftLeft1~48_combout\ & (!\core1|alu_1|ShiftLeft1~130_combout\ & 
-- ((\core1|alu_1|ShiftLeft1~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~48_combout\,
	datab => \core1|alu_1|ShiftLeft1~130_combout\,
	datac => \core1|alu_1|ShiftLeft1~156_combout\,
	datad => \core1|alu_1|ShiftLeft1~137_combout\,
	combout => \core1|alu_1|ShiftLeft1~138_combout\);

-- Location: LCCOMB_X50_Y32_N22
\core1|alu_1|ShiftLeft1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~102_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(19))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(19),
	datad => \core1|rd_val_2_r\(20),
	combout => \core1|alu_1|ShiftLeft1~102_combout\);

-- Location: LCCOMB_X50_Y32_N30
\core1|alu_1|ShiftLeft1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~110_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(21)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(21),
	combout => \core1|alu_1|ShiftLeft1~110_combout\);

-- Location: LCCOMB_X50_Y32_N24
\core1|alu_1|ShiftLeft1~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~152_combout\ = (\core1|alu_1|ShiftLeft1~102_combout\ & ((\core1|alu_1|ShiftLeft1~110_combout\) # (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(1))))) # (!\core1|alu_1|ShiftLeft1~102_combout\ & (\core1|alu_1|ShiftLeft1~110_combout\ & 
-- (\core1|rs_val_2_r\(0) $ (!\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~102_combout\,
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~110_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft1~152_combout\);

-- Location: LCCOMB_X53_Y30_N24
\core1|alu_1|ShiftLeft1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~88_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(15))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(15),
	datac => \core1|rd_val_2_r\(16),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~88_combout\);

-- Location: LCCOMB_X50_Y32_N28
\core1|alu_1|ShiftLeft1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~95_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(17))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(17),
	datac => \core1|rd_val_2_r\(18),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~95_combout\);

-- Location: LCCOMB_X51_Y33_N6
\core1|alu_1|ShiftLeft1~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~109_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~88_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~88_combout\,
	datab => \core1|alu_1|ShiftLeft1~95_combout\,
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|ShiftLeft1~109_combout\);

-- Location: LCCOMB_X51_Y33_N16
\core1|alu_1|ShiftLeft1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~111_combout\ = (\core1|alu_1|ShiftLeft1~109_combout\) # ((\core1|alu_1|ShiftLeft1~152_combout\ & !\core1|alu_1|Add2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~152_combout\,
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|ShiftLeft1~109_combout\,
	combout => \core1|alu_1|ShiftLeft1~111_combout\);

-- Location: LCCOMB_X56_Y33_N26
\core1|alu_1|ShiftLeft1~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~139_combout\ = (\core1|alu_1|ShiftLeft1~130_combout\ & ((\core1|alu_1|ShiftLeft1~138_combout\ & ((\core1|alu_1|ShiftLeft1~111_combout\))) # (!\core1|alu_1|ShiftLeft1~138_combout\ & (\core1|alu_1|ShiftLeft1~131_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~130_combout\ & (((\core1|alu_1|ShiftLeft1~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~130_combout\,
	datab => \core1|alu_1|ShiftLeft1~131_combout\,
	datac => \core1|alu_1|ShiftLeft1~138_combout\,
	datad => \core1|alu_1|ShiftLeft1~111_combout\,
	combout => \core1|alu_1|ShiftLeft1~139_combout\);

-- Location: LCCOMB_X53_Y30_N22
\core1|alu_1|ShiftLeft1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~47_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(1))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(1),
	datad => \core1|rd_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft1~47_combout\);

-- Location: LCCOMB_X53_Y30_N10
\core1|alu_1|ShiftLeft1~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~159_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~47_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(0)))))) # (!\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~47_combout\,
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~159_combout\);

-- Location: LCCOMB_X50_Y30_N12
\core1|alu_1|ShiftLeft1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~52_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(3)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(4),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft1~52_combout\);

-- Location: LCCOMB_X50_Y30_N2
\core1|alu_1|ShiftLeft1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~58_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(6),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftLeft1~58_combout\);

-- Location: LCCOMB_X52_Y33_N12
\core1|alu_1|ShiftLeft1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~59_combout\ = (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~52_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~0_combout\,
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~52_combout\,
	datad => \core1|alu_1|ShiftLeft1~58_combout\,
	combout => \core1|alu_1|ShiftLeft1~59_combout\);

-- Location: LCCOMB_X52_Y33_N22
\core1|alu_1|ShiftLeft1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~60_combout\ = (\core1|alu_1|ShiftLeft1~59_combout\) # ((\core1|alu_1|Add2~1_combout\ & \core1|alu_1|ShiftLeft1~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~159_combout\,
	datad => \core1|alu_1|ShiftLeft1~59_combout\,
	combout => \core1|alu_1|ShiftLeft1~60_combout\);

-- Location: LCCOMB_X50_Y30_N8
\core1|alu_1|ShiftLeft1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~80_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(11)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rd_val_2_r\(11),
	combout => \core1|alu_1|ShiftLeft1~80_combout\);

-- Location: LCCOMB_X50_Y30_N16
\core1|alu_1|ShiftLeft1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~65_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(7))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|alu_1|ShiftLeft1~65_combout\);

-- Location: LCCOMB_X52_Y33_N8
\core1|alu_1|ShiftLeft1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~81_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~65_combout\))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~80_combout\,
	datad => \core1|alu_1|ShiftLeft1~65_combout\,
	combout => \core1|alu_1|ShiftLeft1~81_combout\);

-- Location: LCCOMB_X50_Y30_N24
\core1|alu_1|ShiftLeft1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~75_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(9)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(10),
	datad => \core1|rd_val_2_r\(9),
	combout => \core1|alu_1|ShiftLeft1~75_combout\);

-- Location: LCCOMB_X53_Y30_N30
\core1|alu_1|ShiftLeft1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~84_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(13)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|rd_val_2_r\(13),
	combout => \core1|alu_1|ShiftLeft1~84_combout\);

-- Location: LCCOMB_X51_Y32_N0
\core1|alu_1|ShiftLeft1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~85_combout\ = (\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~75_combout\)) # (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~75_combout\,
	datad => \core1|alu_1|ShiftLeft1~84_combout\,
	combout => \core1|alu_1|ShiftLeft1~85_combout\);

-- Location: LCCOMB_X52_Y33_N2
\core1|alu_1|result_o~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~74_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~81_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~81_combout\,
	datad => \core1|alu_1|ShiftLeft1~85_combout\,
	combout => \core1|alu_1|result_o~74_combout\);

-- Location: LCCOMB_X52_Y33_N4
\core1|alu_1|result_o~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~75_combout\ = (\core1|alu_1|result_o~74_combout\) # ((\core1|alu_1|Add2~3_combout\ & \core1|alu_1|ShiftLeft1~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft1~60_combout\,
	datad => \core1|alu_1|result_o~74_combout\,
	combout => \core1|alu_1|result_o~75_combout\);

-- Location: LCCOMB_X57_Y33_N8
\core1|alu_1|result_o~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~146_combout\ = (\core1|alu_1|ShiftRight0~119_combout\) # ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|result_o~75_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft1~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~119_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~139_combout\,
	datad => \core1|alu_1|result_o~75_combout\,
	combout => \core1|alu_1|result_o~146_combout\);

-- Location: LCCOMB_X54_Y29_N28
\core1|alu_1|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~60_combout\ = ((\core1|rd_val_2_r\(30) $ (\core1|rs_val_2_r\(30) $ (!\core1|alu_1|Add0~59\)))) # (GND)
-- \core1|alu_1|Add0~61\ = CARRY((\core1|rd_val_2_r\(30) & ((\core1|rs_val_2_r\(30)) # (!\core1|alu_1|Add0~59\))) # (!\core1|rd_val_2_r\(30) & (\core1|rs_val_2_r\(30) & !\core1|alu_1|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rs_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|Add0~59\,
	combout => \core1|alu_1|Add0~60_combout\,
	cout => \core1|alu_1|Add0~61\);

-- Location: LCCOMB_X55_Y29_N28
\core1|alu_1|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~60_combout\ = ((\core1|rs_val_2_r\(30) $ (\core1|rd_val_2_r\(30) $ (\core1|alu_1|Add1~59\)))) # (GND)
-- \core1|alu_1|Add1~61\ = CARRY((\core1|rs_val_2_r\(30) & (\core1|rd_val_2_r\(30) & !\core1|alu_1|Add1~59\)) # (!\core1|rs_val_2_r\(30) & ((\core1|rd_val_2_r\(30)) # (!\core1|alu_1|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|rd_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|Add1~59\,
	combout => \core1|alu_1|Add1~60_combout\,
	cout => \core1|alu_1|Add1~61\);

-- Location: LCCOMB_X50_Y32_N8
\core1|alu_1|ShiftLeft0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~73_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~117_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~123_combout\,
	datad => \core1|alu_1|ShiftLeft1~117_combout\,
	combout => \core1|alu_1|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X54_Y33_N26
\core1|alu_mem_result[30]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~200_combout\ = (\core1|alu_1|ShiftRight0~71_combout\ & (!\core1|alu_1|ShiftRight0~67_combout\ & ((\core1|alu_1|ShiftLeft0~73_combout\)))) # (!\core1|alu_1|ShiftRight0~71_combout\ & ((\core1|alu_1|ShiftRight0~67_combout\) # 
-- ((\core1|alu_1|ShiftLeft1~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~71_combout\,
	datab => \core1|alu_1|ShiftRight0~67_combout\,
	datac => \core1|alu_1|ShiftLeft1~137_combout\,
	datad => \core1|alu_1|ShiftLeft0~73_combout\,
	combout => \core1|alu_mem_result[30]~200_combout\);

-- Location: LCCOMB_X50_Y32_N4
\core1|alu_1|ShiftLeft0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~65_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~88_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft1~95_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft1~88_combout\,
	combout => \core1|alu_1|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X50_Y32_N18
\core1|alu_1|ShiftLeft0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~66_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~102_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~110_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~102_combout\,
	combout => \core1|alu_1|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X50_Y32_N0
\core1|alu_1|ShiftLeft0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~67_combout\ = (\core1|alu_1|ShiftLeft0~65_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~65_combout\,
	datad => \core1|alu_1|ShiftLeft0~66_combout\,
	combout => \core1|alu_1|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X54_Y33_N24
\core1|alu_mem_result[30]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~201_combout\ = (\core1|alu_1|ShiftRight0~67_combout\ & ((\core1|alu_mem_result[30]~200_combout\ & (\core1|alu_1|ShiftLeft1~131_combout\)) # (!\core1|alu_mem_result[30]~200_combout\ & ((\core1|alu_1|ShiftLeft0~67_combout\))))) # 
-- (!\core1|alu_1|ShiftRight0~67_combout\ & (((\core1|alu_mem_result[30]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~131_combout\,
	datab => \core1|alu_1|ShiftRight0~67_combout\,
	datac => \core1|alu_mem_result[30]~200_combout\,
	datad => \core1|alu_1|ShiftLeft0~67_combout\,
	combout => \core1|alu_mem_result[30]~201_combout\);

-- Location: LCCOMB_X52_Y32_N24
\core1|alu_1|ShiftLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~16_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~52_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~52_combout\,
	datad => \core1|alu_1|ShiftLeft1~58_combout\,
	combout => \core1|alu_1|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X52_Y32_N0
\core1|alu_1|ShiftLeft1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~46_combout\ = (!\core1|rs_val_2_r\(0) & \core1|rd_val_2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~46_combout\);

-- Location: LCCOMB_X52_Y32_N30
\core1|alu_1|ShiftLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~15_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~46_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~47_combout\,
	datad => \core1|alu_1|ShiftLeft1~46_combout\,
	combout => \core1|alu_1|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X51_Y29_N14
\core1|alu_1|ShiftLeft0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~43_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~75_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~84_combout\,
	datad => \core1|alu_1|ShiftLeft1~75_combout\,
	combout => \core1|alu_1|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X50_Y30_N30
\core1|alu_1|ShiftLeft0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~36_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~65_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft1~80_combout\,
	datad => \core1|alu_1|ShiftLeft1~65_combout\,
	combout => \core1|alu_1|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X51_Y29_N4
\core1|alu_1|ShiftLeft0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~44_combout\ = (\core1|alu_1|ShiftLeft0~43_combout\) # ((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~43_combout\,
	datad => \core1|alu_1|ShiftLeft0~36_combout\,
	combout => \core1|alu_1|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X52_Y32_N8
\core1|alu_1|ShiftLeft0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~45_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~16_combout\) # ((\core1|alu_1|ShiftLeft0~15_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftLeft0~16_combout\,
	datac => \core1|alu_1|ShiftLeft0~15_combout\,
	datad => \core1|alu_1|ShiftLeft0~44_combout\,
	combout => \core1|alu_1|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X57_Y33_N18
\core1|alu_mem_result[30]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~202_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|alu_mem_result[31]~174_combout\ & ((\core1|alu_1|ShiftLeft0~45_combout\))) # (!\core1|alu_mem_result[31]~174_combout\ & (\core1|alu_mem_result[30]~201_combout\)))) # 
-- (!\core1|instruction_2_r.opcode\(1) & (\core1|alu_mem_result[31]~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_mem_result[31]~174_combout\,
	datac => \core1|alu_mem_result[30]~201_combout\,
	datad => \core1|alu_1|ShiftLeft0~45_combout\,
	combout => \core1|alu_mem_result[30]~202_combout\);

-- Location: LCCOMB_X57_Y33_N20
\core1|alu_mem_result[30]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~203_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|alu_mem_result[30]~202_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_mem_result[30]~202_combout\ & ((\core1|alu_1|Add1~60_combout\))) # 
-- (!\core1|alu_mem_result[30]~202_combout\ & (\core1|alu_1|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Add0~60_combout\,
	datac => \core1|alu_1|Add1~60_combout\,
	datad => \core1|alu_mem_result[30]~202_combout\,
	combout => \core1|alu_mem_result[30]~203_combout\);

-- Location: LCCOMB_X57_Y33_N6
\core1|alu_mem_result[30]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~204_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|result_o~146_combout\)) # (!\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_mem_result[30]~203_combout\))))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|result_o~146_combout\,
	datad => \core1|alu_mem_result[30]~203_combout\,
	combout => \core1|alu_mem_result[30]~204_combout\);

-- Location: LCCOMB_X57_Y33_N12
\core1|alu_mem_result[30]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~205_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[30]~204_combout\ & (\core1|alu_1|result_o~145_combout\)) # (!\core1|alu_mem_result[30]~204_combout\ & ((\core1|alu_1|result_o~144_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[30]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~145_combout\,
	datab => \core1|alu_1|result_o~144_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[30]~204_combout\,
	combout => \core1|alu_mem_result[30]~205_combout\);

-- Location: LCCOMB_X57_Y33_N2
\core1|alu_mem_result[30]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~206_combout\ = (\core1|alu_mem_result[31]~182_combout\ & (\core1|alu_mem_result[30]~199_combout\ & (!\core1|alu_mem_result[31]~181_combout\))) # (!\core1|alu_mem_result[31]~182_combout\ & 
-- (((\core1|alu_mem_result[31]~181_combout\) # (\core1|alu_mem_result[30]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[30]~199_combout\,
	datab => \core1|alu_mem_result[31]~182_combout\,
	datac => \core1|alu_mem_result[31]~181_combout\,
	datad => \core1|alu_mem_result[30]~205_combout\,
	combout => \core1|alu_mem_result[30]~206_combout\);

-- Location: LCCOMB_X57_Y33_N16
\core1|alu_mem_result[30]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~207_combout\ = (\core1|alu_mem_result[31]~184_combout\ & ((\core1|rd_val_2_r\(30) & (\core1|rs_val_2_r\(30) & \core1|alu_mem_result[30]~206_combout\)) # (!\core1|rd_val_2_r\(30) & (!\core1|rs_val_2_r\(30) & 
-- !\core1|alu_mem_result[30]~206_combout\)))) # (!\core1|alu_mem_result[31]~184_combout\ & (((\core1|alu_mem_result[30]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|alu_mem_result[31]~184_combout\,
	datac => \core1|rs_val_2_r\(30),
	datad => \core1|alu_mem_result[30]~206_combout\,
	combout => \core1|alu_mem_result[30]~207_combout\);

-- Location: LCCOMB_X57_Y33_N10
\core1|alu_mem_result[30]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~208_combout\ = (\core1|alu_1|Selector23~12_combout\ & ((\core1|alu_mem_result[30]~207_combout\))) # (!\core1|alu_1|Selector23~12_combout\ & (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(30),
	datac => \core1|alu_1|Selector23~12_combout\,
	datad => \core1|alu_mem_result[30]~207_combout\,
	combout => \core1|alu_mem_result[30]~208_combout\);

-- Location: LCCOMB_X57_Y33_N0
\core1|alu_mem_result[30]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~209_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[32]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[30]~208_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \from_mem_flat_i[32]~input_o\,
	datad => \core1|alu_mem_result[30]~208_combout\,
	combout => \core1|alu_mem_result[30]~209_combout\);

-- Location: LCCOMB_X57_Y33_N4
\core1|rs_val_2_r~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~78_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & ((\core1|rs_val_2_r~77_combout\ & (!\core1|rs_val_2_r~76_combout\ & \core1|alu_mem_result[30]~209_combout\)) # (!\core1|rs_val_2_r~77_combout\ & (\core1|rs_val_2_r~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[6]~14_combout\,
	datab => \core1|rs_val_2_r~77_combout\,
	datac => \core1|rs_val_2_r~76_combout\,
	datad => \core1|alu_mem_result[30]~209_combout\,
	combout => \core1|rs_val_2_r~78_combout\);

-- Location: FF_X57_Y33_N5
\core1|rs_val_2_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~78_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(30));

-- Location: LCCOMB_X57_Y33_N22
\core1|alu_mem_result[30]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[30]~223_combout\ = (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector23~12_combout\ & ((\core1|alu_mem_result[30]~207_combout\))) # (!\core1|alu_1|Selector23~12_combout\ & (\core1|rs_val_2_r\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|rs_val_2_r\(30),
	datac => \core1|alu_1|Selector23~12_combout\,
	datad => \core1|alu_mem_result[30]~207_combout\,
	combout => \core1|alu_mem_result[30]~223_combout\);

-- Location: LCCOMB_X57_Y33_N14
\core1|wd_val_3_r~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~40_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|alu_mem_result[30]~223_combout\) # ((\core1|is_load_op_2_r~q\ & \from_mem_flat_i[32]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[32]~input_o\,
	datac => \core1|alu_mem_result[30]~223_combout\,
	datad => \core1|wd_val_3_r~28_combout\,
	combout => \core1|wd_val_3_r~40_combout\);

-- Location: FF_X57_Y33_N15
\core1|wd_val_3_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~40_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(30));

-- Location: LCCOMB_X60_Y32_N26
\core1|rf_wd[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~30_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[30]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(30),
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \net_packet_flat_i[30]~input_o\,
	combout => \core1|rf_wd[30]~30_combout\);

-- Location: LCCOMB_X59_Y33_N28
\core1|rs_val_2_r~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~73_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((!\core1|rs_val_2_r[11]~82_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a29\))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (\core1|wd_val_3_r\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|wd_val_3_r\(29),
	datac => \core1|rf|RF_rtl_1|auto_generated|ram_block1a29\,
	datad => \core1|rs_val_2_r[11]~82_combout\,
	combout => \core1|rs_val_2_r~73_combout\);

-- Location: FF_X59_Y33_N15
\core1|rf|RF_rtl_1_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(42));

-- Location: LCCOMB_X59_Y33_N14
\core1|rs_val_2_r~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~74_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & ((\core1|rs_val_2_r~73_combout\) # (\core1|rf|RF_rtl_1_bypass\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r~73_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(42),
	datad => \core1|rs_val_2_r[6]~14_combout\,
	combout => \core1|rs_val_2_r~74_combout\);

-- Location: LCCOMB_X59_Y33_N8
\core1|rs_val_2_r~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~75_combout\ = (\core1|rs_val_2_r~74_combout\ & ((\core1|rs_val_2_r[11]~15_combout\ & ((\core1|alu_mem_result[29]~198_combout\) # (!\core1|rs_val_2_r~73_combout\))) # (!\core1|rs_val_2_r[11]~15_combout\ & 
-- (\core1|rs_val_2_r~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r~73_combout\,
	datac => \core1|rs_val_2_r~74_combout\,
	datad => \core1|alu_mem_result[29]~198_combout\,
	combout => \core1|rs_val_2_r~75_combout\);

-- Location: FF_X59_Y33_N9
\core1|rs_val_2_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~75_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(29));

-- Location: LCCOMB_X59_Y33_N6
\core1|alu_mem_result[29]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[29]~222_combout\ = (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector23~12_combout\ & ((\core1|alu_mem_result[29]~196_combout\))) # (!\core1|alu_1|Selector23~12_combout\ & (\core1|rs_val_2_r\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~12_combout\,
	datab => \core1|rs_val_2_r\(29),
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[29]~196_combout\,
	combout => \core1|alu_mem_result[29]~222_combout\);

-- Location: LCCOMB_X59_Y33_N18
\core1|wd_val_3_r~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~39_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|alu_mem_result[29]~222_combout\) # ((\from_mem_flat_i[31]~input_o\ & \core1|is_load_op_2_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r~28_combout\,
	datab => \from_mem_flat_i[31]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[29]~222_combout\,
	combout => \core1|wd_val_3_r~39_combout\);

-- Location: FF_X59_Y33_N19
\core1|wd_val_3_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~39_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(29));

-- Location: LCCOMB_X59_Y33_N4
\core1|rf_wd[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~29_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[29]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[29]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(29),
	combout => \core1|rf_wd[29]~29_combout\);

-- Location: LCCOMB_X60_Y32_N2
\core1|rd_val_2_r~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~94_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a28\))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(28),
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a28\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~94_combout\);

-- Location: FF_X60_Y32_N9
\core1|rf|RF_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(41));

-- Location: LCCOMB_X60_Y32_N8
\core1|rd_val_2_r~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~95_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((!\core1|rd_val_2_r~94_combout\) # (!\core1|rf|RF_rtl_0_bypass\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(41),
	datad => \core1|rd_val_2_r~94_combout\,
	combout => \core1|rd_val_2_r~95_combout\);

-- Location: LCCOMB_X59_Y32_N18
\core1|alu_mem_result[28]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~186_combout\ = (\core1|alu_1|Selector23~12_combout\ & ((\core1|alu_mem_result[28]~185_combout\))) # (!\core1|alu_1|Selector23~12_combout\ & (\core1|rs_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(28),
	datac => \core1|alu_1|Selector23~12_combout\,
	datad => \core1|alu_mem_result[28]~185_combout\,
	combout => \core1|alu_mem_result[28]~186_combout\);

-- Location: LCCOMB_X59_Y32_N0
\core1|alu_mem_result[28]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~187_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[30]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[28]~186_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \from_mem_flat_i[30]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[28]~186_combout\,
	combout => \core1|alu_mem_result[28]~187_combout\);

-- Location: LCCOMB_X59_Y32_N30
\core1|rd_val_2_r~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~96_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & ((\core1|rd_val_2_r~94_combout\ & (!\core1|rd_val_2_r~95_combout\)) # (!\core1|rd_val_2_r~94_combout\ & (\core1|rd_val_2_r~95_combout\ & \core1|alu_mem_result[28]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~94_combout\,
	datab => \core1|rd_val_2_r[11]~10_combout\,
	datac => \core1|rd_val_2_r~95_combout\,
	datad => \core1|alu_mem_result[28]~187_combout\,
	combout => \core1|rd_val_2_r~96_combout\);

-- Location: FF_X59_Y32_N31
\core1|rd_val_2_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~96_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(28));

-- Location: LCCOMB_X60_Y31_N30
\core1|alu_mem_result[28]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~173_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datab => \core1|rs_val_2_r\(13),
	datac => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_mem_result[28]~173_combout\);

-- Location: LCCOMB_X59_Y32_N28
\core1|alu_1|result_o~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~139_combout\ = \core1|rd_val_2_r\(28) $ (\core1|rs_val_2_r\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(28),
	datad => \core1|rs_val_2_r\(28),
	combout => \core1|alu_1|result_o~139_combout\);

-- Location: LCCOMB_X60_Y30_N8
\core1|alu_1|result_o~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~138_combout\ = \core1|rs_val_2_r\(14) $ (\core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|result_o~138_combout\);

-- Location: LCCOMB_X53_Y32_N0
\core1|alu_1|ShiftRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~30_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(29))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|alu_1|ShiftRight0~30_combout\);

-- Location: LCCOMB_X53_Y32_N8
\core1|alu_1|ShiftRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~32_combout\ = (\core1|alu_1|ShiftRight0~30_combout\) # ((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftRight0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight0~31_combout\,
	datad => \core1|alu_1|ShiftRight0~30_combout\,
	combout => \core1|alu_1|ShiftRight0~32_combout\);

-- Location: LCCOMB_X53_Y33_N10
\core1|alu_1|ShiftRight0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~117_combout\ = (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~32_combout\,
	combout => \core1|alu_1|ShiftRight0~117_combout\);

-- Location: LCCOMB_X52_Y33_N0
\core1|alu_1|ShiftLeft1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~53_combout\ = (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~46_combout\))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~0_combout\,
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~52_combout\,
	datad => \core1|alu_1|ShiftLeft1~46_combout\,
	combout => \core1|alu_1|ShiftLeft1~53_combout\);

-- Location: LCCOMB_X52_Y33_N26
\core1|alu_1|ShiftLeft1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~54_combout\ = (\core1|alu_1|ShiftLeft1~53_combout\) # ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~47_combout\ & !\core1|alu_1|Add2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~0_combout\,
	datab => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|ShiftLeft1~53_combout\,
	combout => \core1|alu_1|ShiftLeft1~54_combout\);

-- Location: LCCOMB_X50_Y30_N6
\core1|alu_1|ShiftLeft1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~76_combout\ = (\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~58_combout\)) # (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~58_combout\,
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|ShiftLeft1~75_combout\,
	combout => \core1|alu_1|ShiftLeft1~76_combout\);

-- Location: LCCOMB_X52_Y33_N10
\core1|alu_1|result_o~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~59_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~76_combout\))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~81_combout\,
	datad => \core1|alu_1|ShiftLeft1~76_combout\,
	combout => \core1|alu_1|result_o~59_combout\);

-- Location: LCCOMB_X52_Y33_N16
\core1|alu_1|result_o~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~60_combout\ = (\core1|alu_1|result_o~59_combout\) # ((\core1|alu_1|Add2~3_combout\ & \core1|alu_1|ShiftLeft1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft1~54_combout\,
	datad => \core1|alu_1|result_o~59_combout\,
	combout => \core1|alu_1|result_o~60_combout\);

-- Location: LCCOMB_X50_Y32_N6
\core1|alu_1|ShiftLeft1~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~154_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~117_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~110_combout\)))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- (\core1|alu_1|ShiftLeft1~110_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~110_combout\,
	datad => \core1|alu_1|ShiftLeft1~117_combout\,
	combout => \core1|alu_1|ShiftLeft1~154_combout\);

-- Location: LCCOMB_X53_Y33_N4
\core1|alu_1|ShiftLeft1~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~132_combout\ = (\core1|alu_1|ShiftLeft1~48_combout\ & ((\core1|alu_1|ShiftLeft1~130_combout\) # ((\core1|alu_1|ShiftLeft1~154_combout\)))) # (!\core1|alu_1|ShiftLeft1~48_combout\ & (!\core1|alu_1|ShiftLeft1~130_combout\ & 
-- (\core1|alu_1|ShiftLeft1~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~48_combout\,
	datab => \core1|alu_1|ShiftLeft1~130_combout\,
	datac => \core1|alu_1|ShiftLeft1~131_combout\,
	datad => \core1|alu_1|ShiftLeft1~154_combout\,
	combout => \core1|alu_1|ShiftLeft1~132_combout\);

-- Location: LCCOMB_X50_Y32_N26
\core1|alu_1|ShiftLeft1~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~150_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~102_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~95_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft1~95_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~102_combout\,
	datad => \core1|alu_1|ShiftLeft1~95_combout\,
	combout => \core1|alu_1|ShiftLeft1~150_combout\);

-- Location: LCCOMB_X53_Y33_N0
\core1|alu_1|ShiftLeft1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~101_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~84_combout\))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~0_combout\,
	datab => \core1|alu_1|ShiftLeft1~88_combout\,
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|ShiftLeft1~84_combout\,
	combout => \core1|alu_1|ShiftLeft1~101_combout\);

-- Location: LCCOMB_X53_Y33_N6
\core1|alu_1|ShiftLeft1~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~103_combout\ = (\core1|alu_1|ShiftLeft1~101_combout\) # ((!\core1|alu_1|Add2~1_combout\ & \core1|alu_1|ShiftLeft1~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~150_combout\,
	datad => \core1|alu_1|ShiftLeft1~101_combout\,
	combout => \core1|alu_1|ShiftLeft1~103_combout\);

-- Location: LCCOMB_X53_Y33_N2
\core1|alu_1|ShiftLeft1~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~133_combout\ = (\core1|alu_1|ShiftLeft1~130_combout\ & ((\core1|alu_1|ShiftLeft1~132_combout\ & ((\core1|alu_1|ShiftLeft1~103_combout\))) # (!\core1|alu_1|ShiftLeft1~132_combout\ & (\core1|alu_1|ShiftLeft1~123_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~130_combout\ & (((\core1|alu_1|ShiftLeft1~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~123_combout\,
	datab => \core1|alu_1|ShiftLeft1~130_combout\,
	datac => \core1|alu_1|ShiftLeft1~132_combout\,
	datad => \core1|alu_1|ShiftLeft1~103_combout\,
	combout => \core1|alu_1|ShiftLeft1~133_combout\);

-- Location: LCCOMB_X53_Y33_N20
\core1|alu_1|result_o~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~140_combout\ = (\core1|alu_1|ShiftRight0~117_combout\) # ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|result_o~60_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~117_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|result_o~60_combout\,
	datad => \core1|alu_1|ShiftLeft1~133_combout\,
	combout => \core1|alu_1|result_o~140_combout\);

-- Location: LCCOMB_X50_Y32_N16
\core1|alu_1|ShiftLeft0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~71_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~110_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~110_combout\,
	datad => \core1|alu_1|ShiftLeft1~117_combout\,
	combout => \core1|alu_1|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X59_Y32_N14
\core1|alu_mem_result[28]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~175_combout\ = (\core1|alu_1|ShiftRight0~67_combout\ & (!\core1|alu_1|ShiftRight0~71_combout\)) # (!\core1|alu_1|ShiftRight0~67_combout\ & ((\core1|alu_1|ShiftRight0~71_combout\ & ((\core1|alu_1|ShiftLeft0~71_combout\))) # 
-- (!\core1|alu_1|ShiftRight0~71_combout\ & (\core1|alu_1|ShiftLeft1~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~67_combout\,
	datab => \core1|alu_1|ShiftRight0~71_combout\,
	datac => \core1|alu_1|ShiftLeft1~131_combout\,
	datad => \core1|alu_1|ShiftLeft0~71_combout\,
	combout => \core1|alu_mem_result[28]~175_combout\);

-- Location: LCCOMB_X50_Y32_N2
\core1|alu_1|ShiftLeft0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~60_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~95_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~102_combout\,
	datad => \core1|alu_1|ShiftLeft1~95_combout\,
	combout => \core1|alu_1|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X50_Y32_N20
\core1|alu_1|ShiftLeft0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~59_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~84_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~88_combout\,
	datad => \core1|alu_1|ShiftLeft1~84_combout\,
	combout => \core1|alu_1|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X50_Y32_N12
\core1|alu_1|ShiftLeft0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~61_combout\ = (\core1|alu_1|ShiftLeft0~59_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~60_combout\,
	datad => \core1|alu_1|ShiftLeft0~59_combout\,
	combout => \core1|alu_1|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X59_Y32_N4
\core1|alu_mem_result[28]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~176_combout\ = (\core1|alu_1|ShiftRight0~67_combout\ & ((\core1|alu_mem_result[28]~175_combout\ & (\core1|alu_1|ShiftLeft1~123_combout\)) # (!\core1|alu_mem_result[28]~175_combout\ & ((\core1|alu_1|ShiftLeft0~61_combout\))))) # 
-- (!\core1|alu_1|ShiftRight0~67_combout\ & (\core1|alu_mem_result[28]~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~67_combout\,
	datab => \core1|alu_mem_result[28]~175_combout\,
	datac => \core1|alu_1|ShiftLeft1~123_combout\,
	datad => \core1|alu_1|ShiftLeft0~61_combout\,
	combout => \core1|alu_mem_result[28]~176_combout\);

-- Location: LCCOMB_X50_Y30_N10
\core1|alu_1|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~10_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~47_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft1~47_combout\,
	datad => \core1|alu_1|ShiftLeft1~52_combout\,
	combout => \core1|alu_1|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X50_Y30_N20
\core1|alu_1|ShiftLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~11_combout\ = (\core1|alu_1|ShiftLeft0~10_combout\) # ((\core1|rd_val_2_r\(0) & (\core1|rs_val_2_r\(2) & !\core1|alu_1|ShiftLeft0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~7_combout\,
	datad => \core1|alu_1|ShiftLeft0~10_combout\,
	combout => \core1|alu_1|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X50_Y30_N28
\core1|alu_1|ShiftLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~29_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~58_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~58_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft1~75_combout\,
	combout => \core1|alu_1|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X50_Y30_N0
\core1|alu_1|ShiftLeft0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~37_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~29_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~36_combout\,
	datad => \core1|alu_1|ShiftLeft0~29_combout\,
	combout => \core1|alu_1|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X51_Y31_N0
\core1|alu_1|ShiftLeft0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~38_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~11_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~11_combout\,
	datad => \core1|alu_1|ShiftLeft0~37_combout\,
	combout => \core1|alu_1|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X59_Y32_N22
\core1|alu_mem_result[28]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~177_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|alu_mem_result[31]~174_combout\ & ((\core1|alu_1|ShiftLeft0~38_combout\))) # (!\core1|alu_mem_result[31]~174_combout\ & (\core1|alu_mem_result[28]~176_combout\)))) # 
-- (!\core1|instruction_2_r.opcode\(1) & (\core1|alu_mem_result[31]~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_mem_result[31]~174_combout\,
	datac => \core1|alu_mem_result[28]~176_combout\,
	datad => \core1|alu_1|ShiftLeft0~38_combout\,
	combout => \core1|alu_mem_result[28]~177_combout\);

-- Location: LCCOMB_X59_Y32_N12
\core1|alu_mem_result[28]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~178_combout\ = (\core1|alu_mem_result[28]~177_combout\ & ((\core1|instruction_2_r.opcode\(1)) # ((\core1|alu_1|Add1~56_combout\)))) # (!\core1|alu_mem_result[28]~177_combout\ & (!\core1|instruction_2_r.opcode\(1) & 
-- (\core1|alu_1|Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[28]~177_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Add0~56_combout\,
	datad => \core1|alu_1|Add1~56_combout\,
	combout => \core1|alu_mem_result[28]~178_combout\);

-- Location: LCCOMB_X59_Y32_N10
\core1|alu_mem_result[28]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~179_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|result_o~140_combout\)) # (!\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_mem_result[28]~178_combout\))))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|result_o~140_combout\,
	datad => \core1|alu_mem_result[28]~178_combout\,
	combout => \core1|alu_mem_result[28]~179_combout\);

-- Location: LCCOMB_X59_Y32_N20
\core1|alu_mem_result[28]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~180_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[28]~179_combout\ & (\core1|alu_1|result_o~139_combout\)) # (!\core1|alu_mem_result[28]~179_combout\ & ((\core1|alu_1|result_o~138_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[28]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~139_combout\,
	datac => \core1|alu_1|result_o~138_combout\,
	datad => \core1|alu_mem_result[28]~179_combout\,
	combout => \core1|alu_mem_result[28]~180_combout\);

-- Location: LCCOMB_X59_Y32_N6
\core1|alu_mem_result[28]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~183_combout\ = (\core1|alu_mem_result[31]~182_combout\ & (\core1|alu_mem_result[28]~173_combout\ & (!\core1|alu_mem_result[31]~181_combout\))) # (!\core1|alu_mem_result[31]~182_combout\ & 
-- (((\core1|alu_mem_result[31]~181_combout\) # (\core1|alu_mem_result[28]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[28]~173_combout\,
	datab => \core1|alu_mem_result[31]~182_combout\,
	datac => \core1|alu_mem_result[31]~181_combout\,
	datad => \core1|alu_mem_result[28]~180_combout\,
	combout => \core1|alu_mem_result[28]~183_combout\);

-- Location: LCCOMB_X59_Y32_N24
\core1|alu_mem_result[28]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~185_combout\ = (\core1|alu_mem_result[31]~184_combout\ & ((\core1|rs_val_2_r\(28) & (\core1|rd_val_2_r\(28) & \core1|alu_mem_result[28]~183_combout\)) # (!\core1|rs_val_2_r\(28) & (!\core1|rd_val_2_r\(28) & 
-- !\core1|alu_mem_result[28]~183_combout\)))) # (!\core1|alu_mem_result[31]~184_combout\ & (((\core1|alu_mem_result[28]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[31]~184_combout\,
	datab => \core1|rs_val_2_r\(28),
	datac => \core1|rd_val_2_r\(28),
	datad => \core1|alu_mem_result[28]~183_combout\,
	combout => \core1|alu_mem_result[28]~185_combout\);

-- Location: LCCOMB_X59_Y32_N2
\core1|alu_mem_result[28]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[28]~221_combout\ = (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector23~12_combout\ & ((\core1|alu_mem_result[28]~185_combout\))) # (!\core1|alu_1|Selector23~12_combout\ & (\core1|rs_val_2_r\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|rs_val_2_r\(28),
	datac => \core1|alu_1|Selector23~12_combout\,
	datad => \core1|alu_mem_result[28]~185_combout\,
	combout => \core1|alu_mem_result[28]~221_combout\);

-- Location: LCCOMB_X59_Y32_N26
\core1|wd_val_3_r~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~38_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|alu_mem_result[28]~221_combout\) # ((\core1|is_load_op_2_r~q\ & \from_mem_flat_i[30]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[30]~input_o\,
	datac => \core1|wd_val_3_r~28_combout\,
	datad => \core1|alu_mem_result[28]~221_combout\,
	combout => \core1|wd_val_3_r~38_combout\);

-- Location: FF_X59_Y32_N27
\core1|wd_val_3_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~38_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(28));

-- Location: LCCOMB_X60_Y32_N12
\core1|rf_wd[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~28_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[28]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(28),
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \net_packet_flat_i[28]~input_o\,
	combout => \core1|rf_wd[28]~28_combout\);

-- Location: LCCOMB_X57_Y28_N4
\core1|rs_val_2_r~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~61_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (\core1|rs_val_2_r[11]~82_combout\)) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a25\)) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & ((\core1|wd_val_3_r\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|rf|RF_rtl_1|auto_generated|ram_block1a25\,
	datad => \core1|wd_val_3_r\(25),
	combout => \core1|rs_val_2_r~61_combout\);

-- Location: FF_X54_Y28_N25
\core1|rf|RF_rtl_1_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(38));

-- Location: LCCOMB_X54_Y28_N24
\core1|rs_val_2_r~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~62_combout\ = (\core1|rs_val_2_r~61_combout\ & (((\core1|rf|RF_rtl_1_bypass\(38))) # (!\core1|rs_val_2_r[11]~15_combout\))) # (!\core1|rs_val_2_r~61_combout\ & (\core1|rs_val_2_r[11]~15_combout\ & 
-- ((\core1|alu_mem_result[25]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~61_combout\,
	datab => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(38),
	datad => \core1|alu_mem_result[25]~152_combout\,
	combout => \core1|rs_val_2_r~62_combout\);

-- Location: LCCOMB_X54_Y28_N22
\core1|rs_val_2_r~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~63_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~62_combout\,
	combout => \core1|rs_val_2_r~63_combout\);

-- Location: FF_X54_Y28_N23
\core1|rs_val_2_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~63_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(25));

-- Location: LCCOMB_X52_Y27_N8
\core1|alu_mem_result[25]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~149_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(10),
	datac => \core1|rs_val_2_r\(12),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_mem_result[25]~149_combout\);

-- Location: LCCOMB_X52_Y27_N2
\core1|alu_mem_result[25]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~150_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(25) & ((\core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_mem_result[25]~149_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~13_combout\,
	datab => \core1|rs_val_2_r\(25),
	datac => \core1|alu_mem_result[25]~149_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_mem_result[25]~150_combout\);

-- Location: LCCOMB_X55_Y28_N18
\core1|alu_1|result_o~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~128_combout\ = (\core1|rd_val_2_r\(25)) # (\core1|rs_val_2_r\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~128_combout\);

-- Location: LCCOMB_X52_Y25_N10
\core1|alu_1|result_o~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~129_combout\ = \core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|result_o~129_combout\);

-- Location: LCCOMB_X55_Y28_N28
\core1|alu_1|result_o~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~130_combout\ = \core1|rd_val_2_r\(25) $ (\core1|rs_val_2_r\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~130_combout\);

-- Location: LCCOMB_X55_Y28_N26
\core1|alu_1|result_o~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~131_combout\ = (\core1|rd_val_2_r\(25) & \core1|rs_val_2_r\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~131_combout\);

-- Location: LCCOMB_X56_Y31_N14
\core1|alu_1|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~5_combout\ = (\core1|instruction_2_r.opcode\(2)) # ((\core1|instruction_2_r.opcode\(0) & !\core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector23~5_combout\);

-- Location: LCCOMB_X56_Y29_N12
\core1|alu_1|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~3_combout\ = (\core1|instruction_2_r.opcode\(2)) # (\core1|instruction_2_r.opcode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector23~3_combout\);

-- Location: LCCOMB_X54_Y27_N18
\core1|alu_1|ShiftRight0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~91_combout\ = (\core1|rs_val_2_r\(4)) # ((!\core1|rs_val_2_r\(3) & \core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~91_combout\);

-- Location: LCCOMB_X54_Y31_N8
\core1|alu_1|ShiftLeft0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~46_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~77_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft1~86_combout\,
	datad => \core1|alu_1|ShiftLeft1~77_combout\,
	combout => \core1|alu_1|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X54_Y31_N24
\core1|alu_1|ShiftLeft0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~52_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~82_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~82_combout\,
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft1~92_combout\,
	combout => \core1|alu_1|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X54_Y31_N14
\core1|alu_1|ShiftLeft0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~53_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~46_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~46_combout\,
	datad => \core1|alu_1|ShiftLeft0~52_combout\,
	combout => \core1|alu_1|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X55_Y28_N30
\core1|alu_mem_result[25]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~143_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & (((!\core1|alu_1|ShiftRight0~93_combout\)))) # (!\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_1|ShiftRight0~93_combout\ & (\core1|alu_1|ShiftLeft0~72_combout\)) # 
-- (!\core1|alu_1|ShiftRight0~93_combout\ & ((\core1|alu_1|ShiftLeft0~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~91_combout\,
	datab => \core1|alu_1|ShiftLeft0~72_combout\,
	datac => \core1|alu_1|ShiftRight0~93_combout\,
	datad => \core1|alu_1|ShiftLeft0~53_combout\,
	combout => \core1|alu_mem_result[25]~143_combout\);

-- Location: LCCOMB_X53_Y31_N14
\core1|alu_1|ShiftLeft0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~5_combout\ = (!\core1|rs_val_2_r\(2) & !\core1|rs_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X53_Y31_N4
\core1|alu_1|ShiftLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~25_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~50_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft1~50_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft1~61_combout\,
	combout => \core1|alu_1|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X53_Y31_N6
\core1|alu_1|ShiftLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~26_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~55_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft1~70_combout\,
	datad => \core1|alu_1|ShiftLeft1~55_combout\,
	combout => \core1|alu_1|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X53_Y31_N24
\core1|alu_1|ShiftLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~27_combout\ = (\core1|alu_1|ShiftLeft0~25_combout\) # ((!\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~25_combout\,
	datad => \core1|alu_1|ShiftLeft0~26_combout\,
	combout => \core1|alu_1|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X53_Y31_N10
\core1|alu_1|ShiftLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~28_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~5_combout\ & (\core1|alu_1|ShiftLeft1~44_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftLeft0~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftLeft0~27_combout\,
	combout => \core1|alu_1|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X55_Y28_N12
\core1|alu_mem_result[25]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~144_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_mem_result[25]~143_combout\ & ((\core1|alu_1|ShiftLeft0~28_combout\))) # (!\core1|alu_mem_result[25]~143_combout\ & (\core1|alu_1|ShiftLeft0~63_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~91_combout\ & (((\core1|alu_mem_result[25]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~91_combout\,
	datab => \core1|alu_1|ShiftLeft0~63_combout\,
	datac => \core1|alu_mem_result[25]~143_combout\,
	datad => \core1|alu_1|ShiftLeft0~28_combout\,
	combout => \core1|alu_mem_result[25]~144_combout\);

-- Location: LCCOMB_X54_Y28_N26
\core1|alu_mem_result[25]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~145_combout\ = (\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector23~5_combout\) # ((\core1|alu_mem_result[25]~144_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & (!\core1|alu_1|Selector23~5_combout\ & 
-- ((\core1|alu_1|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_mem_result[25]~144_combout\,
	datad => \core1|alu_1|Add0~50_combout\,
	combout => \core1|alu_mem_result[25]~145_combout\);

-- Location: LCCOMB_X54_Y28_N8
\core1|alu_mem_result[25]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~146_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_mem_result[25]~145_combout\ & (\core1|alu_1|result_o~131_combout\)) # (!\core1|alu_mem_result[25]~145_combout\ & ((\core1|alu_1|Add1~50_combout\))))) # 
-- (!\core1|alu_1|Selector23~5_combout\ & (((\core1|alu_mem_result[25]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~131_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_mem_result[25]~145_combout\,
	datad => \core1|alu_1|Add1~50_combout\,
	combout => \core1|alu_mem_result[25]~146_combout\);

-- Location: LCCOMB_X53_Y29_N12
\core1|alu_1|ShiftRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~33_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(27))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(27),
	datad => \core1|rd_val_2_r\(25),
	combout => \core1|alu_1|ShiftRight0~33_combout\);

-- Location: LCCOMB_X53_Y29_N6
\core1|alu_1|ShiftRight0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~55_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(28)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|alu_1|ShiftRight0~55_combout\);

-- Location: LCCOMB_X53_Y29_N8
\core1|alu_1|ShiftRight0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~56_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~55_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~33_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight0~55_combout\,
	combout => \core1|alu_1|ShiftRight0~56_combout\);

-- Location: LCCOMB_X53_Y29_N10
\core1|alu_1|ShiftRight0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~57_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~54_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~56_combout\,
	datad => \core1|alu_1|ShiftRight0~54_combout\,
	combout => \core1|alu_1|ShiftRight0~57_combout\);

-- Location: LCCOMB_X53_Y34_N2
\core1|alu_1|ShiftLeft0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~4_combout\ = (\core1|rs_val_2_r\(0)) # ((\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X54_Y34_N26
\core1|alu_1|ShiftLeft1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~116_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|rs_val_2_r\(3) $ (!\core1|alu_1|ShiftLeft0~4_combout\)) # (!\core1|rs_val_2_r\(4)))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|rs_val_2_r\(4) $ (((\core1|rs_val_2_r\(3)) # 
-- (\core1|alu_1|ShiftLeft0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~4_combout\,
	combout => \core1|alu_1|ShiftLeft1~116_combout\);

-- Location: LCCOMB_X54_Y33_N22
\core1|alu_1|ShiftLeft1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~43_combout\ = (\core1|rs_val_2_r\(4) & (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~7_combout\) # (\core1|rs_val_2_r\(2))))) # (!\core1|rs_val_2_r\(4) & (!\core1|alu_1|ShiftLeft0~7_combout\ & (!\core1|rs_val_2_r\(3) & 
-- !\core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~7_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft1~43_combout\);

-- Location: LCCOMB_X54_Y31_N18
\core1|alu_1|ShiftLeft1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~87_combout\ = (\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~77_combout\)) # (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~77_combout\,
	datac => \core1|alu_1|ShiftLeft1~86_combout\,
	datad => \core1|alu_1|Add2~1_combout\,
	combout => \core1|alu_1|ShiftLeft1~87_combout\);

-- Location: LCCOMB_X55_Y34_N18
\core1|alu_1|ShiftLeft1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~93_combout\ = (\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~82_combout\)) # (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~82_combout\,
	datad => \core1|alu_1|ShiftLeft1~92_combout\,
	combout => \core1|alu_1|ShiftLeft1~93_combout\);

-- Location: LCCOMB_X54_Y34_N24
\core1|alu_1|ShiftLeft1~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~147_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~93_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~87_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~87_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft1~87_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft1~93_combout\,
	combout => \core1|alu_1|ShiftLeft1~147_combout\);

-- Location: LCCOMB_X54_Y34_N4
\core1|alu_1|ShiftLeft1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~121_combout\ = (\core1|alu_1|ShiftLeft1~116_combout\ & (((!\core1|alu_1|ShiftLeft1~43_combout\)))) # (!\core1|alu_1|ShiftLeft1~116_combout\ & ((\core1|alu_1|ShiftLeft1~43_combout\ & (\core1|alu_1|ShiftLeft1~155_combout\)) # 
-- (!\core1|alu_1|ShiftLeft1~43_combout\ & ((\core1|alu_1|ShiftLeft1~147_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~116_combout\,
	datab => \core1|alu_1|ShiftLeft1~155_combout\,
	datac => \core1|alu_1|ShiftLeft1~43_combout\,
	datad => \core1|alu_1|ShiftLeft1~147_combout\,
	combout => \core1|alu_1|ShiftLeft1~121_combout\);

-- Location: LCCOMB_X55_Y31_N30
\core1|alu_1|ShiftLeft1~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~158_combout\ = (\core1|alu_1|ShiftLeft1~44_combout\ & ((\core1|rs_val_2_r\(2) & (\core1|rs_val_2_r\(1) & \core1|rs_val_2_r\(0))) # (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(1) & !\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~158_combout\);

-- Location: LCCOMB_X53_Y34_N18
\core1|alu_1|ShiftLeft1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~69_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~50_combout\))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~61_combout\,
	datad => \core1|alu_1|ShiftLeft1~50_combout\,
	combout => \core1|alu_1|ShiftLeft1~69_combout\);

-- Location: LCCOMB_X53_Y31_N2
\core1|alu_1|ShiftLeft1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~71_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~55_combout\))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~70_combout\,
	datad => \core1|alu_1|ShiftLeft1~55_combout\,
	combout => \core1|alu_1|ShiftLeft1~71_combout\);

-- Location: LCCOMB_X52_Y31_N6
\core1|alu_1|ShiftLeft1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~72_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~69_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~69_combout\,
	datad => \core1|alu_1|ShiftLeft1~71_combout\,
	combout => \core1|alu_1|ShiftLeft1~72_combout\);

-- Location: LCCOMB_X52_Y31_N24
\core1|alu_1|ShiftLeft1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~73_combout\ = (\core1|alu_1|ShiftLeft1~72_combout\) # ((\core1|alu_1|ShiftLeft1~158_combout\ & \core1|alu_1|Add2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~158_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft1~72_combout\,
	combout => \core1|alu_1|ShiftLeft1~73_combout\);

-- Location: LCCOMB_X54_Y34_N10
\core1|alu_1|ShiftLeft1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~122_combout\ = (\core1|alu_1|ShiftLeft1~116_combout\ & ((\core1|alu_1|ShiftLeft1~121_combout\ & ((\core1|alu_1|ShiftLeft1~73_combout\))) # (!\core1|alu_1|ShiftLeft1~121_combout\ & (\core1|alu_1|ShiftLeft1~151_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~116_combout\ & (((\core1|alu_1|ShiftLeft1~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~151_combout\,
	datab => \core1|alu_1|ShiftLeft1~116_combout\,
	datac => \core1|alu_1|ShiftLeft1~121_combout\,
	datad => \core1|alu_1|ShiftLeft1~73_combout\,
	combout => \core1|alu_1|ShiftLeft1~122_combout\);

-- Location: LCCOMB_X54_Y34_N14
\core1|alu_1|result_o~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~151_combout\ = (\core1|alu_1|ShiftLeft1~122_combout\) # ((!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~57_combout\,
	datad => \core1|alu_1|ShiftLeft1~122_combout\,
	combout => \core1|alu_1|result_o~151_combout\);

-- Location: LCCOMB_X54_Y28_N2
\core1|alu_mem_result[25]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~147_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|result_o~151_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_mem_result[25]~146_combout\)))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_mem_result[25]~146_combout\,
	datad => \core1|alu_1|result_o~151_combout\,
	combout => \core1|alu_mem_result[25]~147_combout\);

-- Location: LCCOMB_X54_Y28_N20
\core1|alu_mem_result[25]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~148_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[25]~147_combout\ & ((\core1|alu_1|result_o~130_combout\))) # (!\core1|alu_mem_result[25]~147_combout\ & (\core1|alu_1|result_o~129_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[25]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~129_combout\,
	datab => \core1|alu_1|result_o~130_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[25]~147_combout\,
	combout => \core1|alu_mem_result[25]~148_combout\);

-- Location: LCCOMB_X54_Y28_N10
\core1|alu_mem_result[25]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[25]~151_combout\ = (\core1|alu_mem_result[25]~150_combout\ & (((\core1|alu_mem_result[25]~148_combout\) # (!\core1|alu_1|Selector23~22_combout\)))) # (!\core1|alu_mem_result[25]~150_combout\ & (!\core1|alu_1|result_o~128_combout\ & 
-- (\core1|alu_1|Selector23~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[25]~150_combout\,
	datab => \core1|alu_1|result_o~128_combout\,
	datac => \core1|alu_1|Selector23~22_combout\,
	datad => \core1|alu_mem_result[25]~148_combout\,
	combout => \core1|alu_mem_result[25]~151_combout\);

-- Location: LCCOMB_X54_Y28_N14
\core1|wd_val_3_r~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~35_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[27]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[25]~151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[27]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|wd_val_3_r~28_combout\,
	datad => \core1|alu_mem_result[25]~151_combout\,
	combout => \core1|wd_val_3_r~35_combout\);

-- Location: FF_X54_Y28_N15
\core1|wd_val_3_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~35_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(25));

-- Location: LCCOMB_X57_Y28_N10
\core1|rf_wd[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~25_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[25]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[25]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(25),
	combout => \core1|rf_wd[25]~25_combout\);

-- Location: LCCOMB_X49_Y29_N6
\core1|alu_mem_result[24]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~142_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[26]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[24]~141_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[26]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[24]~141_combout\,
	combout => \core1|alu_mem_result[24]~142_combout\);

-- Location: LCCOMB_X49_Y29_N10
\core1|rd_val_2_r~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~82_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|rd_val_2_r[11]~3_combout\) # (\core1|alu_mem_result[24]~142_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & (\core1|wd_val_3_r\(24) & (!\core1|rd_val_2_r[11]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|wd_val_3_r\(24),
	datac => \core1|rd_val_2_r[11]~3_combout\,
	datad => \core1|alu_mem_result[24]~142_combout\,
	combout => \core1|rd_val_2_r~82_combout\);

-- Location: LCCOMB_X49_Y29_N20
\core1|rd_val_2_r~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~83_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rd_val_2_r~82_combout\ & (\core1|rf|RF_rtl_0_bypass\(37))) # (!\core1|rd_val_2_r~82_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a24\))))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rd_val_2_r~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~3_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(37),
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a24\,
	datad => \core1|rd_val_2_r~82_combout\,
	combout => \core1|rd_val_2_r~83_combout\);

-- Location: LCCOMB_X49_Y29_N30
\core1|rd_val_2_r~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~84_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~83_combout\,
	combout => \core1|rd_val_2_r~84_combout\);

-- Location: FF_X49_Y29_N31
\core1|rd_val_2_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~84_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(24));

-- Location: LCCOMB_X49_Y29_N8
\core1|alu_1|result_o~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~125_combout\ = (\core1|rs_val_2_r\(24)) # (\core1|rd_val_2_r\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(24),
	datac => \core1|rd_val_2_r\(24),
	combout => \core1|alu_1|result_o~125_combout\);

-- Location: LCCOMB_X53_Y25_N8
\core1|alu_1|result_o~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~127_combout\ = \core1|rd_val_2_r\(24) $ (\core1|rs_val_2_r\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datad => \core1|rs_val_2_r\(24),
	combout => \core1|alu_1|result_o~127_combout\);

-- Location: LCCOMB_X56_Y33_N12
\core1|alu_1|result_o~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~126_combout\ = \core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|rs_val_2_r\(27),
	combout => \core1|alu_1|result_o~126_combout\);

-- Location: LCCOMB_X50_Y30_N22
\core1|alu_1|ShiftLeft0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~49_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~75_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft1~80_combout\,
	datad => \core1|alu_1|ShiftLeft1~75_combout\,
	combout => \core1|alu_1|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X53_Y30_N6
\core1|alu_1|ShiftLeft0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~50_combout\ = (\core1|alu_1|ShiftLeft1~88_combout\ & ((\core1|alu_1|ShiftLeft0~5_combout\) # ((\core1|alu_1|ShiftLeft1~84_combout\ & \core1|alu_1|ShiftRight0~103_combout\)))) # (!\core1|alu_1|ShiftLeft1~88_combout\ & 
-- (((\core1|alu_1|ShiftLeft1~84_combout\ & \core1|alu_1|ShiftRight0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~88_combout\,
	datab => \core1|alu_1|ShiftLeft0~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~84_combout\,
	datad => \core1|alu_1|ShiftRight0~103_combout\,
	combout => \core1|alu_1|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X53_Y30_N28
\core1|alu_1|ShiftLeft0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~51_combout\ = (\core1|alu_1|ShiftLeft0~49_combout\) # (\core1|alu_1|ShiftLeft0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftLeft0~49_combout\,
	datad => \core1|alu_1|ShiftLeft0~50_combout\,
	combout => \core1|alu_1|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X50_Y32_N14
\core1|alu_mem_result[24]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~133_combout\ = (\core1|alu_1|ShiftRight0~93_combout\ & ((\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_1|ShiftLeft0~60_combout\))) # (!\core1|alu_1|ShiftRight0~91_combout\ & (\core1|alu_1|ShiftLeft0~71_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~93_combout\ & (((!\core1|alu_1|ShiftRight0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~93_combout\,
	datab => \core1|alu_1|ShiftLeft0~71_combout\,
	datac => \core1|alu_1|ShiftRight0~91_combout\,
	datad => \core1|alu_1|ShiftLeft0~60_combout\,
	combout => \core1|alu_mem_result[24]~133_combout\);

-- Location: LCCOMB_X50_Y30_N4
\core1|alu_1|ShiftLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~22_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~52_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~52_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft1~65_combout\,
	combout => \core1|alu_1|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X50_Y30_N18
\core1|alu_1|ShiftLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~21_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~47_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft1~47_combout\,
	datad => \core1|alu_1|ShiftLeft1~58_combout\,
	combout => \core1|alu_1|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X50_Y30_N26
\core1|alu_1|ShiftLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~23_combout\ = (\core1|alu_1|ShiftLeft0~21_combout\) # ((!\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~22_combout\,
	datad => \core1|alu_1|ShiftLeft0~21_combout\,
	combout => \core1|alu_1|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X51_Y26_N20
\core1|alu_1|ShiftLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~24_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(0) & (!\core1|alu_1|ShiftLeft0~4_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~4_combout\,
	datad => \core1|alu_1|ShiftLeft0~23_combout\,
	combout => \core1|alu_1|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X49_Y29_N18
\core1|alu_mem_result[24]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~134_combout\ = (\core1|alu_1|ShiftRight0~93_combout\ & (((\core1|alu_mem_result[24]~133_combout\)))) # (!\core1|alu_1|ShiftRight0~93_combout\ & ((\core1|alu_mem_result[24]~133_combout\ & (\core1|alu_1|ShiftLeft0~51_combout\)) # 
-- (!\core1|alu_mem_result[24]~133_combout\ & ((\core1|alu_1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~93_combout\,
	datab => \core1|alu_1|ShiftLeft0~51_combout\,
	datac => \core1|alu_mem_result[24]~133_combout\,
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_mem_result[24]~134_combout\);

-- Location: LCCOMB_X49_Y29_N28
\core1|alu_mem_result[24]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~135_combout\ = (\core1|alu_1|Selector23~5_combout\ & (\core1|rs_val_2_r\(24) & (\core1|rd_val_2_r\(24)))) # (!\core1|alu_1|Selector23~5_combout\ & (((\core1|alu_mem_result[24]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|rs_val_2_r\(24),
	datac => \core1|rd_val_2_r\(24),
	datad => \core1|alu_mem_result[24]~134_combout\,
	combout => \core1|alu_mem_result[24]~135_combout\);

-- Location: LCCOMB_X49_Y29_N14
\core1|alu_mem_result[24]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~226_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|alu_mem_result[24]~135_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(2) & ((\core1|alu_mem_result[24]~135_combout\))) # 
-- (!\core1|instruction_2_r.opcode\(2) & (\core1|instruction_2_r.opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_mem_result[24]~135_combout\,
	combout => \core1|alu_mem_result[24]~226_combout\);

-- Location: LCCOMB_X49_Y29_N22
\core1|alu_mem_result[24]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~136_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_mem_result[24]~226_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_mem_result[24]~226_combout\ & (\core1|alu_1|Add1~48_combout\)) # 
-- (!\core1|alu_mem_result[24]~226_combout\ & ((\core1|alu_1|Add0~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~48_combout\,
	datac => \core1|alu_mem_result[24]~226_combout\,
	datad => \core1|alu_1|Add0~48_combout\,
	combout => \core1|alu_mem_result[24]~136_combout\);

-- Location: LCCOMB_X53_Y29_N30
\core1|alu_1|ShiftRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~34_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(26))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rd_val_2_r\(24),
	combout => \core1|alu_1|ShiftRight0~34_combout\);

-- Location: LCCOMB_X53_Y29_N24
\core1|alu_1|ShiftRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~35_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~33_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~34_combout\,
	datad => \core1|alu_1|ShiftRight0~33_combout\,
	combout => \core1|alu_1|ShiftRight0~35_combout\);

-- Location: LCCOMB_X53_Y32_N6
\core1|alu_1|ShiftRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~36_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~32_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~32_combout\,
	datad => \core1|alu_1|ShiftRight0~35_combout\,
	combout => \core1|alu_1|ShiftRight0~36_combout\);

-- Location: LCCOMB_X51_Y32_N8
\core1|alu_1|ShiftLeft1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~89_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~80_combout\))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~88_combout\,
	datad => \core1|alu_1|ShiftLeft1~80_combout\,
	combout => \core1|alu_1|ShiftLeft1~89_combout\);

-- Location: LCCOMB_X51_Y32_N18
\core1|alu_1|ShiftLeft1~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~146_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~89_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~85_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft1~85_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~89_combout\,
	datad => \core1|alu_1|ShiftLeft1~85_combout\,
	combout => \core1|alu_1|ShiftLeft1~146_combout\);

-- Location: LCCOMB_X51_Y32_N12
\core1|alu_1|ShiftLeft1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~118_combout\ = (\core1|alu_1|ShiftLeft1~116_combout\ & (((!\core1|alu_1|ShiftLeft1~43_combout\)))) # (!\core1|alu_1|ShiftLeft1~116_combout\ & ((\core1|alu_1|ShiftLeft1~43_combout\ & (\core1|alu_1|ShiftLeft1~154_combout\)) # 
-- (!\core1|alu_1|ShiftLeft1~43_combout\ & ((\core1|alu_1|ShiftLeft1~146_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~116_combout\,
	datab => \core1|alu_1|ShiftLeft1~154_combout\,
	datac => \core1|alu_1|ShiftLeft1~43_combout\,
	datad => \core1|alu_1|ShiftLeft1~146_combout\,
	combout => \core1|alu_1|ShiftLeft1~118_combout\);

-- Location: LCCOMB_X53_Y34_N8
\core1|alu_1|ShiftLeft1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~42_combout\ = (!\core1|rs_val_2_r\(0) & (!\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(2) & \core1|rd_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~42_combout\);

-- Location: LCCOMB_X52_Y33_N30
\core1|alu_1|ShiftLeft1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~66_combout\ = (\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~52_combout\)) # (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~52_combout\,
	datad => \core1|alu_1|ShiftLeft1~65_combout\,
	combout => \core1|alu_1|ShiftLeft1~66_combout\);

-- Location: LCCOMB_X52_Y33_N20
\core1|alu_1|ShiftLeft1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~64_combout\ = (\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~47_combout\)) # (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~47_combout\,
	datad => \core1|alu_1|ShiftLeft1~58_combout\,
	combout => \core1|alu_1|ShiftLeft1~64_combout\);

-- Location: LCCOMB_X52_Y33_N28
\core1|alu_1|ShiftLeft1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~67_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~64_combout\))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~66_combout\,
	datad => \core1|alu_1|ShiftLeft1~64_combout\,
	combout => \core1|alu_1|ShiftLeft1~67_combout\);

-- Location: LCCOMB_X52_Y33_N6
\core1|alu_1|ShiftLeft1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~68_combout\ = (\core1|alu_1|ShiftLeft1~67_combout\) # ((\core1|alu_1|Add2~3_combout\ & \core1|alu_1|ShiftLeft1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft1~42_combout\,
	datad => \core1|alu_1|ShiftLeft1~67_combout\,
	combout => \core1|alu_1|ShiftLeft1~68_combout\);

-- Location: LCCOMB_X51_Y32_N6
\core1|alu_1|ShiftLeft1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~119_combout\ = (\core1|alu_1|ShiftLeft1~118_combout\ & (((\core1|alu_1|ShiftLeft1~68_combout\)) # (!\core1|alu_1|ShiftLeft1~116_combout\))) # (!\core1|alu_1|ShiftLeft1~118_combout\ & (\core1|alu_1|ShiftLeft1~116_combout\ & 
-- (\core1|alu_1|ShiftLeft1~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~118_combout\,
	datab => \core1|alu_1|ShiftLeft1~116_combout\,
	datac => \core1|alu_1|ShiftLeft1~150_combout\,
	datad => \core1|alu_1|ShiftLeft1~68_combout\,
	combout => \core1|alu_1|ShiftLeft1~119_combout\);

-- Location: LCCOMB_X51_Y32_N20
\core1|alu_1|result_o~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~150_combout\ = (\core1|alu_1|ShiftLeft1~119_combout\) # ((!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~36_combout\ & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~36_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft1~119_combout\,
	combout => \core1|alu_1|result_o~150_combout\);

-- Location: LCCOMB_X49_Y29_N0
\core1|alu_mem_result[24]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~137_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|result_o~150_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_mem_result[24]~136_combout\)))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_mem_result[24]~136_combout\,
	datad => \core1|alu_1|result_o~150_combout\,
	combout => \core1|alu_mem_result[24]~137_combout\);

-- Location: LCCOMB_X49_Y29_N26
\core1|alu_mem_result[24]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~138_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[24]~137_combout\ & (\core1|alu_1|result_o~127_combout\)) # (!\core1|alu_mem_result[24]~137_combout\ & ((\core1|alu_1|result_o~126_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[24]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~127_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|result_o~126_combout\,
	datad => \core1|alu_mem_result[24]~137_combout\,
	combout => \core1|alu_mem_result[24]~138_combout\);

-- Location: LCCOMB_X49_Y29_N12
\core1|alu_mem_result[24]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[24]~141_combout\ = (\core1|alu_mem_result[24]~140_combout\ & (((\core1|alu_mem_result[24]~138_combout\) # (!\core1|alu_1|Selector23~22_combout\)))) # (!\core1|alu_mem_result[24]~140_combout\ & (!\core1|alu_1|result_o~125_combout\ & 
-- ((\core1|alu_1|Selector23~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[24]~140_combout\,
	datab => \core1|alu_1|result_o~125_combout\,
	datac => \core1|alu_mem_result[24]~138_combout\,
	datad => \core1|alu_1|Selector23~22_combout\,
	combout => \core1|alu_mem_result[24]~141_combout\);

-- Location: LCCOMB_X49_Y29_N24
\core1|wd_val_3_r~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~34_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[26]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[24]~141_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[26]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|wd_val_3_r~28_combout\,
	datad => \core1|alu_mem_result[24]~141_combout\,
	combout => \core1|wd_val_3_r~34_combout\);

-- Location: FF_X49_Y29_N25
\core1|wd_val_3_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~34_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(24));

-- Location: LCCOMB_X48_Y28_N0
\core1|rf_wd[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~24_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[24]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[24]~input_o\,
	datad => \core1|wd_val_3_r\(24),
	combout => \core1|rf_wd[24]~24_combout\);

-- Location: LCCOMB_X57_Y28_N26
\core1|rd_val_2_r~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~79_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((!\core1|rd_val_2_r[11]~8_combout\ & \core1|rf|RF_rtl_0|auto_generated|ram_block1a23\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|wd_val_3_r\(23)) # 
-- ((\core1|rd_val_2_r[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(23),
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a23\,
	combout => \core1|rd_val_2_r~79_combout\);

-- Location: FF_X55_Y28_N1
\core1|rf|RF_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(36));

-- Location: LCCOMB_X55_Y28_N0
\core1|rd_val_2_r~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~80_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & ((\core1|rd_val_2_r~79_combout\) # (\core1|rf|RF_rtl_0_bypass\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r~79_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(36),
	datad => \core1|rd_val_2_r[11]~10_combout\,
	combout => \core1|rd_val_2_r~80_combout\);

-- Location: LCCOMB_X54_Y28_N30
\core1|alu_mem_result[23]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[23]~132_combout\ = (\core1|alu_mem_result[23]~131_combout\ & !\core1|alu_1|WideNor7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_mem_result[23]~131_combout\,
	datad => \core1|alu_1|WideNor7~1_combout\,
	combout => \core1|alu_mem_result[23]~132_combout\);

-- Location: LCCOMB_X54_Y28_N28
\core1|rd_val_2_r~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~81_combout\ = (\core1|rd_val_2_r~80_combout\ & ((\core1|rd_val_2_r~79_combout\ & ((\core1|alu_mem_result[23]~132_combout\) # (!\core1|rd_val_2_r[11]~8_combout\))) # (!\core1|rd_val_2_r~79_combout\ & 
-- ((\core1|rd_val_2_r[11]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~79_combout\,
	datab => \core1|rd_val_2_r~80_combout\,
	datac => \core1|alu_mem_result[23]~132_combout\,
	datad => \core1|rd_val_2_r[11]~8_combout\,
	combout => \core1|rd_val_2_r~81_combout\);

-- Location: FF_X54_Y28_N29
\core1|rd_val_2_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~81_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(23));

-- Location: LCCOMB_X56_Y29_N26
\core1|alu_1|result_o~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~122_combout\ = \core1|rd_val_2_r\(23) $ (\core1|rs_val_2_r\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(23),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~122_combout\);

-- Location: LCCOMB_X56_Y29_N4
\core1|alu_1|result_o~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~121_combout\ = \core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(26),
	datac => \core1|rs_val_2_r\(30),
	datad => \core1|rs_val_2_r\(9),
	combout => \core1|alu_1|result_o~121_combout\);

-- Location: LCCOMB_X54_Y28_N0
\core1|alu_1|ShiftRight0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~62_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(25)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(23),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(25),
	combout => \core1|alu_1|ShiftRight0~62_combout\);

-- Location: LCCOMB_X53_Y29_N26
\core1|alu_1|ShiftRight0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~82_combout\ = (\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~34_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~34_combout\,
	datad => \core1|alu_1|ShiftRight0~62_combout\,
	combout => \core1|alu_1|ShiftRight0~82_combout\);

-- Location: LCCOMB_X53_Y29_N4
\core1|alu_1|ShiftRight0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~59_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(29)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(27),
	datad => \core1|rd_val_2_r\(29),
	combout => \core1|alu_1|ShiftRight0~59_combout\);

-- Location: LCCOMB_X53_Y29_N18
\core1|alu_1|ShiftRight0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~79_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(30))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|alu_1|ShiftRight0~79_combout\);

-- Location: LCCOMB_X53_Y29_N16
\core1|alu_1|ShiftRight0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~80_combout\ = (\core1|alu_1|ShiftRight0~79_combout\) # ((!\core1|rs_val_2_r\(0) & \core1|alu_1|ShiftRight0~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~59_combout\,
	datad => \core1|alu_1|ShiftRight0~79_combout\,
	combout => \core1|alu_1|ShiftRight0~80_combout\);

-- Location: LCCOMB_X53_Y29_N0
\core1|alu_1|result_o~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~34_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~80_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~82_combout\,
	datad => \core1|alu_1|ShiftRight0~80_combout\,
	combout => \core1|alu_1|result_o~34_combout\);

-- Location: LCCOMB_X53_Y29_N14
\core1|alu_1|ShiftRight0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~110_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31) & (!\core1|alu_1|ShiftLeft0~4_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|result_o~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~4_combout\,
	datad => \core1|alu_1|result_o~34_combout\,
	combout => \core1|alu_1|ShiftRight0~110_combout\);

-- Location: LCCOMB_X55_Y31_N16
\core1|alu_1|ShiftLeft1~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~143_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~50_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~44_combout\)))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- (\core1|alu_1|ShiftLeft1~44_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftLeft1~50_combout\,
	combout => \core1|alu_1|ShiftLeft1~143_combout\);

-- Location: LCCOMB_X55_Y31_N28
\core1|alu_1|ShiftLeft1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~62_combout\ = (!\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~55_combout\))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|alu_1|ShiftLeft1~61_combout\,
	datac => \core1|alu_1|Add2~0_combout\,
	datad => \core1|alu_1|ShiftLeft1~55_combout\,
	combout => \core1|alu_1|ShiftLeft1~62_combout\);

-- Location: LCCOMB_X55_Y31_N6
\core1|alu_1|ShiftLeft1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~63_combout\ = (\core1|alu_1|ShiftLeft1~62_combout\) # ((\core1|alu_1|ShiftLeft1~143_combout\ & \core1|alu_1|Add2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~143_combout\,
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|ShiftLeft1~62_combout\,
	combout => \core1|alu_1|ShiftLeft1~63_combout\);

-- Location: LCCOMB_X55_Y34_N14
\core1|alu_1|ShiftLeft1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~113_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~92_combout\))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~98_combout\,
	datad => \core1|alu_1|ShiftLeft1~92_combout\,
	combout => \core1|alu_1|ShiftLeft1~113_combout\);

-- Location: LCCOMB_X56_Y28_N28
\core1|alu_1|ShiftLeft1~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~153_combout\ = (\core1|alu_1|ShiftLeft1~106_combout\ & ((\core1|alu_1|ShiftLeft1~114_combout\) # (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(1))))) # (!\core1|alu_1|ShiftLeft1~106_combout\ & (\core1|alu_1|ShiftLeft1~114_combout\ & 
-- (\core1|rs_val_2_r\(0) $ (!\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~106_combout\,
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~114_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft1~153_combout\);

-- Location: LCCOMB_X55_Y34_N28
\core1|alu_1|ShiftLeft1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~115_combout\ = (\core1|alu_1|ShiftLeft1~113_combout\) # ((!\core1|alu_1|Add2~1_combout\ & \core1|alu_1|ShiftLeft1~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~113_combout\,
	datad => \core1|alu_1|ShiftLeft1~153_combout\,
	combout => \core1|alu_1|ShiftLeft1~115_combout\);

-- Location: LCCOMB_X55_Y34_N30
\core1|alu_1|result_o~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~123_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft1~63_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft1~63_combout\,
	datad => \core1|alu_1|ShiftLeft1~115_combout\,
	combout => \core1|alu_1|result_o~123_combout\);

-- Location: LCCOMB_X53_Y34_N6
\core1|alu_1|ShiftLeft1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~90_combout\ = (\core1|rs_val_2_r\(4) & (\core1|rs_val_2_r\(3) $ (\core1|alu_1|ShiftLeft0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~4_combout\,
	combout => \core1|alu_1|ShiftLeft1~90_combout\);

-- Location: LCCOMB_X53_Y34_N16
\core1|alu_1|ShiftLeft1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~112_combout\ = (\core1|alu_1|ShiftLeft1~90_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~83_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~90_combout\,
	datab => \core1|alu_1|ShiftLeft1~83_combout\,
	datac => \core1|alu_1|ShiftLeft1~87_combout\,
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|ShiftLeft1~112_combout\);

-- Location: LCCOMB_X56_Y29_N8
\core1|alu_1|result_o~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~124_combout\ = (\core1|alu_1|result_o~123_combout\) # ((\core1|alu_1|ShiftLeft1~112_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~110_combout\,
	datac => \core1|alu_1|result_o~123_combout\,
	datad => \core1|alu_1|ShiftLeft1~112_combout\,
	combout => \core1|alu_1|result_o~124_combout\);

-- Location: LCCOMB_X51_Y29_N26
\core1|alu_mem_result[22]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~60_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(0)) # (!\core1|instruction_2_r.opcode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_mem_result[22]~60_combout\);

-- Location: LCCOMB_X56_Y31_N20
\core1|alu_mem_result[22]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~58_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(2)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & !\core1|instruction_2_r.opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_mem_result[22]~58_combout\);

-- Location: LCCOMB_X53_Y25_N12
\core1|alu_mem_result[22]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~55_combout\ = (\core1|rs_val_2_r\(4)) # (!\core1|instruction_2_r.opcode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_mem_result[22]~55_combout\);

-- Location: LCCOMB_X55_Y31_N20
\core1|alu_1|ShiftLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~18_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~44_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftLeft1~50_combout\,
	combout => \core1|alu_1|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X55_Y31_N18
\core1|alu_1|ShiftLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~19_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~55_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~61_combout\,
	datad => \core1|alu_1|ShiftLeft1~55_combout\,
	combout => \core1|alu_1|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X56_Y29_N0
\core1|alu_1|ShiftLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~20_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~18_combout\) # (\core1|alu_1|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~18_combout\,
	datad => \core1|alu_1|ShiftLeft0~19_combout\,
	combout => \core1|alu_1|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X51_Y32_N10
\core1|alu_mem_result[22]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~54_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(3)) # (\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_mem_result[22]~54_combout\);

-- Location: LCCOMB_X54_Y31_N6
\core1|alu_1|ShiftLeft0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~47_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~40_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~46_combout\,
	datad => \core1|alu_1|ShiftLeft0~40_combout\,
	combout => \core1|alu_1|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X53_Y33_N14
\core1|alu_1|ShiftLeft0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~69_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~106_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~114_combout\,
	datad => \core1|alu_1|ShiftLeft1~106_combout\,
	combout => \core1|alu_1|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X54_Y31_N30
\core1|alu_1|ShiftLeft0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~68_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~92_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~98_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft1~92_combout\,
	combout => \core1|alu_1|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X53_Y33_N28
\core1|alu_1|ShiftLeft0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~70_combout\ = (\core1|alu_1|ShiftLeft0~68_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~69_combout\,
	datad => \core1|alu_1|ShiftLeft0~68_combout\,
	combout => \core1|alu_1|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X56_Y29_N2
\core1|alu_mem_result[23]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[23]~124_combout\ = (\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_mem_result[22]~55_combout\) # ((\core1|alu_1|ShiftLeft0~47_combout\)))) # (!\core1|alu_mem_result[22]~54_combout\ & (!\core1|alu_mem_result[22]~55_combout\ & 
-- ((\core1|alu_1|ShiftLeft0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~54_combout\,
	datab => \core1|alu_mem_result[22]~55_combout\,
	datac => \core1|alu_1|ShiftLeft0~47_combout\,
	datad => \core1|alu_1|ShiftLeft0~70_combout\,
	combout => \core1|alu_mem_result[23]~124_combout\);

-- Location: LCCOMB_X56_Y29_N16
\core1|alu_mem_result[23]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[23]~125_combout\ = (\core1|alu_mem_result[22]~55_combout\ & ((\core1|alu_mem_result[23]~124_combout\ & (\core1|alu_1|ShiftLeft0~20_combout\)) # (!\core1|alu_mem_result[23]~124_combout\ & ((\core1|alu_1|Add0~46_combout\))))) # 
-- (!\core1|alu_mem_result[22]~55_combout\ & (((\core1|alu_mem_result[23]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~55_combout\,
	datab => \core1|alu_1|ShiftLeft0~20_combout\,
	datac => \core1|alu_1|Add0~46_combout\,
	datad => \core1|alu_mem_result[23]~124_combout\,
	combout => \core1|alu_mem_result[23]~125_combout\);

-- Location: LCCOMB_X56_Y29_N18
\core1|alu_mem_result[23]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[23]~126_combout\ = (\core1|alu_mem_result[22]~58_combout\ & (\core1|alu_1|Add1~46_combout\ & (!\core1|instruction_2_r.opcode\(2)))) # (!\core1|alu_mem_result[22]~58_combout\ & (((\core1|instruction_2_r.opcode\(2)) # 
-- (\core1|alu_mem_result[23]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~46_combout\,
	datab => \core1|alu_mem_result[22]~58_combout\,
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_mem_result[23]~125_combout\,
	combout => \core1|alu_mem_result[23]~126_combout\);

-- Location: LCCOMB_X56_Y29_N24
\core1|alu_mem_result[23]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[23]~127_combout\ = (\core1|alu_mem_result[22]~60_combout\ & ((\core1|rs_val_2_r\(23) & (\core1|rd_val_2_r\(23) & \core1|alu_mem_result[23]~126_combout\)) # (!\core1|rs_val_2_r\(23) & (!\core1|rd_val_2_r\(23) & 
-- !\core1|alu_mem_result[23]~126_combout\)))) # (!\core1|alu_mem_result[22]~60_combout\ & (((\core1|alu_mem_result[23]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datac => \core1|alu_mem_result[22]~60_combout\,
	datad => \core1|alu_mem_result[23]~126_combout\,
	combout => \core1|alu_mem_result[23]~127_combout\);

-- Location: LCCOMB_X56_Y29_N10
\core1|alu_mem_result[23]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[23]~128_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|result_o~124_combout\)) # (!\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_mem_result[23]~127_combout\))))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|result_o~124_combout\,
	datad => \core1|alu_mem_result[23]~127_combout\,
	combout => \core1|alu_mem_result[23]~128_combout\);

-- Location: LCCOMB_X56_Y29_N28
\core1|alu_mem_result[23]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[23]~129_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[23]~128_combout\ & (\core1|alu_1|result_o~122_combout\)) # (!\core1|alu_mem_result[23]~128_combout\ & ((\core1|alu_1|result_o~121_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[23]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~122_combout\,
	datab => \core1|alu_1|result_o~121_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[23]~128_combout\,
	combout => \core1|alu_mem_result[23]~129_combout\);

-- Location: LCCOMB_X56_Y29_N30
\core1|alu_mem_result[23]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[23]~131_combout\ = (\core1|alu_mem_result[23]~130_combout\ & (((\core1|alu_mem_result[23]~129_combout\) # (!\core1|alu_mem_result[22]~64_combout\)))) # (!\core1|alu_mem_result[23]~130_combout\ & (\core1|alu_1|result_o~120_combout\ & 
-- (\core1|alu_mem_result[22]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[23]~130_combout\,
	datab => \core1|alu_1|result_o~120_combout\,
	datac => \core1|alu_mem_result[22]~64_combout\,
	datad => \core1|alu_mem_result[23]~129_combout\,
	combout => \core1|alu_mem_result[23]~131_combout\);

-- Location: LCCOMB_X57_Y28_N12
\core1|wd_val_3_r~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~49_combout\ = (\n_reset~input_o\ & (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[23]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[23]~131_combout\,
	combout => \core1|wd_val_3_r~49_combout\);

-- Location: FF_X57_Y28_N13
\core1|wd_val_3_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~49_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(23));

-- Location: LCCOMB_X57_Y28_N16
\core1|rf_wd[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~23_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[23]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[23]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(23),
	combout => \core1|rf_wd[23]~23_combout\);

-- Location: FF_X50_Y28_N17
\core1|rf|RF_rtl_1_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(35));

-- Location: LCCOMB_X50_Y28_N18
\core1|rs_val_2_r~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~52_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\) # ((\core1|alu_mem_result[22]~123_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & (!\core1|rs_val_2_r[11]~82_combout\ & 
-- (\core1|wd_val_3_r\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|wd_val_3_r\(22),
	datad => \core1|alu_mem_result[22]~123_combout\,
	combout => \core1|rs_val_2_r~52_combout\);

-- Location: LCCOMB_X50_Y28_N16
\core1|rs_val_2_r~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~53_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rs_val_2_r~52_combout\ & ((\core1|rf|RF_rtl_1_bypass\(35)))) # (!\core1|rs_val_2_r~52_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a22\)))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a22\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(35),
	datad => \core1|rs_val_2_r~52_combout\,
	combout => \core1|rs_val_2_r~53_combout\);

-- Location: LCCOMB_X50_Y28_N30
\core1|rs_val_2_r~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~54_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~53_combout\,
	combout => \core1|rs_val_2_r~54_combout\);

-- Location: FF_X50_Y28_N31
\core1|rs_val_2_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~54_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(22));

-- Location: LCCOMB_X55_Y25_N12
\core1|alu_mem_result[22]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~121_combout\ = (\core1|alu_mem_result[22]~65_combout\ & (((!\core1|alu_mem_result[22]~66_combout\)))) # (!\core1|alu_mem_result[22]~65_combout\ & ((\core1|alu_mem_result[22]~66_combout\ & (\from_mem_flat_i[24]~input_o\)) # 
-- (!\core1|alu_mem_result[22]~66_combout\ & ((\core1|rs_val_2_r\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[24]~input_o\,
	datab => \core1|rs_val_2_r\(22),
	datac => \core1|alu_mem_result[22]~65_combout\,
	datad => \core1|alu_mem_result[22]~66_combout\,
	combout => \core1|alu_mem_result[22]~121_combout\);

-- Location: LCCOMB_X50_Y27_N30
\core1|alu_1|result_o~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~116_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datac => \core1|rs_val_2_r\(25),
	datad => \core1|rs_val_2_r\(29),
	combout => \core1|alu_1|result_o~116_combout\);

-- Location: LCCOMB_X53_Y25_N6
\core1|alu_1|result_o~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~117_combout\ = \core1|rs_val_2_r\(22) $ (\core1|rd_val_2_r\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(22),
	datad => \core1|rd_val_2_r\(22),
	combout => \core1|alu_1|result_o~117_combout\);

-- Location: LCCOMB_X52_Y33_N18
\core1|alu_1|ShiftLeft1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~108_combout\ = (\core1|alu_1|ShiftLeft1~90_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~81_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~90_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~81_combout\,
	datad => \core1|alu_1|ShiftLeft1~85_combout\,
	combout => \core1|alu_1|ShiftLeft1~108_combout\);

-- Location: LCCOMB_X51_Y33_N26
\core1|alu_1|result_o~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~118_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~60_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft1~111_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft1~60_combout\,
	combout => \core1|alu_1|result_o~118_combout\);

-- Location: LCCOMB_X53_Y29_N22
\core1|alu_1|ShiftRight0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~60_combout\ = (\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~59_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~59_combout\,
	datad => \core1|alu_1|ShiftRight0~55_combout\,
	combout => \core1|alu_1|ShiftRight0~60_combout\);

-- Location: LCCOMB_X52_Y29_N22
\core1|alu_1|ShiftRight0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~48_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(24))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(22),
	combout => \core1|alu_1|ShiftRight0~48_combout\);

-- Location: LCCOMB_X52_Y29_N10
\core1|alu_1|ShiftRight0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~63_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~62_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~48_combout\,
	datad => \core1|alu_1|ShiftRight0~62_combout\,
	combout => \core1|alu_1|ShiftRight0~63_combout\);

-- Location: LCCOMB_X51_Y30_N10
\core1|alu_1|result_o~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~30_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~60_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~60_combout\,
	datad => \core1|alu_1|ShiftRight0~63_combout\,
	combout => \core1|alu_1|result_o~30_combout\);

-- Location: LCCOMB_X51_Y30_N4
\core1|alu_1|ShiftRight0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~106_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~31_combout\ & (\core1|alu_1|ShiftLeft0~5_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|result_o~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~31_combout\,
	datab => \core1|alu_1|ShiftLeft0~5_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|result_o~30_combout\,
	combout => \core1|alu_1|ShiftRight0~106_combout\);

-- Location: LCCOMB_X51_Y33_N28
\core1|alu_1|result_o~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~119_combout\ = (\core1|alu_1|ShiftLeft1~108_combout\) # ((\core1|alu_1|result_o~118_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft1~108_combout\,
	datac => \core1|alu_1|result_o~118_combout\,
	datad => \core1|alu_1|ShiftRight0~106_combout\,
	combout => \core1|alu_1|result_o~119_combout\);

-- Location: LCCOMB_X52_Y32_N6
\core1|alu_1|ShiftLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~17_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~15_combout\) # (\core1|alu_1|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~15_combout\,
	datad => \core1|alu_1|ShiftLeft0~16_combout\,
	combout => \core1|alu_1|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X51_Y29_N16
\core1|alu_mem_result[22]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~115_combout\ = (\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_mem_result[22]~55_combout\ & ((\core1|alu_1|ShiftLeft0~17_combout\))) # (!\core1|alu_mem_result[22]~55_combout\ & (\core1|alu_1|ShiftLeft0~44_combout\)))) # 
-- (!\core1|alu_mem_result[22]~54_combout\ & (\core1|alu_mem_result[22]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~54_combout\,
	datab => \core1|alu_mem_result[22]~55_combout\,
	datac => \core1|alu_1|ShiftLeft0~44_combout\,
	datad => \core1|alu_1|ShiftLeft0~17_combout\,
	combout => \core1|alu_mem_result[22]~115_combout\);

-- Location: LCCOMB_X51_Y29_N6
\core1|alu_mem_result[22]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~116_combout\ = (\core1|alu_mem_result[22]~54_combout\ & (((\core1|alu_mem_result[22]~115_combout\)))) # (!\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_mem_result[22]~115_combout\ & ((\core1|alu_1|Add0~44_combout\))) # 
-- (!\core1|alu_mem_result[22]~115_combout\ & (\core1|alu_1|ShiftLeft0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~67_combout\,
	datab => \core1|alu_mem_result[22]~54_combout\,
	datac => \core1|alu_1|Add0~44_combout\,
	datad => \core1|alu_mem_result[22]~115_combout\,
	combout => \core1|alu_mem_result[22]~116_combout\);

-- Location: LCCOMB_X51_Y29_N28
\core1|alu_mem_result[22]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~117_combout\ = (\core1|instruction_2_r.opcode\(2) & (!\core1|alu_mem_result[22]~58_combout\)) # (!\core1|instruction_2_r.opcode\(2) & ((\core1|alu_mem_result[22]~58_combout\ & (\core1|alu_1|Add1~44_combout\)) # 
-- (!\core1|alu_mem_result[22]~58_combout\ & ((\core1|alu_mem_result[22]~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|alu_mem_result[22]~58_combout\,
	datac => \core1|alu_1|Add1~44_combout\,
	datad => \core1|alu_mem_result[22]~116_combout\,
	combout => \core1|alu_mem_result[22]~117_combout\);

-- Location: LCCOMB_X51_Y29_N18
\core1|alu_mem_result[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~118_combout\ = (\core1|alu_mem_result[22]~60_combout\ & ((\core1|rd_val_2_r\(22) & (\core1|rs_val_2_r\(22) & \core1|alu_mem_result[22]~117_combout\)) # (!\core1|rd_val_2_r\(22) & (!\core1|rs_val_2_r\(22) & 
-- !\core1|alu_mem_result[22]~117_combout\)))) # (!\core1|alu_mem_result[22]~60_combout\ & (((\core1|alu_mem_result[22]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datab => \core1|rs_val_2_r\(22),
	datac => \core1|alu_mem_result[22]~60_combout\,
	datad => \core1|alu_mem_result[22]~117_combout\,
	combout => \core1|alu_mem_result[22]~118_combout\);

-- Location: LCCOMB_X50_Y28_N20
\core1|alu_mem_result[22]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~119_combout\ = (\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|result_o~119_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (((\core1|alu_mem_result[22]~118_combout\)) # 
-- (!\core1|alu_1|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~119_combout\,
	datad => \core1|alu_mem_result[22]~118_combout\,
	combout => \core1|alu_mem_result[22]~119_combout\);

-- Location: LCCOMB_X50_Y28_N2
\core1|alu_mem_result[22]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~120_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[22]~119_combout\ & ((\core1|alu_1|result_o~117_combout\))) # (!\core1|alu_mem_result[22]~119_combout\ & (\core1|alu_1|result_o~116_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[22]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~116_combout\,
	datab => \core1|alu_1|result_o~117_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[22]~119_combout\,
	combout => \core1|alu_mem_result[22]~120_combout\);

-- Location: LCCOMB_X50_Y28_N28
\core1|alu_mem_result[22]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[22]~122_combout\ = (\core1|alu_mem_result[22]~121_combout\ & (((\core1|alu_mem_result[22]~120_combout\) # (!\core1|alu_mem_result[22]~64_combout\)))) # (!\core1|alu_mem_result[22]~121_combout\ & (\core1|alu_1|result_o~115_combout\ & 
-- (\core1|alu_mem_result[22]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~115_combout\,
	datab => \core1|alu_mem_result[22]~121_combout\,
	datac => \core1|alu_mem_result[22]~64_combout\,
	datad => \core1|alu_mem_result[22]~120_combout\,
	combout => \core1|alu_mem_result[22]~122_combout\);

-- Location: LCCOMB_X50_Y28_N4
\core1|wd_val_3_r~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~48_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & (\n_reset~input_o\ & \core1|alu_mem_result[22]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|alu_mem_result[22]~122_combout\,
	combout => \core1|wd_val_3_r~48_combout\);

-- Location: FF_X50_Y28_N5
\core1|wd_val_3_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~48_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(22));

-- Location: LCCOMB_X50_Y28_N8
\core1|rf_wd[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~22_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[22]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \core1|wd_val_3_r\(22),
	datad => \net_packet_flat_i[22]~input_o\,
	combout => \core1|rf_wd[22]~22_combout\);

-- Location: LCCOMB_X57_Y32_N12
\core1|rs_val_2_r~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~49_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r[11]~15_combout\) # (\core1|rf|RF_rtl_1|auto_generated|ram_block1a21\)))) # (!\core1|rs_val_2_r[11]~82_combout\ & (\core1|wd_val_3_r\(21) & 
-- (!\core1|rs_val_2_r[11]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(21),
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|rs_val_2_r[11]~15_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a21\,
	combout => \core1|rs_val_2_r~49_combout\);

-- Location: FF_X57_Y32_N19
\core1|rf|RF_rtl_1_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(34));

-- Location: LCCOMB_X57_Y32_N18
\core1|rs_val_2_r~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~50_combout\ = (\core1|rs_val_2_r~49_combout\ & (((\core1|rf|RF_rtl_1_bypass\(34))) # (!\core1|rs_val_2_r[11]~15_combout\))) # (!\core1|rs_val_2_r~49_combout\ & (\core1|rs_val_2_r[11]~15_combout\ & 
-- ((\core1|alu_mem_result[21]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~49_combout\,
	datab => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(34),
	datad => \core1|alu_mem_result[21]~114_combout\,
	combout => \core1|rs_val_2_r~50_combout\);

-- Location: LCCOMB_X57_Y32_N24
\core1|rs_val_2_r~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~51_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~50_combout\,
	combout => \core1|rs_val_2_r~51_combout\);

-- Location: FF_X57_Y32_N25
\core1|rs_val_2_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~51_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(21));

-- Location: IOIBUF_X56_Y0_N1
\from_mem_flat_i[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(23),
	o => \from_mem_flat_i[23]~input_o\);

-- Location: LCCOMB_X55_Y25_N6
\core1|alu_mem_result[21]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[21]~112_combout\ = (\core1|alu_mem_result[22]~65_combout\ & (((!\core1|alu_mem_result[22]~66_combout\)))) # (!\core1|alu_mem_result[22]~65_combout\ & ((\core1|alu_mem_result[22]~66_combout\ & ((\from_mem_flat_i[23]~input_o\))) # 
-- (!\core1|alu_mem_result[22]~66_combout\ & (\core1|rs_val_2_r\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|alu_mem_result[22]~65_combout\,
	datac => \core1|alu_mem_result[22]~66_combout\,
	datad => \from_mem_flat_i[23]~input_o\,
	combout => \core1|alu_mem_result[21]~112_combout\);

-- Location: LCCOMB_X55_Y32_N18
\core1|alu_1|result_o~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~112_combout\ = \core1|rs_val_2_r\(21) $ (\core1|rd_val_2_r\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(21),
	datad => \core1|rd_val_2_r\(21),
	combout => \core1|alu_1|result_o~112_combout\);

-- Location: LCCOMB_X60_Y28_N20
\core1|alu_1|result_o~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~111_combout\ = \core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(7),
	datac => \core1|rs_val_2_r\(24),
	datad => \core1|rs_val_2_r\(28),
	combout => \core1|alu_1|result_o~111_combout\);

-- Location: LCCOMB_X54_Y34_N22
\core1|alu_1|result_o~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~113_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft1~57_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~57_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft1~107_combout\,
	combout => \core1|alu_1|result_o~113_combout\);

-- Location: LCCOMB_X53_Y34_N30
\core1|alu_1|ShiftLeft1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~104_combout\ = (\core1|alu_1|ShiftLeft1~90_combout\ & ((\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~78_combout\))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~90_combout\,
	datab => \core1|alu_1|ShiftLeft1~83_combout\,
	datac => \core1|alu_1|ShiftLeft1~78_combout\,
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|ShiftLeft1~104_combout\);

-- Location: LCCOMB_X52_Y29_N18
\core1|alu_1|ShiftRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~23_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(23))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(23),
	datad => \core1|rd_val_2_r\(21),
	combout => \core1|alu_1|ShiftRight0~23_combout\);

-- Location: LCCOMB_X52_Y29_N8
\core1|alu_1|ShiftRight0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~49_combout\ = (\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~48_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~48_combout\,
	datad => \core1|alu_1|ShiftRight0~23_combout\,
	combout => \core1|alu_1|ShiftRight0~49_combout\);

-- Location: LCCOMB_X52_Y29_N2
\core1|alu_1|ShiftRight0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~100_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~54_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~49_combout\,
	datac => \core1|alu_1|ShiftRight0~54_combout\,
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~100_combout\);

-- Location: LCCOMB_X52_Y29_N28
\core1|alu_1|ShiftRight0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~101_combout\ = (\core1|alu_1|ShiftRight0~100_combout\) # ((!\core1|rs_val_2_r\(3) & (\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~56_combout\,
	datad => \core1|alu_1|ShiftRight0~100_combout\,
	combout => \core1|alu_1|ShiftRight0~101_combout\);

-- Location: LCCOMB_X54_Y34_N12
\core1|alu_1|result_o~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~114_combout\ = (\core1|alu_1|result_o~113_combout\) # ((\core1|alu_1|ShiftLeft1~104_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~113_combout\,
	datab => \core1|alu_1|ShiftLeft1~104_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight0~101_combout\,
	combout => \core1|alu_1|result_o~114_combout\);

-- Location: LCCOMB_X55_Y31_N14
\core1|alu_1|ShiftLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~14_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~13_combout\) # ((\core1|alu_1|ShiftRight0~103_combout\ & \core1|alu_1|ShiftLeft1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~103_combout\,
	datab => \core1|alu_1|ShiftLeft1~50_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~13_combout\,
	combout => \core1|alu_1|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X55_Y32_N26
\core1|alu_mem_result[21]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[21]~106_combout\ = (\core1|alu_mem_result[22]~55_combout\ & (\core1|alu_mem_result[22]~54_combout\)) # (!\core1|alu_mem_result[22]~55_combout\ & ((\core1|alu_mem_result[22]~54_combout\ & (\core1|alu_1|ShiftLeft0~41_combout\)) # 
-- (!\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_1|ShiftLeft0~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~55_combout\,
	datab => \core1|alu_mem_result[22]~54_combout\,
	datac => \core1|alu_1|ShiftLeft0~41_combout\,
	datad => \core1|alu_1|ShiftLeft0~64_combout\,
	combout => \core1|alu_mem_result[21]~106_combout\);

-- Location: LCCOMB_X55_Y32_N8
\core1|alu_mem_result[21]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[21]~107_combout\ = (\core1|alu_mem_result[22]~55_combout\ & ((\core1|alu_mem_result[21]~106_combout\ & (\core1|alu_1|ShiftLeft0~14_combout\)) # (!\core1|alu_mem_result[21]~106_combout\ & ((\core1|alu_1|Add0~42_combout\))))) # 
-- (!\core1|alu_mem_result[22]~55_combout\ & (((\core1|alu_mem_result[21]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~55_combout\,
	datab => \core1|alu_1|ShiftLeft0~14_combout\,
	datac => \core1|alu_mem_result[21]~106_combout\,
	datad => \core1|alu_1|Add0~42_combout\,
	combout => \core1|alu_mem_result[21]~107_combout\);

-- Location: LCCOMB_X55_Y32_N6
\core1|alu_mem_result[21]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[21]~108_combout\ = (\core1|instruction_2_r.opcode\(2) & (!\core1|alu_mem_result[22]~58_combout\)) # (!\core1|instruction_2_r.opcode\(2) & ((\core1|alu_mem_result[22]~58_combout\ & ((\core1|alu_1|Add1~42_combout\))) # 
-- (!\core1|alu_mem_result[22]~58_combout\ & (\core1|alu_mem_result[21]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|alu_mem_result[22]~58_combout\,
	datac => \core1|alu_mem_result[21]~107_combout\,
	datad => \core1|alu_1|Add1~42_combout\,
	combout => \core1|alu_mem_result[21]~108_combout\);

-- Location: LCCOMB_X55_Y32_N20
\core1|alu_mem_result[21]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[21]~109_combout\ = (\core1|alu_mem_result[22]~60_combout\ & ((\core1|rd_val_2_r\(21) & (\core1|rs_val_2_r\(21) & \core1|alu_mem_result[21]~108_combout\)) # (!\core1|rd_val_2_r\(21) & (!\core1|rs_val_2_r\(21) & 
-- !\core1|alu_mem_result[21]~108_combout\)))) # (!\core1|alu_mem_result[22]~60_combout\ & (((\core1|alu_mem_result[21]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rs_val_2_r\(21),
	datac => \core1|alu_mem_result[22]~60_combout\,
	datad => \core1|alu_mem_result[21]~108_combout\,
	combout => \core1|alu_mem_result[21]~109_combout\);

-- Location: LCCOMB_X55_Y32_N10
\core1|alu_mem_result[21]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[21]~110_combout\ = (\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|result_o~114_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (((\core1|alu_mem_result[21]~109_combout\)) # 
-- (!\core1|alu_1|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~114_combout\,
	datad => \core1|alu_mem_result[21]~109_combout\,
	combout => \core1|alu_mem_result[21]~110_combout\);

-- Location: LCCOMB_X55_Y32_N12
\core1|alu_mem_result[21]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[21]~111_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[21]~110_combout\ & (\core1|alu_1|result_o~112_combout\)) # (!\core1|alu_mem_result[21]~110_combout\ & ((\core1|alu_1|result_o~111_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[21]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~112_combout\,
	datac => \core1|alu_1|result_o~111_combout\,
	datad => \core1|alu_mem_result[21]~110_combout\,
	combout => \core1|alu_mem_result[21]~111_combout\);

-- Location: LCCOMB_X55_Y32_N2
\core1|alu_mem_result[21]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[21]~113_combout\ = (\core1|alu_mem_result[22]~64_combout\ & ((\core1|alu_mem_result[21]~112_combout\ & ((\core1|alu_mem_result[21]~111_combout\))) # (!\core1|alu_mem_result[21]~112_combout\ & (\core1|alu_1|result_o~110_combout\)))) # 
-- (!\core1|alu_mem_result[22]~64_combout\ & (((\core1|alu_mem_result[21]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~110_combout\,
	datab => \core1|alu_mem_result[22]~64_combout\,
	datac => \core1|alu_mem_result[21]~112_combout\,
	datad => \core1|alu_mem_result[21]~111_combout\,
	combout => \core1|alu_mem_result[21]~113_combout\);

-- Location: LCCOMB_X57_Y32_N6
\core1|wd_val_3_r~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~47_combout\ = (\n_reset~input_o\ & (\core1|alu_mem_result[21]~113_combout\ & !\core1|alu_1|WideNor7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|alu_mem_result[21]~113_combout\,
	datad => \core1|alu_1|WideNor7~1_combout\,
	combout => \core1|wd_val_3_r~47_combout\);

-- Location: FF_X57_Y32_N7
\core1|wd_val_3_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~47_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(21));

-- Location: LCCOMB_X57_Y32_N22
\core1|rf_wd[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~21_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[21]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(21),
	datab => \net_packet_flat_i[21]~input_o\,
	datad => \core1|net_reg_write_cmd~combout\,
	combout => \core1|rf_wd[21]~21_combout\);

-- Location: LCCOMB_X57_Y27_N4
\core1|rf|RF~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~9_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1_bypass\(18))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF_rtl_1_bypass\(18),
	datac => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a5\,
	combout => \core1|rf|RF~9_combout\);

-- Location: LCCOMB_X57_Y27_N28
\core1|rs_val_2_r[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[5]~5_combout\ = (\core1|always3~3_combout\ & ((\core1|rf|RF~9_combout\))) # (!\core1|always3~3_combout\ & (\core1|wd_val_3_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(5),
	datab => \core1|rf|RF~9_combout\,
	datad => \core1|always3~3_combout\,
	combout => \core1|rs_val_2_r[5]~5_combout\);

-- Location: FF_X57_Y27_N29
\core1|rs_val_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[5]~5_combout\,
	asdata => \core1|Add2~23_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(5));

-- Location: LCCOMB_X51_Y27_N10
\core1|alu_1|result_o~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~105_combout\ = \core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(5),
	datac => \core1|rs_val_2_r\(30),
	datad => \core1|rs_val_2_r\(7),
	combout => \core1|alu_1|result_o~105_combout\);

-- Location: IOIBUF_X67_Y14_N22
\from_mem_flat_i[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(22),
	o => \from_mem_flat_i[22]~input_o\);

-- Location: LCCOMB_X55_Y25_N24
\core1|alu_mem_result[20]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[20]~103_combout\ = (\core1|alu_mem_result[22]~66_combout\ & (\from_mem_flat_i[22]~input_o\ & (!\core1|alu_mem_result[22]~65_combout\))) # (!\core1|alu_mem_result[22]~66_combout\ & (((\core1|alu_mem_result[22]~65_combout\) # 
-- (\core1|rs_val_2_r\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~66_combout\,
	datab => \from_mem_flat_i[22]~input_o\,
	datac => \core1|alu_mem_result[22]~65_combout\,
	datad => \core1|rs_val_2_r\(20),
	combout => \core1|alu_mem_result[20]~103_combout\);

-- Location: LCCOMB_X48_Y29_N26
\core1|alu_1|result_o~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~107_combout\ = \core1|rs_val_2_r\(20) $ (\core1|rd_val_2_r\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(20),
	datad => \core1|rd_val_2_r\(20),
	combout => \core1|alu_1|result_o~107_combout\);

-- Location: LCCOMB_X52_Y27_N26
\core1|alu_1|result_o~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~106_combout\ = \core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(23) $ (\core1|rs_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(6),
	datac => \core1|rs_val_2_r\(23),
	datad => \core1|rs_val_2_r\(27),
	combout => \core1|alu_1|result_o~106_combout\);

-- Location: LCCOMB_X52_Y29_N4
\core1|alu_1|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~24_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(22)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(22),
	combout => \core1|alu_1|ShiftRight0~24_combout\);

-- Location: LCCOMB_X52_Y29_N14
\core1|alu_1|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~25_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~23_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~24_combout\,
	datad => \core1|alu_1|ShiftRight0~23_combout\,
	combout => \core1|alu_1|ShiftRight0~25_combout\);

-- Location: LCCOMB_X53_Y32_N22
\core1|alu_1|ShiftRight0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~95_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~32_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~32_combout\,
	datad => \core1|alu_1|ShiftRight0~25_combout\,
	combout => \core1|alu_1|ShiftRight0~95_combout\);

-- Location: LCCOMB_X53_Y32_N20
\core1|alu_1|ShiftRight0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~96_combout\ = (\core1|alu_1|ShiftRight0~95_combout\) # ((\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~95_combout\,
	datad => \core1|alu_1|ShiftRight0~35_combout\,
	combout => \core1|alu_1|ShiftRight0~96_combout\);

-- Location: LCCOMB_X52_Y33_N24
\core1|alu_1|ShiftLeft1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~100_combout\ = (\core1|alu_1|ShiftLeft1~90_combout\ & ((\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~76_combout\))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~90_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~81_combout\,
	datad => \core1|alu_1|ShiftLeft1~76_combout\,
	combout => \core1|alu_1|ShiftLeft1~100_combout\);

-- Location: LCCOMB_X53_Y33_N24
\core1|alu_1|result_o~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~108_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft1~54_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~103_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~54_combout\,
	datad => \core1|alu_1|ShiftLeft1~103_combout\,
	combout => \core1|alu_1|result_o~108_combout\);

-- Location: LCCOMB_X48_Y29_N8
\core1|alu_1|result_o~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~109_combout\ = (\core1|alu_1|ShiftLeft1~100_combout\) # ((\core1|alu_1|result_o~108_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~96_combout\,
	datac => \core1|alu_1|ShiftLeft1~100_combout\,
	datad => \core1|alu_1|result_o~108_combout\,
	combout => \core1|alu_1|result_o~109_combout\);

-- Location: LCCOMB_X51_Y29_N0
\core1|alu_1|ShiftLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~12_combout\ = (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~11_combout\,
	combout => \core1|alu_1|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X51_Y29_N8
\core1|alu_mem_result[20]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[20]~97_combout\ = (\core1|alu_mem_result[22]~55_combout\ & (((\core1|alu_1|ShiftLeft0~12_combout\) # (!\core1|alu_mem_result[22]~54_combout\)))) # (!\core1|alu_mem_result[22]~55_combout\ & (\core1|alu_1|ShiftLeft0~37_combout\ & 
-- (\core1|alu_mem_result[22]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~37_combout\,
	datab => \core1|alu_mem_result[22]~55_combout\,
	datac => \core1|alu_mem_result[22]~54_combout\,
	datad => \core1|alu_1|ShiftLeft0~12_combout\,
	combout => \core1|alu_mem_result[20]~97_combout\);

-- Location: LCCOMB_X51_Y29_N2
\core1|alu_mem_result[20]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[20]~98_combout\ = (\core1|alu_mem_result[22]~54_combout\ & (((\core1|alu_mem_result[20]~97_combout\)))) # (!\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_mem_result[20]~97_combout\ & (\core1|alu_1|Add0~40_combout\)) # 
-- (!\core1|alu_mem_result[20]~97_combout\ & ((\core1|alu_1|ShiftLeft0~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~54_combout\,
	datab => \core1|alu_1|Add0~40_combout\,
	datac => \core1|alu_mem_result[20]~97_combout\,
	datad => \core1|alu_1|ShiftLeft0~61_combout\,
	combout => \core1|alu_mem_result[20]~98_combout\);

-- Location: LCCOMB_X51_Y29_N20
\core1|alu_mem_result[20]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[20]~99_combout\ = (\core1|alu_mem_result[22]~58_combout\ & (!\core1|instruction_2_r.opcode\(2) & (\core1|alu_1|Add1~40_combout\))) # (!\core1|alu_mem_result[22]~58_combout\ & ((\core1|instruction_2_r.opcode\(2)) # 
-- ((\core1|alu_mem_result[20]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~58_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Add1~40_combout\,
	datad => \core1|alu_mem_result[20]~98_combout\,
	combout => \core1|alu_mem_result[20]~99_combout\);

-- Location: LCCOMB_X51_Y29_N22
\core1|alu_mem_result[20]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[20]~100_combout\ = (\core1|alu_mem_result[22]~60_combout\ & ((\core1|rs_val_2_r\(20) & (\core1|rd_val_2_r\(20) & \core1|alu_mem_result[20]~99_combout\)) # (!\core1|rs_val_2_r\(20) & (!\core1|rd_val_2_r\(20) & 
-- !\core1|alu_mem_result[20]~99_combout\)))) # (!\core1|alu_mem_result[22]~60_combout\ & (((\core1|alu_mem_result[20]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rd_val_2_r\(20),
	datac => \core1|alu_mem_result[22]~60_combout\,
	datad => \core1|alu_mem_result[20]~99_combout\,
	combout => \core1|alu_mem_result[20]~100_combout\);

-- Location: LCCOMB_X48_Y29_N6
\core1|alu_mem_result[20]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[20]~101_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|result_o~109_combout\)) # (!\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_mem_result[20]~100_combout\))))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|result_o~109_combout\,
	datad => \core1|alu_mem_result[20]~100_combout\,
	combout => \core1|alu_mem_result[20]~101_combout\);

-- Location: LCCOMB_X48_Y29_N20
\core1|alu_mem_result[20]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[20]~102_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[20]~101_combout\ & (\core1|alu_1|result_o~107_combout\)) # (!\core1|alu_mem_result[20]~101_combout\ & ((\core1|alu_1|result_o~106_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[20]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~107_combout\,
	datac => \core1|alu_1|result_o~106_combout\,
	datad => \core1|alu_mem_result[20]~101_combout\,
	combout => \core1|alu_mem_result[20]~102_combout\);

-- Location: LCCOMB_X48_Y29_N2
\core1|alu_mem_result[20]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[20]~104_combout\ = (\core1|alu_mem_result[22]~64_combout\ & ((\core1|alu_mem_result[20]~103_combout\ & ((\core1|alu_mem_result[20]~102_combout\))) # (!\core1|alu_mem_result[20]~103_combout\ & (\core1|alu_1|result_o~105_combout\)))) # 
-- (!\core1|alu_mem_result[22]~64_combout\ & (((\core1|alu_mem_result[20]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~64_combout\,
	datab => \core1|alu_1|result_o~105_combout\,
	datac => \core1|alu_mem_result[20]~103_combout\,
	datad => \core1|alu_mem_result[20]~102_combout\,
	combout => \core1|alu_mem_result[20]~104_combout\);

-- Location: LCCOMB_X48_Y29_N14
\core1|wd_val_3_r~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~46_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & (\n_reset~input_o\ & \core1|alu_mem_result[20]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|alu_mem_result[20]~104_combout\,
	combout => \core1|wd_val_3_r~46_combout\);

-- Location: FF_X48_Y29_N15
\core1|wd_val_3_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~46_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(20));

-- Location: LCCOMB_X48_Y29_N22
\core1|rf_wd[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~20_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[20]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[20]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(20),
	combout => \core1|rf_wd[20]~20_combout\);

-- Location: LCCOMB_X57_Y28_N6
\core1|rs_val_2_r~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~55_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (!\core1|rs_val_2_r[11]~82_combout\)) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a23\)) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & ((\core1|wd_val_3_r\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|rf|RF_rtl_1|auto_generated|ram_block1a23\,
	datad => \core1|wd_val_3_r\(23),
	combout => \core1|rs_val_2_r~55_combout\);

-- Location: FF_X54_Y28_N5
\core1|rf|RF_rtl_1_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(36));

-- Location: LCCOMB_X54_Y28_N4
\core1|rs_val_2_r~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~56_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & ((\core1|rf|RF_rtl_1_bypass\(36)) # (\core1|rs_val_2_r~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[6]~14_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(36),
	datad => \core1|rs_val_2_r~55_combout\,
	combout => \core1|rs_val_2_r~56_combout\);

-- Location: LCCOMB_X54_Y28_N12
\core1|rs_val_2_r~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~57_combout\ = (\core1|rs_val_2_r~56_combout\ & ((\core1|rs_val_2_r~55_combout\ & ((\core1|alu_mem_result[23]~132_combout\) # (!\core1|rs_val_2_r[11]~15_combout\))) # (!\core1|rs_val_2_r~55_combout\ & 
-- (\core1|rs_val_2_r[11]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~55_combout\,
	datab => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|alu_mem_result[23]~132_combout\,
	datad => \core1|rs_val_2_r~56_combout\,
	combout => \core1|rs_val_2_r~57_combout\);

-- Location: FF_X54_Y28_N13
\core1|rs_val_2_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~57_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(23));

-- Location: LCCOMB_X55_Y25_N10
\core1|alu_1|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~0_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(23) $ (\core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|alu_1|Selector23~15_combout\,
	datac => \core1|rs_val_2_r\(21),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|Selector27~0_combout\);

-- Location: LCCOMB_X56_Y25_N4
\core1|alu_1|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~1_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(4) & (\core1|alu_1|Selector23~14_combout\))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_1|Selector27~0_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~13_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|alu_1|Selector27~0_combout\,
	combout => \core1|alu_1|Selector27~1_combout\);

-- Location: LCCOMB_X56_Y30_N30
\core1|alu_1|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~2_combout\ = (\core1|rd_val_2_r\(4) & ((!\core1|alu_1|Selector27~1_combout\) # (!\core1|rs_val_2_r\(4)))) # (!\core1|rd_val_2_r\(4) & (\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|Selector27~1_combout\,
	combout => \core1|alu_1|Selector27~2_combout\);

-- Location: LCCOMB_X56_Y29_N22
\core1|alu_1|result_o~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~23_combout\ = \core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(11),
	datac => \core1|rs_val_2_r\(7),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~23_combout\);

-- Location: LCCOMB_X52_Y31_N30
\core1|alu_1|ShiftRight0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~13_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(11))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(11),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(9),
	combout => \core1|alu_1|ShiftRight0~13_combout\);

-- Location: LCCOMB_X52_Y31_N12
\core1|alu_1|ShiftRight0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~14_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(10)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(8),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(10),
	combout => \core1|alu_1|ShiftRight0~14_combout\);

-- Location: LCCOMB_X52_Y31_N2
\core1|alu_1|ShiftRight0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~15_combout\ = (\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~13_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~13_combout\,
	datad => \core1|alu_1|ShiftRight0~14_combout\,
	combout => \core1|alu_1|ShiftRight0~15_combout\);

-- Location: LCCOMB_X52_Y30_N24
\core1|alu_1|ShiftRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~19_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(7))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|rd_val_2_r\(6),
	combout => \core1|alu_1|ShiftRight0~19_combout\);

-- Location: LCCOMB_X52_Y27_N22
\core1|alu_1|ShiftRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~20_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(4),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftRight0~20_combout\);

-- Location: LCCOMB_X52_Y30_N22
\core1|alu_1|ShiftRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~21_combout\ = (\core1|alu_1|ShiftRight0~19_combout\) # ((!\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight0~19_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight0~20_combout\,
	combout => \core1|alu_1|ShiftRight0~21_combout\);

-- Location: LCCOMB_X52_Y29_N30
\core1|alu_1|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~27_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(18))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(16),
	combout => \core1|alu_1|ShiftRight0~27_combout\);

-- Location: LCCOMB_X52_Y29_N0
\core1|alu_1|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~26_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(19))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(19),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|alu_1|ShiftRight0~26_combout\);

-- Location: LCCOMB_X52_Y29_N24
\core1|alu_1|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~28_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~26_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~27_combout\,
	datad => \core1|alu_1|ShiftRight0~26_combout\,
	combout => \core1|alu_1|ShiftRight0~28_combout\);

-- Location: LCCOMB_X50_Y31_N24
\core1|alu_1|ShiftRight0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~10_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(15)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(15),
	combout => \core1|alu_1|ShiftRight0~10_combout\);

-- Location: LCCOMB_X50_Y31_N10
\core1|alu_1|ShiftRight0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~11_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(14)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(14),
	combout => \core1|alu_1|ShiftRight0~11_combout\);

-- Location: LCCOMB_X50_Y31_N0
\core1|alu_1|ShiftRight0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~12_combout\ = (\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~10_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|alu_1|ShiftRight0~10_combout\,
	datad => \core1|alu_1|ShiftRight0~11_combout\,
	combout => \core1|alu_1|ShiftRight0~12_combout\);

-- Location: LCCOMB_X52_Y30_N26
\core1|alu_1|ShiftRight0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~92_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~28_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~28_combout\,
	datad => \core1|alu_1|ShiftRight0~12_combout\,
	combout => \core1|alu_1|ShiftRight0~92_combout\);

-- Location: LCCOMB_X52_Y30_N4
\core1|alu_1|ShiftRight0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~94_combout\ = (\core1|alu_1|ShiftRight0~93_combout\ & (\core1|alu_1|ShiftRight0~21_combout\ & ((!\core1|alu_1|ShiftRight0~91_combout\)))) # (!\core1|alu_1|ShiftRight0~93_combout\ & (((\core1|alu_1|ShiftRight0~92_combout\) # 
-- (\core1|alu_1|ShiftRight0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~21_combout\,
	datab => \core1|alu_1|ShiftRight0~93_combout\,
	datac => \core1|alu_1|ShiftRight0~92_combout\,
	datad => \core1|alu_1|ShiftRight0~91_combout\,
	combout => \core1|alu_1|ShiftRight0~94_combout\);

-- Location: LCCOMB_X52_Y30_N10
\core1|alu_1|ShiftRight0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~97_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_1|ShiftRight0~94_combout\ & ((\core1|alu_1|ShiftRight0~96_combout\))) # (!\core1|alu_1|ShiftRight0~94_combout\ & (\core1|alu_1|ShiftRight0~15_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~91_combout\ & (((\core1|alu_1|ShiftRight0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~91_combout\,
	datab => \core1|alu_1|ShiftRight0~15_combout\,
	datac => \core1|alu_1|ShiftRight0~94_combout\,
	datad => \core1|alu_1|ShiftRight0~96_combout\,
	combout => \core1|alu_1|ShiftRight0~97_combout\);

-- Location: LCCOMB_X52_Y30_N8
\core1|alu_1|result_o~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~24_combout\ = (\core1|alu_1|ShiftRight0~97_combout\) # ((\core1|alu_1|ShiftLeft1~54_combout\ & \core1|alu_1|ShiftLeft1~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~54_combout\,
	datac => \core1|alu_1|ShiftLeft1~43_combout\,
	datad => \core1|alu_1|ShiftRight0~97_combout\,
	combout => \core1|alu_1|result_o~24_combout\);

-- Location: LCCOMB_X52_Y27_N4
\core1|alu_1|result_o~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~25_combout\ = (\core1|rd_val_2_r\(4) & \core1|rs_val_2_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(4),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~25_combout\);

-- Location: LCCOMB_X56_Y31_N16
\core1|alu_1|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~4_combout\ = (\core1|instruction_2_r.opcode\(2)) # ((!\core1|rs_val_2_r\(4) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector23~4_combout\);

-- Location: LCCOMB_X52_Y30_N2
\core1|alu_1|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~3_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~25_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~12_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~25_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|Selector23~5_combout\,
	datad => \core1|alu_1|ShiftLeft0~12_combout\,
	combout => \core1|alu_1|Selector27~3_combout\);

-- Location: LCCOMB_X52_Y30_N28
\core1|alu_1|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~4_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector27~3_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector27~3_combout\ & (\core1|alu_1|Add1~8_combout\)) # 
-- (!\core1|alu_1|Selector27~3_combout\ & ((\core1|alu_1|Add0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~8_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Add0~8_combout\,
	datad => \core1|alu_1|Selector27~3_combout\,
	combout => \core1|alu_1|Selector27~4_combout\);

-- Location: LCCOMB_X52_Y30_N6
\core1|alu_1|Selector27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~5_combout\ = (\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|result_o~24_combout\)) # (!\core1|alu_1|Selector23~6_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & 
-- ((!\core1|alu_1|Selector27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~24_combout\,
	datad => \core1|alu_1|Selector27~4_combout\,
	combout => \core1|alu_1|Selector27~5_combout\);

-- Location: LCCOMB_X56_Y30_N28
\core1|alu_1|Selector27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~6_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector27~5_combout\ & ((!\core1|alu_1|result_o~23_combout\))) # (!\core1|alu_1|Selector27~5_combout\ & (!\core1|alu_1|Selector27~2_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector27~2_combout\,
	datab => \core1|alu_1|result_o~23_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_1|Selector27~5_combout\,
	combout => \core1|alu_1|Selector27~6_combout\);

-- Location: LCCOMB_X56_Y30_N18
\core1|alu_1|Selector27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~7_combout\ = (\core1|alu_1|Selector27~1_combout\ & (((!\core1|alu_1|Selector27~6_combout\)) # (!\core1|alu_1|Selector23~22_combout\))) # (!\core1|alu_1|Selector27~1_combout\ & (\core1|alu_1|Selector23~22_combout\ & 
-- (!\core1|alu_1|Selector27~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector27~1_combout\,
	datab => \core1|alu_1|Selector23~22_combout\,
	datac => \core1|alu_1|Selector27~2_combout\,
	datad => \core1|alu_1|Selector27~6_combout\,
	combout => \core1|alu_1|Selector27~7_combout\);

-- Location: LCCOMB_X56_Y30_N20
\core1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~16_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[6]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector27~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \from_mem_flat_i[6]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_1|Selector27~7_combout\,
	combout => \core1|Add2~16_combout\);

-- Location: LCCOMB_X56_Y30_N14
\core1|Add2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~19_combout\ = (\core1|Add2~16_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~17_combout\,
	datad => \core1|Add2~16_combout\,
	combout => \core1|Add2~19_combout\);

-- Location: FF_X54_Y27_N15
\core1|rs_val_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[4]~4_combout\,
	asdata => \core1|Add2~19_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(4));

-- Location: LCCOMB_X52_Y27_N0
\core1|alu_1|result_o~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~99_combout\ = \core1|rs_val_2_r\(4) $ (\core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(29),
	datad => \core1|rs_val_2_r\(6),
	combout => \core1|alu_1|result_o~99_combout\);

-- Location: LCCOMB_X50_Y27_N16
\core1|alu_1|result_o~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~101_combout\ = \core1|rs_val_2_r\(19) $ (\core1|rd_val_2_r\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datac => \core1|rd_val_2_r\(19),
	combout => \core1|alu_1|result_o~101_combout\);

-- Location: LCCOMB_X60_Y28_N2
\core1|alu_1|result_o~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~100_combout\ = \core1|rs_val_2_r\(22) $ (\core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datac => \core1|rs_val_2_r\(26),
	datad => \core1|rs_val_2_r\(5),
	combout => \core1|alu_1|result_o~100_combout\);

-- Location: LCCOMB_X55_Y31_N10
\core1|alu_1|ShiftLeft0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~9_combout\ = (!\core1|alu_1|ShiftRight0~71_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~44_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~71_combout\,
	datab => \core1|alu_1|ShiftLeft1~50_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft1~44_combout\,
	combout => \core1|alu_1|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X53_Y31_N26
\core1|alu_1|ShiftLeft0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~33_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~26_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~32_combout\,
	datad => \core1|alu_1|ShiftLeft0~26_combout\,
	combout => \core1|alu_1|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X54_Y31_N2
\core1|alu_1|ShiftLeft0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~57_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft1~86_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft1~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~86_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft1~98_combout\,
	combout => \core1|alu_1|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X54_Y31_N4
\core1|alu_1|ShiftLeft0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~58_combout\ = (\core1|alu_1|ShiftLeft0~57_combout\) # ((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~57_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~52_combout\,
	combout => \core1|alu_1|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X54_Y27_N30
\core1|alu_mem_result[19]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[19]~88_combout\ = (\core1|alu_mem_result[22]~55_combout\ & (\core1|alu_mem_result[22]~54_combout\)) # (!\core1|alu_mem_result[22]~55_combout\ & ((\core1|alu_mem_result[22]~54_combout\ & (\core1|alu_1|ShiftLeft0~33_combout\)) # 
-- (!\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_1|ShiftLeft0~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~55_combout\,
	datab => \core1|alu_mem_result[22]~54_combout\,
	datac => \core1|alu_1|ShiftLeft0~33_combout\,
	datad => \core1|alu_1|ShiftLeft0~58_combout\,
	combout => \core1|alu_mem_result[19]~88_combout\);

-- Location: LCCOMB_X53_Y28_N10
\core1|alu_mem_result[19]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[19]~89_combout\ = (\core1|alu_mem_result[22]~55_combout\ & ((\core1|alu_mem_result[19]~88_combout\ & (\core1|alu_1|ShiftLeft0~9_combout\)) # (!\core1|alu_mem_result[19]~88_combout\ & ((\core1|alu_1|Add0~38_combout\))))) # 
-- (!\core1|alu_mem_result[22]~55_combout\ & (((\core1|alu_mem_result[19]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~9_combout\,
	datab => \core1|alu_1|Add0~38_combout\,
	datac => \core1|alu_mem_result[22]~55_combout\,
	datad => \core1|alu_mem_result[19]~88_combout\,
	combout => \core1|alu_mem_result[19]~89_combout\);

-- Location: LCCOMB_X53_Y28_N28
\core1|alu_mem_result[19]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[19]~90_combout\ = (\core1|alu_mem_result[22]~58_combout\ & (!\core1|instruction_2_r.opcode\(2) & (\core1|alu_1|Add1~38_combout\))) # (!\core1|alu_mem_result[22]~58_combout\ & ((\core1|instruction_2_r.opcode\(2)) # 
-- ((\core1|alu_mem_result[19]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~58_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Add1~38_combout\,
	datad => \core1|alu_mem_result[19]~89_combout\,
	combout => \core1|alu_mem_result[19]~90_combout\);

-- Location: LCCOMB_X53_Y28_N30
\core1|alu_mem_result[19]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[19]~91_combout\ = (\core1|alu_mem_result[22]~60_combout\ & ((\core1|rd_val_2_r\(19) & (\core1|rs_val_2_r\(19) & \core1|alu_mem_result[19]~90_combout\)) # (!\core1|rd_val_2_r\(19) & (!\core1|rs_val_2_r\(19) & 
-- !\core1|alu_mem_result[19]~90_combout\)))) # (!\core1|alu_mem_result[22]~60_combout\ & (((\core1|alu_mem_result[19]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|alu_mem_result[22]~60_combout\,
	datac => \core1|rs_val_2_r\(19),
	datad => \core1|alu_mem_result[19]~90_combout\,
	combout => \core1|alu_mem_result[19]~91_combout\);

-- Location: LCCOMB_X59_Y29_N22
\core1|alu_1|ShiftRight0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~81_combout\ = (\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31) & (!\core1|alu_1|ShiftLeft0~7_combout\))) # (!\core1|rs_val_2_r\(2) & (((\core1|alu_1|ShiftRight0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftLeft0~7_combout\,
	datad => \core1|alu_1|ShiftRight0~80_combout\,
	combout => \core1|alu_1|ShiftRight0~81_combout\);

-- Location: LCCOMB_X53_Y28_N0
\core1|alu_1|ShiftRight0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~64_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(21)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|rd_val_2_r\(21),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~64_combout\);

-- Location: LCCOMB_X57_Y29_N8
\core1|alu_1|ShiftRight0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~83_combout\ = (\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~24_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~24_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight0~64_combout\,
	combout => \core1|alu_1|ShiftRight0~83_combout\);

-- Location: LCCOMB_X59_Y29_N0
\core1|alu_1|result_o~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~20_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~82_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~82_combout\,
	datad => \core1|alu_1|ShiftRight0~83_combout\,
	combout => \core1|alu_1|result_o~20_combout\);

-- Location: LCCOMB_X59_Y29_N30
\core1|alu_1|ShiftRight0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~84_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~81_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|result_o~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~81_combout\,
	datab => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|result_o~20_combout\,
	combout => \core1|alu_1|ShiftRight0~84_combout\);

-- Location: LCCOMB_X53_Y34_N0
\core1|alu_1|ShiftLeft1~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~145_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~78_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~71_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft1~71_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~78_combout\,
	datad => \core1|alu_1|ShiftLeft1~71_combout\,
	combout => \core1|alu_1|ShiftLeft1~145_combout\);

-- Location: LCCOMB_X55_Y34_N8
\core1|alu_1|ShiftLeft1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~99_combout\ = (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~86_combout\))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~98_combout\,
	datad => \core1|alu_1|ShiftLeft1~86_combout\,
	combout => \core1|alu_1|ShiftLeft1~99_combout\);

-- Location: LCCOMB_X55_Y34_N20
\core1|alu_1|ShiftLeft1~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~149_combout\ = (\core1|alu_1|ShiftLeft1~99_combout\) # ((\core1|alu_1|ShiftLeft1~93_combout\ & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~99_combout\,
	datad => \core1|alu_1|ShiftLeft1~93_combout\,
	combout => \core1|alu_1|ShiftLeft1~149_combout\);

-- Location: LCCOMB_X55_Y34_N10
\core1|alu_1|result_o~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~102_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft1~145_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft1~149_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft1~145_combout\,
	datad => \core1|alu_1|ShiftLeft1~149_combout\,
	combout => \core1|alu_1|result_o~102_combout\);

-- Location: LCCOMB_X55_Y34_N16
\core1|alu_1|result_o~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~103_combout\ = (\core1|alu_1|result_o~102_combout\) # ((\core1|alu_1|Add2~2_combout\ & (!\core1|alu_1|ShiftLeft1~48_combout\ & \core1|alu_1|ShiftLeft1~143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft1~48_combout\,
	datac => \core1|alu_1|ShiftLeft1~143_combout\,
	datad => \core1|alu_1|result_o~102_combout\,
	combout => \core1|alu_1|result_o~103_combout\);

-- Location: LCCOMB_X53_Y28_N20
\core1|alu_1|result_o~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~104_combout\ = (\core1|alu_1|result_o~103_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~84_combout\,
	datad => \core1|alu_1|result_o~103_combout\,
	combout => \core1|alu_1|result_o~104_combout\);

-- Location: LCCOMB_X53_Y28_N12
\core1|alu_mem_result[19]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[19]~92_combout\ = (\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~104_combout\)))) # (!\core1|alu_1|Selector23~7_combout\ & (((\core1|alu_mem_result[19]~91_combout\)) # 
-- (!\core1|alu_1|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_mem_result[19]~91_combout\,
	datad => \core1|alu_1|result_o~104_combout\,
	combout => \core1|alu_mem_result[19]~92_combout\);

-- Location: LCCOMB_X53_Y28_N18
\core1|alu_mem_result[19]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[19]~93_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[19]~92_combout\ & (\core1|alu_1|result_o~101_combout\)) # (!\core1|alu_mem_result[19]~92_combout\ & ((\core1|alu_1|result_o~100_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[19]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~101_combout\,
	datac => \core1|alu_1|result_o~100_combout\,
	datad => \core1|alu_mem_result[19]~92_combout\,
	combout => \core1|alu_mem_result[19]~93_combout\);

-- Location: LCCOMB_X53_Y28_N16
\core1|alu_mem_result[19]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[19]~95_combout\ = (\core1|alu_mem_result[22]~64_combout\ & ((\core1|alu_mem_result[19]~94_combout\ & ((\core1|alu_mem_result[19]~93_combout\))) # (!\core1|alu_mem_result[19]~94_combout\ & (\core1|alu_1|result_o~99_combout\)))) # 
-- (!\core1|alu_mem_result[22]~64_combout\ & (\core1|alu_mem_result[19]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~64_combout\,
	datab => \core1|alu_mem_result[19]~94_combout\,
	datac => \core1|alu_1|result_o~99_combout\,
	datad => \core1|alu_mem_result[19]~93_combout\,
	combout => \core1|alu_mem_result[19]~95_combout\);

-- Location: LCCOMB_X57_Y28_N24
\core1|wd_val_3_r~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~45_combout\ = (\n_reset~input_o\ & (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[19]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[19]~95_combout\,
	combout => \core1|wd_val_3_r~45_combout\);

-- Location: FF_X57_Y28_N25
\core1|wd_val_3_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~45_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(19));

-- Location: LCCOMB_X57_Y28_N2
\core1|rf_wd[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~19_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[19]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[19]~input_o\,
	datad => \core1|wd_val_3_r\(19),
	combout => \core1|rf_wd[19]~19_combout\);

-- Location: LCCOMB_X60_Y32_N30
\core1|rs_val_2_r~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~70_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a28\) # ((\core1|rs_val_2_r[11]~15_combout\)))) # (!\core1|rs_val_2_r[11]~82_combout\ & (((\core1|wd_val_3_r\(28) & 
-- !\core1|rs_val_2_r[11]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~82_combout\,
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a28\,
	datac => \core1|wd_val_3_r\(28),
	datad => \core1|rs_val_2_r[11]~15_combout\,
	combout => \core1|rs_val_2_r~70_combout\);

-- Location: FF_X60_Y32_N25
\core1|rf|RF_rtl_1_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(41));

-- Location: LCCOMB_X60_Y32_N24
\core1|rs_val_2_r~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~71_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & ((!\core1|rf|RF_rtl_1_bypass\(41)) # (!\core1|rs_val_2_r~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~70_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(41),
	datad => \core1|rs_val_2_r[11]~15_combout\,
	combout => \core1|rs_val_2_r~71_combout\);

-- Location: LCCOMB_X59_Y32_N16
\core1|rs_val_2_r~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~72_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & ((\core1|rs_val_2_r~71_combout\ & (!\core1|rs_val_2_r~70_combout\ & \core1|alu_mem_result[28]~187_combout\)) # (!\core1|rs_val_2_r~71_combout\ & (\core1|rs_val_2_r~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[6]~14_combout\,
	datab => \core1|rs_val_2_r~71_combout\,
	datac => \core1|rs_val_2_r~70_combout\,
	datad => \core1|alu_mem_result[28]~187_combout\,
	combout => \core1|rs_val_2_r~72_combout\);

-- Location: FF_X59_Y32_N17
\core1|rs_val_2_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~72_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(28));

-- Location: LCCOMB_X51_Y27_N0
\core1|alu_1|result_o~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~94_combout\ = \core1|rs_val_2_r\(3) $ (\core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(28),
	datad => \core1|rs_val_2_r\(5),
	combout => \core1|alu_1|result_o~94_combout\);

-- Location: IOIBUF_X67_Y9_N15
\from_mem_flat_i[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(20),
	o => \from_mem_flat_i[20]~input_o\);

-- Location: LCCOMB_X55_Y25_N30
\core1|alu_mem_result[18]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[18]~85_combout\ = (\core1|alu_mem_result[22]~66_combout\ & (\from_mem_flat_i[20]~input_o\ & (!\core1|alu_mem_result[22]~65_combout\))) # (!\core1|alu_mem_result[22]~66_combout\ & (((\core1|alu_mem_result[22]~65_combout\) # 
-- (\core1|rs_val_2_r\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~66_combout\,
	datab => \from_mem_flat_i[20]~input_o\,
	datac => \core1|alu_mem_result[22]~65_combout\,
	datad => \core1|rs_val_2_r\(18),
	combout => \core1|alu_mem_result[18]~85_combout\);

-- Location: LCCOMB_X50_Y27_N10
\core1|alu_1|result_o~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~96_combout\ = \core1|rs_val_2_r\(18) $ (\core1|rd_val_2_r\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(18),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|alu_1|result_o~96_combout\);

-- Location: LCCOMB_X50_Y27_N12
\core1|alu_1|result_o~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~95_combout\ = \core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(25),
	datac => \core1|rs_val_2_r\(21),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~95_combout\);

-- Location: LCCOMB_X51_Y33_N18
\core1|alu_1|ShiftLeft1~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~97_combout\ = (!\core1|alu_1|ShiftLeft1~48_combout\ & (\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~48_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft1~159_combout\,
	combout => \core1|alu_1|ShiftLeft1~97_combout\);

-- Location: LCCOMB_X51_Y33_N30
\core1|alu_1|ShiftLeft1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~96_combout\ = (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|Add2~1_combout\ & ((\core1|alu_1|ShiftLeft1~84_combout\))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~95_combout\,
	datad => \core1|alu_1|ShiftLeft1~84_combout\,
	combout => \core1|alu_1|ShiftLeft1~96_combout\);

-- Location: LCCOMB_X51_Y33_N2
\core1|alu_1|ShiftLeft1~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~148_combout\ = (\core1|alu_1|ShiftLeft1~96_combout\) # ((\core1|alu_1|ShiftLeft1~89_combout\ & (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~96_combout\,
	datad => \core1|alu_1|ShiftLeft1~89_combout\,
	combout => \core1|alu_1|ShiftLeft1~148_combout\);

-- Location: LCCOMB_X51_Y33_N12
\core1|alu_1|ShiftLeft1~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~144_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~76_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~66_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft1~66_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|alu_1|ShiftLeft1~76_combout\,
	datac => \core1|alu_1|ShiftLeft1~66_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft1~144_combout\);

-- Location: LCCOMB_X51_Y33_N4
\core1|alu_1|result_o~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~97_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft1~144_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft1~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft1~148_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft1~144_combout\,
	combout => \core1|alu_1|result_o~97_combout\);

-- Location: LCCOMB_X53_Y29_N28
\core1|alu_1|ShiftRight0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~61_combout\ = (\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight0~31_combout\)))) # (!\core1|rs_val_2_r\(2) & (((\core1|alu_1|ShiftRight0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~60_combout\,
	datad => \core1|alu_1|ShiftRight0~31_combout\,
	combout => \core1|alu_1|ShiftRight0~61_combout\);

-- Location: LCCOMB_X53_Y31_N22
\core1|alu_1|ShiftRight0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~50_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(20)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(18),
	datad => \core1|rd_val_2_r\(20),
	combout => \core1|alu_1|ShiftRight0~50_combout\);

-- Location: LCCOMB_X51_Y31_N24
\core1|alu_1|ShiftRight0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~65_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~64_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~50_combout\,
	datad => \core1|alu_1|ShiftRight0~64_combout\,
	combout => \core1|alu_1|ShiftRight0~65_combout\);

-- Location: LCCOMB_X51_Y31_N18
\core1|alu_1|ShiftRight0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~66_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~63_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight0~65_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight0~63_combout\,
	combout => \core1|alu_1|ShiftRight0~66_combout\);

-- Location: LCCOMB_X51_Y31_N28
\core1|alu_1|result_o~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~16_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~61_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~61_combout\,
	datad => \core1|alu_1|ShiftRight0~66_combout\,
	combout => \core1|alu_1|result_o~16_combout\);

-- Location: LCCOMB_X51_Y33_N20
\core1|alu_1|result_o~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~98_combout\ = (\core1|alu_1|ShiftLeft1~97_combout\) # ((\core1|alu_1|result_o~97_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|result_o~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft1~97_combout\,
	datac => \core1|alu_1|result_o~97_combout\,
	datad => \core1|alu_1|result_o~16_combout\,
	combout => \core1|alu_1|result_o~98_combout\);

-- Location: LCCOMB_X50_Y30_N14
\core1|alu_1|ShiftLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~30_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~22_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~22_combout\,
	datad => \core1|alu_1|ShiftLeft0~29_combout\,
	combout => \core1|alu_1|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X51_Y31_N20
\core1|alu_1|ShiftLeft0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~8_combout\ = (!\core1|alu_1|ShiftRight0~71_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~46_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft1~47_combout\,
	datac => \core1|alu_1|ShiftLeft1~46_combout\,
	datad => \core1|alu_1|ShiftRight0~71_combout\,
	combout => \core1|alu_1|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X49_Y30_N12
\core1|alu_1|ShiftLeft0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~54_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~80_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft1~80_combout\,
	datad => \core1|alu_1|ShiftLeft1~84_combout\,
	combout => \core1|alu_1|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X49_Y32_N28
\core1|alu_1|ShiftLeft0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~55_combout\ = (\core1|alu_1|ShiftLeft0~5_combout\ & ((\core1|alu_1|ShiftLeft1~95_combout\) # ((\core1|alu_1|ShiftRight0~103_combout\ & \core1|alu_1|ShiftLeft1~88_combout\)))) # (!\core1|alu_1|ShiftLeft0~5_combout\ & 
-- (((\core1|alu_1|ShiftRight0~103_combout\ & \core1|alu_1|ShiftLeft1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~5_combout\,
	datab => \core1|alu_1|ShiftLeft1~95_combout\,
	datac => \core1|alu_1|ShiftRight0~103_combout\,
	datad => \core1|alu_1|ShiftLeft1~88_combout\,
	combout => \core1|alu_1|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X50_Y29_N4
\core1|alu_1|ShiftLeft0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~56_combout\ = (\core1|alu_1|ShiftLeft0~54_combout\) # (\core1|alu_1|ShiftLeft0~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~54_combout\,
	datad => \core1|alu_1|ShiftLeft0~55_combout\,
	combout => \core1|alu_1|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X50_Y29_N10
\core1|alu_mem_result[18]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[18]~79_combout\ = (\core1|alu_mem_result[22]~54_combout\ & (\core1|alu_mem_result[22]~55_combout\)) # (!\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_mem_result[22]~55_combout\ & ((\core1|alu_1|Add0~36_combout\))) # 
-- (!\core1|alu_mem_result[22]~55_combout\ & (\core1|alu_1|ShiftLeft0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~54_combout\,
	datab => \core1|alu_mem_result[22]~55_combout\,
	datac => \core1|alu_1|ShiftLeft0~56_combout\,
	datad => \core1|alu_1|Add0~36_combout\,
	combout => \core1|alu_mem_result[18]~79_combout\);

-- Location: LCCOMB_X50_Y29_N16
\core1|alu_mem_result[18]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[18]~80_combout\ = (\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_mem_result[18]~79_combout\ & ((\core1|alu_1|ShiftLeft0~8_combout\))) # (!\core1|alu_mem_result[18]~79_combout\ & (\core1|alu_1|ShiftLeft0~30_combout\)))) # 
-- (!\core1|alu_mem_result[22]~54_combout\ & (((\core1|alu_mem_result[18]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~54_combout\,
	datab => \core1|alu_1|ShiftLeft0~30_combout\,
	datac => \core1|alu_1|ShiftLeft0~8_combout\,
	datad => \core1|alu_mem_result[18]~79_combout\,
	combout => \core1|alu_mem_result[18]~80_combout\);

-- Location: LCCOMB_X50_Y29_N2
\core1|alu_mem_result[18]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[18]~81_combout\ = (\core1|alu_mem_result[22]~58_combout\ & (!\core1|instruction_2_r.opcode\(2) & (\core1|alu_1|Add1~36_combout\))) # (!\core1|alu_mem_result[22]~58_combout\ & ((\core1|instruction_2_r.opcode\(2)) # 
-- ((\core1|alu_mem_result[18]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~58_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Add1~36_combout\,
	datad => \core1|alu_mem_result[18]~80_combout\,
	combout => \core1|alu_mem_result[18]~81_combout\);

-- Location: LCCOMB_X50_Y29_N20
\core1|alu_mem_result[18]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[18]~82_combout\ = (\core1|alu_mem_result[22]~60_combout\ & ((\core1|rs_val_2_r\(18) & (\core1|rd_val_2_r\(18) & \core1|alu_mem_result[18]~81_combout\)) # (!\core1|rs_val_2_r\(18) & (!\core1|rd_val_2_r\(18) & 
-- !\core1|alu_mem_result[18]~81_combout\)))) # (!\core1|alu_mem_result[22]~60_combout\ & (((\core1|alu_mem_result[18]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|alu_mem_result[22]~60_combout\,
	datac => \core1|rd_val_2_r\(18),
	datad => \core1|alu_mem_result[18]~81_combout\,
	combout => \core1|alu_mem_result[18]~82_combout\);

-- Location: LCCOMB_X50_Y29_N18
\core1|alu_mem_result[18]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[18]~83_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|result_o~98_combout\)) # (!\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_mem_result[18]~82_combout\))))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|result_o~98_combout\,
	datad => \core1|alu_mem_result[18]~82_combout\,
	combout => \core1|alu_mem_result[18]~83_combout\);

-- Location: LCCOMB_X50_Y29_N0
\core1|alu_mem_result[18]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[18]~84_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[18]~83_combout\ & (\core1|alu_1|result_o~96_combout\)) # (!\core1|alu_mem_result[18]~83_combout\ & ((\core1|alu_1|result_o~95_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[18]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~96_combout\,
	datab => \core1|alu_1|result_o~95_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[18]~83_combout\,
	combout => \core1|alu_mem_result[18]~84_combout\);

-- Location: LCCOMB_X50_Y29_N6
\core1|alu_mem_result[18]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[18]~86_combout\ = (\core1|alu_mem_result[22]~64_combout\ & ((\core1|alu_mem_result[18]~85_combout\ & ((\core1|alu_mem_result[18]~84_combout\))) # (!\core1|alu_mem_result[18]~85_combout\ & (\core1|alu_1|result_o~94_combout\)))) # 
-- (!\core1|alu_mem_result[22]~64_combout\ & (((\core1|alu_mem_result[18]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~64_combout\,
	datab => \core1|alu_1|result_o~94_combout\,
	datac => \core1|alu_mem_result[18]~85_combout\,
	datad => \core1|alu_mem_result[18]~84_combout\,
	combout => \core1|alu_mem_result[18]~86_combout\);

-- Location: LCCOMB_X50_Y29_N14
\core1|wd_val_3_r~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~44_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & (\n_reset~input_o\ & \core1|alu_mem_result[18]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \n_reset~input_o\,
	datad => \core1|alu_mem_result[18]~86_combout\,
	combout => \core1|wd_val_3_r~44_combout\);

-- Location: FF_X50_Y29_N15
\core1|wd_val_3_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~44_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(18));

-- Location: LCCOMB_X51_Y25_N12
\core1|rf_wd[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~18_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[18]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[18]~input_o\,
	datad => \core1|wd_val_3_r\(18),
	combout => \core1|rf_wd[18]~18_combout\);

-- Location: LCCOMB_X59_Y28_N26
\core1|rd_val_2_r~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~91_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (!\core1|rd_val_2_r[11]~3_combout\)) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a27\))) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|wd_val_3_r\(27),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a27\,
	combout => \core1|rd_val_2_r~91_combout\);

-- Location: FF_X59_Y28_N9
\core1|rf|RF_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(40));

-- Location: LCCOMB_X59_Y28_N8
\core1|rd_val_2_r~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~92_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & ((\core1|rd_val_2_r~91_combout\) # (\core1|rf|RF_rtl_0_bypass\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~91_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(40),
	datad => \core1|rd_val_2_r[11]~10_combout\,
	combout => \core1|rd_val_2_r~92_combout\);

-- Location: LCCOMB_X59_Y30_N14
\core1|alu_mem_result[27]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~172_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[29]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[27]~171_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[29]~input_o\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[27]~171_combout\,
	combout => \core1|alu_mem_result[27]~172_combout\);

-- Location: LCCOMB_X59_Y28_N0
\core1|rd_val_2_r~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~93_combout\ = (\core1|rd_val_2_r~92_combout\ & ((\core1|rd_val_2_r~91_combout\ & ((\core1|alu_mem_result[27]~172_combout\) # (!\core1|rd_val_2_r[11]~8_combout\))) # (!\core1|rd_val_2_r~91_combout\ & (\core1|rd_val_2_r[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~91_combout\,
	datab => \core1|rd_val_2_r[11]~8_combout\,
	datac => \core1|rd_val_2_r~92_combout\,
	datad => \core1|alu_mem_result[27]~172_combout\,
	combout => \core1|rd_val_2_r~93_combout\);

-- Location: FF_X59_Y28_N1
\core1|rd_val_2_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~93_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(27));

-- Location: LCCOMB_X59_Y30_N30
\core1|alu_1|result_o~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~135_combout\ = (\core1|rd_val_2_r\(27)) # (\core1|rs_val_2_r\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(27),
	datad => \core1|rs_val_2_r\(27),
	combout => \core1|alu_1|result_o~135_combout\);

-- Location: LCCOMB_X52_Y27_N12
\core1|alu_mem_result[27]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~169_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|rs_val_2_r\(14),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_mem_result[27]~169_combout\);

-- Location: LCCOMB_X52_Y27_N14
\core1|alu_mem_result[27]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~170_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(27))) # (!\core1|alu_1|Selector23~13_combout\ & ((\core1|alu_mem_result[27]~169_combout\))))) # 
-- (!\core1|alu_1|Selector23~14_combout\ & (((!\core1|alu_1|Selector23~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_mem_result[27]~169_combout\,
	combout => \core1|alu_mem_result[27]~170_combout\);

-- Location: LCCOMB_X59_Y30_N10
\core1|alu_1|result_o~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~137_combout\ = \core1|rd_val_2_r\(27) $ (\core1|rs_val_2_r\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(27),
	datad => \core1|rs_val_2_r\(27),
	combout => \core1|alu_1|result_o~137_combout\);

-- Location: LCCOMB_X59_Y30_N24
\core1|alu_1|result_o~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~136_combout\ = \core1|rs_val_2_r\(2) $ (\core1|rs_val_2_r\(13) $ (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(13),
	datad => \core1|rs_val_2_r\(30),
	combout => \core1|alu_1|result_o~136_combout\);

-- Location: LCCOMB_X55_Y34_N22
\core1|alu_1|ShiftLeft1~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~157_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~127_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~120_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft1~120_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~127_combout\,
	datad => \core1|alu_1|ShiftLeft1~120_combout\,
	combout => \core1|alu_1|ShiftLeft1~157_combout\);

-- Location: LCCOMB_X55_Y34_N4
\core1|alu_1|ShiftLeft1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~128_combout\ = (\core1|alu_1|ShiftLeft1~116_combout\ & (!\core1|alu_1|ShiftLeft1~43_combout\)) # (!\core1|alu_1|ShiftLeft1~116_combout\ & ((\core1|alu_1|ShiftLeft1~43_combout\ & (\core1|alu_1|ShiftLeft1~157_combout\)) # 
-- (!\core1|alu_1|ShiftLeft1~43_combout\ & ((\core1|alu_1|ShiftLeft1~149_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~116_combout\,
	datab => \core1|alu_1|ShiftLeft1~43_combout\,
	datac => \core1|alu_1|ShiftLeft1~157_combout\,
	datad => \core1|alu_1|ShiftLeft1~149_combout\,
	combout => \core1|alu_1|ShiftLeft1~128_combout\);

-- Location: LCCOMB_X53_Y34_N10
\core1|alu_1|ShiftLeft1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~79_combout\ = (\core1|alu_1|Add2~3_combout\ & (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|ShiftLeft1~143_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (((\core1|alu_1|ShiftLeft1~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|ShiftLeft1~143_combout\,
	datad => \core1|alu_1|ShiftLeft1~145_combout\,
	combout => \core1|alu_1|ShiftLeft1~79_combout\);

-- Location: LCCOMB_X55_Y34_N26
\core1|alu_1|ShiftLeft1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~129_combout\ = (\core1|alu_1|ShiftLeft1~116_combout\ & ((\core1|alu_1|ShiftLeft1~128_combout\ & ((\core1|alu_1|ShiftLeft1~79_combout\))) # (!\core1|alu_1|ShiftLeft1~128_combout\ & (\core1|alu_1|ShiftLeft1~153_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~116_combout\ & (((\core1|alu_1|ShiftLeft1~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~116_combout\,
	datab => \core1|alu_1|ShiftLeft1~153_combout\,
	datac => \core1|alu_1|ShiftLeft1~128_combout\,
	datad => \core1|alu_1|ShiftLeft1~79_combout\,
	combout => \core1|alu_1|ShiftLeft1~129_combout\);

-- Location: LCCOMB_X55_Y34_N12
\core1|alu_1|result_o~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~153_combout\ = (\core1|alu_1|ShiftLeft1~129_combout\) # ((!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft1~129_combout\,
	datad => \core1|alu_1|ShiftRight0~81_combout\,
	combout => \core1|alu_1|result_o~153_combout\);

-- Location: LCCOMB_X59_Y30_N22
\core1|alu_mem_result[27]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~225_combout\ = (\core1|rs_val_2_r\(27) & ((\core1|rd_val_2_r\(27)) # ((!\core1|instruction_2_r.opcode\(2) & !\core1|instruction_2_r.opcode\(1))))) # (!\core1|rs_val_2_r\(27) & (!\core1|instruction_2_r.opcode\(2) & 
-- ((!\core1|instruction_2_r.opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|rd_val_2_r\(27),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_mem_result[27]~225_combout\);

-- Location: LCCOMB_X55_Y28_N2
\core1|alu_1|ShiftLeft0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~74_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~120_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~120_combout\,
	datac => \core1|alu_1|ShiftLeft1~127_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X59_Y30_N8
\core1|alu_mem_result[27]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~163_combout\ = (\core1|alu_1|ShiftRight0~93_combout\ & ((\core1|alu_1|ShiftRight0~91_combout\) # ((\core1|alu_1|ShiftLeft0~74_combout\)))) # (!\core1|alu_1|ShiftRight0~93_combout\ & (!\core1|alu_1|ShiftRight0~91_combout\ & 
-- (\core1|alu_1|ShiftLeft0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~93_combout\,
	datab => \core1|alu_1|ShiftRight0~91_combout\,
	datac => \core1|alu_1|ShiftLeft0~58_combout\,
	datad => \core1|alu_1|ShiftLeft0~74_combout\,
	combout => \core1|alu_mem_result[27]~163_combout\);

-- Location: LCCOMB_X55_Y31_N0
\core1|alu_1|ShiftLeft0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~34_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~44_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftLeft1~50_combout\,
	combout => \core1|alu_1|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X51_Y32_N24
\core1|alu_1|ShiftLeft0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~35_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~34_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~34_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~33_combout\,
	combout => \core1|alu_1|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X59_Y30_N6
\core1|alu_mem_result[27]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~164_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_mem_result[27]~163_combout\ & (\core1|alu_1|ShiftLeft0~69_combout\)) # (!\core1|alu_mem_result[27]~163_combout\ & ((\core1|alu_1|ShiftLeft0~35_combout\))))) # 
-- (!\core1|alu_1|ShiftRight0~91_combout\ & (((\core1|alu_mem_result[27]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~69_combout\,
	datab => \core1|alu_1|ShiftRight0~91_combout\,
	datac => \core1|alu_mem_result[27]~163_combout\,
	datad => \core1|alu_1|ShiftLeft0~35_combout\,
	combout => \core1|alu_mem_result[27]~164_combout\);

-- Location: LCCOMB_X59_Y30_N20
\core1|alu_mem_result[27]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~165_combout\ = (\core1|alu_1|Selector23~5_combout\ & (((\core1|alu_mem_result[27]~225_combout\)))) # (!\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_mem_result[27]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~5_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_mem_result[27]~225_combout\,
	datad => \core1|alu_mem_result[27]~164_combout\,
	combout => \core1|alu_mem_result[27]~165_combout\);

-- Location: LCCOMB_X59_Y30_N18
\core1|alu_mem_result[27]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~166_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_mem_result[27]~165_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_mem_result[27]~165_combout\ & ((\core1|alu_1|Add1~54_combout\))) # 
-- (!\core1|alu_mem_result[27]~165_combout\ & (\core1|alu_1|Add0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~54_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Add1~54_combout\,
	datad => \core1|alu_mem_result[27]~165_combout\,
	combout => \core1|alu_mem_result[27]~166_combout\);

-- Location: LCCOMB_X59_Y30_N16
\core1|alu_mem_result[27]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~167_combout\ = (\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|result_o~153_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (((\core1|alu_mem_result[27]~166_combout\)) # 
-- (!\core1|alu_1|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~153_combout\,
	datad => \core1|alu_mem_result[27]~166_combout\,
	combout => \core1|alu_mem_result[27]~167_combout\);

-- Location: LCCOMB_X59_Y30_N2
\core1|alu_mem_result[27]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~168_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[27]~167_combout\ & (\core1|alu_1|result_o~137_combout\)) # (!\core1|alu_mem_result[27]~167_combout\ & ((\core1|alu_1|result_o~136_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[27]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~137_combout\,
	datab => \core1|alu_1|result_o~136_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[27]~167_combout\,
	combout => \core1|alu_mem_result[27]~168_combout\);

-- Location: LCCOMB_X59_Y30_N28
\core1|alu_mem_result[27]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[27]~171_combout\ = (\core1|alu_1|Selector23~22_combout\ & ((\core1|alu_mem_result[27]~170_combout\ & ((\core1|alu_mem_result[27]~168_combout\))) # (!\core1|alu_mem_result[27]~170_combout\ & (!\core1|alu_1|result_o~135_combout\)))) # 
-- (!\core1|alu_1|Selector23~22_combout\ & (((\core1|alu_mem_result[27]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~135_combout\,
	datab => \core1|alu_1|Selector23~22_combout\,
	datac => \core1|alu_mem_result[27]~170_combout\,
	datad => \core1|alu_mem_result[27]~168_combout\,
	combout => \core1|alu_mem_result[27]~171_combout\);

-- Location: LCCOMB_X59_Y30_N4
\core1|wd_val_3_r~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~37_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[29]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[27]~171_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[29]~input_o\,
	datab => \core1|wd_val_3_r~28_combout\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[27]~171_combout\,
	combout => \core1|wd_val_3_r~37_combout\);

-- Location: FF_X59_Y30_N5
\core1|wd_val_3_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~37_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(27));

-- Location: LCCOMB_X59_Y30_N26
\core1|rs_val_2_r~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~67_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (!\core1|rs_val_2_r[11]~82_combout\)) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a27\))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (\core1|wd_val_3_r\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|wd_val_3_r\(27),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a27\,
	combout => \core1|rs_val_2_r~67_combout\);

-- Location: FF_X59_Y30_N1
\core1|rf|RF_rtl_1_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(40));

-- Location: LCCOMB_X59_Y30_N0
\core1|rs_val_2_r~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~68_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & ((\core1|rs_val_2_r~67_combout\) # (\core1|rf|RF_rtl_1_bypass\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~67_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(40),
	datad => \core1|rs_val_2_r[6]~14_combout\,
	combout => \core1|rs_val_2_r~68_combout\);

-- Location: LCCOMB_X59_Y30_N12
\core1|rs_val_2_r~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~69_combout\ = (\core1|rs_val_2_r~68_combout\ & ((\core1|rs_val_2_r~67_combout\ & ((\core1|alu_mem_result[27]~172_combout\) # (!\core1|rs_val_2_r[11]~15_combout\))) # (!\core1|rs_val_2_r~67_combout\ & 
-- ((\core1|rs_val_2_r[11]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~67_combout\,
	datab => \core1|rs_val_2_r~68_combout\,
	datac => \core1|alu_mem_result[27]~172_combout\,
	datad => \core1|rs_val_2_r[11]~15_combout\,
	combout => \core1|rs_val_2_r~69_combout\);

-- Location: FF_X59_Y30_N13
\core1|rs_val_2_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~69_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(27));

-- Location: LCCOMB_X50_Y27_N2
\core1|alu_1|result_o~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~89_combout\ = \core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(2) $ (\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~89_combout\);

-- Location: IOIBUF_X67_Y25_N8
\from_mem_flat_i[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(19),
	o => \from_mem_flat_i[19]~input_o\);

-- Location: LCCOMB_X55_Y25_N28
\core1|alu_mem_result[17]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[17]~76_combout\ = (\core1|alu_mem_result[22]~65_combout\ & (((!\core1|alu_mem_result[22]~66_combout\)))) # (!\core1|alu_mem_result[22]~65_combout\ & ((\core1|alu_mem_result[22]~66_combout\ & (\from_mem_flat_i[19]~input_o\)) # 
-- (!\core1|alu_mem_result[22]~66_combout\ & ((\core1|rs_val_2_r\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[19]~input_o\,
	datab => \core1|alu_mem_result[22]~65_combout\,
	datac => \core1|alu_mem_result[22]~66_combout\,
	datad => \core1|rs_val_2_r\(17),
	combout => \core1|alu_mem_result[17]~76_combout\);

-- Location: LCCOMB_X51_Y28_N30
\core1|alu_1|result_o~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~90_combout\ = \core1|rs_val_2_r\(3) $ (\core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(20),
	datad => \core1|rs_val_2_r\(24),
	combout => \core1|alu_1|result_o~90_combout\);

-- Location: LCCOMB_X51_Y28_N24
\core1|alu_1|result_o~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~91_combout\ = \core1|rd_val_2_r\(17) $ (\core1|rs_val_2_r\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|rs_val_2_r\(17),
	combout => \core1|alu_1|result_o~91_combout\);

-- Location: LCCOMB_X55_Y31_N22
\core1|alu_1|ShiftLeft0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~75_combout\ = (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft1~44_combout\,
	combout => \core1|alu_1|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X51_Y29_N12
\core1|alu_mem_result[17]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[17]~70_combout\ = (\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_mem_result[22]~55_combout\) # ((\core1|alu_1|ShiftLeft0~27_combout\)))) # (!\core1|alu_mem_result[22]~54_combout\ & (!\core1|alu_mem_result[22]~55_combout\ & 
-- ((\core1|alu_1|ShiftLeft0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~54_combout\,
	datab => \core1|alu_mem_result[22]~55_combout\,
	datac => \core1|alu_1|ShiftLeft0~27_combout\,
	datad => \core1|alu_1|ShiftLeft0~53_combout\,
	combout => \core1|alu_mem_result[17]~70_combout\);

-- Location: LCCOMB_X51_Y29_N10
\core1|alu_mem_result[17]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[17]~71_combout\ = (\core1|alu_mem_result[22]~55_combout\ & ((\core1|alu_mem_result[17]~70_combout\ & (\core1|alu_1|ShiftLeft0~75_combout\)) # (!\core1|alu_mem_result[17]~70_combout\ & ((\core1|alu_1|Add0~34_combout\))))) # 
-- (!\core1|alu_mem_result[22]~55_combout\ & (((\core1|alu_mem_result[17]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~75_combout\,
	datab => \core1|alu_mem_result[22]~55_combout\,
	datac => \core1|alu_1|Add0~34_combout\,
	datad => \core1|alu_mem_result[17]~70_combout\,
	combout => \core1|alu_mem_result[17]~71_combout\);

-- Location: LCCOMB_X51_Y29_N24
\core1|alu_mem_result[17]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[17]~72_combout\ = (\core1|instruction_2_r.opcode\(2) & (!\core1|alu_mem_result[22]~58_combout\)) # (!\core1|instruction_2_r.opcode\(2) & ((\core1|alu_mem_result[22]~58_combout\ & (\core1|alu_1|Add1~34_combout\)) # 
-- (!\core1|alu_mem_result[22]~58_combout\ & ((\core1|alu_mem_result[17]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|alu_mem_result[22]~58_combout\,
	datac => \core1|alu_1|Add1~34_combout\,
	datad => \core1|alu_mem_result[17]~71_combout\,
	combout => \core1|alu_mem_result[17]~72_combout\);

-- Location: LCCOMB_X51_Y29_N30
\core1|alu_mem_result[17]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[17]~73_combout\ = (\core1|alu_mem_result[22]~60_combout\ & ((\core1|rd_val_2_r\(17) & (\core1|rs_val_2_r\(17) & \core1|alu_mem_result[17]~72_combout\)) # (!\core1|rd_val_2_r\(17) & (!\core1|rs_val_2_r\(17) & 
-- !\core1|alu_mem_result[17]~72_combout\)))) # (!\core1|alu_mem_result[22]~60_combout\ & (((\core1|alu_mem_result[17]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(17),
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|alu_mem_result[22]~60_combout\,
	datad => \core1|alu_mem_result[17]~72_combout\,
	combout => \core1|alu_mem_result[17]~73_combout\);

-- Location: LCCOMB_X53_Y34_N20
\core1|alu_1|ShiftLeft1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~94_combout\ = (\core1|alu_1|ShiftLeft1~90_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~69_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~0_combout\,
	datab => \core1|alu_1|ShiftLeft1~69_combout\,
	datac => \core1|alu_1|ShiftLeft1~90_combout\,
	datad => \core1|alu_1|ShiftLeft1~71_combout\,
	combout => \core1|alu_1|ShiftLeft1~94_combout\);

-- Location: LCCOMB_X52_Y29_N6
\core1|alu_1|ShiftRight0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~51_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~50_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight0~26_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight0~50_combout\,
	combout => \core1|alu_1|ShiftRight0~51_combout\);

-- Location: LCCOMB_X52_Y29_N20
\core1|alu_1|ShiftRight0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~52_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~49_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~49_combout\,
	datad => \core1|alu_1|ShiftRight0~51_combout\,
	combout => \core1|alu_1|ShiftRight0~52_combout\);

-- Location: LCCOMB_X51_Y26_N8
\core1|alu_1|ShiftRight0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~58_combout\ = (\core1|alu_1|ShiftRight0~52_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~52_combout\,
	datad => \core1|alu_1|ShiftRight0~57_combout\,
	combout => \core1|alu_1|ShiftRight0~58_combout\);

-- Location: LCCOMB_X54_Y34_N8
\core1|alu_1|result_o~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~92_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft1~158_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~147_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~158_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft1~147_combout\,
	combout => \core1|alu_1|result_o~92_combout\);

-- Location: LCCOMB_X51_Y28_N20
\core1|alu_1|result_o~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~93_combout\ = (\core1|alu_1|ShiftLeft1~94_combout\) # ((\core1|alu_1|result_o~92_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft1~94_combout\,
	datac => \core1|alu_1|ShiftRight0~58_combout\,
	datad => \core1|alu_1|result_o~92_combout\,
	combout => \core1|alu_1|result_o~93_combout\);

-- Location: LCCOMB_X51_Y28_N10
\core1|alu_mem_result[17]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[17]~74_combout\ = (\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~93_combout\)))) # (!\core1|alu_1|Selector23~7_combout\ & (((\core1|alu_mem_result[17]~73_combout\)) # 
-- (!\core1|alu_1|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_mem_result[17]~73_combout\,
	datad => \core1|alu_1|result_o~93_combout\,
	combout => \core1|alu_mem_result[17]~74_combout\);

-- Location: LCCOMB_X51_Y28_N28
\core1|alu_mem_result[17]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[17]~75_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[17]~74_combout\ & ((\core1|alu_1|result_o~91_combout\))) # (!\core1|alu_mem_result[17]~74_combout\ & (\core1|alu_1|result_o~90_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[17]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~90_combout\,
	datab => \core1|alu_1|result_o~91_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[17]~74_combout\,
	combout => \core1|alu_mem_result[17]~75_combout\);

-- Location: LCCOMB_X51_Y28_N18
\core1|alu_mem_result[17]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[17]~77_combout\ = (\core1|alu_mem_result[22]~64_combout\ & ((\core1|alu_mem_result[17]~76_combout\ & ((\core1|alu_mem_result[17]~75_combout\))) # (!\core1|alu_mem_result[17]~76_combout\ & (\core1|alu_1|result_o~89_combout\)))) # 
-- (!\core1|alu_mem_result[22]~64_combout\ & (((\core1|alu_mem_result[17]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~89_combout\,
	datab => \core1|alu_mem_result[22]~64_combout\,
	datac => \core1|alu_mem_result[17]~76_combout\,
	datad => \core1|alu_mem_result[17]~75_combout\,
	combout => \core1|alu_mem_result[17]~77_combout\);

-- Location: LCCOMB_X51_Y28_N6
\core1|wd_val_3_r~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~43_combout\ = (\n_reset~input_o\ & (!\core1|alu_1|WideNor7~1_combout\ & \core1|alu_mem_result[17]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_mem_result[17]~77_combout\,
	combout => \core1|wd_val_3_r~43_combout\);

-- Location: FF_X51_Y28_N7
\core1|wd_val_3_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~43_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(17));

-- Location: LCCOMB_X51_Y28_N4
\core1|rf_wd[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~17_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[17]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(17),
	datab => \net_packet_flat_i[17]~input_o\,
	datad => \core1|net_reg_write_cmd~combout\,
	combout => \core1|rf_wd[17]~17_combout\);

-- Location: LCCOMB_X57_Y28_N30
\core1|rd_val_2_r~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~88_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & (((\core1|rd_val_2_r[11]~3_combout\)))) # (!\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r[11]~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a26\)) # 
-- (!\core1|rd_val_2_r[11]~3_combout\ & ((\core1|wd_val_3_r\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a26\,
	datab => \core1|wd_val_3_r\(26),
	datac => \core1|rd_val_2_r[11]~8_combout\,
	datad => \core1|rd_val_2_r[11]~3_combout\,
	combout => \core1|rd_val_2_r~88_combout\);

-- Location: LCCOMB_X54_Y32_N12
\core1|rd_val_2_r~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~89_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((!\core1|rd_val_2_r~88_combout\) # (!\core1|rf|RF_rtl_0_bypass\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(39),
	datad => \core1|rd_val_2_r~88_combout\,
	combout => \core1|rd_val_2_r~89_combout\);

-- Location: LCCOMB_X54_Y32_N0
\core1|alu_mem_result[26]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~162_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[28]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[26]~161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \from_mem_flat_i[28]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[26]~161_combout\,
	combout => \core1|alu_mem_result[26]~162_combout\);

-- Location: LCCOMB_X54_Y32_N14
\core1|rd_val_2_r~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~90_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & ((\core1|rd_val_2_r~89_combout\ & (!\core1|rd_val_2_r~88_combout\ & \core1|alu_mem_result[26]~162_combout\)) # (!\core1|rd_val_2_r~89_combout\ & (\core1|rd_val_2_r~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r~89_combout\,
	datab => \core1|rd_val_2_r~88_combout\,
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|alu_mem_result[26]~162_combout\,
	combout => \core1|rd_val_2_r~90_combout\);

-- Location: FF_X54_Y32_N15
\core1|rd_val_2_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~90_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(26));

-- Location: LCCOMB_X54_Y32_N28
\core1|alu_1|result_o~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~132_combout\ = (\core1|rs_val_2_r\(26)) # (\core1|rd_val_2_r\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(26),
	datac => \core1|rd_val_2_r\(26),
	combout => \core1|alu_1|result_o~132_combout\);

-- Location: LCCOMB_X52_Y25_N28
\core1|alu_mem_result[26]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~159_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(13) $ (\core1|rs_val_2_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_mem_result[26]~159_combout\);

-- Location: LCCOMB_X52_Y25_N6
\core1|alu_mem_result[26]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~160_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(26))) # (!\core1|alu_1|Selector23~13_combout\ & ((\core1|alu_mem_result[26]~159_combout\))))) # 
-- (!\core1|alu_1|Selector23~14_combout\ & (((!\core1|alu_1|Selector23~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datab => \core1|alu_1|Selector23~14_combout\,
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_mem_result[26]~159_combout\,
	combout => \core1|alu_mem_result[26]~160_combout\);

-- Location: LCCOMB_X54_Y32_N6
\core1|alu_1|result_o~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~134_combout\ = \core1|rs_val_2_r\(26) $ (\core1|rd_val_2_r\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(26),
	datac => \core1|rd_val_2_r\(26),
	combout => \core1|alu_1|result_o~134_combout\);

-- Location: LCCOMB_X56_Y33_N18
\core1|alu_1|result_o~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~133_combout\ = \core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(12),
	datad => \core1|rs_val_2_r\(29),
	combout => \core1|alu_1|result_o~133_combout\);

-- Location: LCCOMB_X54_Y32_N30
\core1|alu_mem_result[26]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~153_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & (\core1|alu_1|ShiftLeft0~66_combout\ & ((\core1|alu_1|ShiftRight0~93_combout\)))) # (!\core1|alu_1|ShiftRight0~91_combout\ & (((\core1|alu_1|ShiftLeft0~73_combout\) # 
-- (!\core1|alu_1|ShiftRight0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~66_combout\,
	datab => \core1|alu_1|ShiftLeft0~73_combout\,
	datac => \core1|alu_1|ShiftRight0~91_combout\,
	datad => \core1|alu_1|ShiftRight0~93_combout\,
	combout => \core1|alu_mem_result[26]~153_combout\);

-- Location: LCCOMB_X53_Y30_N0
\core1|alu_1|ShiftLeft0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~76_combout\ = (\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(0))))) # (!\core1|rs_val_2_r\(1) & (((\core1|alu_1|ShiftLeft1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~47_combout\,
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X53_Y30_N4
\core1|alu_1|ShiftLeft0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~31_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~76_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~76_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~30_combout\,
	combout => \core1|alu_1|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X54_Y32_N20
\core1|alu_mem_result[26]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~154_combout\ = (\core1|alu_mem_result[26]~153_combout\ & ((\core1|alu_1|ShiftRight0~93_combout\) # ((\core1|alu_1|ShiftLeft0~56_combout\)))) # (!\core1|alu_mem_result[26]~153_combout\ & (!\core1|alu_1|ShiftRight0~93_combout\ & 
-- (\core1|alu_1|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[26]~153_combout\,
	datab => \core1|alu_1|ShiftRight0~93_combout\,
	datac => \core1|alu_1|ShiftLeft0~31_combout\,
	datad => \core1|alu_1|ShiftLeft0~56_combout\,
	combout => \core1|alu_mem_result[26]~154_combout\);

-- Location: LCCOMB_X54_Y32_N10
\core1|alu_mem_result[26]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~155_combout\ = (\core1|alu_1|Selector23~5_combout\ & (\core1|rs_val_2_r\(26) & (\core1|rd_val_2_r\(26)))) # (!\core1|alu_1|Selector23~5_combout\ & (((\core1|alu_mem_result[26]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|alu_mem_result[26]~154_combout\,
	combout => \core1|alu_mem_result[26]~155_combout\);

-- Location: LCCOMB_X54_Y32_N26
\core1|alu_mem_result[26]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~227_combout\ = (\core1|instruction_2_r.opcode\(2) & (((\core1|alu_mem_result[26]~155_combout\)))) # (!\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1) & ((\core1|alu_mem_result[26]~155_combout\))) # 
-- (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_mem_result[26]~155_combout\,
	combout => \core1|alu_mem_result[26]~227_combout\);

-- Location: LCCOMB_X54_Y32_N4
\core1|alu_mem_result[26]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~156_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_mem_result[26]~227_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_mem_result[26]~227_combout\ & (\core1|alu_1|Add1~52_combout\)) # 
-- (!\core1|alu_mem_result[26]~227_combout\ & ((\core1|alu_1|Add0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~52_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_mem_result[26]~227_combout\,
	datad => \core1|alu_1|Add0~52_combout\,
	combout => \core1|alu_mem_result[26]~156_combout\);

-- Location: LCCOMB_X51_Y33_N22
\core1|alu_1|ShiftLeft1~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~124_combout\ = (\core1|alu_1|ShiftLeft1~43_combout\ & (!\core1|alu_1|ShiftLeft1~116_combout\ & (\core1|alu_1|ShiftLeft1~156_combout\))) # (!\core1|alu_1|ShiftLeft1~43_combout\ & ((\core1|alu_1|ShiftLeft1~116_combout\) # 
-- ((\core1|alu_1|ShiftLeft1~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~43_combout\,
	datab => \core1|alu_1|ShiftLeft1~116_combout\,
	datac => \core1|alu_1|ShiftLeft1~156_combout\,
	datad => \core1|alu_1|ShiftLeft1~148_combout\,
	combout => \core1|alu_1|ShiftLeft1~124_combout\);

-- Location: LCCOMB_X51_Y33_N24
\core1|alu_1|ShiftLeft1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~125_combout\ = (\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft1~159_combout\ & (!\core1|alu_1|Add2~1_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (((\core1|alu_1|ShiftLeft1~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~159_combout\,
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft1~144_combout\,
	combout => \core1|alu_1|ShiftLeft1~125_combout\);

-- Location: LCCOMB_X51_Y33_N14
\core1|alu_1|ShiftLeft1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~126_combout\ = (\core1|alu_1|ShiftLeft1~116_combout\ & ((\core1|alu_1|ShiftLeft1~124_combout\ & ((\core1|alu_1|ShiftLeft1~125_combout\))) # (!\core1|alu_1|ShiftLeft1~124_combout\ & (\core1|alu_1|ShiftLeft1~152_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~116_combout\ & (((\core1|alu_1|ShiftLeft1~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~152_combout\,
	datab => \core1|alu_1|ShiftLeft1~116_combout\,
	datac => \core1|alu_1|ShiftLeft1~124_combout\,
	datad => \core1|alu_1|ShiftLeft1~125_combout\,
	combout => \core1|alu_1|ShiftLeft1~126_combout\);

-- Location: LCCOMB_X55_Y33_N26
\core1|alu_1|result_o~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~152_combout\ = (\core1|alu_1|ShiftLeft1~126_combout\) # ((!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~61_combout\ & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~61_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft1~126_combout\,
	combout => \core1|alu_1|result_o~152_combout\);

-- Location: LCCOMB_X54_Y32_N2
\core1|alu_mem_result[26]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~157_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|result_o~152_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_mem_result[26]~156_combout\)))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_mem_result[26]~156_combout\,
	datad => \core1|alu_1|result_o~152_combout\,
	combout => \core1|alu_mem_result[26]~157_combout\);

-- Location: LCCOMB_X54_Y32_N16
\core1|alu_mem_result[26]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~158_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[26]~157_combout\ & (\core1|alu_1|result_o~134_combout\)) # (!\core1|alu_mem_result[26]~157_combout\ & ((\core1|alu_1|result_o~133_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[26]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~134_combout\,
	datab => \core1|alu_1|result_o~133_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[26]~157_combout\,
	combout => \core1|alu_mem_result[26]~158_combout\);

-- Location: LCCOMB_X54_Y32_N18
\core1|alu_mem_result[26]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[26]~161_combout\ = (\core1|alu_1|Selector23~22_combout\ & ((\core1|alu_mem_result[26]~160_combout\ & ((\core1|alu_mem_result[26]~158_combout\))) # (!\core1|alu_mem_result[26]~160_combout\ & (!\core1|alu_1|result_o~132_combout\)))) # 
-- (!\core1|alu_1|Selector23~22_combout\ & (((\core1|alu_mem_result[26]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~22_combout\,
	datab => \core1|alu_1|result_o~132_combout\,
	datac => \core1|alu_mem_result[26]~160_combout\,
	datad => \core1|alu_mem_result[26]~158_combout\,
	combout => \core1|alu_mem_result[26]~161_combout\);

-- Location: LCCOMB_X54_Y32_N22
\core1|wd_val_3_r~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~36_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[28]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[26]~161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r~28_combout\,
	datab => \from_mem_flat_i[28]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[26]~161_combout\,
	combout => \core1|wd_val_3_r~36_combout\);

-- Location: FF_X54_Y32_N23
\core1|wd_val_3_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~36_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(26));

-- Location: LCCOMB_X54_Y39_N8
\core1|rf_wd[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~26_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[26]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[26]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(26),
	combout => \core1|rf_wd[26]~26_combout\);

-- Location: FF_X57_Y28_N1
\core1|rf|RF_rtl_1_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(39));

-- Location: LCCOMB_X57_Y28_N18
\core1|rs_val_2_r~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~64_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((\core1|rs_val_2_r[11]~82_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a26\)) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & ((\core1|wd_val_3_r\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a26\,
	datab => \core1|wd_val_3_r\(26),
	datac => \core1|rs_val_2_r[11]~15_combout\,
	datad => \core1|rs_val_2_r[11]~82_combout\,
	combout => \core1|rs_val_2_r~64_combout\);

-- Location: LCCOMB_X57_Y28_N0
\core1|rs_val_2_r~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~65_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & ((!\core1|rs_val_2_r~64_combout\) # (!\core1|rf|RF_rtl_1_bypass\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(39),
	datad => \core1|rs_val_2_r~64_combout\,
	combout => \core1|rs_val_2_r~65_combout\);

-- Location: LCCOMB_X54_Y32_N8
\core1|rs_val_2_r~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~66_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & ((\core1|rs_val_2_r~65_combout\ & (!\core1|rs_val_2_r~64_combout\ & \core1|alu_mem_result[26]~162_combout\)) # (!\core1|rs_val_2_r~65_combout\ & (\core1|rs_val_2_r~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~65_combout\,
	datab => \core1|rs_val_2_r~64_combout\,
	datac => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|alu_mem_result[26]~162_combout\,
	combout => \core1|rs_val_2_r~66_combout\);

-- Location: FF_X54_Y32_N9
\core1|rs_val_2_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~66_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(26));

-- Location: LCCOMB_X55_Y28_N24
\core1|alu_1|result_o~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~84_combout\ = \core1|rs_val_2_r\(3) $ (\core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(26),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|result_o~84_combout\);

-- Location: IOIBUF_X48_Y43_N8
\from_mem_flat_i[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(18),
	o => \from_mem_flat_i[18]~input_o\);

-- Location: LCCOMB_X54_Y25_N16
\core1|alu_mem_result[16]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[16]~67_combout\ = (\core1|alu_mem_result[22]~65_combout\ & (((!\core1|alu_mem_result[22]~66_combout\)))) # (!\core1|alu_mem_result[22]~65_combout\ & ((\core1|alu_mem_result[22]~66_combout\ & ((\from_mem_flat_i[18]~input_o\))) # 
-- (!\core1|alu_mem_result[22]~66_combout\ & (\core1|rs_val_2_r\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \from_mem_flat_i[18]~input_o\,
	datac => \core1|alu_mem_result[22]~65_combout\,
	datad => \core1|alu_mem_result[22]~66_combout\,
	combout => \core1|alu_mem_result[16]~67_combout\);

-- Location: LCCOMB_X50_Y27_N0
\core1|alu_1|result_o~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~86_combout\ = \core1|rd_val_2_r\(16) $ (\core1|rs_val_2_r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(16),
	datad => \core1|rs_val_2_r\(16),
	combout => \core1|alu_1|result_o~86_combout\);

-- Location: LCCOMB_X50_Y27_N14
\core1|alu_1|result_o~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~85_combout\ = \core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(2) $ (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~85_combout\);

-- Location: LCCOMB_X53_Y34_N26
\core1|alu_1|ShiftLeft0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~6_combout\ = (\core1|rd_val_2_r\(0) & (!\core1|rs_val_2_r\(3) & !\core1|alu_1|ShiftLeft0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(0),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~4_combout\,
	combout => \core1|alu_1|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X52_Y28_N6
\core1|alu_mem_result[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[16]~56_combout\ = (\core1|alu_mem_result[22]~55_combout\ & ((\core1|alu_1|Add0~32_combout\) # ((\core1|alu_mem_result[22]~54_combout\)))) # (!\core1|alu_mem_result[22]~55_combout\ & (((\core1|alu_1|ShiftLeft0~51_combout\ & 
-- !\core1|alu_mem_result[22]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~32_combout\,
	datab => \core1|alu_mem_result[22]~55_combout\,
	datac => \core1|alu_1|ShiftLeft0~51_combout\,
	datad => \core1|alu_mem_result[22]~54_combout\,
	combout => \core1|alu_mem_result[16]~56_combout\);

-- Location: LCCOMB_X52_Y28_N4
\core1|alu_mem_result[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[16]~57_combout\ = (\core1|alu_mem_result[22]~54_combout\ & ((\core1|alu_mem_result[16]~56_combout\ & ((\core1|alu_1|ShiftLeft0~6_combout\))) # (!\core1|alu_mem_result[16]~56_combout\ & (\core1|alu_1|ShiftLeft0~23_combout\)))) # 
-- (!\core1|alu_mem_result[22]~54_combout\ & (((\core1|alu_mem_result[16]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~54_combout\,
	datab => \core1|alu_1|ShiftLeft0~23_combout\,
	datac => \core1|alu_1|ShiftLeft0~6_combout\,
	datad => \core1|alu_mem_result[16]~56_combout\,
	combout => \core1|alu_mem_result[16]~57_combout\);

-- Location: LCCOMB_X52_Y28_N22
\core1|alu_mem_result[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[16]~59_combout\ = (\core1|alu_mem_result[22]~58_combout\ & (!\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Add1~32_combout\)))) # (!\core1|alu_mem_result[22]~58_combout\ & ((\core1|instruction_2_r.opcode\(2)) # 
-- ((\core1|alu_mem_result[16]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~58_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_mem_result[16]~57_combout\,
	datad => \core1|alu_1|Add1~32_combout\,
	combout => \core1|alu_mem_result[16]~59_combout\);

-- Location: LCCOMB_X52_Y28_N8
\core1|alu_mem_result[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[16]~61_combout\ = (\core1|alu_mem_result[22]~60_combout\ & ((\core1|rd_val_2_r\(16) & (\core1|alu_mem_result[16]~59_combout\ & \core1|rs_val_2_r\(16))) # (!\core1|rd_val_2_r\(16) & (!\core1|alu_mem_result[16]~59_combout\ & 
-- !\core1|rs_val_2_r\(16))))) # (!\core1|alu_mem_result[22]~60_combout\ & (((\core1|alu_mem_result[16]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~60_combout\,
	datab => \core1|rd_val_2_r\(16),
	datac => \core1|alu_mem_result[16]~59_combout\,
	datad => \core1|rs_val_2_r\(16),
	combout => \core1|alu_mem_result[16]~61_combout\);

-- Location: LCCOMB_X53_Y32_N18
\core1|alu_1|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~29_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~25_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~28_combout\,
	datad => \core1|alu_1|ShiftRight0~25_combout\,
	combout => \core1|alu_1|ShiftRight0~29_combout\);

-- Location: LCCOMB_X53_Y32_N4
\core1|alu_1|ShiftRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~37_combout\ = (\core1|alu_1|ShiftRight0~29_combout\) # ((\core1|alu_1|ShiftRight0~36_combout\ & \core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~36_combout\,
	datab => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~29_combout\,
	combout => \core1|alu_1|ShiftRight0~37_combout\);

-- Location: LCCOMB_X52_Y33_N14
\core1|alu_1|ShiftLeft1~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~91_combout\ = (\core1|alu_1|ShiftLeft1~90_combout\ & ((\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~64_combout\))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~90_combout\,
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|alu_1|ShiftLeft1~66_combout\,
	datad => \core1|alu_1|ShiftLeft1~64_combout\,
	combout => \core1|alu_1|ShiftLeft1~91_combout\);

-- Location: LCCOMB_X51_Y33_N8
\core1|alu_1|result_o~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~87_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft1~42_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~146_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftLeft1~42_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft1~146_combout\,
	combout => \core1|alu_1|result_o~87_combout\);

-- Location: LCCOMB_X52_Y28_N20
\core1|alu_1|result_o~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~88_combout\ = (\core1|alu_1|ShiftLeft1~91_combout\) # ((\core1|alu_1|result_o~87_combout\) # ((\core1|alu_1|ShiftRight0~37_combout\ & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~37_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft1~91_combout\,
	datad => \core1|alu_1|result_o~87_combout\,
	combout => \core1|alu_1|result_o~88_combout\);

-- Location: LCCOMB_X52_Y28_N26
\core1|alu_mem_result[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[16]~62_combout\ = (\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~88_combout\)))) # (!\core1|alu_1|Selector23~7_combout\ & (((\core1|alu_mem_result[16]~61_combout\)) # 
-- (!\core1|alu_1|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_mem_result[16]~61_combout\,
	datad => \core1|alu_1|result_o~88_combout\,
	combout => \core1|alu_mem_result[16]~62_combout\);

-- Location: LCCOMB_X52_Y28_N24
\core1|alu_mem_result[16]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[16]~63_combout\ = (\core1|alu_mem_result[16]~62_combout\ & ((\core1|alu_1|result_o~86_combout\) # ((!\core1|alu_1|Selector23~2_combout\)))) # (!\core1|alu_mem_result[16]~62_combout\ & (((\core1|alu_1|result_o~85_combout\ & 
-- \core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~86_combout\,
	datab => \core1|alu_1|result_o~85_combout\,
	datac => \core1|alu_mem_result[16]~62_combout\,
	datad => \core1|alu_1|Selector23~2_combout\,
	combout => \core1|alu_mem_result[16]~63_combout\);

-- Location: LCCOMB_X52_Y28_N2
\core1|alu_mem_result[16]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[16]~68_combout\ = (\core1|alu_mem_result[22]~64_combout\ & ((\core1|alu_mem_result[16]~67_combout\ & ((\core1|alu_mem_result[16]~63_combout\))) # (!\core1|alu_mem_result[16]~67_combout\ & (\core1|alu_1|result_o~84_combout\)))) # 
-- (!\core1|alu_mem_result[22]~64_combout\ & (((\core1|alu_mem_result[16]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[22]~64_combout\,
	datab => \core1|alu_1|result_o~84_combout\,
	datac => \core1|alu_mem_result[16]~67_combout\,
	datad => \core1|alu_mem_result[16]~63_combout\,
	combout => \core1|alu_mem_result[16]~68_combout\);

-- Location: LCCOMB_X52_Y28_N30
\core1|wd_val_3_r~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~42_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & (\n_reset~input_o\ & \core1|alu_mem_result[16]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|alu_mem_result[16]~68_combout\,
	combout => \core1|wd_val_3_r~42_combout\);

-- Location: FF_X52_Y28_N31
\core1|wd_val_3_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~42_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(16));

-- Location: LCCOMB_X59_Y28_N4
\core1|rf_wd[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~16_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[16]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \core1|wd_val_3_r\(16),
	datad => \net_packet_flat_i[16]~input_o\,
	combout => \core1|rf_wd[16]~16_combout\);

-- Location: LCCOMB_X57_Y32_N14
\core1|rd_val_2_r~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~55_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (((\core1|rf|RF_rtl_0|auto_generated|ram_block1a15\) # (\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & (\core1|wd_val_3_r\(15) & 
-- ((!\core1|rd_val_2_r[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~3_combout\,
	datab => \core1|wd_val_3_r\(15),
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a15\,
	datad => \core1|rd_val_2_r[11]~8_combout\,
	combout => \core1|rd_val_2_r~55_combout\);

-- Location: LCCOMB_X56_Y32_N6
\core1|rd_val_2_r~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~56_combout\ = (\core1|rd_val_2_r[11]~8_combout\ & ((\core1|rd_val_2_r~55_combout\ & (\core1|rf|RF_rtl_0_bypass\(28))) # (!\core1|rd_val_2_r~55_combout\ & ((\core1|alu_mem_result[15]~53_combout\))))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (((\core1|rd_val_2_r~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(28),
	datac => \core1|rd_val_2_r~55_combout\,
	datad => \core1|alu_mem_result[15]~53_combout\,
	combout => \core1|rd_val_2_r~56_combout\);

-- Location: LCCOMB_X53_Y28_N8
\core1|rd_val_2_r~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~57_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & \core1|rd_val_2_r~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r[11]~10_combout\,
	datad => \core1|rd_val_2_r~56_combout\,
	combout => \core1|rd_val_2_r~57_combout\);

-- Location: FF_X53_Y28_N9
\core1|rd_val_2_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~57_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(15));

-- Location: LCCOMB_X57_Y32_N26
\core1|alu_mem_result[15]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[15]~45_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|alu_1|Selector23~15_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_mem_result[15]~45_combout\);

-- Location: LCCOMB_X57_Y32_N28
\core1|alu_mem_result[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[15]~46_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|alu_1|Selector23~13_combout\ & ((\core1|rs_val_2_r\(15)))) # (!\core1|alu_1|Selector23~13_combout\ & (\core1|alu_mem_result[15]~45_combout\)))) # 
-- (!\core1|alu_1|Selector23~14_combout\ & (!\core1|alu_1|Selector23~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~14_combout\,
	datab => \core1|alu_1|Selector23~13_combout\,
	datac => \core1|alu_mem_result[15]~45_combout\,
	datad => \core1|rs_val_2_r\(15),
	combout => \core1|alu_mem_result[15]~46_combout\);

-- Location: LCCOMB_X56_Y32_N10
\core1|alu_mem_result[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[15]~47_combout\ = (\core1|rd_val_2_r\(15) & ((!\core1|alu_mem_result[15]~46_combout\) # (!\core1|rs_val_2_r\(15)))) # (!\core1|rd_val_2_r\(15) & (\core1|rs_val_2_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datac => \core1|rs_val_2_r\(15),
	datad => \core1|alu_mem_result[15]~46_combout\,
	combout => \core1|alu_mem_result[15]~47_combout\);

-- Location: LCCOMB_X55_Y25_N16
\core1|alu_1|result_o~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~78_combout\ = \core1|rs_val_2_r\(22) $ (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(18),
	combout => \core1|alu_1|result_o~78_combout\);

-- Location: LCCOMB_X56_Y31_N8
\core1|alu_1|result_o~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~83_combout\ = (\core1|rd_val_2_r\(15) & \core1|rs_val_2_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(15),
	datad => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~83_combout\);

-- Location: LCCOMB_X55_Y31_N8
\core1|alu_1|ShiftLeft0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~48_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~18_combout\) # ((\core1|alu_1|ShiftLeft0~19_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftLeft0~18_combout\,
	datac => \core1|alu_1|ShiftLeft0~47_combout\,
	datad => \core1|alu_1|ShiftLeft0~19_combout\,
	combout => \core1|alu_1|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X56_Y31_N10
\core1|alu_mem_result[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[15]~48_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~83_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~48_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (\core1|alu_1|Selector23~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|result_o~83_combout\,
	datad => \core1|alu_1|ShiftLeft0~48_combout\,
	combout => \core1|alu_mem_result[15]~48_combout\);

-- Location: LCCOMB_X56_Y32_N22
\core1|alu_mem_result[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[15]~49_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_mem_result[15]~48_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_mem_result[15]~48_combout\ & ((\core1|alu_1|Add1~30_combout\))) # 
-- (!\core1|alu_mem_result[15]~48_combout\ & (\core1|alu_1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~30_combout\,
	datab => \core1|alu_1|Add1~30_combout\,
	datac => \core1|alu_1|Selector23~3_combout\,
	datad => \core1|alu_mem_result[15]~48_combout\,
	combout => \core1|alu_mem_result[15]~49_combout\);

-- Location: LCCOMB_X54_Y34_N18
\core1|alu_1|ShiftRight0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~114_combout\ = (\core1|rd_val_2_r\(31) & (\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & !\core1|alu_1|ShiftLeft0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~4_combout\,
	combout => \core1|alu_1|ShiftRight0~114_combout\);

-- Location: LCCOMB_X54_Y31_N12
\core1|alu_1|result_o~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~80_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~0_combout\ & (\core1|alu_1|ShiftLeft1~83_combout\)) # (!\core1|alu_1|Add2~0_combout\ & ((\core1|alu_1|ShiftLeft1~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~0_combout\,
	datab => \core1|alu_1|ShiftLeft1~83_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft1~87_combout\,
	combout => \core1|alu_1|result_o~80_combout\);

-- Location: LCCOMB_X54_Y31_N22
\core1|alu_1|result_o~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~81_combout\ = (\core1|alu_1|result_o~80_combout\) # ((\core1|alu_1|Add2~3_combout\ & \core1|alu_1|ShiftLeft1~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~80_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft1~63_combout\,
	combout => \core1|alu_1|result_o~81_combout\);

-- Location: LCCOMB_X51_Y31_N14
\core1|alu_1|ShiftRight0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~73_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(17))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|rd_val_2_r\(15),
	combout => \core1|alu_1|ShiftRight0~73_combout\);

-- Location: LCCOMB_X51_Y31_N30
\core1|alu_1|ShiftRight0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~87_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~27_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~73_combout\,
	datad => \core1|alu_1|ShiftRight0~27_combout\,
	combout => \core1|alu_1|ShiftRight0~87_combout\);

-- Location: LCCOMB_X57_Y29_N10
\core1|alu_1|ShiftRight0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~108_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~83_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~83_combout\,
	datad => \core1|alu_1|ShiftRight0~87_combout\,
	combout => \core1|alu_1|ShiftRight0~108_combout\);

-- Location: LCCOMB_X57_Y29_N22
\core1|alu_1|result_o~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~79_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|result_o~34_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|result_o~34_combout\,
	datad => \core1|alu_1|ShiftRight0~108_combout\,
	combout => \core1|alu_1|result_o~79_combout\);

-- Location: LCCOMB_X56_Y32_N24
\core1|alu_1|result_o~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~82_combout\ = (\core1|alu_1|ShiftRight0~114_combout\) # ((\core1|alu_1|result_o~79_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|result_o~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftRight0~114_combout\,
	datac => \core1|alu_1|result_o~81_combout\,
	datad => \core1|alu_1|result_o~79_combout\,
	combout => \core1|alu_1|result_o~82_combout\);

-- Location: LCCOMB_X56_Y32_N12
\core1|alu_mem_result[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[15]~50_combout\ = (\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|result_o~82_combout\)) # (!\core1|alu_1|Selector23~6_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & 
-- (!\core1|alu_mem_result[15]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_mem_result[15]~49_combout\,
	datad => \core1|alu_1|result_o~82_combout\,
	combout => \core1|alu_mem_result[15]~50_combout\);

-- Location: LCCOMB_X56_Y32_N14
\core1|alu_mem_result[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[15]~51_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[15]~50_combout\ & ((!\core1|alu_1|result_o~78_combout\))) # (!\core1|alu_mem_result[15]~50_combout\ & (!\core1|alu_mem_result[15]~47_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[15]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[15]~47_combout\,
	datab => \core1|alu_1|result_o~78_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[15]~50_combout\,
	combout => \core1|alu_mem_result[15]~51_combout\);

-- Location: LCCOMB_X56_Y32_N28
\core1|alu_mem_result[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[15]~52_combout\ = (\core1|alu_mem_result[15]~46_combout\ & (((!\core1|alu_1|Selector23~22_combout\) # (!\core1|alu_mem_result[15]~51_combout\)))) # (!\core1|alu_mem_result[15]~46_combout\ & (!\core1|alu_mem_result[15]~47_combout\ & 
-- ((\core1|alu_1|Selector23~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[15]~47_combout\,
	datab => \core1|alu_mem_result[15]~46_combout\,
	datac => \core1|alu_mem_result[15]~51_combout\,
	datad => \core1|alu_1|Selector23~22_combout\,
	combout => \core1|alu_mem_result[15]~52_combout\);

-- Location: LCCOMB_X56_Y32_N4
\core1|wd_val_3_r~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~33_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[17]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[15]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|wd_val_3_r~28_combout\,
	datac => \from_mem_flat_i[17]~input_o\,
	datad => \core1|alu_mem_result[15]~52_combout\,
	combout => \core1|wd_val_3_r~33_combout\);

-- Location: FF_X56_Y32_N5
\core1|wd_val_3_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~33_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(15));

-- Location: LCCOMB_X57_Y32_N4
\core1|rf_wd[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~15_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[15]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|wd_val_3_r\(15),
	datac => \net_packet_flat_i[15]~input_o\,
	datad => \core1|net_reg_write_cmd~combout\,
	combout => \core1|rf_wd[15]~15_combout\);

-- Location: LCCOMB_X57_Y31_N4
\core1|rd_val_2_r~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~103_combout\ = (\core1|rd_val_2_r[11]~3_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a31\ & ((!\core1|rd_val_2_r[11]~8_combout\)))) # (!\core1|rd_val_2_r[11]~3_combout\ & (((\core1|wd_val_3_r\(31)) # 
-- (\core1|rd_val_2_r[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a31\,
	datab => \core1|rd_val_2_r[11]~3_combout\,
	datac => \core1|wd_val_3_r\(31),
	datad => \core1|rd_val_2_r[11]~8_combout\,
	combout => \core1|rd_val_2_r~103_combout\);

-- Location: FF_X57_Y31_N23
\core1|rf|RF_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(44));

-- Location: LCCOMB_X57_Y31_N30
\core1|rd_val_2_r~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~104_combout\ = (\core1|rd_val_2_r[11]~10_combout\ & ((\core1|rf|RF_rtl_0_bypass\(44)) # (\core1|rd_val_2_r~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF_rtl_0_bypass\(44),
	datac => \core1|rd_val_2_r~103_combout\,
	datad => \core1|rd_val_2_r[11]~10_combout\,
	combout => \core1|rd_val_2_r~104_combout\);

-- Location: LCCOMB_X57_Y31_N22
\core1|alu_mem_result[31]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~219_combout\ = (\core1|alu_1|Selector23~12_combout\ & ((\core1|alu_mem_result[31]~218_combout\))) # (!\core1|alu_1|Selector23~12_combout\ & (\core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~12_combout\,
	datab => \core1|rs_val_2_r\(31),
	datad => \core1|alu_mem_result[31]~218_combout\,
	combout => \core1|alu_mem_result[31]~219_combout\);

-- Location: LCCOMB_X57_Y31_N24
\core1|alu_mem_result[31]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~220_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[33]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[31]~219_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \from_mem_flat_i[33]~input_o\,
	datac => \core1|alu_mem_result[31]~219_combout\,
	datad => \core1|is_load_op_2_r~q\,
	combout => \core1|alu_mem_result[31]~220_combout\);

-- Location: LCCOMB_X57_Y31_N2
\core1|rd_val_2_r~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_2_r~105_combout\ = (\core1|rd_val_2_r~104_combout\ & ((\core1|rd_val_2_r[11]~8_combout\ & ((\core1|alu_mem_result[31]~220_combout\) # (!\core1|rd_val_2_r~103_combout\))) # (!\core1|rd_val_2_r[11]~8_combout\ & 
-- (\core1|rd_val_2_r~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r[11]~8_combout\,
	datab => \core1|rd_val_2_r~103_combout\,
	datac => \core1|rd_val_2_r~104_combout\,
	datad => \core1|alu_mem_result[31]~220_combout\,
	combout => \core1|rd_val_2_r~105_combout\);

-- Location: FF_X57_Y31_N3
\core1|rd_val_2_r[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_2_r~105_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(31));

-- Location: LCCOMB_X57_Y33_N24
\core1|alu_mem_result[31]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~210_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datac => \core1|alu_1|Selector23~15_combout\,
	datad => \core1|rs_val_2_r\(16),
	combout => \core1|alu_mem_result[31]~210_combout\);

-- Location: LCCOMB_X57_Y31_N28
\core1|alu_1|result_o~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~148_combout\ = \core1|rs_val_2_r\(31) $ (\core1|rd_val_2_r\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|result_o~148_combout\);

-- Location: LCCOMB_X60_Y29_N24
\core1|alu_1|result_o~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~147_combout\ = \core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(6),
	datad => \core1|rs_val_2_r\(17),
	combout => \core1|alu_1|result_o~147_combout\);

-- Location: LCCOMB_X54_Y34_N2
\core1|alu_1|ShiftRight0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~115_combout\ = (!\core1|alu_1|ShiftLeft0~4_combout\ & (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|rd_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~4_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|ShiftRight0~115_combout\);

-- Location: LCCOMB_X54_Y33_N18
\core1|alu_1|ShiftLeft1~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~140_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(30)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(31),
	datad => \core1|rd_val_2_r\(30),
	combout => \core1|alu_1|ShiftLeft1~140_combout\);

-- Location: LCCOMB_X53_Y34_N14
\core1|alu_1|ShiftLeft1~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~141_combout\ = (\core1|alu_1|ShiftLeft1~48_combout\ & (((\core1|alu_1|ShiftLeft1~130_combout\)))) # (!\core1|alu_1|ShiftLeft1~48_combout\ & ((\core1|alu_1|ShiftLeft1~130_combout\ & ((\core1|alu_1|ShiftLeft1~134_combout\))) # 
-- (!\core1|alu_1|ShiftLeft1~130_combout\ & (\core1|alu_1|ShiftLeft1~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~48_combout\,
	datab => \core1|alu_1|ShiftLeft1~140_combout\,
	datac => \core1|alu_1|ShiftLeft1~134_combout\,
	datad => \core1|alu_1|ShiftLeft1~130_combout\,
	combout => \core1|alu_1|ShiftLeft1~141_combout\);

-- Location: LCCOMB_X55_Y34_N24
\core1|alu_1|ShiftLeft1~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~142_combout\ = (\core1|alu_1|ShiftLeft1~48_combout\ & ((\core1|alu_1|ShiftLeft1~141_combout\ & ((\core1|alu_1|ShiftLeft1~115_combout\))) # (!\core1|alu_1|ShiftLeft1~141_combout\ & (\core1|alu_1|ShiftLeft1~157_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~48_combout\ & (((\core1|alu_1|ShiftLeft1~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~157_combout\,
	datab => \core1|alu_1|ShiftLeft1~48_combout\,
	datac => \core1|alu_1|ShiftLeft1~141_combout\,
	datad => \core1|alu_1|ShiftLeft1~115_combout\,
	combout => \core1|alu_1|ShiftLeft1~142_combout\);

-- Location: LCCOMB_X55_Y34_N6
\core1|alu_1|result_o~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~149_combout\ = (\core1|alu_1|ShiftRight0~115_combout\) # ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|result_o~81_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~115_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|result_o~81_combout\,
	datad => \core1|alu_1|ShiftLeft1~142_combout\,
	combout => \core1|alu_1|result_o~149_combout\);

-- Location: LCCOMB_X54_Y29_N30
\core1|alu_1|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~62_combout\ = \core1|rd_val_2_r\(31) $ (\core1|alu_1|Add0~61\ $ (\core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(31),
	cin => \core1|alu_1|Add0~61\,
	combout => \core1|alu_1|Add0~62_combout\);

-- Location: LCCOMB_X55_Y29_N30
\core1|alu_1|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~62_combout\ = \core1|rd_val_2_r\(31) $ (\core1|alu_1|Add1~61\ $ (!\core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(31),
	cin => \core1|alu_1|Add1~61\,
	combout => \core1|alu_1|Add1~62_combout\);

-- Location: LCCOMB_X53_Y33_N30
\core1|alu_mem_result[31]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~211_combout\ = (\core1|alu_1|ShiftRight0~71_combout\ & (((!\core1|alu_1|ShiftRight0~67_combout\)))) # (!\core1|alu_1|ShiftRight0~71_combout\ & ((\core1|alu_1|ShiftRight0~67_combout\ & (\core1|alu_1|ShiftLeft1~134_combout\)) # 
-- (!\core1|alu_1|ShiftRight0~67_combout\ & ((\core1|alu_1|ShiftLeft1~140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~134_combout\,
	datab => \core1|alu_1|ShiftRight0~71_combout\,
	datac => \core1|alu_1|ShiftRight0~67_combout\,
	datad => \core1|alu_1|ShiftLeft1~140_combout\,
	combout => \core1|alu_mem_result[31]~211_combout\);

-- Location: LCCOMB_X53_Y33_N16
\core1|alu_mem_result[31]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~212_combout\ = (\core1|alu_mem_result[31]~211_combout\ & ((\core1|alu_1|ShiftLeft0~74_combout\) # ((!\core1|alu_1|ShiftRight0~71_combout\)))) # (!\core1|alu_mem_result[31]~211_combout\ & (((\core1|alu_1|ShiftRight0~71_combout\ & 
-- \core1|alu_1|ShiftLeft0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[31]~211_combout\,
	datab => \core1|alu_1|ShiftLeft0~74_combout\,
	datac => \core1|alu_1|ShiftRight0~71_combout\,
	datad => \core1|alu_1|ShiftLeft0~70_combout\,
	combout => \core1|alu_mem_result[31]~212_combout\);

-- Location: LCCOMB_X56_Y31_N28
\core1|alu_mem_result[31]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~213_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|alu_mem_result[31]~174_combout\ & (\core1|alu_1|ShiftLeft0~48_combout\)) # (!\core1|alu_mem_result[31]~174_combout\ & ((\core1|alu_mem_result[31]~212_combout\))))) # 
-- (!\core1|instruction_2_r.opcode\(1) & (((\core1|alu_mem_result[31]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~48_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_mem_result[31]~174_combout\,
	datad => \core1|alu_mem_result[31]~212_combout\,
	combout => \core1|alu_mem_result[31]~213_combout\);

-- Location: LCCOMB_X56_Y31_N18
\core1|alu_mem_result[31]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~214_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|alu_mem_result[31]~213_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_mem_result[31]~213_combout\ & ((\core1|alu_1|Add1~62_combout\))) # 
-- (!\core1|alu_mem_result[31]~213_combout\ & (\core1|alu_1|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~62_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Add1~62_combout\,
	datad => \core1|alu_mem_result[31]~213_combout\,
	combout => \core1|alu_mem_result[31]~214_combout\);

-- Location: LCCOMB_X57_Y31_N6
\core1|alu_mem_result[31]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~215_combout\ = (\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|result_o~149_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (((\core1|alu_mem_result[31]~214_combout\)) # 
-- (!\core1|alu_1|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~149_combout\,
	datad => \core1|alu_mem_result[31]~214_combout\,
	combout => \core1|alu_mem_result[31]~215_combout\);

-- Location: LCCOMB_X57_Y31_N16
\core1|alu_mem_result[31]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~216_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[31]~215_combout\ & (\core1|alu_1|result_o~148_combout\)) # (!\core1|alu_mem_result[31]~215_combout\ & ((\core1|alu_1|result_o~147_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[31]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~148_combout\,
	datac => \core1|alu_1|result_o~147_combout\,
	datad => \core1|alu_mem_result[31]~215_combout\,
	combout => \core1|alu_mem_result[31]~216_combout\);

-- Location: LCCOMB_X57_Y31_N10
\core1|alu_mem_result[31]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~217_combout\ = (\core1|alu_mem_result[31]~182_combout\ & (\core1|alu_mem_result[31]~210_combout\ & (!\core1|alu_mem_result[31]~181_combout\))) # (!\core1|alu_mem_result[31]~182_combout\ & 
-- (((\core1|alu_mem_result[31]~181_combout\) # (\core1|alu_mem_result[31]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[31]~182_combout\,
	datab => \core1|alu_mem_result[31]~210_combout\,
	datac => \core1|alu_mem_result[31]~181_combout\,
	datad => \core1|alu_mem_result[31]~216_combout\,
	combout => \core1|alu_mem_result[31]~217_combout\);

-- Location: LCCOMB_X57_Y31_N0
\core1|alu_mem_result[31]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~218_combout\ = (\core1|alu_mem_result[31]~184_combout\ & ((\core1|rd_val_2_r\(31) & (\core1|rs_val_2_r\(31) & \core1|alu_mem_result[31]~217_combout\)) # (!\core1|rd_val_2_r\(31) & (!\core1|rs_val_2_r\(31) & 
-- !\core1|alu_mem_result[31]~217_combout\)))) # (!\core1|alu_mem_result[31]~184_combout\ & (((\core1|alu_mem_result[31]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[31]~184_combout\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|alu_mem_result[31]~217_combout\,
	combout => \core1|alu_mem_result[31]~218_combout\);

-- Location: LCCOMB_X57_Y31_N18
\core1|alu_mem_result[31]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[31]~224_combout\ = (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector23~12_combout\ & ((\core1|alu_mem_result[31]~218_combout\))) # (!\core1|alu_1|Selector23~12_combout\ & (\core1|rs_val_2_r\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~12_combout\,
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[31]~218_combout\,
	combout => \core1|alu_mem_result[31]~224_combout\);

-- Location: LCCOMB_X57_Y31_N26
\core1|wd_val_3_r~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~41_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|alu_mem_result[31]~224_combout\) # ((\core1|is_load_op_2_r~q\ & \from_mem_flat_i[33]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[33]~input_o\,
	datac => \core1|wd_val_3_r~28_combout\,
	datad => \core1|alu_mem_result[31]~224_combout\,
	combout => \core1|wd_val_3_r~41_combout\);

-- Location: FF_X57_Y31_N27
\core1|wd_val_3_r[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~41_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(31));

-- Location: LCCOMB_X57_Y31_N20
\core1|rs_val_2_r~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~79_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((!\core1|rs_val_2_r[11]~82_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a31\))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (\core1|wd_val_3_r\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|wd_val_3_r\(31),
	datac => \core1|rs_val_2_r[11]~82_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a31\,
	combout => \core1|rs_val_2_r~79_combout\);

-- Location: FF_X57_Y31_N15
\core1|rf|RF_rtl_1_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(44));

-- Location: LCCOMB_X57_Y31_N14
\core1|rs_val_2_r~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~80_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & ((\core1|rf|RF_rtl_1_bypass\(44)) # (\core1|rs_val_2_r~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[6]~14_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(44),
	datad => \core1|rs_val_2_r~79_combout\,
	combout => \core1|rs_val_2_r~80_combout\);

-- Location: LCCOMB_X57_Y31_N8
\core1|rs_val_2_r~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~81_combout\ = (\core1|rs_val_2_r~80_combout\ & ((\core1|rs_val_2_r[11]~15_combout\ & ((\core1|alu_mem_result[31]~220_combout\) # (!\core1|rs_val_2_r~79_combout\))) # (!\core1|rs_val_2_r[11]~15_combout\ & 
-- (\core1|rs_val_2_r~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r~79_combout\,
	datac => \core1|rs_val_2_r~80_combout\,
	datad => \core1|alu_mem_result[31]~220_combout\,
	combout => \core1|rs_val_2_r~81_combout\);

-- Location: FF_X57_Y31_N9
\core1|rs_val_2_r[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~81_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(31));

-- Location: LCCOMB_X52_Y25_N30
\core1|alu_mem_result[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[14]~36_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_mem_result[14]~36_combout\);

-- Location: LCCOMB_X52_Y25_N16
\core1|alu_mem_result[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[14]~37_combout\ = (\core1|alu_1|Selector23~13_combout\ & (((\core1|rs_val_2_r\(14) & \core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & ((\core1|alu_mem_result[14]~36_combout\) # 
-- ((!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[14]~36_combout\,
	datab => \core1|rs_val_2_r\(14),
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_mem_result[14]~37_combout\);

-- Location: LCCOMB_X52_Y25_N18
\core1|alu_mem_result[14]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[14]~38_combout\ = (\core1|rd_val_2_r\(14) & ((!\core1|alu_mem_result[14]~37_combout\) # (!\core1|rs_val_2_r\(14)))) # (!\core1|rd_val_2_r\(14) & (\core1|rs_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(14),
	datac => \core1|rs_val_2_r\(14),
	datad => \core1|alu_mem_result[14]~37_combout\,
	combout => \core1|alu_mem_result[14]~38_combout\);

-- Location: LCCOMB_X56_Y33_N22
\core1|alu_1|result_o~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~72_combout\ = \core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(17),
	combout => \core1|alu_1|result_o~72_combout\);

-- Location: LCCOMB_X52_Y25_N4
\core1|alu_1|result_o~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~77_combout\ = (\core1|rd_val_2_r\(14) & \core1|rs_val_2_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(14),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~77_combout\);

-- Location: LCCOMB_X52_Y32_N2
\core1|alu_mem_result[14]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[14]~39_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|result_o~77_combout\))) # (!\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|ShiftLeft0~45_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (\core1|alu_1|Selector23~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|ShiftLeft0~45_combout\,
	datad => \core1|alu_1|result_o~77_combout\,
	combout => \core1|alu_mem_result[14]~39_combout\);

-- Location: LCCOMB_X52_Y32_N4
\core1|alu_mem_result[14]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[14]~40_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_mem_result[14]~39_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_mem_result[14]~39_combout\ & ((\core1|alu_1|Add1~28_combout\))) # 
-- (!\core1|alu_mem_result[14]~39_combout\ & (\core1|alu_1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add0~28_combout\,
	datac => \core1|alu_1|Add1~28_combout\,
	datad => \core1|alu_mem_result[14]~39_combout\,
	combout => \core1|alu_mem_result[14]~40_combout\);

-- Location: LCCOMB_X53_Y32_N28
\core1|alu_1|ShiftRight0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~113_combout\ = (\core1|alu_1|ShiftRight0~31_combout\ & (\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~31_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~5_combout\,
	combout => \core1|alu_1|ShiftRight0~113_combout\);

-- Location: LCCOMB_X51_Y31_N8
\core1|alu_1|ShiftRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~38_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(16))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(16),
	datad => \core1|rd_val_2_r\(14),
	combout => \core1|alu_1|ShiftRight0~38_combout\);

-- Location: LCCOMB_X51_Y31_N12
\core1|alu_1|ShiftRight0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~74_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~73_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|alu_1|ShiftRight0~38_combout\,
	datac => \core1|alu_1|ShiftRight0~73_combout\,
	combout => \core1|alu_1|ShiftRight0~74_combout\);

-- Location: LCCOMB_X51_Y31_N16
\core1|alu_1|ShiftRight0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~104_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~65_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~74_combout\,
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight0~65_combout\,
	combout => \core1|alu_1|ShiftRight0~104_combout\);

-- Location: LCCOMB_X53_Y32_N14
\core1|alu_1|result_o~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~73_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|result_o~30_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~104_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|result_o~30_combout\,
	combout => \core1|alu_1|result_o~73_combout\);

-- Location: LCCOMB_X53_Y32_N24
\core1|alu_1|result_o~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~76_combout\ = (\core1|alu_1|ShiftRight0~113_combout\) # ((\core1|alu_1|result_o~73_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|result_o~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftRight0~113_combout\,
	datac => \core1|alu_1|result_o~73_combout\,
	datad => \core1|alu_1|result_o~75_combout\,
	combout => \core1|alu_1|result_o~76_combout\);

-- Location: LCCOMB_X52_Y32_N18
\core1|alu_mem_result[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[14]~41_combout\ = (\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|result_o~76_combout\)) # (!\core1|alu_1|Selector23~6_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & 
-- (!\core1|alu_mem_result[14]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_mem_result[14]~40_combout\,
	datad => \core1|alu_1|result_o~76_combout\,
	combout => \core1|alu_mem_result[14]~41_combout\);

-- Location: LCCOMB_X52_Y32_N20
\core1|alu_mem_result[14]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[14]~42_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[14]~41_combout\ & (!\core1|alu_1|result_o~72_combout\)) # (!\core1|alu_mem_result[14]~41_combout\ & ((!\core1|alu_mem_result[14]~38_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[14]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~72_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_mem_result[14]~38_combout\,
	datad => \core1|alu_mem_result[14]~41_combout\,
	combout => \core1|alu_mem_result[14]~42_combout\);

-- Location: LCCOMB_X52_Y32_N10
\core1|alu_mem_result[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[14]~43_combout\ = (\core1|alu_1|Selector23~22_combout\ & ((\core1|alu_mem_result[14]~37_combout\ & ((!\core1|alu_mem_result[14]~42_combout\))) # (!\core1|alu_mem_result[14]~37_combout\ & (!\core1|alu_mem_result[14]~38_combout\)))) # 
-- (!\core1|alu_1|Selector23~22_combout\ & (\core1|alu_mem_result[14]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~22_combout\,
	datab => \core1|alu_mem_result[14]~37_combout\,
	datac => \core1|alu_mem_result[14]~38_combout\,
	datad => \core1|alu_mem_result[14]~42_combout\,
	combout => \core1|alu_mem_result[14]~43_combout\);

-- Location: LCCOMB_X51_Y32_N30
\core1|wd_val_3_r~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~32_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[16]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[14]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[16]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|alu_mem_result[14]~43_combout\,
	datad => \core1|wd_val_3_r~28_combout\,
	combout => \core1|wd_val_3_r~32_combout\);

-- Location: FF_X51_Y32_N31
\core1|wd_val_3_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~32_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(14));

-- Location: LCCOMB_X51_Y32_N28
\core1|rf_wd[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~14_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[14]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(14),
	datac => \net_packet_flat_i[14]~input_o\,
	datad => \core1|net_reg_write_cmd~combout\,
	combout => \core1|rf_wd[14]~14_combout\);

-- Location: LCCOMB_X49_Y28_N4
\core1|rs_val_2_r~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~25_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r[11]~15_combout\) # (\core1|rf|RF_rtl_1|auto_generated|ram_block1a13\)))) # (!\core1|rs_val_2_r[11]~82_combout\ & (\core1|wd_val_3_r\(13) & 
-- (!\core1|rs_val_2_r[11]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~82_combout\,
	datab => \core1|wd_val_3_r\(13),
	datac => \core1|rs_val_2_r[11]~15_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a13\,
	combout => \core1|rs_val_2_r~25_combout\);

-- Location: FF_X50_Y28_N23
\core1|rf|RF_rtl_1_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(26));

-- Location: LCCOMB_X50_Y28_N22
\core1|rs_val_2_r~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~26_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r~25_combout\ & (\core1|rf|RF_rtl_1_bypass\(26))) # (!\core1|rs_val_2_r~25_combout\ & ((\core1|alu_mem_result[13]~35_combout\))))) # (!\core1|rs_val_2_r[11]~15_combout\ 
-- & (\core1|rs_val_2_r~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r~25_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(26),
	datad => \core1|alu_mem_result[13]~35_combout\,
	combout => \core1|rs_val_2_r~26_combout\);

-- Location: LCCOMB_X50_Y28_N12
\core1|rs_val_2_r~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~27_combout\ = (\core1|rs_val_2_r~26_combout\ & !\core1|rs_val_2_r[6]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r~26_combout\,
	datad => \core1|rs_val_2_r[6]~14_combout\,
	combout => \core1|rs_val_2_r~27_combout\);

-- Location: FF_X50_Y28_N13
\core1|rs_val_2_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~27_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(13));

-- Location: LCCOMB_X49_Y31_N16
\core1|alu_1|result_o~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~63_combout\ = (\core1|rs_val_2_r\(13)) # (\core1|rd_val_2_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datad => \core1|rd_val_2_r\(13),
	combout => \core1|alu_1|result_o~63_combout\);

-- Location: LCCOMB_X52_Y25_N14
\core1|alu_mem_result[13]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[13]~32_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(23) $ (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(30),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_mem_result[13]~32_combout\);

-- Location: LCCOMB_X52_Y25_N20
\core1|alu_mem_result[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[13]~33_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(13) & ((\core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_mem_result[13]~32_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datab => \core1|alu_mem_result[13]~32_combout\,
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_mem_result[13]~33_combout\);

-- Location: LCCOMB_X49_Y31_N22
\core1|alu_1|result_o~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~64_combout\ = \core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|rs_val_2_r\(16),
	datad => \core1|rs_val_2_r\(20),
	combout => \core1|alu_1|result_o~64_combout\);

-- Location: LCCOMB_X49_Y31_N28
\core1|alu_1|result_o~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~65_combout\ = \core1|rs_val_2_r\(13) $ (\core1|rd_val_2_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datad => \core1|rd_val_2_r\(13),
	combout => \core1|alu_1|result_o~65_combout\);

-- Location: LCCOMB_X53_Y33_N22
\core1|alu_1|ShiftRight0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~112_combout\ = (\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~54_combout\,
	combout => \core1|alu_1|ShiftRight0~112_combout\);

-- Location: LCCOMB_X51_Y31_N6
\core1|alu_1|ShiftRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~39_combout\ = (\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~38_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~38_combout\,
	datad => \core1|alu_1|ShiftRight0~10_combout\,
	combout => \core1|alu_1|ShiftRight0~39_combout\);

-- Location: LCCOMB_X52_Y29_N16
\core1|alu_1|ShiftRight0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~98_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~51_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~39_combout\,
	datad => \core1|alu_1|ShiftRight0~51_combout\,
	combout => \core1|alu_1|ShiftRight0~98_combout\);

-- Location: LCCOMB_X52_Y29_N26
\core1|alu_1|result_o~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~66_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~56_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~49_combout\,
	datac => \core1|alu_1|ShiftRight0~56_combout\,
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|result_o~66_combout\);

-- Location: LCCOMB_X53_Y33_N12
\core1|alu_1|result_o~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~67_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|result_o~66_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~98_combout\,
	datad => \core1|alu_1|result_o~66_combout\,
	combout => \core1|alu_1|result_o~67_combout\);

-- Location: LCCOMB_X53_Y33_N26
\core1|alu_1|result_o~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~70_combout\ = (\core1|alu_1|ShiftRight0~112_combout\) # ((\core1|alu_1|result_o~67_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|result_o~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~112_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|result_o~69_combout\,
	datad => \core1|alu_1|result_o~67_combout\,
	combout => \core1|alu_1|result_o~70_combout\);

-- Location: LCCOMB_X56_Y27_N8
\core1|alu_1|result_o~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~71_combout\ = (\core1|rd_val_2_r\(13) & \core1|rs_val_2_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(13),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|result_o~71_combout\);

-- Location: LCCOMB_X49_Y31_N2
\core1|alu_mem_result[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[13]~28_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~71_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~42_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (\core1|alu_1|Selector23~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|result_o~71_combout\,
	datad => \core1|alu_1|ShiftLeft0~42_combout\,
	combout => \core1|alu_mem_result[13]~28_combout\);

-- Location: LCCOMB_X49_Y31_N24
\core1|alu_mem_result[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[13]~29_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_mem_result[13]~28_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_mem_result[13]~28_combout\ & (\core1|alu_1|Add1~26_combout\)) # 
-- (!\core1|alu_mem_result[13]~28_combout\ & ((\core1|alu_1|Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~26_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Add0~26_combout\,
	datad => \core1|alu_mem_result[13]~28_combout\,
	combout => \core1|alu_mem_result[13]~29_combout\);

-- Location: LCCOMB_X49_Y31_N6
\core1|alu_mem_result[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[13]~30_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|result_o~70_combout\)) # (!\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_mem_result[13]~29_combout\))))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|result_o~70_combout\,
	datad => \core1|alu_mem_result[13]~29_combout\,
	combout => \core1|alu_mem_result[13]~30_combout\);

-- Location: LCCOMB_X49_Y31_N20
\core1|alu_mem_result[13]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[13]~31_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[13]~30_combout\ & ((\core1|alu_1|result_o~65_combout\))) # (!\core1|alu_mem_result[13]~30_combout\ & (\core1|alu_1|result_o~64_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[13]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~64_combout\,
	datab => \core1|alu_1|result_o~65_combout\,
	datac => \core1|alu_1|Selector23~2_combout\,
	datad => \core1|alu_mem_result[13]~30_combout\,
	combout => \core1|alu_mem_result[13]~31_combout\);

-- Location: LCCOMB_X49_Y31_N10
\core1|alu_mem_result[13]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[13]~34_combout\ = (\core1|alu_1|Selector23~22_combout\ & ((\core1|alu_mem_result[13]~33_combout\ & ((\core1|alu_mem_result[13]~31_combout\))) # (!\core1|alu_mem_result[13]~33_combout\ & (!\core1|alu_1|result_o~63_combout\)))) # 
-- (!\core1|alu_1|Selector23~22_combout\ & (((\core1|alu_mem_result[13]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~22_combout\,
	datab => \core1|alu_1|result_o~63_combout\,
	datac => \core1|alu_mem_result[13]~33_combout\,
	datad => \core1|alu_mem_result[13]~31_combout\,
	combout => \core1|alu_mem_result[13]~34_combout\);

-- Location: LCCOMB_X49_Y31_N30
\core1|wd_val_3_r~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~31_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[15]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[13]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r~28_combout\,
	datab => \from_mem_flat_i[15]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_mem_result[13]~34_combout\,
	combout => \core1|wd_val_3_r~31_combout\);

-- Location: FF_X49_Y31_N31
\core1|wd_val_3_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~31_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(13));

-- Location: LCCOMB_X49_Y31_N26
\core1|rf_wd[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~13_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[13]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(13),
	datac => \net_packet_flat_i[13]~input_o\,
	datad => \core1|net_reg_write_cmd~combout\,
	combout => \core1|rf_wd[13]~13_combout\);

-- Location: FF_X50_Y31_N7
\core1|rf|RF_rtl_1_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(25));

-- Location: LCCOMB_X50_Y31_N20
\core1|rs_val_2_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~22_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r[11]~15_combout\)))) # (!\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rs_val_2_r[11]~15_combout\ & ((\core1|alu_mem_result[12]~27_combout\))) # 
-- (!\core1|rs_val_2_r[11]~15_combout\ & (\core1|wd_val_3_r\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(12),
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|alu_mem_result[12]~27_combout\,
	datad => \core1|rs_val_2_r[11]~15_combout\,
	combout => \core1|rs_val_2_r~22_combout\);

-- Location: LCCOMB_X50_Y31_N6
\core1|rs_val_2_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~23_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rs_val_2_r~22_combout\ & ((\core1|rf|RF_rtl_1_bypass\(25)))) # (!\core1|rs_val_2_r~22_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a12\)))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a12\,
	datab => \core1|rs_val_2_r[11]~82_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(25),
	datad => \core1|rs_val_2_r~22_combout\,
	combout => \core1|rs_val_2_r~23_combout\);

-- Location: LCCOMB_X50_Y31_N4
\core1|rs_val_2_r~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~24_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~23_combout\,
	combout => \core1|rs_val_2_r~24_combout\);

-- Location: FF_X50_Y31_N5
\core1|rs_val_2_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~24_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(12));

-- Location: LCCOMB_X52_Y27_N18
\core1|alu_mem_result[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[12]~19_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(22) $ (\core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|rs_val_2_r\(29),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_mem_result[12]~19_combout\);

-- Location: LCCOMB_X52_Y27_N28
\core1|alu_mem_result[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[12]~20_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(12) & ((\core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_mem_result[12]~19_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(12),
	datab => \core1|alu_mem_result[12]~19_combout\,
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_mem_result[12]~20_combout\);

-- Location: LCCOMB_X52_Y27_N30
\core1|alu_mem_result[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[12]~21_combout\ = (\core1|rs_val_2_r\(12) & ((!\core1|alu_mem_result[12]~20_combout\) # (!\core1|rd_val_2_r\(12)))) # (!\core1|rs_val_2_r\(12) & (\core1|rd_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|alu_mem_result[12]~20_combout\,
	combout => \core1|alu_mem_result[12]~21_combout\);

-- Location: LCCOMB_X60_Y31_N4
\core1|alu_1|result_o~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~56_combout\ = \core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rs_val_2_r\(30),
	datac => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~56_combout\);

-- Location: LCCOMB_X50_Y31_N16
\core1|alu_1|result_o~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~62_combout\ = (\core1|rs_val_2_r\(12) & \core1|rd_val_2_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|rd_val_2_r\(12),
	combout => \core1|alu_1|result_o~62_combout\);

-- Location: LCCOMB_X51_Y31_N10
\core1|alu_mem_result[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[12]~22_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~62_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~38_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~62_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|Selector23~5_combout\,
	datad => \core1|alu_1|ShiftLeft0~38_combout\,
	combout => \core1|alu_mem_result[12]~22_combout\);

-- Location: LCCOMB_X50_Y31_N22
\core1|alu_mem_result[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[12]~23_combout\ = (\core1|alu_1|Selector23~3_combout\ & (\core1|alu_mem_result[12]~22_combout\)) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_mem_result[12]~22_combout\ & ((\core1|alu_1|Add1~24_combout\))) # 
-- (!\core1|alu_mem_result[12]~22_combout\ & (\core1|alu_1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_mem_result[12]~22_combout\,
	datac => \core1|alu_1|Add0~24_combout\,
	datad => \core1|alu_1|Add1~24_combout\,
	combout => \core1|alu_mem_result[12]~23_combout\);

-- Location: LCCOMB_X53_Y34_N22
\core1|alu_1|ShiftRight0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~116_combout\ = (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & (\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight0~32_combout\,
	combout => \core1|alu_1|ShiftRight0~116_combout\);

-- Location: LCCOMB_X51_Y32_N4
\core1|alu_1|result_o~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~57_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~35_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~25_combout\,
	datad => \core1|alu_1|ShiftRight0~35_combout\,
	combout => \core1|alu_1|result_o~57_combout\);

-- Location: LCCOMB_X51_Y32_N22
\core1|alu_1|result_o~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~58_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|result_o~57_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|result_o~57_combout\,
	datad => \core1|alu_1|ShiftRight0~92_combout\,
	combout => \core1|alu_1|result_o~58_combout\);

-- Location: LCCOMB_X50_Y31_N26
\core1|alu_1|result_o~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~61_combout\ = (\core1|alu_1|ShiftRight0~116_combout\) # ((\core1|alu_1|result_o~58_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|result_o~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftRight0~116_combout\,
	datac => \core1|alu_1|result_o~60_combout\,
	datad => \core1|alu_1|result_o~58_combout\,
	combout => \core1|alu_1|result_o~61_combout\);

-- Location: LCCOMB_X50_Y31_N8
\core1|alu_mem_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[12]~24_combout\ = (\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|Selector23~6_combout\) # (!\core1|alu_1|result_o~61_combout\)))) # (!\core1|alu_1|Selector23~7_combout\ & (!\core1|alu_mem_result[12]~23_combout\ & 
-- ((\core1|alu_1|Selector23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[12]~23_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|result_o~61_combout\,
	datad => \core1|alu_1|Selector23~6_combout\,
	combout => \core1|alu_mem_result[12]~24_combout\);

-- Location: LCCOMB_X50_Y31_N18
\core1|alu_mem_result[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[12]~25_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[12]~24_combout\ & (!\core1|alu_1|result_o~56_combout\)) # (!\core1|alu_mem_result[12]~24_combout\ & ((!\core1|alu_mem_result[12]~21_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~56_combout\,
	datac => \core1|alu_mem_result[12]~24_combout\,
	datad => \core1|alu_mem_result[12]~21_combout\,
	combout => \core1|alu_mem_result[12]~25_combout\);

-- Location: LCCOMB_X50_Y31_N28
\core1|alu_mem_result[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[12]~26_combout\ = (\core1|alu_1|Selector23~22_combout\ & ((\core1|alu_mem_result[12]~20_combout\ & ((!\core1|alu_mem_result[12]~25_combout\))) # (!\core1|alu_mem_result[12]~20_combout\ & (!\core1|alu_mem_result[12]~21_combout\)))) # 
-- (!\core1|alu_1|Selector23~22_combout\ & (((\core1|alu_mem_result[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~22_combout\,
	datab => \core1|alu_mem_result[12]~21_combout\,
	datac => \core1|alu_mem_result[12]~20_combout\,
	datad => \core1|alu_mem_result[12]~25_combout\,
	combout => \core1|alu_mem_result[12]~26_combout\);

-- Location: LCCOMB_X49_Y31_N14
\core1|wd_val_3_r~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~30_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[14]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[12]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[14]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|wd_val_3_r~28_combout\,
	datad => \core1|alu_mem_result[12]~26_combout\,
	combout => \core1|wd_val_3_r~30_combout\);

-- Location: FF_X49_Y31_N15
\core1|wd_val_3_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~30_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(12));

-- Location: LCCOMB_X49_Y31_N4
\core1|rf_wd[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~12_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[12]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[12]~input_o\,
	datac => \core1|wd_val_3_r\(12),
	datad => \core1|net_reg_write_cmd~combout\,
	combout => \core1|rf_wd[12]~12_combout\);

-- Location: LCCOMB_X60_Y32_N14
\core1|rs_val_2_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~19_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((\core1|rs_val_2_r[11]~82_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a11\)) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & ((\core1|wd_val_3_r\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a11\,
	datac => \core1|rs_val_2_r[11]~82_combout\,
	datad => \core1|wd_val_3_r\(11),
	combout => \core1|rs_val_2_r~19_combout\);

-- Location: FF_X60_Y32_N29
\core1|rf|RF_rtl_1_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(24));

-- Location: LCCOMB_X60_Y32_N28
\core1|rs_val_2_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~20_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r~19_combout\ & (\core1|rf|RF_rtl_1_bypass\(24))) # (!\core1|rs_val_2_r~19_combout\ & ((\core1|alu_mem_result[11]~18_combout\))))) # (!\core1|rs_val_2_r[11]~15_combout\ 
-- & (\core1|rs_val_2_r~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|rs_val_2_r~19_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(24),
	datad => \core1|alu_mem_result[11]~18_combout\,
	combout => \core1|rs_val_2_r~20_combout\);

-- Location: LCCOMB_X60_Y32_N20
\core1|rs_val_2_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~21_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~20_combout\,
	combout => \core1|rs_val_2_r~21_combout\);

-- Location: FF_X60_Y32_N21
\core1|rs_val_2_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~21_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(11));

-- Location: LCCOMB_X52_Y25_N24
\core1|alu_mem_result[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[11]~10_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~15_combout\,
	datab => \core1|rs_val_2_r\(30),
	datac => \core1|rs_val_2_r\(28),
	datad => \core1|rs_val_2_r\(21),
	combout => \core1|alu_mem_result[11]~10_combout\);

-- Location: LCCOMB_X56_Y32_N16
\core1|alu_mem_result[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[11]~11_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(11) & (\core1|alu_1|Selector23~14_combout\))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_mem_result[11]~10_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~13_combout\,
	datab => \core1|rs_val_2_r\(11),
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|alu_mem_result[11]~10_combout\,
	combout => \core1|alu_mem_result[11]~11_combout\);

-- Location: LCCOMB_X56_Y32_N26
\core1|alu_mem_result[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[11]~12_combout\ = (\core1|rs_val_2_r\(11) & ((!\core1|alu_mem_result[11]~11_combout\) # (!\core1|rd_val_2_r\(11)))) # (!\core1|rs_val_2_r\(11) & (\core1|rd_val_2_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(11),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|alu_mem_result[11]~11_combout\,
	combout => \core1|alu_mem_result[11]~12_combout\);

-- Location: LCCOMB_X60_Y30_N4
\core1|alu_1|result_o~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~51_combout\ = \core1|rs_val_2_r\(14) $ (\core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datac => \core1|rs_val_2_r\(29),
	datad => \core1|rs_val_2_r\(18),
	combout => \core1|alu_1|result_o~51_combout\);

-- Location: LCCOMB_X51_Y32_N26
\core1|alu_1|result_o~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~55_combout\ = (\core1|rs_val_2_r\(11) & \core1|rd_val_2_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rd_val_2_r\(11),
	combout => \core1|alu_1|result_o~55_combout\);

-- Location: LCCOMB_X51_Y32_N16
\core1|alu_mem_result[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[11]~13_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|result_o~55_combout\) # ((!\core1|alu_1|Selector23~4_combout\)))) # (!\core1|alu_1|Selector23~5_combout\ & (((\core1|alu_1|Selector23~4_combout\ & 
-- \core1|alu_1|ShiftLeft0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~55_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|Selector23~4_combout\,
	datad => \core1|alu_1|ShiftLeft0~35_combout\,
	combout => \core1|alu_mem_result[11]~13_combout\);

-- Location: LCCOMB_X51_Y32_N14
\core1|alu_mem_result[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[11]~14_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_mem_result[11]~13_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_mem_result[11]~13_combout\ & ((\core1|alu_1|Add1~22_combout\))) # 
-- (!\core1|alu_mem_result[11]~13_combout\ & (\core1|alu_1|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add0~22_combout\,
	datac => \core1|alu_1|Add1~22_combout\,
	datad => \core1|alu_mem_result[11]~13_combout\,
	combout => \core1|alu_mem_result[11]~14_combout\);

-- Location: LCCOMB_X57_Y30_N26
\core1|alu_1|result_o~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~52_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|result_o~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|result_o~20_combout\,
	combout => \core1|alu_1|result_o~52_combout\);

-- Location: LCCOMB_X52_Y31_N14
\core1|alu_1|ShiftRight0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~75_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(13))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(13),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(11),
	combout => \core1|alu_1|ShiftRight0~75_combout\);

-- Location: LCCOMB_X57_Y30_N20
\core1|alu_1|ShiftRight0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~88_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~11_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~75_combout\,
	datad => \core1|alu_1|ShiftRight0~11_combout\,
	combout => \core1|alu_1|ShiftRight0~88_combout\);

-- Location: LCCOMB_X57_Y30_N18
\core1|alu_1|ShiftRight0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~89_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~87_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~87_combout\,
	datad => \core1|alu_1|ShiftRight0~88_combout\,
	combout => \core1|alu_1|ShiftRight0~89_combout\);

-- Location: LCCOMB_X57_Y30_N8
\core1|alu_1|result_o~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~53_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~81_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~89_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight0~81_combout\,
	combout => \core1|alu_1|result_o~53_combout\);

-- Location: LCCOMB_X57_Y30_N2
\core1|alu_1|result_o~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~54_combout\ = (\core1|alu_1|result_o~52_combout\) # ((\core1|alu_1|result_o~53_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~52_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|result_o~53_combout\,
	datad => \core1|alu_1|ShiftLeft1~79_combout\,
	combout => \core1|alu_1|result_o~54_combout\);

-- Location: LCCOMB_X56_Y32_N20
\core1|alu_mem_result[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[11]~15_combout\ = (\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|result_o~54_combout\)) # (!\core1|alu_1|Selector23~6_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & 
-- (!\core1|alu_mem_result[11]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_mem_result[11]~14_combout\,
	datad => \core1|alu_1|result_o~54_combout\,
	combout => \core1|alu_mem_result[11]~15_combout\);

-- Location: LCCOMB_X56_Y32_N18
\core1|alu_mem_result[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[11]~16_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_mem_result[11]~15_combout\ & (!\core1|alu_1|result_o~51_combout\)) # (!\core1|alu_mem_result[11]~15_combout\ & ((!\core1|alu_mem_result[11]~12_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_mem_result[11]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~51_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_mem_result[11]~12_combout\,
	datad => \core1|alu_mem_result[11]~15_combout\,
	combout => \core1|alu_mem_result[11]~16_combout\);

-- Location: LCCOMB_X56_Y32_N0
\core1|alu_mem_result[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_mem_result[11]~17_combout\ = (\core1|alu_mem_result[11]~11_combout\ & (((!\core1|alu_mem_result[11]~16_combout\) # (!\core1|alu_1|Selector23~22_combout\)))) # (!\core1|alu_mem_result[11]~11_combout\ & (!\core1|alu_mem_result[11]~12_combout\ & 
-- (\core1|alu_1|Selector23~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_mem_result[11]~12_combout\,
	datab => \core1|alu_mem_result[11]~11_combout\,
	datac => \core1|alu_1|Selector23~22_combout\,
	datad => \core1|alu_mem_result[11]~16_combout\,
	combout => \core1|alu_mem_result[11]~17_combout\);

-- Location: LCCOMB_X56_Y32_N8
\core1|wd_val_3_r~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~29_combout\ = (\core1|wd_val_3_r~28_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[13]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_mem_result[11]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[13]~input_o\,
	datab => \core1|alu_mem_result[11]~17_combout\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|wd_val_3_r~28_combout\,
	combout => \core1|wd_val_3_r~29_combout\);

-- Location: FF_X56_Y32_N9
\core1|wd_val_3_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~29_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(11));

-- Location: LCCOMB_X60_Y32_N22
\core1|rf_wd[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~11_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[11]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(11),
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \net_packet_flat_i[11]~input_o\,
	combout => \core1|rf_wd[11]~11_combout\);

-- Location: LCCOMB_X57_Y32_N2
\core1|rs_val_2_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~16_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((\core1|rs_val_2_r[11]~82_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a10\))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (\core1|wd_val_3_r\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(10),
	datab => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|rf|RF_rtl_1|auto_generated|ram_block1a10\,
	datad => \core1|rs_val_2_r[11]~82_combout\,
	combout => \core1|rs_val_2_r~16_combout\);

-- Location: FF_X55_Y33_N17
\core1|rf|RF_rtl_1_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(23));

-- Location: LCCOMB_X55_Y33_N16
\core1|rs_val_2_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~17_combout\ = (\core1|rs_val_2_r~16_combout\ & (((\core1|rf|RF_rtl_1_bypass\(23))) # (!\core1|rs_val_2_r[11]~15_combout\))) # (!\core1|rs_val_2_r~16_combout\ & (\core1|rs_val_2_r[11]~15_combout\ & ((\core1|Add2~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~16_combout\,
	datab => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(23),
	datad => \core1|Add2~43_combout\,
	combout => \core1|rs_val_2_r~17_combout\);

-- Location: LCCOMB_X55_Y33_N8
\core1|rs_val_2_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~18_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~17_combout\,
	combout => \core1|rs_val_2_r~18_combout\);

-- Location: FF_X55_Y33_N9
\core1|rs_val_2_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~18_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(10));

-- Location: LCCOMB_X56_Y33_N16
\core1|alu_1|Selector31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~15_combout\ = (!\core1|instruction_2_r.opcode\(0) & !\core1|instruction_2_r.opcode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector31~15_combout\);

-- Location: LCCOMB_X56_Y33_N2
\core1|alu_1|Selector21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~17_combout\ = (\core1|alu_1|Selector31~15_combout\ & (\core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|alu_1|Selector31~15_combout\,
	datac => \core1|rs_val_2_r\(27),
	datad => \core1|rs_val_2_r\(29),
	combout => \core1|alu_1|Selector21~17_combout\);

-- Location: LCCOMB_X56_Y33_N4
\core1|alu_1|Selector21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~18_combout\ = (!\core1|instruction_2_r.opcode\(3) & ((\core1|alu_1|Selector21~17_combout\) # ((\core1|rs_val_2_r\(10) & \core1|instruction_2_r.opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|alu_1|Selector21~17_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(3),
	combout => \core1|alu_1|Selector21~18_combout\);

-- Location: LCCOMB_X56_Y33_N6
\core1|alu_1|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~0_combout\ = (\core1|rs_val_2_r\(10) & ((\core1|instruction_2_r.opcode\(3)) # (\core1|instruction_2_r.opcode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|Selector21~0_combout\);

-- Location: LCCOMB_X57_Y25_N14
\core1|alu_1|Selector21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~4_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0)) # (\core1|instruction_2_r.opcode\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(3),
	combout => \core1|alu_1|Selector21~4_combout\);

-- Location: LCCOMB_X56_Y25_N14
\core1|alu_1|Selector21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~3_combout\ = (\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0)) # (\core1|rd_val_2_r\(10))))) # (!\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(0) & 
-- ((\core1|rd_val_2_r\(10)))) # (!\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rd_val_2_r\(10),
	combout => \core1|alu_1|Selector21~3_combout\);

-- Location: LCCOMB_X57_Y25_N22
\core1|alu_1|Selector21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~6_combout\ = (\core1|rs_val_2_r\(10) & ((\core1|alu_1|Selector21~3_combout\ & (\core1|instruction_2_r.opcode\(0))) # (!\core1|alu_1|Selector21~3_combout\ & ((\core1|alu_1|Selector21~4_combout\))))) # (!\core1|rs_val_2_r\(10) & 
-- (\core1|alu_1|Selector21~4_combout\ & ((\core1|instruction_2_r.opcode\(0)) # (\core1|alu_1|Selector21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector21~4_combout\,
	datad => \core1|alu_1|Selector21~3_combout\,
	combout => \core1|alu_1|Selector21~6_combout\);

-- Location: LCCOMB_X57_Y25_N20
\core1|alu_1|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~2_combout\ = (\core1|instruction_2_r.opcode\(3) & (\core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|rs_val_2_r\(28),
	datac => \core1|rs_val_2_r\(17),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|Selector21~2_combout\);

-- Location: LCCOMB_X57_Y25_N4
\core1|alu_1|Selector21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~5_combout\ = (\core1|alu_1|Selector21~3_combout\ & (((\core1|instruction_2_r.opcode\(0) & \core1|alu_1|Selector21~4_combout\)))) # (!\core1|alu_1|Selector21~3_combout\ & (\core1|rs_val_2_r\(10) & (\core1|instruction_2_r.opcode\(0) 
-- $ (!\core1|alu_1|Selector21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector21~4_combout\,
	datad => \core1|alu_1|Selector21~3_combout\,
	combout => \core1|alu_1|Selector21~5_combout\);

-- Location: LCCOMB_X57_Y25_N10
\core1|alu_1|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~1_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.rd\(3)) # ((\core1|instruction_2_r.rd\(2)) # (!\core1|instruction_2_r.rd\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rd\(3),
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.rd\(4),
	datad => \core1|instruction_2_r.rd\(2),
	combout => \core1|alu_1|Selector21~1_combout\);

-- Location: LCCOMB_X57_Y25_N24
\core1|alu_1|Selector21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~7_combout\ = (\core1|alu_1|Selector21~6_combout\ & ((\core1|alu_1|Selector21~2_combout\) # ((!\core1|alu_1|Selector21~5_combout\)))) # (!\core1|alu_1|Selector21~6_combout\ & (((\core1|alu_1|Selector21~5_combout\ & 
-- !\core1|alu_1|Selector21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector21~6_combout\,
	datab => \core1|alu_1|Selector21~2_combout\,
	datac => \core1|alu_1|Selector21~5_combout\,
	datad => \core1|alu_1|Selector21~1_combout\,
	combout => \core1|alu_1|Selector21~7_combout\);

-- Location: LCCOMB_X55_Y33_N22
\core1|alu_1|Selector21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~13_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Add1~20_combout\))) # (!\core1|instruction_2_r.opcode\(0) & (\core1|alu_1|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Add0~20_combout\,
	datad => \core1|alu_1|Add1~20_combout\,
	combout => \core1|alu_1|Selector21~13_combout\);

-- Location: LCCOMB_X56_Y33_N28
\core1|alu_1|Selector21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~14_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(10) & (\core1|instruction_2_r.opcode\(3) $ (\core1|instruction_2_r.opcode\(0))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|rs_val_2_r\(10),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector21~14_combout\);

-- Location: LCCOMB_X52_Y31_N28
\core1|alu_1|ShiftRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~40_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(12))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(10),
	combout => \core1|alu_1|ShiftRight0~40_combout\);

-- Location: LCCOMB_X52_Y31_N0
\core1|alu_1|ShiftRight0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~76_combout\ = (\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~75_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~75_combout\,
	datad => \core1|alu_1|ShiftRight0~40_combout\,
	combout => \core1|alu_1|ShiftRight0~76_combout\);

-- Location: LCCOMB_X51_Y31_N26
\core1|alu_1|ShiftRight0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~77_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~74_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~76_combout\,
	datad => \core1|alu_1|ShiftRight0~74_combout\,
	combout => \core1|alu_1|ShiftRight0~77_combout\);

-- Location: LCCOMB_X55_Y33_N4
\core1|alu_1|Selector21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~8_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~61_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~77_combout\,
	datad => \core1|alu_1|ShiftRight0~61_combout\,
	combout => \core1|alu_1|Selector21~8_combout\);

-- Location: LCCOMB_X51_Y33_N0
\core1|alu_1|ShiftLeft1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~74_combout\ = (!\core1|alu_1|Add2~1_combout\ & (\core1|alu_1|Add2~3_combout\ & \core1|alu_1|ShiftLeft1~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft1~159_combout\,
	combout => \core1|alu_1|ShiftLeft1~74_combout\);

-- Location: LCCOMB_X51_Y33_N10
\core1|alu_1|Selector21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~9_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft1~74_combout\) # ((!\core1|alu_1|Add2~3_combout\ & \core1|alu_1|ShiftLeft1~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftLeft1~74_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft1~144_combout\,
	combout => \core1|alu_1|Selector21~9_combout\);

-- Location: LCCOMB_X51_Y31_N2
\core1|alu_1|Selector21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~10_combout\ = (\core1|rs_val_2_r\(4) & (((!\core1|instruction_2_r.opcode\(3))))) # (!\core1|rs_val_2_r\(4) & (\core1|rs_val_2_r\(3) & (\core1|instruction_2_r.opcode\(3) & \core1|alu_1|ShiftRight0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|ShiftRight0~66_combout\,
	combout => \core1|alu_1|Selector21~10_combout\);

-- Location: LCCOMB_X55_Y33_N2
\core1|alu_1|Selector21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~11_combout\ = (\core1|instruction_2_r.opcode\(3) & (((\core1|alu_1|Selector21~9_combout\) # (\core1|alu_1|Selector21~10_combout\)))) # (!\core1|instruction_2_r.opcode\(3) & (\core1|alu_1|ShiftLeft0~31_combout\ & 
-- ((!\core1|alu_1|Selector21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|alu_1|ShiftLeft0~31_combout\,
	datac => \core1|alu_1|Selector21~9_combout\,
	datad => \core1|alu_1|Selector21~10_combout\,
	combout => \core1|alu_1|Selector21~11_combout\);

-- Location: LCCOMB_X55_Y33_N12
\core1|alu_1|Selector21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~12_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(3) & ((\core1|alu_1|Selector21~8_combout\) # (\core1|alu_1|Selector21~11_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & 
-- (((!\core1|instruction_2_r.opcode\(3) & \core1|alu_1|Selector21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector21~8_combout\,
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|Selector21~11_combout\,
	combout => \core1|alu_1|Selector21~12_combout\);

-- Location: LCCOMB_X55_Y33_N0
\core1|alu_1|Selector21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~15_combout\ = (\core1|alu_1|Selector21~14_combout\ & (((\core1|instruction_2_r.opcode\(1))))) # (!\core1|alu_1|Selector21~14_combout\ & ((\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector21~12_combout\))) # 
-- (!\core1|instruction_2_r.opcode\(1) & (\core1|alu_1|Selector21~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector21~13_combout\,
	datab => \core1|alu_1|Selector21~14_combout\,
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|Selector21~12_combout\,
	combout => \core1|alu_1|Selector21~15_combout\);

-- Location: LCCOMB_X55_Y33_N18
\core1|alu_1|Selector21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~16_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(4)) # ((\core1|alu_1|Selector21~7_combout\)))) # (!\core1|instruction_2_r.opcode\(2) & (!\core1|instruction_2_r.opcode\(4) & 
-- ((\core1|alu_1|Selector21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector21~7_combout\,
	datad => \core1|alu_1|Selector21~15_combout\,
	combout => \core1|alu_1|Selector21~16_combout\);

-- Location: LCCOMB_X55_Y33_N20
\core1|alu_1|Selector21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~19_combout\ = (\core1|instruction_2_r.opcode\(4) & ((\core1|alu_1|Selector21~16_combout\ & (\core1|alu_1|Selector21~18_combout\)) # (!\core1|alu_1|Selector21~16_combout\ & ((\core1|alu_1|Selector21~0_combout\))))) # 
-- (!\core1|instruction_2_r.opcode\(4) & (((\core1|alu_1|Selector21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector21~18_combout\,
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector21~0_combout\,
	datad => \core1|alu_1|Selector21~16_combout\,
	combout => \core1|alu_1|Selector21~19_combout\);

-- Location: LCCOMB_X55_Y33_N30
\core1|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~40_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[12]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector21~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[12]~input_o\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_1|Selector21~19_combout\,
	combout => \core1|Add2~40_combout\);

-- Location: LCCOMB_X55_Y33_N14
\core1|wd_val_3_r~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~27_combout\ = (\n_reset~input_o\ & ((\core1|Add2~40_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~40_combout\,
	datab => \n_reset~input_o\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|Add2~41_combout\,
	combout => \core1|wd_val_3_r~27_combout\);

-- Location: FF_X55_Y33_N15
\core1|wd_val_3_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~27_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(10));

-- Location: LCCOMB_X59_Y34_N0
\core1|rf_wd[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[10]~10_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[10]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[10]~input_o\,
	datad => \core1|wd_val_3_r\(10),
	combout => \core1|rf_wd[10]~10_combout\);

-- Location: LCCOMB_X59_Y29_N10
\core1|rf|RF~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~11_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1_bypass\(20))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF~3_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(20),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a7\,
	combout => \core1|rf|RF~11_combout\);

-- Location: LCCOMB_X56_Y30_N4
\core1|rs_val_2_r[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[7]~7_combout\ = (\core1|always3~3_combout\ & ((\core1|rf|RF~11_combout\))) # (!\core1|always3~3_combout\ & (\core1|wd_val_3_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always3~3_combout\,
	datab => \core1|wd_val_3_r\(7),
	datad => \core1|rf|RF~11_combout\,
	combout => \core1|rs_val_2_r[7]~7_combout\);

-- Location: FF_X56_Y30_N5
\core1|rs_val_2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[7]~7_combout\,
	asdata => \core1|Add2~31_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(7));

-- Location: LCCOMB_X52_Y25_N22
\core1|alu_1|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~0_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|rs_val_2_r\(26),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_1|Selector24~0_combout\);

-- Location: LCCOMB_X56_Y25_N10
\core1|alu_1|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~1_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(7) & (\core1|alu_1|Selector23~14_combout\))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_1|Selector24~0_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~13_combout\,
	datab => \core1|rs_val_2_r\(7),
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|alu_1|Selector24~0_combout\,
	combout => \core1|alu_1|Selector24~1_combout\);

-- Location: LCCOMB_X57_Y29_N4
\core1|alu_1|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~2_combout\ = (\core1|rs_val_2_r\(7) & ((!\core1|alu_1|Selector24~1_combout\) # (!\core1|rd_val_2_r\(7)))) # (!\core1|rs_val_2_r\(7) & (\core1|rd_val_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(7),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|alu_1|Selector24~1_combout\,
	combout => \core1|alu_1|Selector24~2_combout\);

-- Location: LCCOMB_X60_Y29_N20
\core1|alu_1|result_o~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~33_combout\ = \core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datac => \core1|rs_val_2_r\(25),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~33_combout\);

-- Location: LCCOMB_X56_Y29_N14
\core1|alu_1|result_o~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~36_combout\ = (\core1|rd_val_2_r\(7) & \core1|rs_val_2_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(7),
	datac => \core1|rs_val_2_r\(7),
	combout => \core1|alu_1|result_o~36_combout\);

-- Location: LCCOMB_X56_Y29_N20
\core1|alu_1|Selector24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~3_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~36_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~20_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~36_combout\,
	datac => \core1|alu_1|Selector23~5_combout\,
	datad => \core1|alu_1|ShiftLeft0~20_combout\,
	combout => \core1|alu_1|Selector24~3_combout\);

-- Location: LCCOMB_X56_Y29_N6
\core1|alu_1|Selector24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~4_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector24~3_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector24~3_combout\ & ((\core1|alu_1|Add1~14_combout\))) # 
-- (!\core1|alu_1|Selector24~3_combout\ & (\core1|alu_1|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add0~14_combout\,
	datac => \core1|alu_1|Add1~14_combout\,
	datad => \core1|alu_1|Selector24~3_combout\,
	combout => \core1|alu_1|Selector24~4_combout\);

-- Location: LCCOMB_X52_Y30_N0
\core1|alu_1|ShiftRight0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~69_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(9)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|rd_val_2_r\(9),
	combout => \core1|alu_1|ShiftRight0~69_combout\);

-- Location: LCCOMB_X52_Y30_N16
\core1|alu_1|ShiftRight0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~85_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~14_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight0~69_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight0~14_combout\,
	combout => \core1|alu_1|ShiftRight0~85_combout\);

-- Location: LCCOMB_X57_Y29_N16
\core1|alu_1|ShiftRight0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~109_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & (!\core1|alu_1|ShiftRight0~93_combout\)) # (!\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_1|ShiftRight0~93_combout\ & (\core1|alu_1|ShiftRight0~85_combout\)) # 
-- (!\core1|alu_1|ShiftRight0~93_combout\ & ((\core1|alu_1|ShiftRight0~108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~91_combout\,
	datab => \core1|alu_1|ShiftRight0~93_combout\,
	datac => \core1|alu_1|ShiftRight0~85_combout\,
	datad => \core1|alu_1|ShiftRight0~108_combout\,
	combout => \core1|alu_1|ShiftRight0~109_combout\);

-- Location: LCCOMB_X57_Y29_N18
\core1|alu_1|ShiftRight0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~111_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_1|ShiftRight0~109_combout\ & (\core1|alu_1|ShiftRight0~110_combout\)) # (!\core1|alu_1|ShiftRight0~109_combout\ & ((\core1|alu_1|ShiftRight0~88_combout\))))) # 
-- (!\core1|alu_1|ShiftRight0~91_combout\ & (((\core1|alu_1|ShiftRight0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~91_combout\,
	datab => \core1|alu_1|ShiftRight0~110_combout\,
	datac => \core1|alu_1|ShiftRight0~88_combout\,
	datad => \core1|alu_1|ShiftRight0~109_combout\,
	combout => \core1|alu_1|ShiftRight0~111_combout\);

-- Location: LCCOMB_X57_Y29_N24
\core1|alu_1|result_o~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~35_combout\ = (\core1|alu_1|ShiftRight0~111_combout\) # ((\core1|alu_1|ShiftLeft1~43_combout\ & \core1|alu_1|ShiftLeft1~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~43_combout\,
	datac => \core1|alu_1|ShiftLeft1~63_combout\,
	datad => \core1|alu_1|ShiftRight0~111_combout\,
	combout => \core1|alu_1|result_o~35_combout\);

-- Location: LCCOMB_X57_Y29_N2
\core1|alu_1|Selector24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~5_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & ((!\core1|alu_1|result_o~35_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (!\core1|alu_1|Selector24~4_combout\)))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|Selector24~4_combout\,
	datad => \core1|alu_1|result_o~35_combout\,
	combout => \core1|alu_1|Selector24~5_combout\);

-- Location: LCCOMB_X57_Y29_N28
\core1|alu_1|Selector24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~6_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector24~5_combout\ & (!\core1|alu_1|result_o~33_combout\)) # (!\core1|alu_1|Selector24~5_combout\ & ((!\core1|alu_1|Selector24~2_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~33_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|Selector24~2_combout\,
	datad => \core1|alu_1|Selector24~5_combout\,
	combout => \core1|alu_1|Selector24~6_combout\);

-- Location: LCCOMB_X57_Y29_N30
\core1|alu_1|Selector24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~7_combout\ = (\core1|alu_1|Selector24~1_combout\ & (((!\core1|alu_1|Selector24~6_combout\)) # (!\core1|alu_1|Selector23~22_combout\))) # (!\core1|alu_1|Selector24~1_combout\ & (\core1|alu_1|Selector23~22_combout\ & 
-- (!\core1|alu_1|Selector24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector24~1_combout\,
	datab => \core1|alu_1|Selector23~22_combout\,
	datac => \core1|alu_1|Selector24~2_combout\,
	datad => \core1|alu_1|Selector24~6_combout\,
	combout => \core1|alu_1|Selector24~7_combout\);

-- Location: LCCOMB_X57_Y29_N0
\core1|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~28_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[9]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector24~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \from_mem_flat_i[9]~input_o\,
	datac => \core1|alu_1|Selector24~7_combout\,
	datad => \core1|is_load_op_2_r~q\,
	combout => \core1|Add2~28_combout\);

-- Location: LCCOMB_X57_Y29_N14
\core1|wd_val_3_r~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~24_combout\ = (\n_reset~input_o\ & ((\core1|Add2~28_combout\) # ((\core1|Add2~29_combout\ & \core1|alu_1|WideNor7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|Add2~29_combout\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|Add2~28_combout\,
	combout => \core1|wd_val_3_r~24_combout\);

-- Location: FF_X57_Y29_N15
\core1|wd_val_3_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~24_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(7));

-- Location: LCCOMB_X59_Y28_N28
\core1|rf_wd[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[7]~7_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[7]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[7]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(7),
	combout => \core1|rf_wd[7]~7_combout\);

-- Location: LCCOMB_X59_Y27_N6
\core1|rf|RF~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~10_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1_bypass\(19))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF~3_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(19),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a6\,
	combout => \core1|rf|RF~10_combout\);

-- Location: LCCOMB_X54_Y27_N24
\core1|rs_val_2_r[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[6]~6_combout\ = (\core1|always3~3_combout\ & ((\core1|rf|RF~10_combout\))) # (!\core1|always3~3_combout\ & (\core1|wd_val_3_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(6),
	datab => \core1|rf|RF~10_combout\,
	datad => \core1|always3~3_combout\,
	combout => \core1|rs_val_2_r[6]~6_combout\);

-- Location: FF_X54_Y27_N25
\core1|rs_val_2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[6]~6_combout\,
	asdata => \core1|Add2~27_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(6));

-- Location: LCCOMB_X52_Y27_N10
\core1|alu_1|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~0_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \core1|rs_val_2_r\(25),
	datac => \core1|rs_val_2_r\(23),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_1|Selector25~0_combout\);

-- Location: LCCOMB_X51_Y30_N0
\core1|alu_1|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~1_combout\ = (\core1|alu_1|Selector23~14_combout\ & ((\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(6))) # (!\core1|alu_1|Selector23~13_combout\ & ((\core1|alu_1|Selector25~0_combout\))))) # 
-- (!\core1|alu_1|Selector23~14_combout\ & (((!\core1|alu_1|Selector23~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|alu_1|Selector25~0_combout\,
	datac => \core1|alu_1|Selector23~14_combout\,
	datad => \core1|alu_1|Selector23~13_combout\,
	combout => \core1|alu_1|Selector25~1_combout\);

-- Location: LCCOMB_X51_Y30_N30
\core1|alu_1|Selector25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~2_combout\ = (\core1|rs_val_2_r\(6) & ((!\core1|alu_1|Selector25~1_combout\) # (!\core1|rd_val_2_r\(6)))) # (!\core1|rs_val_2_r\(6) & (\core1|rd_val_2_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|rd_val_2_r\(6),
	datad => \core1|alu_1|Selector25~1_combout\,
	combout => \core1|alu_1|Selector25~2_combout\);

-- Location: LCCOMB_X52_Y25_N0
\core1|alu_1|result_o~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~29_combout\ = \core1|rs_val_2_r\(13) $ (\core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datab => \core1|rs_val_2_r\(9),
	datad => \core1|rs_val_2_r\(24),
	combout => \core1|alu_1|result_o~29_combout\);

-- Location: LCCOMB_X52_Y30_N14
\core1|alu_1|ShiftRight0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~68_combout\ = (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|alu_1|ShiftRight0~68_combout\);

-- Location: LCCOMB_X52_Y30_N30
\core1|alu_1|ShiftRight0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~70_combout\ = (\core1|alu_1|ShiftRight0~68_combout\) # ((\core1|rs_val_2_r\(0) & \core1|alu_1|ShiftRight0~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~68_combout\,
	datad => \core1|alu_1|ShiftRight0~69_combout\,
	combout => \core1|alu_1|ShiftRight0~70_combout\);

-- Location: LCCOMB_X51_Y30_N16
\core1|alu_1|ShiftRight0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~105_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & (!\core1|alu_1|ShiftRight0~93_combout\)) # (!\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_1|ShiftRight0~93_combout\ & ((\core1|alu_1|ShiftRight0~70_combout\))) # 
-- (!\core1|alu_1|ShiftRight0~93_combout\ & (\core1|alu_1|ShiftRight0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~91_combout\,
	datab => \core1|alu_1|ShiftRight0~93_combout\,
	datac => \core1|alu_1|ShiftRight0~104_combout\,
	datad => \core1|alu_1|ShiftRight0~70_combout\,
	combout => \core1|alu_1|ShiftRight0~105_combout\);

-- Location: LCCOMB_X51_Y30_N6
\core1|alu_1|ShiftRight0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~107_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_1|ShiftRight0~105_combout\ & ((\core1|alu_1|ShiftRight0~106_combout\))) # (!\core1|alu_1|ShiftRight0~105_combout\ & (\core1|alu_1|ShiftRight0~76_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~91_combout\ & (((\core1|alu_1|ShiftRight0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~91_combout\,
	datab => \core1|alu_1|ShiftRight0~76_combout\,
	datac => \core1|alu_1|ShiftRight0~106_combout\,
	datad => \core1|alu_1|ShiftRight0~105_combout\,
	combout => \core1|alu_1|ShiftRight0~107_combout\);

-- Location: LCCOMB_X51_Y30_N8
\core1|alu_1|result_o~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~31_combout\ = (\core1|alu_1|ShiftRight0~107_combout\) # ((\core1|alu_1|ShiftLeft1~43_combout\ & \core1|alu_1|ShiftLeft1~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~43_combout\,
	datac => \core1|alu_1|ShiftLeft1~60_combout\,
	datad => \core1|alu_1|ShiftRight0~107_combout\,
	combout => \core1|alu_1|result_o~31_combout\);

-- Location: LCCOMB_X56_Y30_N24
\core1|alu_1|result_o~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~32_combout\ = (\core1|rd_val_2_r\(6) & \core1|rs_val_2_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(6),
	datad => \core1|rs_val_2_r\(6),
	combout => \core1|alu_1|result_o~32_combout\);

-- Location: LCCOMB_X52_Y32_N28
\core1|alu_1|Selector25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~3_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~32_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~17_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (\core1|alu_1|Selector23~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|result_o~32_combout\,
	datad => \core1|alu_1|ShiftLeft0~17_combout\,
	combout => \core1|alu_1|Selector25~3_combout\);

-- Location: LCCOMB_X52_Y32_N22
\core1|alu_1|Selector25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~4_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector25~3_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector25~3_combout\ & (\core1|alu_1|Add1~12_combout\)) # 
-- (!\core1|alu_1|Selector25~3_combout\ & ((\core1|alu_1|Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add1~12_combout\,
	datac => \core1|alu_1|Add0~12_combout\,
	datad => \core1|alu_1|Selector25~3_combout\,
	combout => \core1|alu_1|Selector25~4_combout\);

-- Location: LCCOMB_X51_Y30_N18
\core1|alu_1|Selector25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~5_combout\ = (\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|result_o~31_combout\)) # (!\core1|alu_1|Selector23~6_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & 
-- ((!\core1|alu_1|Selector25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|result_o~31_combout\,
	datad => \core1|alu_1|Selector25~4_combout\,
	combout => \core1|alu_1|Selector25~5_combout\);

-- Location: LCCOMB_X51_Y30_N12
\core1|alu_1|Selector25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~6_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector25~5_combout\ & (!\core1|alu_1|result_o~29_combout\)) # (!\core1|alu_1|Selector25~5_combout\ & ((!\core1|alu_1|Selector25~2_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~29_combout\,
	datac => \core1|alu_1|Selector25~2_combout\,
	datad => \core1|alu_1|Selector25~5_combout\,
	combout => \core1|alu_1|Selector25~6_combout\);

-- Location: LCCOMB_X51_Y30_N14
\core1|alu_1|Selector25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~7_combout\ = (\core1|alu_1|Selector23~22_combout\ & ((\core1|alu_1|Selector25~1_combout\ & ((!\core1|alu_1|Selector25~6_combout\))) # (!\core1|alu_1|Selector25~1_combout\ & (!\core1|alu_1|Selector25~2_combout\)))) # 
-- (!\core1|alu_1|Selector23~22_combout\ & (\core1|alu_1|Selector25~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~22_combout\,
	datab => \core1|alu_1|Selector25~1_combout\,
	datac => \core1|alu_1|Selector25~2_combout\,
	datad => \core1|alu_1|Selector25~6_combout\,
	combout => \core1|alu_1|Selector25~7_combout\);

-- Location: LCCOMB_X51_Y30_N24
\core1|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~24_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[8]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector25~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[8]~input_o\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|alu_1|Selector25~7_combout\,
	datad => \core1|is_load_op_2_r~q\,
	combout => \core1|Add2~24_combout\);

-- Location: LCCOMB_X51_Y30_N26
\core1|wd_val_3_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~23_combout\ = (\n_reset~input_o\ & ((\core1|Add2~24_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~25_combout\,
	datad => \core1|Add2~24_combout\,
	combout => \core1|wd_val_3_r~23_combout\);

-- Location: FF_X51_Y30_N27
\core1|wd_val_3_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~23_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(6));

-- Location: LCCOMB_X51_Y27_N22
\core1|rf_wd[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[6]~6_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[6]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[6]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \core1|wd_val_3_r\(6),
	combout => \core1|rf_wd[6]~6_combout\);

-- Location: FF_X49_Y29_N17
\core1|rf|RF_rtl_1_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(37));

-- Location: LCCOMB_X49_Y29_N2
\core1|rs_val_2_r~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~58_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((\core1|rs_val_2_r[11]~82_combout\) # (\core1|alu_mem_result[24]~142_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & (\core1|wd_val_3_r\(24) & 
-- (!\core1|rs_val_2_r[11]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~15_combout\,
	datab => \core1|wd_val_3_r\(24),
	datac => \core1|rs_val_2_r[11]~82_combout\,
	datad => \core1|alu_mem_result[24]~142_combout\,
	combout => \core1|rs_val_2_r~58_combout\);

-- Location: LCCOMB_X49_Y29_N16
\core1|rs_val_2_r~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~59_combout\ = (\core1|rs_val_2_r[11]~82_combout\ & ((\core1|rs_val_2_r~58_combout\ & ((\core1|rf|RF_rtl_1_bypass\(37)))) # (!\core1|rs_val_2_r~58_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a24\)))) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & (((\core1|rs_val_2_r~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r[11]~82_combout\,
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a24\,
	datac => \core1|rf|RF_rtl_1_bypass\(37),
	datad => \core1|rs_val_2_r~58_combout\,
	combout => \core1|rs_val_2_r~59_combout\);

-- Location: LCCOMB_X49_Y29_N4
\core1|rs_val_2_r~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~60_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~59_combout\,
	combout => \core1|rs_val_2_r~60_combout\);

-- Location: FF_X49_Y29_N5
\core1|rs_val_2_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~60_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(24));

-- Location: LCCOMB_X60_Y28_N12
\core1|alu_1|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~0_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rs_val_2_r\(15),
	datac => \core1|rs_val_2_r\(22),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_1|Selector26~0_combout\);

-- Location: LCCOMB_X60_Y28_N30
\core1|alu_1|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~1_combout\ = (\core1|alu_1|Selector23~13_combout\ & (((\core1|rs_val_2_r\(5) & \core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & ((\core1|alu_1|Selector26~0_combout\) # 
-- ((!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector26~0_combout\,
	datab => \core1|rs_val_2_r\(5),
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_1|Selector26~1_combout\);

-- Location: LCCOMB_X60_Y28_N16
\core1|alu_1|Selector26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~2_combout\ = (\core1|rd_val_2_r\(5) & ((!\core1|rs_val_2_r\(5)) # (!\core1|alu_1|Selector26~1_combout\))) # (!\core1|rd_val_2_r\(5) & ((\core1|rs_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(5),
	datac => \core1|alu_1|Selector26~1_combout\,
	datad => \core1|rs_val_2_r\(5),
	combout => \core1|alu_1|Selector26~2_combout\);

-- Location: LCCOMB_X50_Y27_N20
\core1|alu_1|result_o~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~26_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datac => \core1|rs_val_2_r\(12),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~26_combout\);

-- Location: LCCOMB_X52_Y31_N10
\core1|alu_1|ShiftRight0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~41_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight0~40_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~13_combout\,
	datad => \core1|alu_1|ShiftRight0~40_combout\,
	combout => \core1|alu_1|ShiftRight0~41_combout\);

-- Location: LCCOMB_X57_Y30_N22
\core1|alu_1|ShiftRight0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~44_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|alu_1|ShiftRight0~44_combout\);

-- Location: LCCOMB_X57_Y30_N28
\core1|alu_1|ShiftRight0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~45_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(6))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(6),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftRight0~45_combout\);

-- Location: LCCOMB_X57_Y30_N30
\core1|alu_1|ShiftRight0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~46_combout\ = (\core1|alu_1|ShiftRight0~44_combout\) # ((!\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftRight0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight0~44_combout\,
	datad => \core1|alu_1|ShiftRight0~45_combout\,
	combout => \core1|alu_1|ShiftRight0~46_combout\);

-- Location: LCCOMB_X57_Y29_N6
\core1|alu_1|ShiftRight0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~99_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & (!\core1|alu_1|ShiftRight0~93_combout\)) # (!\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_1|ShiftRight0~93_combout\ & (\core1|alu_1|ShiftRight0~46_combout\)) # 
-- (!\core1|alu_1|ShiftRight0~93_combout\ & ((\core1|alu_1|ShiftRight0~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~91_combout\,
	datab => \core1|alu_1|ShiftRight0~93_combout\,
	datac => \core1|alu_1|ShiftRight0~46_combout\,
	datad => \core1|alu_1|ShiftRight0~98_combout\,
	combout => \core1|alu_1|ShiftRight0~99_combout\);

-- Location: LCCOMB_X57_Y29_N20
\core1|alu_1|ShiftRight0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~102_combout\ = (\core1|alu_1|ShiftRight0~91_combout\ & ((\core1|alu_1|ShiftRight0~99_combout\ & ((\core1|alu_1|ShiftRight0~101_combout\))) # (!\core1|alu_1|ShiftRight0~99_combout\ & (\core1|alu_1|ShiftRight0~41_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~91_combout\ & (((\core1|alu_1|ShiftRight0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~91_combout\,
	datab => \core1|alu_1|ShiftRight0~41_combout\,
	datac => \core1|alu_1|ShiftRight0~101_combout\,
	datad => \core1|alu_1|ShiftRight0~99_combout\,
	combout => \core1|alu_1|ShiftRight0~102_combout\);

-- Location: LCCOMB_X57_Y29_N26
\core1|alu_1|result_o~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~27_combout\ = (\core1|alu_1|ShiftRight0~102_combout\) # ((\core1|alu_1|ShiftLeft1~43_combout\ & \core1|alu_1|ShiftLeft1~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~43_combout\,
	datab => \core1|alu_1|ShiftLeft1~57_combout\,
	datad => \core1|alu_1|ShiftRight0~102_combout\,
	combout => \core1|alu_1|result_o~27_combout\);

-- Location: LCCOMB_X56_Y31_N26
\core1|alu_1|result_o~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~28_combout\ = (\core1|rd_val_2_r\(5) & \core1|rs_val_2_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(5),
	datad => \core1|rs_val_2_r\(5),
	combout => \core1|alu_1|result_o~28_combout\);

-- Location: LCCOMB_X56_Y31_N24
\core1|alu_1|Selector26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~3_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~28_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~14_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~28_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|Selector23~5_combout\,
	datad => \core1|alu_1|ShiftLeft0~14_combout\,
	combout => \core1|alu_1|Selector26~3_combout\);

-- Location: LCCOMB_X56_Y31_N2
\core1|alu_1|Selector26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~4_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector26~3_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector26~3_combout\ & (\core1|alu_1|Add1~10_combout\)) # 
-- (!\core1|alu_1|Selector26~3_combout\ & ((\core1|alu_1|Add0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~10_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Add0~10_combout\,
	datad => \core1|alu_1|Selector26~3_combout\,
	combout => \core1|alu_1|Selector26~4_combout\);

-- Location: LCCOMB_X57_Y29_N12
\core1|alu_1|Selector26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~5_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & (!\core1|alu_1|result_o~27_combout\)) # (!\core1|alu_1|Selector23~7_combout\ & ((!\core1|alu_1|Selector26~4_combout\))))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|result_o~27_combout\,
	datad => \core1|alu_1|Selector26~4_combout\,
	combout => \core1|alu_1|Selector26~5_combout\);

-- Location: LCCOMB_X57_Y27_N0
\core1|alu_1|Selector26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~6_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector26~5_combout\ & (!\core1|alu_1|result_o~26_combout\)) # (!\core1|alu_1|Selector26~5_combout\ & ((!\core1|alu_1|Selector26~2_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~26_combout\,
	datac => \core1|alu_1|Selector26~2_combout\,
	datad => \core1|alu_1|Selector26~5_combout\,
	combout => \core1|alu_1|Selector26~6_combout\);

-- Location: LCCOMB_X57_Y27_N2
\core1|alu_1|Selector26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~7_combout\ = (\core1|alu_1|Selector23~22_combout\ & ((\core1|alu_1|Selector26~1_combout\ & ((!\core1|alu_1|Selector26~6_combout\))) # (!\core1|alu_1|Selector26~1_combout\ & (!\core1|alu_1|Selector26~2_combout\)))) # 
-- (!\core1|alu_1|Selector23~22_combout\ & (\core1|alu_1|Selector26~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~22_combout\,
	datab => \core1|alu_1|Selector26~1_combout\,
	datac => \core1|alu_1|Selector26~2_combout\,
	datad => \core1|alu_1|Selector26~6_combout\,
	combout => \core1|alu_1|Selector26~7_combout\);

-- Location: LCCOMB_X57_Y27_N20
\core1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~20_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[7]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector26~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[7]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_1|Selector26~7_combout\,
	combout => \core1|Add2~20_combout\);

-- Location: LCCOMB_X57_Y27_N22
\core1|wd_val_3_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~22_combout\ = (\n_reset~input_o\ & ((\core1|Add2~20_combout\) # ((\core1|Add2~21_combout\ & \core1|alu_1|WideNor7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~21_combout\,
	datab => \n_reset~input_o\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|Add2~20_combout\,
	combout => \core1|wd_val_3_r~22_combout\);

-- Location: FF_X57_Y27_N23
\core1|wd_val_3_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~22_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(5));

-- Location: LCCOMB_X59_Y27_N14
\core1|rf_wd[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[5]~5_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[5]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[5]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(5),
	combout => \core1|rf_wd[5]~5_combout\);

-- Location: LCCOMB_X59_Y29_N8
\core1|rf|RF~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~7_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1_bypass\(16))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF~3_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(16),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a3\,
	combout => \core1|rf|RF~7_combout\);

-- Location: LCCOMB_X54_Y27_N12
\core1|rs_val_2_r[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[3]~3_combout\ = (\core1|always3~3_combout\ & (\core1|rf|RF~7_combout\)) # (!\core1|always3~3_combout\ & ((\core1|wd_val_3_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~7_combout\,
	datab => \core1|always3~3_combout\,
	datad => \core1|wd_val_3_r\(3),
	combout => \core1|rs_val_2_r[3]~3_combout\);

-- Location: FF_X54_Y27_N13
\core1|rs_val_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[3]~3_combout\,
	asdata => \core1|Add2~15_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(3));

-- Location: LCCOMB_X56_Y27_N14
\core1|alu_1|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~0_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(22) $ (\core1|rs_val_2_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|alu_1|Selector23~15_combout\,
	datac => \core1|rs_val_2_r\(22),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|Selector28~0_combout\);

-- Location: LCCOMB_X56_Y27_N16
\core1|alu_1|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~1_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(3) & ((\core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_1|Selector28~0_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|Selector23~13_combout\,
	datac => \core1|alu_1|Selector28~0_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_1|Selector28~1_combout\);

-- Location: LCCOMB_X56_Y27_N22
\core1|alu_1|Selector28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~2_combout\ = (\core1|rs_val_2_r\(3) & ((!\core1|alu_1|Selector28~1_combout\) # (!\core1|rd_val_2_r\(3)))) # (!\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(3),
	datad => \core1|alu_1|Selector28~1_combout\,
	combout => \core1|alu_1|Selector28~2_combout\);

-- Location: LCCOMB_X56_Y27_N4
\core1|alu_1|result_o~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~19_combout\ = \core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rs_val_2_r\(6),
	datad => \core1|rs_val_2_r\(21),
	combout => \core1|alu_1|result_o~19_combout\);

-- Location: LCCOMB_X56_Y31_N4
\core1|alu_1|result_o~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~22_combout\ = (\core1|rs_val_2_r\(3) & \core1|rd_val_2_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|result_o~22_combout\);

-- Location: LCCOMB_X56_Y31_N6
\core1|alu_1|Selector28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~3_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~22_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~9_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (\core1|alu_1|Selector23~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|result_o~22_combout\,
	datad => \core1|alu_1|ShiftLeft0~9_combout\,
	combout => \core1|alu_1|Selector28~3_combout\);

-- Location: LCCOMB_X56_Y31_N12
\core1|alu_1|Selector28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~4_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector28~3_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector28~3_combout\ & (\core1|alu_1|Add1~6_combout\)) # 
-- (!\core1|alu_1|Selector28~3_combout\ & ((\core1|alu_1|Add0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~6_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Add0~6_combout\,
	datad => \core1|alu_1|Selector28~3_combout\,
	combout => \core1|alu_1|Selector28~4_combout\);

-- Location: LCCOMB_X55_Y34_N0
\core1|alu_1|ShiftLeft1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~51_combout\ = (!\core1|alu_1|Add2~2_combout\ & (!\core1|alu_1|ShiftLeft1~48_combout\ & \core1|alu_1|ShiftLeft1~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft1~48_combout\,
	datac => \core1|alu_1|ShiftLeft1~143_combout\,
	combout => \core1|alu_1|ShiftLeft1~51_combout\);

-- Location: LCCOMB_X57_Y30_N6
\core1|alu_1|ShiftRight0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~42_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(4),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~42_combout\);

-- Location: LCCOMB_X57_Y30_N14
\core1|alu_1|ShiftRight0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~86_combout\ = (\core1|alu_1|ShiftRight0~71_combout\ & (((\core1|alu_1|ShiftRight0~67_combout\) # (\core1|alu_1|ShiftRight0~85_combout\)))) # (!\core1|alu_1|ShiftRight0~71_combout\ & (\core1|alu_1|ShiftRight0~42_combout\ & 
-- (!\core1|alu_1|ShiftRight0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~42_combout\,
	datab => \core1|alu_1|ShiftRight0~71_combout\,
	datac => \core1|alu_1|ShiftRight0~67_combout\,
	datad => \core1|alu_1|ShiftRight0~85_combout\,
	combout => \core1|alu_1|ShiftRight0~86_combout\);

-- Location: LCCOMB_X57_Y30_N24
\core1|alu_1|ShiftRight0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~90_combout\ = (\core1|alu_1|ShiftRight0~67_combout\ & ((\core1|alu_1|ShiftRight0~86_combout\ & ((\core1|alu_1|ShiftRight0~89_combout\))) # (!\core1|alu_1|ShiftRight0~86_combout\ & (\core1|alu_1|ShiftRight0~45_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~67_combout\ & (((\core1|alu_1|ShiftRight0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~67_combout\,
	datab => \core1|alu_1|ShiftRight0~45_combout\,
	datac => \core1|alu_1|ShiftRight0~86_combout\,
	datad => \core1|alu_1|ShiftRight0~89_combout\,
	combout => \core1|alu_1|ShiftRight0~90_combout\);

-- Location: LCCOMB_X56_Y27_N10
\core1|alu_1|result_o~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~21_combout\ = (\core1|alu_1|ShiftLeft1~51_combout\) # ((\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~84_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~51_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~84_combout\,
	datad => \core1|alu_1|ShiftRight0~90_combout\,
	combout => \core1|alu_1|result_o~21_combout\);

-- Location: LCCOMB_X56_Y27_N24
\core1|alu_1|Selector28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~5_combout\ = (\core1|alu_1|Selector23~7_combout\ & (((!\core1|alu_1|result_o~21_combout\)) # (!\core1|alu_1|Selector23~6_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & 
-- (!\core1|alu_1|Selector28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|Selector28~4_combout\,
	datad => \core1|alu_1|result_o~21_combout\,
	combout => \core1|alu_1|Selector28~5_combout\);

-- Location: LCCOMB_X56_Y27_N2
\core1|alu_1|Selector28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~6_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector28~5_combout\ & ((!\core1|alu_1|result_o~19_combout\))) # (!\core1|alu_1|Selector28~5_combout\ & (!\core1|alu_1|Selector28~2_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector28~2_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|result_o~19_combout\,
	datad => \core1|alu_1|Selector28~5_combout\,
	combout => \core1|alu_1|Selector28~6_combout\);

-- Location: LCCOMB_X56_Y27_N12
\core1|alu_1|Selector28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~7_combout\ = (\core1|alu_1|Selector28~1_combout\ & (((!\core1|alu_1|Selector28~6_combout\) # (!\core1|alu_1|Selector23~22_combout\)))) # (!\core1|alu_1|Selector28~1_combout\ & (!\core1|alu_1|Selector28~2_combout\ & 
-- (\core1|alu_1|Selector23~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector28~2_combout\,
	datab => \core1|alu_1|Selector28~1_combout\,
	datac => \core1|alu_1|Selector23~22_combout\,
	datad => \core1|alu_1|Selector28~6_combout\,
	combout => \core1|alu_1|Selector28~7_combout\);

-- Location: LCCOMB_X56_Y27_N18
\core1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~12_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[5]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector28~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[5]~input_o\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_1|Selector28~7_combout\,
	combout => \core1|Add2~12_combout\);

-- Location: LCCOMB_X56_Y27_N20
\core1|wd_val_3_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~20_combout\ = (\n_reset~input_o\ & ((\core1|Add2~12_combout\) # ((\core1|Add2~13_combout\ & \core1|alu_1|WideNor7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|Add2~13_combout\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|Add2~12_combout\,
	combout => \core1|wd_val_3_r~20_combout\);

-- Location: FF_X56_Y27_N21
\core1|wd_val_3_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~20_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(3));

-- Location: LCCOMB_X56_Y27_N26
\core1|rf_wd[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[3]~3_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[3]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[3]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(3),
	combout => \core1|rf_wd[3]~3_combout\);

-- Location: LCCOMB_X56_Y26_N6
\core1|rf|RF~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~6_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1_bypass\(15))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(15),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a2\,
	combout => \core1|rf|RF~6_combout\);

-- Location: LCCOMB_X53_Y31_N30
\core1|rs_val_2_r[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[2]~2_combout\ = (\core1|always3~3_combout\ & ((\core1|rf|RF~6_combout\))) # (!\core1|always3~3_combout\ & (\core1|wd_val_3_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(2),
	datab => \core1|always3~3_combout\,
	datad => \core1|rf|RF~6_combout\,
	combout => \core1|rs_val_2_r[2]~2_combout\);

-- Location: FF_X53_Y31_N31
\core1|rs_val_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[2]~2_combout\,
	asdata => \core1|Add2~11_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(2));

-- Location: LCCOMB_X52_Y27_N20
\core1|alu_1|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~0_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|rs_val_2_r\(21),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_1|Selector29~0_combout\);

-- Location: LCCOMB_X52_Y27_N6
\core1|alu_1|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~1_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(2) & ((\core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_1|Selector29~0_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|Selector29~0_combout\,
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_1|Selector29~1_combout\);

-- Location: LCCOMB_X51_Y27_N26
\core1|alu_1|Selector29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~2_combout\ = (\core1|rd_val_2_r\(2) & ((!\core1|alu_1|Selector29~1_combout\) # (!\core1|rs_val_2_r\(2)))) # (!\core1|rd_val_2_r\(2) & (\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(2),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|Selector29~1_combout\,
	combout => \core1|alu_1|Selector29~2_combout\);

-- Location: LCCOMB_X51_Y27_N12
\core1|alu_1|result_o~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~15_combout\ = \core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(5),
	datac => \core1|rs_val_2_r\(9),
	datad => \core1|rs_val_2_r\(20),
	combout => \core1|alu_1|result_o~15_combout\);

-- Location: LCCOMB_X51_Y31_N22
\core1|alu_1|result_o~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~18_combout\ = (\core1|rs_val_2_r\(2) & \core1|rd_val_2_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|rd_val_2_r\(2),
	combout => \core1|alu_1|result_o~18_combout\);

-- Location: LCCOMB_X51_Y31_N4
\core1|alu_1|Selector29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~3_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~18_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~8_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~18_combout\,
	datab => \core1|alu_1|Selector23~4_combout\,
	datac => \core1|alu_1|Selector23~5_combout\,
	datad => \core1|alu_1|ShiftLeft0~8_combout\,
	combout => \core1|alu_1|Selector29~3_combout\);

-- Location: LCCOMB_X51_Y27_N4
\core1|alu_1|Selector29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~4_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector29~3_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector29~3_combout\ & (\core1|alu_1|Add1~4_combout\)) # 
-- (!\core1|alu_1|Selector29~3_combout\ & ((\core1|alu_1|Add0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~4_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Selector29~3_combout\,
	datad => \core1|alu_1|Add0~4_combout\,
	combout => \core1|alu_1|Selector29~4_combout\);

-- Location: LCCOMB_X52_Y30_N20
\core1|alu_1|ShiftRight0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~17_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(3))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(3),
	datad => \core1|rd_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~17_combout\);

-- Location: LCCOMB_X51_Y27_N18
\core1|alu_1|ShiftRight0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~72_combout\ = (\core1|alu_1|ShiftRight0~71_combout\ & (((\core1|alu_1|ShiftRight0~70_combout\) # (\core1|alu_1|ShiftRight0~67_combout\)))) # (!\core1|alu_1|ShiftRight0~71_combout\ & (\core1|alu_1|ShiftRight0~17_combout\ & 
-- ((!\core1|alu_1|ShiftRight0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~17_combout\,
	datab => \core1|alu_1|ShiftRight0~71_combout\,
	datac => \core1|alu_1|ShiftRight0~70_combout\,
	datad => \core1|alu_1|ShiftRight0~67_combout\,
	combout => \core1|alu_1|ShiftRight0~72_combout\);

-- Location: LCCOMB_X51_Y27_N16
\core1|alu_1|ShiftRight0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~78_combout\ = (\core1|alu_1|ShiftRight0~67_combout\ & ((\core1|alu_1|ShiftRight0~72_combout\ & ((\core1|alu_1|ShiftRight0~77_combout\))) # (!\core1|alu_1|ShiftRight0~72_combout\ & (\core1|alu_1|ShiftRight0~20_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~67_combout\ & (((\core1|alu_1|ShiftRight0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~67_combout\,
	datab => \core1|alu_1|ShiftRight0~20_combout\,
	datac => \core1|alu_1|ShiftRight0~77_combout\,
	datad => \core1|alu_1|ShiftRight0~72_combout\,
	combout => \core1|alu_1|ShiftRight0~78_combout\);

-- Location: LCCOMB_X53_Y30_N20
\core1|alu_1|ShiftLeft1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~49_combout\ = (\core1|alu_1|ShiftLeft1~159_combout\ & (!\core1|alu_1|ShiftLeft1~48_combout\ & !\core1|alu_1|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~159_combout\,
	datac => \core1|alu_1|ShiftLeft1~48_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~49_combout\);

-- Location: LCCOMB_X51_Y27_N2
\core1|alu_1|result_o~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~17_combout\ = (\core1|alu_1|ShiftLeft1~49_combout\) # ((\core1|rs_val_2_r\(4) & ((\core1|alu_1|result_o~16_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~78_combout\,
	datac => \core1|alu_1|ShiftLeft1~49_combout\,
	datad => \core1|alu_1|result_o~16_combout\,
	combout => \core1|alu_1|result_o~17_combout\);

-- Location: LCCOMB_X51_Y27_N6
\core1|alu_1|Selector29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~5_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & ((!\core1|alu_1|result_o~17_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (!\core1|alu_1|Selector29~4_combout\)))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|Selector29~4_combout\,
	datad => \core1|alu_1|result_o~17_combout\,
	combout => \core1|alu_1|Selector29~5_combout\);

-- Location: LCCOMB_X51_Y27_N28
\core1|alu_1|Selector29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~6_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector29~5_combout\ & (!\core1|alu_1|result_o~15_combout\)) # (!\core1|alu_1|Selector29~5_combout\ & ((!\core1|alu_1|Selector29~2_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~15_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|Selector29~2_combout\,
	datad => \core1|alu_1|Selector29~5_combout\,
	combout => \core1|alu_1|Selector29~6_combout\);

-- Location: LCCOMB_X51_Y27_N30
\core1|alu_1|Selector29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~7_combout\ = (\core1|alu_1|Selector29~1_combout\ & (((!\core1|alu_1|Selector29~6_combout\)) # (!\core1|alu_1|Selector23~22_combout\))) # (!\core1|alu_1|Selector29~1_combout\ & (\core1|alu_1|Selector23~22_combout\ & 
-- (!\core1|alu_1|Selector29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector29~1_combout\,
	datab => \core1|alu_1|Selector23~22_combout\,
	datac => \core1|alu_1|Selector29~2_combout\,
	datad => \core1|alu_1|Selector29~6_combout\,
	combout => \core1|alu_1|Selector29~7_combout\);

-- Location: LCCOMB_X51_Y27_N20
\core1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~8_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[4]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector29~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[4]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|alu_1|Selector29~7_combout\,
	datad => \core1|alu_1|WideNor7~1_combout\,
	combout => \core1|Add2~8_combout\);

-- Location: LCCOMB_X51_Y27_N8
\core1|wd_val_3_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~19_combout\ = (\n_reset~input_o\ & ((\core1|Add2~8_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \core1|Add2~9_combout\,
	datad => \core1|Add2~8_combout\,
	combout => \core1|wd_val_3_r~19_combout\);

-- Location: FF_X51_Y27_N9
\core1|wd_val_3_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~19_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(2));

-- Location: LCCOMB_X54_Y27_N8
\core1|rf_wd[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[2]~2_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[2]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[2]~input_o\,
	datad => \core1|wd_val_3_r\(2),
	combout => \core1|rf_wd[2]~2_combout\);

-- Location: FF_X59_Y29_N19
\core1|rf|RF_rtl_1_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(14));

-- Location: LCCOMB_X59_Y29_N18
\core1|rf|RF~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~5_combout\ = (\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1_bypass\(14)))) # (!\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF_rtl_1|auto_generated|ram_block1a1\,
	datac => \core1|rf|RF_rtl_1_bypass\(14),
	datad => \core1|rf|RF~3_combout\,
	combout => \core1|rf|RF~5_combout\);

-- Location: LCCOMB_X53_Y31_N20
\core1|rs_val_2_r[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[1]~1_combout\ = (\core1|always3~3_combout\ & (\core1|rf|RF~5_combout\)) # (!\core1|always3~3_combout\ & ((\core1|wd_val_3_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~5_combout\,
	datab => \core1|always3~3_combout\,
	datad => \core1|wd_val_3_r\(1),
	combout => \core1|rs_val_2_r[1]~1_combout\);

-- Location: FF_X53_Y31_N21
\core1|rs_val_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[1]~1_combout\,
	asdata => \core1|Add2~7_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(1));

-- Location: LCCOMB_X52_Y25_N8
\core1|alu_1|Selector30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~4_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|rs_val_2_r\(20),
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_1|Selector30~4_combout\);

-- Location: LCCOMB_X52_Y25_N2
\core1|alu_1|Selector30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~5_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(1) & ((\core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_1|Selector30~4_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|Selector30~4_combout\,
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_1|Selector30~5_combout\);

-- Location: LCCOMB_X52_Y26_N10
\core1|alu_1|result_o~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~8_combout\ = (\core1|rs_val_2_r\(1)) # (\core1|rd_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(1),
	combout => \core1|alu_1|result_o~8_combout\);

-- Location: LCCOMB_X50_Y27_N18
\core1|alu_1|result_o~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~9_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datac => \core1|rs_val_2_r\(19),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~9_combout\);

-- Location: LCCOMB_X52_Y26_N8
\core1|alu_1|result_o~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~10_combout\ = \core1|rs_val_2_r\(1) $ (\core1|rd_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(1),
	combout => \core1|alu_1|result_o~10_combout\);

-- Location: LCCOMB_X52_Y26_N28
\core1|alu_1|result_o~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~14_combout\ = (\core1|rs_val_2_r\(1) & \core1|rd_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(1),
	combout => \core1|alu_1|result_o~14_combout\);

-- Location: LCCOMB_X51_Y26_N16
\core1|alu_1|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~0_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|result_o~14_combout\))) # (!\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|ShiftLeft0~75_combout\)))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~75_combout\,
	datab => \core1|alu_1|result_o~14_combout\,
	datac => \core1|alu_1|Selector23~4_combout\,
	datad => \core1|alu_1|Selector23~5_combout\,
	combout => \core1|alu_1|Selector30~0_combout\);

-- Location: LCCOMB_X51_Y26_N30
\core1|alu_1|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~1_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector30~0_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector30~0_combout\ & ((\core1|alu_1|Add1~2_combout\))) # 
-- (!\core1|alu_1|Selector30~0_combout\ & (\core1|alu_1|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~2_combout\,
	datab => \core1|alu_1|Selector23~3_combout\,
	datac => \core1|alu_1|Add1~2_combout\,
	datad => \core1|alu_1|Selector30~0_combout\,
	combout => \core1|alu_1|Selector30~1_combout\);

-- Location: LCCOMB_X51_Y26_N4
\core1|alu_1|ShiftLeft1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~45_combout\ = (\core1|alu_1|ShiftLeft1~43_combout\ & \core1|alu_1|ShiftLeft1~158_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft1~43_combout\,
	datad => \core1|alu_1|ShiftLeft1~158_combout\,
	combout => \core1|alu_1|ShiftLeft1~45_combout\);

-- Location: LCCOMB_X57_Y30_N16
\core1|alu_1|ShiftRight0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~16_combout\ = (\core1|rs_val_2_r\(2)) # ((\core1|rs_val_2_r\(0) & !\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~16_combout\);

-- Location: LCCOMB_X57_Y30_N0
\core1|alu_1|ShiftRight0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~43_combout\ = (\core1|alu_1|ShiftRight0~16_combout\ & (((!\core1|alu_1|ShiftLeft0~5_combout\)))) # (!\core1|alu_1|ShiftRight0~16_combout\ & ((\core1|alu_1|ShiftLeft0~5_combout\ & (\core1|rd_val_2_r\(1))) # 
-- (!\core1|alu_1|ShiftLeft0~5_combout\ & ((\core1|alu_1|ShiftRight0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight0~16_combout\,
	datac => \core1|alu_1|ShiftLeft0~5_combout\,
	datad => \core1|alu_1|ShiftRight0~42_combout\,
	combout => \core1|alu_1|ShiftRight0~43_combout\);

-- Location: LCCOMB_X57_Y30_N4
\core1|alu_1|ShiftRight0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~47_combout\ = (\core1|alu_1|ShiftRight0~16_combout\ & ((\core1|alu_1|ShiftRight0~43_combout\ & ((\core1|alu_1|ShiftRight0~46_combout\))) # (!\core1|alu_1|ShiftRight0~43_combout\ & (\core1|rd_val_2_r\(2))))) # 
-- (!\core1|alu_1|ShiftRight0~16_combout\ & (((\core1|alu_1|ShiftRight0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight0~16_combout\,
	datac => \core1|alu_1|ShiftRight0~46_combout\,
	datad => \core1|alu_1|ShiftRight0~43_combout\,
	combout => \core1|alu_1|ShiftRight0~47_combout\);

-- Location: LCCOMB_X52_Y31_N4
\core1|alu_1|result_o~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~11_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~39_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~39_combout\,
	datad => \core1|alu_1|ShiftRight0~41_combout\,
	combout => \core1|alu_1|result_o~11_combout\);

-- Location: LCCOMB_X51_Y26_N2
\core1|alu_1|result_o~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~12_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|result_o~11_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~47_combout\,
	datad => \core1|alu_1|result_o~11_combout\,
	combout => \core1|alu_1|result_o~12_combout\);

-- Location: LCCOMB_X51_Y26_N10
\core1|alu_1|result_o~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~13_combout\ = (\core1|alu_1|ShiftLeft1~45_combout\) # ((\core1|alu_1|result_o~12_combout\) # ((\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft1~45_combout\,
	datac => \core1|alu_1|ShiftRight0~58_combout\,
	datad => \core1|alu_1|result_o~12_combout\,
	combout => \core1|alu_1|result_o~13_combout\);

-- Location: LCCOMB_X51_Y26_N0
\core1|alu_1|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~2_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|result_o~13_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector30~1_combout\)))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (!\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|Selector30~1_combout\,
	datad => \core1|alu_1|result_o~13_combout\,
	combout => \core1|alu_1|Selector30~2_combout\);

-- Location: LCCOMB_X51_Y26_N18
\core1|alu_1|Selector30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~3_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|result_o~10_combout\))) # (!\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|result_o~9_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~9_combout\,
	datab => \core1|alu_1|Selector23~2_combout\,
	datac => \core1|alu_1|result_o~10_combout\,
	datad => \core1|alu_1|Selector30~2_combout\,
	combout => \core1|alu_1|Selector30~3_combout\);

-- Location: LCCOMB_X51_Y26_N28
\core1|alu_1|Selector30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector30~3_combout\) # (!\core1|alu_1|Selector23~22_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & (!\core1|alu_1|result_o~8_combout\ & 
-- (\core1|alu_1|Selector23~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|alu_1|result_o~8_combout\,
	datac => \core1|alu_1|Selector23~22_combout\,
	datad => \core1|alu_1|Selector30~3_combout\,
	combout => \core1|alu_1|Selector30~combout\);

-- Location: LCCOMB_X51_Y26_N14
\core1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~4_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[3]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector30~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|alu_1|WideNor7~1_combout\,
	datac => \from_mem_flat_i[3]~input_o\,
	datad => \core1|alu_1|Selector30~combout\,
	combout => \core1|Add2~4_combout\);

-- Location: LCCOMB_X56_Y26_N8
\core1|wd_val_3_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~18_combout\ = (\n_reset~input_o\ & ((\core1|Add2~4_combout\) # ((\core1|Add2~5_combout\ & \core1|alu_1|WideNor7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|Add2~5_combout\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|Add2~4_combout\,
	combout => \core1|wd_val_3_r~18_combout\);

-- Location: FF_X56_Y26_N9
\core1|wd_val_3_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~18_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(1));

-- Location: LCCOMB_X56_Y26_N26
\core1|rf_wd[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[1]~1_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[1]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \core1|wd_val_3_r\(1),
	datad => \net_packet_flat_i[1]~input_o\,
	combout => \core1|rf_wd[1]~1_combout\);

-- Location: LCCOMB_X56_Y26_N10
\core1|rf|RF~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~4_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1_bypass\(13))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(13),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	combout => \core1|rf|RF~4_combout\);

-- Location: LCCOMB_X53_Y30_N8
\core1|rs_val_2_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[0]~0_combout\ = (\core1|always3~3_combout\ & ((\core1|rf|RF~4_combout\))) # (!\core1|always3~3_combout\ & (\core1|wd_val_3_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|wd_val_3_r\(0),
	datab => \core1|always3~3_combout\,
	datad => \core1|rf|RF~4_combout\,
	combout => \core1|rs_val_2_r[0]~0_combout\);

-- Location: FF_X53_Y30_N9
\core1|rs_val_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[0]~0_combout\,
	asdata => \core1|Add2~3_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(0));

-- Location: LCCOMB_X56_Y33_N10
\core1|alu_1|Selector31~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~16_combout\ = (\core1|alu_1|Selector31~15_combout\ & (\core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|rs_val_2_r\(19),
	datad => \core1|alu_1|Selector31~15_combout\,
	combout => \core1|alu_1|Selector31~16_combout\);

-- Location: LCCOMB_X56_Y33_N24
\core1|alu_1|Selector31~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~17_combout\ = (!\core1|instruction_2_r.opcode\(3) & ((\core1|alu_1|Selector31~16_combout\) # ((\core1|instruction_2_r.opcode\(0) & \core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|Selector31~16_combout\,
	combout => \core1|alu_1|Selector31~17_combout\);

-- Location: LCCOMB_X57_Y25_N16
\core1|alu_1|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~0_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|instruction_2_r.opcode\(1)) # (\core1|instruction_2_r.opcode\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(3),
	combout => \core1|alu_1|Selector31~0_combout\);

-- Location: LCCOMB_X56_Y25_N22
\core1|alu_1|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~1_combout\ = (!\core1|instruction_2_r.rd\(3) & (\core1|instruction_2_r.rd\(4) & !\core1|instruction_2_r.rd\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rd\(3),
	datac => \core1|instruction_2_r.rd\(4),
	datad => \core1|instruction_2_r.rd\(2),
	combout => \core1|alu_1|Selector31~1_combout\);

-- Location: LCCOMB_X53_Y30_N2
\core1|alu_1|Selector31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~2_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|instruction_2_r.opcode\(3))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(0) & ((\core1|alu_1|Selector31~1_combout\) # 
-- (!\core1|instruction_2_r.opcode\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|Selector31~1_combout\,
	combout => \core1|alu_1|Selector31~2_combout\);

-- Location: LCCOMB_X53_Y30_N16
\core1|alu_1|Selector31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~3_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1))) # (!\core1|instruction_2_r.opcode\(0) & (\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|Add0~0_combout\) # 
-- (!\core1|instruction_2_r.opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Add0~0_combout\,
	datad => \core1|alu_1|Selector31~2_combout\,
	combout => \core1|alu_1|Selector31~3_combout\);

-- Location: LCCOMB_X52_Y27_N24
\core1|alu_1|Selector31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~4_combout\ = (\core1|instruction_2_r.opcode\(3) & (\core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|rs_val_2_r\(7),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|Selector31~4_combout\);

-- Location: LCCOMB_X53_Y30_N12
\core1|alu_1|Selector31~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~19_combout\ = (!\core1|instruction_2_r.opcode\(3) & ((\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(0) & !\core1|alu_1|Selector31~3_combout\)) # (!\core1|rs_val_2_r\(0) & (!\core1|rd_val_2_r\(0) & 
-- \core1|alu_1|Selector31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(0),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|Selector31~3_combout\,
	combout => \core1|alu_1|Selector31~19_combout\);

-- Location: LCCOMB_X53_Y30_N14
\core1|alu_1|Selector31~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~20_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~19_combout\) # ((\core1|alu_1|Selector31~3_combout\ & \core1|alu_1|Selector31~4_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & 
-- (\core1|alu_1|Selector31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector31~3_combout\,
	datac => \core1|alu_1|Selector31~4_combout\,
	datad => \core1|alu_1|Selector31~19_combout\,
	combout => \core1|alu_1|Selector31~20_combout\);

-- Location: LCCOMB_X53_Y34_N24
\core1|alu_1|Selector31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~5_combout\ = (\core1|alu_1|ShiftLeft1~42_combout\ & ((\core1|rs_val_2_r\(3) & (\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~4_combout\)) # (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & 
-- !\core1|alu_1|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft1~42_combout\,
	datad => \core1|alu_1|ShiftLeft0~4_combout\,
	combout => \core1|alu_1|Selector31~5_combout\);

-- Location: LCCOMB_X53_Y32_N16
\core1|alu_1|Selector31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~6_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~12_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~12_combout\,
	datad => \core1|alu_1|ShiftRight0~15_combout\,
	combout => \core1|alu_1|Selector31~6_combout\);

-- Location: LCCOMB_X52_Y30_N18
\core1|alu_1|ShiftRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~18_combout\ = (\core1|alu_1|ShiftLeft0~5_combout\ & (\core1|rd_val_2_r\(0) & ((!\core1|alu_1|ShiftRight0~16_combout\)))) # (!\core1|alu_1|ShiftLeft0~5_combout\ & (((\core1|alu_1|ShiftRight0~17_combout\) # 
-- (\core1|alu_1|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|alu_1|ShiftRight0~17_combout\,
	datac => \core1|alu_1|ShiftLeft0~5_combout\,
	datad => \core1|alu_1|ShiftRight0~16_combout\,
	combout => \core1|alu_1|ShiftRight0~18_combout\);

-- Location: LCCOMB_X52_Y30_N12
\core1|alu_1|ShiftRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~22_combout\ = (\core1|alu_1|ShiftRight0~16_combout\ & ((\core1|alu_1|ShiftRight0~18_combout\ & ((\core1|alu_1|ShiftRight0~21_combout\))) # (!\core1|alu_1|ShiftRight0~18_combout\ & (\core1|rd_val_2_r\(1))))) # 
-- (!\core1|alu_1|ShiftRight0~16_combout\ & (((\core1|alu_1|ShiftRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight0~16_combout\,
	datac => \core1|alu_1|ShiftRight0~21_combout\,
	datad => \core1|alu_1|ShiftRight0~18_combout\,
	combout => \core1|alu_1|ShiftRight0~22_combout\);

-- Location: LCCOMB_X54_Y26_N8
\core1|alu_1|Selector31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~7_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|Selector31~6_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|Selector31~6_combout\,
	datad => \core1|alu_1|ShiftRight0~22_combout\,
	combout => \core1|alu_1|Selector31~7_combout\);

-- Location: LCCOMB_X54_Y26_N2
\core1|alu_1|Selector31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~8_combout\ = (\core1|alu_1|Selector31~5_combout\) # ((\core1|alu_1|Selector31~7_combout\) # ((\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~5_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|Selector31~7_combout\,
	datad => \core1|alu_1|ShiftRight0~37_combout\,
	combout => \core1|alu_1|Selector31~8_combout\);

-- Location: LCCOMB_X54_Y26_N24
\core1|alu_1|Selector31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~9_combout\ = (\core1|instruction_2_r.opcode\(3) & (((\core1|alu_1|Selector31~8_combout\)))) # (!\core1|instruction_2_r.opcode\(3) & (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~6_combout\,
	datad => \core1|alu_1|Selector31~8_combout\,
	combout => \core1|alu_1|Selector31~9_combout\);

-- Location: LCCOMB_X54_Y26_N22
\core1|alu_1|Selector31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~10_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~9_combout\))) # (!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(0))))) # 
-- (!\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(0))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|Selector31~9_combout\,
	combout => \core1|alu_1|Selector31~10_combout\);

-- Location: LCCOMB_X55_Y27_N0
\core1|alu_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~1_cout\ = CARRY((!\core1|rd_val_2_r\(0) & \core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datad => VCC,
	cout => \core1|alu_1|LessThan0~1_cout\);

-- Location: LCCOMB_X55_Y27_N2
\core1|alu_1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~3_cout\ = CARRY((\core1|rd_val_2_r\(1) & ((!\core1|alu_1|LessThan0~1_cout\) # (!\core1|rs_val_2_r\(1)))) # (!\core1|rd_val_2_r\(1) & (!\core1|rs_val_2_r\(1) & !\core1|alu_1|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|rs_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~1_cout\,
	cout => \core1|alu_1|LessThan0~3_cout\);

-- Location: LCCOMB_X55_Y27_N4
\core1|alu_1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~5_cout\ = CARRY((\core1|rd_val_2_r\(2) & (\core1|rs_val_2_r\(2) & !\core1|alu_1|LessThan0~3_cout\)) # (!\core1|rd_val_2_r\(2) & ((\core1|rs_val_2_r\(2)) # (!\core1|alu_1|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datab => \core1|rs_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~3_cout\,
	cout => \core1|alu_1|LessThan0~5_cout\);

-- Location: LCCOMB_X55_Y27_N6
\core1|alu_1|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~7_cout\ = CARRY((\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(3) & !\core1|alu_1|LessThan0~5_cout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|rd_val_2_r\(3)) # (!\core1|alu_1|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~5_cout\,
	cout => \core1|alu_1|LessThan0~7_cout\);

-- Location: LCCOMB_X55_Y27_N8
\core1|alu_1|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~9_cout\ = CARRY((\core1|rd_val_2_r\(4) & (\core1|rs_val_2_r\(4) & !\core1|alu_1|LessThan0~7_cout\)) # (!\core1|rd_val_2_r\(4) & ((\core1|rs_val_2_r\(4)) # (!\core1|alu_1|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rs_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~7_cout\,
	cout => \core1|alu_1|LessThan0~9_cout\);

-- Location: LCCOMB_X55_Y27_N10
\core1|alu_1|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~11_cout\ = CARRY((\core1|rs_val_2_r\(5) & (\core1|rd_val_2_r\(5) & !\core1|alu_1|LessThan0~9_cout\)) # (!\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5)) # (!\core1|alu_1|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|rd_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~9_cout\,
	cout => \core1|alu_1|LessThan0~11_cout\);

-- Location: LCCOMB_X55_Y27_N12
\core1|alu_1|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~13_cout\ = CARRY((\core1|rd_val_2_r\(6) & (\core1|rs_val_2_r\(6) & !\core1|alu_1|LessThan0~11_cout\)) # (!\core1|rd_val_2_r\(6) & ((\core1|rs_val_2_r\(6)) # (!\core1|alu_1|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(6),
	datab => \core1|rs_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~11_cout\,
	cout => \core1|alu_1|LessThan0~13_cout\);

-- Location: LCCOMB_X55_Y27_N14
\core1|alu_1|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~15_cout\ = CARRY((\core1|rd_val_2_r\(7) & ((!\core1|alu_1|LessThan0~13_cout\) # (!\core1|rs_val_2_r\(7)))) # (!\core1|rd_val_2_r\(7) & (!\core1|rs_val_2_r\(7) & !\core1|alu_1|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~13_cout\,
	cout => \core1|alu_1|LessThan0~15_cout\);

-- Location: LCCOMB_X55_Y27_N16
\core1|alu_1|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~17_cout\ = CARRY((\core1|rs_val_2_r\(8) & ((!\core1|alu_1|LessThan0~15_cout\) # (!\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(8) & (!\core1|rd_val_2_r\(8) & !\core1|alu_1|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datab => \core1|rd_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~15_cout\,
	cout => \core1|alu_1|LessThan0~17_cout\);

-- Location: LCCOMB_X55_Y27_N18
\core1|alu_1|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~19_cout\ = CARRY((\core1|rs_val_2_r\(9) & (\core1|rd_val_2_r\(9) & !\core1|alu_1|LessThan0~17_cout\)) # (!\core1|rs_val_2_r\(9) & ((\core1|rd_val_2_r\(9)) # (!\core1|alu_1|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datab => \core1|rd_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~17_cout\,
	cout => \core1|alu_1|LessThan0~19_cout\);

-- Location: LCCOMB_X55_Y27_N20
\core1|alu_1|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~21_cout\ = CARRY((\core1|rd_val_2_r\(10) & (\core1|rs_val_2_r\(10) & !\core1|alu_1|LessThan0~19_cout\)) # (!\core1|rd_val_2_r\(10) & ((\core1|rs_val_2_r\(10)) # (!\core1|alu_1|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datab => \core1|rs_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~19_cout\,
	cout => \core1|alu_1|LessThan0~21_cout\);

-- Location: LCCOMB_X55_Y27_N22
\core1|alu_1|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~23_cout\ = CARRY((\core1|rs_val_2_r\(11) & (\core1|rd_val_2_r\(11) & !\core1|alu_1|LessThan0~21_cout\)) # (!\core1|rs_val_2_r\(11) & ((\core1|rd_val_2_r\(11)) # (!\core1|alu_1|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datab => \core1|rd_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~21_cout\,
	cout => \core1|alu_1|LessThan0~23_cout\);

-- Location: LCCOMB_X55_Y27_N24
\core1|alu_1|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~25_cout\ = CARRY((\core1|rs_val_2_r\(12) & ((!\core1|alu_1|LessThan0~23_cout\) # (!\core1|rd_val_2_r\(12)))) # (!\core1|rs_val_2_r\(12) & (!\core1|rd_val_2_r\(12) & !\core1|alu_1|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(12),
	datab => \core1|rd_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~23_cout\,
	cout => \core1|alu_1|LessThan0~25_cout\);

-- Location: LCCOMB_X55_Y27_N26
\core1|alu_1|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~27_cout\ = CARRY((\core1|rd_val_2_r\(13) & ((!\core1|alu_1|LessThan0~25_cout\) # (!\core1|rs_val_2_r\(13)))) # (!\core1|rd_val_2_r\(13) & (!\core1|rs_val_2_r\(13) & !\core1|alu_1|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|rs_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~25_cout\,
	cout => \core1|alu_1|LessThan0~27_cout\);

-- Location: LCCOMB_X55_Y27_N28
\core1|alu_1|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~29_cout\ = CARRY((\core1|rd_val_2_r\(14) & (\core1|rs_val_2_r\(14) & !\core1|alu_1|LessThan0~27_cout\)) # (!\core1|rd_val_2_r\(14) & ((\core1|rs_val_2_r\(14)) # (!\core1|alu_1|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rs_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~27_cout\,
	cout => \core1|alu_1|LessThan0~29_cout\);

-- Location: LCCOMB_X55_Y27_N30
\core1|alu_1|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~31_cout\ = CARRY((\core1|rd_val_2_r\(15) & ((!\core1|alu_1|LessThan0~29_cout\) # (!\core1|rs_val_2_r\(15)))) # (!\core1|rd_val_2_r\(15) & (!\core1|rs_val_2_r\(15) & !\core1|alu_1|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datab => \core1|rs_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~29_cout\,
	cout => \core1|alu_1|LessThan0~31_cout\);

-- Location: LCCOMB_X55_Y26_N0
\core1|alu_1|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~33_cout\ = CARRY((\core1|rd_val_2_r\(16) & (\core1|rs_val_2_r\(16) & !\core1|alu_1|LessThan0~31_cout\)) # (!\core1|rd_val_2_r\(16) & ((\core1|rs_val_2_r\(16)) # (!\core1|alu_1|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~31_cout\,
	cout => \core1|alu_1|LessThan0~33_cout\);

-- Location: LCCOMB_X55_Y26_N2
\core1|alu_1|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~35_cout\ = CARRY((\core1|rs_val_2_r\(17) & (\core1|rd_val_2_r\(17) & !\core1|alu_1|LessThan0~33_cout\)) # (!\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17)) # (!\core1|alu_1|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|rd_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~33_cout\,
	cout => \core1|alu_1|LessThan0~35_cout\);

-- Location: LCCOMB_X55_Y26_N4
\core1|alu_1|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~37_cout\ = CARRY((\core1|rs_val_2_r\(18) & ((!\core1|alu_1|LessThan0~35_cout\) # (!\core1|rd_val_2_r\(18)))) # (!\core1|rs_val_2_r\(18) & (!\core1|rd_val_2_r\(18) & !\core1|alu_1|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|rd_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~35_cout\,
	cout => \core1|alu_1|LessThan0~37_cout\);

-- Location: LCCOMB_X55_Y26_N6
\core1|alu_1|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~39_cout\ = CARRY((\core1|rd_val_2_r\(19) & ((!\core1|alu_1|LessThan0~37_cout\) # (!\core1|rs_val_2_r\(19)))) # (!\core1|rd_val_2_r\(19) & (!\core1|rs_val_2_r\(19) & !\core1|alu_1|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|rs_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~37_cout\,
	cout => \core1|alu_1|LessThan0~39_cout\);

-- Location: LCCOMB_X55_Y26_N8
\core1|alu_1|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~41_cout\ = CARRY((\core1|rd_val_2_r\(20) & (\core1|rs_val_2_r\(20) & !\core1|alu_1|LessThan0~39_cout\)) # (!\core1|rd_val_2_r\(20) & ((\core1|rs_val_2_r\(20)) # (!\core1|alu_1|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datab => \core1|rs_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~39_cout\,
	cout => \core1|alu_1|LessThan0~41_cout\);

-- Location: LCCOMB_X55_Y26_N10
\core1|alu_1|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~43_cout\ = CARRY((\core1|rs_val_2_r\(21) & (\core1|rd_val_2_r\(21) & !\core1|alu_1|LessThan0~41_cout\)) # (!\core1|rs_val_2_r\(21) & ((\core1|rd_val_2_r\(21)) # (!\core1|alu_1|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|rd_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~41_cout\,
	cout => \core1|alu_1|LessThan0~43_cout\);

-- Location: LCCOMB_X55_Y26_N12
\core1|alu_1|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~45_cout\ = CARRY((\core1|rd_val_2_r\(22) & (\core1|rs_val_2_r\(22) & !\core1|alu_1|LessThan0~43_cout\)) # (!\core1|rd_val_2_r\(22) & ((\core1|rs_val_2_r\(22)) # (!\core1|alu_1|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datab => \core1|rs_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~43_cout\,
	cout => \core1|alu_1|LessThan0~45_cout\);

-- Location: LCCOMB_X55_Y26_N14
\core1|alu_1|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~47_cout\ = CARRY((\core1|rs_val_2_r\(23) & (\core1|rd_val_2_r\(23) & !\core1|alu_1|LessThan0~45_cout\)) # (!\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23)) # (!\core1|alu_1|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~45_cout\,
	cout => \core1|alu_1|LessThan0~47_cout\);

-- Location: LCCOMB_X55_Y26_N16
\core1|alu_1|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~49_cout\ = CARRY((\core1|rs_val_2_r\(24) & ((!\core1|alu_1|LessThan0~47_cout\) # (!\core1|rd_val_2_r\(24)))) # (!\core1|rs_val_2_r\(24) & (!\core1|rd_val_2_r\(24) & !\core1|alu_1|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rd_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~47_cout\,
	cout => \core1|alu_1|LessThan0~49_cout\);

-- Location: LCCOMB_X55_Y26_N18
\core1|alu_1|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~51_cout\ = CARRY((\core1|rd_val_2_r\(25) & ((!\core1|alu_1|LessThan0~49_cout\) # (!\core1|rs_val_2_r\(25)))) # (!\core1|rd_val_2_r\(25) & (!\core1|rs_val_2_r\(25) & !\core1|alu_1|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(25),
	datab => \core1|rs_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~49_cout\,
	cout => \core1|alu_1|LessThan0~51_cout\);

-- Location: LCCOMB_X55_Y26_N20
\core1|alu_1|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~53_cout\ = CARRY((\core1|rs_val_2_r\(26) & ((!\core1|alu_1|LessThan0~51_cout\) # (!\core1|rd_val_2_r\(26)))) # (!\core1|rs_val_2_r\(26) & (!\core1|rd_val_2_r\(26) & !\core1|alu_1|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datab => \core1|rd_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~51_cout\,
	cout => \core1|alu_1|LessThan0~53_cout\);

-- Location: LCCOMB_X55_Y26_N22
\core1|alu_1|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~55_cout\ = CARRY((\core1|rs_val_2_r\(27) & (\core1|rd_val_2_r\(27) & !\core1|alu_1|LessThan0~53_cout\)) # (!\core1|rs_val_2_r\(27) & ((\core1|rd_val_2_r\(27)) # (!\core1|alu_1|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|rd_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~53_cout\,
	cout => \core1|alu_1|LessThan0~55_cout\);

-- Location: LCCOMB_X55_Y26_N24
\core1|alu_1|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~57_cout\ = CARRY((\core1|rd_val_2_r\(28) & (\core1|rs_val_2_r\(28) & !\core1|alu_1|LessThan0~55_cout\)) # (!\core1|rd_val_2_r\(28) & ((\core1|rs_val_2_r\(28)) # (!\core1|alu_1|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|rs_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~55_cout\,
	cout => \core1|alu_1|LessThan0~57_cout\);

-- Location: LCCOMB_X55_Y26_N26
\core1|alu_1|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~59_cout\ = CARRY((\core1|rd_val_2_r\(29) & ((!\core1|alu_1|LessThan0~57_cout\) # (!\core1|rs_val_2_r\(29)))) # (!\core1|rd_val_2_r\(29) & (!\core1|rs_val_2_r\(29) & !\core1|alu_1|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|rs_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~57_cout\,
	cout => \core1|alu_1|LessThan0~59_cout\);

-- Location: LCCOMB_X55_Y26_N28
\core1|alu_1|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~61_cout\ = CARRY((\core1|rs_val_2_r\(30) & ((!\core1|alu_1|LessThan0~59_cout\) # (!\core1|rd_val_2_r\(30)))) # (!\core1|rs_val_2_r\(30) & (!\core1|rd_val_2_r\(30) & !\core1|alu_1|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|rd_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~59_cout\,
	cout => \core1|alu_1|LessThan0~61_cout\);

-- Location: LCCOMB_X55_Y26_N30
\core1|alu_1|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~62_combout\ = (\core1|rs_val_2_r\(31) & (\core1|alu_1|LessThan0~61_cout\ & \core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(31) & ((\core1|alu_1|LessThan0~61_cout\) # (\core1|rd_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(31),
	datad => \core1|rd_val_2_r\(31),
	cin => \core1|alu_1|LessThan0~61_cout\,
	combout => \core1|alu_1|LessThan0~62_combout\);

-- Location: LCCOMB_X54_Y26_N4
\core1|alu_1|Selector31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~11_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(0)) # ((\core1|alu_1|LessThan0~62_combout\)))) # (!\core1|instruction_2_r.opcode\(3) & (!\core1|instruction_2_r.opcode\(0) & 
-- ((\core1|alu_1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|LessThan0~62_combout\,
	datad => \core1|alu_1|Add0~0_combout\,
	combout => \core1|alu_1|Selector31~11_combout\);

-- Location: LCCOMB_X53_Y27_N0
\core1|alu_1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~1_cout\ = CARRY((\core1|rs_val_2_r\(0) & !\core1|rd_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(0),
	datad => VCC,
	cout => \core1|alu_1|LessThan1~1_cout\);

-- Location: LCCOMB_X53_Y27_N2
\core1|alu_1|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~3_cout\ = CARRY((\core1|rd_val_2_r\(1) & ((!\core1|alu_1|LessThan1~1_cout\) # (!\core1|rs_val_2_r\(1)))) # (!\core1|rd_val_2_r\(1) & (!\core1|rs_val_2_r\(1) & !\core1|alu_1|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|rs_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~1_cout\,
	cout => \core1|alu_1|LessThan1~3_cout\);

-- Location: LCCOMB_X53_Y27_N4
\core1|alu_1|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~5_cout\ = CARRY((\core1|rd_val_2_r\(2) & (\core1|rs_val_2_r\(2) & !\core1|alu_1|LessThan1~3_cout\)) # (!\core1|rd_val_2_r\(2) & ((\core1|rs_val_2_r\(2)) # (!\core1|alu_1|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datab => \core1|rs_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~3_cout\,
	cout => \core1|alu_1|LessThan1~5_cout\);

-- Location: LCCOMB_X53_Y27_N6
\core1|alu_1|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~7_cout\ = CARRY((\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(3) & !\core1|alu_1|LessThan1~5_cout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|rd_val_2_r\(3)) # (!\core1|alu_1|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~5_cout\,
	cout => \core1|alu_1|LessThan1~7_cout\);

-- Location: LCCOMB_X53_Y27_N8
\core1|alu_1|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~9_cout\ = CARRY((\core1|rd_val_2_r\(4) & (\core1|rs_val_2_r\(4) & !\core1|alu_1|LessThan1~7_cout\)) # (!\core1|rd_val_2_r\(4) & ((\core1|rs_val_2_r\(4)) # (!\core1|alu_1|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rs_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~7_cout\,
	cout => \core1|alu_1|LessThan1~9_cout\);

-- Location: LCCOMB_X53_Y27_N10
\core1|alu_1|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~11_cout\ = CARRY((\core1|rs_val_2_r\(5) & (\core1|rd_val_2_r\(5) & !\core1|alu_1|LessThan1~9_cout\)) # (!\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5)) # (!\core1|alu_1|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|rd_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~9_cout\,
	cout => \core1|alu_1|LessThan1~11_cout\);

-- Location: LCCOMB_X53_Y27_N12
\core1|alu_1|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~13_cout\ = CARRY((\core1|rs_val_2_r\(6) & ((!\core1|alu_1|LessThan1~11_cout\) # (!\core1|rd_val_2_r\(6)))) # (!\core1|rs_val_2_r\(6) & (!\core1|rd_val_2_r\(6) & !\core1|alu_1|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|rd_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~11_cout\,
	cout => \core1|alu_1|LessThan1~13_cout\);

-- Location: LCCOMB_X53_Y27_N14
\core1|alu_1|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~15_cout\ = CARRY((\core1|rd_val_2_r\(7) & ((!\core1|alu_1|LessThan1~13_cout\) # (!\core1|rs_val_2_r\(7)))) # (!\core1|rd_val_2_r\(7) & (!\core1|rs_val_2_r\(7) & !\core1|alu_1|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~13_cout\,
	cout => \core1|alu_1|LessThan1~15_cout\);

-- Location: LCCOMB_X53_Y27_N16
\core1|alu_1|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~17_cout\ = CARRY((\core1|rs_val_2_r\(8) & ((!\core1|alu_1|LessThan1~15_cout\) # (!\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(8) & (!\core1|rd_val_2_r\(8) & !\core1|alu_1|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datab => \core1|rd_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~15_cout\,
	cout => \core1|alu_1|LessThan1~17_cout\);

-- Location: LCCOMB_X53_Y27_N18
\core1|alu_1|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~19_cout\ = CARRY((\core1|rs_val_2_r\(9) & (\core1|rd_val_2_r\(9) & !\core1|alu_1|LessThan1~17_cout\)) # (!\core1|rs_val_2_r\(9) & ((\core1|rd_val_2_r\(9)) # (!\core1|alu_1|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datab => \core1|rd_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~17_cout\,
	cout => \core1|alu_1|LessThan1~19_cout\);

-- Location: LCCOMB_X53_Y27_N20
\core1|alu_1|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~21_cout\ = CARRY((\core1|rs_val_2_r\(10) & ((!\core1|alu_1|LessThan1~19_cout\) # (!\core1|rd_val_2_r\(10)))) # (!\core1|rs_val_2_r\(10) & (!\core1|rd_val_2_r\(10) & !\core1|alu_1|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rd_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~19_cout\,
	cout => \core1|alu_1|LessThan1~21_cout\);

-- Location: LCCOMB_X53_Y27_N22
\core1|alu_1|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~23_cout\ = CARRY((\core1|rd_val_2_r\(11) & ((!\core1|alu_1|LessThan1~21_cout\) # (!\core1|rs_val_2_r\(11)))) # (!\core1|rd_val_2_r\(11) & (!\core1|rs_val_2_r\(11) & !\core1|alu_1|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datab => \core1|rs_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~21_cout\,
	cout => \core1|alu_1|LessThan1~23_cout\);

-- Location: LCCOMB_X53_Y27_N24
\core1|alu_1|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~25_cout\ = CARRY((\core1|rd_val_2_r\(12) & (\core1|rs_val_2_r\(12) & !\core1|alu_1|LessThan1~23_cout\)) # (!\core1|rd_val_2_r\(12) & ((\core1|rs_val_2_r\(12)) # (!\core1|alu_1|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datab => \core1|rs_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~23_cout\,
	cout => \core1|alu_1|LessThan1~25_cout\);

-- Location: LCCOMB_X53_Y27_N26
\core1|alu_1|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~27_cout\ = CARRY((\core1|rs_val_2_r\(13) & (\core1|rd_val_2_r\(13) & !\core1|alu_1|LessThan1~25_cout\)) # (!\core1|rs_val_2_r\(13) & ((\core1|rd_val_2_r\(13)) # (!\core1|alu_1|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(13),
	datab => \core1|rd_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~25_cout\,
	cout => \core1|alu_1|LessThan1~27_cout\);

-- Location: LCCOMB_X53_Y27_N28
\core1|alu_1|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~29_cout\ = CARRY((\core1|rd_val_2_r\(14) & (\core1|rs_val_2_r\(14) & !\core1|alu_1|LessThan1~27_cout\)) # (!\core1|rd_val_2_r\(14) & ((\core1|rs_val_2_r\(14)) # (!\core1|alu_1|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rs_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~27_cout\,
	cout => \core1|alu_1|LessThan1~29_cout\);

-- Location: LCCOMB_X53_Y27_N30
\core1|alu_1|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~31_cout\ = CARRY((\core1|rs_val_2_r\(15) & (\core1|rd_val_2_r\(15) & !\core1|alu_1|LessThan1~29_cout\)) # (!\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15)) # (!\core1|alu_1|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datab => \core1|rd_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~29_cout\,
	cout => \core1|alu_1|LessThan1~31_cout\);

-- Location: LCCOMB_X53_Y26_N0
\core1|alu_1|LessThan1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~33_cout\ = CARRY((\core1|rd_val_2_r\(16) & (\core1|rs_val_2_r\(16) & !\core1|alu_1|LessThan1~31_cout\)) # (!\core1|rd_val_2_r\(16) & ((\core1|rs_val_2_r\(16)) # (!\core1|alu_1|LessThan1~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~31_cout\,
	cout => \core1|alu_1|LessThan1~33_cout\);

-- Location: LCCOMB_X53_Y26_N2
\core1|alu_1|LessThan1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~35_cout\ = CARRY((\core1|rs_val_2_r\(17) & (\core1|rd_val_2_r\(17) & !\core1|alu_1|LessThan1~33_cout\)) # (!\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17)) # (!\core1|alu_1|LessThan1~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|rd_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~33_cout\,
	cout => \core1|alu_1|LessThan1~35_cout\);

-- Location: LCCOMB_X53_Y26_N4
\core1|alu_1|LessThan1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~37_cout\ = CARRY((\core1|rs_val_2_r\(18) & ((!\core1|alu_1|LessThan1~35_cout\) # (!\core1|rd_val_2_r\(18)))) # (!\core1|rs_val_2_r\(18) & (!\core1|rd_val_2_r\(18) & !\core1|alu_1|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|rd_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~35_cout\,
	cout => \core1|alu_1|LessThan1~37_cout\);

-- Location: LCCOMB_X53_Y26_N6
\core1|alu_1|LessThan1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~39_cout\ = CARRY((\core1|rs_val_2_r\(19) & (\core1|rd_val_2_r\(19) & !\core1|alu_1|LessThan1~37_cout\)) # (!\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19)) # (!\core1|alu_1|LessThan1~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rd_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~37_cout\,
	cout => \core1|alu_1|LessThan1~39_cout\);

-- Location: LCCOMB_X53_Y26_N8
\core1|alu_1|LessThan1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~41_cout\ = CARRY((\core1|rs_val_2_r\(20) & ((!\core1|alu_1|LessThan1~39_cout\) # (!\core1|rd_val_2_r\(20)))) # (!\core1|rs_val_2_r\(20) & (!\core1|rd_val_2_r\(20) & !\core1|alu_1|LessThan1~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rd_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~39_cout\,
	cout => \core1|alu_1|LessThan1~41_cout\);

-- Location: LCCOMB_X53_Y26_N10
\core1|alu_1|LessThan1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~43_cout\ = CARRY((\core1|rd_val_2_r\(21) & ((!\core1|alu_1|LessThan1~41_cout\) # (!\core1|rs_val_2_r\(21)))) # (!\core1|rd_val_2_r\(21) & (!\core1|rs_val_2_r\(21) & !\core1|alu_1|LessThan1~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rs_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~41_cout\,
	cout => \core1|alu_1|LessThan1~43_cout\);

-- Location: LCCOMB_X53_Y26_N12
\core1|alu_1|LessThan1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~45_cout\ = CARRY((\core1|rs_val_2_r\(22) & ((!\core1|alu_1|LessThan1~43_cout\) # (!\core1|rd_val_2_r\(22)))) # (!\core1|rs_val_2_r\(22) & (!\core1|rd_val_2_r\(22) & !\core1|alu_1|LessThan1~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datab => \core1|rd_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~43_cout\,
	cout => \core1|alu_1|LessThan1~45_cout\);

-- Location: LCCOMB_X53_Y26_N14
\core1|alu_1|LessThan1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~47_cout\ = CARRY((\core1|rd_val_2_r\(23) & ((!\core1|alu_1|LessThan1~45_cout\) # (!\core1|rs_val_2_r\(23)))) # (!\core1|rd_val_2_r\(23) & (!\core1|rs_val_2_r\(23) & !\core1|alu_1|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(23),
	datab => \core1|rs_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~45_cout\,
	cout => \core1|alu_1|LessThan1~47_cout\);

-- Location: LCCOMB_X53_Y26_N16
\core1|alu_1|LessThan1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~49_cout\ = CARRY((\core1|rd_val_2_r\(24) & (\core1|rs_val_2_r\(24) & !\core1|alu_1|LessThan1~47_cout\)) # (!\core1|rd_val_2_r\(24) & ((\core1|rs_val_2_r\(24)) # (!\core1|alu_1|LessThan1~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|rs_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~47_cout\,
	cout => \core1|alu_1|LessThan1~49_cout\);

-- Location: LCCOMB_X53_Y26_N18
\core1|alu_1|LessThan1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~51_cout\ = CARRY((\core1|rs_val_2_r\(25) & (\core1|rd_val_2_r\(25) & !\core1|alu_1|LessThan1~49_cout\)) # (!\core1|rs_val_2_r\(25) & ((\core1|rd_val_2_r\(25)) # (!\core1|alu_1|LessThan1~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|rd_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~49_cout\,
	cout => \core1|alu_1|LessThan1~51_cout\);

-- Location: LCCOMB_X53_Y26_N20
\core1|alu_1|LessThan1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~53_cout\ = CARRY((\core1|rs_val_2_r\(26) & ((!\core1|alu_1|LessThan1~51_cout\) # (!\core1|rd_val_2_r\(26)))) # (!\core1|rs_val_2_r\(26) & (!\core1|rd_val_2_r\(26) & !\core1|alu_1|LessThan1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datab => \core1|rd_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~51_cout\,
	cout => \core1|alu_1|LessThan1~53_cout\);

-- Location: LCCOMB_X53_Y26_N22
\core1|alu_1|LessThan1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~55_cout\ = CARRY((\core1|rd_val_2_r\(27) & ((!\core1|alu_1|LessThan1~53_cout\) # (!\core1|rs_val_2_r\(27)))) # (!\core1|rd_val_2_r\(27) & (!\core1|rs_val_2_r\(27) & !\core1|alu_1|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rs_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~53_cout\,
	cout => \core1|alu_1|LessThan1~55_cout\);

-- Location: LCCOMB_X53_Y26_N24
\core1|alu_1|LessThan1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~57_cout\ = CARRY((\core1|rs_val_2_r\(28) & ((!\core1|alu_1|LessThan1~55_cout\) # (!\core1|rd_val_2_r\(28)))) # (!\core1|rs_val_2_r\(28) & (!\core1|rd_val_2_r\(28) & !\core1|alu_1|LessThan1~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rd_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~55_cout\,
	cout => \core1|alu_1|LessThan1~57_cout\);

-- Location: LCCOMB_X53_Y26_N26
\core1|alu_1|LessThan1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~59_cout\ = CARRY((\core1|rd_val_2_r\(29) & ((!\core1|alu_1|LessThan1~57_cout\) # (!\core1|rs_val_2_r\(29)))) # (!\core1|rd_val_2_r\(29) & (!\core1|rs_val_2_r\(29) & !\core1|alu_1|LessThan1~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|rs_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~57_cout\,
	cout => \core1|alu_1|LessThan1~59_cout\);

-- Location: LCCOMB_X53_Y26_N28
\core1|alu_1|LessThan1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~61_cout\ = CARRY((\core1|rs_val_2_r\(30) & ((!\core1|alu_1|LessThan1~59_cout\) # (!\core1|rd_val_2_r\(30)))) # (!\core1|rs_val_2_r\(30) & (!\core1|rd_val_2_r\(30) & !\core1|alu_1|LessThan1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|rd_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~59_cout\,
	cout => \core1|alu_1|LessThan1~61_cout\);

-- Location: LCCOMB_X53_Y26_N30
\core1|alu_1|LessThan1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~62_combout\ = (\core1|rs_val_2_r\(31) & ((\core1|alu_1|LessThan1~61_cout\) # (!\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(31) & (\core1|alu_1|LessThan1~61_cout\ & !\core1|rd_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(31),
	datad => \core1|rd_val_2_r\(31),
	cin => \core1|alu_1|LessThan1~61_cout\,
	combout => \core1|alu_1|LessThan1~62_combout\);

-- Location: LCCOMB_X54_Y26_N10
\core1|alu_1|Selector31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~12_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~11_combout\ & ((\core1|alu_1|LessThan1~62_combout\))) # (!\core1|alu_1|Selector31~11_combout\ & (\core1|alu_1|Add1~0_combout\)))) # 
-- (!\core1|instruction_2_r.opcode\(0) & (((\core1|alu_1|Selector31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Add1~0_combout\,
	datac => \core1|alu_1|Selector31~11_combout\,
	datad => \core1|alu_1|LessThan1~62_combout\,
	combout => \core1|alu_1|Selector31~12_combout\);

-- Location: LCCOMB_X54_Y26_N12
\core1|alu_1|Selector31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~13_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|alu_1|Selector31~10_combout\)) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector31~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Selector31~10_combout\,
	datad => \core1|alu_1|Selector31~12_combout\,
	combout => \core1|alu_1|Selector31~13_combout\);

-- Location: LCCOMB_X54_Y26_N18
\core1|alu_1|Selector31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~14_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(4)) # ((\core1|alu_1|Selector31~20_combout\)))) # (!\core1|instruction_2_r.opcode\(2) & (!\core1|instruction_2_r.opcode\(4) & 
-- ((\core1|alu_1|Selector31~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector31~20_combout\,
	datad => \core1|alu_1|Selector31~13_combout\,
	combout => \core1|alu_1|Selector31~14_combout\);

-- Location: LCCOMB_X54_Y26_N20
\core1|alu_1|Selector31~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~18_combout\ = (\core1|instruction_2_r.opcode\(4) & ((\core1|alu_1|Selector31~14_combout\ & (\core1|alu_1|Selector31~17_combout\)) # (!\core1|alu_1|Selector31~14_combout\ & ((\core1|alu_1|Selector31~0_combout\))))) # 
-- (!\core1|instruction_2_r.opcode\(4) & (((\core1|alu_1|Selector31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~17_combout\,
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector31~0_combout\,
	datad => \core1|alu_1|Selector31~14_combout\,
	combout => \core1|alu_1|Selector31~18_combout\);

-- Location: LCCOMB_X61_Y26_N18
\core1|wd_val_3_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~16_combout\ = (\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[2]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector31~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[2]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_1|Selector31~18_combout\,
	combout => \core1|wd_val_3_r~16_combout\);

-- Location: LCCOMB_X61_Y26_N12
\core1|wd_val_3_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~17_combout\ = (\n_reset~input_o\ & ((\core1|alu_1|WideNor7~1_combout\ & (\core1|Add2~0_combout\)) # (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|wd_val_3_r~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \core1|Add2~0_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|wd_val_3_r~16_combout\,
	combout => \core1|wd_val_3_r~17_combout\);

-- Location: FF_X61_Y26_N13
\core1|wd_val_3_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~17_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(0));

-- Location: LCCOMB_X56_Y26_N16
\core1|rf_wd[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[0]~0_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[0]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|wd_val_3_r\(0),
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \net_packet_flat_i[0]~input_o\,
	combout => \core1|rf_wd[0]~0_combout\);

-- Location: LCCOMB_X57_Y28_N22
\core1|rs_val_2_r~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~43_combout\ = (\core1|rs_val_2_r[11]~15_combout\ & (((\core1|rs_val_2_r[11]~82_combout\)))) # (!\core1|rs_val_2_r[11]~15_combout\ & ((\core1|rs_val_2_r[11]~82_combout\ & (\core1|rf|RF_rtl_1|auto_generated|ram_block1a19\)) # 
-- (!\core1|rs_val_2_r[11]~82_combout\ & ((\core1|wd_val_3_r\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_1|auto_generated|ram_block1a19\,
	datab => \core1|wd_val_3_r\(19),
	datac => \core1|rs_val_2_r[11]~15_combout\,
	datad => \core1|rs_val_2_r[11]~82_combout\,
	combout => \core1|rs_val_2_r~43_combout\);

-- Location: FF_X53_Y28_N25
\core1|rf|RF_rtl_1_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(32));

-- Location: LCCOMB_X53_Y28_N24
\core1|rs_val_2_r~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~44_combout\ = (\core1|rs_val_2_r~43_combout\ & (((\core1|rf|RF_rtl_1_bypass\(32))) # (!\core1|rs_val_2_r[11]~15_combout\))) # (!\core1|rs_val_2_r~43_combout\ & (\core1|rs_val_2_r[11]~15_combout\ & 
-- ((\core1|alu_mem_result[19]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r~43_combout\,
	datab => \core1|rs_val_2_r[11]~15_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(32),
	datad => \core1|alu_mem_result[19]~96_combout\,
	combout => \core1|rs_val_2_r~44_combout\);

-- Location: LCCOMB_X53_Y28_N4
\core1|rs_val_2_r~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r~45_combout\ = (!\core1|rs_val_2_r[6]~14_combout\ & \core1|rs_val_2_r~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r[6]~14_combout\,
	datad => \core1|rs_val_2_r~44_combout\,
	combout => \core1|rs_val_2_r~45_combout\);

-- Location: FF_X53_Y28_N5
\core1|rs_val_2_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r~45_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(19));

-- Location: LCCOMB_X60_Y31_N14
\core1|alu_1|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~0_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rs_val_2_r\(28),
	datac => \core1|alu_1|Selector23~15_combout\,
	datad => \core1|rs_val_2_r\(26),
	combout => \core1|alu_1|Selector22~0_combout\);

-- Location: LCCOMB_X59_Y31_N18
\core1|alu_1|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~1_combout\ = (\core1|alu_1|Selector23~13_combout\ & (\core1|rs_val_2_r\(9) & ((\core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & (((\core1|alu_1|Selector22~0_combout\) # 
-- (!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datab => \core1|alu_1|Selector22~0_combout\,
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_1|Selector22~1_combout\);

-- Location: LCCOMB_X59_Y31_N4
\core1|alu_1|Selector22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~2_combout\ = (\core1|rd_val_2_r\(9) & ((!\core1|alu_1|Selector22~1_combout\) # (!\core1|rs_val_2_r\(9)))) # (!\core1|rd_val_2_r\(9) & (\core1|rs_val_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rs_val_2_r\(9),
	datad => \core1|alu_1|Selector22~1_combout\,
	combout => \core1|alu_1|Selector22~2_combout\);

-- Location: LCCOMB_X59_Y31_N22
\core1|alu_1|result_o~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~45_combout\ = \core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datac => \core1|rs_val_2_r\(16),
	datad => \core1|rs_val_2_r\(12),
	combout => \core1|alu_1|result_o~45_combout\);

-- Location: LCCOMB_X59_Y31_N28
\core1|alu_1|result_o~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~50_combout\ = (\core1|rd_val_2_r\(9) & \core1|rs_val_2_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datad => \core1|rs_val_2_r\(9),
	combout => \core1|alu_1|result_o~50_combout\);

-- Location: LCCOMB_X56_Y31_N0
\core1|alu_1|Selector22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~3_combout\ = (\core1|alu_1|Selector23~4_combout\ & ((\core1|alu_1|Selector23~5_combout\ & (\core1|alu_1|result_o~50_combout\)) # (!\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|ShiftLeft0~28_combout\))))) # 
-- (!\core1|alu_1|Selector23~4_combout\ & (((\core1|alu_1|Selector23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~4_combout\,
	datab => \core1|alu_1|result_o~50_combout\,
	datac => \core1|alu_1|Selector23~5_combout\,
	datad => \core1|alu_1|ShiftLeft0~28_combout\,
	combout => \core1|alu_1|Selector22~3_combout\);

-- Location: LCCOMB_X56_Y31_N30
\core1|alu_1|Selector22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~4_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector22~3_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector22~3_combout\ & ((\core1|alu_1|Add1~18_combout\))) # 
-- (!\core1|alu_1|Selector22~3_combout\ & (\core1|alu_1|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~18_combout\,
	datab => \core1|alu_1|Add1~18_combout\,
	datac => \core1|alu_1|Selector23~3_combout\,
	datad => \core1|alu_1|Selector22~3_combout\,
	combout => \core1|alu_1|Selector22~4_combout\);

-- Location: LCCOMB_X52_Y31_N26
\core1|alu_1|result_o~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~46_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(3)) # ((\core1|alu_1|ShiftRight0~39_combout\)))) # (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~39_combout\,
	datad => \core1|alu_1|ShiftRight0~41_combout\,
	combout => \core1|alu_1|result_o~46_combout\);

-- Location: LCCOMB_X52_Y31_N16
\core1|alu_1|result_o~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~47_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|result_o~46_combout\ & (\core1|alu_1|ShiftRight0~49_combout\)) # (!\core1|alu_1|result_o~46_combout\ & ((\core1|alu_1|ShiftRight0~51_combout\))))) # (!\core1|rs_val_2_r\(3) & 
-- (((\core1|alu_1|result_o~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~49_combout\,
	datac => \core1|alu_1|result_o~46_combout\,
	datad => \core1|alu_1|ShiftRight0~51_combout\,
	combout => \core1|alu_1|result_o~47_combout\);

-- Location: LCCOMB_X52_Y31_N22
\core1|alu_1|result_o~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~48_combout\ = (\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~57_combout\))) # (!\core1|rs_val_2_r\(4) & (((\core1|alu_1|result_o~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~57_combout\,
	datad => \core1|alu_1|result_o~47_combout\,
	combout => \core1|alu_1|result_o~48_combout\);

-- Location: LCCOMB_X52_Y31_N8
\core1|alu_1|result_o~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~49_combout\ = (\core1|alu_1|result_o~48_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|result_o~48_combout\,
	datad => \core1|alu_1|ShiftLeft1~73_combout\,
	combout => \core1|alu_1|result_o~49_combout\);

-- Location: LCCOMB_X59_Y31_N2
\core1|alu_1|Selector22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~5_combout\ = (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & ((!\core1|alu_1|result_o~49_combout\))) # (!\core1|alu_1|Selector23~7_combout\ & (!\core1|alu_1|Selector22~4_combout\)))) # 
-- (!\core1|alu_1|Selector23~6_combout\ & (\core1|alu_1|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~6_combout\,
	datab => \core1|alu_1|Selector23~7_combout\,
	datac => \core1|alu_1|Selector22~4_combout\,
	datad => \core1|alu_1|result_o~49_combout\,
	combout => \core1|alu_1|Selector22~5_combout\);

-- Location: LCCOMB_X59_Y31_N0
\core1|alu_1|Selector22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~6_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector22~5_combout\ & (!\core1|alu_1|result_o~45_combout\)) # (!\core1|alu_1|Selector22~5_combout\ & ((!\core1|alu_1|Selector22~2_combout\))))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~45_combout\,
	datac => \core1|alu_1|Selector22~2_combout\,
	datad => \core1|alu_1|Selector22~5_combout\,
	combout => \core1|alu_1|Selector22~6_combout\);

-- Location: LCCOMB_X59_Y31_N6
\core1|alu_1|Selector22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~7_combout\ = (\core1|alu_1|Selector23~22_combout\ & ((\core1|alu_1|Selector22~1_combout\ & ((!\core1|alu_1|Selector22~6_combout\))) # (!\core1|alu_1|Selector22~1_combout\ & (!\core1|alu_1|Selector22~2_combout\)))) # 
-- (!\core1|alu_1|Selector23~22_combout\ & (\core1|alu_1|Selector22~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~22_combout\,
	datab => \core1|alu_1|Selector22~1_combout\,
	datac => \core1|alu_1|Selector22~2_combout\,
	datad => \core1|alu_1|Selector22~6_combout\,
	combout => \core1|alu_1|Selector22~7_combout\);

-- Location: LCCOMB_X59_Y31_N24
\core1|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~36_combout\ = (!\core1|alu_1|WideNor7~1_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[11]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector22~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[11]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|alu_1|WideNor7~1_combout\,
	datad => \core1|alu_1|Selector22~7_combout\,
	combout => \core1|Add2~36_combout\);

-- Location: LCCOMB_X59_Y31_N16
\core1|wd_val_3_r~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~26_combout\ = (\n_reset~input_o\ & ((\core1|Add2~36_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \core1|Add2~37_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|Add2~36_combout\,
	combout => \core1|wd_val_3_r~26_combout\);

-- Location: FF_X59_Y31_N17
\core1|wd_val_3_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~26_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(9));

-- Location: LCCOMB_X59_Y28_N22
\core1|rf_wd[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[9]~9_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[9]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|wd_val_3_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[9]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|wd_val_3_r\(9),
	combout => \core1|rf_wd[9]~9_combout\);

-- Location: FF_X59_Y29_N27
\core1|rf|RF_rtl_1_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(22));

-- Location: LCCOMB_X59_Y29_N26
\core1|rf|RF~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~13_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1_bypass\(22))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF~3_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(22),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a9\,
	combout => \core1|rf|RF~13_combout\);

-- Location: LCCOMB_X59_Y27_N12
\core1|PC_n[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[9]~22_combout\ = (\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[8]~3_combout\) # ((\core1|alu_1|Selector22~7_combout\)))) # (!\core1|PC_n[8]~24_combout\ & (!\core1|PC_n[8]~3_combout\ & (\core1|rf|RF~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[8]~24_combout\,
	datab => \core1|PC_n[8]~3_combout\,
	datac => \core1|rf|RF~13_combout\,
	datad => \core1|alu_1|Selector22~7_combout\,
	combout => \core1|PC_n[9]~22_combout\);

-- Location: LCCOMB_X59_Y27_N10
\core1|PC_n[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[9]~23_combout\ = (\core1|PC_n[8]~3_combout\ & ((\core1|PC_n[9]~22_combout\ & (\net_packet_flat_i[41]~input_o\)) # (!\core1|PC_n[9]~22_combout\ & ((\core1|Add0~34_combout\))))) # (!\core1|PC_n[8]~3_combout\ & (((\core1|PC_n[9]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[41]~input_o\,
	datab => \core1|PC_n[8]~3_combout\,
	datac => \core1|Add0~34_combout\,
	datad => \core1|PC_n[9]~22_combout\,
	combout => \core1|PC_n[9]~23_combout\);

-- Location: LCCOMB_X59_Y27_N26
\core1|PC_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~10_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[9]~23_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(9),
	datad => \core1|PC_n[9]~23_combout\,
	combout => \core1|PC_r~10_combout\);

-- Location: FF_X59_Y27_N27
\core1|PC_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(9));

-- Location: LCCOMB_X59_Y27_N20
\core1|imem_addr[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[9]~18_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[9]~23_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(9),
	datab => \core1|imem_wen~combout\,
	datac => \core1|PC_wen~combout\,
	datad => \core1|PC_n[9]~23_combout\,
	combout => \core1|imem_addr[9]~18_combout\);

-- Location: LCCOMB_X59_Y27_N30
\core1|imem_addr[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[9]~19_combout\ = (\core1|imem_addr[9]~18_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[41]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[41]~input_o\,
	datad => \core1|imem_addr[9]~18_combout\,
	combout => \core1|imem_addr[9]~19_combout\);

-- Location: FF_X62_Y28_N27
\core1|instruction_1_r.rs_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(0));

-- Location: LCCOMB_X62_Y28_N4
\core1|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~0_combout\ = (\core1|instruction_1_r.rs_imm\(0) & ((\core1|wd_addr_3_r\(1) $ (\core1|instruction_1_r.rs_imm\(1))) # (!\core1|wd_addr_3_r\(0)))) # (!\core1|instruction_1_r.rs_imm\(0) & ((\core1|wd_addr_3_r\(0)) # (\core1|wd_addr_3_r\(1) $ 
-- (\core1|instruction_1_r.rs_imm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(0),
	datab => \core1|wd_addr_3_r\(1),
	datac => \core1|instruction_1_r.rs_imm\(1),
	datad => \core1|wd_addr_3_r\(0),
	combout => \core1|always3~0_combout\);

-- Location: LCCOMB_X61_Y28_N6
\core1|always3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always3~3_combout\ = (\core1|always3~2_combout\) # ((\core1|always3~0_combout\) # (\core1|always3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always3~2_combout\,
	datab => \core1|always3~0_combout\,
	datad => \core1|always3~1_combout\,
	combout => \core1|always3~3_combout\);

-- Location: FF_X59_Y29_N25
\core1|rf|RF_rtl_1_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(21));

-- Location: LCCOMB_X59_Y29_N24
\core1|rf|RF~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~12_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1_bypass\(21))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF~3_combout\,
	datac => \core1|rf|RF_rtl_1_bypass\(21),
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a8\,
	combout => \core1|rf|RF~12_combout\);

-- Location: LCCOMB_X52_Y26_N16
\core1|rs_val_2_r[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_2_r[8]~8_combout\ = (\core1|always3~3_combout\ & ((\core1|rf|RF~12_combout\))) # (!\core1|always3~3_combout\ & (\core1|wd_val_3_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always3~3_combout\,
	datab => \core1|wd_val_3_r\(8),
	datad => \core1|rf|RF~12_combout\,
	combout => \core1|rs_val_2_r[8]~8_combout\);

-- Location: FF_X52_Y26_N17
\core1|rs_val_2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_2_r[8]~8_combout\,
	asdata => \core1|Add2~35_combout\,
	sclr => \core1|rs_val_2_r[6]~14_combout\,
	sload => \core1|always3~7_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(8));

-- Location: LCCOMB_X52_Y26_N30
\core1|alu_1|result_o~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~37_combout\ = (\core1|rs_val_2_r\(8)) # (\core1|rd_val_2_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(8),
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|alu_1|result_o~37_combout\);

-- Location: LCCOMB_X52_Y27_N16
\core1|alu_1|Selector23~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~20_combout\ = (\core1|alu_1|Selector23~15_combout\ & (\core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|rs_val_2_r\(25),
	datac => \core1|rs_val_2_r\(18),
	datad => \core1|alu_1|Selector23~15_combout\,
	combout => \core1|alu_1|Selector23~20_combout\);

-- Location: LCCOMB_X52_Y26_N4
\core1|alu_1|Selector23~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~21_combout\ = (\core1|alu_1|Selector23~13_combout\ & (((\core1|rs_val_2_r\(8) & \core1|alu_1|Selector23~14_combout\)))) # (!\core1|alu_1|Selector23~13_combout\ & ((\core1|alu_1|Selector23~20_combout\) # 
-- ((!\core1|alu_1|Selector23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~20_combout\,
	datab => \core1|rs_val_2_r\(8),
	datac => \core1|alu_1|Selector23~13_combout\,
	datad => \core1|alu_1|Selector23~14_combout\,
	combout => \core1|alu_1|Selector23~21_combout\);

-- Location: LCCOMB_X52_Y26_N20
\core1|alu_1|result_o~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~38_combout\ = \core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(15),
	datac => \core1|rs_val_2_r\(26),
	datad => \core1|rs_val_2_r\(11),
	combout => \core1|alu_1|result_o~38_combout\);

-- Location: LCCOMB_X51_Y26_N26
\core1|alu_1|result_o~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~39_combout\ = \core1|rd_val_2_r\(8) $ (\core1|rs_val_2_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(8),
	datad => \core1|rs_val_2_r\(8),
	combout => \core1|alu_1|result_o~39_combout\);

-- Location: LCCOMB_X51_Y26_N22
\core1|alu_1|result_o~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~44_combout\ = (\core1|rd_val_2_r\(8) & \core1|rs_val_2_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(8),
	datad => \core1|rs_val_2_r\(8),
	combout => \core1|alu_1|result_o~44_combout\);

-- Location: LCCOMB_X51_Y26_N24
\core1|alu_1|Selector23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~16_combout\ = (\core1|alu_1|Selector23~5_combout\ & ((\core1|alu_1|result_o~44_combout\) # ((!\core1|alu_1|Selector23~4_combout\)))) # (!\core1|alu_1|Selector23~5_combout\ & (((\core1|alu_1|Selector23~4_combout\ & 
-- \core1|alu_1|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~44_combout\,
	datab => \core1|alu_1|Selector23~5_combout\,
	datac => \core1|alu_1|Selector23~4_combout\,
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_1|Selector23~16_combout\);

-- Location: LCCOMB_X51_Y26_N6
\core1|alu_1|Selector23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~17_combout\ = (\core1|alu_1|Selector23~3_combout\ & (((\core1|alu_1|Selector23~16_combout\)))) # (!\core1|alu_1|Selector23~3_combout\ & ((\core1|alu_1|Selector23~16_combout\ & ((\core1|alu_1|Add1~16_combout\))) # 
-- (!\core1|alu_1|Selector23~16_combout\ & (\core1|alu_1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~3_combout\,
	datab => \core1|alu_1|Add0~16_combout\,
	datac => \core1|alu_1|Add1~16_combout\,
	datad => \core1|alu_1|Selector23~16_combout\,
	combout => \core1|alu_1|Selector23~17_combout\);

-- Location: LCCOMB_X53_Y32_N10
\core1|alu_1|result_o~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~40_combout\ = (\core1|rs_val_2_r\(2) & (((\core1|alu_1|ShiftRight0~25_combout\)) # (!\core1|rs_val_2_r\(3)))) # (!\core1|rs_val_2_r\(2) & (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~28_combout\,
	datad => \core1|alu_1|ShiftRight0~25_combout\,
	combout => \core1|alu_1|result_o~40_combout\);

-- Location: LCCOMB_X53_Y32_N12
\core1|alu_1|result_o~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~41_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|result_o~40_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|result_o~40_combout\ & ((\core1|alu_1|ShiftRight0~12_combout\))) # (!\core1|alu_1|result_o~40_combout\ & 
-- (\core1|alu_1|ShiftRight0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~15_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~12_combout\,
	datad => \core1|alu_1|result_o~40_combout\,
	combout => \core1|alu_1|result_o~41_combout\);

-- Location: LCCOMB_X53_Y32_N30
\core1|alu_1|result_o~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~42_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~36_combout\ & (!\core1|rs_val_2_r\(3)))) # (!\core1|rs_val_2_r\(4) & (((\core1|alu_1|result_o~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~36_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|result_o~41_combout\,
	combout => \core1|alu_1|result_o~42_combout\);

-- Location: LCCOMB_X52_Y26_N18
\core1|alu_1|result_o~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~43_combout\ = (\core1|alu_1|result_o~42_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|result_o~42_combout\,
	datad => \core1|alu_1|ShiftLeft1~68_combout\,
	combout => \core1|alu_1|result_o~43_combout\);

-- Location: LCCOMB_X52_Y26_N0
\core1|alu_1|Selector23~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~18_combout\ = (\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|Selector23~6_combout\ & ((\core1|alu_1|result_o~43_combout\)))) # (!\core1|alu_1|Selector23~7_combout\ & (((\core1|alu_1|Selector23~17_combout\)) # 
-- (!\core1|alu_1|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~7_combout\,
	datab => \core1|alu_1|Selector23~6_combout\,
	datac => \core1|alu_1|Selector23~17_combout\,
	datad => \core1|alu_1|result_o~43_combout\,
	combout => \core1|alu_1|Selector23~18_combout\);

-- Location: LCCOMB_X52_Y26_N2
\core1|alu_1|Selector23~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~19_combout\ = (\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|Selector23~18_combout\ & ((\core1|alu_1|result_o~39_combout\))) # (!\core1|alu_1|Selector23~18_combout\ & (\core1|alu_1|result_o~38_combout\)))) # 
-- (!\core1|alu_1|Selector23~2_combout\ & (((\core1|alu_1|Selector23~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~2_combout\,
	datab => \core1|alu_1|result_o~38_combout\,
	datac => \core1|alu_1|result_o~39_combout\,
	datad => \core1|alu_1|Selector23~18_combout\,
	combout => \core1|alu_1|Selector23~19_combout\);

-- Location: LCCOMB_X52_Y26_N6
\core1|alu_1|Selector23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~combout\ = (\core1|alu_1|Selector23~21_combout\ & (((\core1|alu_1|Selector23~19_combout\) # (!\core1|alu_1|Selector23~22_combout\)))) # (!\core1|alu_1|Selector23~21_combout\ & (!\core1|alu_1|result_o~37_combout\ & 
-- (\core1|alu_1|Selector23~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~37_combout\,
	datab => \core1|alu_1|Selector23~21_combout\,
	datac => \core1|alu_1|Selector23~22_combout\,
	datad => \core1|alu_1|Selector23~19_combout\,
	combout => \core1|alu_1|Selector23~combout\);

-- Location: LCCOMB_X57_Y26_N24
\core1|PC_n[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[8]~20_combout\ = (\core1|PC_n[8]~24_combout\ & (((\core1|PC_n[8]~3_combout\)))) # (!\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[8]~3_combout\ & ((\core1|Add0~31_combout\))) # (!\core1|PC_n[8]~3_combout\ & (\core1|rf|RF~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~12_combout\,
	datab => \core1|PC_n[8]~24_combout\,
	datac => \core1|PC_n[8]~3_combout\,
	datad => \core1|Add0~31_combout\,
	combout => \core1|PC_n[8]~20_combout\);

-- Location: LCCOMB_X57_Y26_N2
\core1|PC_n[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[8]~21_combout\ = (\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[8]~20_combout\ & ((\net_packet_flat_i[40]~input_o\))) # (!\core1|PC_n[8]~20_combout\ & (\core1|alu_1|Selector23~combout\)))) # (!\core1|PC_n[8]~24_combout\ & 
-- (((\core1|PC_n[8]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector23~combout\,
	datab => \core1|PC_n[8]~24_combout\,
	datac => \net_packet_flat_i[40]~input_o\,
	datad => \core1|PC_n[8]~20_combout\,
	combout => \core1|PC_n[8]~21_combout\);

-- Location: LCCOMB_X57_Y26_N4
\core1|PC_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~9_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[8]~21_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(8),
	datad => \core1|PC_n[8]~21_combout\,
	combout => \core1|PC_r~9_combout\);

-- Location: FF_X57_Y26_N5
\core1|PC_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(8));

-- Location: LCCOMB_X57_Y26_N16
\core1|imem_addr[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[8]~16_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[8]~21_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \core1|imem_wen~combout\,
	datac => \core1|PC_r\(8),
	datad => \core1|PC_n[8]~21_combout\,
	combout => \core1|imem_addr[8]~16_combout\);

-- Location: LCCOMB_X57_Y26_N14
\core1|imem_addr[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[8]~17_combout\ = (\core1|imem_addr[8]~16_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[40]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[40]~input_o\,
	datad => \core1|imem_addr[8]~16_combout\,
	combout => \core1|imem_addr[8]~17_combout\);

-- Location: FF_X61_Y28_N25
\core1|instruction_1_r.rs_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(4));

-- Location: LCCOMB_X61_Y28_N8
\core1|rs_addr_2_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_addr_2_r~4_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rs_imm\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|instruction_1_r.rs_imm\(4),
	combout => \core1|rs_addr_2_r~4_combout\);

-- Location: FF_X61_Y28_N9
\core1|rs_addr_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_addr_2_r~4_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_addr_2_r\(4));

-- Location: LCCOMB_X61_Y25_N12
\core1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~16_combout\ = (\core1|rs_addr_2_r\(4) & \core1|alu_1|Selector32~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_addr_2_r\(4),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~16_combout\);

-- Location: LCCOMB_X61_Y25_N26
\core1|rs_addr_2_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_addr_2_r~3_combout\ = (\core1|instruction_1_r.rs_imm\(3) & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(3),
	datad => \n_reset~input_o\,
	combout => \core1|rs_addr_2_r~3_combout\);

-- Location: FF_X61_Y25_N27
\core1|rs_addr_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_addr_2_r~3_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_addr_2_r\(3));

-- Location: LCCOMB_X61_Y25_N2
\core1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~12_combout\ = (\core1|rs_addr_2_r\(3) & \core1|alu_1|Selector32~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_addr_2_r\(3),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~12_combout\);

-- Location: LCCOMB_X60_Y25_N28
\core1|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~13_combout\ = (\core1|alu_1|Selector32~1_combout\ & (\core1|PC_2_r\(3))) # (!\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(3),
	datac => \core1|PC_r\(3),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~13_combout\);

-- Location: LCCOMB_X60_Y25_N26
\core1|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~9_combout\ = (\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_2_r\(2)))) # (!\core1|alu_1|Selector32~1_combout\ & (\core1|PC_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(2),
	datac => \core1|PC_2_r\(2),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~9_combout\);

-- Location: LCCOMB_X61_Y25_N4
\core1|rs_addr_2_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_addr_2_r~2_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rs_imm\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|instruction_1_r.rs_imm\(2),
	combout => \core1|rs_addr_2_r~2_combout\);

-- Location: FF_X61_Y25_N5
\core1|rs_addr_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_addr_2_r~2_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_addr_2_r\(2));

-- Location: LCCOMB_X61_Y25_N28
\core1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~8_combout\ = (\core1|rs_addr_2_r\(2) & \core1|alu_1|Selector32~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_addr_2_r\(2),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~8_combout\);

-- Location: LCCOMB_X60_Y25_N20
\core1|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~5_combout\ = (\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_2_r\(1)))) # (!\core1|alu_1|Selector32~1_combout\ & (\core1|PC_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(1),
	datac => \core1|PC_2_r\(1),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~5_combout\);

-- Location: LCCOMB_X60_Y25_N22
\core1|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~1_combout\ = (\core1|alu_1|Selector32~1_combout\ & (\core1|PC_2_r\(0))) # (!\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(0),
	datac => \core1|PC_r\(0),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~1_combout\);

-- Location: LCCOMB_X61_Y25_N8
\core1|rs_addr_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_addr_2_r~0_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rs_imm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datad => \core1|instruction_1_r.rs_imm\(0),
	combout => \core1|rs_addr_2_r~0_combout\);

-- Location: FF_X61_Y25_N9
\core1|rs_addr_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_addr_2_r~0_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_addr_2_r\(0));

-- Location: LCCOMB_X60_Y25_N24
\core1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~0_combout\ = (\core1|rs_addr_2_r\(0)) # (!\core1|alu_1|Selector32~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_addr_2_r\(0),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~0_combout\);

-- Location: LCCOMB_X60_Y25_N0
\core1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~2_combout\ = (\core1|Add0~1_combout\ & (\core1|Add0~0_combout\ $ (VCC))) # (!\core1|Add0~1_combout\ & (\core1|Add0~0_combout\ & VCC))
-- \core1|Add0~3\ = CARRY((\core1|Add0~1_combout\ & \core1|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~1_combout\,
	datab => \core1|Add0~0_combout\,
	datad => VCC,
	combout => \core1|Add0~2_combout\,
	cout => \core1|Add0~3\);

-- Location: LCCOMB_X60_Y25_N2
\core1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~6_combout\ = (\core1|Add0~4_combout\ & ((\core1|Add0~5_combout\ & (\core1|Add0~3\ & VCC)) # (!\core1|Add0~5_combout\ & (!\core1|Add0~3\)))) # (!\core1|Add0~4_combout\ & ((\core1|Add0~5_combout\ & (!\core1|Add0~3\)) # (!\core1|Add0~5_combout\ & 
-- ((\core1|Add0~3\) # (GND)))))
-- \core1|Add0~7\ = CARRY((\core1|Add0~4_combout\ & (!\core1|Add0~5_combout\ & !\core1|Add0~3\)) # (!\core1|Add0~4_combout\ & ((!\core1|Add0~3\) # (!\core1|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~4_combout\,
	datab => \core1|Add0~5_combout\,
	datad => VCC,
	cin => \core1|Add0~3\,
	combout => \core1|Add0~6_combout\,
	cout => \core1|Add0~7\);

-- Location: LCCOMB_X60_Y25_N4
\core1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~10_combout\ = ((\core1|Add0~9_combout\ $ (\core1|Add0~8_combout\ $ (!\core1|Add0~7\)))) # (GND)
-- \core1|Add0~11\ = CARRY((\core1|Add0~9_combout\ & ((\core1|Add0~8_combout\) # (!\core1|Add0~7\))) # (!\core1|Add0~9_combout\ & (\core1|Add0~8_combout\ & !\core1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~9_combout\,
	datab => \core1|Add0~8_combout\,
	datad => VCC,
	cin => \core1|Add0~7\,
	combout => \core1|Add0~10_combout\,
	cout => \core1|Add0~11\);

-- Location: LCCOMB_X60_Y25_N6
\core1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~14_combout\ = (\core1|Add0~12_combout\ & ((\core1|Add0~13_combout\ & (\core1|Add0~11\ & VCC)) # (!\core1|Add0~13_combout\ & (!\core1|Add0~11\)))) # (!\core1|Add0~12_combout\ & ((\core1|Add0~13_combout\ & (!\core1|Add0~11\)) # 
-- (!\core1|Add0~13_combout\ & ((\core1|Add0~11\) # (GND)))))
-- \core1|Add0~15\ = CARRY((\core1|Add0~12_combout\ & (!\core1|Add0~13_combout\ & !\core1|Add0~11\)) # (!\core1|Add0~12_combout\ & ((!\core1|Add0~11\) # (!\core1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~12_combout\,
	datab => \core1|Add0~13_combout\,
	datad => VCC,
	cin => \core1|Add0~11\,
	combout => \core1|Add0~14_combout\,
	cout => \core1|Add0~15\);

-- Location: LCCOMB_X60_Y25_N8
\core1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~18_combout\ = ((\core1|Add0~17_combout\ $ (\core1|Add0~16_combout\ $ (!\core1|Add0~15\)))) # (GND)
-- \core1|Add0~19\ = CARRY((\core1|Add0~17_combout\ & ((\core1|Add0~16_combout\) # (!\core1|Add0~15\))) # (!\core1|Add0~17_combout\ & (\core1|Add0~16_combout\ & !\core1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~17_combout\,
	datab => \core1|Add0~16_combout\,
	datad => VCC,
	cin => \core1|Add0~15\,
	combout => \core1|Add0~18_combout\,
	cout => \core1|Add0~19\);

-- Location: LCCOMB_X60_Y25_N10
\core1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~22_combout\ = (\core1|Add0~20_combout\ & ((\core1|Add0~21_combout\ & (\core1|Add0~19\ & VCC)) # (!\core1|Add0~21_combout\ & (!\core1|Add0~19\)))) # (!\core1|Add0~20_combout\ & ((\core1|Add0~21_combout\ & (!\core1|Add0~19\)) # 
-- (!\core1|Add0~21_combout\ & ((\core1|Add0~19\) # (GND)))))
-- \core1|Add0~23\ = CARRY((\core1|Add0~20_combout\ & (!\core1|Add0~21_combout\ & !\core1|Add0~19\)) # (!\core1|Add0~20_combout\ & ((!\core1|Add0~19\) # (!\core1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~20_combout\,
	datab => \core1|Add0~21_combout\,
	datad => VCC,
	cin => \core1|Add0~19\,
	combout => \core1|Add0~22_combout\,
	cout => \core1|Add0~23\);

-- Location: LCCOMB_X60_Y25_N12
\core1|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~25_combout\ = ((\core1|Add0~20_combout\ $ (\core1|Add0~24_combout\ $ (!\core1|Add0~23\)))) # (GND)
-- \core1|Add0~26\ = CARRY((\core1|Add0~20_combout\ & ((\core1|Add0~24_combout\) # (!\core1|Add0~23\))) # (!\core1|Add0~20_combout\ & (\core1|Add0~24_combout\ & !\core1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~20_combout\,
	datab => \core1|Add0~24_combout\,
	datad => VCC,
	cin => \core1|Add0~23\,
	combout => \core1|Add0~25_combout\,
	cout => \core1|Add0~26\);

-- Location: LCCOMB_X59_Y26_N20
\core1|PC_n[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[7]~18_combout\ = (\core1|PC_n[8]~24_combout\ & (((\core1|PC_n[8]~3_combout\) # (\core1|alu_1|Selector24~7_combout\)))) # (!\core1|PC_n[8]~24_combout\ & (\core1|rf|RF~11_combout\ & (!\core1|PC_n[8]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~11_combout\,
	datab => \core1|PC_n[8]~24_combout\,
	datac => \core1|PC_n[8]~3_combout\,
	datad => \core1|alu_1|Selector24~7_combout\,
	combout => \core1|PC_n[7]~18_combout\);

-- Location: LCCOMB_X59_Y26_N6
\core1|PC_n[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[7]~19_combout\ = (\core1|PC_n[8]~3_combout\ & ((\core1|PC_n[7]~18_combout\ & (\net_packet_flat_i[39]~input_o\)) # (!\core1|PC_n[7]~18_combout\ & ((\core1|Add0~28_combout\))))) # (!\core1|PC_n[8]~3_combout\ & (((\core1|PC_n[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[39]~input_o\,
	datab => \core1|PC_n[8]~3_combout\,
	datac => \core1|Add0~28_combout\,
	datad => \core1|PC_n[7]~18_combout\,
	combout => \core1|PC_n[7]~19_combout\);

-- Location: LCCOMB_X59_Y26_N30
\core1|PC_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~8_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[7]~19_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(7),
	datad => \core1|PC_n[7]~19_combout\,
	combout => \core1|PC_r~8_combout\);

-- Location: FF_X59_Y26_N31
\core1|PC_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(7));

-- Location: LCCOMB_X59_Y26_N16
\core1|imem_addr[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[7]~14_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[7]~19_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \core1|PC_r\(7),
	datac => \core1|imem_wen~combout\,
	datad => \core1|PC_n[7]~19_combout\,
	combout => \core1|imem_addr[7]~14_combout\);

-- Location: LCCOMB_X59_Y26_N14
\core1|imem_addr[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[7]~15_combout\ = (\core1|imem_addr[7]~14_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[39]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[39]~input_o\,
	datad => \core1|imem_addr[7]~14_combout\,
	combout => \core1|imem_addr[7]~15_combout\);

-- Location: FF_X61_Y28_N5
\core1|instruction_1_r.rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(4));

-- Location: LCCOMB_X62_Y25_N8
\core1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal0~0_combout\ = (!\core1|instruction_1_r.rd\(4) & (!\core1|instruction_1_r.rd\(2) & (!\core1|instruction_1_r.rd\(3) & !\core1|instruction_1_r.rd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(4),
	datab => \core1|instruction_1_r.rd\(2),
	datac => \core1|instruction_1_r.rd\(3),
	datad => \core1|instruction_1_r.rd\(1),
	combout => \core1|Equal0~0_combout\);

-- Location: LCCOMB_X61_Y27_N12
\core1|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~0_combout\ = (!\core1|instruction_1_r.opcode\(0) & (\core1|Equal0~1_combout\ & (\core1|Equal0~0_combout\ & !\core1|instruction_1_r.rd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(0),
	datab => \core1|Equal0~1_combout\,
	datac => \core1|Equal0~0_combout\,
	datad => \core1|instruction_1_r.rd\(0),
	combout => \core1|always2~0_combout\);

-- Location: LCCOMB_X61_Y27_N6
\core1|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~1_combout\ = (\core1|instruction_1_r.opcode\(4) & (((!\core1|decode|WideNor9~0_combout\)))) # (!\core1|instruction_1_r.opcode\(4) & (\core1|always2~0_combout\ & (\core1|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~0_combout\,
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|WideOr0~1_combout\,
	datad => \core1|decode|WideNor9~0_combout\,
	combout => \core1|always2~1_combout\);

-- Location: FF_X61_Y26_N7
\core1|instruction_2_r.rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rd\(0),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(0));

-- Location: LCCOMB_X61_Y26_N10
\core1|instruction_3_r.rd[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r.rd[0]~feeder_combout\ = \core1|instruction_2_r.rd\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_2_r.rd\(0),
	combout => \core1|instruction_3_r.rd[0]~feeder_combout\);

-- Location: FF_X61_Y26_N11
\core1|instruction_3_r.rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r.rd[0]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rd\(0));

-- Location: FF_X61_Y26_N29
\core1|instruction_2_r.rs_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rs_imm\(5),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(5));

-- Location: LCCOMB_X61_Y26_N4
\core1|instruction_3_r.rs_imm[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r.rs_imm[5]~feeder_combout\ = \core1|instruction_2_r.rs_imm\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_2_r.rs_imm\(5),
	combout => \core1|instruction_3_r.rs_imm[5]~feeder_combout\);

-- Location: FF_X61_Y26_N5
\core1|instruction_3_r.rs_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r.rs_imm[5]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rs_imm\(5));

-- Location: FF_X61_Y25_N13
\core1|instruction_2_r.rs_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rs_imm\(4),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(4));

-- Location: FF_X61_Y26_N31
\core1|instruction_3_r.rs_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_2_r.rs_imm\(4),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rs_imm\(4));

-- Location: LCCOMB_X61_Y26_N2
\core1|instruction_2_r.rd[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r.rd[1]~feeder_combout\ = \core1|instruction_1_r.rd\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_1_r.rd\(1),
	combout => \core1|instruction_2_r.rd[1]~feeder_combout\);

-- Location: FF_X61_Y26_N3
\core1|instruction_2_r.rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r.rd[1]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(1));

-- Location: LCCOMB_X61_Y26_N0
\core1|instruction_3_r.rd[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r.rd[1]~feeder_combout\ = \core1|instruction_2_r.rd\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_2_r.rd\(1),
	combout => \core1|instruction_3_r.rd[1]~feeder_combout\);

-- Location: FF_X61_Y26_N1
\core1|instruction_3_r.rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r.rd[1]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rd\(1));

-- Location: LCCOMB_X61_Y26_N30
\core1|state_machine|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|Equal0~1_combout\ = (!\core1|instruction_3_r.rd\(0) & (!\core1|instruction_3_r.rs_imm\(5) & (!\core1|instruction_3_r.rs_imm\(4) & !\core1|instruction_3_r.rd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_3_r.rd\(0),
	datab => \core1|instruction_3_r.rs_imm\(5),
	datac => \core1|instruction_3_r.rs_imm\(4),
	datad => \core1|instruction_3_r.rd\(1),
	combout => \core1|state_machine|Equal0~1_combout\);

-- Location: LCCOMB_X61_Y26_N26
\core1|instruction_3_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r~2_combout\ = (\core1|instruction_2_r.opcode\(3)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|instruction_2_r.opcode\(3),
	combout => \core1|instruction_3_r~2_combout\);

-- Location: FF_X61_Y26_N27
\core1|instruction_3_r.opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r~2_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.opcode\(3));

-- Location: LCCOMB_X61_Y26_N16
\core1|instruction_3_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r~3_combout\ = (\core1|instruction_2_r.opcode\(1)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|instruction_3_r~3_combout\);

-- Location: FF_X61_Y26_N17
\core1|instruction_3_r.opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r~3_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.opcode\(1));

-- Location: LCCOMB_X61_Y26_N22
\core1|instruction_3_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r~4_combout\ = (\core1|instruction_2_r.opcode\(4)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|instruction_3_r~4_combout\);

-- Location: FF_X61_Y26_N23
\core1|instruction_3_r.opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r~4_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.opcode\(4));

-- Location: LCCOMB_X61_Y26_N20
\core1|instruction_3_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r~1_combout\ = (\core1|instruction_2_r.opcode\(2)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \n_reset~input_o\,
	combout => \core1|instruction_3_r~1_combout\);

-- Location: FF_X61_Y26_N21
\core1|instruction_3_r.opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r~1_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.opcode\(2));

-- Location: LCCOMB_X61_Y26_N24
\core1|state_machine|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|Equal0~3_combout\ = (\core1|instruction_3_r.opcode\(3) & (!\core1|instruction_3_r.opcode\(1) & (!\core1|instruction_3_r.opcode\(4) & \core1|instruction_3_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_3_r.opcode\(3),
	datab => \core1|instruction_3_r.opcode\(1),
	datac => \core1|instruction_3_r.opcode\(4),
	datad => \core1|instruction_3_r.opcode\(2),
	combout => \core1|state_machine|Equal0~3_combout\);

-- Location: LCCOMB_X57_Y25_N26
\core1|instruction_3_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r~0_combout\ = (\core1|instruction_2_r.opcode\(0)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|instruction_3_r~0_combout\);

-- Location: FF_X57_Y25_N27
\core1|instruction_3_r.opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r~0_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.opcode\(0));

-- Location: FF_X57_Y25_N9
\core1|instruction_3_r.rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_2_r.rd\(3),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rd\(3));

-- Location: FF_X57_Y25_N3
\core1|instruction_3_r.rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_2_r.rd\(2),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rd\(2));

-- Location: FF_X57_Y25_N17
\core1|instruction_3_r.rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_2_r.rd\(4),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rd\(4));

-- Location: LCCOMB_X57_Y25_N2
\core1|state_machine|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|Equal0~0_combout\ = (!\core1|instruction_3_r.opcode\(0) & (!\core1|instruction_3_r.rd\(3) & (!\core1|instruction_3_r.rd\(2) & !\core1|instruction_3_r.rd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_3_r.opcode\(0),
	datab => \core1|instruction_3_r.rd\(3),
	datac => \core1|instruction_3_r.rd\(2),
	datad => \core1|instruction_3_r.rd\(4),
	combout => \core1|state_machine|Equal0~0_combout\);

-- Location: FF_X61_Y25_N7
\core1|instruction_2_r.rs_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rs_imm\(1),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(1));

-- Location: FF_X61_Y25_N23
\core1|instruction_3_r.rs_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_2_r.rs_imm\(1),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rs_imm\(1));

-- Location: FF_X61_Y25_N25
\core1|instruction_2_r.rs_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rs_imm\(2),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(2));

-- Location: LCCOMB_X61_Y25_N20
\core1|instruction_3_r.rs_imm[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r.rs_imm[2]~feeder_combout\ = \core1|instruction_2_r.rs_imm\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_2_r.rs_imm\(2),
	combout => \core1|instruction_3_r.rs_imm[2]~feeder_combout\);

-- Location: FF_X61_Y25_N21
\core1|instruction_3_r.rs_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r.rs_imm[2]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rs_imm\(2));

-- Location: FF_X61_Y25_N31
\core1|instruction_2_r.rs_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rs_imm\(0),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(0));

-- Location: FF_X61_Y25_N1
\core1|instruction_3_r.rs_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_2_r.rs_imm\(0),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rs_imm\(0));

-- Location: FF_X61_Y25_N19
\core1|instruction_2_r.rs_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r.rs_imm\(3),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(3));

-- Location: LCCOMB_X61_Y25_N16
\core1|instruction_3_r.rs_imm[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_3_r.rs_imm[3]~feeder_combout\ = \core1|instruction_2_r.rs_imm\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_2_r.rs_imm\(3),
	combout => \core1|instruction_3_r.rs_imm[3]~feeder_combout\);

-- Location: FF_X61_Y25_N17
\core1|instruction_3_r.rs_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_3_r.rs_imm[3]~feeder_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_3_r.rs_imm\(3));

-- Location: LCCOMB_X61_Y25_N0
\core1|state_machine|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|Equal0~2_combout\ = (!\core1|instruction_3_r.rs_imm\(1) & (!\core1|instruction_3_r.rs_imm\(2) & (!\core1|instruction_3_r.rs_imm\(0) & !\core1|instruction_3_r.rs_imm\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_3_r.rs_imm\(1),
	datab => \core1|instruction_3_r.rs_imm\(2),
	datac => \core1|instruction_3_r.rs_imm\(0),
	datad => \core1|instruction_3_r.rs_imm\(3),
	combout => \core1|state_machine|Equal0~2_combout\);

-- Location: LCCOMB_X61_Y26_N14
\core1|state_machine|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|Equal0~4_combout\ = (\core1|state_machine|Equal0~1_combout\ & (\core1|state_machine|Equal0~3_combout\ & (\core1|state_machine|Equal0~0_combout\ & \core1|state_machine|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_machine|Equal0~1_combout\,
	datab => \core1|state_machine|Equal0~3_combout\,
	datac => \core1|state_machine|Equal0~0_combout\,
	datad => \core1|state_machine|Equal0~2_combout\,
	combout => \core1|state_machine|Equal0~4_combout\);

-- Location: LCCOMB_X61_Y25_N6
\core1|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal1~2_combout\ = (!\core1|instruction_2_r.rs_imm\(4) & (!\core1|instruction_2_r.rs_imm\(2) & (!\core1|instruction_2_r.rs_imm\(1) & !\core1|instruction_2_r.rs_imm\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(4),
	datab => \core1|instruction_2_r.rs_imm\(2),
	datac => \core1|instruction_2_r.rs_imm\(1),
	datad => \core1|instruction_2_r.rs_imm\(3),
	combout => \core1|Equal1~2_combout\);

-- Location: LCCOMB_X57_Y25_N28
\core1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal1~0_combout\ = (\core1|instruction_2_r.opcode\(3) & (\core1|alu_1|Selector23~8_combout\ & (!\core1|instruction_2_r.opcode\(4) & !\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|alu_1|Selector23~8_combout\,
	datac => \core1|instruction_2_r.opcode\(4),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|Equal1~0_combout\);

-- Location: LCCOMB_X61_Y26_N28
\core1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal1~1_combout\ = (!\core1|instruction_2_r.rd\(0) & (!\core1|instruction_2_r.rd\(4) & (!\core1|instruction_2_r.rs_imm\(5) & !\core1|instruction_2_r.rd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rd\(0),
	datab => \core1|instruction_2_r.rd\(4),
	datac => \core1|instruction_2_r.rs_imm\(5),
	datad => \core1|instruction_2_r.rd\(1),
	combout => \core1|Equal1~1_combout\);

-- Location: LCCOMB_X61_Y25_N30
\core1|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal1~3_combout\ = (\core1|Equal1~2_combout\ & (\core1|Equal1~0_combout\ & (!\core1|instruction_2_r.rs_imm\(0) & \core1|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Equal1~2_combout\,
	datab => \core1|Equal1~0_combout\,
	datac => \core1|instruction_2_r.rs_imm\(0),
	datad => \core1|Equal1~1_combout\,
	combout => \core1|Equal1~3_combout\);

-- Location: LCCOMB_X61_Y27_N24
\core1|always2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~2_combout\ = (\core1|always2~1_combout\) # ((\core1|alu_1|Selector32~1_combout\) # ((\core1|state_machine|Equal0~4_combout\) # (\core1|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~1_combout\,
	datab => \core1|alu_1|Selector32~1_combout\,
	datac => \core1|state_machine|Equal0~4_combout\,
	datad => \core1|Equal1~3_combout\,
	combout => \core1|always2~2_combout\);

-- Location: LCCOMB_X60_Y27_N18
\core1|PC_1_r[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_1_r[4]~1_combout\ = ((!\core1|stall~3_combout\ & !\core1|always2~2_combout\)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~3_combout\,
	datab => \n_reset~input_o\,
	datad => \core1|always2~2_combout\,
	combout => \core1|PC_1_r[4]~1_combout\);

-- Location: FF_X59_Y26_N3
\core1|PC_1_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_1_r~7_combout\,
	ena => \core1|PC_1_r[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_1_r\(6));

-- Location: LCCOMB_X60_Y26_N2
\core1|PC_2_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_2_r~7_combout\ = (\n_reset~input_o\ & \core1|PC_1_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|PC_1_r\(6),
	combout => \core1|PC_2_r~7_combout\);

-- Location: FF_X60_Y26_N3
\core1|PC_2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_2_r~7_combout\,
	ena => \core1|PC_2_r[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_2_r\(6));

-- Location: LCCOMB_X59_Y25_N6
\core1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~24_combout\ = (\core1|alu_1|Selector32~1_combout\ & (\core1|PC_2_r\(6))) # (!\core1|alu_1|Selector32~1_combout\ & ((\core1|PC_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_2_r\(6),
	datac => \core1|PC_r\(6),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~24_combout\);

-- Location: LCCOMB_X59_Y27_N8
\core1|PC_n[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[6]~16_combout\ = (\core1|PC_n[8]~24_combout\ & (\core1|PC_n[8]~3_combout\)) # (!\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[8]~3_combout\ & (\core1|Add0~25_combout\)) # (!\core1|PC_n[8]~3_combout\ & ((\core1|rf|RF~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[8]~24_combout\,
	datab => \core1|PC_n[8]~3_combout\,
	datac => \core1|Add0~25_combout\,
	datad => \core1|rf|RF~10_combout\,
	combout => \core1|PC_n[6]~16_combout\);

-- Location: LCCOMB_X59_Y27_N2
\core1|PC_n[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[6]~17_combout\ = (\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[6]~16_combout\ & (\net_packet_flat_i[38]~input_o\)) # (!\core1|PC_n[6]~16_combout\ & ((\core1|alu_1|Selector25~7_combout\))))) # (!\core1|PC_n[8]~24_combout\ & 
-- (((\core1|PC_n[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[8]~24_combout\,
	datab => \net_packet_flat_i[38]~input_o\,
	datac => \core1|PC_n[6]~16_combout\,
	datad => \core1|alu_1|Selector25~7_combout\,
	combout => \core1|PC_n[6]~17_combout\);

-- Location: LCCOMB_X59_Y27_N4
\core1|PC_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~7_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[6]~17_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(6),
	datad => \core1|PC_n[6]~17_combout\,
	combout => \core1|PC_r~7_combout\);

-- Location: FF_X59_Y27_N5
\core1|PC_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(6));

-- Location: LCCOMB_X59_Y27_N0
\core1|imem_addr[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[6]~12_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[6]~17_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(6),
	datab => \core1|imem_wen~combout\,
	datac => \core1|PC_wen~combout\,
	datad => \core1|PC_n[6]~17_combout\,
	combout => \core1|imem_addr[6]~12_combout\);

-- Location: LCCOMB_X59_Y27_N22
\core1|imem_addr[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[6]~13_combout\ = (\core1|imem_addr[6]~12_combout\) # ((\net_packet_flat_i[38]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[38]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[6]~12_combout\,
	combout => \core1|imem_addr[6]~13_combout\);

-- Location: FF_X61_Y28_N19
\core1|instruction_1_r.rs_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(5));

-- Location: LCCOMB_X61_Y26_N8
\core1|rs_addr_2_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_addr_2_r~5_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rs_imm\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|instruction_1_r.rs_imm\(5),
	combout => \core1|rs_addr_2_r~5_combout\);

-- Location: FF_X61_Y26_N9
\core1|rs_addr_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_addr_2_r~5_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_addr_2_r\(5));

-- Location: LCCOMB_X60_Y25_N30
\core1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~20_combout\ = (\core1|rs_addr_2_r\(5) & \core1|alu_1|Selector32~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_addr_2_r\(5),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~20_combout\);

-- Location: LCCOMB_X57_Y27_N24
\core1|PC_n[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[5]~14_combout\ = (\core1|PC_n[8]~3_combout\ & (\core1|PC_n[8]~24_combout\)) # (!\core1|PC_n[8]~3_combout\ & ((\core1|PC_n[8]~24_combout\ & ((\core1|alu_1|Selector26~7_combout\))) # (!\core1|PC_n[8]~24_combout\ & (\core1|rf|RF~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[8]~3_combout\,
	datab => \core1|PC_n[8]~24_combout\,
	datac => \core1|rf|RF~9_combout\,
	datad => \core1|alu_1|Selector26~7_combout\,
	combout => \core1|PC_n[5]~14_combout\);

-- Location: LCCOMB_X57_Y27_N6
\core1|PC_n[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[5]~15_combout\ = (\core1|PC_n[8]~3_combout\ & ((\core1|PC_n[5]~14_combout\ & (\net_packet_flat_i[37]~input_o\)) # (!\core1|PC_n[5]~14_combout\ & ((\core1|Add0~22_combout\))))) # (!\core1|PC_n[8]~3_combout\ & (((\core1|PC_n[5]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[37]~input_o\,
	datab => \core1|Add0~22_combout\,
	datac => \core1|PC_n[8]~3_combout\,
	datad => \core1|PC_n[5]~14_combout\,
	combout => \core1|PC_n[5]~15_combout\);

-- Location: LCCOMB_X57_Y27_N14
\core1|PC_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~6_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[5]~15_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|PC_wen~combout\,
	datac => \core1|PC_r\(5),
	datad => \core1|PC_n[5]~15_combout\,
	combout => \core1|PC_r~6_combout\);

-- Location: FF_X57_Y27_N15
\core1|PC_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(5));

-- Location: LCCOMB_X57_Y27_N16
\core1|imem_addr[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[5]~10_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[5]~15_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(5),
	datab => \core1|PC_wen~combout\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|PC_n[5]~15_combout\,
	combout => \core1|imem_addr[5]~10_combout\);

-- Location: LCCOMB_X57_Y27_N30
\core1|imem_addr[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[5]~11_combout\ = (\core1|imem_addr[5]~10_combout\) # ((\net_packet_flat_i[37]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[37]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[5]~10_combout\,
	combout => \core1|imem_addr[5]~11_combout\);

-- Location: LCCOMB_X61_Y27_N16
\core1|instruction_1_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~1_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1)) # ((\core1|always2~2_combout\) # (!\n_reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1),
	datac => \n_reset~input_o\,
	datad => \core1|always2~2_combout\,
	combout => \core1|instruction_1_r~1_combout\);

-- Location: FF_X61_Y27_N17
\core1|instruction_1_r.opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~1_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(3));

-- Location: LCCOMB_X57_Y25_N30
\core1|instruction_2_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~2_combout\ = (\core1|alu_1|Selector32~1_combout\) # ((\core1|instruction_1_r.opcode\(3)) # (!\n_reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector32~1_combout\,
	datac => \n_reset~input_o\,
	datad => \core1|instruction_1_r.opcode\(3),
	combout => \core1|instruction_2_r~2_combout\);

-- Location: FF_X56_Y25_N17
\core1|instruction_2_r.opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_2_r~2_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(3));

-- Location: LCCOMB_X56_Y25_N16
\core1|alu_1|WideNor7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|WideNor7~1_combout\ = (\core1|alu_1|WideNor7~0_combout\ & (\core1|instruction_2_r.opcode\(0) & (!\core1|instruction_2_r.opcode\(3) & \core1|instruction_2_r.opcode\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~0_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|WideNor7~1_combout\);

-- Location: LCCOMB_X56_Y30_N12
\core1|wd_val_3_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|wd_val_3_r~21_combout\ = (\n_reset~input_o\ & ((\core1|Add2~16_combout\) # ((\core1|alu_1|WideNor7~1_combout\ & \core1|Add2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor7~1_combout\,
	datab => \n_reset~input_o\,
	datac => \core1|Add2~17_combout\,
	datad => \core1|Add2~16_combout\,
	combout => \core1|wd_val_3_r~21_combout\);

-- Location: FF_X56_Y30_N13
\core1|wd_val_3_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|wd_val_3_r~21_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|wd_val_3_r\(4));

-- Location: LCCOMB_X56_Y26_N28
\core1|rf_wd[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[4]~4_combout\ = (\core1|net_reg_write_cmd~combout\ & ((\net_packet_flat_i[4]~input_o\))) # (!\core1|net_reg_write_cmd~combout\ & (\core1|wd_val_3_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \core1|wd_val_3_r\(4),
	datad => \net_packet_flat_i[4]~input_o\,
	combout => \core1|rf_wd[4]~4_combout\);

-- Location: LCCOMB_X56_Y26_N24
\core1|rf|RF_rtl_1_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_1_bypass[17]~feeder_combout\ = \core1|rf_wd[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~4_combout\,
	combout => \core1|rf|RF_rtl_1_bypass[17]~feeder_combout\);

-- Location: FF_X56_Y26_N25
\core1|rf|RF_rtl_1_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_1_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_1_bypass\(17));

-- Location: LCCOMB_X57_Y26_N26
\core1|rf|RF~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~8_combout\ = (\core1|rf|RF~3_combout\ & (\core1|rf|RF_rtl_1_bypass\(17))) # (!\core1|rf|RF~3_combout\ & ((\core1|rf|RF_rtl_1|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rf|RF_rtl_1_bypass\(17),
	datac => \core1|rf|RF~3_combout\,
	datad => \core1|rf|RF_rtl_1|auto_generated|ram_block1a4\,
	combout => \core1|rf|RF~8_combout\);

-- Location: LCCOMB_X57_Y26_N8
\core1|PC_n[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[4]~12_combout\ = (\core1|PC_n[8]~24_combout\ & (((\core1|PC_n[8]~3_combout\)))) # (!\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[8]~3_combout\ & ((\core1|Add0~18_combout\))) # (!\core1|PC_n[8]~3_combout\ & (\core1|rf|RF~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~8_combout\,
	datab => \core1|PC_n[8]~24_combout\,
	datac => \core1|PC_n[8]~3_combout\,
	datad => \core1|Add0~18_combout\,
	combout => \core1|PC_n[4]~12_combout\);

-- Location: LCCOMB_X57_Y26_N18
\core1|PC_n[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[4]~13_combout\ = (\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[4]~12_combout\ & (\net_packet_flat_i[36]~input_o\)) # (!\core1|PC_n[4]~12_combout\ & ((\core1|alu_1|Selector27~7_combout\))))) # (!\core1|PC_n[8]~24_combout\ & 
-- (((\core1|PC_n[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[8]~24_combout\,
	datab => \net_packet_flat_i[36]~input_o\,
	datac => \core1|PC_n[4]~12_combout\,
	datad => \core1|alu_1|Selector27~7_combout\,
	combout => \core1|PC_n[4]~13_combout\);

-- Location: LCCOMB_X57_Y26_N30
\core1|PC_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~5_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[4]~13_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(4),
	datad => \core1|PC_n[4]~13_combout\,
	combout => \core1|PC_r~5_combout\);

-- Location: FF_X57_Y26_N31
\core1|PC_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(4));

-- Location: LCCOMB_X57_Y26_N20
\core1|imem_addr[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[4]~8_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[4]~13_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \core1|imem_wen~combout\,
	datac => \core1|PC_r\(4),
	datad => \core1|PC_n[4]~13_combout\,
	combout => \core1|imem_addr[4]~8_combout\);

-- Location: LCCOMB_X57_Y26_N6
\core1|imem_addr[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[4]~9_combout\ = (\core1|imem_addr[4]~8_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[36]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[36]~input_o\,
	datad => \core1|imem_addr[4]~8_combout\,
	combout => \core1|imem_addr[4]~9_combout\);

-- Location: LCCOMB_X61_Y27_N8
\core1|instruction_1_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~4_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3)) # ((\core1|always2~2_combout\) # (!\n_reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3),
	datac => \n_reset~input_o\,
	datad => \core1|always2~2_combout\,
	combout => \core1|instruction_1_r~4_combout\);

-- Location: FF_X61_Y27_N9
\core1|instruction_1_r.opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~4_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(1));

-- Location: LCCOMB_X57_Y25_N12
\core1|instruction_2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~1_combout\ = ((\core1|instruction_1_r.opcode\(1)) # (\core1|alu_1|Selector32~1_combout\)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|instruction_1_r.opcode\(1),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|instruction_2_r~1_combout\);

-- Location: FF_X56_Y25_N15
\core1|instruction_2_r.opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_2_r~1_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(1));

-- Location: LCCOMB_X56_Y25_N20
\core1|alu_1|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector32~0_combout\ = (\core1|instruction_2_r.opcode\(4) & (!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(3) & !\core1|instruction_2_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector32~0_combout\);

-- Location: LCCOMB_X56_Y28_N12
\core1|alu_1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~7_combout\ = (!\core1|rd_val_2_r\(27) & (!\core1|rd_val_2_r\(25) & (!\core1|rd_val_2_r\(24) & !\core1|rd_val_2_r\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|rd_val_2_r\(24),
	datad => \core1|rd_val_2_r\(26),
	combout => \core1|alu_1|Equal0~7_combout\);

-- Location: LCCOMB_X56_Y28_N8
\core1|alu_1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~5_combout\ = (!\core1|rd_val_2_r\(19) & (!\core1|rd_val_2_r\(16) & (!\core1|rd_val_2_r\(18) & !\core1|rd_val_2_r\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|rd_val_2_r\(16),
	datac => \core1|rd_val_2_r\(18),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|alu_1|Equal0~5_combout\);

-- Location: LCCOMB_X56_Y28_N26
\core1|alu_1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~6_combout\ = (!\core1|rd_val_2_r\(23) & (!\core1|rd_val_2_r\(21) & (!\core1|rd_val_2_r\(22) & !\core1|rd_val_2_r\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(23),
	datab => \core1|rd_val_2_r\(21),
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rd_val_2_r\(20),
	combout => \core1|alu_1|Equal0~6_combout\);

-- Location: LCCOMB_X56_Y28_N6
\core1|alu_1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~8_combout\ = (!\core1|rd_val_2_r\(31) & (!\core1|rd_val_2_r\(28) & (!\core1|rd_val_2_r\(29) & !\core1|rd_val_2_r\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rd_val_2_r\(28),
	datac => \core1|rd_val_2_r\(29),
	datad => \core1|rd_val_2_r\(30),
	combout => \core1|alu_1|Equal0~8_combout\);

-- Location: LCCOMB_X56_Y28_N4
\core1|alu_1|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~9_combout\ = (\core1|alu_1|Equal0~7_combout\ & (\core1|alu_1|Equal0~5_combout\ & (\core1|alu_1|Equal0~6_combout\ & \core1|alu_1|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Equal0~7_combout\,
	datab => \core1|alu_1|Equal0~5_combout\,
	datac => \core1|alu_1|Equal0~6_combout\,
	datad => \core1|alu_1|Equal0~8_combout\,
	combout => \core1|alu_1|Equal0~9_combout\);

-- Location: LCCOMB_X56_Y30_N26
\core1|alu_1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~1_combout\ = (!\core1|rd_val_2_r\(4) & (!\core1|rd_val_2_r\(7) & (!\core1|rd_val_2_r\(5) & !\core1|rd_val_2_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rd_val_2_r\(7),
	datac => \core1|rd_val_2_r\(5),
	datad => \core1|rd_val_2_r\(6),
	combout => \core1|alu_1|Equal0~1_combout\);

-- Location: LCCOMB_X55_Y28_N20
\core1|alu_1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~0_combout\ = (!\core1|rd_val_2_r\(2) & (!\core1|rd_val_2_r\(3) & (!\core1|rd_val_2_r\(0) & !\core1|rd_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datab => \core1|rd_val_2_r\(3),
	datac => \core1|rd_val_2_r\(0),
	datad => \core1|rd_val_2_r\(1),
	combout => \core1|alu_1|Equal0~0_combout\);

-- Location: LCCOMB_X55_Y28_N6
\core1|alu_1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~2_combout\ = (!\core1|rd_val_2_r\(11) & (!\core1|rd_val_2_r\(8) & (!\core1|rd_val_2_r\(10) & !\core1|rd_val_2_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datab => \core1|rd_val_2_r\(8),
	datac => \core1|rd_val_2_r\(10),
	datad => \core1|rd_val_2_r\(9),
	combout => \core1|alu_1|Equal0~2_combout\);

-- Location: LCCOMB_X56_Y28_N0
\core1|alu_1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~3_combout\ = (!\core1|rd_val_2_r\(14) & (!\core1|rd_val_2_r\(15) & (!\core1|rd_val_2_r\(13) & !\core1|rd_val_2_r\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rd_val_2_r\(15),
	datac => \core1|rd_val_2_r\(13),
	datad => \core1|rd_val_2_r\(12),
	combout => \core1|alu_1|Equal0~3_combout\);

-- Location: LCCOMB_X56_Y28_N2
\core1|alu_1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~4_combout\ = (\core1|alu_1|Equal0~1_combout\ & (\core1|alu_1|Equal0~0_combout\ & (\core1|alu_1|Equal0~2_combout\ & \core1|alu_1|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Equal0~1_combout\,
	datab => \core1|alu_1|Equal0~0_combout\,
	datac => \core1|alu_1|Equal0~2_combout\,
	datad => \core1|alu_1|Equal0~3_combout\,
	combout => \core1|alu_1|Equal0~4_combout\);

-- Location: LCCOMB_X56_Y28_N14
\core1|alu_1|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector32~1_combout\ = (\core1|alu_1|Selector32~0_combout\ & (\core1|instruction_2_r.opcode\(0) $ (((\core1|alu_1|Equal0~9_combout\ & \core1|alu_1|Equal0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector32~0_combout\,
	datac => \core1|alu_1|Equal0~9_combout\,
	datad => \core1|alu_1|Equal0~4_combout\,
	combout => \core1|alu_1|Selector32~1_combout\);

-- Location: LCCOMB_X60_Y27_N28
\core1|PC_n[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[8]~3_combout\ = ((\core1|decode|WideNor9~0_combout\) # ((\core1|net_PC_write_cmd_IDLE~0_combout\) # (\core1|alu_1|Selector32~1_combout\))) # (!\core1|instruction_1_r.opcode\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(4),
	datab => \core1|decode|WideNor9~0_combout\,
	datac => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|PC_n[8]~3_combout\);

-- Location: LCCOMB_X56_Y27_N6
\core1|PC_n[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[3]~10_combout\ = (\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[8]~3_combout\) # ((\core1|alu_1|Selector28~7_combout\)))) # (!\core1|PC_n[8]~24_combout\ & (!\core1|PC_n[8]~3_combout\ & (\core1|rf|RF~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[8]~24_combout\,
	datab => \core1|PC_n[8]~3_combout\,
	datac => \core1|rf|RF~7_combout\,
	datad => \core1|alu_1|Selector28~7_combout\,
	combout => \core1|PC_n[3]~10_combout\);

-- Location: LCCOMB_X56_Y27_N0
\core1|PC_n[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[3]~11_combout\ = (\core1|PC_n[8]~3_combout\ & ((\core1|PC_n[3]~10_combout\ & (\net_packet_flat_i[35]~input_o\)) # (!\core1|PC_n[3]~10_combout\ & ((\core1|Add0~14_combout\))))) # (!\core1|PC_n[8]~3_combout\ & (((\core1|PC_n[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[35]~input_o\,
	datab => \core1|PC_n[8]~3_combout\,
	datac => \core1|Add0~14_combout\,
	datad => \core1|PC_n[3]~10_combout\,
	combout => \core1|PC_n[3]~11_combout\);

-- Location: LCCOMB_X56_Y27_N28
\core1|PC_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~4_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & (\core1|PC_n[3]~11_combout\)) # (!\core1|PC_wen~combout\ & ((\core1|PC_r\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|PC_n[3]~11_combout\,
	datac => \core1|PC_r\(3),
	datad => \core1|PC_wen~combout\,
	combout => \core1|PC_r~4_combout\);

-- Location: FF_X56_Y27_N29
\core1|PC_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(3));

-- Location: LCCOMB_X59_Y27_N16
\core1|imem_addr[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[3]~6_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[3]~11_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \core1|imem_wen~combout\,
	datac => \core1|PC_r\(3),
	datad => \core1|PC_n[3]~11_combout\,
	combout => \core1|imem_addr[3]~6_combout\);

-- Location: LCCOMB_X59_Y27_N18
\core1|imem_addr[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[3]~7_combout\ = (\core1|imem_addr[3]~6_combout\) # ((\net_packet_flat_i[35]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[35]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[3]~6_combout\,
	combout => \core1|imem_addr[3]~7_combout\);

-- Location: LCCOMB_X61_Y27_N22
\core1|instruction_1_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~0_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4)) # ((\core1|always2~2_combout\) # (!\n_reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4),
	datac => \n_reset~input_o\,
	datad => \core1|always2~2_combout\,
	combout => \core1|instruction_1_r~0_combout\);

-- Location: FF_X61_Y27_N23
\core1|instruction_1_r.opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~0_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(0));

-- Location: LCCOMB_X61_Y27_N18
\core1|decode|WideNor9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor9~0_combout\ = (((\core1|instruction_1_r.opcode\(3)) # (!\core1|instruction_1_r.opcode\(1))) # (!\core1|instruction_1_r.opcode\(2))) # (!\core1|instruction_1_r.opcode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(0),
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(1),
	datad => \core1|instruction_1_r.opcode\(3),
	combout => \core1|decode|WideNor9~0_combout\);

-- Location: LCCOMB_X60_Y27_N2
\core1|PC_n[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[8]~2_combout\ = (\core1|instruction_1_r.opcode\(4) & (!\core1|decode|WideNor9~0_combout\ & (\core1|always3~7_combout\ & !\core1|alu_1|Selector32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(4),
	datab => \core1|decode|WideNor9~0_combout\,
	datac => \core1|always3~7_combout\,
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|PC_n[8]~2_combout\);

-- Location: LCCOMB_X60_Y27_N8
\core1|PC_n[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[8]~24_combout\ = (\core1|PC_n[8]~2_combout\) # ((!\core1|state_r\(0) & (\core1|net_PC_write_cmd~combout\ & !\core1|state_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(0),
	datab => \core1|net_PC_write_cmd~combout\,
	datac => \core1|state_r\(1),
	datad => \core1|PC_n[8]~2_combout\,
	combout => \core1|PC_n[8]~24_combout\);

-- Location: LCCOMB_X57_Y26_N0
\core1|PC_n[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[2]~8_combout\ = (\core1|PC_n[8]~24_combout\ & (\core1|PC_n[8]~3_combout\)) # (!\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[8]~3_combout\ & ((\core1|Add0~10_combout\))) # (!\core1|PC_n[8]~3_combout\ & (\core1|rf|RF~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[8]~24_combout\,
	datab => \core1|PC_n[8]~3_combout\,
	datac => \core1|rf|RF~6_combout\,
	datad => \core1|Add0~10_combout\,
	combout => \core1|PC_n[2]~8_combout\);

-- Location: LCCOMB_X57_Y26_N10
\core1|PC_n[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[2]~9_combout\ = (\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[2]~8_combout\ & (\net_packet_flat_i[34]~input_o\)) # (!\core1|PC_n[2]~8_combout\ & ((\core1|alu_1|Selector29~7_combout\))))) # (!\core1|PC_n[8]~24_combout\ & 
-- (((\core1|PC_n[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[8]~24_combout\,
	datab => \net_packet_flat_i[34]~input_o\,
	datac => \core1|alu_1|Selector29~7_combout\,
	datad => \core1|PC_n[2]~8_combout\,
	combout => \core1|PC_n[2]~9_combout\);

-- Location: LCCOMB_X57_Y26_N12
\core1|PC_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~3_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[2]~9_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(2),
	datad => \core1|PC_n[2]~9_combout\,
	combout => \core1|PC_r~3_combout\);

-- Location: FF_X57_Y26_N13
\core1|PC_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(2));

-- Location: LCCOMB_X57_Y26_N28
\core1|imem_addr[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[2]~4_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[2]~9_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(2),
	datab => \core1|imem_wen~combout\,
	datac => \core1|PC_wen~combout\,
	datad => \core1|PC_n[2]~9_combout\,
	combout => \core1|imem_addr[2]~4_combout\);

-- Location: LCCOMB_X57_Y26_N22
\core1|imem_addr[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[2]~5_combout\ = (\core1|imem_addr[2]~4_combout\) # ((\net_packet_flat_i[34]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[34]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[2]~4_combout\,
	combout => \core1|imem_addr[2]~5_combout\);

-- Location: FF_X62_Y28_N5
\core1|instruction_1_r.rs_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14),
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(1));

-- Location: LCCOMB_X61_Y28_N14
\core1|rs_addr_2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_addr_2_r~1_combout\ = (\n_reset~input_o\ & \core1|instruction_1_r.rs_imm\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datad => \core1|instruction_1_r.rs_imm\(1),
	combout => \core1|rs_addr_2_r~1_combout\);

-- Location: FF_X61_Y28_N15
\core1|rs_addr_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_addr_2_r~1_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_addr_2_r\(1));

-- Location: LCCOMB_X60_Y28_N6
\core1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add0~4_combout\ = (\core1|rs_addr_2_r\(1) & \core1|alu_1|Selector32~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_addr_2_r\(1),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|Add0~4_combout\);

-- Location: LCCOMB_X59_Y26_N0
\core1|PC_n[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[1]~6_combout\ = (\core1|PC_n[8]~24_combout\ & (((\core1|PC_n[8]~3_combout\) # (\core1|alu_1|Selector30~combout\)))) # (!\core1|PC_n[8]~24_combout\ & (\core1|rf|RF~5_combout\ & (!\core1|PC_n[8]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~5_combout\,
	datab => \core1|PC_n[8]~24_combout\,
	datac => \core1|PC_n[8]~3_combout\,
	datad => \core1|alu_1|Selector30~combout\,
	combout => \core1|PC_n[1]~6_combout\);

-- Location: LCCOMB_X59_Y26_N10
\core1|PC_n[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[1]~7_combout\ = (\core1|PC_n[8]~3_combout\ & ((\core1|PC_n[1]~6_combout\ & ((\net_packet_flat_i[33]~input_o\))) # (!\core1|PC_n[1]~6_combout\ & (\core1|Add0~6_combout\)))) # (!\core1|PC_n[8]~3_combout\ & (((\core1|PC_n[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add0~6_combout\,
	datab => \core1|PC_n[8]~3_combout\,
	datac => \net_packet_flat_i[33]~input_o\,
	datad => \core1|PC_n[1]~6_combout\,
	combout => \core1|PC_n[1]~7_combout\);

-- Location: LCCOMB_X59_Y26_N12
\core1|PC_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~2_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[1]~7_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(1),
	datad => \core1|PC_n[1]~7_combout\,
	combout => \core1|PC_r~2_combout\);

-- Location: FF_X59_Y26_N13
\core1|PC_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(1));

-- Location: LCCOMB_X59_Y26_N28
\core1|imem_addr[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[1]~2_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[1]~7_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \core1|PC_r\(1),
	datac => \core1|imem_wen~combout\,
	datad => \core1|PC_n[1]~7_combout\,
	combout => \core1|imem_addr[1]~2_combout\);

-- Location: LCCOMB_X59_Y26_N22
\core1|imem_addr[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[1]~3_combout\ = (\core1|imem_addr[1]~2_combout\) # ((\net_packet_flat_i[33]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[33]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[1]~2_combout\,
	combout => \core1|imem_addr[1]~3_combout\);

-- Location: LCCOMB_X61_Y27_N2
\core1|instruction_1_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~2_combout\ = ((\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0)) # (\core1|always2~2_combout\)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0),
	datad => \core1|always2~2_combout\,
	combout => \core1|instruction_1_r~2_combout\);

-- Location: FF_X61_Y27_N3
\core1|instruction_1_r.opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~2_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(4));

-- Location: LCCOMB_X61_Y27_N14
\core1|decode|WideNor2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor2~0_combout\ = (\core1|instruction_1_r.opcode\(4) & (!\core1|instruction_1_r.opcode\(2) & \core1|instruction_1_r.opcode\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|instruction_1_r.opcode\(2),
	datad => \core1|instruction_1_r.opcode\(3),
	combout => \core1|decode|WideNor2~0_combout\);

-- Location: FF_X49_Y27_N13
\core1|is_mem_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|decode|WideNor2~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_mem_op_2_r~q\);

-- Location: IOIBUF_X67_Y22_N8
\from_mem_flat_i[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(0),
	o => \from_mem_flat_i[0]~input_o\);

-- Location: LCCOMB_X49_Y27_N24
\core1|mem_stage_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~2_combout\ = (!\core1|to_mem_o.yumi~0_combout\ & (!\from_mem_flat_i[0]~input_o\ & ((\core1|mem_stage_r\(0)) # (!\core1|to_mem_o.valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|to_mem_o.yumi~0_combout\,
	datab => \core1|mem_stage_r\(0),
	datac => \from_mem_flat_i[0]~input_o\,
	datad => \core1|to_mem_o.valid~combout\,
	combout => \core1|mem_stage_r~2_combout\);

-- Location: LCCOMB_X49_Y27_N28
\core1|mem_stage_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~3_combout\ = (\n_reset~input_o\ & \core1|mem_stage_r~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datad => \core1|mem_stage_r~2_combout\,
	combout => \core1|mem_stage_r~3_combout\);

-- Location: FF_X49_Y27_N29
\core1|mem_stage_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|mem_stage_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|mem_stage_r\(0));

-- Location: LCCOMB_X49_Y27_N12
\core1|to_mem_o.valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|to_mem_o.valid~combout\ = ((\core1|mem_stage_r\(1) & !\core1|mem_stage_r\(0))) # (!\core1|is_mem_op_2_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|mem_stage_r\(1),
	datac => \core1|is_mem_op_2_r~q\,
	datad => \core1|mem_stage_r\(0),
	combout => \core1|to_mem_o.valid~combout\);

-- Location: LCCOMB_X49_Y27_N22
\core1|mem_stage_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~0_combout\ = (!\core1|to_mem_o.yumi~0_combout\ & ((\from_mem_flat_i[0]~input_o\) # ((\core1|mem_stage_r\(1) & \core1|to_mem_o.valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|mem_stage_r\(1),
	datab => \core1|to_mem_o.yumi~0_combout\,
	datac => \from_mem_flat_i[0]~input_o\,
	datad => \core1|to_mem_o.valid~combout\,
	combout => \core1|mem_stage_r~0_combout\);

-- Location: LCCOMB_X49_Y27_N26
\core1|mem_stage_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~1_combout\ = (\n_reset~input_o\ & \core1|mem_stage_r~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|mem_stage_r~0_combout\,
	combout => \core1|mem_stage_r~1_combout\);

-- Location: FF_X49_Y27_N27
\core1|mem_stage_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|mem_stage_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|mem_stage_r\(1));

-- Location: LCCOMB_X49_Y27_N30
\core1|stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~4_combout\ = (!\core1|is_mem_op_2_r~q\ & (!\from_mem_flat_i[0]~input_o\ & (!\core1|mem_stage_r\(1) & !\core1|mem_stage_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_mem_op_2_r~q\,
	datab => \from_mem_flat_i[0]~input_o\,
	datac => \core1|mem_stage_r\(1),
	datad => \core1|mem_stage_r\(0),
	combout => \core1|stall~4_combout\);

-- Location: LCCOMB_X60_Y27_N22
\core1|stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~3_combout\ = ((\core1|imem_wen~combout\) # ((!\core1|to_mem_o.yumi~0_combout\ & !\core1|stall~4_combout\))) # (!\core1|stall~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|to_mem_o.yumi~0_combout\,
	datab => \core1|stall~2_combout\,
	datac => \core1|stall~4_combout\,
	datad => \core1|imem_wen~combout\,
	combout => \core1|stall~3_combout\);

-- Location: LCCOMB_X60_Y27_N24
\core1|exception_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|exception_n~0_combout\ = (\core1|exception_o~q\) # ((\core1|state_r\(0) & ((\core1|state_r\(1)) # (\core1|net_PC_write_cmd~combout\))) # (!\core1|state_r\(0) & (\core1|state_r\(1) & \core1|net_PC_write_cmd~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(0),
	datab => \core1|state_r\(1),
	datac => \core1|exception_o~q\,
	datad => \core1|net_PC_write_cmd~combout\,
	combout => \core1|exception_n~0_combout\);

-- Location: FF_X60_Y27_N25
\core1|exception_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|exception_n~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|exception_o~q\);

-- Location: LCCOMB_X60_Y27_N4
\core1|state_machine|state_o[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[1]~2_combout\ = \core1|state_r\(1) $ (((!\core1|stall~3_combout\ & \core1|exception_o~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~3_combout\,
	datac => \core1|state_r\(1),
	datad => \core1|exception_o~q\,
	combout => \core1|state_machine|state_o[1]~2_combout\);

-- Location: FF_X60_Y27_N5
\core1|state_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|state_machine|state_o[1]~2_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|state_r\(1));

-- Location: LCCOMB_X60_Y27_N20
\core1|state_machine|state_o[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~0_combout\ = (\core1|state_r\(1)) # ((\core1|state_r\(0) & (!\core1|state_machine|Equal0~4_combout\)) # (!\core1|state_r\(0) & ((\core1|net_PC_write_cmd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(0),
	datab => \core1|state_r\(1),
	datac => \core1|state_machine|Equal0~4_combout\,
	datad => \core1|net_PC_write_cmd~combout\,
	combout => \core1|state_machine|state_o[0]~0_combout\);

-- Location: LCCOMB_X60_Y27_N6
\core1|state_machine|state_o[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~1_combout\ = (\core1|state_machine|state_o[0]~0_combout\) # ((!\core1|stall~3_combout\ & \core1|exception_o~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|state_machine|state_o[0]~0_combout\,
	datac => \core1|stall~3_combout\,
	datad => \core1|exception_o~q\,
	combout => \core1|state_machine|state_o[0]~1_combout\);

-- Location: FF_X60_Y27_N7
\core1|state_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|state_machine|state_o[0]~1_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|state_r\(0));

-- Location: LCCOMB_X60_Y27_N30
\core1|PC_wen\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_wen~combout\ = ((!\core1|state_r\(0) & (!\core1|state_r\(1) & \core1|net_PC_write_cmd~combout\))) # (!\core1|stall~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(0),
	datab => \core1|state_r\(1),
	datac => \core1|stall~3_combout\,
	datad => \core1|net_PC_write_cmd~combout\,
	combout => \core1|PC_wen~combout\);

-- Location: LCCOMB_X56_Y26_N2
\core1|PC_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[0]~4_combout\ = (\core1|PC_n[8]~3_combout\ & (((\core1|PC_n[8]~24_combout\) # (\core1|Add0~2_combout\)))) # (!\core1|PC_n[8]~3_combout\ & (\core1|rf|RF~4_combout\ & (!\core1|PC_n[8]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~4_combout\,
	datab => \core1|PC_n[8]~3_combout\,
	datac => \core1|PC_n[8]~24_combout\,
	datad => \core1|Add0~2_combout\,
	combout => \core1|PC_n[0]~4_combout\);

-- Location: LCCOMB_X54_Y26_N26
\core1|PC_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~0_combout\ = (\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[0]~4_combout\ & (\net_packet_flat_i[32]~input_o\)) # (!\core1|PC_n[0]~4_combout\ & ((\core1|alu_1|Selector31~18_combout\))))) # (!\core1|PC_n[8]~24_combout\ & 
-- (((\core1|PC_n[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[32]~input_o\,
	datab => \core1|PC_n[8]~24_combout\,
	datac => \core1|PC_n[0]~4_combout\,
	datad => \core1|alu_1|Selector31~18_combout\,
	combout => \core1|PC_r~0_combout\);

-- Location: LCCOMB_X56_Y26_N0
\core1|PC_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~1_combout\ = (\n_reset~input_o\ & ((\core1|PC_wen~combout\ & ((\core1|PC_r~0_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_wen~combout\,
	datab => \n_reset~input_o\,
	datac => \core1|PC_r\(0),
	datad => \core1|PC_r~0_combout\,
	combout => \core1|PC_r~1_combout\);

-- Location: FF_X56_Y26_N1
\core1|PC_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(0));

-- Location: LCCOMB_X54_Y26_N28
\core1|PC_n[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[0]~5_combout\ = (\core1|PC_n[8]~24_combout\ & ((\core1|PC_n[0]~4_combout\ & (\net_packet_flat_i[32]~input_o\)) # (!\core1|PC_n[0]~4_combout\ & ((\core1|alu_1|Selector31~18_combout\))))) # (!\core1|PC_n[8]~24_combout\ & 
-- (((\core1|PC_n[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[32]~input_o\,
	datab => \core1|PC_n[8]~24_combout\,
	datac => \core1|PC_n[0]~4_combout\,
	datad => \core1|alu_1|Selector31~18_combout\,
	combout => \core1|PC_n[0]~5_combout\);

-- Location: LCCOMB_X54_Y26_N6
\core1|imem_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~0_combout\ = (!\core1|imem_wen~combout\ & ((\core1|PC_wen~combout\ & ((\core1|PC_n[0]~5_combout\))) # (!\core1|PC_wen~combout\ & (\core1|PC_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(0),
	datab => \core1|imem_wen~combout\,
	datac => \core1|PC_wen~combout\,
	datad => \core1|PC_n[0]~5_combout\,
	combout => \core1|imem_addr[0]~0_combout\);

-- Location: LCCOMB_X54_Y26_N0
\core1|imem_addr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~1_combout\ = (\core1|imem_addr[0]~0_combout\) # ((\net_packet_flat_i[32]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[32]~input_o\,
	datab => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[0]~0_combout\,
	combout => \core1|imem_addr[0]~1_combout\);

-- Location: LCCOMB_X61_Y27_N28
\core1|instruction_1_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~3_combout\ = ((\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2)) # (\core1|always2~2_combout\)) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2),
	datad => \core1|always2~2_combout\,
	combout => \core1|instruction_1_r~3_combout\);

-- Location: FF_X61_Y27_N29
\core1|instruction_1_r.opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~3_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(2));

-- Location: LCCOMB_X61_Y27_N10
\core1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal0~1_combout\ = (\core1|instruction_1_r.opcode\(2) & (!\core1|instruction_1_r.opcode\(1) & \core1|instruction_1_r.opcode\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(1),
	datad => \core1|instruction_1_r.opcode\(3),
	combout => \core1|Equal0~1_combout\);

-- Location: LCCOMB_X61_Y27_N0
\core1|decode|WideNor20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor20~0_combout\ = (\core1|instruction_1_r.opcode\(2) & (!\core1|instruction_1_r.opcode\(3) & ((\core1|instruction_1_r.opcode\(0)) # (!\core1|instruction_1_r.opcode\(1))))) # (!\core1|instruction_1_r.opcode\(2) & 
-- (((!\core1|instruction_1_r.opcode\(1) & \core1|instruction_1_r.opcode\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(0),
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(1),
	datad => \core1|instruction_1_r.opcode\(3),
	combout => \core1|decode|WideNor20~0_combout\);

-- Location: LCCOMB_X61_Y28_N26
\core1|op_writes_rf_2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|op_writes_rf_2_r~1_combout\ = (!\core1|op_writes_rf_2_r~0_combout\ & ((\core1|instruction_1_r.opcode\(4) & ((\core1|decode|WideNor20~0_combout\))) # (!\core1|instruction_1_r.opcode\(4) & (!\core1|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Equal0~1_combout\,
	datab => \core1|decode|WideNor20~0_combout\,
	datac => \core1|instruction_1_r.opcode\(4),
	datad => \core1|op_writes_rf_2_r~0_combout\,
	combout => \core1|op_writes_rf_2_r~1_combout\);

-- Location: FF_X61_Y28_N27
\core1|op_writes_rf_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|op_writes_rf_2_r~1_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|op_writes_rf_2_r~q\);

-- Location: LCCOMB_X61_Y28_N4
\core1|op_writes_rf_3_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|op_writes_rf_3_r~0_combout\ = (\core1|op_writes_rf_2_r~q\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|op_writes_rf_2_r~q\,
	datad => \n_reset~input_o\,
	combout => \core1|op_writes_rf_3_r~0_combout\);

-- Location: FF_X61_Y28_N17
\core1|op_writes_rf_3_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|op_writes_rf_3_r~0_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|op_writes_rf_3_r~q\);

-- Location: LCCOMB_X60_Y27_N26
\core1|to_mem_o.yumi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|to_mem_o.yumi~0_combout\ = (!\core1|imem_wen~combout\ & (\from_mem_flat_i[1]~input_o\ & ((!\core1|op_writes_rf_3_r~q\) # (!\core1|net_reg_write_cmd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \from_mem_flat_i[1]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|op_writes_rf_3_r~q\,
	combout => \core1|to_mem_o.yumi~0_combout\);

-- Location: LCCOMB_X61_Y27_N4
\core1|decode|WideNor25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor25~0_combout\ = (!\core1|instruction_1_r.opcode\(2) & (\core1|instruction_1_r.opcode\(4) & (\core1|instruction_1_r.opcode\(0) & \core1|instruction_1_r.opcode\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(2),
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|instruction_1_r.opcode\(0),
	datad => \core1|instruction_1_r.opcode\(3),
	combout => \core1|decode|WideNor25~0_combout\);

-- Location: FF_X61_Y27_N5
\core1|is_byte_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|decode|WideNor25~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_byte_op_2_r~q\);

-- Location: LCCOMB_X61_Y27_N20
\core1|is_store_op_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|is_store_op_2_r~0_combout\ = (\n_reset~input_o\ & (\core1|decode|WideNor2~0_combout\ & (\core1|instruction_1_r.opcode\(1) & !\core1|alu_1|Selector32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|decode|WideNor2~0_combout\,
	datac => \core1|instruction_1_r.opcode\(1),
	datad => \core1|alu_1|Selector32~1_combout\,
	combout => \core1|is_store_op_2_r~0_combout\);

-- Location: FF_X61_Y27_N21
\core1|is_store_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|is_store_op_2_r~0_combout\,
	ena => \core1|ALT_INV_wd_addr_3_r[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_store_op_2_r~q\);

-- Location: LCCOMB_X63_Y26_N24
\core1|barrier_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r~0_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ & (\net_packet_flat_i[0]~input_o\)) # (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|alu_1|Selector31~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datac => \net_packet_flat_i[0]~input_o\,
	datad => \core1|alu_1|Selector31~18_combout\,
	combout => \core1|barrier_r~0_combout\);

-- Location: LCCOMB_X63_Y26_N10
\core1|barrier_r[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r[0]~1_combout\ = \core1|net_PC_write_cmd_IDLE~0_combout\ $ ((((\core1|stall~3_combout\) # (!\core1|Equal1~0_combout\)) # (!\core1|instruction_2_r.rd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datab => \core1|instruction_2_r.rd\(4),
	datac => \core1|Equal1~0_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|barrier_r[0]~1_combout\);

-- Location: LCCOMB_X63_Y26_N28
\core1|barrier_r[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r[0]~2_combout\ = (!\core1|barrier_r[0]~1_combout\) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|barrier_r[0]~1_combout\,
	combout => \core1|barrier_r[0]~2_combout\);

-- Location: FF_X63_Y26_N25
\core1|barrier_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_r~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|barrier_r[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_r\(0));

-- Location: LCCOMB_X63_Y26_N18
\core1|barrier_mask_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r~0_combout\ = (\net_packet_flat_i[0]~input_o\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[0]~input_o\,
	datac => \n_reset~input_o\,
	combout => \core1|barrier_mask_r~0_combout\);

-- Location: LCCOMB_X63_Y26_N20
\core1|barrier_mask_r[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r[0]~1_combout\ = ((\net_packet_flat_i[52]~input_o\) # ((\core1|state_r\(1) & \core1|state_r\(0)))) # (!\net_packet_flat_i[54]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(1),
	datab => \core1|state_r\(0),
	datac => \net_packet_flat_i[54]~input_o\,
	datad => \net_packet_flat_i[52]~input_o\,
	combout => \core1|barrier_mask_r[0]~1_combout\);

-- Location: LCCOMB_X63_Y26_N2
\core1|barrier_mask_r[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r[0]~2_combout\ = ((\core1|Equal10~2_combout\ & (!\net_packet_flat_i[53]~input_o\ & !\core1|barrier_mask_r[0]~1_combout\))) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|Equal10~2_combout\,
	datac => \net_packet_flat_i[53]~input_o\,
	datad => \core1|barrier_mask_r[0]~1_combout\,
	combout => \core1|barrier_mask_r[0]~2_combout\);

-- Location: FF_X63_Y26_N19
\core1|barrier_mask_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_mask_r~0_combout\,
	ena => \core1|barrier_mask_r[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_mask_r\(0));

-- Location: LCCOMB_X66_Y24_N20
\core1|barrier_o[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_o\(0) = (\core1|barrier_r\(0) & \core1|barrier_mask_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|barrier_r\(0),
	datac => \core1|barrier_mask_r\(0),
	combout => \core1|barrier_o\(0));

-- Location: LCCOMB_X63_Y26_N14
\core1|barrier_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r~3_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ & (\net_packet_flat_i[1]~input_o\)) # (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|alu_1|Selector30~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[1]~input_o\,
	datac => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datad => \core1|alu_1|Selector30~combout\,
	combout => \core1|barrier_r~3_combout\);

-- Location: FF_X63_Y26_N15
\core1|barrier_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_r~3_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|barrier_r[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_r\(1));

-- Location: LCCOMB_X63_Y26_N12
\core1|barrier_mask_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r~3_combout\ = (\n_reset~input_o\ & \net_packet_flat_i[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \net_packet_flat_i[1]~input_o\,
	combout => \core1|barrier_mask_r~3_combout\);

-- Location: FF_X63_Y26_N13
\core1|barrier_mask_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_mask_r~3_combout\,
	ena => \core1|barrier_mask_r[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_mask_r\(1));

-- Location: LCCOMB_X63_Y26_N22
\core1|barrier_o[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_o\(1) = (\core1|barrier_r\(1) & \core1|barrier_mask_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|barrier_r\(1),
	datad => \core1|barrier_mask_r\(1),
	combout => \core1|barrier_o\(1));

-- Location: LCCOMB_X63_Y26_N4
\core1|barrier_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r~4_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ & (\net_packet_flat_i[2]~input_o\)) # (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|alu_1|Selector29~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[2]~input_o\,
	datac => \core1|alu_1|Selector29~7_combout\,
	datad => \core1|net_PC_write_cmd_IDLE~0_combout\,
	combout => \core1|barrier_r~4_combout\);

-- Location: FF_X63_Y26_N5
\core1|barrier_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_r~4_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|barrier_r[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_r\(2));

-- Location: LCCOMB_X63_Y26_N16
\core1|barrier_mask_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r~4_combout\ = (\n_reset~input_o\ & \net_packet_flat_i[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \net_packet_flat_i[2]~input_o\,
	combout => \core1|barrier_mask_r~4_combout\);

-- Location: FF_X63_Y26_N17
\core1|barrier_mask_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_mask_r~4_combout\,
	ena => \core1|barrier_mask_r[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_mask_r\(2));

-- Location: LCCOMB_X63_Y26_N6
\core1|barrier_o[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_o\(2) = (\core1|barrier_r\(2) & \core1|barrier_mask_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|barrier_r\(2),
	datad => \core1|barrier_mask_r\(2),
	combout => \core1|barrier_o\(2));

-- Location: LCCOMB_X52_Y29_N12
\core1|data_mem_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[0]~0_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(0))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(0),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[0]~0_combout\);

-- Location: LCCOMB_X55_Y28_N4
\core1|data_mem_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[1]~1_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(1))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|data_mem_addr[1]~1_combout\);

-- Location: LCCOMB_X50_Y27_N4
\core1|data_mem_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[2]~2_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(2))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rs_val_2_r\(2),
	combout => \core1|data_mem_addr[2]~2_combout\);

-- Location: LCCOMB_X60_Y30_N16
\core1|data_mem_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[3]~3_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(3))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(3),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|data_mem_addr[3]~3_combout\);

-- Location: LCCOMB_X50_Y27_N22
\core1|data_mem_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[4]~4_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(4))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rd_val_2_r\(4),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|data_mem_addr[4]~4_combout\);

-- Location: LCCOMB_X60_Y28_N24
\core1|data_mem_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[5]~5_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(5))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(5),
	datab => \core1|rs_val_2_r\(5),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[5]~5_combout\);

-- Location: LCCOMB_X60_Y30_N6
\core1|data_mem_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[6]~6_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(6)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(6),
	combout => \core1|data_mem_addr[6]~6_combout\);

-- Location: LCCOMB_X60_Y28_N22
\core1|data_mem_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[7]~7_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(7))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rd_val_2_r\(7),
	datac => \core1|rs_val_2_r\(7),
	combout => \core1|data_mem_addr[7]~7_combout\);

-- Location: LCCOMB_X50_Y27_N24
\core1|data_mem_addr[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[8]~8_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(8))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(8),
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rs_val_2_r\(8),
	combout => \core1|data_mem_addr[8]~8_combout\);

-- Location: LCCOMB_X60_Y31_N28
\core1|data_mem_addr[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[9]~9_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(9)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datac => \core1|rd_val_2_r\(9),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[9]~9_combout\);

-- Location: LCCOMB_X55_Y28_N10
\core1|data_mem_addr[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[10]~10_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(10))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datab => \core1|rs_val_2_r\(10),
	datac => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[10]~10_combout\);

-- Location: LCCOMB_X60_Y31_N6
\core1|data_mem_addr[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[11]~11_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(11))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datab => \core1|rs_val_2_r\(11),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[11]~11_combout\);

-- Location: LCCOMB_X50_Y27_N6
\core1|data_mem_addr[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[12]~12_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(12)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rs_val_2_r\(12),
	datad => \core1|rd_val_2_r\(12),
	combout => \core1|data_mem_addr[12]~12_combout\);

-- Location: LCCOMB_X56_Y27_N30
\core1|data_mem_addr[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[13]~13_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(13)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rs_val_2_r\(13),
	datac => \core1|rd_val_2_r\(13),
	combout => \core1|data_mem_addr[13]~13_combout\);

-- Location: LCCOMB_X60_Y28_N8
\core1|data_mem_addr[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[14]~14_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(14))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|data_mem_addr[14]~14_combout\);

-- Location: LCCOMB_X60_Y31_N16
\core1|data_mem_addr[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[15]~15_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(15))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datac => \core1|rs_val_2_r\(15),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[15]~15_combout\);

-- Location: LCCOMB_X50_Y27_N28
\core1|data_mem_addr[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[16]~16_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(16)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datac => \core1|rd_val_2_r\(16),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[16]~16_combout\);

-- Location: LCCOMB_X39_Y41_N4
\core1|data_mem_addr[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[17]~17_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(17)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rs_val_2_r\(17),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|data_mem_addr[17]~17_combout\);

-- Location: LCCOMB_X60_Y30_N0
\core1|data_mem_addr[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[18]~18_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(18)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rs_val_2_r\(18),
	datac => \core1|rd_val_2_r\(18),
	combout => \core1|data_mem_addr[18]~18_combout\);

-- Location: LCCOMB_X50_Y27_N26
\core1|data_mem_addr[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[19]~19_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(19))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datac => \core1|rs_val_2_r\(19),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[19]~19_combout\);

-- Location: LCCOMB_X48_Y29_N28
\core1|data_mem_addr[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[20]~20_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(20))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datab => \core1|rs_val_2_r\(20),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[20]~20_combout\);

-- Location: LCCOMB_X55_Y25_N4
\core1|data_mem_addr[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[21]~21_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(21))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rd_val_2_r\(21),
	datac => \core1|rs_val_2_r\(21),
	combout => \core1|data_mem_addr[21]~21_combout\);

-- Location: LCCOMB_X53_Y25_N4
\core1|data_mem_addr[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[22]~22_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(22))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datac => \core1|rs_val_2_r\(22),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[22]~22_combout\);

-- Location: LCCOMB_X50_Y27_N8
\core1|data_mem_addr[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[23]~23_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(23))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rd_val_2_r\(23),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|data_mem_addr[23]~23_combout\);

-- Location: LCCOMB_X53_Y25_N18
\core1|data_mem_addr[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[24]~24_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(24)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(24),
	combout => \core1|data_mem_addr[24]~24_combout\);

-- Location: LCCOMB_X60_Y30_N26
\core1|data_mem_addr[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[25]~25_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(25)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|rd_val_2_r\(25),
	datac => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[25]~25_combout\);

-- Location: LCCOMB_X60_Y28_N18
\core1|data_mem_addr[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[26]~26_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(26)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(26),
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[26]~26_combout\);

-- Location: LCCOMB_X60_Y31_N10
\core1|data_mem_addr[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[27]~27_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(27))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(27),
	datac => \core1|rs_val_2_r\(27),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[27]~27_combout\);

-- Location: LCCOMB_X60_Y31_N8
\core1|data_mem_addr[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[28]~28_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(28)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rs_val_2_r\(28),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|data_mem_addr[28]~28_combout\);

-- Location: LCCOMB_X59_Y33_N24
\core1|data_mem_addr[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[29]~29_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(29))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|rs_val_2_r\(29),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[29]~29_combout\);

-- Location: LCCOMB_X60_Y31_N26
\core1|data_mem_addr[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[30]~30_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(30)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(30),
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[30]~30_combout\);

-- Location: LCCOMB_X60_Y31_N12
\core1|data_mem_addr[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[31]~31_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(31))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(31),
	combout => \core1|data_mem_addr[31]~31_combout\);

ww_net_packet_flat_o(0) <= \net_packet_flat_o[0]~output_o\;

ww_net_packet_flat_o(1) <= \net_packet_flat_o[1]~output_o\;

ww_net_packet_flat_o(2) <= \net_packet_flat_o[2]~output_o\;

ww_net_packet_flat_o(3) <= \net_packet_flat_o[3]~output_o\;

ww_net_packet_flat_o(4) <= \net_packet_flat_o[4]~output_o\;

ww_net_packet_flat_o(5) <= \net_packet_flat_o[5]~output_o\;

ww_net_packet_flat_o(6) <= \net_packet_flat_o[6]~output_o\;

ww_net_packet_flat_o(7) <= \net_packet_flat_o[7]~output_o\;

ww_net_packet_flat_o(8) <= \net_packet_flat_o[8]~output_o\;

ww_net_packet_flat_o(9) <= \net_packet_flat_o[9]~output_o\;

ww_net_packet_flat_o(10) <= \net_packet_flat_o[10]~output_o\;

ww_net_packet_flat_o(11) <= \net_packet_flat_o[11]~output_o\;

ww_net_packet_flat_o(12) <= \net_packet_flat_o[12]~output_o\;

ww_net_packet_flat_o(13) <= \net_packet_flat_o[13]~output_o\;

ww_net_packet_flat_o(14) <= \net_packet_flat_o[14]~output_o\;

ww_net_packet_flat_o(15) <= \net_packet_flat_o[15]~output_o\;

ww_net_packet_flat_o(16) <= \net_packet_flat_o[16]~output_o\;

ww_net_packet_flat_o(17) <= \net_packet_flat_o[17]~output_o\;

ww_net_packet_flat_o(18) <= \net_packet_flat_o[18]~output_o\;

ww_net_packet_flat_o(19) <= \net_packet_flat_o[19]~output_o\;

ww_net_packet_flat_o(20) <= \net_packet_flat_o[20]~output_o\;

ww_net_packet_flat_o(21) <= \net_packet_flat_o[21]~output_o\;

ww_net_packet_flat_o(22) <= \net_packet_flat_o[22]~output_o\;

ww_net_packet_flat_o(23) <= \net_packet_flat_o[23]~output_o\;

ww_net_packet_flat_o(24) <= \net_packet_flat_o[24]~output_o\;

ww_net_packet_flat_o(25) <= \net_packet_flat_o[25]~output_o\;

ww_net_packet_flat_o(26) <= \net_packet_flat_o[26]~output_o\;

ww_net_packet_flat_o(27) <= \net_packet_flat_o[27]~output_o\;

ww_net_packet_flat_o(28) <= \net_packet_flat_o[28]~output_o\;

ww_net_packet_flat_o(29) <= \net_packet_flat_o[29]~output_o\;

ww_net_packet_flat_o(30) <= \net_packet_flat_o[30]~output_o\;

ww_net_packet_flat_o(31) <= \net_packet_flat_o[31]~output_o\;

ww_net_packet_flat_o(32) <= \net_packet_flat_o[32]~output_o\;

ww_net_packet_flat_o(33) <= \net_packet_flat_o[33]~output_o\;

ww_net_packet_flat_o(34) <= \net_packet_flat_o[34]~output_o\;

ww_net_packet_flat_o(35) <= \net_packet_flat_o[35]~output_o\;

ww_net_packet_flat_o(36) <= \net_packet_flat_o[36]~output_o\;

ww_net_packet_flat_o(37) <= \net_packet_flat_o[37]~output_o\;

ww_net_packet_flat_o(38) <= \net_packet_flat_o[38]~output_o\;

ww_net_packet_flat_o(39) <= \net_packet_flat_o[39]~output_o\;

ww_net_packet_flat_o(40) <= \net_packet_flat_o[40]~output_o\;

ww_net_packet_flat_o(41) <= \net_packet_flat_o[41]~output_o\;

ww_net_packet_flat_o(42) <= \net_packet_flat_o[42]~output_o\;

ww_net_packet_flat_o(43) <= \net_packet_flat_o[43]~output_o\;

ww_net_packet_flat_o(44) <= \net_packet_flat_o[44]~output_o\;

ww_net_packet_flat_o(45) <= \net_packet_flat_o[45]~output_o\;

ww_net_packet_flat_o(46) <= \net_packet_flat_o[46]~output_o\;

ww_net_packet_flat_o(47) <= \net_packet_flat_o[47]~output_o\;

ww_net_packet_flat_o(48) <= \net_packet_flat_o[48]~output_o\;

ww_net_packet_flat_o(49) <= \net_packet_flat_o[49]~output_o\;

ww_net_packet_flat_o(50) <= \net_packet_flat_o[50]~output_o\;

ww_net_packet_flat_o(51) <= \net_packet_flat_o[51]~output_o\;

ww_net_packet_flat_o(52) <= \net_packet_flat_o[52]~output_o\;

ww_net_packet_flat_o(53) <= \net_packet_flat_o[53]~output_o\;

ww_net_packet_flat_o(54) <= \net_packet_flat_o[54]~output_o\;

ww_net_packet_flat_o(55) <= \net_packet_flat_o[55]~output_o\;

ww_net_packet_flat_o(56) <= \net_packet_flat_o[56]~output_o\;

ww_net_packet_flat_o(57) <= \net_packet_flat_o[57]~output_o\;

ww_net_packet_flat_o(58) <= \net_packet_flat_o[58]~output_o\;

ww_net_packet_flat_o(59) <= \net_packet_flat_o[59]~output_o\;

ww_net_packet_flat_o(60) <= \net_packet_flat_o[60]~output_o\;

ww_net_packet_flat_o(61) <= \net_packet_flat_o[61]~output_o\;

ww_net_packet_flat_o(62) <= \net_packet_flat_o[62]~output_o\;

ww_net_packet_flat_o(63) <= \net_packet_flat_o[63]~output_o\;

ww_net_packet_flat_o(64) <= \net_packet_flat_o[64]~output_o\;

ww_to_mem_flat_o(0) <= \to_mem_flat_o[0]~output_o\;

ww_to_mem_flat_o(1) <= \to_mem_flat_o[1]~output_o\;

ww_to_mem_flat_o(2) <= \to_mem_flat_o[2]~output_o\;

ww_to_mem_flat_o(3) <= \to_mem_flat_o[3]~output_o\;

ww_to_mem_flat_o(4) <= \to_mem_flat_o[4]~output_o\;

ww_to_mem_flat_o(5) <= \to_mem_flat_o[5]~output_o\;

ww_to_mem_flat_o(6) <= \to_mem_flat_o[6]~output_o\;

ww_to_mem_flat_o(7) <= \to_mem_flat_o[7]~output_o\;

ww_to_mem_flat_o(8) <= \to_mem_flat_o[8]~output_o\;

ww_to_mem_flat_o(9) <= \to_mem_flat_o[9]~output_o\;

ww_to_mem_flat_o(10) <= \to_mem_flat_o[10]~output_o\;

ww_to_mem_flat_o(11) <= \to_mem_flat_o[11]~output_o\;

ww_to_mem_flat_o(12) <= \to_mem_flat_o[12]~output_o\;

ww_to_mem_flat_o(13) <= \to_mem_flat_o[13]~output_o\;

ww_to_mem_flat_o(14) <= \to_mem_flat_o[14]~output_o\;

ww_to_mem_flat_o(15) <= \to_mem_flat_o[15]~output_o\;

ww_to_mem_flat_o(16) <= \to_mem_flat_o[16]~output_o\;

ww_to_mem_flat_o(17) <= \to_mem_flat_o[17]~output_o\;

ww_to_mem_flat_o(18) <= \to_mem_flat_o[18]~output_o\;

ww_to_mem_flat_o(19) <= \to_mem_flat_o[19]~output_o\;

ww_to_mem_flat_o(20) <= \to_mem_flat_o[20]~output_o\;

ww_to_mem_flat_o(21) <= \to_mem_flat_o[21]~output_o\;

ww_to_mem_flat_o(22) <= \to_mem_flat_o[22]~output_o\;

ww_to_mem_flat_o(23) <= \to_mem_flat_o[23]~output_o\;

ww_to_mem_flat_o(24) <= \to_mem_flat_o[24]~output_o\;

ww_to_mem_flat_o(25) <= \to_mem_flat_o[25]~output_o\;

ww_to_mem_flat_o(26) <= \to_mem_flat_o[26]~output_o\;

ww_to_mem_flat_o(27) <= \to_mem_flat_o[27]~output_o\;

ww_to_mem_flat_o(28) <= \to_mem_flat_o[28]~output_o\;

ww_to_mem_flat_o(29) <= \to_mem_flat_o[29]~output_o\;

ww_to_mem_flat_o(30) <= \to_mem_flat_o[30]~output_o\;

ww_to_mem_flat_o(31) <= \to_mem_flat_o[31]~output_o\;

ww_to_mem_flat_o(32) <= \to_mem_flat_o[32]~output_o\;

ww_to_mem_flat_o(33) <= \to_mem_flat_o[33]~output_o\;

ww_to_mem_flat_o(34) <= \to_mem_flat_o[34]~output_o\;

ww_to_mem_flat_o(35) <= \to_mem_flat_o[35]~output_o\;

ww_barrier_o(0) <= \barrier_o[0]~output_o\;

ww_barrier_o(1) <= \barrier_o[1]~output_o\;

ww_barrier_o(2) <= \barrier_o[2]~output_o\;

ww_exception_o <= \exception_o~output_o\;

ww_debug_flat_o(0) <= \debug_flat_o[0]~output_o\;

ww_debug_flat_o(1) <= \debug_flat_o[1]~output_o\;

ww_debug_flat_o(2) <= \debug_flat_o[2]~output_o\;

ww_debug_flat_o(3) <= \debug_flat_o[3]~output_o\;

ww_debug_flat_o(4) <= \debug_flat_o[4]~output_o\;

ww_debug_flat_o(5) <= \debug_flat_o[5]~output_o\;

ww_debug_flat_o(6) <= \debug_flat_o[6]~output_o\;

ww_debug_flat_o(7) <= \debug_flat_o[7]~output_o\;

ww_debug_flat_o(8) <= \debug_flat_o[8]~output_o\;

ww_debug_flat_o(9) <= \debug_flat_o[9]~output_o\;

ww_debug_flat_o(10) <= \debug_flat_o[10]~output_o\;

ww_debug_flat_o(11) <= \debug_flat_o[11]~output_o\;

ww_debug_flat_o(12) <= \debug_flat_o[12]~output_o\;

ww_debug_flat_o(13) <= \debug_flat_o[13]~output_o\;

ww_debug_flat_o(14) <= \debug_flat_o[14]~output_o\;

ww_debug_flat_o(15) <= \debug_flat_o[15]~output_o\;

ww_debug_flat_o(16) <= \debug_flat_o[16]~output_o\;

ww_debug_flat_o(17) <= \debug_flat_o[17]~output_o\;

ww_debug_flat_o(18) <= \debug_flat_o[18]~output_o\;

ww_debug_flat_o(19) <= \debug_flat_o[19]~output_o\;

ww_debug_flat_o(20) <= \debug_flat_o[20]~output_o\;

ww_debug_flat_o(21) <= \debug_flat_o[21]~output_o\;

ww_debug_flat_o(22) <= \debug_flat_o[22]~output_o\;

ww_debug_flat_o(23) <= \debug_flat_o[23]~output_o\;

ww_debug_flat_o(24) <= \debug_flat_o[24]~output_o\;

ww_debug_flat_o(25) <= \debug_flat_o[25]~output_o\;

ww_debug_flat_o(26) <= \debug_flat_o[26]~output_o\;

ww_debug_flat_o(27) <= \debug_flat_o[27]~output_o\;

ww_debug_flat_o(28) <= \debug_flat_o[28]~output_o\;

ww_debug_flat_o(29) <= \debug_flat_o[29]~output_o\;

ww_debug_flat_o(30) <= \debug_flat_o[30]~output_o\;

ww_debug_flat_o(31) <= \debug_flat_o[31]~output_o\;

ww_debug_flat_o(32) <= \debug_flat_o[32]~output_o\;

ww_debug_flat_o(33) <= \debug_flat_o[33]~output_o\;

ww_data_mem_addr(0) <= \data_mem_addr[0]~output_o\;

ww_data_mem_addr(1) <= \data_mem_addr[1]~output_o\;

ww_data_mem_addr(2) <= \data_mem_addr[2]~output_o\;

ww_data_mem_addr(3) <= \data_mem_addr[3]~output_o\;

ww_data_mem_addr(4) <= \data_mem_addr[4]~output_o\;

ww_data_mem_addr(5) <= \data_mem_addr[5]~output_o\;

ww_data_mem_addr(6) <= \data_mem_addr[6]~output_o\;

ww_data_mem_addr(7) <= \data_mem_addr[7]~output_o\;

ww_data_mem_addr(8) <= \data_mem_addr[8]~output_o\;

ww_data_mem_addr(9) <= \data_mem_addr[9]~output_o\;

ww_data_mem_addr(10) <= \data_mem_addr[10]~output_o\;

ww_data_mem_addr(11) <= \data_mem_addr[11]~output_o\;

ww_data_mem_addr(12) <= \data_mem_addr[12]~output_o\;

ww_data_mem_addr(13) <= \data_mem_addr[13]~output_o\;

ww_data_mem_addr(14) <= \data_mem_addr[14]~output_o\;

ww_data_mem_addr(15) <= \data_mem_addr[15]~output_o\;

ww_data_mem_addr(16) <= \data_mem_addr[16]~output_o\;

ww_data_mem_addr(17) <= \data_mem_addr[17]~output_o\;

ww_data_mem_addr(18) <= \data_mem_addr[18]~output_o\;

ww_data_mem_addr(19) <= \data_mem_addr[19]~output_o\;

ww_data_mem_addr(20) <= \data_mem_addr[20]~output_o\;

ww_data_mem_addr(21) <= \data_mem_addr[21]~output_o\;

ww_data_mem_addr(22) <= \data_mem_addr[22]~output_o\;

ww_data_mem_addr(23) <= \data_mem_addr[23]~output_o\;

ww_data_mem_addr(24) <= \data_mem_addr[24]~output_o\;

ww_data_mem_addr(25) <= \data_mem_addr[25]~output_o\;

ww_data_mem_addr(26) <= \data_mem_addr[26]~output_o\;

ww_data_mem_addr(27) <= \data_mem_addr[27]~output_o\;

ww_data_mem_addr(28) <= \data_mem_addr[28]~output_o\;

ww_data_mem_addr(29) <= \data_mem_addr[29]~output_o\;

ww_data_mem_addr(30) <= \data_mem_addr[30]~output_o\;

ww_data_mem_addr(31) <= \data_mem_addr[31]~output_o\;
END structure;


