{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507315927699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507315927701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  6 15:52:07 2017 " "Processing started: Fri Oct  6 15:52:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507315927701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507315927701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507315927701 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507315927925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/iuri/Projects/altera/ULA/ULA.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507315928014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507315928014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/ULA/RegisterBank.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507315928015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507315928015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux16bit2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux16bit2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit2x1 " "Found entity 1: Mux16bit2x1" {  } { { "Mux16bit2x1.v" "" { Text "/home/iuri/Projects/altera/ULA/Mux16bit2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507315928016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507315928016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "/home/iuri/Projects/altera/ULA/Decoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507315928017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507315928017 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control.v(16) " "Verilog HDL information at Control.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "Control.v" "" { Text "/home/iuri/Projects/altera/ULA/Control.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1507315928018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "/home/iuri/Projects/altera/ULA/Control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507315928018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507315928018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WrapperSim.v 1 1 " "Found 1 design units, including 1 entities, in source file WrapperSim.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperSim " "Found entity 1: WrapperSim" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507315928019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507315928019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WrapperSim " "Elaborating entity \"WrapperSim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507315928086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:instdecode " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:instdecode\"" {  } { { "WrapperSim.v" "instdecode" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507315928092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:regBank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:regBank\"" {  } { { "WrapperSim.v" "regBank" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507315928095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:modULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:modULA\"" {  } { { "WrapperSim.v" "modULA" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507315928100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16bit2x1 Mux16bit2x1:muxOpImm " "Elaborating entity \"Mux16bit2x1\" for hierarchy \"Mux16bit2x1:muxOpImm\"" {  } { { "WrapperSim.v" "muxOpImm" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507315928121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:ctrl\"" {  } { { "WrapperSim.v" "ctrl" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507315928122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1507315928414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iuri/Projects/altera/ULA/output_files/ULA.map.smsg " "Generated suppressed messages file /home/iuri/Projects/altera/ULA/output_files/ULA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1507315928449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507315928542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[0\] " "No output dependent on input pin \"Instr\[0\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[1\] " "No output dependent on input pin \"Instr\[1\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[2\] " "No output dependent on input pin \"Instr\[2\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[3\] " "No output dependent on input pin \"Instr\[3\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[4\] " "No output dependent on input pin \"Instr\[4\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[5\] " "No output dependent on input pin \"Instr\[5\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[6\] " "No output dependent on input pin \"Instr\[6\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[7\] " "No output dependent on input pin \"Instr\[7\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[8\] " "No output dependent on input pin \"Instr\[8\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[9\] " "No output dependent on input pin \"Instr\[9\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[10\] " "No output dependent on input pin \"Instr\[10\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[11\] " "No output dependent on input pin \"Instr\[11\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[12\] " "No output dependent on input pin \"Instr\[12\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[13\] " "No output dependent on input pin \"Instr\[13\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[14\] " "No output dependent on input pin \"Instr\[14\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[15\] " "No output dependent on input pin \"Instr\[15\]\"" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/ULA/WrapperSim.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507315928610 "|WrapperSim|Instr[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1507315928610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507315928611 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507315928611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507315928611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507315928611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507315928620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  6 15:52:08 2017 " "Processing ended: Fri Oct  6 15:52:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507315928620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507315928620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507315928620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507315928620 ""}
