<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: CPU_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_c_p_u___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">CPU_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>CM4 Complex Registers (Cache, TCM, DAXI) (CPU)  
 <a href="struct_c_p_u___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a78d570e66c1c38a6c842489f244c8cc1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac732cb3ac1435f1cf26fa14ff389622a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ac732cb3ac1435f1cf26fa14ff389622a">CACHECFG</a></td></tr>
<tr class="separator:ac732cb3ac1435f1cf26fa14ff389622a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac651bc40ce242a1e9a55436bfcc45de8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a77f1a78e79a0058a2c5fcc0a042227c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a77f1a78e79a0058a2c5fcc0a042227c7">ENABLE</a>: 1</td></tr>
<tr class="separator:a77f1a78e79a0058a2c5fcc0a042227c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d1467557eb4a3600679a8255f7df3f2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a4d1467557eb4a3600679a8255f7df3f2">LRU</a>: 1</td></tr>
<tr class="separator:a4d1467557eb4a3600679a8255f7df3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52eebd539ba8a753ca720f0478a7bee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ac52eebd539ba8a753ca720f0478a7bee">NC0ENABLE</a>: 1</td></tr>
<tr class="separator:ac52eebd539ba8a753ca720f0478a7bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff3c078f991d85cd7d1e51ce7938996"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a2ff3c078f991d85cd7d1e51ce7938996">NC1ENABLE</a>: 1</td></tr>
<tr class="separator:a2ff3c078f991d85cd7d1e51ce7938996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2246b3ab19e48f88ac6a85479a667ab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ab2246b3ab19e48f88ac6a85479a667ab">CONFIG</a>: 4</td></tr>
<tr class="separator:ab2246b3ab19e48f88ac6a85479a667ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9b653e70e492253a0d802263f3fec0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aaf9b653e70e492253a0d802263f3fec0">IENABLE</a>: 1</td></tr>
<tr class="separator:aaf9b653e70e492253a0d802263f3fec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5ed2a5eac6ba6f4dd910c05dca768c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6b5ed2a5eac6ba6f4dd910c05dca768c">DENABLE</a>: 1</td></tr>
<tr class="separator:a6b5ed2a5eac6ba6f4dd910c05dca768c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c82ff6caf3453d48745ef563d10e0ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6c82ff6caf3453d48745ef563d10e0ec">CLKGATE</a>: 1</td></tr>
<tr class="separator:a6c82ff6caf3453d48745ef563d10e0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cffb28f9f5d1371db3b5aae8f17428c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a5cffb28f9f5d1371db3b5aae8f17428c">LS</a>: 1</td></tr>
<tr class="separator:a5cffb28f9f5d1371db3b5aae8f17428c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaba49ae0e1bea302c858e3756edac91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aaaba49ae0e1bea302c858e3756edac91">NC1CACHELOCK</a>: 1</td></tr>
<tr class="separator:aaaba49ae0e1bea302c858e3756edac91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90172ef33f55280e19e028e5e62f849"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ad90172ef33f55280e19e028e5e62f849">NC0CACHELOCK</a>: 1</td></tr>
<tr class="separator:ad90172ef33f55280e19e028e5e62f849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9431ba82d789484529a20d8df375b99b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a9431ba82d789484529a20d8df375b99b">DATACLKGATE</a>: 1</td></tr>
<tr class="separator:a9431ba82d789484529a20d8df375b99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c1db8a4920be084856d8910fd04ff8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a88c1db8a4920be084856d8910fd04ff8">ENABLEMONITOR</a>: 1</td></tr>
<tr class="separator:a88c1db8a4920be084856d8910fd04ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 7</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac651bc40ce242a1e9a55436bfcc45de8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ac651bc40ce242a1e9a55436bfcc45de8">CACHECFG_b</a></td></tr>
<tr class="separator:ac651bc40ce242a1e9a55436bfcc45de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d570e66c1c38a6c842489f244c8cc1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a78d570e66c1c38a6c842489f244c8cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e4fbe32cad58fba99ae8cc009fbb09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_p_u___type.html#aa3e4fbe32cad58fba99ae8cc009fbb09">RESERVED</a></td></tr>
<tr class="separator:aa3e4fbe32cad58fba99ae8cc009fbb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3568e1e4634ac829d4ca821e771096"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac9efa6dd5fd0d00fe336a439406a4ec3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ac9efa6dd5fd0d00fe336a439406a4ec3">CACHECTRL</a></td></tr>
<tr class="separator:ac9efa6dd5fd0d00fe336a439406a4ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090e136c870679b83e1629a09b3a5b5a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa2e8943ee6473250e515e301afa0b9b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aaa2e8943ee6473250e515e301afa0b9b">INVALIDATE</a>: 1</td></tr>
<tr class="separator:aaa2e8943ee6473250e515e301afa0b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e7e8537363a267da33811148a65fef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a35e7e8537363a267da33811148a65fef">RESETSTAT</a>: 1</td></tr>
<tr class="separator:a35e7e8537363a267da33811148a65fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d0899fc9cdf4f5ee02d6d3cd415bbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ad7d0899fc9cdf4f5ee02d6d3cd415bbf">CACHEREADY</a>: 1</td></tr>
<tr class="separator:ad7d0899fc9cdf4f5ee02d6d3cd415bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090e136c870679b83e1629a09b3a5b5a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a090e136c870679b83e1629a09b3a5b5a">CACHECTRL_b</a></td></tr>
<tr class="separator:a090e136c870679b83e1629a09b3a5b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3568e1e4634ac829d4ca821e771096"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3d3568e1e4634ac829d4ca821e771096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f713372a320d4410e88c69ed900125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_p_u___type.html#ae6f713372a320d4410e88c69ed900125">RESERVED1</a></td></tr>
<tr class="separator:ae6f713372a320d4410e88c69ed900125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b28d3f3dfe4b557a4826f11e6afcde"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a252ccb72666d16edd806d66c480d241f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a252ccb72666d16edd806d66c480d241f">NCR0START</a></td></tr>
<tr class="separator:a252ccb72666d16edd806d66c480d241f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fbc81d601c8f389add3caf67063481c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be77082ce1487a61447a4762ab02833"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6be77082ce1487a61447a4762ab02833">ADDR</a>: 25</td></tr>
<tr class="separator:a6be77082ce1487a61447a4762ab02833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fbc81d601c8f389add3caf67063481c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a5fbc81d601c8f389add3caf67063481c">NCR0START_b</a></td></tr>
<tr class="separator:a5fbc81d601c8f389add3caf67063481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b28d3f3dfe4b557a4826f11e6afcde"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a75b28d3f3dfe4b557a4826f11e6afcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bdaca77d095b55e1917c8085ceca3b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5406fb2554d43f11f2dab2b412e4c40b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a5406fb2554d43f11f2dab2b412e4c40b">NCR0END</a></td></tr>
<tr class="separator:a5406fb2554d43f11f2dab2b412e4c40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35bf484d0dc6c2cbc042066583f41b4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be77082ce1487a61447a4762ab02833"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6be77082ce1487a61447a4762ab02833">ADDR</a>: 25</td></tr>
<tr class="separator:a6be77082ce1487a61447a4762ab02833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35bf484d0dc6c2cbc042066583f41b4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ad35bf484d0dc6c2cbc042066583f41b4">NCR0END_b</a></td></tr>
<tr class="separator:ad35bf484d0dc6c2cbc042066583f41b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bdaca77d095b55e1917c8085ceca3b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad4bdaca77d095b55e1917c8085ceca3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a723704164863ecaedf03a48a21eedc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afe3533c2b139ea537b671ec4fdfff467"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#afe3533c2b139ea537b671ec4fdfff467">NCR1START</a></td></tr>
<tr class="separator:afe3533c2b139ea537b671ec4fdfff467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b98e88238cf8808984a2baf49f5bab"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be77082ce1487a61447a4762ab02833"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6be77082ce1487a61447a4762ab02833">ADDR</a>: 25</td></tr>
<tr class="separator:a6be77082ce1487a61447a4762ab02833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b98e88238cf8808984a2baf49f5bab"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a23b98e88238cf8808984a2baf49f5bab">NCR1START_b</a></td></tr>
<tr class="separator:a23b98e88238cf8808984a2baf49f5bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a723704164863ecaedf03a48a21eedc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9a723704164863ecaedf03a48a21eedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aeeaae84be1b37745a51e4ea5b7f09f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a39645c48ba72a02eb09a476272fa1bcb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a39645c48ba72a02eb09a476272fa1bcb">NCR1END</a></td></tr>
<tr class="separator:a39645c48ba72a02eb09a476272fa1bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f8ba8281413767ad98c33619f2d90b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be77082ce1487a61447a4762ab02833"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6be77082ce1487a61447a4762ab02833">ADDR</a>: 25</td></tr>
<tr class="separator:a6be77082ce1487a61447a4762ab02833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f8ba8281413767ad98c33619f2d90b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#af4f8ba8281413767ad98c33619f2d90b">NCR1END_b</a></td></tr>
<tr class="separator:af4f8ba8281413767ad98c33619f2d90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aeeaae84be1b37745a51e4ea5b7f09f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3aeeaae84be1b37745a51e4ea5b7f09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8452019f50721ea8b2427920bf57bca9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_p_u___type.html#a8452019f50721ea8b2427920bf57bca9">RESERVED2</a> [12]</td></tr>
<tr class="separator:a8452019f50721ea8b2427920bf57bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea1375e3903d940bc016ed0dc13b581"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1aacad7239b44222d84e2c0a1130f8e1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a1aacad7239b44222d84e2c0a1130f8e1">DAXICFG</a></td></tr>
<tr class="separator:a1aacad7239b44222d84e2c0a1130f8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95840ca4d6c09df20b0ffa5662c9d84"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9663c405066d0da2f61e9d2166099309"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a9663c405066d0da2f61e9d2166099309">FLUSHLEVEL</a>: 1</td></tr>
<tr class="separator:a9663c405066d0da2f61e9d2166099309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96623031d8aaeea05d303ca695eda80a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a96623031d8aaeea05d303ca695eda80a">AGINGSENABLE</a>: 1</td></tr>
<tr class="separator:a96623031d8aaeea05d303ca695eda80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60bb3ce150385f81e693ae9ad1a7d0ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a60bb3ce150385f81e693ae9ad1a7d0ba">DAXIPASSTHROUGH</a>: 1</td></tr>
<tr class="separator:a60bb3ce150385f81e693ae9ad1a7d0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2f9f60d390ea042700976fea8ea1d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aab2f9f60d390ea042700976fea8ea1d2">DAXIBECLKGATEEN</a>: 1</td></tr>
<tr class="separator:aab2f9f60d390ea042700976fea8ea1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cf28dc5fa4733cbb2fe57f51d4a120"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ac4cf28dc5fa4733cbb2fe57f51d4a120">DAXIDATACLKGATEEN</a>: 1</td></tr>
<tr class="separator:ac4cf28dc5fa4733cbb2fe57f51d4a120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6acac2060d68376658258883259f38ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6acac2060d68376658258883259f38ec">DAXISTATECLKGATEEN</a>: 1</td></tr>
<tr class="separator:a6acac2060d68376658258883259f38ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a9acc56f44f5444947d22986a6235d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ab3a9acc56f44f5444947d22986a6235d">BUFFERENABLE</a>: 4</td></tr>
<tr class="separator:ab3a9acc56f44f5444947d22986a6235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a4394ce785922253b24f5400dcc31d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a21a4394ce785922253b24f5400dcc31d">AGINGCOUNTER</a>: 5</td></tr>
<tr class="separator:a21a4394ce785922253b24f5400dcc31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 3</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4d9012b958f4ee63e83a8cb0a1c52e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a0f4d9012b958f4ee63e83a8cb0a1c52e">MRUGROUPLEVEL</a>: 2</td></tr>
<tr class="separator:a0f4d9012b958f4ee63e83a8cb0a1c52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a4854608c0e776f0704a4d9a4b98ea57d">__pad3__</a>: 6</td></tr>
<tr class="separator:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95840ca4d6c09df20b0ffa5662c9d84"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aa95840ca4d6c09df20b0ffa5662c9d84">DAXICFG_b</a></td></tr>
<tr class="separator:aa95840ca4d6c09df20b0ffa5662c9d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea1375e3903d940bc016ed0dc13b581"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acea1375e3903d940bc016ed0dc13b581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b50f2f045d4d114bd2edd2b04becf9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae250d132432c1a986b6f6ba6bc4f5b99"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ae250d132432c1a986b6f6ba6bc4f5b99">DAXICTRL</a></td></tr>
<tr class="separator:ae250d132432c1a986b6f6ba6bc4f5b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a42b01364a831c495b7368903bdc55"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1b5b77f82d205c4597223078932d8f1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a1b5b77f82d205c4597223078932d8f1a">DAXIFLUSHWRITE</a>: 1</td></tr>
<tr class="separator:a1b5b77f82d205c4597223078932d8f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12236a7b0fdaa9ce9a583c7fcaa2e5fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a12236a7b0fdaa9ce9a583c7fcaa2e5fa">DAXIINVALIDATE</a>: 1</td></tr>
<tr class="separator:a12236a7b0fdaa9ce9a583c7fcaa2e5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a39eced3e7f68ffd7559e6d3c4b80d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a49a39eced3e7f68ffd7559e6d3c4b80d">DAXIREADY</a>: 1</td></tr>
<tr class="separator:a49a39eced3e7f68ffd7559e6d3c4b80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad117497760f8868dc0301a224e418dc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ad117497760f8868dc0301a224e418dc8">DAXIBUSY</a>: 1</td></tr>
<tr class="separator:ad117497760f8868dc0301a224e418dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8d31b19cdc334d935399f4c1d4f5c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a0b8d31b19cdc334d935399f4c1d4f5c9">DAXIAHBBUSY</a>: 1</td></tr>
<tr class="separator:a0b8d31b19cdc334d935399f4c1d4f5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52f462ed1ef0503e6b1e8f191a4d022"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ad52f462ed1ef0503e6b1e8f191a4d022">DAXISHARED</a>: 1</td></tr>
<tr class="separator:ad52f462ed1ef0503e6b1e8f191a4d022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bcc9e6ad5c82516f8aa9716ac8c8bb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a1bcc9e6ad5c82516f8aa9716ac8c8bb0">DAXIMODIFIED</a>: 1</td></tr>
<tr class="separator:a1bcc9e6ad5c82516f8aa9716ac8c8bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3ff654b1d56dc9e6715cd92c942762"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#adb3ff654b1d56dc9e6715cd92c942762">DAXIWRITE</a>: 1</td></tr>
<tr class="separator:adb3ff654b1d56dc9e6715cd92c942762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ed396e60400d15d0f46cac84b3312f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ad2ed396e60400d15d0f46cac84b3312f">DAXIWALLOC</a>: 1</td></tr>
<tr class="separator:ad2ed396e60400d15d0f46cac84b3312f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacfae625441647a4e87bbdd6eeea3e9b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aacfae625441647a4e87bbdd6eeea3e9b">DAXIWRLOAD</a>: 1</td></tr>
<tr class="separator:aacfae625441647a4e87bbdd6eeea3e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5004b13503a571f1f05b133e7cc5ed88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a5004b13503a571f1f05b133e7cc5ed88">DAXISTORE</a>: 1</td></tr>
<tr class="separator:a5004b13503a571f1f05b133e7cc5ed88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39532f11f0c9e4c7fdce7b6e4af88e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aa39532f11f0c9e4c7fdce7b6e4af88e2">DAXIBRESPPENDING</a>: 1</td></tr>
<tr class="separator:aa39532f11f0c9e4c7fdce7b6e4af88e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c24e424544a73c89cc99275c9e1174"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#af7c24e424544a73c89cc99275c9e1174">DAXIRAXIBUSY</a>: 1</td></tr>
<tr class="separator:af7c24e424544a73c89cc99275c9e1174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 19</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a42b01364a831c495b7368903bdc55"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a10a42b01364a831c495b7368903bdc55">DAXICTRL_b</a></td></tr>
<tr class="separator:a10a42b01364a831c495b7368903bdc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b50f2f045d4d114bd2edd2b04becf9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a30b50f2f045d4d114bd2edd2b04becf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ca8c933eb8daca030ca466b887b222"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_p_u___type.html#a70ca8c933eb8daca030ca466b887b222">RESERVED3</a> [10]</td></tr>
<tr class="separator:a70ca8c933eb8daca030ca466b887b222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1a6a90c134501d2dd091eec02fa856"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7bf72c3d5a18824c5dbf68123ff0649e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a7bf72c3d5a18824c5dbf68123ff0649e">ICODEFAULTADDR</a></td></tr>
<tr class="separator:a7bf72c3d5a18824c5dbf68123ff0649e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0c63f1731e7662e307a09fad5a3cbe"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7bf72c3d5a18824c5dbf68123ff0649e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a7bf72c3d5a18824c5dbf68123ff0649e">ICODEFAULTADDR</a>: 32</td></tr>
<tr class="separator:a7bf72c3d5a18824c5dbf68123ff0649e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0c63f1731e7662e307a09fad5a3cbe"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a2b0c63f1731e7662e307a09fad5a3cbe">ICODEFAULTADDR_b</a></td></tr>
<tr class="separator:a2b0c63f1731e7662e307a09fad5a3cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1a6a90c134501d2dd091eec02fa856"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6a1a6a90c134501d2dd091eec02fa856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86bf2eebd3fad0c1c9ddeddb2fb634a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a401e4fe4cd6d90df01dcb4cfe66d7c50"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a401e4fe4cd6d90df01dcb4cfe66d7c50">DCODEFAULTADDR</a></td></tr>
<tr class="separator:a401e4fe4cd6d90df01dcb4cfe66d7c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5f5dfbb7851dafe62a1d023d4bfe51"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a401e4fe4cd6d90df01dcb4cfe66d7c50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a401e4fe4cd6d90df01dcb4cfe66d7c50">DCODEFAULTADDR</a>: 32</td></tr>
<tr class="separator:a401e4fe4cd6d90df01dcb4cfe66d7c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5f5dfbb7851dafe62a1d023d4bfe51"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a8a5f5dfbb7851dafe62a1d023d4bfe51">DCODEFAULTADDR_b</a></td></tr>
<tr class="separator:a8a5f5dfbb7851dafe62a1d023d4bfe51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86bf2eebd3fad0c1c9ddeddb2fb634a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac86bf2eebd3fad0c1c9ddeddb2fb634a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b9e7778964ea806fd5d9f73724c272"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6fdac2b4db6a77491e5cc03fa4fdb425"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6fdac2b4db6a77491e5cc03fa4fdb425">SYSFAULTADDR</a></td></tr>
<tr class="separator:a6fdac2b4db6a77491e5cc03fa4fdb425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c12f4b39d8e492fce30516548ed7f5b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6fdac2b4db6a77491e5cc03fa4fdb425"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6fdac2b4db6a77491e5cc03fa4fdb425">SYSFAULTADDR</a>: 32</td></tr>
<tr class="separator:a6fdac2b4db6a77491e5cc03fa4fdb425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c12f4b39d8e492fce30516548ed7f5b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a2c12f4b39d8e492fce30516548ed7f5b">SYSFAULTADDR_b</a></td></tr>
<tr class="separator:a2c12f4b39d8e492fce30516548ed7f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b9e7778964ea806fd5d9f73724c272"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a71b9e7778964ea806fd5d9f73724c272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be701548a88abe0ce1709673e0b965b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaf8eb0ee09c8ce2f169fab3955ccad6b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aaf8eb0ee09c8ce2f169fab3955ccad6b">FAULTSTATUS</a></td></tr>
<tr class="separator:aaf8eb0ee09c8ce2f169fab3955ccad6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97858aaf46297dca2110b94532a0b2c1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abf1a5b723715e55a09f0e06e7631c945"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#abf1a5b723715e55a09f0e06e7631c945">ICODEFAULT</a>: 1</td></tr>
<tr class="separator:abf1a5b723715e55a09f0e06e7631c945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593d41d5626387ad92856a16cfb35a46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a593d41d5626387ad92856a16cfb35a46">DCODEFAULT</a>: 1</td></tr>
<tr class="separator:a593d41d5626387ad92856a16cfb35a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5d58b45962f8c8bd008ec10d984134"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3a5d58b45962f8c8bd008ec10d984134">SYSFAULT</a>: 1</td></tr>
<tr class="separator:a3a5d58b45962f8c8bd008ec10d984134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97858aaf46297dca2110b94532a0b2c1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a97858aaf46297dca2110b94532a0b2c1">FAULTSTATUS_b</a></td></tr>
<tr class="separator:a97858aaf46297dca2110b94532a0b2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be701548a88abe0ce1709673e0b965b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5be701548a88abe0ce1709673e0b965b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae687151790b21751261bc170504bfa7a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad5a38ff965b6c19bc6316901dd2da7c0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ad5a38ff965b6c19bc6316901dd2da7c0">FAULTCAPTUREEN</a></td></tr>
<tr class="separator:ad5a38ff965b6c19bc6316901dd2da7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb89cb57ddfd54fd3efa157a10d49d45"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad5a38ff965b6c19bc6316901dd2da7c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ad5a38ff965b6c19bc6316901dd2da7c0">FAULTCAPTUREEN</a>: 1</td></tr>
<tr class="separator:ad5a38ff965b6c19bc6316901dd2da7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb89cb57ddfd54fd3efa157a10d49d45"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#adb89cb57ddfd54fd3efa157a10d49d45">FAULTCAPTUREEN_b</a></td></tr>
<tr class="separator:adb89cb57ddfd54fd3efa157a10d49d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae687151790b21751261bc170504bfa7a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae687151790b21751261bc170504bfa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638e60b5afb5cd6681598e810ecf10cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_p_u___type.html#a638e60b5afb5cd6681598e810ecf10cb">RESERVED4</a> [11]</td></tr>
<tr class="separator:a638e60b5afb5cd6681598e810ecf10cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac09fcf53a52a797487a92247f23d12f1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae882b3f7e12b9f3b74cf834193554d32"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ae882b3f7e12b9f3b74cf834193554d32">INTEN</a></td></tr>
<tr class="separator:ae882b3f7e12b9f3b74cf834193554d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb185b5dd00ee7015e6035fc1b83d4e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5815633987da17674c4975f6a9abca6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a5815633987da17674c4975f6a9abca6f">AXIWERROR</a>: 1</td></tr>
<tr class="separator:a5815633987da17674c4975f6a9abca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb185b5dd00ee7015e6035fc1b83d4e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#acfb185b5dd00ee7015e6035fc1b83d4e">INTEN_b</a></td></tr>
<tr class="separator:acfb185b5dd00ee7015e6035fc1b83d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac09fcf53a52a797487a92247f23d12f1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac09fcf53a52a797487a92247f23d12f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be16c7948ca723f8a439a8c220419ff"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a018e25a3318304b4037c938e89a1f929"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a018e25a3318304b4037c938e89a1f929">INTSTAT</a></td></tr>
<tr class="separator:a018e25a3318304b4037c938e89a1f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ceb8c8e9f2590a7935f13939904370"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5815633987da17674c4975f6a9abca6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a5815633987da17674c4975f6a9abca6f">AXIWERROR</a>: 1</td></tr>
<tr class="separator:a5815633987da17674c4975f6a9abca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ceb8c8e9f2590a7935f13939904370"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a35ceb8c8e9f2590a7935f13939904370">INTSTAT_b</a></td></tr>
<tr class="separator:a35ceb8c8e9f2590a7935f13939904370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be16c7948ca723f8a439a8c220419ff"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6be16c7948ca723f8a439a8c220419ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887a8dc224aaa34847f7cd2afb6122a6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6257a1dba4f7f3f833c7fe9c66a5713f">INTCLR</a></td></tr>
<tr class="separator:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270e92867c7144656d6ee02f070a149d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5815633987da17674c4975f6a9abca6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a5815633987da17674c4975f6a9abca6f">AXIWERROR</a>: 1</td></tr>
<tr class="separator:a5815633987da17674c4975f6a9abca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270e92867c7144656d6ee02f070a149d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a270e92867c7144656d6ee02f070a149d">INTCLR_b</a></td></tr>
<tr class="separator:a270e92867c7144656d6ee02f070a149d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887a8dc224aaa34847f7cd2afb6122a6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a887a8dc224aaa34847f7cd2afb6122a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da2e34346f4546f0b0d08b09241164c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a7ce37f8a0506128fce8bc02da7c259c6">INTSET</a></td></tr>
<tr class="separator:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb025ed09061bb381172017b9395698"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5815633987da17674c4975f6a9abca6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a5815633987da17674c4975f6a9abca6f">AXIWERROR</a>: 1</td></tr>
<tr class="separator:a5815633987da17674c4975f6a9abca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb025ed09061bb381172017b9395698"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a9bb025ed09061bb381172017b9395698">INTSET_b</a></td></tr>
<tr class="separator:a9bb025ed09061bb381172017b9395698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da2e34346f4546f0b0d08b09241164c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0da2e34346f4546f0b0d08b09241164c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48bc90fa42f3c28850bc5889d9582683"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab69c8ff902e012f1c484ecae19a3b149"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ab69c8ff902e012f1c484ecae19a3b149">WRITEERRADDR</a></td></tr>
<tr class="separator:ab69c8ff902e012f1c484ecae19a3b149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1973502d7c65a3e53980722fd9e2a1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af831e45cd0656ab9ea45570ff3930f9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#af831e45cd0656ab9ea45570ff3930f9d">WERRADDR</a>: 32</td></tr>
<tr class="separator:af831e45cd0656ab9ea45570ff3930f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1973502d7c65a3e53980722fd9e2a1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#abf1973502d7c65a3e53980722fd9e2a1">WRITEERRADDR_b</a></td></tr>
<tr class="separator:abf1973502d7c65a3e53980722fd9e2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48bc90fa42f3c28850bc5889d9582683"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a48bc90fa42f3c28850bc5889d9582683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61a294d11db00622252f978a266676e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_p_u___type.html#ad61a294d11db00622252f978a266676e">RESERVED5</a> [11]</td></tr>
<tr class="separator:ad61a294d11db00622252f978a266676e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6a1bd54a4baa290cfef3db4ad92371"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2b6b25dd8ac1c3ea7650a973fd97cf7b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a2b6b25dd8ac1c3ea7650a973fd97cf7b">DMON0</a></td></tr>
<tr class="separator:a2b6b25dd8ac1c3ea7650a973fd97cf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee78f87cf2b67cecbd91ec5a22f2c814"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac41e3ce751970126fac9bae8b95fb9de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ac41e3ce751970126fac9bae8b95fb9de">DACCESS</a>: 32</td></tr>
<tr class="separator:ac41e3ce751970126fac9bae8b95fb9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee78f87cf2b67cecbd91ec5a22f2c814"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aee78f87cf2b67cecbd91ec5a22f2c814">DMON0_b</a></td></tr>
<tr class="separator:aee78f87cf2b67cecbd91ec5a22f2c814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6a1bd54a4baa290cfef3db4ad92371"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aec6a1bd54a4baa290cfef3db4ad92371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c31a45febd6e5fe81236a4f521484f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6515f6c28b7e17029b0d24d35c47bb05"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6515f6c28b7e17029b0d24d35c47bb05">DMON1</a></td></tr>
<tr class="separator:a6515f6c28b7e17029b0d24d35c47bb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4edac9b2fb500ec484735dd08fb006"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e6ad343f265fa5de66c0df74177e055"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a3e6ad343f265fa5de66c0df74177e055">DLOOKUP</a>: 32</td></tr>
<tr class="separator:a3e6ad343f265fa5de66c0df74177e055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4edac9b2fb500ec484735dd08fb006"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a0a4edac9b2fb500ec484735dd08fb006">DMON1_b</a></td></tr>
<tr class="separator:a0a4edac9b2fb500ec484735dd08fb006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c31a45febd6e5fe81236a4f521484f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a55c31a45febd6e5fe81236a4f521484f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d138f2d1f82665cd46c1bca65741c8d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a72ebb4e36883203bbaf86ab23db5e93d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a72ebb4e36883203bbaf86ab23db5e93d">DMON2</a></td></tr>
<tr class="separator:a72ebb4e36883203bbaf86ab23db5e93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c7ce95e841e27b47b5ccc538b090cb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac71836122b346eef063cf69c9758fd29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ac71836122b346eef063cf69c9758fd29">DHIT</a>: 32</td></tr>
<tr class="separator:ac71836122b346eef063cf69c9758fd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c7ce95e841e27b47b5ccc538b090cb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a28c7ce95e841e27b47b5ccc538b090cb">DMON2_b</a></td></tr>
<tr class="separator:a28c7ce95e841e27b47b5ccc538b090cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d138f2d1f82665cd46c1bca65741c8d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3d138f2d1f82665cd46c1bca65741c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2fde4c75a29b1fe66b42f973ed5737"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac6ad2f46c10f84b197e286bc9dec79f9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ac6ad2f46c10f84b197e286bc9dec79f9">DMON3</a></td></tr>
<tr class="separator:ac6ad2f46c10f84b197e286bc9dec79f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40028c4e8b362482c9e0b92d05068cbe"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ace4bcd6dad4f11ac8bee2eb255941344"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#ace4bcd6dad4f11ac8bee2eb255941344">DLINE</a>: 32</td></tr>
<tr class="separator:ace4bcd6dad4f11ac8bee2eb255941344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40028c4e8b362482c9e0b92d05068cbe"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a40028c4e8b362482c9e0b92d05068cbe">DMON3_b</a></td></tr>
<tr class="separator:a40028c4e8b362482c9e0b92d05068cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2fde4c75a29b1fe66b42f973ed5737"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d2fde4c75a29b1fe66b42f973ed5737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6358b55e0537df5ba2d1499cc7d2d82e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0f1b3c28d3af47bdf46bda0a601d306f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a0f1b3c28d3af47bdf46bda0a601d306f">IMON0</a></td></tr>
<tr class="separator:a0f1b3c28d3af47bdf46bda0a601d306f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49d766034cf0dc005a7a4792b0d5128"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a782a517245377e667e449be05404709f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a782a517245377e667e449be05404709f">IACCESS</a>: 32</td></tr>
<tr class="separator:a782a517245377e667e449be05404709f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49d766034cf0dc005a7a4792b0d5128"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#aa49d766034cf0dc005a7a4792b0d5128">IMON0_b</a></td></tr>
<tr class="separator:aa49d766034cf0dc005a7a4792b0d5128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6358b55e0537df5ba2d1499cc7d2d82e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6358b55e0537df5ba2d1499cc7d2d82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fb693fcced3eb0bcce30c28326af17"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1bc5d111b426850c819ca6b033b56e58"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a1bc5d111b426850c819ca6b033b56e58">IMON1</a></td></tr>
<tr class="separator:a1bc5d111b426850c819ca6b033b56e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb92e5c8ebff9727c1035a04896779b5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a72e60436b3c3275c5c2932f025880711"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a72e60436b3c3275c5c2932f025880711">ILOOKUP</a>: 32</td></tr>
<tr class="separator:a72e60436b3c3275c5c2932f025880711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb92e5c8ebff9727c1035a04896779b5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#adb92e5c8ebff9727c1035a04896779b5">IMON1_b</a></td></tr>
<tr class="separator:adb92e5c8ebff9727c1035a04896779b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fb693fcced3eb0bcce30c28326af17"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a64fb693fcced3eb0bcce30c28326af17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639f648316956f42d4f2e8e57c6f52cd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6ac2e26195ea14a67195f10b5630dd4e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a6ac2e26195ea14a67195f10b5630dd4e">IMON2</a></td></tr>
<tr class="separator:a6ac2e26195ea14a67195f10b5630dd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1568ff6c3211597c4ef024c497dbadcd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a354a683b0e8e050f66496edddb7df1df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a354a683b0e8e050f66496edddb7df1df">IHIT</a>: 32</td></tr>
<tr class="separator:a354a683b0e8e050f66496edddb7df1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1568ff6c3211597c4ef024c497dbadcd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a1568ff6c3211597c4ef024c497dbadcd">IMON2_b</a></td></tr>
<tr class="separator:a1568ff6c3211597c4ef024c497dbadcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639f648316956f42d4f2e8e57c6f52cd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a639f648316956f42d4f2e8e57c6f52cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5187c0ebc0f7f820ca825b07cabcadd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7b0e05cb4c760a6e39aed596c1742836"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a7b0e05cb4c760a6e39aed596c1742836">IMON3</a></td></tr>
<tr class="separator:a7b0e05cb4c760a6e39aed596c1742836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9caf7485a88772ae970ee1c43a241e7a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a070f88e8d93e1b648f472b0b489b7b34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a070f88e8d93e1b648f472b0b489b7b34">ILINE</a>: 32</td></tr>
<tr class="separator:a070f88e8d93e1b648f472b0b489b7b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9caf7485a88772ae970ee1c43a241e7a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_p_u___type.html#a9caf7485a88772ae970ee1c43a241e7a">IMON3_b</a></td></tr>
<tr class="separator:a9caf7485a88772ae970ee1c43a241e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5187c0ebc0f7f820ca825b07cabcadd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af5187c0ebc0f7f820ca825b07cabcadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >CM4 Complex Registers (Cache, TCM, DAXI) (CPU) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a78d570e66c1c38a6c842489f244c8cc1" name="a78d570e66c1c38a6c842489f244c8cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d570e66c1c38a6c842489f244c8cc1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @289</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x48000000) CPU Structure <br  />
 </p>

</div>
</div>
<a id="a3d3568e1e4634ac829d4ca821e771096" name="a3d3568e1e4634ac829d4ca821e771096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d3568e1e4634ac829d4ca821e771096">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @291</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75b28d3f3dfe4b557a4826f11e6afcde" name="a75b28d3f3dfe4b557a4826f11e6afcde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75b28d3f3dfe4b557a4826f11e6afcde">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @293</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4bdaca77d095b55e1917c8085ceca3b" name="ad4bdaca77d095b55e1917c8085ceca3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4bdaca77d095b55e1917c8085ceca3b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @295</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a723704164863ecaedf03a48a21eedc" name="a9a723704164863ecaedf03a48a21eedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a723704164863ecaedf03a48a21eedc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @297</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aeeaae84be1b37745a51e4ea5b7f09f" name="a3aeeaae84be1b37745a51e4ea5b7f09f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aeeaae84be1b37745a51e4ea5b7f09f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @299</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acea1375e3903d940bc016ed0dc13b581" name="acea1375e3903d940bc016ed0dc13b581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea1375e3903d940bc016ed0dc13b581">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @301</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30b50f2f045d4d114bd2edd2b04becf9" name="a30b50f2f045d4d114bd2edd2b04becf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b50f2f045d4d114bd2edd2b04becf9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @303</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a1a6a90c134501d2dd091eec02fa856" name="a6a1a6a90c134501d2dd091eec02fa856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1a6a90c134501d2dd091eec02fa856">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @305</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac86bf2eebd3fad0c1c9ddeddb2fb634a" name="ac86bf2eebd3fad0c1c9ddeddb2fb634a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac86bf2eebd3fad0c1c9ddeddb2fb634a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @307</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71b9e7778964ea806fd5d9f73724c272" name="a71b9e7778964ea806fd5d9f73724c272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71b9e7778964ea806fd5d9f73724c272">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @309</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5be701548a88abe0ce1709673e0b965b" name="a5be701548a88abe0ce1709673e0b965b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be701548a88abe0ce1709673e0b965b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @311</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae687151790b21751261bc170504bfa7a" name="ae687151790b21751261bc170504bfa7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae687151790b21751261bc170504bfa7a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @313</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac09fcf53a52a797487a92247f23d12f1" name="ac09fcf53a52a797487a92247f23d12f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac09fcf53a52a797487a92247f23d12f1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @315</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6be16c7948ca723f8a439a8c220419ff" name="a6be16c7948ca723f8a439a8c220419ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be16c7948ca723f8a439a8c220419ff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @317</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a887a8dc224aaa34847f7cd2afb6122a6" name="a887a8dc224aaa34847f7cd2afb6122a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a887a8dc224aaa34847f7cd2afb6122a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @319</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0da2e34346f4546f0b0d08b09241164c" name="a0da2e34346f4546f0b0d08b09241164c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da2e34346f4546f0b0d08b09241164c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @321</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48bc90fa42f3c28850bc5889d9582683" name="a48bc90fa42f3c28850bc5889d9582683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48bc90fa42f3c28850bc5889d9582683">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @323</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec6a1bd54a4baa290cfef3db4ad92371" name="aec6a1bd54a4baa290cfef3db4ad92371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec6a1bd54a4baa290cfef3db4ad92371">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @325</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c31a45febd6e5fe81236a4f521484f" name="a55c31a45febd6e5fe81236a4f521484f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c31a45febd6e5fe81236a4f521484f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @327</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d138f2d1f82665cd46c1bca65741c8d" name="a3d138f2d1f82665cd46c1bca65741c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d138f2d1f82665cd46c1bca65741c8d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @329</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d2fde4c75a29b1fe66b42f973ed5737" name="a4d2fde4c75a29b1fe66b42f973ed5737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2fde4c75a29b1fe66b42f973ed5737">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @331</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6358b55e0537df5ba2d1499cc7d2d82e" name="a6358b55e0537df5ba2d1499cc7d2d82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6358b55e0537df5ba2d1499cc7d2d82e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @333</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64fb693fcced3eb0bcce30c28326af17" name="a64fb693fcced3eb0bcce30c28326af17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fb693fcced3eb0bcce30c28326af17">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @335</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a639f648316956f42d4f2e8e57c6f52cd" name="a639f648316956f42d4f2e8e57c6f52cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639f648316956f42d4f2e8e57c6f52cd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @337</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5187c0ebc0f7f820ca825b07cabcadd" name="af5187c0ebc0f7f820ca825b07cabcadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5187c0ebc0f7f820ca825b07cabcadd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @339</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4854608c0e776f0704a4d9a4b98ea57d" name="a4854608c0e776f0704a4d9a4b98ea57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4854608c0e776f0704a4d9a4b98ea57d">&#9670;&nbsp;</a></span>__pad3__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad3__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6be77082ce1487a61447a4762ab02833" name="a6be77082ce1487a61447a4762ab02833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be77082ce1487a61447a4762ab02833">&#9670;&nbsp;</a></span>ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..4] Start address for non-cacheable region 0 <br  />
</p>
<p >[28..4] End address for non-cacheable region 0 <br  />
</p>
<p >[28..4] Start address for non-cacheable region 1 <br  />
</p>
<p >[28..4] End address for non-cacheable region 1 <br  />
 </p>

</div>
</div>
<a id="a21a4394ce785922253b24f5400dcc31d" name="a21a4394ce785922253b24f5400dcc31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a4394ce785922253b24f5400dcc31d">&#9670;&nbsp;</a></span>AGINGCOUNTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AGINGCOUNTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..16] Specifies the relative time that DAXI buffers may remain unused before being flushed. Counter is based on CPU clock cycles and buffers will generally be flushed in 1-2 AGINGCOUNTER timesteps. <br  />
 </p>

</div>
</div>
<a id="a96623031d8aaeea05d303ca695eda80a" name="a96623031d8aaeea05d303ca695eda80a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96623031d8aaeea05d303ca695eda80a">&#9670;&nbsp;</a></span>AGINGSENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AGINGSENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Enables flushing out shared lines using the aging mechanism. <br  />
 </p>

</div>
</div>
<a id="a5815633987da17674c4975f6a9abca6f" name="a5815633987da17674c4975f6a9abca6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5815633987da17674c4975f6a9abca6f">&#9670;&nbsp;</a></span>AXIWERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AXIWERROR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] AXI Write Error Occurred <br  />
 </p>

</div>
</div>
<a id="ab3a9acc56f44f5444947d22986a6235d" name="ab3a9acc56f44f5444947d22986a6235d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a9acc56f44f5444947d22986a6235d">&#9670;&nbsp;</a></span>BUFFERENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUFFERENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Enables DAXI buffers <br  />
 </p>

</div>
</div>
<a id="ac732cb3ac1435f1cf26fa14ff389622a" name="ac732cb3ac1435f1cf26fa14ff389622a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac732cb3ac1435f1cf26fa14ff389622a">&#9670;&nbsp;</a></span>CACHECFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CACHECFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) CM4 Cache Control <br  />
 </p>

</div>
</div>
<a id="ac651bc40ce242a1e9a55436bfcc45de8" name="ac651bc40ce242a1e9a55436bfcc45de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac651bc40ce242a1e9a55436bfcc45de8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CACHECFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9efa6dd5fd0d00fe336a439406a4ec3" name="ac9efa6dd5fd0d00fe336a439406a4ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9efa6dd5fd0d00fe336a439406a4ec3">&#9670;&nbsp;</a></span>CACHECTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CACHECTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) Cache Control <br  />
 </p>

</div>
</div>
<a id="a090e136c870679b83e1629a09b3a5b5a" name="a090e136c870679b83e1629a09b3a5b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090e136c870679b83e1629a09b3a5b5a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CACHECTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7d0899fc9cdf4f5ee02d6d3cd415bbf" name="ad7d0899fc9cdf4f5ee02d6d3cd415bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7d0899fc9cdf4f5ee02d6d3cd415bbf">&#9670;&nbsp;</a></span>CACHEREADY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CACHEREADY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Cache Ready Status (enabled and not processing an invalidate operation) <br  />
 </p>

</div>
</div>
<a id="a6c82ff6caf3453d48745ef563d10e0ec" name="a6c82ff6caf3453d48745ef563d10e0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c82ff6caf3453d48745ef563d10e0ec">&#9670;&nbsp;</a></span>CLKGATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKGATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Enable clock gating of cache TAG RAM. Software should enable this bit for optimal power efficiency. <br  />
 </p>

</div>
</div>
<a id="ab2246b3ab19e48f88ac6a85479a667ab" name="ab2246b3ab19e48f88ac6a85479a667ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2246b3ab19e48f88ac6a85479a667ab">&#9670;&nbsp;</a></span>CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Sets the cache configuration <br  />
 </p>

</div>
</div>
<a id="ac41e3ce751970126fac9bae8b95fb9de" name="ac41e3ce751970126fac9bae8b95fb9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41e3ce751970126fac9bae8b95fb9de">&#9670;&nbsp;</a></span>DACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DACCESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Total accesses to data cache. All performance metrics should be relative to the number of accesses performed. <br  />
 </p>

</div>
</div>
<a id="a9431ba82d789484529a20d8df375b99b" name="a9431ba82d789484529a20d8df375b99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9431ba82d789484529a20d8df375b99b">&#9670;&nbsp;</a></span>DATACLKGATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATACLKGATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Enable aggressive clock gating of entire data array. This bit should be set to 1 for optimal power efficiency. <br  />
 </p>

</div>
</div>
<a id="a0b8d31b19cdc334d935399f4c1d4f5c9" name="a0b8d31b19cdc334d935399f4c1d4f5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8d31b19cdc334d935399f4c1d4f5c9">&#9670;&nbsp;</a></span>DAXIAHBBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIAHBBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] DAXI status indicating DAXI AHB interface is busy. <br  />
 </p>

</div>
</div>
<a id="aab2f9f60d390ea042700976fea8ea1d2" name="aab2f9f60d390ea042700976fea8ea1d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2f9f60d390ea042700976fea8ea1d2">&#9670;&nbsp;</a></span>DAXIBECLKGATEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIBECLKGATEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Enables clock gating of DAXI line buffer byte enables. <br  />
 </p>

</div>
</div>
<a id="aa39532f11f0c9e4c7fdce7b6e4af88e2" name="aa39532f11f0c9e4c7fdce7b6e4af88e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39532f11f0c9e4c7fdce7b6e4af88e2">&#9670;&nbsp;</a></span>DAXIBRESPPENDING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIBRESPPENDING</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] DAXI status indicating at least one AXI B repsonse for a store is pending. <br  />
 </p>

</div>
</div>
<a id="ad117497760f8868dc0301a224e418dc8" name="ad117497760f8868dc0301a224e418dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad117497760f8868dc0301a224e418dc8">&#9670;&nbsp;</a></span>DAXIBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] DAXI status indicating DAXI is busy. <br  />
 </p>

</div>
</div>
<a id="a1aacad7239b44222d84e2c0a1130f8e1" name="a1aacad7239b44222d84e2c0a1130f8e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aacad7239b44222d84e2c0a1130f8e1">&#9670;&nbsp;</a></span>DAXICFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXICFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000050) DAXI Config <br  />
 </p>

</div>
</div>
<a id="aa95840ca4d6c09df20b0ffa5662c9d84" name="aa95840ca4d6c09df20b0ffa5662c9d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95840ca4d6c09df20b0ffa5662c9d84">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DAXICFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae250d132432c1a986b6f6ba6bc4f5b99" name="ae250d132432c1a986b6f6ba6bc4f5b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae250d132432c1a986b6f6ba6bc4f5b99">&#9670;&nbsp;</a></span>DAXICTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXICTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000054) DAXI Control <br  />
 </p>

</div>
</div>
<a id="a10a42b01364a831c495b7368903bdc55" name="a10a42b01364a831c495b7368903bdc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a42b01364a831c495b7368903bdc55">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DAXICTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4cf28dc5fa4733cbb2fe57f51d4a120" name="ac4cf28dc5fa4733cbb2fe57f51d4a120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4cf28dc5fa4733cbb2fe57f51d4a120">&#9670;&nbsp;</a></span>DAXIDATACLKGATEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIDATACLKGATEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Enables clock gating of DAXI line buffer data. <br  />
 </p>

</div>
</div>
<a id="a1b5b77f82d205c4597223078932d8f1a" name="a1b5b77f82d205c4597223078932d8f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5b77f82d205c4597223078932d8f1a">&#9670;&nbsp;</a></span>DAXIFLUSHWRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIFLUSHWRITE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Writing a 1 to this bitfield forces a flush of WRITE (W-&gt;I) or MODIFIED buffers (M-&gt;S). <br  />
 </p>

</div>
</div>
<a id="a12236a7b0fdaa9ce9a583c7fcaa2e5fa" name="a12236a7b0fdaa9ce9a583c7fcaa2e5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12236a7b0fdaa9ce9a583c7fcaa2e5fa">&#9670;&nbsp;</a></span>DAXIINVALIDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIINVALIDATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Writing a 1 to this bitfield invalidates any SHARED data buffers (S-&gt;I). <br  />
 </p>

</div>
</div>
<a id="a1bcc9e6ad5c82516f8aa9716ac8c8bb0" name="a1bcc9e6ad5c82516f8aa9716ac8c8bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bcc9e6ad5c82516f8aa9716ac8c8bb0">&#9670;&nbsp;</a></span>DAXIMODIFIED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIMODIFIED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] DAXI status indicating at least one full buffer has modified data. <br  />
 </p>

</div>
</div>
<a id="a60bb3ce150385f81e693ae9ad1a7d0ba" name="a60bb3ce150385f81e693ae9ad1a7d0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60bb3ce150385f81e693ae9ad1a7d0ba">&#9670;&nbsp;</a></span>DAXIPASSTHROUGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIPASSTHROUGH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Passes requests through DAXI logic, disables caching lines in the DAXI line buffers. <br  />
 </p>

</div>
</div>
<a id="af7c24e424544a73c89cc99275c9e1174" name="af7c24e424544a73c89cc99275c9e1174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c24e424544a73c89cc99275c9e1174">&#9670;&nbsp;</a></span>DAXIRAXIBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIRAXIBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] DAXI status indicating the DAXI RAXI interface is busy. <br  />
 </p>

</div>
</div>
<a id="a49a39eced3e7f68ffd7559e6d3c4b80d" name="a49a39eced3e7f68ffd7559e6d3c4b80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a39eced3e7f68ffd7559e6d3c4b80d">&#9670;&nbsp;</a></span>DAXIREADY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIREADY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] DAXI Ready Status (enabled and not processing a flush of WRITE or MODIFIED buffers) <br  />
 </p>

</div>
</div>
<a id="ad52f462ed1ef0503e6b1e8f191a4d022" name="ad52f462ed1ef0503e6b1e8f191a4d022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52f462ed1ef0503e6b1e8f191a4d022">&#9670;&nbsp;</a></span>DAXISHARED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXISHARED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] DAXI status indicating at least one full buffer is shared. <br  />
 </p>

</div>
</div>
<a id="a6acac2060d68376658258883259f38ec" name="a6acac2060d68376658258883259f38ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6acac2060d68376658258883259f38ec">&#9670;&nbsp;</a></span>DAXISTATECLKGATEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXISTATECLKGATEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Enables clock gating of DAXI state. <br  />
 </p>

</div>
</div>
<a id="a5004b13503a571f1f05b133e7cc5ed88" name="a5004b13503a571f1f05b133e7cc5ed88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5004b13503a571f1f05b133e7cc5ed88">&#9670;&nbsp;</a></span>DAXISTORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXISTORE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] DAXI status indicating at least one buffer has outstanding store waiting to complete. <br  />
 </p>

</div>
</div>
<a id="ad2ed396e60400d15d0f46cac84b3312f" name="ad2ed396e60400d15d0f46cac84b3312f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ed396e60400d15d0f46cac84b3312f">&#9670;&nbsp;</a></span>DAXIWALLOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIWALLOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] DAXI status indicating at least one write allocation is waiting for prior store to complete. <br  />
 </p>

</div>
</div>
<a id="adb3ff654b1d56dc9e6715cd92c942762" name="adb3ff654b1d56dc9e6715cd92c942762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3ff654b1d56dc9e6715cd92c942762">&#9670;&nbsp;</a></span>DAXIWRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIWRITE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] DAXI status indicating at least one partially written buffer has modified data. <br  />
 </p>

</div>
</div>
<a id="aacfae625441647a4e87bbdd6eeea3e9b" name="aacfae625441647a4e87bbdd6eeea3e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacfae625441647a4e87bbdd6eeea3e9b">&#9670;&nbsp;</a></span>DAXIWRLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAXIWRLOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] DAXI status indicating at least one partially written buffer is waiting for load to convert to modified. <br  />
 </p>

</div>
</div>
<a id="a593d41d5626387ad92856a16cfb35a46" name="a593d41d5626387ad92856a16cfb35a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a593d41d5626387ad92856a16cfb35a46">&#9670;&nbsp;</a></span>DCODEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCODEFAULT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] DCODE Bus Decoder Fault Detected bit. When set, a fault has been detected, and the DCODEFAULTADDR register will contain the bus address which generated the fault. <br  />
 </p>

</div>
</div>
<a id="a401e4fe4cd6d90df01dcb4cfe66d7c50" name="a401e4fe4cd6d90df01dcb4cfe66d7c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a401e4fe4cd6d90df01dcb4cfe66d7c50">&#9670;&nbsp;</a></span>DCODEFAULTADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCODEFAULTADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000084) DCODE bus address which was present when a bus fault occurred. <br  />
</p>
<p >[31..0] The DCODE bus address observed when a Bus Fault occurred. Once an address is captured in this field, it is held until the corresponding Fault Observed bit is cleared in the FAULTSTATUS register. <br  />
 </p>

</div>
</div>
<a id="a8a5f5dfbb7851dafe62a1d023d4bfe51" name="a8a5f5dfbb7851dafe62a1d023d4bfe51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5f5dfbb7851dafe62a1d023d4bfe51">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DCODEFAULTADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b5ed2a5eac6ba6f4dd910c05dca768c" name="a6b5ed2a5eac6ba6f4dd910c05dca768c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b5ed2a5eac6ba6f4dd910c05dca768c">&#9670;&nbsp;</a></span>DENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Enable CM4 Data Caching. <br  />
 </p>

</div>
</div>
<a id="ac71836122b346eef063cf69c9758fd29" name="ac71836122b346eef063cf69c9758fd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71836122b346eef063cf69c9758fd29">&#9670;&nbsp;</a></span>DHIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DHIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Cache hits from lookup operations. <br  />
 </p>

</div>
</div>
<a id="ace4bcd6dad4f11ac8bee2eb255941344" name="ace4bcd6dad4f11ac8bee2eb255941344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4bcd6dad4f11ac8bee2eb255941344">&#9670;&nbsp;</a></span>DLINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DLINE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Cache hits from line cache <br  />
 </p>

</div>
</div>
<a id="a3e6ad343f265fa5de66c0df74177e055" name="a3e6ad343f265fa5de66c0df74177e055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6ad343f265fa5de66c0df74177e055">&#9670;&nbsp;</a></span>DLOOKUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DLOOKUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Total tag lookups from data cache. <br  />
 </p>

</div>
</div>
<a id="a2b6b25dd8ac1c3ea7650a973fd97cf7b" name="a2b6b25dd8ac1c3ea7650a973fd97cf7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6b25dd8ac1c3ea7650a973fd97cf7b">&#9670;&nbsp;</a></span>DMON0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMON0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000100) Data Cache Total Accesses <br  />
 </p>

</div>
</div>
<a id="aee78f87cf2b67cecbd91ec5a22f2c814" name="aee78f87cf2b67cecbd91ec5a22f2c814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee78f87cf2b67cecbd91ec5a22f2c814">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMON0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6515f6c28b7e17029b0d24d35c47bb05" name="a6515f6c28b7e17029b0d24d35c47bb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6515f6c28b7e17029b0d24d35c47bb05">&#9670;&nbsp;</a></span>DMON1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMON1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000104) Data Cache Tag Lookups <br  />
 </p>

</div>
</div>
<a id="a0a4edac9b2fb500ec484735dd08fb006" name="a0a4edac9b2fb500ec484735dd08fb006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4edac9b2fb500ec484735dd08fb006">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMON1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72ebb4e36883203bbaf86ab23db5e93d" name="a72ebb4e36883203bbaf86ab23db5e93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ebb4e36883203bbaf86ab23db5e93d">&#9670;&nbsp;</a></span>DMON2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMON2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000108) Data Cache Hits <br  />
 </p>

</div>
</div>
<a id="a28c7ce95e841e27b47b5ccc538b090cb" name="a28c7ce95e841e27b47b5ccc538b090cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c7ce95e841e27b47b5ccc538b090cb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMON2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ad2f46c10f84b197e286bc9dec79f9" name="ac6ad2f46c10f84b197e286bc9dec79f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ad2f46c10f84b197e286bc9dec79f9">&#9670;&nbsp;</a></span>DMON3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMON3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000010C) Data Cache Line Hits <br  />
 </p>

</div>
</div>
<a id="a40028c4e8b362482c9e0b92d05068cbe" name="a40028c4e8b362482c9e0b92d05068cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40028c4e8b362482c9e0b92d05068cbe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMON3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77f1a78e79a0058a2c5fcc0a042227c7" name="a77f1a78e79a0058a2c5fcc0a042227c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f1a78e79a0058a2c5fcc0a042227c7">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enables the CM4 cache controller and enables power to the cache SRAMs. The ICACHE_ENABLE and DCACHE_ENABLE should be set to enable caching for each type of access. <br  />
 </p>

</div>
</div>
<a id="a88c1db8a4920be084856d8910fd04ff8" name="a88c1db8a4920be084856d8910fd04ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c1db8a4920be084856d8910fd04ff8">&#9670;&nbsp;</a></span>ENABLEMONITOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENABLEMONITOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Enable Cache Monitoring Stats. Cache monitoring consumes additional power and should only be enabled when profiling code and counters will increment when this bit is set. Counter values will be retained when this is set to 0, allowing software to enable/disable counting for multiple code segments. <br  />
 </p>

</div>
</div>
<a id="ad5a38ff965b6c19bc6316901dd2da7c0" name="ad5a38ff965b6c19bc6316901dd2da7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a38ff965b6c19bc6316901dd2da7c0">&#9670;&nbsp;</a></span>FAULTCAPTUREEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FAULTCAPTUREEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000090) Enable the fault capture registers <br  />
</p>
<p >[0..0] Fault Capture Enable field. When set, the Fault Capture monitors are enabled and addresses which generate a hard fault are captured into the FAULTADDR registers. <br  />
 </p>

</div>
</div>
<a id="adb89cb57ddfd54fd3efa157a10d49d45" name="adb89cb57ddfd54fd3efa157a10d49d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb89cb57ddfd54fd3efa157a10d49d45">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FAULTCAPTUREEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf8eb0ee09c8ce2f169fab3955ccad6b" name="aaf8eb0ee09c8ce2f169fab3955ccad6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8eb0ee09c8ce2f169fab3955ccad6b">&#9670;&nbsp;</a></span>FAULTSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FAULTSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000008C) Reflects the status of the bus decoders' fault detection. Any write to this register will clear all of the status bits within the register. <br  />
 </p>

</div>
</div>
<a id="a97858aaf46297dca2110b94532a0b2c1" name="a97858aaf46297dca2110b94532a0b2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97858aaf46297dca2110b94532a0b2c1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FAULTSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9663c405066d0da2f61e9d2166099309" name="a9663c405066d0da2f61e9d2166099309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9663c405066d0da2f61e9d2166099309">&#9670;&nbsp;</a></span>FLUSHLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLUSHLEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Level of free buffers to flush out dirty buffers. <br  />
 </p>

</div>
</div>
<a id="a782a517245377e667e449be05404709f" name="a782a517245377e667e449be05404709f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a782a517245377e667e449be05404709f">&#9670;&nbsp;</a></span>IACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IACCESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Total accesses to Instruction cache <br  />
 </p>

</div>
</div>
<a id="abf1a5b723715e55a09f0e06e7631c945" name="abf1a5b723715e55a09f0e06e7631c945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1a5b723715e55a09f0e06e7631c945">&#9670;&nbsp;</a></span>ICODEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICODEFAULT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] The ICODE Bus Decoder Fault Detected bit. When set, a fault has been detected, and the ICODEFAULTADDR register will contain the bus address which generated the fault. <br  />
 </p>

</div>
</div>
<a id="a7bf72c3d5a18824c5dbf68123ff0649e" name="a7bf72c3d5a18824c5dbf68123ff0649e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bf72c3d5a18824c5dbf68123ff0649e">&#9670;&nbsp;</a></span>ICODEFAULTADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICODEFAULTADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000080) ICODE bus address which was present when a bus fault occurred. <br  />
</p>
<p >[31..0] The ICODE bus address observed when a Bus Fault occurred. Once an address is captured in this field, it is held until the corresponding Fault Observed bit is cleared in the FAULTSTATUS register. <br  />
 </p>

</div>
</div>
<a id="a2b0c63f1731e7662e307a09fad5a3cbe" name="a2b0c63f1731e7662e307a09fad5a3cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b0c63f1731e7662e307a09fad5a3cbe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ICODEFAULTADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf9b653e70e492253a0d802263f3fec0" name="aaf9b653e70e492253a0d802263f3fec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9b653e70e492253a0d802263f3fec0">&#9670;&nbsp;</a></span>IENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Enable CM4 Instruction Caching <br  />
 </p>

</div>
</div>
<a id="a354a683b0e8e050f66496edddb7df1df" name="a354a683b0e8e050f66496edddb7df1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a354a683b0e8e050f66496edddb7df1df">&#9670;&nbsp;</a></span>IHIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IHIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Cache hits from lookup operations <br  />
 </p>

</div>
</div>
<a id="a070f88e8d93e1b648f472b0b489b7b34" name="a070f88e8d93e1b648f472b0b489b7b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070f88e8d93e1b648f472b0b489b7b34">&#9670;&nbsp;</a></span>ILINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ILINE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Cache hits from line cache <br  />
 </p>

</div>
</div>
<a id="a72e60436b3c3275c5c2932f025880711" name="a72e60436b3c3275c5c2932f025880711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e60436b3c3275c5c2932f025880711">&#9670;&nbsp;</a></span>ILOOKUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ILOOKUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Total tag lookups from Instruction cache <br  />
 </p>

</div>
</div>
<a id="a0f1b3c28d3af47bdf46bda0a601d306f" name="a0f1b3c28d3af47bdf46bda0a601d306f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1b3c28d3af47bdf46bda0a601d306f">&#9670;&nbsp;</a></span>IMON0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IMON0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000110) Instruction Cache Total Accesses <br  />
 </p>

</div>
</div>
<a id="aa49d766034cf0dc005a7a4792b0d5128" name="aa49d766034cf0dc005a7a4792b0d5128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49d766034cf0dc005a7a4792b0d5128">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IMON0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bc5d111b426850c819ca6b033b56e58" name="a1bc5d111b426850c819ca6b033b56e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bc5d111b426850c819ca6b033b56e58">&#9670;&nbsp;</a></span>IMON1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IMON1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000114) Instruction Cache Tag Lookups <br  />
 </p>

</div>
</div>
<a id="adb92e5c8ebff9727c1035a04896779b5" name="adb92e5c8ebff9727c1035a04896779b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb92e5c8ebff9727c1035a04896779b5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IMON1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ac2e26195ea14a67195f10b5630dd4e" name="a6ac2e26195ea14a67195f10b5630dd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac2e26195ea14a67195f10b5630dd4e">&#9670;&nbsp;</a></span>IMON2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IMON2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000118) Instruction Cache Hits <br  />
 </p>

</div>
</div>
<a id="a1568ff6c3211597c4ef024c497dbadcd" name="a1568ff6c3211597c4ef024c497dbadcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1568ff6c3211597c4ef024c497dbadcd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IMON2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b0e05cb4c760a6e39aed596c1742836" name="a7b0e05cb4c760a6e39aed596c1742836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0e05cb4c760a6e39aed596c1742836">&#9670;&nbsp;</a></span>IMON3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IMON3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000011C) Instruction Cache Line Hits <br  />
 </p>

</div>
</div>
<a id="a9caf7485a88772ae970ee1c43a241e7a" name="a9caf7485a88772ae970ee1c43a241e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9caf7485a88772ae970ee1c43a241e7a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IMON3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6257a1dba4f7f3f833c7fe9c66a5713f" name="a6257a1dba4f7f3f833c7fe9c66a5713f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6257a1dba4f7f3f833c7fe9c66a5713f">&#9670;&nbsp;</a></span>INTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000C8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a270e92867c7144656d6ee02f070a149d" name="a270e92867c7144656d6ee02f070a149d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270e92867c7144656d6ee02f070a149d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae882b3f7e12b9f3b74cf834193554d32" name="ae882b3f7e12b9f3b74cf834193554d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882b3f7e12b9f3b74cf834193554d32">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000C0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="acfb185b5dd00ee7015e6035fc1b83d4e" name="acfb185b5dd00ee7015e6035fc1b83d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb185b5dd00ee7015e6035fc1b83d4e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ce37f8a0506128fce8bc02da7c259c6" name="a7ce37f8a0506128fce8bc02da7c259c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce37f8a0506128fce8bc02da7c259c6">&#9670;&nbsp;</a></span>INTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000CC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a9bb025ed09061bb381172017b9395698" name="a9bb025ed09061bb381172017b9395698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bb025ed09061bb381172017b9395698">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a018e25a3318304b4037c938e89a1f929" name="a018e25a3318304b4037c938e89a1f929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018e25a3318304b4037c938e89a1f929">&#9670;&nbsp;</a></span>INTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000C4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a35ceb8c8e9f2590a7935f13939904370" name="a35ceb8c8e9f2590a7935f13939904370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ceb8c8e9f2590a7935f13939904370">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa2e8943ee6473250e515e301afa0b9b" name="aaa2e8943ee6473250e515e301afa0b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa2e8943ee6473250e515e301afa0b9b">&#9670;&nbsp;</a></span>INVALIDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INVALIDATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Writing a 1 to this bitfield invalidates the CM4 cache contents. <br  />
 </p>

</div>
</div>
<a id="a4d1467557eb4a3600679a8255f7df3f2" name="a4d1467557eb4a3600679a8255f7df3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d1467557eb4a3600679a8255f7df3f2">&#9670;&nbsp;</a></span>LRU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LRU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Sets the cache repleacment policy. 0=LRR (least recently replaced), 1=LRU (least recently used). LRR minimizes writes to the TAG SRAM. <br  />
 </p>

</div>
</div>
<a id="a5cffb28f9f5d1371db3b5aae8f17428c" name="a5cffb28f9f5d1371db3b5aae8f17428c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cffb28f9f5d1371db3b5aae8f17428c">&#9670;&nbsp;</a></span>LS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Enable LS (light sleep) of cache RAMs. Software should DISABLE this bit since cache activity is too high to benefit from LS usage. <br  />
 </p>

</div>
</div>
<a id="a0f4d9012b958f4ee63e83a8cb0a1c52e" name="a0f4d9012b958f4ee63e83a8cb0a1c52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4d9012b958f4ee63e83a8cb0a1c52e">&#9670;&nbsp;</a></span>MRUGROUPLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MRUGROUPLEVEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..24] Sets the MRU group population limit. <br  />
 </p>

</div>
</div>
<a id="ad90172ef33f55280e19e028e5e62f849" name="ad90172ef33f55280e19e028e5e62f849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90172ef33f55280e19e028e5e62f849">&#9670;&nbsp;</a></span>NC0CACHELOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NC0CACHELOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Only valid when Cache Mode D is set. When high sets the mode of the the NC0 region such that all accesse to this region are cached in to the lower half of the cache. When set low then NCR0 is non cacheable. <br  />
 </p>

</div>
</div>
<a id="ac52eebd539ba8a753ca720f0478a7bee" name="ac52eebd539ba8a753ca720f0478a7bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52eebd539ba8a753ca720f0478a7bee">&#9670;&nbsp;</a></span>NC0ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NC0ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Enable Non-cacheable region 0. See NCR0 registers to define the region. <br  />
 </p>

</div>
</div>
<a id="aaaba49ae0e1bea302c858e3756edac91" name="aaaba49ae0e1bea302c858e3756edac91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaba49ae0e1bea302c858e3756edac91">&#9670;&nbsp;</a></span>NC1CACHELOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NC1CACHELOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Only valid when Cache Mode D is set. When high sets the mode of the the NC1 region such that all accesse to this region are cached in to the upper half of the cache. When set low then NCR1 is non cacheable. <br  />
 </p>

</div>
</div>
<a id="a2ff3c078f991d85cd7d1e51ce7938996" name="a2ff3c078f991d85cd7d1e51ce7938996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff3c078f991d85cd7d1e51ce7938996">&#9670;&nbsp;</a></span>NC1ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NC1ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Enable Non-cacheable region 1. See NCR1 registers to define the region. <br  />
 </p>

</div>
</div>
<a id="a5406fb2554d43f11f2dab2b412e4c40b" name="a5406fb2554d43f11f2dab2b412e4c40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5406fb2554d43f11f2dab2b412e4c40b">&#9670;&nbsp;</a></span>NCR0END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCR0END</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) CM4 Cache Noncachable Region 0 End <br  />
 </p>

</div>
</div>
<a id="ad35bf484d0dc6c2cbc042066583f41b4" name="ad35bf484d0dc6c2cbc042066583f41b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35bf484d0dc6c2cbc042066583f41b4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  NCR0END_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a252ccb72666d16edd806d66c480d241f" name="a252ccb72666d16edd806d66c480d241f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a252ccb72666d16edd806d66c480d241f">&#9670;&nbsp;</a></span>NCR0START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCR0START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) CM4 Cache Noncachable Region 0 Start <br  />
 </p>

</div>
</div>
<a id="a5fbc81d601c8f389add3caf67063481c" name="a5fbc81d601c8f389add3caf67063481c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fbc81d601c8f389add3caf67063481c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  NCR0START_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39645c48ba72a02eb09a476272fa1bcb" name="a39645c48ba72a02eb09a476272fa1bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39645c48ba72a02eb09a476272fa1bcb">&#9670;&nbsp;</a></span>NCR1END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCR1END</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) CM4 Cache Noncachable Region 1 End <br  />
 </p>

</div>
</div>
<a id="af4f8ba8281413767ad98c33619f2d90b" name="af4f8ba8281413767ad98c33619f2d90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f8ba8281413767ad98c33619f2d90b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  NCR1END_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe3533c2b139ea537b671ec4fdfff467" name="afe3533c2b139ea537b671ec4fdfff467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3533c2b139ea537b671ec4fdfff467">&#9670;&nbsp;</a></span>NCR1START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCR1START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) CM4 Cache Noncachable Region 1 Start <br  />
 </p>

</div>
</div>
<a id="a23b98e88238cf8808984a2baf49f5bab" name="a23b98e88238cf8808984a2baf49f5bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23b98e88238cf8808984a2baf49f5bab">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  NCR1START_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3e4fbe32cad58fba99ae8cc009fbb09" name="aa3e4fbe32cad58fba99ae8cc009fbb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e4fbe32cad58fba99ae8cc009fbb09">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6f713372a320d4410e88c69ed900125" name="ae6f713372a320d4410e88c69ed900125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f713372a320d4410e88c69ed900125">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8452019f50721ea8b2427920bf57bca9" name="a8452019f50721ea8b2427920bf57bca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8452019f50721ea8b2427920bf57bca9">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70ca8c933eb8daca030ca466b887b222" name="a70ca8c933eb8daca030ca466b887b222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ca8c933eb8daca030ca466b887b222">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a638e60b5afb5cd6681598e810ecf10cb" name="a638e60b5afb5cd6681598e810ecf10cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638e60b5afb5cd6681598e810ecf10cb">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED4[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad61a294d11db00622252f978a266676e" name="ad61a294d11db00622252f978a266676e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61a294d11db00622252f978a266676e">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED5[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35e7e8537363a267da33811148a65fef" name="a35e7e8537363a267da33811148a65fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e7e8537363a267da33811148a65fef">&#9670;&nbsp;</a></span>RESETSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESETSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Reset Cache Statistics. When written to a 1, the cache monitor counters will be cleared. The monitor counters can be reset only when the CACHECFG.ENABLE_MONITOR bit is set. <br  />
 </p>

</div>
</div>
<a id="a3a5d58b45962f8c8bd008ec10d984134" name="a3a5d58b45962f8c8bd008ec10d984134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a5d58b45962f8c8bd008ec10d984134">&#9670;&nbsp;</a></span>SYSFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SYSFAULT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] SYS Bus Decoder Fault Detected bit. When set, a fault has been detected, and the SYSFAULTADDR register will contain the bus address which generated the fault. <br  />
 </p>

</div>
</div>
<a id="a6fdac2b4db6a77491e5cc03fa4fdb425" name="a6fdac2b4db6a77491e5cc03fa4fdb425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fdac2b4db6a77491e5cc03fa4fdb425">&#9670;&nbsp;</a></span>SYSFAULTADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SYSFAULTADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000088) System bus address which was present when a bus fault occurred. <br  />
</p>
<p >[31..0] SYS bus address observed when a Bus Fault occurred. Once an address is captured in this field, it is held until the corresponding Fault Observed bit is cleared in the FAULTSTATUS register. <br  />
 </p>

</div>
</div>
<a id="a2c12f4b39d8e492fce30516548ed7f5b" name="a2c12f4b39d8e492fce30516548ed7f5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c12f4b39d8e492fce30516548ed7f5b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SYSFAULTADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af831e45cd0656ab9ea45570ff3930f9d" name="af831e45cd0656ab9ea45570ff3930f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af831e45cd0656ab9ea45570ff3930f9d">&#9670;&nbsp;</a></span>WERRADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WERRADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] This address will be approximate since multiple write transactions might be in flight at any given time. However, it should be accurate when debugging/single-stepping <br  />
 </p>

</div>
</div>
<a id="ab69c8ff902e012f1c484ecae19a3b149" name="ab69c8ff902e012f1c484ecae19a3b149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab69c8ff902e012f1c484ecae19a3b149">&#9670;&nbsp;</a></span>WRITEERRADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WRITEERRADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000D0) DAXI Write Error Address <br  />
 </p>

</div>
</div>
<a id="abf1973502d7c65a3e53980722fd9e2a1" name="abf1973502d7c65a3e53980722fd9e2a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1973502d7c65a3e53980722fd9e2a1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WRITEERRADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_c_p_u___type.html">CPU_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
