# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:18 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 14:45:18 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:18 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v 
# -- Compiling module ProMemory
# 
# Top level modules:
# 	ProMemory
# End time: 14:45:18 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/ProgramCounter.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v 
# -- Compiling module Counter
# -- Compiling module StateReg
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v 
# -- Compiling module NextState
# 
# Top level modules:
# 	NextState
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v 
# -- Compiling module OutputSig
# 
# Top level modules:
# 	OutputSig
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/Decoder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/Datapath.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/Reg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/Reg.v 
# -- Compiling module Reg
# 
# Top level modules:
# 	Reg
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/TriBuf.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/TriBuf.v 
# -- Compiling module TriBuf
# 
# Top level modules:
# 	TriBuf
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/Datapath.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/Decoder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 14:45:19 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:19 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v 
# -- Compiling module Counter
# -- Compiling module StateReg
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 14:45:20 on Jun 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:20 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v 
# -- Compiling module NextState
# 
# Top level modules:
# 	NextState
# End time: 14:45:20 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:20 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/OutputSig.v 
# -- Compiling module OutputSig
# 
# Top level modules:
# 	OutputSig
# End time: 14:45:20 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:20 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor.v 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 14:45:20 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor_TB.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:20 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/Processor_TB.v 
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 14:45:20 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/TriBuf.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:20 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/TriBuf.v 
# -- Compiling module TriBuf
# 
# Top level modules:
# 	TriBuf
# End time: 14:45:20 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/Reg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:20 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/Reg.v 
# -- Compiling module Reg
# 
# Top level modules:
# 	Reg
# End time: 14:45:20 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/ProgramCounter.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:20 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 14:45:20 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project {C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:45:20 on Jun 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/722/Desktop/y3s1/elec2602/final/project" C:/Users/722/Desktop/y3s1/elec2602/final/project/ProMemory.v 
# -- Compiling module ProMemory
# 
# Top level modules:
# 	ProMemory
# End time: 14:45:20 on Jun 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Processor_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Processor_TB 
# Start time: 14:45:20 on Jun 07,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.Processor_TB(fast)
# Loading work.Processor(fast)
# Loading work.FSM(fast)
# Loading work.Counter(fast)
# Loading work.NextState(fast)
# Loading work.OutputSig(fast)
# Loading work.Decoder(fast)
# Loading work.StateReg(fast)
# Loading work.Datapath(fast)
# Loading work.TriBuf(fast)
# Loading work.Reg(fast)
# Loading work.ALU(fast)
# Loading work.ProgramCounter(fast)
# Loading work.ProMemory(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (5) for port 'next'. The port definition is at: C:/Users/722/Desktop/y3s1/elec2602/final/project/NextState.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_TB/inst_processor/inst_a/inst_next File: C:/Users/722/Desktop/y3s1/elec2602/final/project/FSM.v Line: 91
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 14 us
# End time: 14:45:46 on Jun 07,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
