

================================================================
== Vitis HLS Report for 'Topo2A_AD_proj'
================================================================
* Date:           Sat Jan 25 13:41:46 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Topo2A_AD_proj_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  25.00 ns|  17.294 ns|     6.75 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                   |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                      Instance                                     |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret1_dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s_fu_71  |dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_77      |relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret3_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s_fu_113  |dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret4_linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s_fu_149  |linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s_fu_169      |relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_189  |dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret6_linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s_fu_209  |linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    42|        0|    44367|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       36|    -|
|Register             |        -|     -|      838|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    42|      838|    44405|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       11|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+---+-------+-----+
    |                                      Instance                                     |                               Module                              | BRAM_18K| DSP| FF|  LUT  | URAM|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+---+-------+-----+
    |call_ret1_dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s_fu_71  |dense_latency_ap_fixed_19_11_5_3_0_ap_fixed_19_11_5_3_0_config2_s  |        0|  22|  0|  26266|    0|
    |call_ret5_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s_fu_189  |dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_12_4_5_3_0_config8_s   |        0|  12|  0|   1674|    0|
    |call_ret3_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s_fu_113  |dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_14_6_5_3_0_config5_s   |        0|   8|  0|  12491|    0|
    |call_ret6_linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s_fu_209  |linear_ap_fixed_12_4_5_3_0_ap_fixed_19_11_5_3_0_linear_config9_s   |        0|   0|  0|      0|    0|
    |call_ret4_linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s_fu_149  |linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s   |        0|   0|  0|      0|    0|
    |call_ret2_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s_fu_77      |relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s      |        0|   0|  0|   2624|    0|
    |call_ret_relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s_fu_169      |relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s      |        0|   0|  0|   1312|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+---+-------+-----+
    |Total                                                                              |                                                                   |        0|  42|  0|  44367|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+---+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |inputs_ap_vld_in_sig  |   9|          2|    1|          2|
    |inputs_ap_vld_preg    |   9|          2|    1|          2|
    |inputs_blk_n          |   9|          2|    1|          2|
    |inputs_in_sig         |   9|          2|  836|       1672|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|  839|       1678|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |ap_CS_fsm           |    1|   0|    1|          0|
    |inputs_ap_vld_preg  |    1|   0|    1|          0|
    |inputs_preg         |  836|   0|  836|          0|
    +--------------------+-----+----+-----+-----------+
    |Total               |  838|   0|  838|          0|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Topo2A_AD_proj|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Topo2A_AD_proj|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Topo2A_AD_proj|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Topo2A_AD_proj|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Topo2A_AD_proj|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Topo2A_AD_proj|  return value|
|inputs               |   in|  836|      ap_vld|          inputs|       pointer|
|inputs_ap_vld        |   in|    1|      ap_vld|          inputs|       pointer|
|layer9_out_0         |  out|   19|      ap_vld|    layer9_out_0|       pointer|
|layer9_out_0_ap_vld  |  out|    1|      ap_vld|    layer9_out_0|       pointer|
|layer9_out_1         |  out|   19|      ap_vld|    layer9_out_1|       pointer|
|layer9_out_1_ap_vld  |  out|    1|      ap_vld|    layer9_out_1|       pointer|
|layer9_out_2         |  out|   19|      ap_vld|    layer9_out_2|       pointer|
|layer9_out_2_ap_vld  |  out|    1|      ap_vld|    layer9_out_2|       pointer|
+---------------------+-----+-----+------------+----------------+--------------+

