# RISC-V 5 Stage Pipelined Processor
 A 5 stage RISC-V pipelined processor written in verilog/
