#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:50 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 00:28:06 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 38)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 44)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 49)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 68)]: Syntax error near end
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 85)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 158)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 171)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 184)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 197)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 208)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 215)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 257)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 279)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 286)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 328)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 338)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 351)]: Syntax error near endmodule
E: Parsing ERROR.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 38)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 44)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 49)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 68)]: Syntax error near end
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 85)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 158)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 171)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 184)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 197)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 208)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 215)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 257)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 279)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 286)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 328)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 338)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 351)]: Syntax error near endmodule
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 00:44:09 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 38)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 44)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 49)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 68)]: Syntax error near end
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 85)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 158)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 171)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 184)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 197)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 208)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 211)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 215)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 257)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 279)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near parameter
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 282)]: Syntax error near ,
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 286)]: Syntax error near reg
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 328)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 338)]: Syntax error near always
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 351)]: Syntax error near endmodule
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
Program Error Out.
