$date
	Sun Feb 09 23:08:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module fullSub_tb $end
$var wire 1 ! diff $end
$var wire 1 " Bout $end
$var reg 1 # Bin $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module h2 $end
$var wire 1 # Bin $end
$var wire 1 " Bout $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! diff $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1!
1#
#20
0#
1%
#30
0!
1#
#40
0"
1!
0#
0%
1$
#50
0!
1#
#60
0#
1%
#70
1"
1!
1#
#80
