Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Assignment2/Question 3/Question 3.srcs/sources_1/new/TwoBitStateCount.v" Line 1. Module TwoBitStateCount doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Assignment2/Question 3/Question 3.srcs/sources_1/new/TwoBitStateCount.v" Line 1. Module TwoBitStateCount doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TwoBitStateCount
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
