INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux2_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux3_5bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3_5bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jhinx/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sim_1/new/MultiCycleCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCPU_sim
