
BLDCDriver_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009624  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000308  080097b8  080097b8  000197b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ac0  08009ac0  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009ac0  08009ac0  00019ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ac8  08009ac8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ac8  08009ac8  00019ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009acc  08009acc  00019acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009ad0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000838  200001e4  08009cb4  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a1c  08009cb4  00020a1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a4e2  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c98  00000000  00000000  0003a6f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001310  00000000  00000000  0003e390  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001130  00000000  00000000  0003f6a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023d06  00000000  00000000  000407d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013038  00000000  00000000  000644d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c79df  00000000  00000000  0007750e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013eeed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ab0  00000000  00000000  0013ef68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800979c 	.word	0x0800979c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800979c 	.word	0x0800979c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eae:	463b      	mov	r3, r7
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000eba:	4b21      	ldr	r3, [pc, #132]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000ebc:	4a21      	ldr	r2, [pc, #132]	; (8000f44 <MX_ADC1_Init+0x9c>)
 8000ebe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ec0:	4b1f      	ldr	r3, [pc, #124]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000ec2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ec6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ec8:	4b1d      	ldr	r3, [pc, #116]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000ece:	4b1c      	ldr	r3, [pc, #112]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eda:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ee2:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ee8:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000eea:	4a17      	ldr	r2, [pc, #92]	; (8000f48 <MX_ADC1_Init+0xa0>)
 8000eec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eee:	4b14      	ldr	r3, [pc, #80]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000ef4:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000efa:	4b11      	ldr	r3, [pc, #68]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f02:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f08:	480d      	ldr	r0, [pc, #52]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000f0a:	f001 fd19 	bl	8002940 <HAL_ADC_Init>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f14:	f000 fe74 	bl	8001c00 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f18:	230b      	movs	r3, #11
 8000f1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f20:	2300      	movs	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f24:	463b      	mov	r3, r7
 8000f26:	4619      	mov	r1, r3
 8000f28:	4805      	ldr	r0, [pc, #20]	; (8000f40 <MX_ADC1_Init+0x98>)
 8000f2a:	f002 f8f7 	bl	800311c <HAL_ADC_ConfigChannel>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f34:	f000 fe64 	bl	8001c00 <Error_Handler>
  }

}
 8000f38:	bf00      	nop
 8000f3a:	3710      	adds	r7, #16
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000224 	.word	0x20000224
 8000f44:	40012000 	.word	0x40012000
 8000f48:	0f000001 	.word	0x0f000001

08000f4c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	; 0x28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a28      	ldr	r2, [pc, #160]	; (800100c <HAL_ADC_MspInit+0xc0>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d149      	bne.n	8001002 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
 8000f72:	4b27      	ldr	r3, [pc, #156]	; (8001010 <HAL_ADC_MspInit+0xc4>)
 8000f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f76:	4a26      	ldr	r2, [pc, #152]	; (8001010 <HAL_ADC_MspInit+0xc4>)
 8000f78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f7e:	4b24      	ldr	r3, [pc, #144]	; (8001010 <HAL_ADC_MspInit+0xc4>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	4b20      	ldr	r3, [pc, #128]	; (8001010 <HAL_ADC_MspInit+0xc4>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f92:	4a1f      	ldr	r2, [pc, #124]	; (8001010 <HAL_ADC_MspInit+0xc4>)
 8000f94:	f043 0304 	orr.w	r3, r3, #4
 8000f98:	6313      	str	r3, [r2, #48]	; 0x30
 8000f9a:	4b1d      	ldr	r3, [pc, #116]	; (8001010 <HAL_ADC_MspInit+0xc4>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	f003 0304 	and.w	r3, r3, #4
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	60bb      	str	r3, [r7, #8]
 8000faa:	4b19      	ldr	r3, [pc, #100]	; (8001010 <HAL_ADC_MspInit+0xc4>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fae:	4a18      	ldr	r2, [pc, #96]	; (8001010 <HAL_ADC_MspInit+0xc4>)
 8000fb0:	f043 0301 	orr.w	r3, r3, #1
 8000fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb6:	4b16      	ldr	r3, [pc, #88]	; (8001010 <HAL_ADC_MspInit+0xc4>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	f003 0301 	and.w	r3, r3, #1
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000fc2:	230f      	movs	r3, #15
 8000fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	480f      	ldr	r0, [pc, #60]	; (8001014 <HAL_ADC_MspInit+0xc8>)
 8000fd6:	f002 ffed 	bl	8003fb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000fda:	2307      	movs	r3, #7
 8000fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	4619      	mov	r1, r3
 8000fec:	480a      	ldr	r0, [pc, #40]	; (8001018 <HAL_ADC_MspInit+0xcc>)
 8000fee:	f002 ffe1 	bl	8003fb4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2012      	movs	r0, #18
 8000ff8:	f002 fc15 	bl	8003826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000ffc:	2012      	movs	r0, #18
 8000ffe:	f002 fc2e 	bl	800385e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001002:	bf00      	nop
 8001004:	3728      	adds	r7, #40	; 0x28
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40012000 	.word	0x40012000
 8001010:	40023800 	.word	0x40023800
 8001014:	40020800 	.word	0x40020800
 8001018:	40020000 	.word	0x40020000

0800101c <AS5147Read>:
/*
 * Read Register
 * @param	address : AS5147 regigster address
 * @return	16 bit data
 */
uint16_t AS5147Read(uint16_t address) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af02      	add	r7, sp, #8
 8001022:	4603      	mov	r3, r0
 8001024:	80fb      	strh	r3, [r7, #6]
	uint8_t txdata[2] = {((AS5147AddParityBit(address | 0x4000) & 0xFF00) >> 8), (AS5147AddParityBit(address | 0x4000) & 0x00FF)};
 8001026:	88fb      	ldrh	r3, [r7, #6]
 8001028:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800102c:	b29b      	uxth	r3, r3
 800102e:	4618      	mov	r0, r3
 8001030:	f000 f844 	bl	80010bc <AS5147AddParityBit>
 8001034:	4603      	mov	r3, r0
 8001036:	121b      	asrs	r3, r3, #8
 8001038:	b2db      	uxtb	r3, r3
 800103a:	733b      	strb	r3, [r7, #12]
 800103c:	88fb      	ldrh	r3, [r7, #6]
 800103e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001042:	b29b      	uxth	r3, r3
 8001044:	4618      	mov	r0, r3
 8001046:	f000 f839 	bl	80010bc <AS5147AddParityBit>
 800104a:	4603      	mov	r3, r0
 800104c:	b2db      	uxtb	r3, r3
 800104e:	737b      	strb	r3, [r7, #13]
	uint8_t rxdata[2] = {};
 8001050:	2300      	movs	r3, #0
 8001052:	813b      	strh	r3, [r7, #8]
	AS5147Select();
 8001054:	f000 f81a 	bl	800108c <AS5147Select>
	HAL_SPI_TransmitReceive(&AS5147_SPI_HANDLER, txdata, rxdata, 2, 1);
 8001058:	f107 0208 	add.w	r2, r7, #8
 800105c:	f107 010c 	add.w	r1, r7, #12
 8001060:	2301      	movs	r3, #1
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2302      	movs	r3, #2
 8001066:	4808      	ldr	r0, [pc, #32]	; (8001088 <AS5147Read+0x6c>)
 8001068:	f003 fe2a 	bl	8004cc0 <HAL_SPI_TransmitReceive>
	AS5147Deselect();
 800106c:	f000 f81a 	bl	80010a4 <AS5147Deselect>
	return ((rxdata[0] << 8) | rxdata[1]);
 8001070:	7a3b      	ldrb	r3, [r7, #8]
 8001072:	021b      	lsls	r3, r3, #8
 8001074:	b21a      	sxth	r2, r3
 8001076:	7a7b      	ldrb	r3, [r7, #9]
 8001078:	b21b      	sxth	r3, r3
 800107a:	4313      	orrs	r3, r2
 800107c:	b21b      	sxth	r3, r3
 800107e:	b29b      	uxth	r3, r3
}
 8001080:	4618      	mov	r0, r3
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	200006d8 	.word	0x200006d8

0800108c <AS5147Select>:
/*
 * Select
 * @param
 * @return
 */
static void AS5147Select(void) {
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AS5147_CS_PORT, AS5147_CS_PIN, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001096:	4802      	ldr	r0, [pc, #8]	; (80010a0 <AS5147Select+0x14>)
 8001098:	f003 f93e 	bl	8004318 <HAL_GPIO_WritePin>
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	40020000 	.word	0x40020000

080010a4 <AS5147Deselect>:
/*
 * Deselect
 * @param
 * @return
 */
static void AS5147Deselect(void) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AS5147_CS_PORT, AS5147_CS_PIN, GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010ae:	4802      	ldr	r0, [pc, #8]	; (80010b8 <AS5147Deselect+0x14>)
 80010b0:	f003 f932 	bl	8004318 <HAL_GPIO_WritePin>
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40020000 	.word	0x40020000

080010bc <AS5147AddParityBit>:
/*
 * Parity Calculation
 * @param	raw_data
 * @return	parity bit + raw_data
 */
static uint16_t AS5147AddParityBit(uint16_t raw_data) {
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	80fb      	strh	r3, [r7, #6]
	uint16_t parity = raw_data;
 80010c6:	88fb      	ldrh	r3, [r7, #6]
 80010c8:	81fb      	strh	r3, [r7, #14]
	parity ^= parity >> 8;
 80010ca:	89fb      	ldrh	r3, [r7, #14]
 80010cc:	0a1b      	lsrs	r3, r3, #8
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	89fb      	ldrh	r3, [r7, #14]
 80010d2:	4053      	eors	r3, r2
 80010d4:	81fb      	strh	r3, [r7, #14]
	parity ^= parity >> 4;
 80010d6:	89fb      	ldrh	r3, [r7, #14]
 80010d8:	091b      	lsrs	r3, r3, #4
 80010da:	b29a      	uxth	r2, r3
 80010dc:	89fb      	ldrh	r3, [r7, #14]
 80010de:	4053      	eors	r3, r2
 80010e0:	81fb      	strh	r3, [r7, #14]
	parity ^= parity >> 2;
 80010e2:	89fb      	ldrh	r3, [r7, #14]
 80010e4:	089b      	lsrs	r3, r3, #2
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	89fb      	ldrh	r3, [r7, #14]
 80010ea:	4053      	eors	r3, r2
 80010ec:	81fb      	strh	r3, [r7, #14]
	parity ^= parity >> 1;
 80010ee:	89fb      	ldrh	r3, [r7, #14]
 80010f0:	085b      	lsrs	r3, r3, #1
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	89fb      	ldrh	r3, [r7, #14]
 80010f6:	4053      	eors	r3, r2
 80010f8:	81fb      	strh	r3, [r7, #14]

	return (raw_data | ((parity & 0x0001) << 15));
 80010fa:	89fb      	ldrh	r3, [r7, #14]
 80010fc:	03db      	lsls	r3, r3, #15
 80010fe:	b21a      	sxth	r2, r3
 8001100:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001104:	4313      	orrs	r3, r2
 8001106:	b21b      	sxth	r3, r3
 8001108:	b29b      	uxth	r3, r3
}
 800110a:	4618      	mov	r0, r3
 800110c:	3714      	adds	r7, #20
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
	...

08001118 <BLDC120DegConduction>:
			printf("%d %d %f\n", i, angle_data, elec_angle_deg);
		}
	}
}

void BLDC120DegConduction(bldc_conduction_phase phase, float pwm_duty) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	ed87 0a00 	vstr	s0, [r7]
 8001124:	71fb      	strb	r3, [r7, #7]
	switch(phase) {
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	2b05      	cmp	r3, #5
 800112a:	f200 810b 	bhi.w	8001344 <BLDC120DegConduction+0x22c>
 800112e:	a201      	add	r2, pc, #4	; (adr r2, 8001134 <BLDC120DegConduction+0x1c>)
 8001130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001134:	0800114d 	.word	0x0800114d
 8001138:	080011a1 	.word	0x080011a1
 800113c:	080011f5 	.word	0x080011f5
 8001140:	08001249 	.word	0x08001249
 8001144:	0800129d 	.word	0x0800129d
 8001148:	080012f1 	.word	0x080012f1
	case 0 :
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, __HAL_TIM_GET_AUTORELOAD(&htim8) * pwm_duty);
 800114c:	4b7f      	ldr	r3, [pc, #508]	; (800134c <BLDC120DegConduction+0x234>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001152:	ee07 3a90 	vmov	s15, r3
 8001156:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800115a:	edd7 7a00 	vldr	s15, [r7]
 800115e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001162:	4b7a      	ldr	r3, [pc, #488]	; (800134c <BLDC120DegConduction+0x234>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800116a:	ee17 2a90 	vmov	r2, s15
 800116e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8001170:	4b76      	ldr	r3, [pc, #472]	; (800134c <BLDC120DegConduction+0x234>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2200      	movs	r2, #0
 8001176:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8001178:	4b74      	ldr	r3, [pc, #464]	; (800134c <BLDC120DegConduction+0x234>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2200      	movs	r2, #0
 800117e:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	2180      	movs	r1, #128	; 0x80
 8001184:	4872      	ldr	r0, [pc, #456]	; (8001350 <BLDC120DegConduction+0x238>)
 8001186:	f003 f8c7 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800118a:	2201      	movs	r2, #1
 800118c:	2101      	movs	r1, #1
 800118e:	4871      	ldr	r0, [pc, #452]	; (8001354 <BLDC120DegConduction+0x23c>)
 8001190:	f003 f8c2 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	2102      	movs	r1, #2
 8001198:	486e      	ldr	r0, [pc, #440]	; (8001354 <BLDC120DegConduction+0x23c>)
 800119a:	f003 f8bd 	bl	8004318 <HAL_GPIO_WritePin>
		break;
 800119e:	e0d1      	b.n	8001344 <BLDC120DegConduction+0x22c>
	case 1 :
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, __HAL_TIM_GET_AUTORELOAD(&htim8) * pwm_duty);
 80011a0:	4b6a      	ldr	r3, [pc, #424]	; (800134c <BLDC120DegConduction+0x234>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011ae:	edd7 7a00 	vldr	s15, [r7]
 80011b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b6:	4b65      	ldr	r3, [pc, #404]	; (800134c <BLDC120DegConduction+0x234>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011be:	ee17 2a90 	vmov	r2, s15
 80011c2:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 80011c4:	4b61      	ldr	r3, [pc, #388]	; (800134c <BLDC120DegConduction+0x234>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2200      	movs	r2, #0
 80011ca:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 80011cc:	4b5f      	ldr	r3, [pc, #380]	; (800134c <BLDC120DegConduction+0x234>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2200      	movs	r2, #0
 80011d2:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2180      	movs	r1, #128	; 0x80
 80011d8:	485d      	ldr	r0, [pc, #372]	; (8001350 <BLDC120DegConduction+0x238>)
 80011da:	f003 f89d 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	2101      	movs	r1, #1
 80011e2:	485c      	ldr	r0, [pc, #368]	; (8001354 <BLDC120DegConduction+0x23c>)
 80011e4:	f003 f898 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80011e8:	2201      	movs	r2, #1
 80011ea:	2102      	movs	r1, #2
 80011ec:	4859      	ldr	r0, [pc, #356]	; (8001354 <BLDC120DegConduction+0x23c>)
 80011ee:	f003 f893 	bl	8004318 <HAL_GPIO_WritePin>
		break;
 80011f2:	e0a7      	b.n	8001344 <BLDC120DegConduction+0x22c>
	case 2 :
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 80011f4:	4b55      	ldr	r3, [pc, #340]	; (800134c <BLDC120DegConduction+0x234>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2200      	movs	r2, #0
 80011fa:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, __HAL_TIM_GET_AUTORELOAD(&htim8) * pwm_duty);
 80011fc:	4b53      	ldr	r3, [pc, #332]	; (800134c <BLDC120DegConduction+0x234>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001202:	ee07 3a90 	vmov	s15, r3
 8001206:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800120a:	edd7 7a00 	vldr	s15, [r7]
 800120e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001212:	4b4e      	ldr	r3, [pc, #312]	; (800134c <BLDC120DegConduction+0x234>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800121a:	ee17 2a90 	vmov	r2, s15
 800121e:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8001220:	4b4a      	ldr	r3, [pc, #296]	; (800134c <BLDC120DegConduction+0x234>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2200      	movs	r2, #0
 8001226:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001228:	2200      	movs	r2, #0
 800122a:	2180      	movs	r1, #128	; 0x80
 800122c:	4848      	ldr	r0, [pc, #288]	; (8001350 <BLDC120DegConduction+0x238>)
 800122e:	f003 f873 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	2101      	movs	r1, #1
 8001236:	4847      	ldr	r0, [pc, #284]	; (8001354 <BLDC120DegConduction+0x23c>)
 8001238:	f003 f86e 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 800123c:	2201      	movs	r2, #1
 800123e:	2102      	movs	r1, #2
 8001240:	4844      	ldr	r0, [pc, #272]	; (8001354 <BLDC120DegConduction+0x23c>)
 8001242:	f003 f869 	bl	8004318 <HAL_GPIO_WritePin>
		break;
 8001246:	e07d      	b.n	8001344 <BLDC120DegConduction+0x22c>
	case 3 :
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 8001248:	4b40      	ldr	r3, [pc, #256]	; (800134c <BLDC120DegConduction+0x234>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2200      	movs	r2, #0
 800124e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, __HAL_TIM_GET_AUTORELOAD(&htim8) * pwm_duty);
 8001250:	4b3e      	ldr	r3, [pc, #248]	; (800134c <BLDC120DegConduction+0x234>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001256:	ee07 3a90 	vmov	s15, r3
 800125a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800125e:	edd7 7a00 	vldr	s15, [r7]
 8001262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001266:	4b39      	ldr	r3, [pc, #228]	; (800134c <BLDC120DegConduction+0x234>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800126e:	ee17 2a90 	vmov	r2, s15
 8001272:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8001274:	4b35      	ldr	r3, [pc, #212]	; (800134c <BLDC120DegConduction+0x234>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2200      	movs	r2, #0
 800127a:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800127c:	2201      	movs	r2, #1
 800127e:	2180      	movs	r1, #128	; 0x80
 8001280:	4833      	ldr	r0, [pc, #204]	; (8001350 <BLDC120DegConduction+0x238>)
 8001282:	f003 f849 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001286:	2200      	movs	r2, #0
 8001288:	2101      	movs	r1, #1
 800128a:	4832      	ldr	r0, [pc, #200]	; (8001354 <BLDC120DegConduction+0x23c>)
 800128c:	f003 f844 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001290:	2200      	movs	r2, #0
 8001292:	2102      	movs	r1, #2
 8001294:	482f      	ldr	r0, [pc, #188]	; (8001354 <BLDC120DegConduction+0x23c>)
 8001296:	f003 f83f 	bl	8004318 <HAL_GPIO_WritePin>
		break;
 800129a:	e053      	b.n	8001344 <BLDC120DegConduction+0x22c>
	case 4 :
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 800129c:	4b2b      	ldr	r3, [pc, #172]	; (800134c <BLDC120DegConduction+0x234>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2200      	movs	r2, #0
 80012a2:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 80012a4:	4b29      	ldr	r3, [pc, #164]	; (800134c <BLDC120DegConduction+0x234>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2200      	movs	r2, #0
 80012aa:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, __HAL_TIM_GET_AUTORELOAD(&htim8) * pwm_duty);
 80012ac:	4b27      	ldr	r3, [pc, #156]	; (800134c <BLDC120DegConduction+0x234>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b2:	ee07 3a90 	vmov	s15, r3
 80012b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012ba:	edd7 7a00 	vldr	s15, [r7]
 80012be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c2:	4b22      	ldr	r3, [pc, #136]	; (800134c <BLDC120DegConduction+0x234>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012ca:	ee17 2a90 	vmov	r2, s15
 80012ce:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80012d0:	2201      	movs	r2, #1
 80012d2:	2180      	movs	r1, #128	; 0x80
 80012d4:	481e      	ldr	r0, [pc, #120]	; (8001350 <BLDC120DegConduction+0x238>)
 80012d6:	f003 f81f 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80012da:	2200      	movs	r2, #0
 80012dc:	2101      	movs	r1, #1
 80012de:	481d      	ldr	r0, [pc, #116]	; (8001354 <BLDC120DegConduction+0x23c>)
 80012e0:	f003 f81a 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2102      	movs	r1, #2
 80012e8:	481a      	ldr	r0, [pc, #104]	; (8001354 <BLDC120DegConduction+0x23c>)
 80012ea:	f003 f815 	bl	8004318 <HAL_GPIO_WritePin>
		break;
 80012ee:	e029      	b.n	8001344 <BLDC120DegConduction+0x22c>
	case 5 :
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 80012f0:	4b16      	ldr	r3, [pc, #88]	; (800134c <BLDC120DegConduction+0x234>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2200      	movs	r2, #0
 80012f6:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <BLDC120DegConduction+0x234>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2200      	movs	r2, #0
 80012fe:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, __HAL_TIM_GET_AUTORELOAD(&htim8) * pwm_duty);
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <BLDC120DegConduction+0x234>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001306:	ee07 3a90 	vmov	s15, r3
 800130a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800130e:	edd7 7a00 	vldr	s15, [r7]
 8001312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001316:	4b0d      	ldr	r3, [pc, #52]	; (800134c <BLDC120DegConduction+0x234>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800131e:	ee17 2a90 	vmov	r2, s15
 8001322:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	2180      	movs	r1, #128	; 0x80
 8001328:	4809      	ldr	r0, [pc, #36]	; (8001350 <BLDC120DegConduction+0x238>)
 800132a:	f002 fff5 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800132e:	2201      	movs	r2, #1
 8001330:	2101      	movs	r1, #1
 8001332:	4808      	ldr	r0, [pc, #32]	; (8001354 <BLDC120DegConduction+0x23c>)
 8001334:	f002 fff0 	bl	8004318 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001338:	2200      	movs	r2, #0
 800133a:	2102      	movs	r1, #2
 800133c:	4805      	ldr	r0, [pc, #20]	; (8001354 <BLDC120DegConduction+0x23c>)
 800133e:	f002 ffeb 	bl	8004318 <HAL_GPIO_WritePin>
		break;
 8001342:	bf00      	nop
	}
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20000730 	.word	0x20000730
 8001350:	40020000 	.word	0x40020000
 8001354:	40020400 	.word	0x40020400

08001358 <BLDCFree>:

void BLDCFree(void) {
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 800135c:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <BLDCFree+0x40>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2200      	movs	r2, #0
 8001362:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <BLDCFree+0x40>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2200      	movs	r2, #0
 800136a:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 800136c:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <BLDCFree+0x40>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2200      	movs	r2, #0
 8001372:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001374:	2200      	movs	r2, #0
 8001376:	2180      	movs	r1, #128	; 0x80
 8001378:	4808      	ldr	r0, [pc, #32]	; (800139c <BLDCFree+0x44>)
 800137a:	f002 ffcd 	bl	8004318 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800137e:	2200      	movs	r2, #0
 8001380:	2101      	movs	r1, #1
 8001382:	4807      	ldr	r0, [pc, #28]	; (80013a0 <BLDCFree+0x48>)
 8001384:	f002 ffc8 	bl	8004318 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	2102      	movs	r1, #2
 800138c:	4804      	ldr	r0, [pc, #16]	; (80013a0 <BLDCFree+0x48>)
 800138e:	f002 ffc3 	bl	8004318 <HAL_GPIO_WritePin>
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000730 	.word	0x20000730
 800139c:	40020000 	.word	0x40020000
 80013a0:	40020400 	.word	0x40020400

080013a4 <BLDCStartCurrentSense>:
 * @param
 * @return
 * @note	Triggered by tim8(at the center of center aligned PWM.
 * 			Data will be automatically transfered to the variable by DMA
 */
void BLDCStartCurrentSense(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)curt_sense_data, ADC_CURT_SENSE_BUFFER_SIZE);
 80013a8:	2203      	movs	r2, #3
 80013aa:	4903      	ldr	r1, [pc, #12]	; (80013b8 <BLDCStartCurrentSense+0x14>)
 80013ac:	4803      	ldr	r0, [pc, #12]	; (80013bc <BLDCStartCurrentSense+0x18>)
 80013ae:	f001 fd97 	bl	8002ee0 <HAL_ADC_Start_DMA>
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000200 	.word	0x20000200
 80013bc:	20000224 	.word	0x20000224

080013c0 <HAL_ADC_ConvCpltCallback>:
 * ADC Conversion Complete Callback(unique function of HAL)
 * @param
 * @return
 * @note	for debugging
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	printf("%d %d %d\n", curt_sense_data[0], curt_sense_data[1], curt_sense_data[2]);
 80013c8:	4b07      	ldr	r3, [pc, #28]	; (80013e8 <HAL_ADC_ConvCpltCallback+0x28>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	4619      	mov	r1, r3
 80013ce:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <HAL_ADC_ConvCpltCallback+0x28>)
 80013d0:	885b      	ldrh	r3, [r3, #2]
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <HAL_ADC_ConvCpltCallback+0x28>)
 80013d6:	889b      	ldrh	r3, [r3, #4]
 80013d8:	4804      	ldr	r0, [pc, #16]	; (80013ec <HAL_ADC_ConvCpltCallback+0x2c>)
 80013da:	f006 f9fb 	bl	80077d4 <iprintf>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20000200 	.word	0x20000200
 80013ec:	080097b8 	.word	0x080097b8

080013f0 <BLDCEnable>:
/*
 * Enable BLDC Motor(Enable Gate Driver & Start TIM8 PWM Generation)
 * @param
 * @return
 */
void BLDCEnable(void) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);		//EN_GATE = HIGH
 80013f4:	2201      	movs	r2, #1
 80013f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013fa:	4814      	ldr	r0, [pc, #80]	; (800144c <BLDCEnable+0x5c>)
 80013fc:	f002 ff8c 	bl	8004318 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 8001400:	4b13      	ldr	r3, [pc, #76]	; (8001450 <BLDCEnable+0x60>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2200      	movs	r2, #0
 8001406:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <BLDCEnable+0x60>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2200      	movs	r2, #0
 800140e:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <BLDCEnable+0x60>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2200      	movs	r2, #0
 8001416:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, __HAL_TIM_GET_AUTORELOAD(&htim8) - 1);
 8001418:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <BLDCEnable+0x60>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800141e:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <BLDCEnable+0x60>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	3a01      	subs	r2, #1
 8001424:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001426:	2100      	movs	r1, #0
 8001428:	4809      	ldr	r0, [pc, #36]	; (8001450 <BLDCEnable+0x60>)
 800142a:	f003 ff11 	bl	8005250 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800142e:	2104      	movs	r1, #4
 8001430:	4807      	ldr	r0, [pc, #28]	; (8001450 <BLDCEnable+0x60>)
 8001432:	f003 ff0d 	bl	8005250 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001436:	2108      	movs	r1, #8
 8001438:	4805      	ldr	r0, [pc, #20]	; (8001450 <BLDCEnable+0x60>)
 800143a:	f003 ff09 	bl	8005250 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 800143e:	210c      	movs	r1, #12
 8001440:	4803      	ldr	r0, [pc, #12]	; (8001450 <BLDCEnable+0x60>)
 8001442:	f003 ff05 	bl	8005250 <HAL_TIM_PWM_Start>
}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40020000 	.word	0x40020000
 8001450:	20000730 	.word	0x20000730

08001454 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	607b      	str	r3, [r7, #4]
 800145e:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <MX_DMA_Init+0x4c>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	4a0f      	ldr	r2, [pc, #60]	; (80014a0 <MX_DMA_Init+0x4c>)
 8001464:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001468:	6313      	str	r3, [r2, #48]	; 0x30
 800146a:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <MX_DMA_Init+0x4c>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	203a      	movs	r0, #58	; 0x3a
 800147c:	f002 f9d3 	bl	8003826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001480:	203a      	movs	r0, #58	; 0x3a
 8001482:	f002 f9ec 	bl	800385e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	2100      	movs	r1, #0
 800148a:	2046      	movs	r0, #70	; 0x46
 800148c:	f002 f9cb 	bl	8003826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001490:	2046      	movs	r0, #70	; 0x46
 8001492:	f002 f9e4 	bl	800385e <HAL_NVIC_EnableIRQ>

}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023800 	.word	0x40023800

080014a4 <dma_printf_init>:
#include "dma_ring.h"
#include <stdbool.h>

struct dma_printf_info dmi;

void dma_printf_init(UART_HandleTypeDef *printf_huart){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
    dmi.huart = printf_huart;
 80014ac:	4a09      	ldr	r2, [pc, #36]	; (80014d4 <dma_printf_init+0x30>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
    dma_ring_init(&dmi.tx_ring);
 80014b4:	4807      	ldr	r0, [pc, #28]	; (80014d4 <dma_printf_init+0x30>)
 80014b6:	f000 f87d 	bl	80015b4 <dma_ring_init>
    dmi.sending = false;
 80014ba:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <dma_printf_init+0x30>)
 80014bc:	2200      	movs	r2, #0
 80014be:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    dmi.previous_send_len = 0;
 80014c2:	4b04      	ldr	r3, [pc, #16]	; (80014d4 <dma_printf_init+0x30>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	2000026c 	.word	0x2000026c

080014d8 <dma_printf_putc>:

void dma_printf_putc(uint8_t c){
 80014d8:	b590      	push	{r4, r7, lr}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	71fb      	strb	r3, [r7, #7]
    dma_ring_putc(&dmi.tx_ring, c);
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	4619      	mov	r1, r3
 80014e6:	4814      	ldr	r0, [pc, #80]	; (8001538 <dma_printf_putc+0x60>)
 80014e8:	f000 f87f 	bl	80015ea <dma_ring_putc>
    if(!dmi.sending){
 80014ec:	4b12      	ldr	r3, [pc, #72]	; (8001538 <dma_printf_putc+0x60>)
 80014ee:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d11b      	bne.n	800152e <dma_printf_putc+0x56>
        uint16_t len = (uint16_t)dma_ring_available_linear(&dmi.tx_ring);
 80014f6:	4810      	ldr	r0, [pc, #64]	; (8001538 <dma_printf_putc+0x60>)
 80014f8:	f000 f8ac 	bl	8001654 <dma_ring_available_linear>
 80014fc:	4603      	mov	r3, r0
 80014fe:	81fb      	strh	r3, [r7, #14]
        dmi.previous_send_len = len;
 8001500:	89fb      	ldrh	r3, [r7, #14]
 8001502:	4a0d      	ldr	r2, [pc, #52]	; (8001538 <dma_printf_putc+0x60>)
 8001504:	f8c2 3410 	str.w	r3, [r2, #1040]	; 0x410
        dmi.sending = true;
 8001508:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <dma_printf_putc+0x60>)
 800150a:	2201      	movs	r2, #1
 800150c:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <dma_printf_putc+0x60>)
 8001512:	f8d3 440c 	ldr.w	r4, [r3, #1036]	; 0x40c
 8001516:	4808      	ldr	r0, [pc, #32]	; (8001538 <dma_printf_putc+0x60>)
 8001518:	f000 f8bf 	bl	800169a <dma_ring_get_r_ptr>
 800151c:	4603      	mov	r3, r0
 800151e:	461a      	mov	r2, r3
 8001520:	4b05      	ldr	r3, [pc, #20]	; (8001538 <dma_printf_putc+0x60>)
 8001522:	4413      	add	r3, r2
 8001524:	89fa      	ldrh	r2, [r7, #14]
 8001526:	4619      	mov	r1, r3
 8001528:	4620      	mov	r0, r4
 800152a:	f004 fe11 	bl	8006150 <HAL_UART_Transmit_DMA>
    }
}
 800152e:	bf00      	nop
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	bd90      	pop	{r4, r7, pc}
 8001536:	bf00      	nop
 8001538:	2000026c 	.word	0x2000026c

0800153c <dma_printf_send_it>:

void dma_printf_send_it(UART_HandleTypeDef *printf_huart) {
 800153c:	b590      	push	{r4, r7, lr}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
    if(dmi.huart != printf_huart) return;
 8001544:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <dma_printf_send_it+0x74>)
 8001546:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	429a      	cmp	r2, r3
 800154e:	d12b      	bne.n	80015a8 <dma_printf_send_it+0x6c>

    dma_ring_forward_r_ptr(&dmi.tx_ring, dmi.previous_send_len);
 8001550:	4b17      	ldr	r3, [pc, #92]	; (80015b0 <dma_printf_send_it+0x74>)
 8001552:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001556:	4619      	mov	r1, r3
 8001558:	4815      	ldr	r0, [pc, #84]	; (80015b0 <dma_printf_send_it+0x74>)
 800155a:	f000 f8ab 	bl	80016b4 <dma_ring_forward_r_ptr>
    uint16_t len = (uint16_t)dma_ring_available_linear(&dmi.tx_ring);
 800155e:	4814      	ldr	r0, [pc, #80]	; (80015b0 <dma_printf_send_it+0x74>)
 8001560:	f000 f878 	bl	8001654 <dma_ring_available_linear>
 8001564:	4603      	mov	r3, r0
 8001566:	81fb      	strh	r3, [r7, #14]
    if (len > 0 ) {
 8001568:	89fb      	ldrh	r3, [r7, #14]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d017      	beq.n	800159e <dma_printf_send_it+0x62>
        dmi.previous_send_len = len;
 800156e:	89fb      	ldrh	r3, [r7, #14]
 8001570:	4a0f      	ldr	r2, [pc, #60]	; (80015b0 <dma_printf_send_it+0x74>)
 8001572:	f8c2 3410 	str.w	r3, [r2, #1040]	; 0x410
        dmi.sending = true;
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <dma_printf_send_it+0x74>)
 8001578:	2201      	movs	r2, #1
 800157a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
        HAL_UART_Transmit_DMA(dmi.huart, dmi.tx_ring.buf+dma_ring_get_r_ptr(&dmi.tx_ring), len);
 800157e:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <dma_printf_send_it+0x74>)
 8001580:	f8d3 440c 	ldr.w	r4, [r3, #1036]	; 0x40c
 8001584:	480a      	ldr	r0, [pc, #40]	; (80015b0 <dma_printf_send_it+0x74>)
 8001586:	f000 f888 	bl	800169a <dma_ring_get_r_ptr>
 800158a:	4603      	mov	r3, r0
 800158c:	461a      	mov	r2, r3
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <dma_printf_send_it+0x74>)
 8001590:	4413      	add	r3, r2
 8001592:	89fa      	ldrh	r2, [r7, #14]
 8001594:	4619      	mov	r1, r3
 8001596:	4620      	mov	r0, r4
 8001598:	f004 fdda 	bl	8006150 <HAL_UART_Transmit_DMA>
 800159c:	e005      	b.n	80015aa <dma_printf_send_it+0x6e>
    }else{
        dmi.sending = false;
 800159e:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <dma_printf_send_it+0x74>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 80015a6:	e000      	b.n	80015aa <dma_printf_send_it+0x6e>
    if(dmi.huart != printf_huart) return;
 80015a8:	bf00      	nop
    }
}
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd90      	pop	{r4, r7, pc}
 80015b0:	2000026c 	.word	0x2000026c

080015b4 <dma_ring_init>:
#include "dma_ring.h"
#include "main.h"
#include <stdio.h>

void dma_ring_init(struct dma_ring_buf *ring){
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  ring->buf_size = RING_BUF_SIZE;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015c2:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
  ring->w_ptr = 0;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
  ring->r_ptr = 0;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2200      	movs	r2, #0
 80015d2:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
  ring->overwrite_cnt = 0;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <dma_ring_putc>:
  *c = ring->buf[ring->r_ptr];
  ring->r_ptr = next_ptr;
  return RING_SUCCESS;
}

int dma_ring_putc(struct dma_ring_buf *ring, uint8_t c){
 80015ea:	b480      	push	{r7}
 80015ec:	b085      	sub	sp, #20
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	460b      	mov	r3, r1
 80015f4:	70fb      	strb	r3, [r7, #3]
  uint16_t next_ptr = ring->w_ptr+1;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80015fc:	3301      	adds	r3, #1
 80015fe:	81fb      	strh	r3, [r7, #14]
  if(next_ptr >= ring->buf_size) next_ptr = 0;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8001606:	89fa      	ldrh	r2, [r7, #14]
 8001608:	429a      	cmp	r2, r3
 800160a:	d301      	bcc.n	8001610 <dma_ring_putc+0x26>
 800160c:	2300      	movs	r3, #0
 800160e:	81fb      	strh	r3, [r7, #14]

  if(next_ptr == ring->r_ptr){
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8001616:	89fa      	ldrh	r2, [r7, #14]
 8001618:	429a      	cmp	r2, r3
 800161a:	d109      	bne.n	8001630 <dma_ring_putc+0x46>
    ring->overwrite_cnt++;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8001622:	3301      	adds	r3, #1
 8001624:	b29a      	uxth	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
    return RING_FAIL;
 800162c:	2301      	movs	r3, #1
 800162e:	e00b      	b.n	8001648 <dma_ring_putc+0x5e>
  }
  ring->buf[ring->w_ptr] = c;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8001636:	4619      	mov	r1, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	78fa      	ldrb	r2, [r7, #3]
 800163c:	545a      	strb	r2, [r3, r1]
  ring->w_ptr = next_ptr;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	89fa      	ldrh	r2, [r7, #14]
 8001642:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
  return RING_SUCCESS;
 8001646:	2300      	movs	r3, #0
}
 8001648:	4618      	mov	r0, r3
 800164a:	3714      	adds	r7, #20
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <dma_ring_available_linear>:
    return ring->w_ptr - ring->r_ptr;
  }else{
    return ring->buf_size + ring->w_ptr - ring->r_ptr;
  }
}
int dma_ring_available_linear(struct dma_ring_buf *ring){
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  if(ring->w_ptr >= ring->r_ptr){
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8001668:	429a      	cmp	r2, r3
 800166a:	d308      	bcc.n	800167e <dma_ring_available_linear+0x2a>
    return ring->w_ptr - ring->r_ptr;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8001672:	461a      	mov	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	e007      	b.n	800168e <dma_ring_available_linear+0x3a>
  }else{
    return ring->buf_size - ring->r_ptr;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8001684:	461a      	mov	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 800168c:	1ad3      	subs	r3, r2, r3
  }
}
 800168e:	4618      	mov	r0, r3
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr

0800169a <dma_ring_get_r_ptr>:

uint16_t dma_ring_get_w_ptr(struct dma_ring_buf *ring){
  return ring->w_ptr;
}

uint16_t dma_ring_get_r_ptr(struct dma_ring_buf *ring){
 800169a:	b480      	push	{r7}
 800169c:	b083      	sub	sp, #12
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
  return ring->r_ptr;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <dma_ring_forward_r_ptr>:

void dma_ring_forward_r_ptr(struct dma_ring_buf *ring, int len){
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  while(len > 0){
 80016be:	e018      	b.n	80016f2 <dma_ring_forward_r_ptr+0x3e>
    if(ring->r_ptr+1 >= ring->buf_size){
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 80016c6:	3301      	adds	r3, #1
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 80016ce:	4293      	cmp	r3, r2
 80016d0:	db04      	blt.n	80016dc <dma_ring_forward_r_ptr+0x28>
      ring->r_ptr = 0;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
 80016da:	e007      	b.n	80016ec <dma_ring_forward_r_ptr+0x38>
    }else{
      ring->r_ptr += 1;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 80016e2:	3301      	adds	r3, #1
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
    }
    len--;
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	603b      	str	r3, [r7, #0]
  while(len > 0){
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	dce3      	bgt.n	80016c0 <dma_ring_forward_r_ptr+0xc>
  }
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <DRV8305Init>:
/*
 * Initialize DRV8305
 * @param
 * @return
 */
void DRV8305Init(void) {
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	DRV8305Write(DRV8305_GATE_DRIVER_CONTROL, 0x0296);	//6 PWM mode -> 3 PWM mode
	DRV8305Write(DRV8305_SHUNT_AMP_CONTROL, 0x0715);	//Current Amp : x10 -> x20, current sense calibration on
	BLDCGetCurrentSenseOffset();						//get current sense offset(calibration)
	DRV8305Write(DRV8305_SHUNT_AMP_CONTROL, 0x0015);	//Current Amp : x10 -> x20, current sense calibration off
	*/
	DRV8305Write(DRV8305_GATE_DRIVER_CONTROL, 0x0216);	//6 PWM mode
 8001708:	f240 2116 	movw	r1, #534	; 0x216
 800170c:	2007      	movs	r0, #7
 800170e:	f000 f807 	bl	8001720 <DRV8305Write>
	DRV8305Write(DRV8305_SHUNT_AMP_CONTROL, 0x0015);	//Current Amp : x10 -> x20, current sense calibration off
 8001712:	2115      	movs	r1, #21
 8001714:	200a      	movs	r0, #10
 8001716:	f000 f803 	bl	8001720 <DRV8305Write>
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <DRV8305Write>:
 * Write Register
 * @param	address : DRV8305 regigster address(8bit)
 * 			data : data to write(11bit)
 * @return
 */
uint16_t DRV8305Write(uint8_t address, uint16_t data) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af02      	add	r7, sp, #8
 8001726:	4603      	mov	r3, r0
 8001728:	460a      	mov	r2, r1
 800172a:	71fb      	strb	r3, [r7, #7]
 800172c:	4613      	mov	r3, r2
 800172e:	80bb      	strh	r3, [r7, #4]
	uint16_t adr_data = (address << 11) | (data & 0x07FF);		//0(1bit) + address(4bit) + data(11bit) = 16bit
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	02db      	lsls	r3, r3, #11
 8001734:	b21a      	sxth	r2, r3
 8001736:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800173a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800173e:	b21b      	sxth	r3, r3
 8001740:	4313      	orrs	r3, r2
 8001742:	b21b      	sxth	r3, r3
 8001744:	81fb      	strh	r3, [r7, #14]
	uint8_t txdata[2] = {adr_data >> 8, adr_data & 0xFF};		//{msb8bit, lsb8bit}
 8001746:	89fb      	ldrh	r3, [r7, #14]
 8001748:	0a1b      	lsrs	r3, r3, #8
 800174a:	b29b      	uxth	r3, r3
 800174c:	b2db      	uxtb	r3, r3
 800174e:	733b      	strb	r3, [r7, #12]
 8001750:	89fb      	ldrh	r3, [r7, #14]
 8001752:	b2db      	uxtb	r3, r3
 8001754:	737b      	strb	r3, [r7, #13]
	uint8_t rxdata[2] = {};
 8001756:	2300      	movs	r3, #0
 8001758:	813b      	strh	r3, [r7, #8]
	DRV8305Select();
 800175a:	f000 f84d 	bl	80017f8 <DRV8305Select>
	HAL_SPI_TransmitReceive(&DRV8305_SPI_HANDLER, txdata, rxdata, 2, 1);
 800175e:	f107 0208 	add.w	r2, r7, #8
 8001762:	f107 010c 	add.w	r1, r7, #12
 8001766:	2301      	movs	r3, #1
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	2302      	movs	r3, #2
 800176c:	4809      	ldr	r0, [pc, #36]	; (8001794 <DRV8305Write+0x74>)
 800176e:	f003 faa7 	bl	8004cc0 <HAL_SPI_TransmitReceive>
	DRV8305Deselect();
 8001772:	f000 f84d 	bl	8001810 <DRV8305Deselect>
	return (((rxdata[0] & 0x07) << 8) | rxdata[1]);
 8001776:	7a3b      	ldrb	r3, [r7, #8]
 8001778:	021b      	lsls	r3, r3, #8
 800177a:	b21b      	sxth	r3, r3
 800177c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001780:	b21a      	sxth	r2, r3
 8001782:	7a7b      	ldrb	r3, [r7, #9]
 8001784:	b21b      	sxth	r3, r3
 8001786:	4313      	orrs	r3, r2
 8001788:	b21b      	sxth	r3, r3
 800178a:	b29b      	uxth	r3, r3
}
 800178c:	4618      	mov	r0, r3
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000680 	.word	0x20000680

08001798 <DRV8305Read>:
/*
 * Read Register
 * @param	address : DRV8305 regigster address(8bit)
 * @return	data in the designated address(11bit)
 */
uint16_t DRV8305Read(uint8_t address) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af02      	add	r7, sp, #8
 800179e:	4603      	mov	r3, r0
 80017a0:	71fb      	strb	r3, [r7, #7]
	uint8_t txdata[2] = {(address << 3) | 0x80, 0x00};
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	b25b      	sxtb	r3, r3
 80017a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	733b      	strb	r3, [r7, #12]
 80017b2:	2300      	movs	r3, #0
 80017b4:	737b      	strb	r3, [r7, #13]
	uint8_t rxdata[2] = {};
 80017b6:	2300      	movs	r3, #0
 80017b8:	813b      	strh	r3, [r7, #8]
	DRV8305Select();
 80017ba:	f000 f81d 	bl	80017f8 <DRV8305Select>
	HAL_SPI_TransmitReceive(&DRV8305_SPI_HANDLER, txdata, rxdata, 2, 1);
 80017be:	f107 0208 	add.w	r2, r7, #8
 80017c2:	f107 010c 	add.w	r1, r7, #12
 80017c6:	2301      	movs	r3, #1
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	2302      	movs	r3, #2
 80017cc:	4809      	ldr	r0, [pc, #36]	; (80017f4 <DRV8305Read+0x5c>)
 80017ce:	f003 fa77 	bl	8004cc0 <HAL_SPI_TransmitReceive>
	DRV8305Deselect();
 80017d2:	f000 f81d 	bl	8001810 <DRV8305Deselect>
	return (((rxdata[0] & 0x07) << 8) | rxdata[1]);
 80017d6:	7a3b      	ldrb	r3, [r7, #8]
 80017d8:	021b      	lsls	r3, r3, #8
 80017da:	b21b      	sxth	r3, r3
 80017dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80017e0:	b21a      	sxth	r2, r3
 80017e2:	7a7b      	ldrb	r3, [r7, #9]
 80017e4:	b21b      	sxth	r3, r3
 80017e6:	4313      	orrs	r3, r2
 80017e8:	b21b      	sxth	r3, r3
 80017ea:	b29b      	uxth	r3, r3
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000680 	.word	0x20000680

080017f8 <DRV8305Select>:
/*
 * Select
 * @param
 * @return
 */
static void DRV8305Select(void) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DRV8305_CS_PORT, DRV8305_CS_PIN, GPIO_PIN_RESET);
 80017fc:	2200      	movs	r2, #0
 80017fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001802:	4802      	ldr	r0, [pc, #8]	; (800180c <DRV8305Select+0x14>)
 8001804:	f002 fd88 	bl	8004318 <HAL_GPIO_WritePin>
}
 8001808:	bf00      	nop
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40020400 	.word	0x40020400

08001810 <DRV8305Deselect>:
/*
 * Deselect
 * @param
 * @return
 */
static void DRV8305Deselect(void) {
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DRV8305_CS_PORT, DRV8305_CS_PIN, GPIO_PIN_SET);
 8001814:	2201      	movs	r2, #1
 8001816:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800181a:	4802      	ldr	r0, [pc, #8]	; (8001824 <DRV8305Deselect+0x14>)
 800181c:	f002 fd7c 	bl	8004318 <HAL_GPIO_WritePin>
}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40020400 	.word	0x40020400

08001828 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b088      	sub	sp, #32
 800182c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182e:	f107 030c 	add.w	r3, r7, #12
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	605a      	str	r2, [r3, #4]
 8001838:	609a      	str	r2, [r3, #8]
 800183a:	60da      	str	r2, [r3, #12]
 800183c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	4b45      	ldr	r3, [pc, #276]	; (8001958 <MX_GPIO_Init+0x130>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a44      	ldr	r2, [pc, #272]	; (8001958 <MX_GPIO_Init+0x130>)
 8001848:	f043 0304 	orr.w	r3, r3, #4
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b42      	ldr	r3, [pc, #264]	; (8001958 <MX_GPIO_Init+0x130>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0304 	and.w	r3, r3, #4
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	607b      	str	r3, [r7, #4]
 800185e:	4b3e      	ldr	r3, [pc, #248]	; (8001958 <MX_GPIO_Init+0x130>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	4a3d      	ldr	r2, [pc, #244]	; (8001958 <MX_GPIO_Init+0x130>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6313      	str	r3, [r2, #48]	; 0x30
 800186a:	4b3b      	ldr	r3, [pc, #236]	; (8001958 <MX_GPIO_Init+0x130>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	603b      	str	r3, [r7, #0]
 800187a:	4b37      	ldr	r3, [pc, #220]	; (8001958 <MX_GPIO_Init+0x130>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a36      	ldr	r2, [pc, #216]	; (8001958 <MX_GPIO_Init+0x130>)
 8001880:	f043 0302 	orr.w	r3, r3, #2
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b34      	ldr	r3, [pc, #208]	; (8001958 <MX_GPIO_Init+0x130>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	603b      	str	r3, [r7, #0]
 8001890:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 8001892:	2200      	movs	r2, #0
 8001894:	f248 11d0 	movw	r1, #33232	; 0x81d0
 8001898:	4830      	ldr	r0, [pc, #192]	; (800195c <MX_GPIO_Init+0x134>)
 800189a:	f002 fd3d 	bl	8004318 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12, GPIO_PIN_RESET);
 800189e:	2200      	movs	r2, #0
 80018a0:	f241 0103 	movw	r1, #4099	; 0x1003
 80018a4:	482e      	ldr	r0, [pc, #184]	; (8001960 <MX_GPIO_Init+0x138>)
 80018a6:	f002 fd37 	bl	8004318 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA6 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8;
 80018aa:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80018ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b0:	2301      	movs	r3, #1
 80018b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018bc:	f107 030c 	add.w	r3, r7, #12
 80018c0:	4619      	mov	r1, r3
 80018c2:	4826      	ldr	r0, [pc, #152]	; (800195c <MX_GPIO_Init+0x134>)
 80018c4:	f002 fb76 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_15;
 80018c8:	f248 0380 	movw	r3, #32896	; 0x8080
 80018cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ce:	2301      	movs	r3, #1
 80018d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d6:	2303      	movs	r3, #3
 80018d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	4619      	mov	r1, r3
 80018e0:	481e      	ldr	r0, [pc, #120]	; (800195c <MX_GPIO_Init+0x134>)
 80018e2:	f002 fb67 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12;
 80018e6:	f241 0303 	movw	r3, #4099	; 0x1003
 80018ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ec:	2301      	movs	r3, #1
 80018ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f4:	2303      	movs	r3, #3
 80018f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f8:	f107 030c 	add.w	r3, r7, #12
 80018fc:	4619      	mov	r1, r3
 80018fe:	4818      	ldr	r0, [pc, #96]	; (8001960 <MX_GPIO_Init+0x138>)
 8001900:	f002 fb58 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001904:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001908:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800190e:	2301      	movs	r3, #1
 8001910:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001912:	f107 030c 	add.w	r3, r7, #12
 8001916:	4619      	mov	r1, r3
 8001918:	4811      	ldr	r0, [pc, #68]	; (8001960 <MX_GPIO_Init+0x138>)
 800191a:	f002 fb4b 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800191e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001922:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001924:	2300      	movs	r3, #0
 8001926:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001928:	2301      	movs	r3, #1
 800192a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800192c:	f107 030c 	add.w	r3, r7, #12
 8001930:	4619      	mov	r1, r3
 8001932:	480c      	ldr	r0, [pc, #48]	; (8001964 <MX_GPIO_Init+0x13c>)
 8001934:	f002 fb3e 	bl	8003fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001938:	2380      	movs	r3, #128	; 0x80
 800193a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800193c:	2300      	movs	r3, #0
 800193e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	4619      	mov	r1, r3
 800194a:	4805      	ldr	r0, [pc, #20]	; (8001960 <MX_GPIO_Init+0x138>)
 800194c:	f002 fb32 	bl	8003fb4 <HAL_GPIO_Init>

}
 8001950:	bf00      	nop
 8001952:	3720      	adds	r7, #32
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40023800 	.word	0x40023800
 800195c:	40020000 	.word	0x40020000
 8001960:	40020400 	.word	0x40020400
 8001964:	40020800 	.word	0x40020800

08001968 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6) {
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a16      	ldr	r2, [pc, #88]	; (80019d0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d125      	bne.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0x5e>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);

		}
		*/

		if (t >= 100) {
 800197a:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2b63      	cmp	r3, #99	; 0x63
 8001980:	dd1c      	ble.n	80019bc <HAL_TIM_PeriodElapsedCallback+0x54>
			HAL_ADC_Start(&hadc1);
 8001982:	4815      	ldr	r0, [pc, #84]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001984:	f001 f820 	bl	80029c8 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, 10);
 8001988:	210a      	movs	r1, #10
 800198a:	4813      	ldr	r0, [pc, #76]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800198c:	f001 f8e2 	bl	8002b54 <HAL_ADC_PollForConversion>
			adc_data = HAL_ADC_GetValue(&hadc1);
 8001990:	4811      	ldr	r0, [pc, #68]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001992:	f001 fb97 	bl	80030c4 <HAL_ADC_GetValue>
 8001996:	4603      	mov	r3, r0
 8001998:	b21a      	sxth	r2, r3
 800199a:	4b10      	ldr	r3, [pc, #64]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x74>)
 800199c:	801a      	strh	r2, [r3, #0]
			printf("%d\n", (int)adc_data);
 800199e:	4b0f      	ldr	r3, [pc, #60]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x74>)
 80019a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019a4:	4619      	mov	r1, r3
 80019a6:	480e      	ldr	r0, [pc, #56]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80019a8:	f005 ff14 	bl	80077d4 <iprintf>

			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 80019ac:	2140      	movs	r1, #64	; 0x40
 80019ae:	480d      	ldr	r0, [pc, #52]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80019b0:	f002 fccb 	bl	800434a <HAL_GPIO_TogglePin>
			t = 0;
 80019b4:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
		} else {
			t++;
		}
	}
}
 80019ba:	e004      	b.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0x5e>
			t++;
 80019bc:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	3301      	adds	r3, #1
 80019c2:	4a04      	ldr	r2, [pc, #16]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80019c4:	6013      	str	r3, [r2, #0]
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40001000 	.word	0x40001000
 80019d4:	20000208 	.word	0x20000208
 80019d8:	20000224 	.word	0x20000224
 80019dc:	2000020c 	.word	0x2000020c
 80019e0:	080097c4 	.word	0x080097c4
 80019e4:	40020000 	.word	0x40020000

080019e8 <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	71fb      	strb	r3, [r7, #7]
	dma_printf_putc(ch);
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff fd6f 	bl	80014d8 <dma_printf_putc>
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a08:	f000 ff06 	bl	8002818 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a0c:	f000 f86a 	bl	8001ae4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a10:	f7ff ff0a 	bl	8001828 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a14:	f7ff fd1e 	bl	8001454 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001a18:	f000 fdf4 	bl	8002604 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001a1c:	f000 f8f8 	bl	8001c10 <MX_SPI2_Init>
  MX_TIM8_Init();
 8001a20:	f000 fbd4 	bl	80021cc <MX_TIM8_Init>
  MX_SPI3_Init();
 8001a24:	f000 f92a 	bl	8001c7c <MX_SPI3_Init>
  MX_TIM6_Init();
 8001a28:	f000 fb9a 	bl	8002160 <MX_TIM6_Init>
  MX_ADC1_Init();
 8001a2c:	f7ff fa3c 	bl	8000ea8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001a30:	f000 fb12 	bl	8002058 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //wait after power on
  HAL_Delay(10);
 8001a34:	200a      	movs	r0, #10
 8001a36:	f000 ff61 	bl	80028fc <HAL_Delay>

  //printf settings
  dma_printf_init(&huart1);
 8001a3a:	4823      	ldr	r0, [pc, #140]	; (8001ac8 <main+0xc4>)
 8001a3c:	f7ff fd32 	bl	80014a4 <dma_printf_init>
  setbuf(stdin, NULL);
 8001a40:	4b22      	ldr	r3, [pc, #136]	; (8001acc <main+0xc8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2100      	movs	r1, #0
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f005 ff3f 	bl	80078cc <setbuf>
  setbuf(stdout, NULL);
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <main+0xc8>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	2100      	movs	r1, #0
 8001a56:	4618      	mov	r0, r3
 8001a58:	f005 ff38 	bl	80078cc <setbuf>
  setbuf(stderr, NULL);
 8001a5c:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <main+0xc8>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f005 ff31 	bl	80078cc <setbuf>
  printf("Hello BLDCDriver_v1!\n");
 8001a6a:	4819      	ldr	r0, [pc, #100]	; (8001ad0 <main+0xcc>)
 8001a6c:	f005 ff26 	bl	80078bc <puts>

  //dummy spi com(to avoid error at the first com)
  AS5147Read(AS5147_ANGLECOM);
 8001a70:	f643 70ff 	movw	r0, #16383	; 0x3fff
 8001a74:	f7ff fad2 	bl	800101c <AS5147Read>
  DRV8305Read(DRV8305_WARNING_WATCHDOG_RESET);
 8001a78:	2001      	movs	r0, #1
 8001a7a:	f7ff fe8d 	bl	8001798 <DRV8305Read>

  //current sense
  BLDCStartCurrentSense();
 8001a7e:	f7ff fc91 	bl	80013a4 <BLDCStartCurrentSense>

  //Enable BLDC and initialize gate-driver
  BLDCEnable();		//must be run before DRV8305Init()
 8001a82:	f7ff fcb5 	bl	80013f0 <BLDCEnable>
  DRV8305Init();
 8001a86:	f7ff fe3d 	bl	8001704 <DRV8305Init>

  while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) == GPIO_PIN_RESET);
 8001a8a:	bf00      	nop
 8001a8c:	2180      	movs	r1, #128	; 0x80
 8001a8e:	4811      	ldr	r0, [pc, #68]	; (8001ad4 <main+0xd0>)
 8001a90:	f002 fc2a 	bl	80042e8 <HAL_GPIO_ReadPin>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0f8      	beq.n	8001a8c <main+0x88>
//  BLDCCalibZeroPos();

  //start timer interrupt
  HAL_TIM_Base_Start_IT(&htim6);
 8001a9a:	480f      	ldr	r0, [pc, #60]	; (8001ad8 <main+0xd4>)
 8001a9c:	f003 fb89 	bl	80051b2 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	BLDC120DegConduction(BLDC_UtoV, 0.06f);
 8001aa0:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8001adc <main+0xd8>
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	f7ff fb37 	bl	8001118 <BLDC120DegConduction>
	HAL_Delay(500);
 8001aaa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aae:	f000 ff25 	bl	80028fc <HAL_Delay>
	BLDCFree();
 8001ab2:	f7ff fc51 	bl	8001358 <BLDCFree>
	HAL_Delay(500);
 8001ab6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aba:	f000 ff1f 	bl	80028fc <HAL_Delay>
	  //LED
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8001abe:	2110      	movs	r1, #16
 8001ac0:	4807      	ldr	r0, [pc, #28]	; (8001ae0 <main+0xdc>)
 8001ac2:	f002 fc42 	bl	800434a <HAL_GPIO_TogglePin>
	BLDC120DegConduction(BLDC_UtoV, 0.06f);
 8001ac6:	e7eb      	b.n	8001aa0 <main+0x9c>
 8001ac8:	200009d4 	.word	0x200009d4
 8001acc:	20000014 	.word	0x20000014
 8001ad0:	080097c8 	.word	0x080097c8
 8001ad4:	40020400 	.word	0x40020400
 8001ad8:	20000770 	.word	0x20000770
 8001adc:	3d75c28f 	.word	0x3d75c28f
 8001ae0:	40020000 	.word	0x40020000

08001ae4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b094      	sub	sp, #80	; 0x50
 8001ae8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aea:	f107 0320 	add.w	r3, r7, #32
 8001aee:	2230      	movs	r2, #48	; 0x30
 8001af0:	2100      	movs	r1, #0
 8001af2:	4618      	mov	r0, r3
 8001af4:	f005 fa0a 	bl	8006f0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	4b28      	ldr	r3, [pc, #160]	; (8001bb0 <SystemClock_Config+0xcc>)
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b10:	4a27      	ldr	r2, [pc, #156]	; (8001bb0 <SystemClock_Config+0xcc>)
 8001b12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b16:	6413      	str	r3, [r2, #64]	; 0x40
 8001b18:	4b25      	ldr	r3, [pc, #148]	; (8001bb0 <SystemClock_Config+0xcc>)
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b24:	2300      	movs	r3, #0
 8001b26:	607b      	str	r3, [r7, #4]
 8001b28:	4b22      	ldr	r3, [pc, #136]	; (8001bb4 <SystemClock_Config+0xd0>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a21      	ldr	r2, [pc, #132]	; (8001bb4 <SystemClock_Config+0xd0>)
 8001b2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b32:	6013      	str	r3, [r2, #0]
 8001b34:	4b1f      	ldr	r3, [pc, #124]	; (8001bb4 <SystemClock_Config+0xd0>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b40:	2302      	movs	r3, #2
 8001b42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b44:	2301      	movs	r3, #1
 8001b46:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b48:	2310      	movs	r3, #16
 8001b4a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b50:	2300      	movs	r3, #0
 8001b52:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b54:	2308      	movs	r3, #8
 8001b56:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001b58:	23a8      	movs	r3, #168	; 0xa8
 8001b5a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b60:	2304      	movs	r3, #4
 8001b62:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b64:	f107 0320 	add.w	r3, r7, #32
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f002 fc09 	bl	8004380 <HAL_RCC_OscConfig>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b74:	f000 f844 	bl	8001c00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b78:	230f      	movs	r3, #15
 8001b7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b84:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b8e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b90:	f107 030c 	add.w	r3, r7, #12
 8001b94:	2105      	movs	r1, #5
 8001b96:	4618      	mov	r0, r3
 8001b98:	f002 fe62 	bl	8004860 <HAL_RCC_ClockConfig>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001ba2:	f000 f82d 	bl	8001c00 <Error_Handler>
  }
}
 8001ba6:	bf00      	nop
 8001ba8:	3750      	adds	r7, #80	; 0x50
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40007000 	.word	0x40007000

08001bb8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
//UART Callback for printf(...)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
	uart_flag=1;
 8001bc0:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <HAL_UART_RxCpltCallback+0x20>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1, uart_buf, 4);
 8001bc6:	2204      	movs	r2, #4
 8001bc8:	4904      	ldr	r1, [pc, #16]	; (8001bdc <HAL_UART_RxCpltCallback+0x24>)
 8001bca:	4805      	ldr	r0, [pc, #20]	; (8001be0 <HAL_UART_RxCpltCallback+0x28>)
 8001bcc:	f004 fa6b 	bl	80060a6 <HAL_UART_Receive_IT>
}
 8001bd0:	bf00      	nop
 8001bd2:	3708      	adds	r7, #8
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	20000206 	.word	0x20000206
 8001bdc:	20000000 	.word	0x20000000
 8001be0:	200009d4 	.word	0x200009d4

08001be4 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
    uart_com_send_it(huart);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f000 fc53 	bl	8002498 <uart_com_send_it>
    dma_printf_send_it(huart);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff fca2 	bl	800153c <dma_printf_send_it>
}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001c14:	4b17      	ldr	r3, [pc, #92]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c16:	4a18      	ldr	r2, [pc, #96]	; (8001c78 <MX_SPI2_Init+0x68>)
 8001c18:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c1a:	4b16      	ldr	r3, [pc, #88]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c20:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c22:	4b14      	ldr	r3, [pc, #80]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c28:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c2e:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c34:	4b0f      	ldr	r3, [pc, #60]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c36:	2201      	movs	r2, #1
 8001c38:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c3a:	4b0e      	ldr	r3, [pc, #56]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c40:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c42:	4b0c      	ldr	r3, [pc, #48]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c44:	2218      	movs	r2, #24
 8001c46:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c48:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c4e:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c54:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001c5a:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c5c:	220a      	movs	r2, #10
 8001c5e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c60:	4804      	ldr	r0, [pc, #16]	; (8001c74 <MX_SPI2_Init+0x64>)
 8001c62:	f002 ffc9 	bl	8004bf8 <HAL_SPI_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001c6c:	f7ff ffc8 	bl	8001c00 <Error_Handler>
  }

}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000680 	.word	0x20000680
 8001c78:	40003800 	.word	0x40003800

08001c7c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8001c80:	4b17      	ldr	r3, [pc, #92]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c82:	4a18      	ldr	r2, [pc, #96]	; (8001ce4 <MX_SPI3_Init+0x68>)
 8001c84:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001c86:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c8c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001c8e:	4b14      	ldr	r3, [pc, #80]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c94:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c9a:	4b11      	ldr	r3, [pc, #68]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cac:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001cae:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cb0:	2208      	movs	r2, #8
 8001cb2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cb4:	4b0a      	ldr	r3, [pc, #40]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cc0:	4b07      	ldr	r3, [pc, #28]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cc8:	220a      	movs	r2, #10
 8001cca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001ccc:	4804      	ldr	r0, [pc, #16]	; (8001ce0 <MX_SPI3_Init+0x64>)
 8001cce:	f002 ff93 	bl	8004bf8 <HAL_SPI_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001cd8:	f7ff ff92 	bl	8001c00 <Error_Handler>
  }

}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	200006d8 	.word	0x200006d8
 8001ce4:	40003c00 	.word	0x40003c00

08001ce8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08c      	sub	sp, #48	; 0x30
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf0:	f107 031c 	add.w	r3, r7, #28
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a33      	ldr	r2, [pc, #204]	; (8001dd4 <HAL_SPI_MspInit+0xec>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d12d      	bne.n	8001d66 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61bb      	str	r3, [r7, #24]
 8001d0e:	4b32      	ldr	r3, [pc, #200]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	4a31      	ldr	r2, [pc, #196]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d18:	6413      	str	r3, [r2, #64]	; 0x40
 8001d1a:	4b2f      	ldr	r3, [pc, #188]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d22:	61bb      	str	r3, [r7, #24]
 8001d24:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	4b2b      	ldr	r3, [pc, #172]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a2a      	ldr	r2, [pc, #168]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d30:	f043 0302 	orr.w	r3, r3, #2
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b28      	ldr	r3, [pc, #160]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	617b      	str	r3, [r7, #20]
 8001d40:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001d42:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d50:	2303      	movs	r3, #3
 8001d52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d54:	2305      	movs	r3, #5
 8001d56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 031c 	add.w	r3, r7, #28
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	481f      	ldr	r0, [pc, #124]	; (8001ddc <HAL_SPI_MspInit+0xf4>)
 8001d60:	f002 f928 	bl	8003fb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001d64:	e031      	b.n	8001dca <HAL_SPI_MspInit+0xe2>
  else if(spiHandle->Instance==SPI3)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a1d      	ldr	r2, [pc, #116]	; (8001de0 <HAL_SPI_MspInit+0xf8>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d12c      	bne.n	8001dca <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]
 8001d74:	4b18      	ldr	r3, [pc, #96]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d78:	4a17      	ldr	r2, [pc, #92]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001d80:	4b15      	ldr	r3, [pc, #84]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d94:	4a10      	ldr	r2, [pc, #64]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d96:	f043 0304 	orr.w	r3, r3, #4
 8001d9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9c:	4b0e      	ldr	r3, [pc, #56]	; (8001dd8 <HAL_SPI_MspInit+0xf0>)
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da0:	f003 0304 	and.w	r3, r3, #4
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001da8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dae:	2302      	movs	r3, #2
 8001db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db6:	2303      	movs	r3, #3
 8001db8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dba:	2306      	movs	r3, #6
 8001dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dbe:	f107 031c 	add.w	r3, r7, #28
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4807      	ldr	r0, [pc, #28]	; (8001de4 <HAL_SPI_MspInit+0xfc>)
 8001dc6:	f002 f8f5 	bl	8003fb4 <HAL_GPIO_Init>
}
 8001dca:	bf00      	nop
 8001dcc:	3730      	adds	r7, #48	; 0x30
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40003800 	.word	0x40003800
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40020400 	.word	0x40020400
 8001de0:	40003c00 	.word	0x40003c00
 8001de4:	40020800 	.word	0x40020800

08001de8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <HAL_MspInit+0x4c>)
 8001df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df6:	4a0f      	ldr	r2, [pc, #60]	; (8001e34 <HAL_MspInit+0x4c>)
 8001df8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dfc:	6453      	str	r3, [r2, #68]	; 0x44
 8001dfe:	4b0d      	ldr	r3, [pc, #52]	; (8001e34 <HAL_MspInit+0x4c>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	603b      	str	r3, [r7, #0]
 8001e0e:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <HAL_MspInit+0x4c>)
 8001e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e12:	4a08      	ldr	r2, [pc, #32]	; (8001e34 <HAL_MspInit+0x4c>)
 8001e14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e18:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1a:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <HAL_MspInit+0x4c>)
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e22:	603b      	str	r3, [r7, #0]
 8001e24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	40023800 	.word	0x40023800

08001e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e46:	b480      	push	{r7}
 8001e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e4a:	e7fe      	b.n	8001e4a <HardFault_Handler+0x4>

08001e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e50:	e7fe      	b.n	8001e50 <MemManage_Handler+0x4>

08001e52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e52:	b480      	push	{r7}
 8001e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e56:	e7fe      	b.n	8001e56 <BusFault_Handler+0x4>

08001e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e5c:	e7fe      	b.n	8001e5c <UsageFault_Handler+0x4>

08001e5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e8c:	f000 fd16 	bl	80028bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e90:	bf00      	nop
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e98:	4802      	ldr	r0, [pc, #8]	; (8001ea4 <ADC_IRQHandler+0x10>)
 8001e9a:	f000 fedf 	bl	8002c5c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	20000224 	.word	0x20000224

08001ea8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001eac:	4802      	ldr	r0, [pc, #8]	; (8001eb8 <USART1_IRQHandler+0x10>)
 8001eae:	f004 f9bb 	bl	8006228 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	200009d4 	.word	0x200009d4

08001ebc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ec0:	4802      	ldr	r0, [pc, #8]	; (8001ecc <TIM6_DAC_IRQHandler+0x10>)
 8001ec2:	f003 fa03 	bl	80052cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000770 	.word	0x20000770

08001ed0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001ed4:	4802      	ldr	r0, [pc, #8]	; (8001ee0 <DMA2_Stream2_IRQHandler+0x10>)
 8001ed6:	f001 fe05 	bl	8003ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000974 	.word	0x20000974

08001ee4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001ee8:	4802      	ldr	r0, [pc, #8]	; (8001ef4 <DMA2_Stream7_IRQHandler+0x10>)
 8001eea:	f001 fdfb 	bl	8003ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000914 	.word	0x20000914

08001ef8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
 8001f08:	e00a      	b.n	8001f20 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f0a:	f3af 8000 	nop.w
 8001f0e:	4601      	mov	r1, r0
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	1c5a      	adds	r2, r3, #1
 8001f14:	60ba      	str	r2, [r7, #8]
 8001f16:	b2ca      	uxtb	r2, r1
 8001f18:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	697a      	ldr	r2, [r7, #20]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	dbf0      	blt.n	8001f0a <_read+0x12>
	}

return len;
 8001f28:	687b      	ldr	r3, [r7, #4]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b086      	sub	sp, #24
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	60f8      	str	r0, [r7, #12]
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
 8001f42:	e009      	b.n	8001f58 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	1c5a      	adds	r2, r3, #1
 8001f48:	60ba      	str	r2, [r7, #8]
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fd4b 	bl	80019e8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	3301      	adds	r3, #1
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	dbf1      	blt.n	8001f44 <_write+0x12>
	}
	return len;
 8001f60:	687b      	ldr	r3, [r7, #4]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <_close>:

int _close(int file)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
	return -1;
 8001f72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
 8001f8a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f92:	605a      	str	r2, [r3, #4]
	return 0;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <_isatty>:

int _isatty(int file)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
	return 1;
 8001faa:	2301      	movs	r3, #1
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
	return 0;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
	...

08001fd4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001fdc:	4b11      	ldr	r3, [pc, #68]	; (8002024 <_sbrk+0x50>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d102      	bne.n	8001fea <_sbrk+0x16>
		heap_end = &end;
 8001fe4:	4b0f      	ldr	r3, [pc, #60]	; (8002024 <_sbrk+0x50>)
 8001fe6:	4a10      	ldr	r2, [pc, #64]	; (8002028 <_sbrk+0x54>)
 8001fe8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001fea:	4b0e      	ldr	r3, [pc, #56]	; (8002024 <_sbrk+0x50>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001ff0:	4b0c      	ldr	r3, [pc, #48]	; (8002024 <_sbrk+0x50>)
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	466a      	mov	r2, sp
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d907      	bls.n	800200e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001ffe:	f004 ff5b 	bl	8006eb8 <__errno>
 8002002:	4602      	mov	r2, r0
 8002004:	230c      	movs	r3, #12
 8002006:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002008:	f04f 33ff 	mov.w	r3, #4294967295
 800200c:	e006      	b.n	800201c <_sbrk+0x48>
	}

	heap_end += incr;
 800200e:	4b05      	ldr	r3, [pc, #20]	; (8002024 <_sbrk+0x50>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4413      	add	r3, r2
 8002016:	4a03      	ldr	r2, [pc, #12]	; (8002024 <_sbrk+0x50>)
 8002018:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800201a:	68fb      	ldr	r3, [r7, #12]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20000210 	.word	0x20000210
 8002028:	20000a20 	.word	0x20000a20

0800202c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002030:	4b08      	ldr	r3, [pc, #32]	; (8002054 <SystemInit+0x28>)
 8002032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002036:	4a07      	ldr	r2, [pc, #28]	; (8002054 <SystemInit+0x28>)
 8002038:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800203c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002040:	4b04      	ldr	r3, [pc, #16]	; (8002054 <SystemInit+0x28>)
 8002042:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002046:	609a      	str	r2, [r3, #8]
#endif
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b08e      	sub	sp, #56	; 0x38
 800205c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800205e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	605a      	str	r2, [r3, #4]
 8002068:	609a      	str	r2, [r3, #8]
 800206a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800206c:	f107 0320 	add.w	r3, r7, #32
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002076:	1d3b      	adds	r3, r7, #4
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
 8002084:	615a      	str	r2, [r3, #20]
 8002086:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8002088:	4b34      	ldr	r3, [pc, #208]	; (800215c <MX_TIM2_Init+0x104>)
 800208a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800208e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4200-1;
 8002090:	4b32      	ldr	r3, [pc, #200]	; (800215c <MX_TIM2_Init+0x104>)
 8002092:	f241 0267 	movw	r2, #4199	; 0x1067
 8002096:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002098:	4b30      	ldr	r3, [pc, #192]	; (800215c <MX_TIM2_Init+0x104>)
 800209a:	2220      	movs	r2, #32
 800209c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800209e:	4b2f      	ldr	r3, [pc, #188]	; (800215c <MX_TIM2_Init+0x104>)
 80020a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020a6:	4b2d      	ldr	r3, [pc, #180]	; (800215c <MX_TIM2_Init+0x104>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020ac:	4b2b      	ldr	r3, [pc, #172]	; (800215c <MX_TIM2_Init+0x104>)
 80020ae:	2280      	movs	r2, #128	; 0x80
 80020b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020b2:	482a      	ldr	r0, [pc, #168]	; (800215c <MX_TIM2_Init+0x104>)
 80020b4:	f003 f852 	bl	800515c <HAL_TIM_Base_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80020be:	f7ff fd9f 	bl	8001c00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020c6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020cc:	4619      	mov	r1, r3
 80020ce:	4823      	ldr	r0, [pc, #140]	; (800215c <MX_TIM2_Init+0x104>)
 80020d0:	f003 faca 	bl	8005668 <HAL_TIM_ConfigClockSource>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80020da:	f7ff fd91 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020de:	481f      	ldr	r0, [pc, #124]	; (800215c <MX_TIM2_Init+0x104>)
 80020e0:	f003 f88b 	bl	80051fa <HAL_TIM_PWM_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80020ea:	f7ff fd89 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80020ee:	2350      	movs	r3, #80	; 0x50
 80020f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020f6:	f107 0320 	add.w	r3, r7, #32
 80020fa:	4619      	mov	r1, r3
 80020fc:	4817      	ldr	r0, [pc, #92]	; (800215c <MX_TIM2_Init+0x104>)
 80020fe:	f003 fea3 	bl	8005e48 <HAL_TIMEx_MasterConfigSynchronization>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002108:	f7ff fd7a 	bl	8001c00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800210c:	2360      	movs	r3, #96	; 0x60
 800210e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002110:	2300      	movs	r3, #0
 8002112:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002114:	2300      	movs	r3, #0
 8002116:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800211c:	1d3b      	adds	r3, r7, #4
 800211e:	2200      	movs	r2, #0
 8002120:	4619      	mov	r1, r3
 8002122:	480e      	ldr	r0, [pc, #56]	; (800215c <MX_TIM2_Init+0x104>)
 8002124:	f003 f9da 	bl	80054dc <HAL_TIM_PWM_ConfigChannel>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800212e:	f7ff fd67 	bl	8001c00 <Error_Handler>
  }
  sConfigOC.Pulse = 998;
 8002132:	f240 33e6 	movw	r3, #998	; 0x3e6
 8002136:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002138:	1d3b      	adds	r3, r7, #4
 800213a:	2204      	movs	r2, #4
 800213c:	4619      	mov	r1, r3
 800213e:	4807      	ldr	r0, [pc, #28]	; (800215c <MX_TIM2_Init+0x104>)
 8002140:	f003 f9cc 	bl	80054dc <HAL_TIM_PWM_ConfigChannel>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 800214a:	f7ff fd59 	bl	8001c00 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 800214e:	4803      	ldr	r0, [pc, #12]	; (800215c <MX_TIM2_Init+0x104>)
 8002150:	f000 f942 	bl	80023d8 <HAL_TIM_MspPostInit>

}
 8002154:	bf00      	nop
 8002156:	3738      	adds	r7, #56	; 0x38
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	200007b0 	.word	0x200007b0

08002160 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002166:	463b      	mov	r3, r7
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 800216e:	4b15      	ldr	r3, [pc, #84]	; (80021c4 <MX_TIM6_Init+0x64>)
 8002170:	4a15      	ldr	r2, [pc, #84]	; (80021c8 <MX_TIM6_Init+0x68>)
 8002172:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002174:	4b13      	ldr	r3, [pc, #76]	; (80021c4 <MX_TIM6_Init+0x64>)
 8002176:	2200      	movs	r2, #0
 8002178:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800217a:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <MX_TIM6_Init+0x64>)
 800217c:	2200      	movs	r2, #0
 800217e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 8400;
 8002180:	4b10      	ldr	r3, [pc, #64]	; (80021c4 <MX_TIM6_Init+0x64>)
 8002182:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8002186:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002188:	4b0e      	ldr	r3, [pc, #56]	; (80021c4 <MX_TIM6_Init+0x64>)
 800218a:	2200      	movs	r2, #0
 800218c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800218e:	480d      	ldr	r0, [pc, #52]	; (80021c4 <MX_TIM6_Init+0x64>)
 8002190:	f002 ffe4 	bl	800515c <HAL_TIM_Base_Init>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800219a:	f7ff fd31 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800219e:	2300      	movs	r3, #0
 80021a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a2:	2300      	movs	r3, #0
 80021a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80021a6:	463b      	mov	r3, r7
 80021a8:	4619      	mov	r1, r3
 80021aa:	4806      	ldr	r0, [pc, #24]	; (80021c4 <MX_TIM6_Init+0x64>)
 80021ac:	f003 fe4c 	bl	8005e48 <HAL_TIMEx_MasterConfigSynchronization>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80021b6:	f7ff fd23 	bl	8001c00 <Error_Handler>
  }

}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000770 	.word	0x20000770
 80021c8:	40001000 	.word	0x40001000

080021cc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b092      	sub	sp, #72	; 0x48
 80021d0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
 80021ec:	615a      	str	r2, [r3, #20]
 80021ee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021f0:	1d3b      	adds	r3, r7, #4
 80021f2:	2220      	movs	r2, #32
 80021f4:	2100      	movs	r1, #0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f004 fe88 	bl	8006f0c <memset>

  htim8.Instance = TIM8;
 80021fc:	4b45      	ldr	r3, [pc, #276]	; (8002314 <MX_TIM8_Init+0x148>)
 80021fe:	4a46      	ldr	r2, [pc, #280]	; (8002318 <MX_TIM8_Init+0x14c>)
 8002200:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002202:	4b44      	ldr	r3, [pc, #272]	; (8002314 <MX_TIM8_Init+0x148>)
 8002204:	2200      	movs	r2, #0
 8002206:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002208:	4b42      	ldr	r3, [pc, #264]	; (8002314 <MX_TIM8_Init+0x148>)
 800220a:	2220      	movs	r2, #32
 800220c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 2100-1;
 800220e:	4b41      	ldr	r3, [pc, #260]	; (8002314 <MX_TIM8_Init+0x148>)
 8002210:	f640 0233 	movw	r2, #2099	; 0x833
 8002214:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002216:	4b3f      	ldr	r3, [pc, #252]	; (8002314 <MX_TIM8_Init+0x148>)
 8002218:	2200      	movs	r2, #0
 800221a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800221c:	4b3d      	ldr	r3, [pc, #244]	; (8002314 <MX_TIM8_Init+0x148>)
 800221e:	2200      	movs	r2, #0
 8002220:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002222:	4b3c      	ldr	r3, [pc, #240]	; (8002314 <MX_TIM8_Init+0x148>)
 8002224:	2200      	movs	r2, #0
 8002226:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002228:	483a      	ldr	r0, [pc, #232]	; (8002314 <MX_TIM8_Init+0x148>)
 800222a:	f002 ffe6 	bl	80051fa <HAL_TIM_PWM_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002234:	f7ff fce4 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8002238:	2370      	movs	r3, #112	; 0x70
 800223a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800223c:	2300      	movs	r3, #0
 800223e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002240:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002244:	4619      	mov	r1, r3
 8002246:	4833      	ldr	r0, [pc, #204]	; (8002314 <MX_TIM8_Init+0x148>)
 8002248:	f003 fdfe 	bl	8005e48 <HAL_TIMEx_MasterConfigSynchronization>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002252:	f7ff fcd5 	bl	8001c00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002256:	2360      	movs	r3, #96	; 0x60
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800225a:	2300      	movs	r3, #0
 800225c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800225e:	2300      	movs	r3, #0
 8002260:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002262:	2300      	movs	r3, #0
 8002264:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002266:	2300      	movs	r3, #0
 8002268:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800226a:	2300      	movs	r3, #0
 800226c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800226e:	2300      	movs	r3, #0
 8002270:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002272:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002276:	2200      	movs	r2, #0
 8002278:	4619      	mov	r1, r3
 800227a:	4826      	ldr	r0, [pc, #152]	; (8002314 <MX_TIM8_Init+0x148>)
 800227c:	f003 f92e 	bl	80054dc <HAL_TIM_PWM_ConfigChannel>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8002286:	f7ff fcbb 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800228a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800228e:	2204      	movs	r2, #4
 8002290:	4619      	mov	r1, r3
 8002292:	4820      	ldr	r0, [pc, #128]	; (8002314 <MX_TIM8_Init+0x148>)
 8002294:	f003 f922 	bl	80054dc <HAL_TIM_PWM_ConfigChannel>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800229e:	f7ff fcaf 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a6:	2208      	movs	r2, #8
 80022a8:	4619      	mov	r1, r3
 80022aa:	481a      	ldr	r0, [pc, #104]	; (8002314 <MX_TIM8_Init+0x148>)
 80022ac:	f003 f916 	bl	80054dc <HAL_TIM_PWM_ConfigChannel>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 80022b6:	f7ff fca3 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80022ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022be:	220c      	movs	r2, #12
 80022c0:	4619      	mov	r1, r3
 80022c2:	4814      	ldr	r0, [pc, #80]	; (8002314 <MX_TIM8_Init+0x148>)
 80022c4:	f003 f90a 	bl	80054dc <HAL_TIM_PWM_ConfigChannel>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_TIM8_Init+0x106>
  {
    Error_Handler();
 80022ce:	f7ff fc97 	bl	8001c00 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80022d2:	2300      	movs	r3, #0
 80022d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80022d6:	2300      	movs	r3, #0
 80022d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80022e2:	2300      	movs	r3, #0
 80022e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80022e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80022ec:	2300      	movs	r3, #0
 80022ee:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80022f0:	1d3b      	adds	r3, r7, #4
 80022f2:	4619      	mov	r1, r3
 80022f4:	4807      	ldr	r0, [pc, #28]	; (8002314 <MX_TIM8_Init+0x148>)
 80022f6:	f003 fe23 	bl	8005f40 <HAL_TIMEx_ConfigBreakDeadTime>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 8002300:	f7ff fc7e 	bl	8001c00 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8002304:	4803      	ldr	r0, [pc, #12]	; (8002314 <MX_TIM8_Init+0x148>)
 8002306:	f000 f867 	bl	80023d8 <HAL_TIM_MspPostInit>

}
 800230a:	bf00      	nop
 800230c:	3748      	adds	r7, #72	; 0x48
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20000730 	.word	0x20000730
 8002318:	40010400 	.word	0x40010400

0800231c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800232c:	d10e      	bne.n	800234c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	4b16      	ldr	r3, [pc, #88]	; (800238c <HAL_TIM_Base_MspInit+0x70>)
 8002334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002336:	4a15      	ldr	r2, [pc, #84]	; (800238c <HAL_TIM_Base_MspInit+0x70>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6413      	str	r3, [r2, #64]	; 0x40
 800233e:	4b13      	ldr	r3, [pc, #76]	; (800238c <HAL_TIM_Base_MspInit+0x70>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800234a:	e01a      	b.n	8002382 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM6)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a0f      	ldr	r2, [pc, #60]	; (8002390 <HAL_TIM_Base_MspInit+0x74>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d115      	bne.n	8002382 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	4b0c      	ldr	r3, [pc, #48]	; (800238c <HAL_TIM_Base_MspInit+0x70>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	4a0b      	ldr	r2, [pc, #44]	; (800238c <HAL_TIM_Base_MspInit+0x70>)
 8002360:	f043 0310 	orr.w	r3, r3, #16
 8002364:	6413      	str	r3, [r2, #64]	; 0x40
 8002366:	4b09      	ldr	r3, [pc, #36]	; (800238c <HAL_TIM_Base_MspInit+0x70>)
 8002368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236a:	f003 0310 	and.w	r3, r3, #16
 800236e:	60bb      	str	r3, [r7, #8]
 8002370:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002372:	2200      	movs	r2, #0
 8002374:	2100      	movs	r1, #0
 8002376:	2036      	movs	r0, #54	; 0x36
 8002378:	f001 fa55 	bl	8003826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800237c:	2036      	movs	r0, #54	; 0x36
 800237e:	f001 fa6e 	bl	800385e <HAL_NVIC_EnableIRQ>
}
 8002382:	bf00      	nop
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40023800 	.word	0x40023800
 8002390:	40001000 	.word	0x40001000

08002394 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a0b      	ldr	r2, [pc, #44]	; (80023d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d10d      	bne.n	80023c2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	4b0a      	ldr	r3, [pc, #40]	; (80023d4 <HAL_TIM_PWM_MspInit+0x40>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ae:	4a09      	ldr	r2, [pc, #36]	; (80023d4 <HAL_TIM_PWM_MspInit+0x40>)
 80023b0:	f043 0302 	orr.w	r3, r3, #2
 80023b4:	6453      	str	r3, [r2, #68]	; 0x44
 80023b6:	4b07      	ldr	r3, [pc, #28]	; (80023d4 <HAL_TIM_PWM_MspInit+0x40>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80023c2:	bf00      	nop
 80023c4:	3714      	adds	r7, #20
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	40010400 	.word	0x40010400
 80023d4:	40023800 	.word	0x40023800

080023d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08a      	sub	sp, #40	; 0x28
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 0314 	add.w	r3, r7, #20
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023f8:	d11e      	bne.n	8002438 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	613b      	str	r3, [r7, #16]
 80023fe:	4b22      	ldr	r3, [pc, #136]	; (8002488 <HAL_TIM_MspPostInit+0xb0>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	4a21      	ldr	r2, [pc, #132]	; (8002488 <HAL_TIM_MspPostInit+0xb0>)
 8002404:	f043 0301 	orr.w	r3, r3, #1
 8002408:	6313      	str	r3, [r2, #48]	; 0x30
 800240a:	4b1f      	ldr	r3, [pc, #124]	; (8002488 <HAL_TIM_MspPostInit+0xb0>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	613b      	str	r3, [r7, #16]
 8002414:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002416:	2320      	movs	r3, #32
 8002418:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241a:	2302      	movs	r3, #2
 800241c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002422:	2300      	movs	r3, #0
 8002424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002426:	2301      	movs	r3, #1
 8002428:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242a:	f107 0314 	add.w	r3, r7, #20
 800242e:	4619      	mov	r1, r3
 8002430:	4816      	ldr	r0, [pc, #88]	; (800248c <HAL_TIM_MspPostInit+0xb4>)
 8002432:	f001 fdbf 	bl	8003fb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002436:	e023      	b.n	8002480 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM8)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a14      	ldr	r2, [pc, #80]	; (8002490 <HAL_TIM_MspPostInit+0xb8>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d11e      	bne.n	8002480 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	4b10      	ldr	r3, [pc, #64]	; (8002488 <HAL_TIM_MspPostInit+0xb0>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	4a0f      	ldr	r2, [pc, #60]	; (8002488 <HAL_TIM_MspPostInit+0xb0>)
 800244c:	f043 0304 	orr.w	r3, r3, #4
 8002450:	6313      	str	r3, [r2, #48]	; 0x30
 8002452:	4b0d      	ldr	r3, [pc, #52]	; (8002488 <HAL_TIM_MspPostInit+0xb0>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	f003 0304 	and.w	r3, r3, #4
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800245e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002464:	2302      	movs	r3, #2
 8002466:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002468:	2300      	movs	r3, #0
 800246a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800246c:	2303      	movs	r3, #3
 800246e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002470:	2303      	movs	r3, #3
 8002472:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002474:	f107 0314 	add.w	r3, r7, #20
 8002478:	4619      	mov	r1, r3
 800247a:	4806      	ldr	r0, [pc, #24]	; (8002494 <HAL_TIM_MspPostInit+0xbc>)
 800247c:	f001 fd9a 	bl	8003fb4 <HAL_GPIO_Init>
}
 8002480:	bf00      	nop
 8002482:	3728      	adds	r7, #40	; 0x28
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40023800 	.word	0x40023800
 800248c:	40020000 	.word	0x40020000
 8002490:	40010400 	.word	0x40010400
 8002494:	40020800 	.word	0x40020800

08002498 <uart_com_send_it>:
    uart_com_putc(value.u32_val&0xFF);
    uart_com_putc(UART_COM_END_0);
    uart_com_putc(UART_COM_END_1);
}

void uart_com_send_it(UART_HandleTypeDef *huart) {
 8002498:	b590      	push	{r4, r7, lr}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
    if(uart_com_ring_tx.huart != huart) return;
 80024a0:	4b18      	ldr	r3, [pc, #96]	; (8002504 <uart_com_send_it+0x6c>)
 80024a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d127      	bne.n	80024fc <uart_com_send_it+0x64>

    uart_com_ring_forward_r_ptr(&uart_com_ring_tx, previous_send_len);
 80024ac:	4b16      	ldr	r3, [pc, #88]	; (8002508 <uart_com_send_it+0x70>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4619      	mov	r1, r3
 80024b2:	4814      	ldr	r0, [pc, #80]	; (8002504 <uart_com_send_it+0x6c>)
 80024b4:	f000 f87c 	bl	80025b0 <uart_com_ring_forward_r_ptr>
    uint16_t len = (uint16_t)uart_com_ring_available_linear(&uart_com_ring_tx);
 80024b8:	4812      	ldr	r0, [pc, #72]	; (8002504 <uart_com_send_it+0x6c>)
 80024ba:	f000 f847 	bl	800254c <uart_com_ring_available_linear>
 80024be:	4603      	mov	r3, r0
 80024c0:	81fb      	strh	r3, [r7, #14]
    if (len > 0 ) {
 80024c2:	89fb      	ldrh	r3, [r7, #14]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d015      	beq.n	80024f4 <uart_com_send_it+0x5c>
        previous_send_len = len;
 80024c8:	89fb      	ldrh	r3, [r7, #14]
 80024ca:	4a0f      	ldr	r2, [pc, #60]	; (8002508 <uart_com_send_it+0x70>)
 80024cc:	6013      	str	r3, [r2, #0]
        send_lock = 1;
 80024ce:	4b0f      	ldr	r3, [pc, #60]	; (800250c <uart_com_send_it+0x74>)
 80024d0:	2201      	movs	r2, #1
 80024d2:	601a      	str	r2, [r3, #0]
        HAL_UART_Transmit_DMA(uart_com_ring_tx.huart, uart_com_ring_tx.buf+uart_com_ring_get_r_ptr(&uart_com_ring_tx), len);
 80024d4:	4b0b      	ldr	r3, [pc, #44]	; (8002504 <uart_com_send_it+0x6c>)
 80024d6:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 80024da:	480a      	ldr	r0, [pc, #40]	; (8002504 <uart_com_send_it+0x6c>)
 80024dc:	f000 f85a 	bl	8002594 <uart_com_ring_get_r_ptr>
 80024e0:	4603      	mov	r3, r0
 80024e2:	461a      	mov	r2, r3
 80024e4:	4b07      	ldr	r3, [pc, #28]	; (8002504 <uart_com_send_it+0x6c>)
 80024e6:	4413      	add	r3, r2
 80024e8:	89fa      	ldrh	r2, [r7, #14]
 80024ea:	4619      	mov	r1, r3
 80024ec:	4620      	mov	r0, r4
 80024ee:	f003 fe2f 	bl	8006150 <HAL_UART_Transmit_DMA>
 80024f2:	e004      	b.n	80024fe <uart_com_send_it+0x66>
    }else{
        send_lock = 0;
 80024f4:	4b05      	ldr	r3, [pc, #20]	; (800250c <uart_com_send_it+0x74>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	e000      	b.n	80024fe <uart_com_send_it+0x66>
    if(uart_com_ring_tx.huart != huart) return;
 80024fc:	bf00      	nop
    }
}
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	bd90      	pop	{r4, r7, pc}
 8002504:	200007f4 	.word	0x200007f4
 8002508:	20000218 	.word	0x20000218
 800250c:	20000214 	.word	0x20000214

08002510 <update_w_ptr>:
#include "main.h"
#include <stdio.h>

static void update_w_ptr(struct ring_buf *ring){
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
    if(ring->type == RING_TYPE_RX_CIRCULAR){
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251e:	2b01      	cmp	r3, #1
 8002520:	d10e      	bne.n	8002540 <update_w_ptr+0x30>
        ring->w_ptr = (uint16_t) ((ring->buf_size - ring->huart->hdmarx->Instance->W_PTR) & 0xFFFF);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f8b3 2080 	ldrh.w	r2, [r3, #128]	; 0x80
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800252e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	b29b      	uxth	r3, r3
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	b29a      	uxth	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
    }
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <uart_com_ring_available_linear>:
    }else{
        return ring->buf_size + ring->w_ptr - ring->r_ptr;
    }
}

int uart_com_ring_available_linear(struct ring_buf *ring){
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
    update_w_ptr(ring);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7ff ffdb 	bl	8002510 <update_w_ptr>

    if(ring->w_ptr >= ring->r_ptr){
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f8b3 2082 	ldrh.w	r2, [r3, #130]	; 0x82
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002566:	429a      	cmp	r2, r3
 8002568:	d308      	bcc.n	800257c <uart_com_ring_available_linear+0x30>
        return ring->w_ptr - ring->r_ptr;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8002570:	461a      	mov	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	e007      	b.n	800258c <uart_com_ring_available_linear+0x40>
    }else{
        return ring->buf_size - ring->r_ptr;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8002582:	461a      	mov	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800258a:	1ad3      	subs	r3, r2, r3
    }
}
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <uart_com_ring_get_r_ptr>:
    update_w_ptr(ring);

    return ring->w_ptr;
}

uint16_t uart_com_ring_get_r_ptr(struct ring_buf *ring){
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
    update_w_ptr(ring);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff ffb7 	bl	8002510 <update_w_ptr>

    return ring->r_ptr;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <uart_com_ring_forward_r_ptr>:

void uart_com_ring_forward_r_ptr(struct ring_buf *ring, int len){
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
    update_w_ptr(ring);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff ffa8 	bl	8002510 <update_w_ptr>

    while(len > 0){
 80025c0:	e018      	b.n	80025f4 <uart_com_ring_forward_r_ptr+0x44>
        if(ring->r_ptr+1 >= ring->buf_size){
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80025c8:	3301      	adds	r3, #1
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	f8b2 2080 	ldrh.w	r2, [r2, #128]	; 0x80
 80025d0:	4293      	cmp	r3, r2
 80025d2:	db04      	blt.n	80025de <uart_com_ring_forward_r_ptr+0x2e>
            ring->r_ptr = 0;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 80025dc:	e007      	b.n	80025ee <uart_com_ring_forward_r_ptr+0x3e>
        }else{
            ring->r_ptr += 1;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80025e4:	3301      	adds	r3, #1
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
        }
        len--;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	3b01      	subs	r3, #1
 80025f2:	603b      	str	r3, [r7, #0]
    while(len > 0){
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	dce3      	bgt.n	80025c2 <uart_com_ring_forward_r_ptr+0x12>
    }
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
	...

08002604 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002608:	4b11      	ldr	r3, [pc, #68]	; (8002650 <MX_USART1_UART_Init+0x4c>)
 800260a:	4a12      	ldr	r2, [pc, #72]	; (8002654 <MX_USART1_UART_Init+0x50>)
 800260c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800260e:	4b10      	ldr	r3, [pc, #64]	; (8002650 <MX_USART1_UART_Init+0x4c>)
 8002610:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002614:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002616:	4b0e      	ldr	r3, [pc, #56]	; (8002650 <MX_USART1_UART_Init+0x4c>)
 8002618:	2200      	movs	r2, #0
 800261a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800261c:	4b0c      	ldr	r3, [pc, #48]	; (8002650 <MX_USART1_UART_Init+0x4c>)
 800261e:	2200      	movs	r2, #0
 8002620:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002622:	4b0b      	ldr	r3, [pc, #44]	; (8002650 <MX_USART1_UART_Init+0x4c>)
 8002624:	2200      	movs	r2, #0
 8002626:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002628:	4b09      	ldr	r3, [pc, #36]	; (8002650 <MX_USART1_UART_Init+0x4c>)
 800262a:	220c      	movs	r2, #12
 800262c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800262e:	4b08      	ldr	r3, [pc, #32]	; (8002650 <MX_USART1_UART_Init+0x4c>)
 8002630:	2200      	movs	r2, #0
 8002632:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002634:	4b06      	ldr	r3, [pc, #24]	; (8002650 <MX_USART1_UART_Init+0x4c>)
 8002636:	2200      	movs	r2, #0
 8002638:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800263a:	4805      	ldr	r0, [pc, #20]	; (8002650 <MX_USART1_UART_Init+0x4c>)
 800263c:	f003 fce6 	bl	800600c <HAL_UART_Init>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002646:	f7ff fadb 	bl	8001c00 <Error_Handler>
  }

}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	200009d4 	.word	0x200009d4
 8002654:	40011000 	.word	0x40011000

08002658 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08a      	sub	sp, #40	; 0x28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002660:	f107 0314 	add.w	r3, r7, #20
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a4c      	ldr	r2, [pc, #304]	; (80027a8 <HAL_UART_MspInit+0x150>)
 8002676:	4293      	cmp	r3, r2
 8002678:	f040 8092 	bne.w	80027a0 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800267c:	2300      	movs	r3, #0
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	4b4a      	ldr	r3, [pc, #296]	; (80027ac <HAL_UART_MspInit+0x154>)
 8002682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002684:	4a49      	ldr	r2, [pc, #292]	; (80027ac <HAL_UART_MspInit+0x154>)
 8002686:	f043 0310 	orr.w	r3, r3, #16
 800268a:	6453      	str	r3, [r2, #68]	; 0x44
 800268c:	4b47      	ldr	r3, [pc, #284]	; (80027ac <HAL_UART_MspInit+0x154>)
 800268e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002690:	f003 0310 	and.w	r3, r3, #16
 8002694:	613b      	str	r3, [r7, #16]
 8002696:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002698:	2300      	movs	r3, #0
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	4b43      	ldr	r3, [pc, #268]	; (80027ac <HAL_UART_MspInit+0x154>)
 800269e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a0:	4a42      	ldr	r2, [pc, #264]	; (80027ac <HAL_UART_MspInit+0x154>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6313      	str	r3, [r2, #48]	; 0x30
 80026a8:	4b40      	ldr	r3, [pc, #256]	; (80027ac <HAL_UART_MspInit+0x154>)
 80026aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80026b4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80026b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ba:	2302      	movs	r3, #2
 80026bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c2:	2303      	movs	r3, #3
 80026c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026c6:	2307      	movs	r3, #7
 80026c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ca:	f107 0314 	add.w	r3, r7, #20
 80026ce:	4619      	mov	r1, r3
 80026d0:	4837      	ldr	r0, [pc, #220]	; (80027b0 <HAL_UART_MspInit+0x158>)
 80026d2:	f001 fc6f 	bl	8003fb4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80026d6:	4b37      	ldr	r3, [pc, #220]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 80026d8:	4a37      	ldr	r2, [pc, #220]	; (80027b8 <HAL_UART_MspInit+0x160>)
 80026da:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80026dc:	4b35      	ldr	r3, [pc, #212]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 80026de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026e2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026e4:	4b33      	ldr	r3, [pc, #204]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ea:	4b32      	ldr	r3, [pc, #200]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026f0:	4b30      	ldr	r3, [pc, #192]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 80026f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026f6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026f8:	4b2e      	ldr	r3, [pc, #184]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026fe:	4b2d      	ldr	r3, [pc, #180]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 8002700:	2200      	movs	r2, #0
 8002702:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002704:	4b2b      	ldr	r3, [pc, #172]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 8002706:	f44f 7280 	mov.w	r2, #256	; 0x100
 800270a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800270c:	4b29      	ldr	r3, [pc, #164]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 800270e:	2200      	movs	r2, #0
 8002710:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002712:	4b28      	ldr	r3, [pc, #160]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 8002714:	2200      	movs	r2, #0
 8002716:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002718:	4826      	ldr	r0, [pc, #152]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 800271a:	f001 f8bb 	bl	8003894 <HAL_DMA_Init>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002724:	f7ff fa6c 	bl	8001c00 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a22      	ldr	r2, [pc, #136]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 800272c:	635a      	str	r2, [r3, #52]	; 0x34
 800272e:	4a21      	ldr	r2, [pc, #132]	; (80027b4 <HAL_UART_MspInit+0x15c>)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002734:	4b21      	ldr	r3, [pc, #132]	; (80027bc <HAL_UART_MspInit+0x164>)
 8002736:	4a22      	ldr	r2, [pc, #136]	; (80027c0 <HAL_UART_MspInit+0x168>)
 8002738:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800273a:	4b20      	ldr	r3, [pc, #128]	; (80027bc <HAL_UART_MspInit+0x164>)
 800273c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002740:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002742:	4b1e      	ldr	r3, [pc, #120]	; (80027bc <HAL_UART_MspInit+0x164>)
 8002744:	2240      	movs	r2, #64	; 0x40
 8002746:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002748:	4b1c      	ldr	r3, [pc, #112]	; (80027bc <HAL_UART_MspInit+0x164>)
 800274a:	2200      	movs	r2, #0
 800274c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800274e:	4b1b      	ldr	r3, [pc, #108]	; (80027bc <HAL_UART_MspInit+0x164>)
 8002750:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002754:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002756:	4b19      	ldr	r3, [pc, #100]	; (80027bc <HAL_UART_MspInit+0x164>)
 8002758:	2200      	movs	r2, #0
 800275a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800275c:	4b17      	ldr	r3, [pc, #92]	; (80027bc <HAL_UART_MspInit+0x164>)
 800275e:	2200      	movs	r2, #0
 8002760:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002762:	4b16      	ldr	r3, [pc, #88]	; (80027bc <HAL_UART_MspInit+0x164>)
 8002764:	2200      	movs	r2, #0
 8002766:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002768:	4b14      	ldr	r3, [pc, #80]	; (80027bc <HAL_UART_MspInit+0x164>)
 800276a:	2200      	movs	r2, #0
 800276c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800276e:	4b13      	ldr	r3, [pc, #76]	; (80027bc <HAL_UART_MspInit+0x164>)
 8002770:	2200      	movs	r2, #0
 8002772:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002774:	4811      	ldr	r0, [pc, #68]	; (80027bc <HAL_UART_MspInit+0x164>)
 8002776:	f001 f88d 	bl	8003894 <HAL_DMA_Init>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8002780:	f7ff fa3e 	bl	8001c00 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a0d      	ldr	r2, [pc, #52]	; (80027bc <HAL_UART_MspInit+0x164>)
 8002788:	631a      	str	r2, [r3, #48]	; 0x30
 800278a:	4a0c      	ldr	r2, [pc, #48]	; (80027bc <HAL_UART_MspInit+0x164>)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002790:	2200      	movs	r2, #0
 8002792:	2100      	movs	r1, #0
 8002794:	2025      	movs	r0, #37	; 0x25
 8002796:	f001 f846 	bl	8003826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800279a:	2025      	movs	r0, #37	; 0x25
 800279c:	f001 f85f 	bl	800385e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80027a0:	bf00      	nop
 80027a2:	3728      	adds	r7, #40	; 0x28
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40011000 	.word	0x40011000
 80027ac:	40023800 	.word	0x40023800
 80027b0:	40020000 	.word	0x40020000
 80027b4:	20000974 	.word	0x20000974
 80027b8:	40026440 	.word	0x40026440
 80027bc:	20000914 	.word	0x20000914
 80027c0:	400264b8 	.word	0x400264b8

080027c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027fc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80027c8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80027ca:	e003      	b.n	80027d4 <LoopCopyDataInit>

080027cc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80027cc:	4b0c      	ldr	r3, [pc, #48]	; (8002800 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80027ce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80027d0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80027d2:	3104      	adds	r1, #4

080027d4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80027d4:	480b      	ldr	r0, [pc, #44]	; (8002804 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80027d6:	4b0c      	ldr	r3, [pc, #48]	; (8002808 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80027d8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80027da:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80027dc:	d3f6      	bcc.n	80027cc <CopyDataInit>
  ldr  r2, =_sbss
 80027de:	4a0b      	ldr	r2, [pc, #44]	; (800280c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80027e0:	e002      	b.n	80027e8 <LoopFillZerobss>

080027e2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80027e2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80027e4:	f842 3b04 	str.w	r3, [r2], #4

080027e8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80027e8:	4b09      	ldr	r3, [pc, #36]	; (8002810 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80027ea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80027ec:	d3f9      	bcc.n	80027e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80027ee:	f7ff fc1d 	bl	800202c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027f2:	f004 fb67 	bl	8006ec4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027f6:	f7ff f905 	bl	8001a04 <main>
  bx  lr    
 80027fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027fc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002800:	08009ad0 	.word	0x08009ad0
  ldr  r0, =_sdata
 8002804:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002808:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 800280c:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8002810:	20000a1c 	.word	0x20000a1c

08002814 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002814:	e7fe      	b.n	8002814 <CAN1_RX0_IRQHandler>
	...

08002818 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800281c:	4b0e      	ldr	r3, [pc, #56]	; (8002858 <HAL_Init+0x40>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a0d      	ldr	r2, [pc, #52]	; (8002858 <HAL_Init+0x40>)
 8002822:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002826:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002828:	4b0b      	ldr	r3, [pc, #44]	; (8002858 <HAL_Init+0x40>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a0a      	ldr	r2, [pc, #40]	; (8002858 <HAL_Init+0x40>)
 800282e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002832:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002834:	4b08      	ldr	r3, [pc, #32]	; (8002858 <HAL_Init+0x40>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a07      	ldr	r2, [pc, #28]	; (8002858 <HAL_Init+0x40>)
 800283a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800283e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002840:	2003      	movs	r0, #3
 8002842:	f000 ffe5 	bl	8003810 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002846:	2000      	movs	r0, #0
 8002848:	f000 f808 	bl	800285c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800284c:	f7ff facc 	bl	8001de8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40023c00 	.word	0x40023c00

0800285c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002864:	4b12      	ldr	r3, [pc, #72]	; (80028b0 <HAL_InitTick+0x54>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4b12      	ldr	r3, [pc, #72]	; (80028b4 <HAL_InitTick+0x58>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	4619      	mov	r1, r3
 800286e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002872:	fbb3 f3f1 	udiv	r3, r3, r1
 8002876:	fbb2 f3f3 	udiv	r3, r2, r3
 800287a:	4618      	mov	r0, r3
 800287c:	f000 fffd 	bl	800387a <HAL_SYSTICK_Config>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e00e      	b.n	80028a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2b0f      	cmp	r3, #15
 800288e:	d80a      	bhi.n	80028a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002890:	2200      	movs	r2, #0
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	f04f 30ff 	mov.w	r0, #4294967295
 8002898:	f000 ffc5 	bl	8003826 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800289c:	4a06      	ldr	r2, [pc, #24]	; (80028b8 <HAL_InitTick+0x5c>)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	e000      	b.n	80028a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20000008 	.word	0x20000008
 80028b4:	20000010 	.word	0x20000010
 80028b8:	2000000c 	.word	0x2000000c

080028bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028c0:	4b06      	ldr	r3, [pc, #24]	; (80028dc <HAL_IncTick+0x20>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	461a      	mov	r2, r3
 80028c6:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <HAL_IncTick+0x24>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4413      	add	r3, r2
 80028cc:	4a04      	ldr	r2, [pc, #16]	; (80028e0 <HAL_IncTick+0x24>)
 80028ce:	6013      	str	r3, [r2, #0]
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	20000010 	.word	0x20000010
 80028e0:	20000a14 	.word	0x20000a14

080028e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  return uwTick;
 80028e8:	4b03      	ldr	r3, [pc, #12]	; (80028f8 <HAL_GetTick+0x14>)
 80028ea:	681b      	ldr	r3, [r3, #0]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	20000a14 	.word	0x20000a14

080028fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002904:	f7ff ffee 	bl	80028e4 <HAL_GetTick>
 8002908:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002914:	d005      	beq.n	8002922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002916:	4b09      	ldr	r3, [pc, #36]	; (800293c <HAL_Delay+0x40>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	461a      	mov	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4413      	add	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002922:	bf00      	nop
 8002924:	f7ff ffde 	bl	80028e4 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	429a      	cmp	r2, r3
 8002932:	d8f7      	bhi.n	8002924 <HAL_Delay+0x28>
  {
  }
}
 8002934:	bf00      	nop
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000010 	.word	0x20000010

08002940 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002948:	2300      	movs	r3, #0
 800294a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e033      	b.n	80029be <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	2b00      	cmp	r3, #0
 800295c:	d109      	bne.n	8002972 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7fe faf4 	bl	8000f4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002976:	f003 0310 	and.w	r3, r3, #16
 800297a:	2b00      	cmp	r3, #0
 800297c:	d118      	bne.n	80029b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002982:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002986:	f023 0302 	bic.w	r3, r3, #2
 800298a:	f043 0202 	orr.w	r2, r3, #2
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 fce4 	bl	8003360 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f023 0303 	bic.w	r3, r3, #3
 80029a6:	f043 0201 	orr.w	r2, r3, #1
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	641a      	str	r2, [r3, #64]	; 0x40
 80029ae:	e001      	b.n	80029b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
	...

080029c8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d101      	bne.n	80029e2 <HAL_ADC_Start+0x1a>
 80029de:	2302      	movs	r3, #2
 80029e0:	e0a5      	b.n	8002b2e <HAL_ADC_Start+0x166>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d018      	beq.n	8002a2a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f042 0201 	orr.w	r2, r2, #1
 8002a06:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a08:	4b4c      	ldr	r3, [pc, #304]	; (8002b3c <HAL_ADC_Start+0x174>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a4c      	ldr	r2, [pc, #304]	; (8002b40 <HAL_ADC_Start+0x178>)
 8002a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a12:	0c9a      	lsrs	r2, r3, #18
 8002a14:	4613      	mov	r3, r2
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	4413      	add	r3, r2
 8002a1a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002a1c:	e002      	b.n	8002a24 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	3b01      	subs	r3, #1
 8002a22:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1f9      	bne.n	8002a1e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d179      	bne.n	8002b2c <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002a40:	f023 0301 	bic.w	r3, r3, #1
 8002a44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d007      	beq.n	8002a6a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a62:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a76:	d106      	bne.n	8002a86 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7c:	f023 0206 	bic.w	r2, r3, #6
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	645a      	str	r2, [r3, #68]	; 0x44
 8002a84:	e002      	b.n	8002a8c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a94:	4b2b      	ldr	r3, [pc, #172]	; (8002b44 <HAL_ADC_Start+0x17c>)
 8002a96:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002aa0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f003 031f 	and.w	r3, r3, #31
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d12a      	bne.n	8002b04 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a25      	ldr	r2, [pc, #148]	; (8002b48 <HAL_ADC_Start+0x180>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d015      	beq.n	8002ae4 <HAL_ADC_Start+0x11c>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a23      	ldr	r2, [pc, #140]	; (8002b4c <HAL_ADC_Start+0x184>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d105      	bne.n	8002ace <HAL_ADC_Start+0x106>
 8002ac2:	4b20      	ldr	r3, [pc, #128]	; (8002b44 <HAL_ADC_Start+0x17c>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f003 031f 	and.w	r3, r3, #31
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d00a      	beq.n	8002ae4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a1f      	ldr	r2, [pc, #124]	; (8002b50 <HAL_ADC_Start+0x188>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d129      	bne.n	8002b2c <HAL_ADC_Start+0x164>
 8002ad8:	4b1a      	ldr	r3, [pc, #104]	; (8002b44 <HAL_ADC_Start+0x17c>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f003 031f 	and.w	r3, r3, #31
 8002ae0:	2b0f      	cmp	r3, #15
 8002ae2:	d823      	bhi.n	8002b2c <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d11c      	bne.n	8002b2c <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689a      	ldr	r2, [r3, #8]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b00:	609a      	str	r2, [r3, #8]
 8002b02:	e013      	b.n	8002b2c <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a0f      	ldr	r2, [pc, #60]	; (8002b48 <HAL_ADC_Start+0x180>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d10e      	bne.n	8002b2c <HAL_ADC_Start+0x164>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d107      	bne.n	8002b2c <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b2a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3714      	adds	r7, #20
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	20000008 	.word	0x20000008
 8002b40:	431bde83 	.word	0x431bde83
 8002b44:	40012300 	.word	0x40012300
 8002b48:	40012000 	.word	0x40012000
 8002b4c:	40012100 	.word	0x40012100
 8002b50:	40012200 	.word	0x40012200

08002b54 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b70:	d113      	bne.n	8002b9a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b80:	d10b      	bne.n	8002b9a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	f043 0220 	orr.w	r2, r3, #32
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e05c      	b.n	8002c54 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002b9a:	f7ff fea3 	bl	80028e4 <HAL_GetTick>
 8002b9e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ba0:	e01a      	b.n	8002bd8 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba8:	d016      	beq.n	8002bd8 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d007      	beq.n	8002bc0 <HAL_ADC_PollForConversion+0x6c>
 8002bb0:	f7ff fe98 	bl	80028e4 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d20b      	bcs.n	8002bd8 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc4:	f043 0204 	orr.w	r2, r3, #4
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e03d      	b.n	8002c54 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d1dd      	bne.n	8002ba2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f06f 0212 	mvn.w	r2, #18
 8002bee:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d123      	bne.n	8002c52 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d11f      	bne.n	8002c52 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c18:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d006      	beq.n	8002c2e <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d111      	bne.n	8002c52 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d105      	bne.n	8002c52 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	f043 0201 	orr.w	r2, r3, #1
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	bf0c      	ite	eq
 8002c7a:	2301      	moveq	r3, #1
 8002c7c:	2300      	movne	r3, #0
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f003 0320 	and.w	r3, r3, #32
 8002c8c:	2b20      	cmp	r3, #32
 8002c8e:	bf0c      	ite	eq
 8002c90:	2301      	moveq	r3, #1
 8002c92:	2300      	movne	r3, #0
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d049      	beq.n	8002d32 <HAL_ADC_IRQHandler+0xd6>
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d046      	beq.n	8002d32 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca8:	f003 0310 	and.w	r3, r3, #16
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d105      	bne.n	8002cbc <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d12b      	bne.n	8002d22 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d127      	bne.n	8002d22 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d006      	beq.n	8002cee <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d119      	bne.n	8002d22 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0220 	bic.w	r2, r2, #32
 8002cfc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d105      	bne.n	8002d22 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	f043 0201 	orr.w	r2, r3, #1
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7fe fb4c 	bl	80013c0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f06f 0212 	mvn.w	r2, #18
 8002d30:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	bf0c      	ite	eq
 8002d40:	2301      	moveq	r3, #1
 8002d42:	2300      	movne	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d52:	2b80      	cmp	r3, #128	; 0x80
 8002d54:	bf0c      	ite	eq
 8002d56:	2301      	moveq	r3, #1
 8002d58:	2300      	movne	r3, #0
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d057      	beq.n	8002e14 <HAL_ADC_IRQHandler+0x1b8>
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d054      	beq.n	8002e14 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6e:	f003 0310 	and.w	r3, r3, #16
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d105      	bne.n	8002d82 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d139      	bne.n	8002e04 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d96:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d006      	beq.n	8002dac <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d12b      	bne.n	8002e04 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d124      	bne.n	8002e04 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d11d      	bne.n	8002e04 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d119      	bne.n	8002e04 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	685a      	ldr	r2, [r3, #4]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dde:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d105      	bne.n	8002e04 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	f043 0201 	orr.w	r2, r3, #1
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 fc29 	bl	800365c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f06f 020c 	mvn.w	r2, #12
 8002e12:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	bf0c      	ite	eq
 8002e22:	2301      	moveq	r3, #1
 8002e24:	2300      	movne	r3, #0
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e34:	2b40      	cmp	r3, #64	; 0x40
 8002e36:	bf0c      	ite	eq
 8002e38:	2301      	moveq	r3, #1
 8002e3a:	2300      	movne	r3, #0
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d017      	beq.n	8002e76 <HAL_ADC_IRQHandler+0x21a>
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d014      	beq.n	8002e76 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d10d      	bne.n	8002e76 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 f943 	bl	80030f2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f06f 0201 	mvn.w	r2, #1
 8002e74:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0320 	and.w	r3, r3, #32
 8002e80:	2b20      	cmp	r3, #32
 8002e82:	bf0c      	ite	eq
 8002e84:	2301      	moveq	r3, #1
 8002e86:	2300      	movne	r3, #0
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e96:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e9a:	bf0c      	ite	eq
 8002e9c:	2301      	moveq	r3, #1
 8002e9e:	2300      	movne	r3, #0
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d015      	beq.n	8002ed6 <HAL_ADC_IRQHandler+0x27a>
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d012      	beq.n	8002ed6 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb4:	f043 0202 	orr.w	r2, r3, #2
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f06f 0220 	mvn.w	r2, #32
 8002ec4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f91d 	bl	8003106 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f06f 0220 	mvn.w	r2, #32
 8002ed4:	601a      	str	r2, [r3, #0]
  }
}
 8002ed6:	bf00      	nop
 8002ed8:	3710      	adds	r7, #16
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
	...

08002ee0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d101      	bne.n	8002efe <HAL_ADC_Start_DMA+0x1e>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e0cc      	b.n	8003098 <HAL_ADC_Start_DMA+0x1b8>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 0301 	and.w	r3, r3, #1
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d018      	beq.n	8002f46 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689a      	ldr	r2, [r3, #8]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f042 0201 	orr.w	r2, r2, #1
 8002f22:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f24:	4b5e      	ldr	r3, [pc, #376]	; (80030a0 <HAL_ADC_Start_DMA+0x1c0>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a5e      	ldr	r2, [pc, #376]	; (80030a4 <HAL_ADC_Start_DMA+0x1c4>)
 8002f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2e:	0c9a      	lsrs	r2, r3, #18
 8002f30:	4613      	mov	r3, r2
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	4413      	add	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002f38:	e002      	b.n	8002f40 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f9      	bne.n	8002f3a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	f040 80a0 	bne.w	8003096 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002f5e:	f023 0301 	bic.w	r3, r3, #1
 8002f62:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d007      	beq.n	8002f88 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f80:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f94:	d106      	bne.n	8002fa4 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9a:	f023 0206 	bic.w	r2, r3, #6
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	645a      	str	r2, [r3, #68]	; 0x44
 8002fa2:	e002      	b.n	8002faa <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fb2:	4b3d      	ldr	r3, [pc, #244]	; (80030a8 <HAL_ADC_Start_DMA+0x1c8>)
 8002fb4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fba:	4a3c      	ldr	r2, [pc, #240]	; (80030ac <HAL_ADC_Start_DMA+0x1cc>)
 8002fbc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc2:	4a3b      	ldr	r2, [pc, #236]	; (80030b0 <HAL_ADC_Start_DMA+0x1d0>)
 8002fc4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fca:	4a3a      	ldr	r2, [pc, #232]	; (80030b4 <HAL_ADC_Start_DMA+0x1d4>)
 8002fcc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002fd6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002fe6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689a      	ldr	r2, [r3, #8]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ff6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	334c      	adds	r3, #76	; 0x4c
 8003002:	4619      	mov	r1, r3
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f000 fcf2 	bl	80039f0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f003 031f 	and.w	r3, r3, #31
 8003014:	2b00      	cmp	r3, #0
 8003016:	d12a      	bne.n	800306e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a26      	ldr	r2, [pc, #152]	; (80030b8 <HAL_ADC_Start_DMA+0x1d8>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d015      	beq.n	800304e <HAL_ADC_Start_DMA+0x16e>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a25      	ldr	r2, [pc, #148]	; (80030bc <HAL_ADC_Start_DMA+0x1dc>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d105      	bne.n	8003038 <HAL_ADC_Start_DMA+0x158>
 800302c:	4b1e      	ldr	r3, [pc, #120]	; (80030a8 <HAL_ADC_Start_DMA+0x1c8>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 031f 	and.w	r3, r3, #31
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00a      	beq.n	800304e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a20      	ldr	r2, [pc, #128]	; (80030c0 <HAL_ADC_Start_DMA+0x1e0>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d129      	bne.n	8003096 <HAL_ADC_Start_DMA+0x1b6>
 8003042:	4b19      	ldr	r3, [pc, #100]	; (80030a8 <HAL_ADC_Start_DMA+0x1c8>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f003 031f 	and.w	r3, r3, #31
 800304a:	2b0f      	cmp	r3, #15
 800304c:	d823      	bhi.n	8003096 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d11c      	bne.n	8003096 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689a      	ldr	r2, [r3, #8]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	e013      	b.n	8003096 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a11      	ldr	r2, [pc, #68]	; (80030b8 <HAL_ADC_Start_DMA+0x1d8>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d10e      	bne.n	8003096 <HAL_ADC_Start_DMA+0x1b6>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d107      	bne.n	8003096 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689a      	ldr	r2, [r3, #8]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003094:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20000008 	.word	0x20000008
 80030a4:	431bde83 	.word	0x431bde83
 80030a8:	40012300 	.word	0x40012300
 80030ac:	08003559 	.word	0x08003559
 80030b0:	08003613 	.word	0x08003613
 80030b4:	0800362f 	.word	0x0800362f
 80030b8:	40012000 	.word	0x40012000
 80030bc:	40012100 	.word	0x40012100
 80030c0:	40012200 	.word	0x40012200

080030c4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr

08003106 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003106:	b480      	push	{r7}
 8003108:	b083      	sub	sp, #12
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
	...

0800311c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003126:	2300      	movs	r3, #0
 8003128:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003130:	2b01      	cmp	r3, #1
 8003132:	d101      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x1c>
 8003134:	2302      	movs	r3, #2
 8003136:	e105      	b.n	8003344 <HAL_ADC_ConfigChannel+0x228>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b09      	cmp	r3, #9
 8003146:	d925      	bls.n	8003194 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68d9      	ldr	r1, [r3, #12]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	b29b      	uxth	r3, r3
 8003154:	461a      	mov	r2, r3
 8003156:	4613      	mov	r3, r2
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	4413      	add	r3, r2
 800315c:	3b1e      	subs	r3, #30
 800315e:	2207      	movs	r2, #7
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43da      	mvns	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	400a      	ands	r2, r1
 800316c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68d9      	ldr	r1, [r3, #12]
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	b29b      	uxth	r3, r3
 800317e:	4618      	mov	r0, r3
 8003180:	4603      	mov	r3, r0
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	4403      	add	r3, r0
 8003186:	3b1e      	subs	r3, #30
 8003188:	409a      	lsls	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	60da      	str	r2, [r3, #12]
 8003192:	e022      	b.n	80031da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6919      	ldr	r1, [r3, #16]
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	b29b      	uxth	r3, r3
 80031a0:	461a      	mov	r2, r3
 80031a2:	4613      	mov	r3, r2
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	4413      	add	r3, r2
 80031a8:	2207      	movs	r2, #7
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	43da      	mvns	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	400a      	ands	r2, r1
 80031b6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	6919      	ldr	r1, [r3, #16]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	689a      	ldr	r2, [r3, #8]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	4618      	mov	r0, r3
 80031ca:	4603      	mov	r3, r0
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	4403      	add	r3, r0
 80031d0:	409a      	lsls	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b06      	cmp	r3, #6
 80031e0:	d824      	bhi.n	800322c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4413      	add	r3, r2
 80031f2:	3b05      	subs	r3, #5
 80031f4:	221f      	movs	r2, #31
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	43da      	mvns	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	400a      	ands	r2, r1
 8003202:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	b29b      	uxth	r3, r3
 8003210:	4618      	mov	r0, r3
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	4413      	add	r3, r2
 800321c:	3b05      	subs	r3, #5
 800321e:	fa00 f203 	lsl.w	r2, r0, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	430a      	orrs	r2, r1
 8003228:	635a      	str	r2, [r3, #52]	; 0x34
 800322a:	e04c      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	2b0c      	cmp	r3, #12
 8003232:	d824      	bhi.n	800327e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	3b23      	subs	r3, #35	; 0x23
 8003246:	221f      	movs	r2, #31
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	43da      	mvns	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	400a      	ands	r2, r1
 8003254:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	b29b      	uxth	r3, r3
 8003262:	4618      	mov	r0, r3
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685a      	ldr	r2, [r3, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4413      	add	r3, r2
 800326e:	3b23      	subs	r3, #35	; 0x23
 8003270:	fa00 f203 	lsl.w	r2, r0, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	430a      	orrs	r2, r1
 800327a:	631a      	str	r2, [r3, #48]	; 0x30
 800327c:	e023      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	4413      	add	r3, r2
 800328e:	3b41      	subs	r3, #65	; 0x41
 8003290:	221f      	movs	r2, #31
 8003292:	fa02 f303 	lsl.w	r3, r2, r3
 8003296:	43da      	mvns	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	400a      	ands	r2, r1
 800329e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	4618      	mov	r0, r3
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	3b41      	subs	r3, #65	; 0x41
 80032ba:	fa00 f203 	lsl.w	r2, r0, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032c6:	4b22      	ldr	r3, [pc, #136]	; (8003350 <HAL_ADC_ConfigChannel+0x234>)
 80032c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a21      	ldr	r2, [pc, #132]	; (8003354 <HAL_ADC_ConfigChannel+0x238>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d109      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x1cc>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b12      	cmp	r3, #18
 80032da:	d105      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a19      	ldr	r2, [pc, #100]	; (8003354 <HAL_ADC_ConfigChannel+0x238>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d123      	bne.n	800333a <HAL_ADC_ConfigChannel+0x21e>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2b10      	cmp	r3, #16
 80032f8:	d003      	beq.n	8003302 <HAL_ADC_ConfigChannel+0x1e6>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2b11      	cmp	r3, #17
 8003300:	d11b      	bne.n	800333a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2b10      	cmp	r3, #16
 8003314:	d111      	bne.n	800333a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003316:	4b10      	ldr	r3, [pc, #64]	; (8003358 <HAL_ADC_ConfigChannel+0x23c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a10      	ldr	r2, [pc, #64]	; (800335c <HAL_ADC_ConfigChannel+0x240>)
 800331c:	fba2 2303 	umull	r2, r3, r2, r3
 8003320:	0c9a      	lsrs	r2, r3, #18
 8003322:	4613      	mov	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4413      	add	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800332c:	e002      	b.n	8003334 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	3b01      	subs	r3, #1
 8003332:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1f9      	bne.n	800332e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr
 8003350:	40012300 	.word	0x40012300
 8003354:	40012000 	.word	0x40012000
 8003358:	20000008 	.word	0x20000008
 800335c:	431bde83 	.word	0x431bde83

08003360 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003368:	4b79      	ldr	r3, [pc, #484]	; (8003550 <ADC_Init+0x1f0>)
 800336a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	685a      	ldr	r2, [r3, #4]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	431a      	orrs	r2, r3
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003394:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	6859      	ldr	r1, [r3, #4]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	691b      	ldr	r3, [r3, #16]
 80033a0:	021a      	lsls	r2, r3, #8
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80033b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6859      	ldr	r1, [r3, #4]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689a      	ldr	r2, [r3, #8]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6899      	ldr	r1, [r3, #8]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	68da      	ldr	r2, [r3, #12]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f2:	4a58      	ldr	r2, [pc, #352]	; (8003554 <ADC_Init+0x1f4>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d022      	beq.n	800343e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689a      	ldr	r2, [r3, #8]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003406:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6899      	ldr	r1, [r3, #8]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003428:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6899      	ldr	r1, [r3, #8]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	609a      	str	r2, [r3, #8]
 800343c:	e00f      	b.n	800345e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800344c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689a      	ldr	r2, [r3, #8]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800345c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	689a      	ldr	r2, [r3, #8]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0202 	bic.w	r2, r2, #2
 800346c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6899      	ldr	r1, [r3, #8]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	7e1b      	ldrb	r3, [r3, #24]
 8003478:	005a      	lsls	r2, r3, #1
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d01b      	beq.n	80034c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800349a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	685a      	ldr	r2, [r3, #4]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80034aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6859      	ldr	r1, [r3, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b6:	3b01      	subs	r3, #1
 80034b8:	035a      	lsls	r2, r3, #13
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	605a      	str	r2, [r3, #4]
 80034c2:	e007      	b.n	80034d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80034e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	69db      	ldr	r3, [r3, #28]
 80034ee:	3b01      	subs	r3, #1
 80034f0:	051a      	lsls	r2, r3, #20
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003508:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6899      	ldr	r1, [r3, #8]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003516:	025a      	lsls	r2, r3, #9
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689a      	ldr	r2, [r3, #8]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800352e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6899      	ldr	r1, [r3, #8]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	029a      	lsls	r2, r3, #10
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	430a      	orrs	r2, r1
 8003542:	609a      	str	r2, [r3, #8]
}
 8003544:	bf00      	nop
 8003546:	3714      	adds	r7, #20
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr
 8003550:	40012300 	.word	0x40012300
 8003554:	0f000001 	.word	0x0f000001

08003558 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003564:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800356e:	2b00      	cmp	r3, #0
 8003570:	d13c      	bne.n	80035ec <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003576:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d12b      	bne.n	80035e4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003590:	2b00      	cmp	r3, #0
 8003592:	d127      	bne.n	80035e4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d006      	beq.n	80035b0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d119      	bne.n	80035e4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0220 	bic.w	r2, r2, #32
 80035be:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d105      	bne.n	80035e4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035dc:	f043 0201 	orr.w	r2, r3, #1
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f7fd feeb 	bl	80013c0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80035ea:	e00e      	b.n	800360a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f0:	f003 0310 	and.w	r3, r3, #16
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d003      	beq.n	8003600 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f7ff fd84 	bl	8003106 <HAL_ADC_ErrorCallback>
}
 80035fe:	e004      	b.n	800360a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	4798      	blx	r3
}
 800360a:	bf00      	nop
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003612:	b580      	push	{r7, lr}
 8003614:	b084      	sub	sp, #16
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800361e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f7ff fd5c 	bl	80030de <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003626:	bf00      	nop
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b084      	sub	sp, #16
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800363a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2240      	movs	r2, #64	; 0x40
 8003640:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003646:	f043 0204 	orr.w	r2, r3, #4
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	f7ff fd59 	bl	8003106 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003654:	bf00      	nop
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f003 0307 	and.w	r3, r3, #7
 800367e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003680:	4b0c      	ldr	r3, [pc, #48]	; (80036b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800368c:	4013      	ands	r3, r2
 800368e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003698:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800369c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036a2:	4a04      	ldr	r2, [pc, #16]	; (80036b4 <__NVIC_SetPriorityGrouping+0x44>)
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	60d3      	str	r3, [r2, #12]
}
 80036a8:	bf00      	nop
 80036aa:	3714      	adds	r7, #20
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr
 80036b4:	e000ed00 	.word	0xe000ed00

080036b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036bc:	4b04      	ldr	r3, [pc, #16]	; (80036d0 <__NVIC_GetPriorityGrouping+0x18>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	0a1b      	lsrs	r3, r3, #8
 80036c2:	f003 0307 	and.w	r3, r3, #7
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr
 80036d0:	e000ed00 	.word	0xe000ed00

080036d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	4603      	mov	r3, r0
 80036dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	db0b      	blt.n	80036fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036e6:	79fb      	ldrb	r3, [r7, #7]
 80036e8:	f003 021f 	and.w	r2, r3, #31
 80036ec:	4907      	ldr	r1, [pc, #28]	; (800370c <__NVIC_EnableIRQ+0x38>)
 80036ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f2:	095b      	lsrs	r3, r3, #5
 80036f4:	2001      	movs	r0, #1
 80036f6:	fa00 f202 	lsl.w	r2, r0, r2
 80036fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	e000e100 	.word	0xe000e100

08003710 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	4603      	mov	r3, r0
 8003718:	6039      	str	r1, [r7, #0]
 800371a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800371c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003720:	2b00      	cmp	r3, #0
 8003722:	db0a      	blt.n	800373a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	b2da      	uxtb	r2, r3
 8003728:	490c      	ldr	r1, [pc, #48]	; (800375c <__NVIC_SetPriority+0x4c>)
 800372a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372e:	0112      	lsls	r2, r2, #4
 8003730:	b2d2      	uxtb	r2, r2
 8003732:	440b      	add	r3, r1
 8003734:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003738:	e00a      	b.n	8003750 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	b2da      	uxtb	r2, r3
 800373e:	4908      	ldr	r1, [pc, #32]	; (8003760 <__NVIC_SetPriority+0x50>)
 8003740:	79fb      	ldrb	r3, [r7, #7]
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	3b04      	subs	r3, #4
 8003748:	0112      	lsls	r2, r2, #4
 800374a:	b2d2      	uxtb	r2, r2
 800374c:	440b      	add	r3, r1
 800374e:	761a      	strb	r2, [r3, #24]
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	e000e100 	.word	0xe000e100
 8003760:	e000ed00 	.word	0xe000ed00

08003764 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003764:	b480      	push	{r7}
 8003766:	b089      	sub	sp, #36	; 0x24
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	f1c3 0307 	rsb	r3, r3, #7
 800377e:	2b04      	cmp	r3, #4
 8003780:	bf28      	it	cs
 8003782:	2304      	movcs	r3, #4
 8003784:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	3304      	adds	r3, #4
 800378a:	2b06      	cmp	r3, #6
 800378c:	d902      	bls.n	8003794 <NVIC_EncodePriority+0x30>
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	3b03      	subs	r3, #3
 8003792:	e000      	b.n	8003796 <NVIC_EncodePriority+0x32>
 8003794:	2300      	movs	r3, #0
 8003796:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003798:	f04f 32ff 	mov.w	r2, #4294967295
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	fa02 f303 	lsl.w	r3, r2, r3
 80037a2:	43da      	mvns	r2, r3
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	401a      	ands	r2, r3
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037ac:	f04f 31ff 	mov.w	r1, #4294967295
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	fa01 f303 	lsl.w	r3, r1, r3
 80037b6:	43d9      	mvns	r1, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037bc:	4313      	orrs	r3, r2
         );
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3724      	adds	r7, #36	; 0x24
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
	...

080037cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3b01      	subs	r3, #1
 80037d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037dc:	d301      	bcc.n	80037e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037de:	2301      	movs	r3, #1
 80037e0:	e00f      	b.n	8003802 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037e2:	4a0a      	ldr	r2, [pc, #40]	; (800380c <SysTick_Config+0x40>)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	3b01      	subs	r3, #1
 80037e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037ea:	210f      	movs	r1, #15
 80037ec:	f04f 30ff 	mov.w	r0, #4294967295
 80037f0:	f7ff ff8e 	bl	8003710 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037f4:	4b05      	ldr	r3, [pc, #20]	; (800380c <SysTick_Config+0x40>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037fa:	4b04      	ldr	r3, [pc, #16]	; (800380c <SysTick_Config+0x40>)
 80037fc:	2207      	movs	r2, #7
 80037fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	e000e010 	.word	0xe000e010

08003810 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f7ff ff29 	bl	8003670 <__NVIC_SetPriorityGrouping>
}
 800381e:	bf00      	nop
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003826:	b580      	push	{r7, lr}
 8003828:	b086      	sub	sp, #24
 800382a:	af00      	add	r7, sp, #0
 800382c:	4603      	mov	r3, r0
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
 8003832:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003834:	2300      	movs	r3, #0
 8003836:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003838:	f7ff ff3e 	bl	80036b8 <__NVIC_GetPriorityGrouping>
 800383c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	68b9      	ldr	r1, [r7, #8]
 8003842:	6978      	ldr	r0, [r7, #20]
 8003844:	f7ff ff8e 	bl	8003764 <NVIC_EncodePriority>
 8003848:	4602      	mov	r2, r0
 800384a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800384e:	4611      	mov	r1, r2
 8003850:	4618      	mov	r0, r3
 8003852:	f7ff ff5d 	bl	8003710 <__NVIC_SetPriority>
}
 8003856:	bf00      	nop
 8003858:	3718      	adds	r7, #24
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b082      	sub	sp, #8
 8003862:	af00      	add	r7, sp, #0
 8003864:	4603      	mov	r3, r0
 8003866:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386c:	4618      	mov	r0, r3
 800386e:	f7ff ff31 	bl	80036d4 <__NVIC_EnableIRQ>
}
 8003872:	bf00      	nop
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800387a:	b580      	push	{r7, lr}
 800387c:	b082      	sub	sp, #8
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f7ff ffa2 	bl	80037cc <SysTick_Config>
 8003888:	4603      	mov	r3, r0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
	...

08003894 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b086      	sub	sp, #24
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80038a0:	f7ff f820 	bl	80028e4 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e099      	b.n	80039e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0201 	bic.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038d0:	e00f      	b.n	80038f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038d2:	f7ff f807 	bl	80028e4 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b05      	cmp	r3, #5
 80038de:	d908      	bls.n	80038f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2220      	movs	r2, #32
 80038e4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2203      	movs	r2, #3
 80038ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e078      	b.n	80039e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1e8      	bne.n	80038d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	4b38      	ldr	r3, [pc, #224]	; (80039ec <HAL_DMA_Init+0x158>)
 800390c:	4013      	ands	r3, r2
 800390e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685a      	ldr	r2, [r3, #4]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800391e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800392a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003936:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	4313      	orrs	r3, r2
 8003942:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003948:	2b04      	cmp	r3, #4
 800394a:	d107      	bne.n	800395c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003954:	4313      	orrs	r3, r2
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	4313      	orrs	r3, r2
 800395a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f023 0307 	bic.w	r3, r3, #7
 8003972:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003982:	2b04      	cmp	r3, #4
 8003984:	d117      	bne.n	80039b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	4313      	orrs	r3, r2
 800398e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00e      	beq.n	80039b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 fa91 	bl	8003ec0 <DMA_CheckFifoParam>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d008      	beq.n	80039b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2240      	movs	r2, #64	; 0x40
 80039a8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80039b2:	2301      	movs	r3, #1
 80039b4:	e016      	b.n	80039e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 fa48 	bl	8003e54 <DMA_CalcBaseAndBitshift>
 80039c4:	4603      	mov	r3, r0
 80039c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039cc:	223f      	movs	r2, #63	; 0x3f
 80039ce:	409a      	lsls	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80039e2:	2300      	movs	r3, #0
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3718      	adds	r7, #24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	f010803f 	.word	0xf010803f

080039f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	607a      	str	r2, [r7, #4]
 80039fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039fe:	2300      	movs	r3, #0
 8003a00:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a06:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d101      	bne.n	8003a16 <HAL_DMA_Start_IT+0x26>
 8003a12:	2302      	movs	r3, #2
 8003a14:	e040      	b.n	8003a98 <HAL_DMA_Start_IT+0xa8>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d12f      	bne.n	8003a8a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	68b9      	ldr	r1, [r7, #8]
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 f9da 	bl	8003df8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a48:	223f      	movs	r2, #63	; 0x3f
 8003a4a:	409a      	lsls	r2, r3
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f042 0216 	orr.w	r2, r2, #22
 8003a5e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d007      	beq.n	8003a78 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f042 0208 	orr.w	r2, r2, #8
 8003a76:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f042 0201 	orr.w	r2, r2, #1
 8003a86:	601a      	str	r2, [r3, #0]
 8003a88:	e005      	b.n	8003a96 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003a92:	2302      	movs	r3, #2
 8003a94:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003a96:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d004      	beq.n	8003abe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2280      	movs	r2, #128	; 0x80
 8003ab8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e00c      	b.n	8003ad8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2205      	movs	r2, #5
 8003ac2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 0201 	bic.w	r2, r2, #1
 8003ad4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003af0:	4b92      	ldr	r3, [pc, #584]	; (8003d3c <HAL_DMA_IRQHandler+0x258>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a92      	ldr	r2, [pc, #584]	; (8003d40 <HAL_DMA_IRQHandler+0x25c>)
 8003af6:	fba2 2303 	umull	r2, r3, r2, r3
 8003afa:	0a9b      	lsrs	r3, r3, #10
 8003afc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0e:	2208      	movs	r2, #8
 8003b10:	409a      	lsls	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d01a      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d013      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0204 	bic.w	r2, r2, #4
 8003b36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b3c:	2208      	movs	r2, #8
 8003b3e:	409a      	lsls	r2, r3
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b48:	f043 0201 	orr.w	r2, r3, #1
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b54:	2201      	movs	r2, #1
 8003b56:	409a      	lsls	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d012      	beq.n	8003b86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00b      	beq.n	8003b86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b72:	2201      	movs	r2, #1
 8003b74:	409a      	lsls	r2, r3
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b7e:	f043 0202 	orr.w	r2, r3, #2
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b8a:	2204      	movs	r2, #4
 8003b8c:	409a      	lsls	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	4013      	ands	r3, r2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d012      	beq.n	8003bbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00b      	beq.n	8003bbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba8:	2204      	movs	r2, #4
 8003baa:	409a      	lsls	r2, r3
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb4:	f043 0204 	orr.w	r2, r3, #4
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc0:	2210      	movs	r2, #16
 8003bc2:	409a      	lsls	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d043      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0308 	and.w	r3, r3, #8
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d03c      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bde:	2210      	movs	r2, #16
 8003be0:	409a      	lsls	r2, r3
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d018      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d108      	bne.n	8003c14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d024      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	4798      	blx	r3
 8003c12:	e01f      	b.n	8003c54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d01b      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	4798      	blx	r3
 8003c24:	e016      	b.n	8003c54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d107      	bne.n	8003c44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0208 	bic.w	r2, r2, #8
 8003c42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c58:	2220      	movs	r2, #32
 8003c5a:	409a      	lsls	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	4013      	ands	r3, r2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 808e 	beq.w	8003d82 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 8086 	beq.w	8003d82 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	409a      	lsls	r2, r3
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b05      	cmp	r3, #5
 8003c8c:	d136      	bne.n	8003cfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 0216 	bic.w	r2, r2, #22
 8003c9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695a      	ldr	r2, [r3, #20]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d103      	bne.n	8003cbe <HAL_DMA_IRQHandler+0x1da>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d007      	beq.n	8003cce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 0208 	bic.w	r2, r2, #8
 8003ccc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd2:	223f      	movs	r2, #63	; 0x3f
 8003cd4:	409a      	lsls	r2, r3
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d07d      	beq.n	8003dee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	4798      	blx	r3
        }
        return;
 8003cfa:	e078      	b.n	8003dee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d01c      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d108      	bne.n	8003d2a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d030      	beq.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	4798      	blx	r3
 8003d28:	e02b      	b.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d027      	beq.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	4798      	blx	r3
 8003d3a:	e022      	b.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
 8003d3c:	20000008 	.word	0x20000008
 8003d40:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10f      	bne.n	8003d72 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0210 	bic.w	r2, r2, #16
 8003d60:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d032      	beq.n	8003df0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d022      	beq.n	8003ddc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2205      	movs	r2, #5
 8003d9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0201 	bic.w	r2, r2, #1
 8003dac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	3301      	adds	r3, #1
 8003db2:	60bb      	str	r3, [r7, #8]
 8003db4:	697a      	ldr	r2, [r7, #20]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d307      	bcc.n	8003dca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1f2      	bne.n	8003dae <HAL_DMA_IRQHandler+0x2ca>
 8003dc8:	e000      	b.n	8003dcc <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003dca:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	4798      	blx	r3
 8003dec:	e000      	b.n	8003df0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003dee:	bf00      	nop
    }
  }
}
 8003df0:	3718      	adds	r7, #24
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop

08003df8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
 8003e04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	2b40      	cmp	r3, #64	; 0x40
 8003e24:	d108      	bne.n	8003e38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e36:	e007      	b.n	8003e48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	60da      	str	r2, [r3, #12]
}
 8003e48:	bf00      	nop
 8003e4a:	3714      	adds	r7, #20
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	3b10      	subs	r3, #16
 8003e64:	4a14      	ldr	r2, [pc, #80]	; (8003eb8 <DMA_CalcBaseAndBitshift+0x64>)
 8003e66:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6a:	091b      	lsrs	r3, r3, #4
 8003e6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e6e:	4a13      	ldr	r2, [pc, #76]	; (8003ebc <DMA_CalcBaseAndBitshift+0x68>)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	4413      	add	r3, r2
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	461a      	mov	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2b03      	cmp	r3, #3
 8003e80:	d909      	bls.n	8003e96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e8a:	f023 0303 	bic.w	r3, r3, #3
 8003e8e:	1d1a      	adds	r2, r3, #4
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	659a      	str	r2, [r3, #88]	; 0x58
 8003e94:	e007      	b.n	8003ea6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e9e:	f023 0303 	bic.w	r3, r3, #3
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3714      	adds	r7, #20
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	aaaaaaab 	.word	0xaaaaaaab
 8003ebc:	080097f8 	.word	0x080097f8

08003ec0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d11f      	bne.n	8003f1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2b03      	cmp	r3, #3
 8003ede:	d855      	bhi.n	8003f8c <DMA_CheckFifoParam+0xcc>
 8003ee0:	a201      	add	r2, pc, #4	; (adr r2, 8003ee8 <DMA_CheckFifoParam+0x28>)
 8003ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee6:	bf00      	nop
 8003ee8:	08003ef9 	.word	0x08003ef9
 8003eec:	08003f0b 	.word	0x08003f0b
 8003ef0:	08003ef9 	.word	0x08003ef9
 8003ef4:	08003f8d 	.word	0x08003f8d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d045      	beq.n	8003f90 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f08:	e042      	b.n	8003f90 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f0e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f12:	d13f      	bne.n	8003f94 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f18:	e03c      	b.n	8003f94 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f22:	d121      	bne.n	8003f68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	2b03      	cmp	r3, #3
 8003f28:	d836      	bhi.n	8003f98 <DMA_CheckFifoParam+0xd8>
 8003f2a:	a201      	add	r2, pc, #4	; (adr r2, 8003f30 <DMA_CheckFifoParam+0x70>)
 8003f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f30:	08003f41 	.word	0x08003f41
 8003f34:	08003f47 	.word	0x08003f47
 8003f38:	08003f41 	.word	0x08003f41
 8003f3c:	08003f59 	.word	0x08003f59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	73fb      	strb	r3, [r7, #15]
      break;
 8003f44:	e02f      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d024      	beq.n	8003f9c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f56:	e021      	b.n	8003f9c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f60:	d11e      	bne.n	8003fa0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f66:	e01b      	b.n	8003fa0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d902      	bls.n	8003f74 <DMA_CheckFifoParam+0xb4>
 8003f6e:	2b03      	cmp	r3, #3
 8003f70:	d003      	beq.n	8003f7a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f72:	e018      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	73fb      	strb	r3, [r7, #15]
      break;
 8003f78:	e015      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00e      	beq.n	8003fa4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	73fb      	strb	r3, [r7, #15]
      break;
 8003f8a:	e00b      	b.n	8003fa4 <DMA_CheckFifoParam+0xe4>
      break;
 8003f8c:	bf00      	nop
 8003f8e:	e00a      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
      break;
 8003f90:	bf00      	nop
 8003f92:	e008      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
      break;
 8003f94:	bf00      	nop
 8003f96:	e006      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
      break;
 8003f98:	bf00      	nop
 8003f9a:	e004      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
      break;
 8003f9c:	bf00      	nop
 8003f9e:	e002      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
      break;   
 8003fa0:	bf00      	nop
 8003fa2:	e000      	b.n	8003fa6 <DMA_CheckFifoParam+0xe6>
      break;
 8003fa4:	bf00      	nop
    }
  } 
  
  return status; 
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b089      	sub	sp, #36	; 0x24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61fb      	str	r3, [r7, #28]
 8003fce:	e16b      	b.n	80042a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	f040 815a 	bne.w	80042a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d00b      	beq.n	800400e <HAL_GPIO_Init+0x5a>
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d007      	beq.n	800400e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004002:	2b11      	cmp	r3, #17
 8004004:	d003      	beq.n	800400e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	2b12      	cmp	r3, #18
 800400c:	d130      	bne.n	8004070 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	2203      	movs	r2, #3
 800401a:	fa02 f303 	lsl.w	r3, r2, r3
 800401e:	43db      	mvns	r3, r3
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	4013      	ands	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	68da      	ldr	r2, [r3, #12]
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	4313      	orrs	r3, r2
 8004036:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004044:	2201      	movs	r2, #1
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	43db      	mvns	r3, r3
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	4013      	ands	r3, r2
 8004052:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	091b      	lsrs	r3, r3, #4
 800405a:	f003 0201 	and.w	r2, r3, #1
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	4313      	orrs	r3, r2
 8004068:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	2203      	movs	r2, #3
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4013      	ands	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	fa02 f303 	lsl.w	r3, r2, r3
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	4313      	orrs	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d003      	beq.n	80040b0 <HAL_GPIO_Init+0xfc>
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	2b12      	cmp	r3, #18
 80040ae:	d123      	bne.n	80040f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	08da      	lsrs	r2, r3, #3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	3208      	adds	r2, #8
 80040b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	f003 0307 	and.w	r3, r3, #7
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	220f      	movs	r2, #15
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	43db      	mvns	r3, r3
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	4013      	ands	r3, r2
 80040d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	691a      	ldr	r2, [r3, #16]
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	08da      	lsrs	r2, r3, #3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	3208      	adds	r2, #8
 80040f2:	69b9      	ldr	r1, [r7, #24]
 80040f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	2203      	movs	r2, #3
 8004104:	fa02 f303 	lsl.w	r3, r2, r3
 8004108:	43db      	mvns	r3, r3
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	4013      	ands	r3, r2
 800410e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f003 0203 	and.w	r2, r3, #3
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	005b      	lsls	r3, r3, #1
 800411c:	fa02 f303 	lsl.w	r3, r2, r3
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	4313      	orrs	r3, r2
 8004124:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 80b4 	beq.w	80042a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	4b5f      	ldr	r3, [pc, #380]	; (80042bc <HAL_GPIO_Init+0x308>)
 8004140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004142:	4a5e      	ldr	r2, [pc, #376]	; (80042bc <HAL_GPIO_Init+0x308>)
 8004144:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004148:	6453      	str	r3, [r2, #68]	; 0x44
 800414a:	4b5c      	ldr	r3, [pc, #368]	; (80042bc <HAL_GPIO_Init+0x308>)
 800414c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800414e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004156:	4a5a      	ldr	r2, [pc, #360]	; (80042c0 <HAL_GPIO_Init+0x30c>)
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	089b      	lsrs	r3, r3, #2
 800415c:	3302      	adds	r3, #2
 800415e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004162:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	220f      	movs	r2, #15
 800416e:	fa02 f303 	lsl.w	r3, r2, r3
 8004172:	43db      	mvns	r3, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	4013      	ands	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a51      	ldr	r2, [pc, #324]	; (80042c4 <HAL_GPIO_Init+0x310>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d02b      	beq.n	80041da <HAL_GPIO_Init+0x226>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a50      	ldr	r2, [pc, #320]	; (80042c8 <HAL_GPIO_Init+0x314>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d025      	beq.n	80041d6 <HAL_GPIO_Init+0x222>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a4f      	ldr	r2, [pc, #316]	; (80042cc <HAL_GPIO_Init+0x318>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d01f      	beq.n	80041d2 <HAL_GPIO_Init+0x21e>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a4e      	ldr	r2, [pc, #312]	; (80042d0 <HAL_GPIO_Init+0x31c>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d019      	beq.n	80041ce <HAL_GPIO_Init+0x21a>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a4d      	ldr	r2, [pc, #308]	; (80042d4 <HAL_GPIO_Init+0x320>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d013      	beq.n	80041ca <HAL_GPIO_Init+0x216>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a4c      	ldr	r2, [pc, #304]	; (80042d8 <HAL_GPIO_Init+0x324>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d00d      	beq.n	80041c6 <HAL_GPIO_Init+0x212>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a4b      	ldr	r2, [pc, #300]	; (80042dc <HAL_GPIO_Init+0x328>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d007      	beq.n	80041c2 <HAL_GPIO_Init+0x20e>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a4a      	ldr	r2, [pc, #296]	; (80042e0 <HAL_GPIO_Init+0x32c>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d101      	bne.n	80041be <HAL_GPIO_Init+0x20a>
 80041ba:	2307      	movs	r3, #7
 80041bc:	e00e      	b.n	80041dc <HAL_GPIO_Init+0x228>
 80041be:	2308      	movs	r3, #8
 80041c0:	e00c      	b.n	80041dc <HAL_GPIO_Init+0x228>
 80041c2:	2306      	movs	r3, #6
 80041c4:	e00a      	b.n	80041dc <HAL_GPIO_Init+0x228>
 80041c6:	2305      	movs	r3, #5
 80041c8:	e008      	b.n	80041dc <HAL_GPIO_Init+0x228>
 80041ca:	2304      	movs	r3, #4
 80041cc:	e006      	b.n	80041dc <HAL_GPIO_Init+0x228>
 80041ce:	2303      	movs	r3, #3
 80041d0:	e004      	b.n	80041dc <HAL_GPIO_Init+0x228>
 80041d2:	2302      	movs	r3, #2
 80041d4:	e002      	b.n	80041dc <HAL_GPIO_Init+0x228>
 80041d6:	2301      	movs	r3, #1
 80041d8:	e000      	b.n	80041dc <HAL_GPIO_Init+0x228>
 80041da:	2300      	movs	r3, #0
 80041dc:	69fa      	ldr	r2, [r7, #28]
 80041de:	f002 0203 	and.w	r2, r2, #3
 80041e2:	0092      	lsls	r2, r2, #2
 80041e4:	4093      	lsls	r3, r2
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041ec:	4934      	ldr	r1, [pc, #208]	; (80042c0 <HAL_GPIO_Init+0x30c>)
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	089b      	lsrs	r3, r3, #2
 80041f2:	3302      	adds	r3, #2
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041fa:	4b3a      	ldr	r3, [pc, #232]	; (80042e4 <HAL_GPIO_Init+0x330>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	43db      	mvns	r3, r3
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	4013      	ands	r3, r2
 8004208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004216:	69ba      	ldr	r2, [r7, #24]
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	4313      	orrs	r3, r2
 800421c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800421e:	4a31      	ldr	r2, [pc, #196]	; (80042e4 <HAL_GPIO_Init+0x330>)
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004224:	4b2f      	ldr	r3, [pc, #188]	; (80042e4 <HAL_GPIO_Init+0x330>)
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	43db      	mvns	r3, r3
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	4013      	ands	r3, r2
 8004232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004248:	4a26      	ldr	r2, [pc, #152]	; (80042e4 <HAL_GPIO_Init+0x330>)
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800424e:	4b25      	ldr	r3, [pc, #148]	; (80042e4 <HAL_GPIO_Init+0x330>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	43db      	mvns	r3, r3
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	4013      	ands	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	4313      	orrs	r3, r2
 8004270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004272:	4a1c      	ldr	r2, [pc, #112]	; (80042e4 <HAL_GPIO_Init+0x330>)
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004278:	4b1a      	ldr	r3, [pc, #104]	; (80042e4 <HAL_GPIO_Init+0x330>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	43db      	mvns	r3, r3
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	4013      	ands	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	4313      	orrs	r3, r2
 800429a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800429c:	4a11      	ldr	r2, [pc, #68]	; (80042e4 <HAL_GPIO_Init+0x330>)
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	3301      	adds	r3, #1
 80042a6:	61fb      	str	r3, [r7, #28]
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	2b0f      	cmp	r3, #15
 80042ac:	f67f ae90 	bls.w	8003fd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042b0:	bf00      	nop
 80042b2:	3724      	adds	r7, #36	; 0x24
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	40023800 	.word	0x40023800
 80042c0:	40013800 	.word	0x40013800
 80042c4:	40020000 	.word	0x40020000
 80042c8:	40020400 	.word	0x40020400
 80042cc:	40020800 	.word	0x40020800
 80042d0:	40020c00 	.word	0x40020c00
 80042d4:	40021000 	.word	0x40021000
 80042d8:	40021400 	.word	0x40021400
 80042dc:	40021800 	.word	0x40021800
 80042e0:	40021c00 	.word	0x40021c00
 80042e4:	40013c00 	.word	0x40013c00

080042e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	460b      	mov	r3, r1
 80042f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	691a      	ldr	r2, [r3, #16]
 80042f8:	887b      	ldrh	r3, [r7, #2]
 80042fa:	4013      	ands	r3, r2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004300:	2301      	movs	r3, #1
 8004302:	73fb      	strb	r3, [r7, #15]
 8004304:	e001      	b.n	800430a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004306:	2300      	movs	r3, #0
 8004308:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800430a:	7bfb      	ldrb	r3, [r7, #15]
}
 800430c:	4618      	mov	r0, r3
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	460b      	mov	r3, r1
 8004322:	807b      	strh	r3, [r7, #2]
 8004324:	4613      	mov	r3, r2
 8004326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004328:	787b      	ldrb	r3, [r7, #1]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d003      	beq.n	8004336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800432e:	887a      	ldrh	r2, [r7, #2]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004334:	e003      	b.n	800433e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004336:	887b      	ldrh	r3, [r7, #2]
 8004338:	041a      	lsls	r2, r3, #16
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	619a      	str	r2, [r3, #24]
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr

0800434a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
 8004352:	460b      	mov	r3, r1
 8004354:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	695a      	ldr	r2, [r3, #20]
 800435a:	887b      	ldrh	r3, [r7, #2]
 800435c:	401a      	ands	r2, r3
 800435e:	887b      	ldrh	r3, [r7, #2]
 8004360:	429a      	cmp	r2, r3
 8004362:	d104      	bne.n	800436e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004364:	887b      	ldrh	r3, [r7, #2]
 8004366:	041a      	lsls	r2, r3, #16
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800436c:	e002      	b.n	8004374 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800436e:	887a      	ldrh	r2, [r7, #2]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	619a      	str	r2, [r3, #24]
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e25b      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b00      	cmp	r3, #0
 800439c:	d075      	beq.n	800448a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800439e:	4ba3      	ldr	r3, [pc, #652]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 030c 	and.w	r3, r3, #12
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d00c      	beq.n	80043c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043aa:	4ba0      	ldr	r3, [pc, #640]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80043b2:	2b08      	cmp	r3, #8
 80043b4:	d112      	bne.n	80043dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043b6:	4b9d      	ldr	r3, [pc, #628]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043c2:	d10b      	bne.n	80043dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043c4:	4b99      	ldr	r3, [pc, #612]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d05b      	beq.n	8004488 <HAL_RCC_OscConfig+0x108>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d157      	bne.n	8004488 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e236      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043e4:	d106      	bne.n	80043f4 <HAL_RCC_OscConfig+0x74>
 80043e6:	4b91      	ldr	r3, [pc, #580]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a90      	ldr	r2, [pc, #576]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80043ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043f0:	6013      	str	r3, [r2, #0]
 80043f2:	e01d      	b.n	8004430 <HAL_RCC_OscConfig+0xb0>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043fc:	d10c      	bne.n	8004418 <HAL_RCC_OscConfig+0x98>
 80043fe:	4b8b      	ldr	r3, [pc, #556]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a8a      	ldr	r2, [pc, #552]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 8004404:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004408:	6013      	str	r3, [r2, #0]
 800440a:	4b88      	ldr	r3, [pc, #544]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a87      	ldr	r2, [pc, #540]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 8004410:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004414:	6013      	str	r3, [r2, #0]
 8004416:	e00b      	b.n	8004430 <HAL_RCC_OscConfig+0xb0>
 8004418:	4b84      	ldr	r3, [pc, #528]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a83      	ldr	r2, [pc, #524]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 800441e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004422:	6013      	str	r3, [r2, #0]
 8004424:	4b81      	ldr	r3, [pc, #516]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a80      	ldr	r2, [pc, #512]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 800442a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800442e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d013      	beq.n	8004460 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004438:	f7fe fa54 	bl	80028e4 <HAL_GetTick>
 800443c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004440:	f7fe fa50 	bl	80028e4 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b64      	cmp	r3, #100	; 0x64
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e1fb      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004452:	4b76      	ldr	r3, [pc, #472]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d0f0      	beq.n	8004440 <HAL_RCC_OscConfig+0xc0>
 800445e:	e014      	b.n	800448a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004460:	f7fe fa40 	bl	80028e4 <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004468:	f7fe fa3c 	bl	80028e4 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b64      	cmp	r3, #100	; 0x64
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e1e7      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800447a:	4b6c      	ldr	r3, [pc, #432]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0xe8>
 8004486:	e000      	b.n	800448a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004488:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d063      	beq.n	800455e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004496:	4b65      	ldr	r3, [pc, #404]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f003 030c 	and.w	r3, r3, #12
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00b      	beq.n	80044ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044a2:	4b62      	ldr	r3, [pc, #392]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80044aa:	2b08      	cmp	r3, #8
 80044ac:	d11c      	bne.n	80044e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044ae:	4b5f      	ldr	r3, [pc, #380]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d116      	bne.n	80044e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ba:	4b5c      	ldr	r3, [pc, #368]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d005      	beq.n	80044d2 <HAL_RCC_OscConfig+0x152>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d001      	beq.n	80044d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e1bb      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044d2:	4b56      	ldr	r3, [pc, #344]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	00db      	lsls	r3, r3, #3
 80044e0:	4952      	ldr	r1, [pc, #328]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044e6:	e03a      	b.n	800455e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d020      	beq.n	8004532 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044f0:	4b4f      	ldr	r3, [pc, #316]	; (8004630 <HAL_RCC_OscConfig+0x2b0>)
 80044f2:	2201      	movs	r2, #1
 80044f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f6:	f7fe f9f5 	bl	80028e4 <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044fc:	e008      	b.n	8004510 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044fe:	f7fe f9f1 	bl	80028e4 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b02      	cmp	r3, #2
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e19c      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004510:	4b46      	ldr	r3, [pc, #280]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d0f0      	beq.n	80044fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800451c:	4b43      	ldr	r3, [pc, #268]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	4940      	ldr	r1, [pc, #256]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 800452c:	4313      	orrs	r3, r2
 800452e:	600b      	str	r3, [r1, #0]
 8004530:	e015      	b.n	800455e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004532:	4b3f      	ldr	r3, [pc, #252]	; (8004630 <HAL_RCC_OscConfig+0x2b0>)
 8004534:	2200      	movs	r2, #0
 8004536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004538:	f7fe f9d4 	bl	80028e4 <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004540:	f7fe f9d0 	bl	80028e4 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e17b      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004552:	4b36      	ldr	r3, [pc, #216]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1f0      	bne.n	8004540 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0308 	and.w	r3, r3, #8
 8004566:	2b00      	cmp	r3, #0
 8004568:	d030      	beq.n	80045cc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d016      	beq.n	80045a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004572:	4b30      	ldr	r3, [pc, #192]	; (8004634 <HAL_RCC_OscConfig+0x2b4>)
 8004574:	2201      	movs	r2, #1
 8004576:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004578:	f7fe f9b4 	bl	80028e4 <HAL_GetTick>
 800457c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800457e:	e008      	b.n	8004592 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004580:	f7fe f9b0 	bl	80028e4 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d901      	bls.n	8004592 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e15b      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004592:	4b26      	ldr	r3, [pc, #152]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 8004594:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d0f0      	beq.n	8004580 <HAL_RCC_OscConfig+0x200>
 800459e:	e015      	b.n	80045cc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045a0:	4b24      	ldr	r3, [pc, #144]	; (8004634 <HAL_RCC_OscConfig+0x2b4>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045a6:	f7fe f99d 	bl	80028e4 <HAL_GetTick>
 80045aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045ac:	e008      	b.n	80045c0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045ae:	f7fe f999 	bl	80028e4 <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d901      	bls.n	80045c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e144      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045c0:	4b1a      	ldr	r3, [pc, #104]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80045c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045c4:	f003 0302 	and.w	r3, r3, #2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1f0      	bne.n	80045ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f000 80a0 	beq.w	800471a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045da:	2300      	movs	r3, #0
 80045dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045de:	4b13      	ldr	r3, [pc, #76]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80045e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10f      	bne.n	800460a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ea:	2300      	movs	r3, #0
 80045ec:	60bb      	str	r3, [r7, #8]
 80045ee:	4b0f      	ldr	r3, [pc, #60]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	4a0e      	ldr	r2, [pc, #56]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80045f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045f8:	6413      	str	r3, [r2, #64]	; 0x40
 80045fa:	4b0c      	ldr	r3, [pc, #48]	; (800462c <HAL_RCC_OscConfig+0x2ac>)
 80045fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004606:	2301      	movs	r3, #1
 8004608:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800460a:	4b0b      	ldr	r3, [pc, #44]	; (8004638 <HAL_RCC_OscConfig+0x2b8>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004612:	2b00      	cmp	r3, #0
 8004614:	d121      	bne.n	800465a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004616:	4b08      	ldr	r3, [pc, #32]	; (8004638 <HAL_RCC_OscConfig+0x2b8>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a07      	ldr	r2, [pc, #28]	; (8004638 <HAL_RCC_OscConfig+0x2b8>)
 800461c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004620:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004622:	f7fe f95f 	bl	80028e4 <HAL_GetTick>
 8004626:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004628:	e011      	b.n	800464e <HAL_RCC_OscConfig+0x2ce>
 800462a:	bf00      	nop
 800462c:	40023800 	.word	0x40023800
 8004630:	42470000 	.word	0x42470000
 8004634:	42470e80 	.word	0x42470e80
 8004638:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800463c:	f7fe f952 	bl	80028e4 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e0fd      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800464e:	4b81      	ldr	r3, [pc, #516]	; (8004854 <HAL_RCC_OscConfig+0x4d4>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004656:	2b00      	cmp	r3, #0
 8004658:	d0f0      	beq.n	800463c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	2b01      	cmp	r3, #1
 8004660:	d106      	bne.n	8004670 <HAL_RCC_OscConfig+0x2f0>
 8004662:	4b7d      	ldr	r3, [pc, #500]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 8004664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004666:	4a7c      	ldr	r2, [pc, #496]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 8004668:	f043 0301 	orr.w	r3, r3, #1
 800466c:	6713      	str	r3, [r2, #112]	; 0x70
 800466e:	e01c      	b.n	80046aa <HAL_RCC_OscConfig+0x32a>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	2b05      	cmp	r3, #5
 8004676:	d10c      	bne.n	8004692 <HAL_RCC_OscConfig+0x312>
 8004678:	4b77      	ldr	r3, [pc, #476]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 800467a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800467c:	4a76      	ldr	r2, [pc, #472]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 800467e:	f043 0304 	orr.w	r3, r3, #4
 8004682:	6713      	str	r3, [r2, #112]	; 0x70
 8004684:	4b74      	ldr	r3, [pc, #464]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 8004686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004688:	4a73      	ldr	r2, [pc, #460]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 800468a:	f043 0301 	orr.w	r3, r3, #1
 800468e:	6713      	str	r3, [r2, #112]	; 0x70
 8004690:	e00b      	b.n	80046aa <HAL_RCC_OscConfig+0x32a>
 8004692:	4b71      	ldr	r3, [pc, #452]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 8004694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004696:	4a70      	ldr	r2, [pc, #448]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 8004698:	f023 0301 	bic.w	r3, r3, #1
 800469c:	6713      	str	r3, [r2, #112]	; 0x70
 800469e:	4b6e      	ldr	r3, [pc, #440]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 80046a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a2:	4a6d      	ldr	r2, [pc, #436]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 80046a4:	f023 0304 	bic.w	r3, r3, #4
 80046a8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d015      	beq.n	80046de <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b2:	f7fe f917 	bl	80028e4 <HAL_GetTick>
 80046b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046b8:	e00a      	b.n	80046d0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046ba:	f7fe f913 	bl	80028e4 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d901      	bls.n	80046d0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e0bc      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046d0:	4b61      	ldr	r3, [pc, #388]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 80046d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d4:	f003 0302 	and.w	r3, r3, #2
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d0ee      	beq.n	80046ba <HAL_RCC_OscConfig+0x33a>
 80046dc:	e014      	b.n	8004708 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046de:	f7fe f901 	bl	80028e4 <HAL_GetTick>
 80046e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046e4:	e00a      	b.n	80046fc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046e6:	f7fe f8fd 	bl	80028e4 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d901      	bls.n	80046fc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e0a6      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046fc:	4b56      	ldr	r3, [pc, #344]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 80046fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d1ee      	bne.n	80046e6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004708:	7dfb      	ldrb	r3, [r7, #23]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d105      	bne.n	800471a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800470e:	4b52      	ldr	r3, [pc, #328]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 8004710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004712:	4a51      	ldr	r2, [pc, #324]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 8004714:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004718:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	2b00      	cmp	r3, #0
 8004720:	f000 8092 	beq.w	8004848 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004724:	4b4c      	ldr	r3, [pc, #304]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f003 030c 	and.w	r3, r3, #12
 800472c:	2b08      	cmp	r3, #8
 800472e:	d05c      	beq.n	80047ea <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	2b02      	cmp	r3, #2
 8004736:	d141      	bne.n	80047bc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004738:	4b48      	ldr	r3, [pc, #288]	; (800485c <HAL_RCC_OscConfig+0x4dc>)
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473e:	f7fe f8d1 	bl	80028e4 <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004746:	f7fe f8cd 	bl	80028e4 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e078      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004758:	4b3f      	ldr	r3, [pc, #252]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1f0      	bne.n	8004746 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	69da      	ldr	r2, [r3, #28]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	431a      	orrs	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004772:	019b      	lsls	r3, r3, #6
 8004774:	431a      	orrs	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800477a:	085b      	lsrs	r3, r3, #1
 800477c:	3b01      	subs	r3, #1
 800477e:	041b      	lsls	r3, r3, #16
 8004780:	431a      	orrs	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004786:	061b      	lsls	r3, r3, #24
 8004788:	4933      	ldr	r1, [pc, #204]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 800478a:	4313      	orrs	r3, r2
 800478c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800478e:	4b33      	ldr	r3, [pc, #204]	; (800485c <HAL_RCC_OscConfig+0x4dc>)
 8004790:	2201      	movs	r2, #1
 8004792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004794:	f7fe f8a6 	bl	80028e4 <HAL_GetTick>
 8004798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800479a:	e008      	b.n	80047ae <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800479c:	f7fe f8a2 	bl	80028e4 <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d901      	bls.n	80047ae <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e04d      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047ae:	4b2a      	ldr	r3, [pc, #168]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0f0      	beq.n	800479c <HAL_RCC_OscConfig+0x41c>
 80047ba:	e045      	b.n	8004848 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047bc:	4b27      	ldr	r3, [pc, #156]	; (800485c <HAL_RCC_OscConfig+0x4dc>)
 80047be:	2200      	movs	r2, #0
 80047c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c2:	f7fe f88f 	bl	80028e4 <HAL_GetTick>
 80047c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047c8:	e008      	b.n	80047dc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047ca:	f7fe f88b 	bl	80028e4 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d901      	bls.n	80047dc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e036      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047dc:	4b1e      	ldr	r3, [pc, #120]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1f0      	bne.n	80047ca <HAL_RCC_OscConfig+0x44a>
 80047e8:	e02e      	b.n	8004848 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d101      	bne.n	80047f6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e029      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047f6:	4b18      	ldr	r3, [pc, #96]	; (8004858 <HAL_RCC_OscConfig+0x4d8>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	69db      	ldr	r3, [r3, #28]
 8004806:	429a      	cmp	r2, r3
 8004808:	d11c      	bne.n	8004844 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004814:	429a      	cmp	r2, r3
 8004816:	d115      	bne.n	8004844 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004818:	68fa      	ldr	r2, [r7, #12]
 800481a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800481e:	4013      	ands	r3, r2
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004824:	4293      	cmp	r3, r2
 8004826:	d10d      	bne.n	8004844 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004832:	429a      	cmp	r2, r3
 8004834:	d106      	bne.n	8004844 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004840:	429a      	cmp	r2, r3
 8004842:	d001      	beq.n	8004848 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3718      	adds	r7, #24
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	40007000 	.word	0x40007000
 8004858:	40023800 	.word	0x40023800
 800485c:	42470060 	.word	0x42470060

08004860 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e0cc      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004874:	4b68      	ldr	r3, [pc, #416]	; (8004a18 <HAL_RCC_ClockConfig+0x1b8>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 030f 	and.w	r3, r3, #15
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	429a      	cmp	r2, r3
 8004880:	d90c      	bls.n	800489c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004882:	4b65      	ldr	r3, [pc, #404]	; (8004a18 <HAL_RCC_ClockConfig+0x1b8>)
 8004884:	683a      	ldr	r2, [r7, #0]
 8004886:	b2d2      	uxtb	r2, r2
 8004888:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800488a:	4b63      	ldr	r3, [pc, #396]	; (8004a18 <HAL_RCC_ClockConfig+0x1b8>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 030f 	and.w	r3, r3, #15
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	429a      	cmp	r2, r3
 8004896:	d001      	beq.n	800489c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e0b8      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0302 	and.w	r3, r3, #2
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d020      	beq.n	80048ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0304 	and.w	r3, r3, #4
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d005      	beq.n	80048c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048b4:	4b59      	ldr	r3, [pc, #356]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	4a58      	ldr	r2, [pc, #352]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80048ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80048be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0308 	and.w	r3, r3, #8
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d005      	beq.n	80048d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048cc:	4b53      	ldr	r3, [pc, #332]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	4a52      	ldr	r2, [pc, #328]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80048d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80048d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048d8:	4b50      	ldr	r3, [pc, #320]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	494d      	ldr	r1, [pc, #308]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d044      	beq.n	8004980 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d107      	bne.n	800490e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048fe:	4b47      	ldr	r3, [pc, #284]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d119      	bne.n	800493e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e07f      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b02      	cmp	r3, #2
 8004914:	d003      	beq.n	800491e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800491a:	2b03      	cmp	r3, #3
 800491c:	d107      	bne.n	800492e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800491e:	4b3f      	ldr	r3, [pc, #252]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d109      	bne.n	800493e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e06f      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800492e:	4b3b      	ldr	r3, [pc, #236]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e067      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800493e:	4b37      	ldr	r3, [pc, #220]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f023 0203 	bic.w	r2, r3, #3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	4934      	ldr	r1, [pc, #208]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 800494c:	4313      	orrs	r3, r2
 800494e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004950:	f7fd ffc8 	bl	80028e4 <HAL_GetTick>
 8004954:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004956:	e00a      	b.n	800496e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004958:	f7fd ffc4 	bl	80028e4 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	f241 3288 	movw	r2, #5000	; 0x1388
 8004966:	4293      	cmp	r3, r2
 8004968:	d901      	bls.n	800496e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e04f      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496e:	4b2b      	ldr	r3, [pc, #172]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 020c 	and.w	r2, r3, #12
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	429a      	cmp	r2, r3
 800497e:	d1eb      	bne.n	8004958 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004980:	4b25      	ldr	r3, [pc, #148]	; (8004a18 <HAL_RCC_ClockConfig+0x1b8>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 030f 	and.w	r3, r3, #15
 8004988:	683a      	ldr	r2, [r7, #0]
 800498a:	429a      	cmp	r2, r3
 800498c:	d20c      	bcs.n	80049a8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498e:	4b22      	ldr	r3, [pc, #136]	; (8004a18 <HAL_RCC_ClockConfig+0x1b8>)
 8004990:	683a      	ldr	r2, [r7, #0]
 8004992:	b2d2      	uxtb	r2, r2
 8004994:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004996:	4b20      	ldr	r3, [pc, #128]	; (8004a18 <HAL_RCC_ClockConfig+0x1b8>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 030f 	and.w	r3, r3, #15
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d001      	beq.n	80049a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e032      	b.n	8004a0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0304 	and.w	r3, r3, #4
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d008      	beq.n	80049c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049b4:	4b19      	ldr	r3, [pc, #100]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	4916      	ldr	r1, [pc, #88]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0308 	and.w	r3, r3, #8
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d009      	beq.n	80049e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049d2:	4b12      	ldr	r3, [pc, #72]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	00db      	lsls	r3, r3, #3
 80049e0:	490e      	ldr	r1, [pc, #56]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049e6:	f000 f821 	bl	8004a2c <HAL_RCC_GetSysClockFreq>
 80049ea:	4601      	mov	r1, r0
 80049ec:	4b0b      	ldr	r3, [pc, #44]	; (8004a1c <HAL_RCC_ClockConfig+0x1bc>)
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	091b      	lsrs	r3, r3, #4
 80049f2:	f003 030f 	and.w	r3, r3, #15
 80049f6:	4a0a      	ldr	r2, [pc, #40]	; (8004a20 <HAL_RCC_ClockConfig+0x1c0>)
 80049f8:	5cd3      	ldrb	r3, [r2, r3]
 80049fa:	fa21 f303 	lsr.w	r3, r1, r3
 80049fe:	4a09      	ldr	r2, [pc, #36]	; (8004a24 <HAL_RCC_ClockConfig+0x1c4>)
 8004a00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a02:	4b09      	ldr	r3, [pc, #36]	; (8004a28 <HAL_RCC_ClockConfig+0x1c8>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7fd ff28 	bl	800285c <HAL_InitTick>

  return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40023c00 	.word	0x40023c00
 8004a1c:	40023800 	.word	0x40023800
 8004a20:	080097e0 	.word	0x080097e0
 8004a24:	20000008 	.word	0x20000008
 8004a28:	2000000c 	.word	0x2000000c

08004a2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a32:	2300      	movs	r3, #0
 8004a34:	607b      	str	r3, [r7, #4]
 8004a36:	2300      	movs	r3, #0
 8004a38:	60fb      	str	r3, [r7, #12]
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a42:	4b50      	ldr	r3, [pc, #320]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x158>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 030c 	and.w	r3, r3, #12
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d007      	beq.n	8004a5e <HAL_RCC_GetSysClockFreq+0x32>
 8004a4e:	2b08      	cmp	r3, #8
 8004a50:	d008      	beq.n	8004a64 <HAL_RCC_GetSysClockFreq+0x38>
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f040 808d 	bne.w	8004b72 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a58:	4b4b      	ldr	r3, [pc, #300]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004a5a:	60bb      	str	r3, [r7, #8]
       break;
 8004a5c:	e08c      	b.n	8004b78 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a5e:	4b4b      	ldr	r3, [pc, #300]	; (8004b8c <HAL_RCC_GetSysClockFreq+0x160>)
 8004a60:	60bb      	str	r3, [r7, #8]
      break;
 8004a62:	e089      	b.n	8004b78 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a64:	4b47      	ldr	r3, [pc, #284]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x158>)
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a6c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a6e:	4b45      	ldr	r3, [pc, #276]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x158>)
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d023      	beq.n	8004ac2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a7a:	4b42      	ldr	r3, [pc, #264]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x158>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	099b      	lsrs	r3, r3, #6
 8004a80:	f04f 0400 	mov.w	r4, #0
 8004a84:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004a88:	f04f 0200 	mov.w	r2, #0
 8004a8c:	ea03 0501 	and.w	r5, r3, r1
 8004a90:	ea04 0602 	and.w	r6, r4, r2
 8004a94:	4a3d      	ldr	r2, [pc, #244]	; (8004b8c <HAL_RCC_GetSysClockFreq+0x160>)
 8004a96:	fb02 f106 	mul.w	r1, r2, r6
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	fb02 f205 	mul.w	r2, r2, r5
 8004aa0:	440a      	add	r2, r1
 8004aa2:	493a      	ldr	r1, [pc, #232]	; (8004b8c <HAL_RCC_GetSysClockFreq+0x160>)
 8004aa4:	fba5 0101 	umull	r0, r1, r5, r1
 8004aa8:	1853      	adds	r3, r2, r1
 8004aaa:	4619      	mov	r1, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f04f 0400 	mov.w	r4, #0
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	4623      	mov	r3, r4
 8004ab6:	f7fc f877 	bl	8000ba8 <__aeabi_uldivmod>
 8004aba:	4603      	mov	r3, r0
 8004abc:	460c      	mov	r4, r1
 8004abe:	60fb      	str	r3, [r7, #12]
 8004ac0:	e049      	b.n	8004b56 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ac2:	4b30      	ldr	r3, [pc, #192]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x158>)
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	099b      	lsrs	r3, r3, #6
 8004ac8:	f04f 0400 	mov.w	r4, #0
 8004acc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004ad0:	f04f 0200 	mov.w	r2, #0
 8004ad4:	ea03 0501 	and.w	r5, r3, r1
 8004ad8:	ea04 0602 	and.w	r6, r4, r2
 8004adc:	4629      	mov	r1, r5
 8004ade:	4632      	mov	r2, r6
 8004ae0:	f04f 0300 	mov.w	r3, #0
 8004ae4:	f04f 0400 	mov.w	r4, #0
 8004ae8:	0154      	lsls	r4, r2, #5
 8004aea:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004aee:	014b      	lsls	r3, r1, #5
 8004af0:	4619      	mov	r1, r3
 8004af2:	4622      	mov	r2, r4
 8004af4:	1b49      	subs	r1, r1, r5
 8004af6:	eb62 0206 	sbc.w	r2, r2, r6
 8004afa:	f04f 0300 	mov.w	r3, #0
 8004afe:	f04f 0400 	mov.w	r4, #0
 8004b02:	0194      	lsls	r4, r2, #6
 8004b04:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004b08:	018b      	lsls	r3, r1, #6
 8004b0a:	1a5b      	subs	r3, r3, r1
 8004b0c:	eb64 0402 	sbc.w	r4, r4, r2
 8004b10:	f04f 0100 	mov.w	r1, #0
 8004b14:	f04f 0200 	mov.w	r2, #0
 8004b18:	00e2      	lsls	r2, r4, #3
 8004b1a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004b1e:	00d9      	lsls	r1, r3, #3
 8004b20:	460b      	mov	r3, r1
 8004b22:	4614      	mov	r4, r2
 8004b24:	195b      	adds	r3, r3, r5
 8004b26:	eb44 0406 	adc.w	r4, r4, r6
 8004b2a:	f04f 0100 	mov.w	r1, #0
 8004b2e:	f04f 0200 	mov.w	r2, #0
 8004b32:	02a2      	lsls	r2, r4, #10
 8004b34:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004b38:	0299      	lsls	r1, r3, #10
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4614      	mov	r4, r2
 8004b3e:	4618      	mov	r0, r3
 8004b40:	4621      	mov	r1, r4
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f04f 0400 	mov.w	r4, #0
 8004b48:	461a      	mov	r2, r3
 8004b4a:	4623      	mov	r3, r4
 8004b4c:	f7fc f82c 	bl	8000ba8 <__aeabi_uldivmod>
 8004b50:	4603      	mov	r3, r0
 8004b52:	460c      	mov	r4, r1
 8004b54:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x158>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	0c1b      	lsrs	r3, r3, #16
 8004b5c:	f003 0303 	and.w	r3, r3, #3
 8004b60:	3301      	adds	r3, #1
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b6e:	60bb      	str	r3, [r7, #8]
      break;
 8004b70:	e002      	b.n	8004b78 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b72:	4b05      	ldr	r3, [pc, #20]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004b74:	60bb      	str	r3, [r7, #8]
      break;
 8004b76:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b78:	68bb      	ldr	r3, [r7, #8]
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b82:	bf00      	nop
 8004b84:	40023800 	.word	0x40023800
 8004b88:	00f42400 	.word	0x00f42400
 8004b8c:	017d7840 	.word	0x017d7840

08004b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b90:	b480      	push	{r7}
 8004b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b94:	4b03      	ldr	r3, [pc, #12]	; (8004ba4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b96:	681b      	ldr	r3, [r3, #0]
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	20000008 	.word	0x20000008

08004ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004bac:	f7ff fff0 	bl	8004b90 <HAL_RCC_GetHCLKFreq>
 8004bb0:	4601      	mov	r1, r0
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	0a9b      	lsrs	r3, r3, #10
 8004bb8:	f003 0307 	and.w	r3, r3, #7
 8004bbc:	4a03      	ldr	r2, [pc, #12]	; (8004bcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bbe:	5cd3      	ldrb	r3, [r2, r3]
 8004bc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	40023800 	.word	0x40023800
 8004bcc:	080097f0 	.word	0x080097f0

08004bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004bd4:	f7ff ffdc 	bl	8004b90 <HAL_RCC_GetHCLKFreq>
 8004bd8:	4601      	mov	r1, r0
 8004bda:	4b05      	ldr	r3, [pc, #20]	; (8004bf0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	0b5b      	lsrs	r3, r3, #13
 8004be0:	f003 0307 	and.w	r3, r3, #7
 8004be4:	4a03      	ldr	r2, [pc, #12]	; (8004bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004be6:	5cd3      	ldrb	r3, [r2, r3]
 8004be8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	40023800 	.word	0x40023800
 8004bf4:	080097f0 	.word	0x080097f0

08004bf8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e056      	b.n	8004cb8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d106      	bne.n	8004c2a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f7fd f85f 	bl	8001ce8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2202      	movs	r2, #2
 8004c2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c40:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	431a      	orrs	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	431a      	orrs	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c66:	431a      	orrs	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	69db      	ldr	r3, [r3, #28]
 8004c6c:	431a      	orrs	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	ea42 0103 	orr.w	r1, r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	0c1b      	lsrs	r3, r3, #16
 8004c88:	f003 0104 	and.w	r1, r3, #4
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	430a      	orrs	r2, r1
 8004c96:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	69da      	ldr	r2, [r3, #28]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ca6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3708      	adds	r7, #8
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b08c      	sub	sp, #48	; 0x30
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
 8004ccc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d101      	bne.n	8004ce6 <HAL_SPI_TransmitReceive+0x26>
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	e18a      	b.n	8004ffc <HAL_SPI_TransmitReceive+0x33c>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cee:	f7fd fdf9 	bl	80028e4 <HAL_GetTick>
 8004cf2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004d04:	887b      	ldrh	r3, [r7, #2]
 8004d06:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d00f      	beq.n	8004d30 <HAL_SPI_TransmitReceive+0x70>
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d16:	d107      	bne.n	8004d28 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d103      	bne.n	8004d28 <HAL_SPI_TransmitReceive+0x68>
 8004d20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004d24:	2b04      	cmp	r3, #4
 8004d26:	d003      	beq.n	8004d30 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004d28:	2302      	movs	r3, #2
 8004d2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004d2e:	e15b      	b.n	8004fe8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d005      	beq.n	8004d42 <HAL_SPI_TransmitReceive+0x82>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d002      	beq.n	8004d42 <HAL_SPI_TransmitReceive+0x82>
 8004d3c:	887b      	ldrh	r3, [r7, #2]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d103      	bne.n	8004d4a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004d48:	e14e      	b.n	8004fe8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d003      	beq.n	8004d5e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2205      	movs	r2, #5
 8004d5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	887a      	ldrh	r2, [r7, #2]
 8004d6e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	887a      	ldrh	r2, [r7, #2]
 8004d74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	68ba      	ldr	r2, [r7, #8]
 8004d7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	887a      	ldrh	r2, [r7, #2]
 8004d80:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	887a      	ldrh	r2, [r7, #2]
 8004d86:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d9e:	2b40      	cmp	r3, #64	; 0x40
 8004da0:	d007      	beq.n	8004db2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004db0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dba:	d178      	bne.n	8004eae <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d002      	beq.n	8004dca <HAL_SPI_TransmitReceive+0x10a>
 8004dc4:	8b7b      	ldrh	r3, [r7, #26]
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d166      	bne.n	8004e98 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dce:	881a      	ldrh	r2, [r3, #0]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dda:	1c9a      	adds	r2, r3, #2
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	3b01      	subs	r3, #1
 8004de8:	b29a      	uxth	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dee:	e053      	b.n	8004e98 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d11b      	bne.n	8004e36 <HAL_SPI_TransmitReceive+0x176>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d016      	beq.n	8004e36 <HAL_SPI_TransmitReceive+0x176>
 8004e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d113      	bne.n	8004e36 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e12:	881a      	ldrh	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1e:	1c9a      	adds	r2, r3, #2
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e32:	2300      	movs	r3, #0
 8004e34:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d119      	bne.n	8004e78 <HAL_SPI_TransmitReceive+0x1b8>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d014      	beq.n	8004e78 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68da      	ldr	r2, [r3, #12]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e58:	b292      	uxth	r2, r2
 8004e5a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e60:	1c9a      	adds	r2, r3, #2
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e74:	2301      	movs	r3, #1
 8004e76:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e78:	f7fd fd34 	bl	80028e4 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d807      	bhi.n	8004e98 <HAL_SPI_TransmitReceive+0x1d8>
 8004e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e8e:	d003      	beq.n	8004e98 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004e96:	e0a7      	b.n	8004fe8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1a6      	bne.n	8004df0 <HAL_SPI_TransmitReceive+0x130>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1a1      	bne.n	8004df0 <HAL_SPI_TransmitReceive+0x130>
 8004eac:	e07c      	b.n	8004fa8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <HAL_SPI_TransmitReceive+0x1fc>
 8004eb6:	8b7b      	ldrh	r3, [r7, #26]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d16b      	bne.n	8004f94 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	330c      	adds	r3, #12
 8004ec6:	7812      	ldrb	r2, [r2, #0]
 8004ec8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	3b01      	subs	r3, #1
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ee2:	e057      	b.n	8004f94 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f003 0302 	and.w	r3, r3, #2
 8004eee:	2b02      	cmp	r3, #2
 8004ef0:	d11c      	bne.n	8004f2c <HAL_SPI_TransmitReceive+0x26c>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d017      	beq.n	8004f2c <HAL_SPI_TransmitReceive+0x26c>
 8004efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d114      	bne.n	8004f2c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	330c      	adds	r3, #12
 8004f0c:	7812      	ldrb	r2, [r2, #0]
 8004f0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f14:	1c5a      	adds	r2, r3, #1
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d119      	bne.n	8004f6e <HAL_SPI_TransmitReceive+0x2ae>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d014      	beq.n	8004f6e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f4e:	b2d2      	uxtb	r2, r2
 8004f50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f56:	1c5a      	adds	r2, r3, #1
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f6e:	f7fd fcb9 	bl	80028e4 <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d803      	bhi.n	8004f86 <HAL_SPI_TransmitReceive+0x2c6>
 8004f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f84:	d102      	bne.n	8004f8c <HAL_SPI_TransmitReceive+0x2cc>
 8004f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d103      	bne.n	8004f94 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004f92:	e029      	b.n	8004fe8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1a2      	bne.n	8004ee4 <HAL_SPI_TransmitReceive+0x224>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d19d      	bne.n	8004ee4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004faa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004fac:	68f8      	ldr	r0, [r7, #12]
 8004fae:	f000 f893 	bl	80050d8 <SPI_EndRxTxTransaction>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d006      	beq.n	8004fc6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004fc4:	e010      	b.n	8004fe8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10b      	bne.n	8004fe6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fce:	2300      	movs	r3, #0
 8004fd0:	617b      	str	r3, [r7, #20]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	617b      	str	r3, [r7, #20]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	617b      	str	r3, [r7, #20]
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	e000      	b.n	8004fe8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004fe6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ff8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3730      	adds	r7, #48	; 0x30
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	603b      	str	r3, [r7, #0]
 8005010:	4613      	mov	r3, r2
 8005012:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005014:	e04c      	b.n	80050b0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501c:	d048      	beq.n	80050b0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800501e:	f7fd fc61 	bl	80028e4 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	429a      	cmp	r2, r3
 800502c:	d902      	bls.n	8005034 <SPI_WaitFlagStateUntilTimeout+0x30>
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d13d      	bne.n	80050b0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005042:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800504c:	d111      	bne.n	8005072 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005056:	d004      	beq.n	8005062 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005060:	d107      	bne.n	8005072 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005070:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005076:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800507a:	d10f      	bne.n	800509c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800508a:	601a      	str	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800509a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	e00f      	b.n	80050d0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689a      	ldr	r2, [r3, #8]
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	4013      	ands	r3, r2
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	429a      	cmp	r2, r3
 80050be:	bf0c      	ite	eq
 80050c0:	2301      	moveq	r3, #1
 80050c2:	2300      	movne	r3, #0
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	461a      	mov	r2, r3
 80050c8:	79fb      	ldrb	r3, [r7, #7]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d1a3      	bne.n	8005016 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3710      	adds	r7, #16
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b088      	sub	sp, #32
 80050dc:	af02      	add	r7, sp, #8
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80050e4:	4b1b      	ldr	r3, [pc, #108]	; (8005154 <SPI_EndRxTxTransaction+0x7c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a1b      	ldr	r2, [pc, #108]	; (8005158 <SPI_EndRxTxTransaction+0x80>)
 80050ea:	fba2 2303 	umull	r2, r3, r2, r3
 80050ee:	0d5b      	lsrs	r3, r3, #21
 80050f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80050f4:	fb02 f303 	mul.w	r3, r2, r3
 80050f8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005102:	d112      	bne.n	800512a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	2200      	movs	r2, #0
 800510c:	2180      	movs	r1, #128	; 0x80
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f7ff ff78 	bl	8005004 <SPI_WaitFlagStateUntilTimeout>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d016      	beq.n	8005148 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800511e:	f043 0220 	orr.w	r2, r3, #32
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e00f      	b.n	800514a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00a      	beq.n	8005146 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	3b01      	subs	r3, #1
 8005134:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005140:	2b80      	cmp	r3, #128	; 0x80
 8005142:	d0f2      	beq.n	800512a <SPI_EndRxTxTransaction+0x52>
 8005144:	e000      	b.n	8005148 <SPI_EndRxTxTransaction+0x70>
        break;
 8005146:	bf00      	nop
  }

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	20000008 	.word	0x20000008
 8005158:	165e9f81 	.word	0x165e9f81

0800515c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e01d      	b.n	80051aa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d106      	bne.n	8005188 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f7fd f8ca 	bl	800231c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	3304      	adds	r3, #4
 8005198:	4619      	mov	r1, r3
 800519a:	4610      	mov	r0, r2
 800519c:	f000 fb44 	bl	8005828 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051b2:	b480      	push	{r7}
 80051b4:	b085      	sub	sp, #20
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68da      	ldr	r2, [r3, #12]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f042 0201 	orr.w	r2, r2, #1
 80051c8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f003 0307 	and.w	r3, r3, #7
 80051d4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2b06      	cmp	r3, #6
 80051da:	d007      	beq.n	80051ec <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f042 0201 	orr.w	r2, r2, #1
 80051ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3714      	adds	r7, #20
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b082      	sub	sp, #8
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d101      	bne.n	800520c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e01d      	b.n	8005248 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b00      	cmp	r3, #0
 8005216:	d106      	bne.n	8005226 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f7fd f8b7 	bl	8002394 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2202      	movs	r2, #2
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	3304      	adds	r3, #4
 8005236:	4619      	mov	r1, r3
 8005238:	4610      	mov	r0, r2
 800523a:	f000 faf5 	bl	8005828 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	3708      	adds	r7, #8
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2201      	movs	r2, #1
 8005260:	6839      	ldr	r1, [r7, #0]
 8005262:	4618      	mov	r0, r3
 8005264:	f000 fdca 	bl	8005dfc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a15      	ldr	r2, [pc, #84]	; (80052c4 <HAL_TIM_PWM_Start+0x74>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d004      	beq.n	800527c <HAL_TIM_PWM_Start+0x2c>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a14      	ldr	r2, [pc, #80]	; (80052c8 <HAL_TIM_PWM_Start+0x78>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d101      	bne.n	8005280 <HAL_TIM_PWM_Start+0x30>
 800527c:	2301      	movs	r3, #1
 800527e:	e000      	b.n	8005282 <HAL_TIM_PWM_Start+0x32>
 8005280:	2300      	movs	r3, #0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d007      	beq.n	8005296 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005294:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2b06      	cmp	r3, #6
 80052a6:	d007      	beq.n	80052b8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0201 	orr.w	r2, r2, #1
 80052b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	40010000 	.word	0x40010000
 80052c8:	40010400 	.word	0x40010400

080052cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b082      	sub	sp, #8
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d122      	bne.n	8005328 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d11b      	bne.n	8005328 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f06f 0202 	mvn.w	r2, #2
 80052f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	f003 0303 	and.w	r3, r3, #3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d003      	beq.n	8005316 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fa6b 	bl	80057ea <HAL_TIM_IC_CaptureCallback>
 8005314:	e005      	b.n	8005322 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 fa5d 	bl	80057d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 fa6e 	bl	80057fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	f003 0304 	and.w	r3, r3, #4
 8005332:	2b04      	cmp	r3, #4
 8005334:	d122      	bne.n	800537c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	f003 0304 	and.w	r3, r3, #4
 8005340:	2b04      	cmp	r3, #4
 8005342:	d11b      	bne.n	800537c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f06f 0204 	mvn.w	r2, #4
 800534c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2202      	movs	r2, #2
 8005352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800535e:	2b00      	cmp	r3, #0
 8005360:	d003      	beq.n	800536a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 fa41 	bl	80057ea <HAL_TIM_IC_CaptureCallback>
 8005368:	e005      	b.n	8005376 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 fa33 	bl	80057d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f000 fa44 	bl	80057fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	f003 0308 	and.w	r3, r3, #8
 8005386:	2b08      	cmp	r3, #8
 8005388:	d122      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	f003 0308 	and.w	r3, r3, #8
 8005394:	2b08      	cmp	r3, #8
 8005396:	d11b      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f06f 0208 	mvn.w	r2, #8
 80053a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2204      	movs	r2, #4
 80053a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	69db      	ldr	r3, [r3, #28]
 80053ae:	f003 0303 	and.w	r3, r3, #3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d003      	beq.n	80053be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 fa17 	bl	80057ea <HAL_TIM_IC_CaptureCallback>
 80053bc:	e005      	b.n	80053ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fa09 	bl	80057d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 fa1a 	bl	80057fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	f003 0310 	and.w	r3, r3, #16
 80053da:	2b10      	cmp	r3, #16
 80053dc:	d122      	bne.n	8005424 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f003 0310 	and.w	r3, r3, #16
 80053e8:	2b10      	cmp	r3, #16
 80053ea:	d11b      	bne.n	8005424 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f06f 0210 	mvn.w	r2, #16
 80053f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2208      	movs	r2, #8
 80053fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	69db      	ldr	r3, [r3, #28]
 8005402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 f9ed 	bl	80057ea <HAL_TIM_IC_CaptureCallback>
 8005410:	e005      	b.n	800541e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f9df 	bl	80057d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 f9f0 	bl	80057fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b01      	cmp	r3, #1
 8005430:	d10e      	bne.n	8005450 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	2b01      	cmp	r3, #1
 800543e:	d107      	bne.n	8005450 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f06f 0201 	mvn.w	r2, #1
 8005448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7fc fa8c 	bl	8001968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545a:	2b80      	cmp	r3, #128	; 0x80
 800545c:	d10e      	bne.n	800547c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005468:	2b80      	cmp	r3, #128	; 0x80
 800546a:	d107      	bne.n	800547c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 fdbe 	bl	8005ff8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005486:	2b40      	cmp	r3, #64	; 0x40
 8005488:	d10e      	bne.n	80054a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005494:	2b40      	cmp	r3, #64	; 0x40
 8005496:	d107      	bne.n	80054a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 f9b5 	bl	8005812 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	f003 0320 	and.w	r3, r3, #32
 80054b2:	2b20      	cmp	r3, #32
 80054b4:	d10e      	bne.n	80054d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	f003 0320 	and.w	r3, r3, #32
 80054c0:	2b20      	cmp	r3, #32
 80054c2:	d107      	bne.n	80054d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f06f 0220 	mvn.w	r2, #32
 80054cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 fd88 	bl	8005fe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054d4:	bf00      	nop
 80054d6:	3708      	adds	r7, #8
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d101      	bne.n	80054f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80054f2:	2302      	movs	r3, #2
 80054f4:	e0b4      	b.n	8005660 <HAL_TIM_PWM_ConfigChannel+0x184>
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2202      	movs	r2, #2
 8005502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b0c      	cmp	r3, #12
 800550a:	f200 809f 	bhi.w	800564c <HAL_TIM_PWM_ConfigChannel+0x170>
 800550e:	a201      	add	r2, pc, #4	; (adr r2, 8005514 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005514:	08005549 	.word	0x08005549
 8005518:	0800564d 	.word	0x0800564d
 800551c:	0800564d 	.word	0x0800564d
 8005520:	0800564d 	.word	0x0800564d
 8005524:	08005589 	.word	0x08005589
 8005528:	0800564d 	.word	0x0800564d
 800552c:	0800564d 	.word	0x0800564d
 8005530:	0800564d 	.word	0x0800564d
 8005534:	080055cb 	.word	0x080055cb
 8005538:	0800564d 	.word	0x0800564d
 800553c:	0800564d 	.word	0x0800564d
 8005540:	0800564d 	.word	0x0800564d
 8005544:	0800560b 	.word	0x0800560b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68b9      	ldr	r1, [r7, #8]
 800554e:	4618      	mov	r0, r3
 8005550:	f000 fa0a 	bl	8005968 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	699a      	ldr	r2, [r3, #24]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f042 0208 	orr.w	r2, r2, #8
 8005562:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	699a      	ldr	r2, [r3, #24]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f022 0204 	bic.w	r2, r2, #4
 8005572:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6999      	ldr	r1, [r3, #24]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	691a      	ldr	r2, [r3, #16]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	619a      	str	r2, [r3, #24]
      break;
 8005586:	e062      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68b9      	ldr	r1, [r7, #8]
 800558e:	4618      	mov	r0, r3
 8005590:	f000 fa5a 	bl	8005a48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	699a      	ldr	r2, [r3, #24]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699a      	ldr	r2, [r3, #24]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6999      	ldr	r1, [r3, #24]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	021a      	lsls	r2, r3, #8
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	430a      	orrs	r2, r1
 80055c6:	619a      	str	r2, [r3, #24]
      break;
 80055c8:	e041      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68b9      	ldr	r1, [r7, #8]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 faaf 	bl	8005b34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69da      	ldr	r2, [r3, #28]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f042 0208 	orr.w	r2, r2, #8
 80055e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69da      	ldr	r2, [r3, #28]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f022 0204 	bic.w	r2, r2, #4
 80055f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	69d9      	ldr	r1, [r3, #28]
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	430a      	orrs	r2, r1
 8005606:	61da      	str	r2, [r3, #28]
      break;
 8005608:	e021      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	68b9      	ldr	r1, [r7, #8]
 8005610:	4618      	mov	r0, r3
 8005612:	f000 fb03 	bl	8005c1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69da      	ldr	r2, [r3, #28]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005624:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	69da      	ldr	r2, [r3, #28]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005634:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	69d9      	ldr	r1, [r3, #28]
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	021a      	lsls	r2, r3, #8
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	430a      	orrs	r2, r1
 8005648:	61da      	str	r2, [r3, #28]
      break;
 800564a:	e000      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800564c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800565e:	2300      	movs	r3, #0
}
 8005660:	4618      	mov	r0, r3
 8005662:	3710      	adds	r7, #16
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}

08005668 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005678:	2b01      	cmp	r3, #1
 800567a:	d101      	bne.n	8005680 <HAL_TIM_ConfigClockSource+0x18>
 800567c:	2302      	movs	r3, #2
 800567e:	e0a6      	b.n	80057ce <HAL_TIM_ConfigClockSource+0x166>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2202      	movs	r2, #2
 800568c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800569e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056a6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b40      	cmp	r3, #64	; 0x40
 80056b6:	d067      	beq.n	8005788 <HAL_TIM_ConfigClockSource+0x120>
 80056b8:	2b40      	cmp	r3, #64	; 0x40
 80056ba:	d80b      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x6c>
 80056bc:	2b10      	cmp	r3, #16
 80056be:	d073      	beq.n	80057a8 <HAL_TIM_ConfigClockSource+0x140>
 80056c0:	2b10      	cmp	r3, #16
 80056c2:	d802      	bhi.n	80056ca <HAL_TIM_ConfigClockSource+0x62>
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d06f      	beq.n	80057a8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80056c8:	e078      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80056ca:	2b20      	cmp	r3, #32
 80056cc:	d06c      	beq.n	80057a8 <HAL_TIM_ConfigClockSource+0x140>
 80056ce:	2b30      	cmp	r3, #48	; 0x30
 80056d0:	d06a      	beq.n	80057a8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80056d2:	e073      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80056d4:	2b70      	cmp	r3, #112	; 0x70
 80056d6:	d00d      	beq.n	80056f4 <HAL_TIM_ConfigClockSource+0x8c>
 80056d8:	2b70      	cmp	r3, #112	; 0x70
 80056da:	d804      	bhi.n	80056e6 <HAL_TIM_ConfigClockSource+0x7e>
 80056dc:	2b50      	cmp	r3, #80	; 0x50
 80056de:	d033      	beq.n	8005748 <HAL_TIM_ConfigClockSource+0xe0>
 80056e0:	2b60      	cmp	r3, #96	; 0x60
 80056e2:	d041      	beq.n	8005768 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80056e4:	e06a      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80056e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056ea:	d066      	beq.n	80057ba <HAL_TIM_ConfigClockSource+0x152>
 80056ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056f0:	d017      	beq.n	8005722 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80056f2:	e063      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6818      	ldr	r0, [r3, #0]
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	6899      	ldr	r1, [r3, #8]
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	f000 fb5a 	bl	8005dbc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005716:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	609a      	str	r2, [r3, #8]
      break;
 8005720:	e04c      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6818      	ldr	r0, [r3, #0]
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	6899      	ldr	r1, [r3, #8]
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685a      	ldr	r2, [r3, #4]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	f000 fb43 	bl	8005dbc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689a      	ldr	r2, [r3, #8]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005744:	609a      	str	r2, [r3, #8]
      break;
 8005746:	e039      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6818      	ldr	r0, [r3, #0]
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	6859      	ldr	r1, [r3, #4]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	461a      	mov	r2, r3
 8005756:	f000 fab7 	bl	8005cc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2150      	movs	r1, #80	; 0x50
 8005760:	4618      	mov	r0, r3
 8005762:	f000 fb10 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 8005766:	e029      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6818      	ldr	r0, [r3, #0]
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	6859      	ldr	r1, [r3, #4]
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	461a      	mov	r2, r3
 8005776:	f000 fad6 	bl	8005d26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2160      	movs	r1, #96	; 0x60
 8005780:	4618      	mov	r0, r3
 8005782:	f000 fb00 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 8005786:	e019      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6818      	ldr	r0, [r3, #0]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	6859      	ldr	r1, [r3, #4]
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	461a      	mov	r2, r3
 8005796:	f000 fa97 	bl	8005cc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2140      	movs	r1, #64	; 0x40
 80057a0:	4618      	mov	r0, r3
 80057a2:	f000 faf0 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 80057a6:	e009      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4619      	mov	r1, r3
 80057b2:	4610      	mov	r0, r2
 80057b4:	f000 fae7 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 80057b8:	e000      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80057ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057d6:	b480      	push	{r7}
 80057d8:	b083      	sub	sp, #12
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057de:	bf00      	nop
 80057e0:	370c      	adds	r7, #12
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr

080057ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057ea:	b480      	push	{r7}
 80057ec:	b083      	sub	sp, #12
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057f2:	bf00      	nop
 80057f4:	370c      	adds	r7, #12
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057fe:	b480      	push	{r7}
 8005800:	b083      	sub	sp, #12
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005806:	bf00      	nop
 8005808:	370c      	adds	r7, #12
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr

08005812 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005812:	b480      	push	{r7}
 8005814:	b083      	sub	sp, #12
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800581a:	bf00      	nop
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr
	...

08005828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a40      	ldr	r2, [pc, #256]	; (800593c <TIM_Base_SetConfig+0x114>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d013      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005846:	d00f      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a3d      	ldr	r2, [pc, #244]	; (8005940 <TIM_Base_SetConfig+0x118>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d00b      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a3c      	ldr	r2, [pc, #240]	; (8005944 <TIM_Base_SetConfig+0x11c>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d007      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a3b      	ldr	r2, [pc, #236]	; (8005948 <TIM_Base_SetConfig+0x120>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d003      	beq.n	8005868 <TIM_Base_SetConfig+0x40>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a3a      	ldr	r2, [pc, #232]	; (800594c <TIM_Base_SetConfig+0x124>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d108      	bne.n	800587a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800586e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	4313      	orrs	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a2f      	ldr	r2, [pc, #188]	; (800593c <TIM_Base_SetConfig+0x114>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d02b      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005888:	d027      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a2c      	ldr	r2, [pc, #176]	; (8005940 <TIM_Base_SetConfig+0x118>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d023      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a2b      	ldr	r2, [pc, #172]	; (8005944 <TIM_Base_SetConfig+0x11c>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d01f      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a2a      	ldr	r2, [pc, #168]	; (8005948 <TIM_Base_SetConfig+0x120>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d01b      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a29      	ldr	r2, [pc, #164]	; (800594c <TIM_Base_SetConfig+0x124>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d017      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a28      	ldr	r2, [pc, #160]	; (8005950 <TIM_Base_SetConfig+0x128>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d013      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a27      	ldr	r2, [pc, #156]	; (8005954 <TIM_Base_SetConfig+0x12c>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d00f      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a26      	ldr	r2, [pc, #152]	; (8005958 <TIM_Base_SetConfig+0x130>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d00b      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a25      	ldr	r2, [pc, #148]	; (800595c <TIM_Base_SetConfig+0x134>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d007      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a24      	ldr	r2, [pc, #144]	; (8005960 <TIM_Base_SetConfig+0x138>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d003      	beq.n	80058da <TIM_Base_SetConfig+0xb2>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a23      	ldr	r2, [pc, #140]	; (8005964 <TIM_Base_SetConfig+0x13c>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d108      	bne.n	80058ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	689a      	ldr	r2, [r3, #8]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a0a      	ldr	r2, [pc, #40]	; (800593c <TIM_Base_SetConfig+0x114>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d003      	beq.n	8005920 <TIM_Base_SetConfig+0xf8>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a0c      	ldr	r2, [pc, #48]	; (800594c <TIM_Base_SetConfig+0x124>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d103      	bne.n	8005928 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	691a      	ldr	r2, [r3, #16]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	615a      	str	r2, [r3, #20]
}
 800592e:	bf00      	nop
 8005930:	3714      	adds	r7, #20
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	40010000 	.word	0x40010000
 8005940:	40000400 	.word	0x40000400
 8005944:	40000800 	.word	0x40000800
 8005948:	40000c00 	.word	0x40000c00
 800594c:	40010400 	.word	0x40010400
 8005950:	40014000 	.word	0x40014000
 8005954:	40014400 	.word	0x40014400
 8005958:	40014800 	.word	0x40014800
 800595c:	40001800 	.word	0x40001800
 8005960:	40001c00 	.word	0x40001c00
 8005964:	40002000 	.word	0x40002000

08005968 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005968:	b480      	push	{r7}
 800596a:	b087      	sub	sp, #28
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	f023 0201 	bic.w	r2, r3, #1
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f023 0303 	bic.w	r3, r3, #3
 800599e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f023 0302 	bic.w	r3, r3, #2
 80059b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	697a      	ldr	r2, [r7, #20]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a20      	ldr	r2, [pc, #128]	; (8005a40 <TIM_OC1_SetConfig+0xd8>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d003      	beq.n	80059cc <TIM_OC1_SetConfig+0x64>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a1f      	ldr	r2, [pc, #124]	; (8005a44 <TIM_OC1_SetConfig+0xdc>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d10c      	bne.n	80059e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f023 0308 	bic.w	r3, r3, #8
 80059d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	4313      	orrs	r3, r2
 80059dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f023 0304 	bic.w	r3, r3, #4
 80059e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a15      	ldr	r2, [pc, #84]	; (8005a40 <TIM_OC1_SetConfig+0xd8>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d003      	beq.n	80059f6 <TIM_OC1_SetConfig+0x8e>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a14      	ldr	r2, [pc, #80]	; (8005a44 <TIM_OC1_SetConfig+0xdc>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d111      	bne.n	8005a1a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	693a      	ldr	r2, [r7, #16]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	685a      	ldr	r2, [r3, #4]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	621a      	str	r2, [r3, #32]
}
 8005a34:	bf00      	nop
 8005a36:	371c      	adds	r7, #28
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr
 8005a40:	40010000 	.word	0x40010000
 8005a44:	40010400 	.word	0x40010400

08005a48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b087      	sub	sp, #28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	f023 0210 	bic.w	r2, r3, #16
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a1b      	ldr	r3, [r3, #32]
 8005a62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	021b      	lsls	r3, r3, #8
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	f023 0320 	bic.w	r3, r3, #32
 8005a92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	011b      	lsls	r3, r3, #4
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a22      	ldr	r2, [pc, #136]	; (8005b2c <TIM_OC2_SetConfig+0xe4>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d003      	beq.n	8005ab0 <TIM_OC2_SetConfig+0x68>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a21      	ldr	r2, [pc, #132]	; (8005b30 <TIM_OC2_SetConfig+0xe8>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d10d      	bne.n	8005acc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ab6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	011b      	lsls	r3, r3, #4
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005aca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a17      	ldr	r2, [pc, #92]	; (8005b2c <TIM_OC2_SetConfig+0xe4>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d003      	beq.n	8005adc <TIM_OC2_SetConfig+0x94>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a16      	ldr	r2, [pc, #88]	; (8005b30 <TIM_OC2_SetConfig+0xe8>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d113      	bne.n	8005b04 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ae2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005aea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	695b      	ldr	r3, [r3, #20]
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685a      	ldr	r2, [r3, #4]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	621a      	str	r2, [r3, #32]
}
 8005b1e:	bf00      	nop
 8005b20:	371c      	adds	r7, #28
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	40010000 	.word	0x40010000
 8005b30:	40010400 	.word	0x40010400

08005b34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b087      	sub	sp, #28
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	69db      	ldr	r3, [r3, #28]
 8005b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f023 0303 	bic.w	r3, r3, #3
 8005b6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	021b      	lsls	r3, r3, #8
 8005b84:	697a      	ldr	r2, [r7, #20]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a21      	ldr	r2, [pc, #132]	; (8005c14 <TIM_OC3_SetConfig+0xe0>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d003      	beq.n	8005b9a <TIM_OC3_SetConfig+0x66>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a20      	ldr	r2, [pc, #128]	; (8005c18 <TIM_OC3_SetConfig+0xe4>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d10d      	bne.n	8005bb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ba0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	021b      	lsls	r3, r3, #8
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a16      	ldr	r2, [pc, #88]	; (8005c14 <TIM_OC3_SetConfig+0xe0>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d003      	beq.n	8005bc6 <TIM_OC3_SetConfig+0x92>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a15      	ldr	r2, [pc, #84]	; (8005c18 <TIM_OC3_SetConfig+0xe4>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d113      	bne.n	8005bee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	011b      	lsls	r3, r3, #4
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	011b      	lsls	r3, r3, #4
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	621a      	str	r2, [r3, #32]
}
 8005c08:	bf00      	nop
 8005c0a:	371c      	adds	r7, #28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	40010000 	.word	0x40010000
 8005c18:	40010400 	.word	0x40010400

08005c1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b087      	sub	sp, #28
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	69db      	ldr	r3, [r3, #28]
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	021b      	lsls	r3, r3, #8
 8005c5a:	68fa      	ldr	r2, [r7, #12]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	031b      	lsls	r3, r3, #12
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a12      	ldr	r2, [pc, #72]	; (8005cc0 <TIM_OC4_SetConfig+0xa4>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d003      	beq.n	8005c84 <TIM_OC4_SetConfig+0x68>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a11      	ldr	r2, [pc, #68]	; (8005cc4 <TIM_OC4_SetConfig+0xa8>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d109      	bne.n	8005c98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	695b      	ldr	r3, [r3, #20]
 8005c90:	019b      	lsls	r3, r3, #6
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	693a      	ldr	r2, [r7, #16]
 8005cb0:	621a      	str	r2, [r3, #32]
}
 8005cb2:	bf00      	nop
 8005cb4:	371c      	adds	r7, #28
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	40010000 	.word	0x40010000
 8005cc4:	40010400 	.word	0x40010400

08005cc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b087      	sub	sp, #28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	f023 0201 	bic.w	r2, r3, #1
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	699b      	ldr	r3, [r3, #24]
 8005cea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	011b      	lsls	r3, r3, #4
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f023 030a 	bic.w	r3, r3, #10
 8005d04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	621a      	str	r2, [r3, #32]
}
 8005d1a:	bf00      	nop
 8005d1c:	371c      	adds	r7, #28
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr

08005d26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d26:	b480      	push	{r7}
 8005d28:	b087      	sub	sp, #28
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	60f8      	str	r0, [r7, #12]
 8005d2e:	60b9      	str	r1, [r7, #8]
 8005d30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	f023 0210 	bic.w	r2, r3, #16
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6a1b      	ldr	r3, [r3, #32]
 8005d48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d50:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	031b      	lsls	r3, r3, #12
 8005d56:	697a      	ldr	r2, [r7, #20]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d62:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	693a      	ldr	r2, [r7, #16]
 8005d78:	621a      	str	r2, [r3, #32]
}
 8005d7a:	bf00      	nop
 8005d7c:	371c      	adds	r7, #28
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b085      	sub	sp, #20
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d9e:	683a      	ldr	r2, [r7, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	f043 0307 	orr.w	r3, r3, #7
 8005da8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	609a      	str	r2, [r3, #8]
}
 8005db0:	bf00      	nop
 8005db2:	3714      	adds	r7, #20
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
 8005dc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005dd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	021a      	lsls	r2, r3, #8
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	431a      	orrs	r2, r3
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	609a      	str	r2, [r3, #8]
}
 8005df0:	bf00      	nop
 8005df2:	371c      	adds	r7, #28
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b087      	sub	sp, #28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f003 031f 	and.w	r3, r3, #31
 8005e0e:	2201      	movs	r2, #1
 8005e10:	fa02 f303 	lsl.w	r3, r2, r3
 8005e14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6a1a      	ldr	r2, [r3, #32]
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	43db      	mvns	r3, r3
 8005e1e:	401a      	ands	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6a1a      	ldr	r2, [r3, #32]
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	f003 031f 	and.w	r3, r3, #31
 8005e2e:	6879      	ldr	r1, [r7, #4]
 8005e30:	fa01 f303 	lsl.w	r3, r1, r3
 8005e34:	431a      	orrs	r2, r3
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	621a      	str	r2, [r3, #32]
}
 8005e3a:	bf00      	nop
 8005e3c:	371c      	adds	r7, #28
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
	...

08005e48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d101      	bne.n	8005e60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	e05a      	b.n	8005f16 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a21      	ldr	r2, [pc, #132]	; (8005f24 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d022      	beq.n	8005eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eac:	d01d      	beq.n	8005eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a1d      	ldr	r2, [pc, #116]	; (8005f28 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d018      	beq.n	8005eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a1b      	ldr	r2, [pc, #108]	; (8005f2c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d013      	beq.n	8005eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a1a      	ldr	r2, [pc, #104]	; (8005f30 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d00e      	beq.n	8005eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a18      	ldr	r2, [pc, #96]	; (8005f34 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d009      	beq.n	8005eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a17      	ldr	r2, [pc, #92]	; (8005f38 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d004      	beq.n	8005eea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a15      	ldr	r2, [pc, #84]	; (8005f3c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d10c      	bne.n	8005f04 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ef0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	68ba      	ldr	r2, [r7, #8]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3714      	adds	r7, #20
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	40010000 	.word	0x40010000
 8005f28:	40000400 	.word	0x40000400
 8005f2c:	40000800 	.word	0x40000800
 8005f30:	40000c00 	.word	0x40000c00
 8005f34:	40010400 	.word	0x40010400
 8005f38:	40014000 	.word	0x40014000
 8005f3c:	40001800 	.word	0x40001800

08005f40 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d101      	bne.n	8005f5c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	e03d      	b.n	8005fd8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	695b      	ldr	r3, [r3, #20]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	69db      	ldr	r3, [r3, #28]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fec:	bf00      	nop
 8005fee:	370c      	adds	r7, #12
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr

08005ff8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e03f      	b.n	800609e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d106      	bne.n	8006038 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f7fc fb10 	bl	8002658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2224      	movs	r2, #36	; 0x24
 800603c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68da      	ldr	r2, [r3, #12]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800604e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f000 fbb5 	bl	80067c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	691a      	ldr	r2, [r3, #16]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006064:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	695a      	ldr	r2, [r3, #20]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006074:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68da      	ldr	r2, [r3, #12]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006084:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2220      	movs	r2, #32
 8006090:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2220      	movs	r2, #32
 8006098:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3708      	adds	r7, #8
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b085      	sub	sp, #20
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	60f8      	str	r0, [r7, #12]
 80060ae:	60b9      	str	r1, [r7, #8]
 80060b0:	4613      	mov	r3, r2
 80060b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b20      	cmp	r3, #32
 80060be:	d140      	bne.n	8006142 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <HAL_UART_Receive_IT+0x26>
 80060c6:	88fb      	ldrh	r3, [r7, #6]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d101      	bne.n	80060d0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e039      	b.n	8006144 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d101      	bne.n	80060de <HAL_UART_Receive_IT+0x38>
 80060da:	2302      	movs	r3, #2
 80060dc:	e032      	b.n	8006144 <HAL_UART_Receive_IT+0x9e>
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	88fa      	ldrh	r2, [r7, #6]
 80060f0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	88fa      	ldrh	r2, [r7, #6]
 80060f6:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2222      	movs	r2, #34	; 0x22
 8006102:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	68da      	ldr	r2, [r3, #12]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800611c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	695a      	ldr	r2, [r3, #20]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f042 0201 	orr.w	r2, r2, #1
 800612c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68da      	ldr	r2, [r3, #12]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f042 0220 	orr.w	r2, r2, #32
 800613c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	e000      	b.n	8006144 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006142:	2302      	movs	r3, #2
  }
}
 8006144:	4618      	mov	r0, r3
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b086      	sub	sp, #24
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	4613      	mov	r3, r2
 800615c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b20      	cmp	r3, #32
 8006168:	d153      	bne.n	8006212 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d002      	beq.n	8006176 <HAL_UART_Transmit_DMA+0x26>
 8006170:	88fb      	ldrh	r3, [r7, #6]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d101      	bne.n	800617a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006176:	2301      	movs	r3, #1
 8006178:	e04c      	b.n	8006214 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006180:	2b01      	cmp	r3, #1
 8006182:	d101      	bne.n	8006188 <HAL_UART_Transmit_DMA+0x38>
 8006184:	2302      	movs	r3, #2
 8006186:	e045      	b.n	8006214 <HAL_UART_Transmit_DMA+0xc4>
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006190:	68ba      	ldr	r2, [r7, #8]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	88fa      	ldrh	r2, [r7, #6]
 800619a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	88fa      	ldrh	r2, [r7, #6]
 80061a0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2221      	movs	r2, #33	; 0x21
 80061ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b4:	4a19      	ldr	r2, [pc, #100]	; (800621c <HAL_UART_Transmit_DMA+0xcc>)
 80061b6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061bc:	4a18      	ldr	r2, [pc, #96]	; (8006220 <HAL_UART_Transmit_DMA+0xd0>)
 80061be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c4:	4a17      	ldr	r2, [pc, #92]	; (8006224 <HAL_UART_Transmit_DMA+0xd4>)
 80061c6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061cc:	2200      	movs	r2, #0
 80061ce:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80061d0:	f107 0308 	add.w	r3, r7, #8
 80061d4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	6819      	ldr	r1, [r3, #0]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	3304      	adds	r3, #4
 80061e4:	461a      	mov	r2, r3
 80061e6:	88fb      	ldrh	r3, [r7, #6]
 80061e8:	f7fd fc02 	bl	80039f0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061f4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	695a      	ldr	r2, [r3, #20]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800620c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800620e:	2300      	movs	r3, #0
 8006210:	e000      	b.n	8006214 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8006212:	2302      	movs	r3, #2
  }
}
 8006214:	4618      	mov	r0, r3
 8006216:	3718      	adds	r7, #24
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}
 800621c:	08006451 	.word	0x08006451
 8006220:	080064a3 	.word	0x080064a3
 8006224:	080064bf 	.word	0x080064bf

08006228 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b088      	sub	sp, #32
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	695b      	ldr	r3, [r3, #20]
 8006246:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006248:	2300      	movs	r3, #0
 800624a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800624c:	2300      	movs	r3, #0
 800624e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10d      	bne.n	800627a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	f003 0320 	and.w	r3, r3, #32
 8006264:	2b00      	cmp	r3, #0
 8006266:	d008      	beq.n	800627a <HAL_UART_IRQHandler+0x52>
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	f003 0320 	and.w	r3, r3, #32
 800626e:	2b00      	cmp	r3, #0
 8006270:	d003      	beq.n	800627a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 fa23 	bl	80066be <UART_Receive_IT>
      return;
 8006278:	e0d1      	b.n	800641e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 80b0 	beq.w	80063e2 <HAL_UART_IRQHandler+0x1ba>
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f003 0301 	and.w	r3, r3, #1
 8006288:	2b00      	cmp	r3, #0
 800628a:	d105      	bne.n	8006298 <HAL_UART_IRQHandler+0x70>
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006292:	2b00      	cmp	r3, #0
 8006294:	f000 80a5 	beq.w	80063e2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	f003 0301 	and.w	r3, r3, #1
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00a      	beq.n	80062b8 <HAL_UART_IRQHandler+0x90>
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d005      	beq.n	80062b8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062b0:	f043 0201 	orr.w	r2, r3, #1
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	f003 0304 	and.w	r3, r3, #4
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00a      	beq.n	80062d8 <HAL_UART_IRQHandler+0xb0>
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d005      	beq.n	80062d8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062d0:	f043 0202 	orr.w	r2, r3, #2
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	f003 0302 	and.w	r3, r3, #2
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <HAL_UART_IRQHandler+0xd0>
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d005      	beq.n	80062f8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062f0:	f043 0204 	orr.w	r2, r3, #4
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	f003 0308 	and.w	r3, r3, #8
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00f      	beq.n	8006322 <HAL_UART_IRQHandler+0xfa>
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	f003 0320 	and.w	r3, r3, #32
 8006308:	2b00      	cmp	r3, #0
 800630a:	d104      	bne.n	8006316 <HAL_UART_IRQHandler+0xee>
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b00      	cmp	r3, #0
 8006314:	d005      	beq.n	8006322 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800631a:	f043 0208 	orr.w	r2, r3, #8
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006326:	2b00      	cmp	r3, #0
 8006328:	d078      	beq.n	800641c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	f003 0320 	and.w	r3, r3, #32
 8006330:	2b00      	cmp	r3, #0
 8006332:	d007      	beq.n	8006344 <HAL_UART_IRQHandler+0x11c>
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d002      	beq.n	8006344 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 f9bd 	bl	80066be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	695b      	ldr	r3, [r3, #20]
 800634a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800634e:	2b40      	cmp	r3, #64	; 0x40
 8006350:	bf0c      	ite	eq
 8006352:	2301      	moveq	r3, #1
 8006354:	2300      	movne	r3, #0
 8006356:	b2db      	uxtb	r3, r3
 8006358:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800635e:	f003 0308 	and.w	r3, r3, #8
 8006362:	2b00      	cmp	r3, #0
 8006364:	d102      	bne.n	800636c <HAL_UART_IRQHandler+0x144>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d031      	beq.n	80063d0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 f906 	bl	800657e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	695b      	ldr	r3, [r3, #20]
 8006378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800637c:	2b40      	cmp	r3, #64	; 0x40
 800637e:	d123      	bne.n	80063c8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	695a      	ldr	r2, [r3, #20]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800638e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006394:	2b00      	cmp	r3, #0
 8006396:	d013      	beq.n	80063c0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800639c:	4a21      	ldr	r2, [pc, #132]	; (8006424 <HAL_UART_IRQHandler+0x1fc>)
 800639e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063a4:	4618      	mov	r0, r3
 80063a6:	f7fd fb7b 	bl	8003aa0 <HAL_DMA_Abort_IT>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d016      	beq.n	80063de <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80063ba:	4610      	mov	r0, r2
 80063bc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063be:	e00e      	b.n	80063de <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f83b 	bl	800643c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063c6:	e00a      	b.n	80063de <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 f837 	bl	800643c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063ce:	e006      	b.n	80063de <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 f833 	bl	800643c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80063dc:	e01e      	b.n	800641c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063de:	bf00      	nop
    return;
 80063e0:	e01c      	b.n	800641c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d008      	beq.n	80063fe <HAL_UART_IRQHandler+0x1d6>
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d003      	beq.n	80063fe <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 f8f3 	bl	80065e2 <UART_Transmit_IT>
    return;
 80063fc:	e00f      	b.n	800641e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00a      	beq.n	800641e <HAL_UART_IRQHandler+0x1f6>
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800640e:	2b00      	cmp	r3, #0
 8006410:	d005      	beq.n	800641e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 f93b 	bl	800668e <UART_EndTransmit_IT>
    return;
 8006418:	bf00      	nop
 800641a:	e000      	b.n	800641e <HAL_UART_IRQHandler+0x1f6>
    return;
 800641c:	bf00      	nop
  }
}
 800641e:	3720      	adds	r7, #32
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}
 8006424:	080065bb 	.word	0x080065bb

08006428 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006468:	2b00      	cmp	r3, #0
 800646a:	d113      	bne.n	8006494 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	695a      	ldr	r2, [r3, #20]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006480:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68da      	ldr	r2, [r3, #12]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006490:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006492:	e002      	b.n	800649a <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f7fb fba5 	bl	8001be4 <HAL_UART_TxCpltCallback>
}
 800649a:	bf00      	nop
 800649c:	3710      	adds	r7, #16
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}

080064a2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80064a2:	b580      	push	{r7, lr}
 80064a4:	b084      	sub	sp, #16
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ae:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f7ff ffb9 	bl	8006428 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064b6:	bf00      	nop
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}

080064be <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80064be:	b580      	push	{r7, lr}
 80064c0:	b084      	sub	sp, #16
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ce:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	695b      	ldr	r3, [r3, #20]
 80064d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064da:	2b80      	cmp	r3, #128	; 0x80
 80064dc:	bf0c      	ite	eq
 80064de:	2301      	moveq	r3, #1
 80064e0:	2300      	movne	r3, #0
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b21      	cmp	r3, #33	; 0x21
 80064f0:	d108      	bne.n	8006504 <UART_DMAError+0x46>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d005      	beq.n	8006504 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	2200      	movs	r2, #0
 80064fc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80064fe:	68b8      	ldr	r0, [r7, #8]
 8006500:	f000 f827 	bl	8006552 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800650e:	2b40      	cmp	r3, #64	; 0x40
 8006510:	bf0c      	ite	eq
 8006512:	2301      	moveq	r3, #1
 8006514:	2300      	movne	r3, #0
 8006516:	b2db      	uxtb	r3, r3
 8006518:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b22      	cmp	r3, #34	; 0x22
 8006524:	d108      	bne.n	8006538 <UART_DMAError+0x7a>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d005      	beq.n	8006538 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	2200      	movs	r2, #0
 8006530:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006532:	68b8      	ldr	r0, [r7, #8]
 8006534:	f000 f823 	bl	800657e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800653c:	f043 0210 	orr.w	r2, r3, #16
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006544:	68b8      	ldr	r0, [r7, #8]
 8006546:	f7ff ff79 	bl	800643c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800654a:	bf00      	nop
 800654c:	3710      	adds	r7, #16
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006552:	b480      	push	{r7}
 8006554:	b083      	sub	sp, #12
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68da      	ldr	r2, [r3, #12]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006568:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2220      	movs	r2, #32
 800656e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006572:	bf00      	nop
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr

0800657e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800657e:	b480      	push	{r7}
 8006580:	b083      	sub	sp, #12
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	68da      	ldr	r2, [r3, #12]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006594:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	695a      	ldr	r2, [r3, #20]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f022 0201 	bic.w	r2, r2, #1
 80065a4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2220      	movs	r2, #32
 80065aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80065ae:	bf00      	nop
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b084      	sub	sp, #16
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f7ff ff31 	bl	800643c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065da:	bf00      	nop
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065e2:	b480      	push	{r7}
 80065e4:	b085      	sub	sp, #20
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	2b21      	cmp	r3, #33	; 0x21
 80065f4:	d144      	bne.n	8006680 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065fe:	d11a      	bne.n	8006636 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a1b      	ldr	r3, [r3, #32]
 8006604:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	881b      	ldrh	r3, [r3, #0]
 800660a:	461a      	mov	r2, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006614:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d105      	bne.n	800662a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a1b      	ldr	r3, [r3, #32]
 8006622:	1c9a      	adds	r2, r3, #2
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	621a      	str	r2, [r3, #32]
 8006628:	e00e      	b.n	8006648 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a1b      	ldr	r3, [r3, #32]
 800662e:	1c5a      	adds	r2, r3, #1
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	621a      	str	r2, [r3, #32]
 8006634:	e008      	b.n	8006648 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	1c59      	adds	r1, r3, #1
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	6211      	str	r1, [r2, #32]
 8006640:	781a      	ldrb	r2, [r3, #0]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800664c:	b29b      	uxth	r3, r3
 800664e:	3b01      	subs	r3, #1
 8006650:	b29b      	uxth	r3, r3
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	4619      	mov	r1, r3
 8006656:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10f      	bne.n	800667c <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68da      	ldr	r2, [r3, #12]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800666a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68da      	ldr	r2, [r3, #12]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800667a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800667c:	2300      	movs	r3, #0
 800667e:	e000      	b.n	8006682 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006680:	2302      	movs	r3, #2
  }
}
 8006682:	4618      	mov	r0, r3
 8006684:	3714      	adds	r7, #20
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800668e:	b580      	push	{r7, lr}
 8006690:	b082      	sub	sp, #8
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68da      	ldr	r2, [r3, #12]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2220      	movs	r2, #32
 80066aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f7fb fa98 	bl	8001be4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80066b4:	2300      	movs	r3, #0
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3708      	adds	r7, #8
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}

080066be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b084      	sub	sp, #16
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	2b22      	cmp	r3, #34	; 0x22
 80066d0:	d171      	bne.n	80067b6 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066da:	d123      	bne.n	8006724 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066e0:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d10e      	bne.n	8006708 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006700:	1c9a      	adds	r2, r3, #2
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	629a      	str	r2, [r3, #40]	; 0x28
 8006706:	e029      	b.n	800675c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	b29b      	uxth	r3, r3
 8006710:	b2db      	uxtb	r3, r3
 8006712:	b29a      	uxth	r2, r3
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671c:	1c5a      	adds	r2, r3, #1
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	629a      	str	r2, [r3, #40]	; 0x28
 8006722:	e01b      	b.n	800675c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d10a      	bne.n	8006742 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6858      	ldr	r0, [r3, #4]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006736:	1c59      	adds	r1, r3, #1
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	6291      	str	r1, [r2, #40]	; 0x28
 800673c:	b2c2      	uxtb	r2, r0
 800673e:	701a      	strb	r2, [r3, #0]
 8006740:	e00c      	b.n	800675c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	b2da      	uxtb	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800674e:	1c58      	adds	r0, r3, #1
 8006750:	6879      	ldr	r1, [r7, #4]
 8006752:	6288      	str	r0, [r1, #40]	; 0x28
 8006754:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006758:	b2d2      	uxtb	r2, r2
 800675a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006760:	b29b      	uxth	r3, r3
 8006762:	3b01      	subs	r3, #1
 8006764:	b29b      	uxth	r3, r3
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	4619      	mov	r1, r3
 800676a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800676c:	2b00      	cmp	r3, #0
 800676e:	d120      	bne.n	80067b2 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 0220 	bic.w	r2, r2, #32
 800677e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68da      	ldr	r2, [r3, #12]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800678e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	695a      	ldr	r2, [r3, #20]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f022 0201 	bic.w	r2, r2, #1
 800679e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2220      	movs	r2, #32
 80067a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f7fb fa05 	bl	8001bb8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80067ae:	2300      	movs	r3, #0
 80067b0:	e002      	b.n	80067b8 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80067b2:	2300      	movs	r3, #0
 80067b4:	e000      	b.n	80067b8 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80067b6:	2302      	movs	r3, #2
  }
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3710      	adds	r7, #16
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c4:	b085      	sub	sp, #20
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	68da      	ldr	r2, [r3, #12]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	689a      	ldr	r2, [r3, #8]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	691b      	ldr	r3, [r3, #16]
 80067e8:	431a      	orrs	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	695b      	ldr	r3, [r3, #20]
 80067ee:	431a      	orrs	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	69db      	ldr	r3, [r3, #28]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006802:	f023 030c 	bic.w	r3, r3, #12
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	6812      	ldr	r2, [r2, #0]
 800680a:	68f9      	ldr	r1, [r7, #12]
 800680c:	430b      	orrs	r3, r1
 800680e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699a      	ldr	r2, [r3, #24]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	69db      	ldr	r3, [r3, #28]
 800682a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800682e:	f040 818b 	bne.w	8006b48 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4ac1      	ldr	r2, [pc, #772]	; (8006b3c <UART_SetConfig+0x37c>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d005      	beq.n	8006848 <UART_SetConfig+0x88>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4abf      	ldr	r2, [pc, #764]	; (8006b40 <UART_SetConfig+0x380>)
 8006842:	4293      	cmp	r3, r2
 8006844:	f040 80bd 	bne.w	80069c2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006848:	f7fe f9c2 	bl	8004bd0 <HAL_RCC_GetPCLK2Freq>
 800684c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	461d      	mov	r5, r3
 8006852:	f04f 0600 	mov.w	r6, #0
 8006856:	46a8      	mov	r8, r5
 8006858:	46b1      	mov	r9, r6
 800685a:	eb18 0308 	adds.w	r3, r8, r8
 800685e:	eb49 0409 	adc.w	r4, r9, r9
 8006862:	4698      	mov	r8, r3
 8006864:	46a1      	mov	r9, r4
 8006866:	eb18 0805 	adds.w	r8, r8, r5
 800686a:	eb49 0906 	adc.w	r9, r9, r6
 800686e:	f04f 0100 	mov.w	r1, #0
 8006872:	f04f 0200 	mov.w	r2, #0
 8006876:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800687a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800687e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006882:	4688      	mov	r8, r1
 8006884:	4691      	mov	r9, r2
 8006886:	eb18 0005 	adds.w	r0, r8, r5
 800688a:	eb49 0106 	adc.w	r1, r9, r6
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	461d      	mov	r5, r3
 8006894:	f04f 0600 	mov.w	r6, #0
 8006898:	196b      	adds	r3, r5, r5
 800689a:	eb46 0406 	adc.w	r4, r6, r6
 800689e:	461a      	mov	r2, r3
 80068a0:	4623      	mov	r3, r4
 80068a2:	f7fa f981 	bl	8000ba8 <__aeabi_uldivmod>
 80068a6:	4603      	mov	r3, r0
 80068a8:	460c      	mov	r4, r1
 80068aa:	461a      	mov	r2, r3
 80068ac:	4ba5      	ldr	r3, [pc, #660]	; (8006b44 <UART_SetConfig+0x384>)
 80068ae:	fba3 2302 	umull	r2, r3, r3, r2
 80068b2:	095b      	lsrs	r3, r3, #5
 80068b4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	461d      	mov	r5, r3
 80068bc:	f04f 0600 	mov.w	r6, #0
 80068c0:	46a9      	mov	r9, r5
 80068c2:	46b2      	mov	sl, r6
 80068c4:	eb19 0309 	adds.w	r3, r9, r9
 80068c8:	eb4a 040a 	adc.w	r4, sl, sl
 80068cc:	4699      	mov	r9, r3
 80068ce:	46a2      	mov	sl, r4
 80068d0:	eb19 0905 	adds.w	r9, r9, r5
 80068d4:	eb4a 0a06 	adc.w	sl, sl, r6
 80068d8:	f04f 0100 	mov.w	r1, #0
 80068dc:	f04f 0200 	mov.w	r2, #0
 80068e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80068e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80068ec:	4689      	mov	r9, r1
 80068ee:	4692      	mov	sl, r2
 80068f0:	eb19 0005 	adds.w	r0, r9, r5
 80068f4:	eb4a 0106 	adc.w	r1, sl, r6
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	461d      	mov	r5, r3
 80068fe:	f04f 0600 	mov.w	r6, #0
 8006902:	196b      	adds	r3, r5, r5
 8006904:	eb46 0406 	adc.w	r4, r6, r6
 8006908:	461a      	mov	r2, r3
 800690a:	4623      	mov	r3, r4
 800690c:	f7fa f94c 	bl	8000ba8 <__aeabi_uldivmod>
 8006910:	4603      	mov	r3, r0
 8006912:	460c      	mov	r4, r1
 8006914:	461a      	mov	r2, r3
 8006916:	4b8b      	ldr	r3, [pc, #556]	; (8006b44 <UART_SetConfig+0x384>)
 8006918:	fba3 1302 	umull	r1, r3, r3, r2
 800691c:	095b      	lsrs	r3, r3, #5
 800691e:	2164      	movs	r1, #100	; 0x64
 8006920:	fb01 f303 	mul.w	r3, r1, r3
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	00db      	lsls	r3, r3, #3
 8006928:	3332      	adds	r3, #50	; 0x32
 800692a:	4a86      	ldr	r2, [pc, #536]	; (8006b44 <UART_SetConfig+0x384>)
 800692c:	fba2 2303 	umull	r2, r3, r2, r3
 8006930:	095b      	lsrs	r3, r3, #5
 8006932:	005b      	lsls	r3, r3, #1
 8006934:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006938:	4498      	add	r8, r3
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	461d      	mov	r5, r3
 800693e:	f04f 0600 	mov.w	r6, #0
 8006942:	46a9      	mov	r9, r5
 8006944:	46b2      	mov	sl, r6
 8006946:	eb19 0309 	adds.w	r3, r9, r9
 800694a:	eb4a 040a 	adc.w	r4, sl, sl
 800694e:	4699      	mov	r9, r3
 8006950:	46a2      	mov	sl, r4
 8006952:	eb19 0905 	adds.w	r9, r9, r5
 8006956:	eb4a 0a06 	adc.w	sl, sl, r6
 800695a:	f04f 0100 	mov.w	r1, #0
 800695e:	f04f 0200 	mov.w	r2, #0
 8006962:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006966:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800696a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800696e:	4689      	mov	r9, r1
 8006970:	4692      	mov	sl, r2
 8006972:	eb19 0005 	adds.w	r0, r9, r5
 8006976:	eb4a 0106 	adc.w	r1, sl, r6
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	461d      	mov	r5, r3
 8006980:	f04f 0600 	mov.w	r6, #0
 8006984:	196b      	adds	r3, r5, r5
 8006986:	eb46 0406 	adc.w	r4, r6, r6
 800698a:	461a      	mov	r2, r3
 800698c:	4623      	mov	r3, r4
 800698e:	f7fa f90b 	bl	8000ba8 <__aeabi_uldivmod>
 8006992:	4603      	mov	r3, r0
 8006994:	460c      	mov	r4, r1
 8006996:	461a      	mov	r2, r3
 8006998:	4b6a      	ldr	r3, [pc, #424]	; (8006b44 <UART_SetConfig+0x384>)
 800699a:	fba3 1302 	umull	r1, r3, r3, r2
 800699e:	095b      	lsrs	r3, r3, #5
 80069a0:	2164      	movs	r1, #100	; 0x64
 80069a2:	fb01 f303 	mul.w	r3, r1, r3
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	00db      	lsls	r3, r3, #3
 80069aa:	3332      	adds	r3, #50	; 0x32
 80069ac:	4a65      	ldr	r2, [pc, #404]	; (8006b44 <UART_SetConfig+0x384>)
 80069ae:	fba2 2303 	umull	r2, r3, r2, r3
 80069b2:	095b      	lsrs	r3, r3, #5
 80069b4:	f003 0207 	and.w	r2, r3, #7
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4442      	add	r2, r8
 80069be:	609a      	str	r2, [r3, #8]
 80069c0:	e26f      	b.n	8006ea2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069c2:	f7fe f8f1 	bl	8004ba8 <HAL_RCC_GetPCLK1Freq>
 80069c6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	461d      	mov	r5, r3
 80069cc:	f04f 0600 	mov.w	r6, #0
 80069d0:	46a8      	mov	r8, r5
 80069d2:	46b1      	mov	r9, r6
 80069d4:	eb18 0308 	adds.w	r3, r8, r8
 80069d8:	eb49 0409 	adc.w	r4, r9, r9
 80069dc:	4698      	mov	r8, r3
 80069de:	46a1      	mov	r9, r4
 80069e0:	eb18 0805 	adds.w	r8, r8, r5
 80069e4:	eb49 0906 	adc.w	r9, r9, r6
 80069e8:	f04f 0100 	mov.w	r1, #0
 80069ec:	f04f 0200 	mov.w	r2, #0
 80069f0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80069f4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80069f8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80069fc:	4688      	mov	r8, r1
 80069fe:	4691      	mov	r9, r2
 8006a00:	eb18 0005 	adds.w	r0, r8, r5
 8006a04:	eb49 0106 	adc.w	r1, r9, r6
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	461d      	mov	r5, r3
 8006a0e:	f04f 0600 	mov.w	r6, #0
 8006a12:	196b      	adds	r3, r5, r5
 8006a14:	eb46 0406 	adc.w	r4, r6, r6
 8006a18:	461a      	mov	r2, r3
 8006a1a:	4623      	mov	r3, r4
 8006a1c:	f7fa f8c4 	bl	8000ba8 <__aeabi_uldivmod>
 8006a20:	4603      	mov	r3, r0
 8006a22:	460c      	mov	r4, r1
 8006a24:	461a      	mov	r2, r3
 8006a26:	4b47      	ldr	r3, [pc, #284]	; (8006b44 <UART_SetConfig+0x384>)
 8006a28:	fba3 2302 	umull	r2, r3, r3, r2
 8006a2c:	095b      	lsrs	r3, r3, #5
 8006a2e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	461d      	mov	r5, r3
 8006a36:	f04f 0600 	mov.w	r6, #0
 8006a3a:	46a9      	mov	r9, r5
 8006a3c:	46b2      	mov	sl, r6
 8006a3e:	eb19 0309 	adds.w	r3, r9, r9
 8006a42:	eb4a 040a 	adc.w	r4, sl, sl
 8006a46:	4699      	mov	r9, r3
 8006a48:	46a2      	mov	sl, r4
 8006a4a:	eb19 0905 	adds.w	r9, r9, r5
 8006a4e:	eb4a 0a06 	adc.w	sl, sl, r6
 8006a52:	f04f 0100 	mov.w	r1, #0
 8006a56:	f04f 0200 	mov.w	r2, #0
 8006a5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006a62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006a66:	4689      	mov	r9, r1
 8006a68:	4692      	mov	sl, r2
 8006a6a:	eb19 0005 	adds.w	r0, r9, r5
 8006a6e:	eb4a 0106 	adc.w	r1, sl, r6
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	461d      	mov	r5, r3
 8006a78:	f04f 0600 	mov.w	r6, #0
 8006a7c:	196b      	adds	r3, r5, r5
 8006a7e:	eb46 0406 	adc.w	r4, r6, r6
 8006a82:	461a      	mov	r2, r3
 8006a84:	4623      	mov	r3, r4
 8006a86:	f7fa f88f 	bl	8000ba8 <__aeabi_uldivmod>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	460c      	mov	r4, r1
 8006a8e:	461a      	mov	r2, r3
 8006a90:	4b2c      	ldr	r3, [pc, #176]	; (8006b44 <UART_SetConfig+0x384>)
 8006a92:	fba3 1302 	umull	r1, r3, r3, r2
 8006a96:	095b      	lsrs	r3, r3, #5
 8006a98:	2164      	movs	r1, #100	; 0x64
 8006a9a:	fb01 f303 	mul.w	r3, r1, r3
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	00db      	lsls	r3, r3, #3
 8006aa2:	3332      	adds	r3, #50	; 0x32
 8006aa4:	4a27      	ldr	r2, [pc, #156]	; (8006b44 <UART_SetConfig+0x384>)
 8006aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aaa:	095b      	lsrs	r3, r3, #5
 8006aac:	005b      	lsls	r3, r3, #1
 8006aae:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ab2:	4498      	add	r8, r3
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	461d      	mov	r5, r3
 8006ab8:	f04f 0600 	mov.w	r6, #0
 8006abc:	46a9      	mov	r9, r5
 8006abe:	46b2      	mov	sl, r6
 8006ac0:	eb19 0309 	adds.w	r3, r9, r9
 8006ac4:	eb4a 040a 	adc.w	r4, sl, sl
 8006ac8:	4699      	mov	r9, r3
 8006aca:	46a2      	mov	sl, r4
 8006acc:	eb19 0905 	adds.w	r9, r9, r5
 8006ad0:	eb4a 0a06 	adc.w	sl, sl, r6
 8006ad4:	f04f 0100 	mov.w	r1, #0
 8006ad8:	f04f 0200 	mov.w	r2, #0
 8006adc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ae0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ae4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ae8:	4689      	mov	r9, r1
 8006aea:	4692      	mov	sl, r2
 8006aec:	eb19 0005 	adds.w	r0, r9, r5
 8006af0:	eb4a 0106 	adc.w	r1, sl, r6
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	461d      	mov	r5, r3
 8006afa:	f04f 0600 	mov.w	r6, #0
 8006afe:	196b      	adds	r3, r5, r5
 8006b00:	eb46 0406 	adc.w	r4, r6, r6
 8006b04:	461a      	mov	r2, r3
 8006b06:	4623      	mov	r3, r4
 8006b08:	f7fa f84e 	bl	8000ba8 <__aeabi_uldivmod>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	460c      	mov	r4, r1
 8006b10:	461a      	mov	r2, r3
 8006b12:	4b0c      	ldr	r3, [pc, #48]	; (8006b44 <UART_SetConfig+0x384>)
 8006b14:	fba3 1302 	umull	r1, r3, r3, r2
 8006b18:	095b      	lsrs	r3, r3, #5
 8006b1a:	2164      	movs	r1, #100	; 0x64
 8006b1c:	fb01 f303 	mul.w	r3, r1, r3
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	00db      	lsls	r3, r3, #3
 8006b24:	3332      	adds	r3, #50	; 0x32
 8006b26:	4a07      	ldr	r2, [pc, #28]	; (8006b44 <UART_SetConfig+0x384>)
 8006b28:	fba2 2303 	umull	r2, r3, r2, r3
 8006b2c:	095b      	lsrs	r3, r3, #5
 8006b2e:	f003 0207 	and.w	r2, r3, #7
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4442      	add	r2, r8
 8006b38:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006b3a:	e1b2      	b.n	8006ea2 <UART_SetConfig+0x6e2>
 8006b3c:	40011000 	.word	0x40011000
 8006b40:	40011400 	.word	0x40011400
 8006b44:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4ad7      	ldr	r2, [pc, #860]	; (8006eac <UART_SetConfig+0x6ec>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d005      	beq.n	8006b5e <UART_SetConfig+0x39e>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4ad6      	ldr	r2, [pc, #856]	; (8006eb0 <UART_SetConfig+0x6f0>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	f040 80d1 	bne.w	8006d00 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b5e:	f7fe f837 	bl	8004bd0 <HAL_RCC_GetPCLK2Freq>
 8006b62:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	469a      	mov	sl, r3
 8006b68:	f04f 0b00 	mov.w	fp, #0
 8006b6c:	46d0      	mov	r8, sl
 8006b6e:	46d9      	mov	r9, fp
 8006b70:	eb18 0308 	adds.w	r3, r8, r8
 8006b74:	eb49 0409 	adc.w	r4, r9, r9
 8006b78:	4698      	mov	r8, r3
 8006b7a:	46a1      	mov	r9, r4
 8006b7c:	eb18 080a 	adds.w	r8, r8, sl
 8006b80:	eb49 090b 	adc.w	r9, r9, fp
 8006b84:	f04f 0100 	mov.w	r1, #0
 8006b88:	f04f 0200 	mov.w	r2, #0
 8006b8c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006b90:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006b94:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006b98:	4688      	mov	r8, r1
 8006b9a:	4691      	mov	r9, r2
 8006b9c:	eb1a 0508 	adds.w	r5, sl, r8
 8006ba0:	eb4b 0609 	adc.w	r6, fp, r9
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	4619      	mov	r1, r3
 8006baa:	f04f 0200 	mov.w	r2, #0
 8006bae:	f04f 0300 	mov.w	r3, #0
 8006bb2:	f04f 0400 	mov.w	r4, #0
 8006bb6:	0094      	lsls	r4, r2, #2
 8006bb8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006bbc:	008b      	lsls	r3, r1, #2
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	4623      	mov	r3, r4
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	4631      	mov	r1, r6
 8006bc6:	f7f9 ffef 	bl	8000ba8 <__aeabi_uldivmod>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	460c      	mov	r4, r1
 8006bce:	461a      	mov	r2, r3
 8006bd0:	4bb8      	ldr	r3, [pc, #736]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006bd2:	fba3 2302 	umull	r2, r3, r3, r2
 8006bd6:	095b      	lsrs	r3, r3, #5
 8006bd8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	469b      	mov	fp, r3
 8006be0:	f04f 0c00 	mov.w	ip, #0
 8006be4:	46d9      	mov	r9, fp
 8006be6:	46e2      	mov	sl, ip
 8006be8:	eb19 0309 	adds.w	r3, r9, r9
 8006bec:	eb4a 040a 	adc.w	r4, sl, sl
 8006bf0:	4699      	mov	r9, r3
 8006bf2:	46a2      	mov	sl, r4
 8006bf4:	eb19 090b 	adds.w	r9, r9, fp
 8006bf8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006bfc:	f04f 0100 	mov.w	r1, #0
 8006c00:	f04f 0200 	mov.w	r2, #0
 8006c04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c08:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c0c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c10:	4689      	mov	r9, r1
 8006c12:	4692      	mov	sl, r2
 8006c14:	eb1b 0509 	adds.w	r5, fp, r9
 8006c18:	eb4c 060a 	adc.w	r6, ip, sl
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	4619      	mov	r1, r3
 8006c22:	f04f 0200 	mov.w	r2, #0
 8006c26:	f04f 0300 	mov.w	r3, #0
 8006c2a:	f04f 0400 	mov.w	r4, #0
 8006c2e:	0094      	lsls	r4, r2, #2
 8006c30:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006c34:	008b      	lsls	r3, r1, #2
 8006c36:	461a      	mov	r2, r3
 8006c38:	4623      	mov	r3, r4
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	4631      	mov	r1, r6
 8006c3e:	f7f9 ffb3 	bl	8000ba8 <__aeabi_uldivmod>
 8006c42:	4603      	mov	r3, r0
 8006c44:	460c      	mov	r4, r1
 8006c46:	461a      	mov	r2, r3
 8006c48:	4b9a      	ldr	r3, [pc, #616]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006c4a:	fba3 1302 	umull	r1, r3, r3, r2
 8006c4e:	095b      	lsrs	r3, r3, #5
 8006c50:	2164      	movs	r1, #100	; 0x64
 8006c52:	fb01 f303 	mul.w	r3, r1, r3
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	011b      	lsls	r3, r3, #4
 8006c5a:	3332      	adds	r3, #50	; 0x32
 8006c5c:	4a95      	ldr	r2, [pc, #596]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c62:	095b      	lsrs	r3, r3, #5
 8006c64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c68:	4498      	add	r8, r3
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	469b      	mov	fp, r3
 8006c6e:	f04f 0c00 	mov.w	ip, #0
 8006c72:	46d9      	mov	r9, fp
 8006c74:	46e2      	mov	sl, ip
 8006c76:	eb19 0309 	adds.w	r3, r9, r9
 8006c7a:	eb4a 040a 	adc.w	r4, sl, sl
 8006c7e:	4699      	mov	r9, r3
 8006c80:	46a2      	mov	sl, r4
 8006c82:	eb19 090b 	adds.w	r9, r9, fp
 8006c86:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006c8a:	f04f 0100 	mov.w	r1, #0
 8006c8e:	f04f 0200 	mov.w	r2, #0
 8006c92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c96:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c9a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c9e:	4689      	mov	r9, r1
 8006ca0:	4692      	mov	sl, r2
 8006ca2:	eb1b 0509 	adds.w	r5, fp, r9
 8006ca6:	eb4c 060a 	adc.w	r6, ip, sl
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	4619      	mov	r1, r3
 8006cb0:	f04f 0200 	mov.w	r2, #0
 8006cb4:	f04f 0300 	mov.w	r3, #0
 8006cb8:	f04f 0400 	mov.w	r4, #0
 8006cbc:	0094      	lsls	r4, r2, #2
 8006cbe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006cc2:	008b      	lsls	r3, r1, #2
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	4623      	mov	r3, r4
 8006cc8:	4628      	mov	r0, r5
 8006cca:	4631      	mov	r1, r6
 8006ccc:	f7f9 ff6c 	bl	8000ba8 <__aeabi_uldivmod>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	4b77      	ldr	r3, [pc, #476]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8006cdc:	095b      	lsrs	r3, r3, #5
 8006cde:	2164      	movs	r1, #100	; 0x64
 8006ce0:	fb01 f303 	mul.w	r3, r1, r3
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	011b      	lsls	r3, r3, #4
 8006ce8:	3332      	adds	r3, #50	; 0x32
 8006cea:	4a72      	ldr	r2, [pc, #456]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006cec:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf0:	095b      	lsrs	r3, r3, #5
 8006cf2:	f003 020f 	and.w	r2, r3, #15
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4442      	add	r2, r8
 8006cfc:	609a      	str	r2, [r3, #8]
 8006cfe:	e0d0      	b.n	8006ea2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d00:	f7fd ff52 	bl	8004ba8 <HAL_RCC_GetPCLK1Freq>
 8006d04:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	469a      	mov	sl, r3
 8006d0a:	f04f 0b00 	mov.w	fp, #0
 8006d0e:	46d0      	mov	r8, sl
 8006d10:	46d9      	mov	r9, fp
 8006d12:	eb18 0308 	adds.w	r3, r8, r8
 8006d16:	eb49 0409 	adc.w	r4, r9, r9
 8006d1a:	4698      	mov	r8, r3
 8006d1c:	46a1      	mov	r9, r4
 8006d1e:	eb18 080a 	adds.w	r8, r8, sl
 8006d22:	eb49 090b 	adc.w	r9, r9, fp
 8006d26:	f04f 0100 	mov.w	r1, #0
 8006d2a:	f04f 0200 	mov.w	r2, #0
 8006d2e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006d32:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006d36:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006d3a:	4688      	mov	r8, r1
 8006d3c:	4691      	mov	r9, r2
 8006d3e:	eb1a 0508 	adds.w	r5, sl, r8
 8006d42:	eb4b 0609 	adc.w	r6, fp, r9
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	f04f 0200 	mov.w	r2, #0
 8006d50:	f04f 0300 	mov.w	r3, #0
 8006d54:	f04f 0400 	mov.w	r4, #0
 8006d58:	0094      	lsls	r4, r2, #2
 8006d5a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006d5e:	008b      	lsls	r3, r1, #2
 8006d60:	461a      	mov	r2, r3
 8006d62:	4623      	mov	r3, r4
 8006d64:	4628      	mov	r0, r5
 8006d66:	4631      	mov	r1, r6
 8006d68:	f7f9 ff1e 	bl	8000ba8 <__aeabi_uldivmod>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	460c      	mov	r4, r1
 8006d70:	461a      	mov	r2, r3
 8006d72:	4b50      	ldr	r3, [pc, #320]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006d74:	fba3 2302 	umull	r2, r3, r3, r2
 8006d78:	095b      	lsrs	r3, r3, #5
 8006d7a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	469b      	mov	fp, r3
 8006d82:	f04f 0c00 	mov.w	ip, #0
 8006d86:	46d9      	mov	r9, fp
 8006d88:	46e2      	mov	sl, ip
 8006d8a:	eb19 0309 	adds.w	r3, r9, r9
 8006d8e:	eb4a 040a 	adc.w	r4, sl, sl
 8006d92:	4699      	mov	r9, r3
 8006d94:	46a2      	mov	sl, r4
 8006d96:	eb19 090b 	adds.w	r9, r9, fp
 8006d9a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006d9e:	f04f 0100 	mov.w	r1, #0
 8006da2:	f04f 0200 	mov.w	r2, #0
 8006da6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006daa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006dae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006db2:	4689      	mov	r9, r1
 8006db4:	4692      	mov	sl, r2
 8006db6:	eb1b 0509 	adds.w	r5, fp, r9
 8006dba:	eb4c 060a 	adc.w	r6, ip, sl
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	f04f 0200 	mov.w	r2, #0
 8006dc8:	f04f 0300 	mov.w	r3, #0
 8006dcc:	f04f 0400 	mov.w	r4, #0
 8006dd0:	0094      	lsls	r4, r2, #2
 8006dd2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006dd6:	008b      	lsls	r3, r1, #2
 8006dd8:	461a      	mov	r2, r3
 8006dda:	4623      	mov	r3, r4
 8006ddc:	4628      	mov	r0, r5
 8006dde:	4631      	mov	r1, r6
 8006de0:	f7f9 fee2 	bl	8000ba8 <__aeabi_uldivmod>
 8006de4:	4603      	mov	r3, r0
 8006de6:	460c      	mov	r4, r1
 8006de8:	461a      	mov	r2, r3
 8006dea:	4b32      	ldr	r3, [pc, #200]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006dec:	fba3 1302 	umull	r1, r3, r3, r2
 8006df0:	095b      	lsrs	r3, r3, #5
 8006df2:	2164      	movs	r1, #100	; 0x64
 8006df4:	fb01 f303 	mul.w	r3, r1, r3
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	011b      	lsls	r3, r3, #4
 8006dfc:	3332      	adds	r3, #50	; 0x32
 8006dfe:	4a2d      	ldr	r2, [pc, #180]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006e00:	fba2 2303 	umull	r2, r3, r2, r3
 8006e04:	095b      	lsrs	r3, r3, #5
 8006e06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e0a:	4498      	add	r8, r3
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	469b      	mov	fp, r3
 8006e10:	f04f 0c00 	mov.w	ip, #0
 8006e14:	46d9      	mov	r9, fp
 8006e16:	46e2      	mov	sl, ip
 8006e18:	eb19 0309 	adds.w	r3, r9, r9
 8006e1c:	eb4a 040a 	adc.w	r4, sl, sl
 8006e20:	4699      	mov	r9, r3
 8006e22:	46a2      	mov	sl, r4
 8006e24:	eb19 090b 	adds.w	r9, r9, fp
 8006e28:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006e2c:	f04f 0100 	mov.w	r1, #0
 8006e30:	f04f 0200 	mov.w	r2, #0
 8006e34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e38:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006e3c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e40:	4689      	mov	r9, r1
 8006e42:	4692      	mov	sl, r2
 8006e44:	eb1b 0509 	adds.w	r5, fp, r9
 8006e48:	eb4c 060a 	adc.w	r6, ip, sl
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	4619      	mov	r1, r3
 8006e52:	f04f 0200 	mov.w	r2, #0
 8006e56:	f04f 0300 	mov.w	r3, #0
 8006e5a:	f04f 0400 	mov.w	r4, #0
 8006e5e:	0094      	lsls	r4, r2, #2
 8006e60:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006e64:	008b      	lsls	r3, r1, #2
 8006e66:	461a      	mov	r2, r3
 8006e68:	4623      	mov	r3, r4
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	f7f9 fe9b 	bl	8000ba8 <__aeabi_uldivmod>
 8006e72:	4603      	mov	r3, r0
 8006e74:	460c      	mov	r4, r1
 8006e76:	461a      	mov	r2, r3
 8006e78:	4b0e      	ldr	r3, [pc, #56]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006e7a:	fba3 1302 	umull	r1, r3, r3, r2
 8006e7e:	095b      	lsrs	r3, r3, #5
 8006e80:	2164      	movs	r1, #100	; 0x64
 8006e82:	fb01 f303 	mul.w	r3, r1, r3
 8006e86:	1ad3      	subs	r3, r2, r3
 8006e88:	011b      	lsls	r3, r3, #4
 8006e8a:	3332      	adds	r3, #50	; 0x32
 8006e8c:	4a09      	ldr	r2, [pc, #36]	; (8006eb4 <UART_SetConfig+0x6f4>)
 8006e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e92:	095b      	lsrs	r3, r3, #5
 8006e94:	f003 020f 	and.w	r2, r3, #15
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4442      	add	r2, r8
 8006e9e:	609a      	str	r2, [r3, #8]
}
 8006ea0:	e7ff      	b.n	8006ea2 <UART_SetConfig+0x6e2>
 8006ea2:	bf00      	nop
 8006ea4:	3714      	adds	r7, #20
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eac:	40011000 	.word	0x40011000
 8006eb0:	40011400 	.word	0x40011400
 8006eb4:	51eb851f 	.word	0x51eb851f

08006eb8 <__errno>:
 8006eb8:	4b01      	ldr	r3, [pc, #4]	; (8006ec0 <__errno+0x8>)
 8006eba:	6818      	ldr	r0, [r3, #0]
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	20000014 	.word	0x20000014

08006ec4 <__libc_init_array>:
 8006ec4:	b570      	push	{r4, r5, r6, lr}
 8006ec6:	4e0d      	ldr	r6, [pc, #52]	; (8006efc <__libc_init_array+0x38>)
 8006ec8:	4c0d      	ldr	r4, [pc, #52]	; (8006f00 <__libc_init_array+0x3c>)
 8006eca:	1ba4      	subs	r4, r4, r6
 8006ecc:	10a4      	asrs	r4, r4, #2
 8006ece:	2500      	movs	r5, #0
 8006ed0:	42a5      	cmp	r5, r4
 8006ed2:	d109      	bne.n	8006ee8 <__libc_init_array+0x24>
 8006ed4:	4e0b      	ldr	r6, [pc, #44]	; (8006f04 <__libc_init_array+0x40>)
 8006ed6:	4c0c      	ldr	r4, [pc, #48]	; (8006f08 <__libc_init_array+0x44>)
 8006ed8:	f002 fc60 	bl	800979c <_init>
 8006edc:	1ba4      	subs	r4, r4, r6
 8006ede:	10a4      	asrs	r4, r4, #2
 8006ee0:	2500      	movs	r5, #0
 8006ee2:	42a5      	cmp	r5, r4
 8006ee4:	d105      	bne.n	8006ef2 <__libc_init_array+0x2e>
 8006ee6:	bd70      	pop	{r4, r5, r6, pc}
 8006ee8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006eec:	4798      	blx	r3
 8006eee:	3501      	adds	r5, #1
 8006ef0:	e7ee      	b.n	8006ed0 <__libc_init_array+0xc>
 8006ef2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006ef6:	4798      	blx	r3
 8006ef8:	3501      	adds	r5, #1
 8006efa:	e7f2      	b.n	8006ee2 <__libc_init_array+0x1e>
 8006efc:	08009ac8 	.word	0x08009ac8
 8006f00:	08009ac8 	.word	0x08009ac8
 8006f04:	08009ac8 	.word	0x08009ac8
 8006f08:	08009acc 	.word	0x08009acc

08006f0c <memset>:
 8006f0c:	4402      	add	r2, r0
 8006f0e:	4603      	mov	r3, r0
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d100      	bne.n	8006f16 <memset+0xa>
 8006f14:	4770      	bx	lr
 8006f16:	f803 1b01 	strb.w	r1, [r3], #1
 8006f1a:	e7f9      	b.n	8006f10 <memset+0x4>

08006f1c <__cvt>:
 8006f1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f20:	ec55 4b10 	vmov	r4, r5, d0
 8006f24:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006f26:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006f2a:	2d00      	cmp	r5, #0
 8006f2c:	460e      	mov	r6, r1
 8006f2e:	4691      	mov	r9, r2
 8006f30:	4619      	mov	r1, r3
 8006f32:	bfb8      	it	lt
 8006f34:	4622      	movlt	r2, r4
 8006f36:	462b      	mov	r3, r5
 8006f38:	f027 0720 	bic.w	r7, r7, #32
 8006f3c:	bfbb      	ittet	lt
 8006f3e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006f42:	461d      	movlt	r5, r3
 8006f44:	2300      	movge	r3, #0
 8006f46:	232d      	movlt	r3, #45	; 0x2d
 8006f48:	bfb8      	it	lt
 8006f4a:	4614      	movlt	r4, r2
 8006f4c:	2f46      	cmp	r7, #70	; 0x46
 8006f4e:	700b      	strb	r3, [r1, #0]
 8006f50:	d004      	beq.n	8006f5c <__cvt+0x40>
 8006f52:	2f45      	cmp	r7, #69	; 0x45
 8006f54:	d100      	bne.n	8006f58 <__cvt+0x3c>
 8006f56:	3601      	adds	r6, #1
 8006f58:	2102      	movs	r1, #2
 8006f5a:	e000      	b.n	8006f5e <__cvt+0x42>
 8006f5c:	2103      	movs	r1, #3
 8006f5e:	ab03      	add	r3, sp, #12
 8006f60:	9301      	str	r3, [sp, #4]
 8006f62:	ab02      	add	r3, sp, #8
 8006f64:	9300      	str	r3, [sp, #0]
 8006f66:	4632      	mov	r2, r6
 8006f68:	4653      	mov	r3, sl
 8006f6a:	ec45 4b10 	vmov	d0, r4, r5
 8006f6e:	f000 feaf 	bl	8007cd0 <_dtoa_r>
 8006f72:	2f47      	cmp	r7, #71	; 0x47
 8006f74:	4680      	mov	r8, r0
 8006f76:	d102      	bne.n	8006f7e <__cvt+0x62>
 8006f78:	f019 0f01 	tst.w	r9, #1
 8006f7c:	d026      	beq.n	8006fcc <__cvt+0xb0>
 8006f7e:	2f46      	cmp	r7, #70	; 0x46
 8006f80:	eb08 0906 	add.w	r9, r8, r6
 8006f84:	d111      	bne.n	8006faa <__cvt+0x8e>
 8006f86:	f898 3000 	ldrb.w	r3, [r8]
 8006f8a:	2b30      	cmp	r3, #48	; 0x30
 8006f8c:	d10a      	bne.n	8006fa4 <__cvt+0x88>
 8006f8e:	2200      	movs	r2, #0
 8006f90:	2300      	movs	r3, #0
 8006f92:	4620      	mov	r0, r4
 8006f94:	4629      	mov	r1, r5
 8006f96:	f7f9 fd97 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f9a:	b918      	cbnz	r0, 8006fa4 <__cvt+0x88>
 8006f9c:	f1c6 0601 	rsb	r6, r6, #1
 8006fa0:	f8ca 6000 	str.w	r6, [sl]
 8006fa4:	f8da 3000 	ldr.w	r3, [sl]
 8006fa8:	4499      	add	r9, r3
 8006faa:	2200      	movs	r2, #0
 8006fac:	2300      	movs	r3, #0
 8006fae:	4620      	mov	r0, r4
 8006fb0:	4629      	mov	r1, r5
 8006fb2:	f7f9 fd89 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fb6:	b938      	cbnz	r0, 8006fc8 <__cvt+0xac>
 8006fb8:	2230      	movs	r2, #48	; 0x30
 8006fba:	9b03      	ldr	r3, [sp, #12]
 8006fbc:	454b      	cmp	r3, r9
 8006fbe:	d205      	bcs.n	8006fcc <__cvt+0xb0>
 8006fc0:	1c59      	adds	r1, r3, #1
 8006fc2:	9103      	str	r1, [sp, #12]
 8006fc4:	701a      	strb	r2, [r3, #0]
 8006fc6:	e7f8      	b.n	8006fba <__cvt+0x9e>
 8006fc8:	f8cd 900c 	str.w	r9, [sp, #12]
 8006fcc:	9b03      	ldr	r3, [sp, #12]
 8006fce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fd0:	eba3 0308 	sub.w	r3, r3, r8
 8006fd4:	4640      	mov	r0, r8
 8006fd6:	6013      	str	r3, [r2, #0]
 8006fd8:	b004      	add	sp, #16
 8006fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006fde <__exponent>:
 8006fde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fe0:	2900      	cmp	r1, #0
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	bfba      	itte	lt
 8006fe6:	4249      	neglt	r1, r1
 8006fe8:	232d      	movlt	r3, #45	; 0x2d
 8006fea:	232b      	movge	r3, #43	; 0x2b
 8006fec:	2909      	cmp	r1, #9
 8006fee:	f804 2b02 	strb.w	r2, [r4], #2
 8006ff2:	7043      	strb	r3, [r0, #1]
 8006ff4:	dd20      	ble.n	8007038 <__exponent+0x5a>
 8006ff6:	f10d 0307 	add.w	r3, sp, #7
 8006ffa:	461f      	mov	r7, r3
 8006ffc:	260a      	movs	r6, #10
 8006ffe:	fb91 f5f6 	sdiv	r5, r1, r6
 8007002:	fb06 1115 	mls	r1, r6, r5, r1
 8007006:	3130      	adds	r1, #48	; 0x30
 8007008:	2d09      	cmp	r5, #9
 800700a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800700e:	f103 32ff 	add.w	r2, r3, #4294967295
 8007012:	4629      	mov	r1, r5
 8007014:	dc09      	bgt.n	800702a <__exponent+0x4c>
 8007016:	3130      	adds	r1, #48	; 0x30
 8007018:	3b02      	subs	r3, #2
 800701a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800701e:	42bb      	cmp	r3, r7
 8007020:	4622      	mov	r2, r4
 8007022:	d304      	bcc.n	800702e <__exponent+0x50>
 8007024:	1a10      	subs	r0, r2, r0
 8007026:	b003      	add	sp, #12
 8007028:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800702a:	4613      	mov	r3, r2
 800702c:	e7e7      	b.n	8006ffe <__exponent+0x20>
 800702e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007032:	f804 2b01 	strb.w	r2, [r4], #1
 8007036:	e7f2      	b.n	800701e <__exponent+0x40>
 8007038:	2330      	movs	r3, #48	; 0x30
 800703a:	4419      	add	r1, r3
 800703c:	7083      	strb	r3, [r0, #2]
 800703e:	1d02      	adds	r2, r0, #4
 8007040:	70c1      	strb	r1, [r0, #3]
 8007042:	e7ef      	b.n	8007024 <__exponent+0x46>

08007044 <_printf_float>:
 8007044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007048:	b08d      	sub	sp, #52	; 0x34
 800704a:	460c      	mov	r4, r1
 800704c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007050:	4616      	mov	r6, r2
 8007052:	461f      	mov	r7, r3
 8007054:	4605      	mov	r5, r0
 8007056:	f001 fd6d 	bl	8008b34 <_localeconv_r>
 800705a:	6803      	ldr	r3, [r0, #0]
 800705c:	9304      	str	r3, [sp, #16]
 800705e:	4618      	mov	r0, r3
 8007060:	f7f9 f8b6 	bl	80001d0 <strlen>
 8007064:	2300      	movs	r3, #0
 8007066:	930a      	str	r3, [sp, #40]	; 0x28
 8007068:	f8d8 3000 	ldr.w	r3, [r8]
 800706c:	9005      	str	r0, [sp, #20]
 800706e:	3307      	adds	r3, #7
 8007070:	f023 0307 	bic.w	r3, r3, #7
 8007074:	f103 0208 	add.w	r2, r3, #8
 8007078:	f894 a018 	ldrb.w	sl, [r4, #24]
 800707c:	f8d4 b000 	ldr.w	fp, [r4]
 8007080:	f8c8 2000 	str.w	r2, [r8]
 8007084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007088:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800708c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007090:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007094:	9307      	str	r3, [sp, #28]
 8007096:	f8cd 8018 	str.w	r8, [sp, #24]
 800709a:	f04f 32ff 	mov.w	r2, #4294967295
 800709e:	4ba7      	ldr	r3, [pc, #668]	; (800733c <_printf_float+0x2f8>)
 80070a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070a4:	f7f9 fd42 	bl	8000b2c <__aeabi_dcmpun>
 80070a8:	bb70      	cbnz	r0, 8007108 <_printf_float+0xc4>
 80070aa:	f04f 32ff 	mov.w	r2, #4294967295
 80070ae:	4ba3      	ldr	r3, [pc, #652]	; (800733c <_printf_float+0x2f8>)
 80070b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070b4:	f7f9 fd1c 	bl	8000af0 <__aeabi_dcmple>
 80070b8:	bb30      	cbnz	r0, 8007108 <_printf_float+0xc4>
 80070ba:	2200      	movs	r2, #0
 80070bc:	2300      	movs	r3, #0
 80070be:	4640      	mov	r0, r8
 80070c0:	4649      	mov	r1, r9
 80070c2:	f7f9 fd0b 	bl	8000adc <__aeabi_dcmplt>
 80070c6:	b110      	cbz	r0, 80070ce <_printf_float+0x8a>
 80070c8:	232d      	movs	r3, #45	; 0x2d
 80070ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070ce:	4a9c      	ldr	r2, [pc, #624]	; (8007340 <_printf_float+0x2fc>)
 80070d0:	4b9c      	ldr	r3, [pc, #624]	; (8007344 <_printf_float+0x300>)
 80070d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80070d6:	bf8c      	ite	hi
 80070d8:	4690      	movhi	r8, r2
 80070da:	4698      	movls	r8, r3
 80070dc:	2303      	movs	r3, #3
 80070de:	f02b 0204 	bic.w	r2, fp, #4
 80070e2:	6123      	str	r3, [r4, #16]
 80070e4:	6022      	str	r2, [r4, #0]
 80070e6:	f04f 0900 	mov.w	r9, #0
 80070ea:	9700      	str	r7, [sp, #0]
 80070ec:	4633      	mov	r3, r6
 80070ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80070f0:	4621      	mov	r1, r4
 80070f2:	4628      	mov	r0, r5
 80070f4:	f000 f9e6 	bl	80074c4 <_printf_common>
 80070f8:	3001      	adds	r0, #1
 80070fa:	f040 808d 	bne.w	8007218 <_printf_float+0x1d4>
 80070fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007102:	b00d      	add	sp, #52	; 0x34
 8007104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007108:	4642      	mov	r2, r8
 800710a:	464b      	mov	r3, r9
 800710c:	4640      	mov	r0, r8
 800710e:	4649      	mov	r1, r9
 8007110:	f7f9 fd0c 	bl	8000b2c <__aeabi_dcmpun>
 8007114:	b110      	cbz	r0, 800711c <_printf_float+0xd8>
 8007116:	4a8c      	ldr	r2, [pc, #560]	; (8007348 <_printf_float+0x304>)
 8007118:	4b8c      	ldr	r3, [pc, #560]	; (800734c <_printf_float+0x308>)
 800711a:	e7da      	b.n	80070d2 <_printf_float+0x8e>
 800711c:	6861      	ldr	r1, [r4, #4]
 800711e:	1c4b      	adds	r3, r1, #1
 8007120:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007124:	a80a      	add	r0, sp, #40	; 0x28
 8007126:	d13e      	bne.n	80071a6 <_printf_float+0x162>
 8007128:	2306      	movs	r3, #6
 800712a:	6063      	str	r3, [r4, #4]
 800712c:	2300      	movs	r3, #0
 800712e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007132:	ab09      	add	r3, sp, #36	; 0x24
 8007134:	9300      	str	r3, [sp, #0]
 8007136:	ec49 8b10 	vmov	d0, r8, r9
 800713a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800713e:	6022      	str	r2, [r4, #0]
 8007140:	f8cd a004 	str.w	sl, [sp, #4]
 8007144:	6861      	ldr	r1, [r4, #4]
 8007146:	4628      	mov	r0, r5
 8007148:	f7ff fee8 	bl	8006f1c <__cvt>
 800714c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007150:	2b47      	cmp	r3, #71	; 0x47
 8007152:	4680      	mov	r8, r0
 8007154:	d109      	bne.n	800716a <_printf_float+0x126>
 8007156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007158:	1cd8      	adds	r0, r3, #3
 800715a:	db02      	blt.n	8007162 <_printf_float+0x11e>
 800715c:	6862      	ldr	r2, [r4, #4]
 800715e:	4293      	cmp	r3, r2
 8007160:	dd47      	ble.n	80071f2 <_printf_float+0x1ae>
 8007162:	f1aa 0a02 	sub.w	sl, sl, #2
 8007166:	fa5f fa8a 	uxtb.w	sl, sl
 800716a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800716e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007170:	d824      	bhi.n	80071bc <_printf_float+0x178>
 8007172:	3901      	subs	r1, #1
 8007174:	4652      	mov	r2, sl
 8007176:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800717a:	9109      	str	r1, [sp, #36]	; 0x24
 800717c:	f7ff ff2f 	bl	8006fde <__exponent>
 8007180:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007182:	1813      	adds	r3, r2, r0
 8007184:	2a01      	cmp	r2, #1
 8007186:	4681      	mov	r9, r0
 8007188:	6123      	str	r3, [r4, #16]
 800718a:	dc02      	bgt.n	8007192 <_printf_float+0x14e>
 800718c:	6822      	ldr	r2, [r4, #0]
 800718e:	07d1      	lsls	r1, r2, #31
 8007190:	d501      	bpl.n	8007196 <_printf_float+0x152>
 8007192:	3301      	adds	r3, #1
 8007194:	6123      	str	r3, [r4, #16]
 8007196:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800719a:	2b00      	cmp	r3, #0
 800719c:	d0a5      	beq.n	80070ea <_printf_float+0xa6>
 800719e:	232d      	movs	r3, #45	; 0x2d
 80071a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071a4:	e7a1      	b.n	80070ea <_printf_float+0xa6>
 80071a6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80071aa:	f000 8177 	beq.w	800749c <_printf_float+0x458>
 80071ae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80071b2:	d1bb      	bne.n	800712c <_printf_float+0xe8>
 80071b4:	2900      	cmp	r1, #0
 80071b6:	d1b9      	bne.n	800712c <_printf_float+0xe8>
 80071b8:	2301      	movs	r3, #1
 80071ba:	e7b6      	b.n	800712a <_printf_float+0xe6>
 80071bc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80071c0:	d119      	bne.n	80071f6 <_printf_float+0x1b2>
 80071c2:	2900      	cmp	r1, #0
 80071c4:	6863      	ldr	r3, [r4, #4]
 80071c6:	dd0c      	ble.n	80071e2 <_printf_float+0x19e>
 80071c8:	6121      	str	r1, [r4, #16]
 80071ca:	b913      	cbnz	r3, 80071d2 <_printf_float+0x18e>
 80071cc:	6822      	ldr	r2, [r4, #0]
 80071ce:	07d2      	lsls	r2, r2, #31
 80071d0:	d502      	bpl.n	80071d8 <_printf_float+0x194>
 80071d2:	3301      	adds	r3, #1
 80071d4:	440b      	add	r3, r1
 80071d6:	6123      	str	r3, [r4, #16]
 80071d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071da:	65a3      	str	r3, [r4, #88]	; 0x58
 80071dc:	f04f 0900 	mov.w	r9, #0
 80071e0:	e7d9      	b.n	8007196 <_printf_float+0x152>
 80071e2:	b913      	cbnz	r3, 80071ea <_printf_float+0x1a6>
 80071e4:	6822      	ldr	r2, [r4, #0]
 80071e6:	07d0      	lsls	r0, r2, #31
 80071e8:	d501      	bpl.n	80071ee <_printf_float+0x1aa>
 80071ea:	3302      	adds	r3, #2
 80071ec:	e7f3      	b.n	80071d6 <_printf_float+0x192>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e7f1      	b.n	80071d6 <_printf_float+0x192>
 80071f2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80071f6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80071fa:	4293      	cmp	r3, r2
 80071fc:	db05      	blt.n	800720a <_printf_float+0x1c6>
 80071fe:	6822      	ldr	r2, [r4, #0]
 8007200:	6123      	str	r3, [r4, #16]
 8007202:	07d1      	lsls	r1, r2, #31
 8007204:	d5e8      	bpl.n	80071d8 <_printf_float+0x194>
 8007206:	3301      	adds	r3, #1
 8007208:	e7e5      	b.n	80071d6 <_printf_float+0x192>
 800720a:	2b00      	cmp	r3, #0
 800720c:	bfd4      	ite	le
 800720e:	f1c3 0302 	rsble	r3, r3, #2
 8007212:	2301      	movgt	r3, #1
 8007214:	4413      	add	r3, r2
 8007216:	e7de      	b.n	80071d6 <_printf_float+0x192>
 8007218:	6823      	ldr	r3, [r4, #0]
 800721a:	055a      	lsls	r2, r3, #21
 800721c:	d407      	bmi.n	800722e <_printf_float+0x1ea>
 800721e:	6923      	ldr	r3, [r4, #16]
 8007220:	4642      	mov	r2, r8
 8007222:	4631      	mov	r1, r6
 8007224:	4628      	mov	r0, r5
 8007226:	47b8      	blx	r7
 8007228:	3001      	adds	r0, #1
 800722a:	d12b      	bne.n	8007284 <_printf_float+0x240>
 800722c:	e767      	b.n	80070fe <_printf_float+0xba>
 800722e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007232:	f240 80dc 	bls.w	80073ee <_printf_float+0x3aa>
 8007236:	2200      	movs	r2, #0
 8007238:	2300      	movs	r3, #0
 800723a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800723e:	f7f9 fc43 	bl	8000ac8 <__aeabi_dcmpeq>
 8007242:	2800      	cmp	r0, #0
 8007244:	d033      	beq.n	80072ae <_printf_float+0x26a>
 8007246:	2301      	movs	r3, #1
 8007248:	4a41      	ldr	r2, [pc, #260]	; (8007350 <_printf_float+0x30c>)
 800724a:	4631      	mov	r1, r6
 800724c:	4628      	mov	r0, r5
 800724e:	47b8      	blx	r7
 8007250:	3001      	adds	r0, #1
 8007252:	f43f af54 	beq.w	80070fe <_printf_float+0xba>
 8007256:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800725a:	429a      	cmp	r2, r3
 800725c:	db02      	blt.n	8007264 <_printf_float+0x220>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	07d8      	lsls	r0, r3, #31
 8007262:	d50f      	bpl.n	8007284 <_printf_float+0x240>
 8007264:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007268:	4631      	mov	r1, r6
 800726a:	4628      	mov	r0, r5
 800726c:	47b8      	blx	r7
 800726e:	3001      	adds	r0, #1
 8007270:	f43f af45 	beq.w	80070fe <_printf_float+0xba>
 8007274:	f04f 0800 	mov.w	r8, #0
 8007278:	f104 091a 	add.w	r9, r4, #26
 800727c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800727e:	3b01      	subs	r3, #1
 8007280:	4543      	cmp	r3, r8
 8007282:	dc09      	bgt.n	8007298 <_printf_float+0x254>
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	079b      	lsls	r3, r3, #30
 8007288:	f100 8103 	bmi.w	8007492 <_printf_float+0x44e>
 800728c:	68e0      	ldr	r0, [r4, #12]
 800728e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007290:	4298      	cmp	r0, r3
 8007292:	bfb8      	it	lt
 8007294:	4618      	movlt	r0, r3
 8007296:	e734      	b.n	8007102 <_printf_float+0xbe>
 8007298:	2301      	movs	r3, #1
 800729a:	464a      	mov	r2, r9
 800729c:	4631      	mov	r1, r6
 800729e:	4628      	mov	r0, r5
 80072a0:	47b8      	blx	r7
 80072a2:	3001      	adds	r0, #1
 80072a4:	f43f af2b 	beq.w	80070fe <_printf_float+0xba>
 80072a8:	f108 0801 	add.w	r8, r8, #1
 80072ac:	e7e6      	b.n	800727c <_printf_float+0x238>
 80072ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	dc2b      	bgt.n	800730c <_printf_float+0x2c8>
 80072b4:	2301      	movs	r3, #1
 80072b6:	4a26      	ldr	r2, [pc, #152]	; (8007350 <_printf_float+0x30c>)
 80072b8:	4631      	mov	r1, r6
 80072ba:	4628      	mov	r0, r5
 80072bc:	47b8      	blx	r7
 80072be:	3001      	adds	r0, #1
 80072c0:	f43f af1d 	beq.w	80070fe <_printf_float+0xba>
 80072c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072c6:	b923      	cbnz	r3, 80072d2 <_printf_float+0x28e>
 80072c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072ca:	b913      	cbnz	r3, 80072d2 <_printf_float+0x28e>
 80072cc:	6823      	ldr	r3, [r4, #0]
 80072ce:	07d9      	lsls	r1, r3, #31
 80072d0:	d5d8      	bpl.n	8007284 <_printf_float+0x240>
 80072d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072d6:	4631      	mov	r1, r6
 80072d8:	4628      	mov	r0, r5
 80072da:	47b8      	blx	r7
 80072dc:	3001      	adds	r0, #1
 80072de:	f43f af0e 	beq.w	80070fe <_printf_float+0xba>
 80072e2:	f04f 0900 	mov.w	r9, #0
 80072e6:	f104 0a1a 	add.w	sl, r4, #26
 80072ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ec:	425b      	negs	r3, r3
 80072ee:	454b      	cmp	r3, r9
 80072f0:	dc01      	bgt.n	80072f6 <_printf_float+0x2b2>
 80072f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072f4:	e794      	b.n	8007220 <_printf_float+0x1dc>
 80072f6:	2301      	movs	r3, #1
 80072f8:	4652      	mov	r2, sl
 80072fa:	4631      	mov	r1, r6
 80072fc:	4628      	mov	r0, r5
 80072fe:	47b8      	blx	r7
 8007300:	3001      	adds	r0, #1
 8007302:	f43f aefc 	beq.w	80070fe <_printf_float+0xba>
 8007306:	f109 0901 	add.w	r9, r9, #1
 800730a:	e7ee      	b.n	80072ea <_printf_float+0x2a6>
 800730c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800730e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007310:	429a      	cmp	r2, r3
 8007312:	bfa8      	it	ge
 8007314:	461a      	movge	r2, r3
 8007316:	2a00      	cmp	r2, #0
 8007318:	4691      	mov	r9, r2
 800731a:	dd07      	ble.n	800732c <_printf_float+0x2e8>
 800731c:	4613      	mov	r3, r2
 800731e:	4631      	mov	r1, r6
 8007320:	4642      	mov	r2, r8
 8007322:	4628      	mov	r0, r5
 8007324:	47b8      	blx	r7
 8007326:	3001      	adds	r0, #1
 8007328:	f43f aee9 	beq.w	80070fe <_printf_float+0xba>
 800732c:	f104 031a 	add.w	r3, r4, #26
 8007330:	f04f 0b00 	mov.w	fp, #0
 8007334:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007338:	9306      	str	r3, [sp, #24]
 800733a:	e015      	b.n	8007368 <_printf_float+0x324>
 800733c:	7fefffff 	.word	0x7fefffff
 8007340:	08009808 	.word	0x08009808
 8007344:	08009804 	.word	0x08009804
 8007348:	08009810 	.word	0x08009810
 800734c:	0800980c 	.word	0x0800980c
 8007350:	08009814 	.word	0x08009814
 8007354:	2301      	movs	r3, #1
 8007356:	9a06      	ldr	r2, [sp, #24]
 8007358:	4631      	mov	r1, r6
 800735a:	4628      	mov	r0, r5
 800735c:	47b8      	blx	r7
 800735e:	3001      	adds	r0, #1
 8007360:	f43f aecd 	beq.w	80070fe <_printf_float+0xba>
 8007364:	f10b 0b01 	add.w	fp, fp, #1
 8007368:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800736c:	ebaa 0309 	sub.w	r3, sl, r9
 8007370:	455b      	cmp	r3, fp
 8007372:	dcef      	bgt.n	8007354 <_printf_float+0x310>
 8007374:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007378:	429a      	cmp	r2, r3
 800737a:	44d0      	add	r8, sl
 800737c:	db15      	blt.n	80073aa <_printf_float+0x366>
 800737e:	6823      	ldr	r3, [r4, #0]
 8007380:	07da      	lsls	r2, r3, #31
 8007382:	d412      	bmi.n	80073aa <_printf_float+0x366>
 8007384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007386:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007388:	eba3 020a 	sub.w	r2, r3, sl
 800738c:	eba3 0a01 	sub.w	sl, r3, r1
 8007390:	4592      	cmp	sl, r2
 8007392:	bfa8      	it	ge
 8007394:	4692      	movge	sl, r2
 8007396:	f1ba 0f00 	cmp.w	sl, #0
 800739a:	dc0e      	bgt.n	80073ba <_printf_float+0x376>
 800739c:	f04f 0800 	mov.w	r8, #0
 80073a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073a4:	f104 091a 	add.w	r9, r4, #26
 80073a8:	e019      	b.n	80073de <_printf_float+0x39a>
 80073aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073ae:	4631      	mov	r1, r6
 80073b0:	4628      	mov	r0, r5
 80073b2:	47b8      	blx	r7
 80073b4:	3001      	adds	r0, #1
 80073b6:	d1e5      	bne.n	8007384 <_printf_float+0x340>
 80073b8:	e6a1      	b.n	80070fe <_printf_float+0xba>
 80073ba:	4653      	mov	r3, sl
 80073bc:	4642      	mov	r2, r8
 80073be:	4631      	mov	r1, r6
 80073c0:	4628      	mov	r0, r5
 80073c2:	47b8      	blx	r7
 80073c4:	3001      	adds	r0, #1
 80073c6:	d1e9      	bne.n	800739c <_printf_float+0x358>
 80073c8:	e699      	b.n	80070fe <_printf_float+0xba>
 80073ca:	2301      	movs	r3, #1
 80073cc:	464a      	mov	r2, r9
 80073ce:	4631      	mov	r1, r6
 80073d0:	4628      	mov	r0, r5
 80073d2:	47b8      	blx	r7
 80073d4:	3001      	adds	r0, #1
 80073d6:	f43f ae92 	beq.w	80070fe <_printf_float+0xba>
 80073da:	f108 0801 	add.w	r8, r8, #1
 80073de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073e2:	1a9b      	subs	r3, r3, r2
 80073e4:	eba3 030a 	sub.w	r3, r3, sl
 80073e8:	4543      	cmp	r3, r8
 80073ea:	dcee      	bgt.n	80073ca <_printf_float+0x386>
 80073ec:	e74a      	b.n	8007284 <_printf_float+0x240>
 80073ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073f0:	2a01      	cmp	r2, #1
 80073f2:	dc01      	bgt.n	80073f8 <_printf_float+0x3b4>
 80073f4:	07db      	lsls	r3, r3, #31
 80073f6:	d53a      	bpl.n	800746e <_printf_float+0x42a>
 80073f8:	2301      	movs	r3, #1
 80073fa:	4642      	mov	r2, r8
 80073fc:	4631      	mov	r1, r6
 80073fe:	4628      	mov	r0, r5
 8007400:	47b8      	blx	r7
 8007402:	3001      	adds	r0, #1
 8007404:	f43f ae7b 	beq.w	80070fe <_printf_float+0xba>
 8007408:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800740c:	4631      	mov	r1, r6
 800740e:	4628      	mov	r0, r5
 8007410:	47b8      	blx	r7
 8007412:	3001      	adds	r0, #1
 8007414:	f108 0801 	add.w	r8, r8, #1
 8007418:	f43f ae71 	beq.w	80070fe <_printf_float+0xba>
 800741c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800741e:	2200      	movs	r2, #0
 8007420:	f103 3aff 	add.w	sl, r3, #4294967295
 8007424:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007428:	2300      	movs	r3, #0
 800742a:	f7f9 fb4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800742e:	b9c8      	cbnz	r0, 8007464 <_printf_float+0x420>
 8007430:	4653      	mov	r3, sl
 8007432:	4642      	mov	r2, r8
 8007434:	4631      	mov	r1, r6
 8007436:	4628      	mov	r0, r5
 8007438:	47b8      	blx	r7
 800743a:	3001      	adds	r0, #1
 800743c:	d10e      	bne.n	800745c <_printf_float+0x418>
 800743e:	e65e      	b.n	80070fe <_printf_float+0xba>
 8007440:	2301      	movs	r3, #1
 8007442:	4652      	mov	r2, sl
 8007444:	4631      	mov	r1, r6
 8007446:	4628      	mov	r0, r5
 8007448:	47b8      	blx	r7
 800744a:	3001      	adds	r0, #1
 800744c:	f43f ae57 	beq.w	80070fe <_printf_float+0xba>
 8007450:	f108 0801 	add.w	r8, r8, #1
 8007454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007456:	3b01      	subs	r3, #1
 8007458:	4543      	cmp	r3, r8
 800745a:	dcf1      	bgt.n	8007440 <_printf_float+0x3fc>
 800745c:	464b      	mov	r3, r9
 800745e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007462:	e6de      	b.n	8007222 <_printf_float+0x1de>
 8007464:	f04f 0800 	mov.w	r8, #0
 8007468:	f104 0a1a 	add.w	sl, r4, #26
 800746c:	e7f2      	b.n	8007454 <_printf_float+0x410>
 800746e:	2301      	movs	r3, #1
 8007470:	e7df      	b.n	8007432 <_printf_float+0x3ee>
 8007472:	2301      	movs	r3, #1
 8007474:	464a      	mov	r2, r9
 8007476:	4631      	mov	r1, r6
 8007478:	4628      	mov	r0, r5
 800747a:	47b8      	blx	r7
 800747c:	3001      	adds	r0, #1
 800747e:	f43f ae3e 	beq.w	80070fe <_printf_float+0xba>
 8007482:	f108 0801 	add.w	r8, r8, #1
 8007486:	68e3      	ldr	r3, [r4, #12]
 8007488:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800748a:	1a9b      	subs	r3, r3, r2
 800748c:	4543      	cmp	r3, r8
 800748e:	dcf0      	bgt.n	8007472 <_printf_float+0x42e>
 8007490:	e6fc      	b.n	800728c <_printf_float+0x248>
 8007492:	f04f 0800 	mov.w	r8, #0
 8007496:	f104 0919 	add.w	r9, r4, #25
 800749a:	e7f4      	b.n	8007486 <_printf_float+0x442>
 800749c:	2900      	cmp	r1, #0
 800749e:	f43f ae8b 	beq.w	80071b8 <_printf_float+0x174>
 80074a2:	2300      	movs	r3, #0
 80074a4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80074a8:	ab09      	add	r3, sp, #36	; 0x24
 80074aa:	9300      	str	r3, [sp, #0]
 80074ac:	ec49 8b10 	vmov	d0, r8, r9
 80074b0:	6022      	str	r2, [r4, #0]
 80074b2:	f8cd a004 	str.w	sl, [sp, #4]
 80074b6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80074ba:	4628      	mov	r0, r5
 80074bc:	f7ff fd2e 	bl	8006f1c <__cvt>
 80074c0:	4680      	mov	r8, r0
 80074c2:	e648      	b.n	8007156 <_printf_float+0x112>

080074c4 <_printf_common>:
 80074c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074c8:	4691      	mov	r9, r2
 80074ca:	461f      	mov	r7, r3
 80074cc:	688a      	ldr	r2, [r1, #8]
 80074ce:	690b      	ldr	r3, [r1, #16]
 80074d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074d4:	4293      	cmp	r3, r2
 80074d6:	bfb8      	it	lt
 80074d8:	4613      	movlt	r3, r2
 80074da:	f8c9 3000 	str.w	r3, [r9]
 80074de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074e2:	4606      	mov	r6, r0
 80074e4:	460c      	mov	r4, r1
 80074e6:	b112      	cbz	r2, 80074ee <_printf_common+0x2a>
 80074e8:	3301      	adds	r3, #1
 80074ea:	f8c9 3000 	str.w	r3, [r9]
 80074ee:	6823      	ldr	r3, [r4, #0]
 80074f0:	0699      	lsls	r1, r3, #26
 80074f2:	bf42      	ittt	mi
 80074f4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80074f8:	3302      	addmi	r3, #2
 80074fa:	f8c9 3000 	strmi.w	r3, [r9]
 80074fe:	6825      	ldr	r5, [r4, #0]
 8007500:	f015 0506 	ands.w	r5, r5, #6
 8007504:	d107      	bne.n	8007516 <_printf_common+0x52>
 8007506:	f104 0a19 	add.w	sl, r4, #25
 800750a:	68e3      	ldr	r3, [r4, #12]
 800750c:	f8d9 2000 	ldr.w	r2, [r9]
 8007510:	1a9b      	subs	r3, r3, r2
 8007512:	42ab      	cmp	r3, r5
 8007514:	dc28      	bgt.n	8007568 <_printf_common+0xa4>
 8007516:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800751a:	6822      	ldr	r2, [r4, #0]
 800751c:	3300      	adds	r3, #0
 800751e:	bf18      	it	ne
 8007520:	2301      	movne	r3, #1
 8007522:	0692      	lsls	r2, r2, #26
 8007524:	d42d      	bmi.n	8007582 <_printf_common+0xbe>
 8007526:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800752a:	4639      	mov	r1, r7
 800752c:	4630      	mov	r0, r6
 800752e:	47c0      	blx	r8
 8007530:	3001      	adds	r0, #1
 8007532:	d020      	beq.n	8007576 <_printf_common+0xb2>
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	68e5      	ldr	r5, [r4, #12]
 8007538:	f8d9 2000 	ldr.w	r2, [r9]
 800753c:	f003 0306 	and.w	r3, r3, #6
 8007540:	2b04      	cmp	r3, #4
 8007542:	bf08      	it	eq
 8007544:	1aad      	subeq	r5, r5, r2
 8007546:	68a3      	ldr	r3, [r4, #8]
 8007548:	6922      	ldr	r2, [r4, #16]
 800754a:	bf0c      	ite	eq
 800754c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007550:	2500      	movne	r5, #0
 8007552:	4293      	cmp	r3, r2
 8007554:	bfc4      	itt	gt
 8007556:	1a9b      	subgt	r3, r3, r2
 8007558:	18ed      	addgt	r5, r5, r3
 800755a:	f04f 0900 	mov.w	r9, #0
 800755e:	341a      	adds	r4, #26
 8007560:	454d      	cmp	r5, r9
 8007562:	d11a      	bne.n	800759a <_printf_common+0xd6>
 8007564:	2000      	movs	r0, #0
 8007566:	e008      	b.n	800757a <_printf_common+0xb6>
 8007568:	2301      	movs	r3, #1
 800756a:	4652      	mov	r2, sl
 800756c:	4639      	mov	r1, r7
 800756e:	4630      	mov	r0, r6
 8007570:	47c0      	blx	r8
 8007572:	3001      	adds	r0, #1
 8007574:	d103      	bne.n	800757e <_printf_common+0xba>
 8007576:	f04f 30ff 	mov.w	r0, #4294967295
 800757a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800757e:	3501      	adds	r5, #1
 8007580:	e7c3      	b.n	800750a <_printf_common+0x46>
 8007582:	18e1      	adds	r1, r4, r3
 8007584:	1c5a      	adds	r2, r3, #1
 8007586:	2030      	movs	r0, #48	; 0x30
 8007588:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800758c:	4422      	add	r2, r4
 800758e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007592:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007596:	3302      	adds	r3, #2
 8007598:	e7c5      	b.n	8007526 <_printf_common+0x62>
 800759a:	2301      	movs	r3, #1
 800759c:	4622      	mov	r2, r4
 800759e:	4639      	mov	r1, r7
 80075a0:	4630      	mov	r0, r6
 80075a2:	47c0      	blx	r8
 80075a4:	3001      	adds	r0, #1
 80075a6:	d0e6      	beq.n	8007576 <_printf_common+0xb2>
 80075a8:	f109 0901 	add.w	r9, r9, #1
 80075ac:	e7d8      	b.n	8007560 <_printf_common+0x9c>
	...

080075b0 <_printf_i>:
 80075b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075b4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80075b8:	460c      	mov	r4, r1
 80075ba:	7e09      	ldrb	r1, [r1, #24]
 80075bc:	b085      	sub	sp, #20
 80075be:	296e      	cmp	r1, #110	; 0x6e
 80075c0:	4617      	mov	r7, r2
 80075c2:	4606      	mov	r6, r0
 80075c4:	4698      	mov	r8, r3
 80075c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075c8:	f000 80b3 	beq.w	8007732 <_printf_i+0x182>
 80075cc:	d822      	bhi.n	8007614 <_printf_i+0x64>
 80075ce:	2963      	cmp	r1, #99	; 0x63
 80075d0:	d036      	beq.n	8007640 <_printf_i+0x90>
 80075d2:	d80a      	bhi.n	80075ea <_printf_i+0x3a>
 80075d4:	2900      	cmp	r1, #0
 80075d6:	f000 80b9 	beq.w	800774c <_printf_i+0x19c>
 80075da:	2958      	cmp	r1, #88	; 0x58
 80075dc:	f000 8083 	beq.w	80076e6 <_printf_i+0x136>
 80075e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075e4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80075e8:	e032      	b.n	8007650 <_printf_i+0xa0>
 80075ea:	2964      	cmp	r1, #100	; 0x64
 80075ec:	d001      	beq.n	80075f2 <_printf_i+0x42>
 80075ee:	2969      	cmp	r1, #105	; 0x69
 80075f0:	d1f6      	bne.n	80075e0 <_printf_i+0x30>
 80075f2:	6820      	ldr	r0, [r4, #0]
 80075f4:	6813      	ldr	r3, [r2, #0]
 80075f6:	0605      	lsls	r5, r0, #24
 80075f8:	f103 0104 	add.w	r1, r3, #4
 80075fc:	d52a      	bpl.n	8007654 <_printf_i+0xa4>
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6011      	str	r1, [r2, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	da03      	bge.n	800760e <_printf_i+0x5e>
 8007606:	222d      	movs	r2, #45	; 0x2d
 8007608:	425b      	negs	r3, r3
 800760a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800760e:	486f      	ldr	r0, [pc, #444]	; (80077cc <_printf_i+0x21c>)
 8007610:	220a      	movs	r2, #10
 8007612:	e039      	b.n	8007688 <_printf_i+0xd8>
 8007614:	2973      	cmp	r1, #115	; 0x73
 8007616:	f000 809d 	beq.w	8007754 <_printf_i+0x1a4>
 800761a:	d808      	bhi.n	800762e <_printf_i+0x7e>
 800761c:	296f      	cmp	r1, #111	; 0x6f
 800761e:	d020      	beq.n	8007662 <_printf_i+0xb2>
 8007620:	2970      	cmp	r1, #112	; 0x70
 8007622:	d1dd      	bne.n	80075e0 <_printf_i+0x30>
 8007624:	6823      	ldr	r3, [r4, #0]
 8007626:	f043 0320 	orr.w	r3, r3, #32
 800762a:	6023      	str	r3, [r4, #0]
 800762c:	e003      	b.n	8007636 <_printf_i+0x86>
 800762e:	2975      	cmp	r1, #117	; 0x75
 8007630:	d017      	beq.n	8007662 <_printf_i+0xb2>
 8007632:	2978      	cmp	r1, #120	; 0x78
 8007634:	d1d4      	bne.n	80075e0 <_printf_i+0x30>
 8007636:	2378      	movs	r3, #120	; 0x78
 8007638:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800763c:	4864      	ldr	r0, [pc, #400]	; (80077d0 <_printf_i+0x220>)
 800763e:	e055      	b.n	80076ec <_printf_i+0x13c>
 8007640:	6813      	ldr	r3, [r2, #0]
 8007642:	1d19      	adds	r1, r3, #4
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	6011      	str	r1, [r2, #0]
 8007648:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800764c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007650:	2301      	movs	r3, #1
 8007652:	e08c      	b.n	800776e <_printf_i+0x1be>
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	6011      	str	r1, [r2, #0]
 8007658:	f010 0f40 	tst.w	r0, #64	; 0x40
 800765c:	bf18      	it	ne
 800765e:	b21b      	sxthne	r3, r3
 8007660:	e7cf      	b.n	8007602 <_printf_i+0x52>
 8007662:	6813      	ldr	r3, [r2, #0]
 8007664:	6825      	ldr	r5, [r4, #0]
 8007666:	1d18      	adds	r0, r3, #4
 8007668:	6010      	str	r0, [r2, #0]
 800766a:	0628      	lsls	r0, r5, #24
 800766c:	d501      	bpl.n	8007672 <_printf_i+0xc2>
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	e002      	b.n	8007678 <_printf_i+0xc8>
 8007672:	0668      	lsls	r0, r5, #25
 8007674:	d5fb      	bpl.n	800766e <_printf_i+0xbe>
 8007676:	881b      	ldrh	r3, [r3, #0]
 8007678:	4854      	ldr	r0, [pc, #336]	; (80077cc <_printf_i+0x21c>)
 800767a:	296f      	cmp	r1, #111	; 0x6f
 800767c:	bf14      	ite	ne
 800767e:	220a      	movne	r2, #10
 8007680:	2208      	moveq	r2, #8
 8007682:	2100      	movs	r1, #0
 8007684:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007688:	6865      	ldr	r5, [r4, #4]
 800768a:	60a5      	str	r5, [r4, #8]
 800768c:	2d00      	cmp	r5, #0
 800768e:	f2c0 8095 	blt.w	80077bc <_printf_i+0x20c>
 8007692:	6821      	ldr	r1, [r4, #0]
 8007694:	f021 0104 	bic.w	r1, r1, #4
 8007698:	6021      	str	r1, [r4, #0]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d13d      	bne.n	800771a <_printf_i+0x16a>
 800769e:	2d00      	cmp	r5, #0
 80076a0:	f040 808e 	bne.w	80077c0 <_printf_i+0x210>
 80076a4:	4665      	mov	r5, ip
 80076a6:	2a08      	cmp	r2, #8
 80076a8:	d10b      	bne.n	80076c2 <_printf_i+0x112>
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	07db      	lsls	r3, r3, #31
 80076ae:	d508      	bpl.n	80076c2 <_printf_i+0x112>
 80076b0:	6923      	ldr	r3, [r4, #16]
 80076b2:	6862      	ldr	r2, [r4, #4]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	bfde      	ittt	le
 80076b8:	2330      	movle	r3, #48	; 0x30
 80076ba:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076be:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076c2:	ebac 0305 	sub.w	r3, ip, r5
 80076c6:	6123      	str	r3, [r4, #16]
 80076c8:	f8cd 8000 	str.w	r8, [sp]
 80076cc:	463b      	mov	r3, r7
 80076ce:	aa03      	add	r2, sp, #12
 80076d0:	4621      	mov	r1, r4
 80076d2:	4630      	mov	r0, r6
 80076d4:	f7ff fef6 	bl	80074c4 <_printf_common>
 80076d8:	3001      	adds	r0, #1
 80076da:	d14d      	bne.n	8007778 <_printf_i+0x1c8>
 80076dc:	f04f 30ff 	mov.w	r0, #4294967295
 80076e0:	b005      	add	sp, #20
 80076e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076e6:	4839      	ldr	r0, [pc, #228]	; (80077cc <_printf_i+0x21c>)
 80076e8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80076ec:	6813      	ldr	r3, [r2, #0]
 80076ee:	6821      	ldr	r1, [r4, #0]
 80076f0:	1d1d      	adds	r5, r3, #4
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	6015      	str	r5, [r2, #0]
 80076f6:	060a      	lsls	r2, r1, #24
 80076f8:	d50b      	bpl.n	8007712 <_printf_i+0x162>
 80076fa:	07ca      	lsls	r2, r1, #31
 80076fc:	bf44      	itt	mi
 80076fe:	f041 0120 	orrmi.w	r1, r1, #32
 8007702:	6021      	strmi	r1, [r4, #0]
 8007704:	b91b      	cbnz	r3, 800770e <_printf_i+0x15e>
 8007706:	6822      	ldr	r2, [r4, #0]
 8007708:	f022 0220 	bic.w	r2, r2, #32
 800770c:	6022      	str	r2, [r4, #0]
 800770e:	2210      	movs	r2, #16
 8007710:	e7b7      	b.n	8007682 <_printf_i+0xd2>
 8007712:	064d      	lsls	r5, r1, #25
 8007714:	bf48      	it	mi
 8007716:	b29b      	uxthmi	r3, r3
 8007718:	e7ef      	b.n	80076fa <_printf_i+0x14a>
 800771a:	4665      	mov	r5, ip
 800771c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007720:	fb02 3311 	mls	r3, r2, r1, r3
 8007724:	5cc3      	ldrb	r3, [r0, r3]
 8007726:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800772a:	460b      	mov	r3, r1
 800772c:	2900      	cmp	r1, #0
 800772e:	d1f5      	bne.n	800771c <_printf_i+0x16c>
 8007730:	e7b9      	b.n	80076a6 <_printf_i+0xf6>
 8007732:	6813      	ldr	r3, [r2, #0]
 8007734:	6825      	ldr	r5, [r4, #0]
 8007736:	6961      	ldr	r1, [r4, #20]
 8007738:	1d18      	adds	r0, r3, #4
 800773a:	6010      	str	r0, [r2, #0]
 800773c:	0628      	lsls	r0, r5, #24
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	d501      	bpl.n	8007746 <_printf_i+0x196>
 8007742:	6019      	str	r1, [r3, #0]
 8007744:	e002      	b.n	800774c <_printf_i+0x19c>
 8007746:	066a      	lsls	r2, r5, #25
 8007748:	d5fb      	bpl.n	8007742 <_printf_i+0x192>
 800774a:	8019      	strh	r1, [r3, #0]
 800774c:	2300      	movs	r3, #0
 800774e:	6123      	str	r3, [r4, #16]
 8007750:	4665      	mov	r5, ip
 8007752:	e7b9      	b.n	80076c8 <_printf_i+0x118>
 8007754:	6813      	ldr	r3, [r2, #0]
 8007756:	1d19      	adds	r1, r3, #4
 8007758:	6011      	str	r1, [r2, #0]
 800775a:	681d      	ldr	r5, [r3, #0]
 800775c:	6862      	ldr	r2, [r4, #4]
 800775e:	2100      	movs	r1, #0
 8007760:	4628      	mov	r0, r5
 8007762:	f7f8 fd3d 	bl	80001e0 <memchr>
 8007766:	b108      	cbz	r0, 800776c <_printf_i+0x1bc>
 8007768:	1b40      	subs	r0, r0, r5
 800776a:	6060      	str	r0, [r4, #4]
 800776c:	6863      	ldr	r3, [r4, #4]
 800776e:	6123      	str	r3, [r4, #16]
 8007770:	2300      	movs	r3, #0
 8007772:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007776:	e7a7      	b.n	80076c8 <_printf_i+0x118>
 8007778:	6923      	ldr	r3, [r4, #16]
 800777a:	462a      	mov	r2, r5
 800777c:	4639      	mov	r1, r7
 800777e:	4630      	mov	r0, r6
 8007780:	47c0      	blx	r8
 8007782:	3001      	adds	r0, #1
 8007784:	d0aa      	beq.n	80076dc <_printf_i+0x12c>
 8007786:	6823      	ldr	r3, [r4, #0]
 8007788:	079b      	lsls	r3, r3, #30
 800778a:	d413      	bmi.n	80077b4 <_printf_i+0x204>
 800778c:	68e0      	ldr	r0, [r4, #12]
 800778e:	9b03      	ldr	r3, [sp, #12]
 8007790:	4298      	cmp	r0, r3
 8007792:	bfb8      	it	lt
 8007794:	4618      	movlt	r0, r3
 8007796:	e7a3      	b.n	80076e0 <_printf_i+0x130>
 8007798:	2301      	movs	r3, #1
 800779a:	464a      	mov	r2, r9
 800779c:	4639      	mov	r1, r7
 800779e:	4630      	mov	r0, r6
 80077a0:	47c0      	blx	r8
 80077a2:	3001      	adds	r0, #1
 80077a4:	d09a      	beq.n	80076dc <_printf_i+0x12c>
 80077a6:	3501      	adds	r5, #1
 80077a8:	68e3      	ldr	r3, [r4, #12]
 80077aa:	9a03      	ldr	r2, [sp, #12]
 80077ac:	1a9b      	subs	r3, r3, r2
 80077ae:	42ab      	cmp	r3, r5
 80077b0:	dcf2      	bgt.n	8007798 <_printf_i+0x1e8>
 80077b2:	e7eb      	b.n	800778c <_printf_i+0x1dc>
 80077b4:	2500      	movs	r5, #0
 80077b6:	f104 0919 	add.w	r9, r4, #25
 80077ba:	e7f5      	b.n	80077a8 <_printf_i+0x1f8>
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1ac      	bne.n	800771a <_printf_i+0x16a>
 80077c0:	7803      	ldrb	r3, [r0, #0]
 80077c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077c6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077ca:	e76c      	b.n	80076a6 <_printf_i+0xf6>
 80077cc:	08009816 	.word	0x08009816
 80077d0:	08009827 	.word	0x08009827

080077d4 <iprintf>:
 80077d4:	b40f      	push	{r0, r1, r2, r3}
 80077d6:	4b0a      	ldr	r3, [pc, #40]	; (8007800 <iprintf+0x2c>)
 80077d8:	b513      	push	{r0, r1, r4, lr}
 80077da:	681c      	ldr	r4, [r3, #0]
 80077dc:	b124      	cbz	r4, 80077e8 <iprintf+0x14>
 80077de:	69a3      	ldr	r3, [r4, #24]
 80077e0:	b913      	cbnz	r3, 80077e8 <iprintf+0x14>
 80077e2:	4620      	mov	r0, r4
 80077e4:	f001 f91c 	bl	8008a20 <__sinit>
 80077e8:	ab05      	add	r3, sp, #20
 80077ea:	9a04      	ldr	r2, [sp, #16]
 80077ec:	68a1      	ldr	r1, [r4, #8]
 80077ee:	9301      	str	r3, [sp, #4]
 80077f0:	4620      	mov	r0, r4
 80077f2:	f001 fddf 	bl	80093b4 <_vfiprintf_r>
 80077f6:	b002      	add	sp, #8
 80077f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077fc:	b004      	add	sp, #16
 80077fe:	4770      	bx	lr
 8007800:	20000014 	.word	0x20000014

08007804 <_puts_r>:
 8007804:	b570      	push	{r4, r5, r6, lr}
 8007806:	460e      	mov	r6, r1
 8007808:	4605      	mov	r5, r0
 800780a:	b118      	cbz	r0, 8007814 <_puts_r+0x10>
 800780c:	6983      	ldr	r3, [r0, #24]
 800780e:	b90b      	cbnz	r3, 8007814 <_puts_r+0x10>
 8007810:	f001 f906 	bl	8008a20 <__sinit>
 8007814:	69ab      	ldr	r3, [r5, #24]
 8007816:	68ac      	ldr	r4, [r5, #8]
 8007818:	b913      	cbnz	r3, 8007820 <_puts_r+0x1c>
 800781a:	4628      	mov	r0, r5
 800781c:	f001 f900 	bl	8008a20 <__sinit>
 8007820:	4b23      	ldr	r3, [pc, #140]	; (80078b0 <_puts_r+0xac>)
 8007822:	429c      	cmp	r4, r3
 8007824:	d117      	bne.n	8007856 <_puts_r+0x52>
 8007826:	686c      	ldr	r4, [r5, #4]
 8007828:	89a3      	ldrh	r3, [r4, #12]
 800782a:	071b      	lsls	r3, r3, #28
 800782c:	d51d      	bpl.n	800786a <_puts_r+0x66>
 800782e:	6923      	ldr	r3, [r4, #16]
 8007830:	b1db      	cbz	r3, 800786a <_puts_r+0x66>
 8007832:	3e01      	subs	r6, #1
 8007834:	68a3      	ldr	r3, [r4, #8]
 8007836:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800783a:	3b01      	subs	r3, #1
 800783c:	60a3      	str	r3, [r4, #8]
 800783e:	b9e9      	cbnz	r1, 800787c <_puts_r+0x78>
 8007840:	2b00      	cmp	r3, #0
 8007842:	da2e      	bge.n	80078a2 <_puts_r+0x9e>
 8007844:	4622      	mov	r2, r4
 8007846:	210a      	movs	r1, #10
 8007848:	4628      	mov	r0, r5
 800784a:	f000 f8f5 	bl	8007a38 <__swbuf_r>
 800784e:	3001      	adds	r0, #1
 8007850:	d011      	beq.n	8007876 <_puts_r+0x72>
 8007852:	200a      	movs	r0, #10
 8007854:	e011      	b.n	800787a <_puts_r+0x76>
 8007856:	4b17      	ldr	r3, [pc, #92]	; (80078b4 <_puts_r+0xb0>)
 8007858:	429c      	cmp	r4, r3
 800785a:	d101      	bne.n	8007860 <_puts_r+0x5c>
 800785c:	68ac      	ldr	r4, [r5, #8]
 800785e:	e7e3      	b.n	8007828 <_puts_r+0x24>
 8007860:	4b15      	ldr	r3, [pc, #84]	; (80078b8 <_puts_r+0xb4>)
 8007862:	429c      	cmp	r4, r3
 8007864:	bf08      	it	eq
 8007866:	68ec      	ldreq	r4, [r5, #12]
 8007868:	e7de      	b.n	8007828 <_puts_r+0x24>
 800786a:	4621      	mov	r1, r4
 800786c:	4628      	mov	r0, r5
 800786e:	f000 f935 	bl	8007adc <__swsetup_r>
 8007872:	2800      	cmp	r0, #0
 8007874:	d0dd      	beq.n	8007832 <_puts_r+0x2e>
 8007876:	f04f 30ff 	mov.w	r0, #4294967295
 800787a:	bd70      	pop	{r4, r5, r6, pc}
 800787c:	2b00      	cmp	r3, #0
 800787e:	da04      	bge.n	800788a <_puts_r+0x86>
 8007880:	69a2      	ldr	r2, [r4, #24]
 8007882:	429a      	cmp	r2, r3
 8007884:	dc06      	bgt.n	8007894 <_puts_r+0x90>
 8007886:	290a      	cmp	r1, #10
 8007888:	d004      	beq.n	8007894 <_puts_r+0x90>
 800788a:	6823      	ldr	r3, [r4, #0]
 800788c:	1c5a      	adds	r2, r3, #1
 800788e:	6022      	str	r2, [r4, #0]
 8007890:	7019      	strb	r1, [r3, #0]
 8007892:	e7cf      	b.n	8007834 <_puts_r+0x30>
 8007894:	4622      	mov	r2, r4
 8007896:	4628      	mov	r0, r5
 8007898:	f000 f8ce 	bl	8007a38 <__swbuf_r>
 800789c:	3001      	adds	r0, #1
 800789e:	d1c9      	bne.n	8007834 <_puts_r+0x30>
 80078a0:	e7e9      	b.n	8007876 <_puts_r+0x72>
 80078a2:	6823      	ldr	r3, [r4, #0]
 80078a4:	200a      	movs	r0, #10
 80078a6:	1c5a      	adds	r2, r3, #1
 80078a8:	6022      	str	r2, [r4, #0]
 80078aa:	7018      	strb	r0, [r3, #0]
 80078ac:	e7e5      	b.n	800787a <_puts_r+0x76>
 80078ae:	bf00      	nop
 80078b0:	08009868 	.word	0x08009868
 80078b4:	08009888 	.word	0x08009888
 80078b8:	08009848 	.word	0x08009848

080078bc <puts>:
 80078bc:	4b02      	ldr	r3, [pc, #8]	; (80078c8 <puts+0xc>)
 80078be:	4601      	mov	r1, r0
 80078c0:	6818      	ldr	r0, [r3, #0]
 80078c2:	f7ff bf9f 	b.w	8007804 <_puts_r>
 80078c6:	bf00      	nop
 80078c8:	20000014 	.word	0x20000014

080078cc <setbuf>:
 80078cc:	2900      	cmp	r1, #0
 80078ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078d2:	bf0c      	ite	eq
 80078d4:	2202      	moveq	r2, #2
 80078d6:	2200      	movne	r2, #0
 80078d8:	f000 b800 	b.w	80078dc <setvbuf>

080078dc <setvbuf>:
 80078dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80078e0:	461d      	mov	r5, r3
 80078e2:	4b51      	ldr	r3, [pc, #324]	; (8007a28 <setvbuf+0x14c>)
 80078e4:	681e      	ldr	r6, [r3, #0]
 80078e6:	4604      	mov	r4, r0
 80078e8:	460f      	mov	r7, r1
 80078ea:	4690      	mov	r8, r2
 80078ec:	b126      	cbz	r6, 80078f8 <setvbuf+0x1c>
 80078ee:	69b3      	ldr	r3, [r6, #24]
 80078f0:	b913      	cbnz	r3, 80078f8 <setvbuf+0x1c>
 80078f2:	4630      	mov	r0, r6
 80078f4:	f001 f894 	bl	8008a20 <__sinit>
 80078f8:	4b4c      	ldr	r3, [pc, #304]	; (8007a2c <setvbuf+0x150>)
 80078fa:	429c      	cmp	r4, r3
 80078fc:	d152      	bne.n	80079a4 <setvbuf+0xc8>
 80078fe:	6874      	ldr	r4, [r6, #4]
 8007900:	f1b8 0f02 	cmp.w	r8, #2
 8007904:	d006      	beq.n	8007914 <setvbuf+0x38>
 8007906:	f1b8 0f01 	cmp.w	r8, #1
 800790a:	f200 8089 	bhi.w	8007a20 <setvbuf+0x144>
 800790e:	2d00      	cmp	r5, #0
 8007910:	f2c0 8086 	blt.w	8007a20 <setvbuf+0x144>
 8007914:	4621      	mov	r1, r4
 8007916:	4630      	mov	r0, r6
 8007918:	f001 f818 	bl	800894c <_fflush_r>
 800791c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800791e:	b141      	cbz	r1, 8007932 <setvbuf+0x56>
 8007920:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007924:	4299      	cmp	r1, r3
 8007926:	d002      	beq.n	800792e <setvbuf+0x52>
 8007928:	4630      	mov	r0, r6
 800792a:	f001 fc71 	bl	8009210 <_free_r>
 800792e:	2300      	movs	r3, #0
 8007930:	6363      	str	r3, [r4, #52]	; 0x34
 8007932:	2300      	movs	r3, #0
 8007934:	61a3      	str	r3, [r4, #24]
 8007936:	6063      	str	r3, [r4, #4]
 8007938:	89a3      	ldrh	r3, [r4, #12]
 800793a:	061b      	lsls	r3, r3, #24
 800793c:	d503      	bpl.n	8007946 <setvbuf+0x6a>
 800793e:	6921      	ldr	r1, [r4, #16]
 8007940:	4630      	mov	r0, r6
 8007942:	f001 fc65 	bl	8009210 <_free_r>
 8007946:	89a3      	ldrh	r3, [r4, #12]
 8007948:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800794c:	f023 0303 	bic.w	r3, r3, #3
 8007950:	f1b8 0f02 	cmp.w	r8, #2
 8007954:	81a3      	strh	r3, [r4, #12]
 8007956:	d05d      	beq.n	8007a14 <setvbuf+0x138>
 8007958:	ab01      	add	r3, sp, #4
 800795a:	466a      	mov	r2, sp
 800795c:	4621      	mov	r1, r4
 800795e:	4630      	mov	r0, r6
 8007960:	f001 f8f6 	bl	8008b50 <__swhatbuf_r>
 8007964:	89a3      	ldrh	r3, [r4, #12]
 8007966:	4318      	orrs	r0, r3
 8007968:	81a0      	strh	r0, [r4, #12]
 800796a:	bb2d      	cbnz	r5, 80079b8 <setvbuf+0xdc>
 800796c:	9d00      	ldr	r5, [sp, #0]
 800796e:	4628      	mov	r0, r5
 8007970:	f001 f952 	bl	8008c18 <malloc>
 8007974:	4607      	mov	r7, r0
 8007976:	2800      	cmp	r0, #0
 8007978:	d14e      	bne.n	8007a18 <setvbuf+0x13c>
 800797a:	f8dd 9000 	ldr.w	r9, [sp]
 800797e:	45a9      	cmp	r9, r5
 8007980:	d13c      	bne.n	80079fc <setvbuf+0x120>
 8007982:	f04f 30ff 	mov.w	r0, #4294967295
 8007986:	89a3      	ldrh	r3, [r4, #12]
 8007988:	f043 0302 	orr.w	r3, r3, #2
 800798c:	81a3      	strh	r3, [r4, #12]
 800798e:	2300      	movs	r3, #0
 8007990:	60a3      	str	r3, [r4, #8]
 8007992:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007996:	6023      	str	r3, [r4, #0]
 8007998:	6123      	str	r3, [r4, #16]
 800799a:	2301      	movs	r3, #1
 800799c:	6163      	str	r3, [r4, #20]
 800799e:	b003      	add	sp, #12
 80079a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079a4:	4b22      	ldr	r3, [pc, #136]	; (8007a30 <setvbuf+0x154>)
 80079a6:	429c      	cmp	r4, r3
 80079a8:	d101      	bne.n	80079ae <setvbuf+0xd2>
 80079aa:	68b4      	ldr	r4, [r6, #8]
 80079ac:	e7a8      	b.n	8007900 <setvbuf+0x24>
 80079ae:	4b21      	ldr	r3, [pc, #132]	; (8007a34 <setvbuf+0x158>)
 80079b0:	429c      	cmp	r4, r3
 80079b2:	bf08      	it	eq
 80079b4:	68f4      	ldreq	r4, [r6, #12]
 80079b6:	e7a3      	b.n	8007900 <setvbuf+0x24>
 80079b8:	2f00      	cmp	r7, #0
 80079ba:	d0d8      	beq.n	800796e <setvbuf+0x92>
 80079bc:	69b3      	ldr	r3, [r6, #24]
 80079be:	b913      	cbnz	r3, 80079c6 <setvbuf+0xea>
 80079c0:	4630      	mov	r0, r6
 80079c2:	f001 f82d 	bl	8008a20 <__sinit>
 80079c6:	f1b8 0f01 	cmp.w	r8, #1
 80079ca:	bf08      	it	eq
 80079cc:	89a3      	ldrheq	r3, [r4, #12]
 80079ce:	6027      	str	r7, [r4, #0]
 80079d0:	bf04      	itt	eq
 80079d2:	f043 0301 	orreq.w	r3, r3, #1
 80079d6:	81a3      	strheq	r3, [r4, #12]
 80079d8:	89a3      	ldrh	r3, [r4, #12]
 80079da:	f013 0008 	ands.w	r0, r3, #8
 80079de:	e9c4 7504 	strd	r7, r5, [r4, #16]
 80079e2:	d01b      	beq.n	8007a1c <setvbuf+0x140>
 80079e4:	f013 0001 	ands.w	r0, r3, #1
 80079e8:	bf18      	it	ne
 80079ea:	426d      	negne	r5, r5
 80079ec:	f04f 0300 	mov.w	r3, #0
 80079f0:	bf1d      	ittte	ne
 80079f2:	60a3      	strne	r3, [r4, #8]
 80079f4:	61a5      	strne	r5, [r4, #24]
 80079f6:	4618      	movne	r0, r3
 80079f8:	60a5      	streq	r5, [r4, #8]
 80079fa:	e7d0      	b.n	800799e <setvbuf+0xc2>
 80079fc:	4648      	mov	r0, r9
 80079fe:	f001 f90b 	bl	8008c18 <malloc>
 8007a02:	4607      	mov	r7, r0
 8007a04:	2800      	cmp	r0, #0
 8007a06:	d0bc      	beq.n	8007982 <setvbuf+0xa6>
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a0e:	81a3      	strh	r3, [r4, #12]
 8007a10:	464d      	mov	r5, r9
 8007a12:	e7d3      	b.n	80079bc <setvbuf+0xe0>
 8007a14:	2000      	movs	r0, #0
 8007a16:	e7b6      	b.n	8007986 <setvbuf+0xaa>
 8007a18:	46a9      	mov	r9, r5
 8007a1a:	e7f5      	b.n	8007a08 <setvbuf+0x12c>
 8007a1c:	60a0      	str	r0, [r4, #8]
 8007a1e:	e7be      	b.n	800799e <setvbuf+0xc2>
 8007a20:	f04f 30ff 	mov.w	r0, #4294967295
 8007a24:	e7bb      	b.n	800799e <setvbuf+0xc2>
 8007a26:	bf00      	nop
 8007a28:	20000014 	.word	0x20000014
 8007a2c:	08009868 	.word	0x08009868
 8007a30:	08009888 	.word	0x08009888
 8007a34:	08009848 	.word	0x08009848

08007a38 <__swbuf_r>:
 8007a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3a:	460e      	mov	r6, r1
 8007a3c:	4614      	mov	r4, r2
 8007a3e:	4605      	mov	r5, r0
 8007a40:	b118      	cbz	r0, 8007a4a <__swbuf_r+0x12>
 8007a42:	6983      	ldr	r3, [r0, #24]
 8007a44:	b90b      	cbnz	r3, 8007a4a <__swbuf_r+0x12>
 8007a46:	f000 ffeb 	bl	8008a20 <__sinit>
 8007a4a:	4b21      	ldr	r3, [pc, #132]	; (8007ad0 <__swbuf_r+0x98>)
 8007a4c:	429c      	cmp	r4, r3
 8007a4e:	d12a      	bne.n	8007aa6 <__swbuf_r+0x6e>
 8007a50:	686c      	ldr	r4, [r5, #4]
 8007a52:	69a3      	ldr	r3, [r4, #24]
 8007a54:	60a3      	str	r3, [r4, #8]
 8007a56:	89a3      	ldrh	r3, [r4, #12]
 8007a58:	071a      	lsls	r2, r3, #28
 8007a5a:	d52e      	bpl.n	8007aba <__swbuf_r+0x82>
 8007a5c:	6923      	ldr	r3, [r4, #16]
 8007a5e:	b363      	cbz	r3, 8007aba <__swbuf_r+0x82>
 8007a60:	6923      	ldr	r3, [r4, #16]
 8007a62:	6820      	ldr	r0, [r4, #0]
 8007a64:	1ac0      	subs	r0, r0, r3
 8007a66:	6963      	ldr	r3, [r4, #20]
 8007a68:	b2f6      	uxtb	r6, r6
 8007a6a:	4283      	cmp	r3, r0
 8007a6c:	4637      	mov	r7, r6
 8007a6e:	dc04      	bgt.n	8007a7a <__swbuf_r+0x42>
 8007a70:	4621      	mov	r1, r4
 8007a72:	4628      	mov	r0, r5
 8007a74:	f000 ff6a 	bl	800894c <_fflush_r>
 8007a78:	bb28      	cbnz	r0, 8007ac6 <__swbuf_r+0x8e>
 8007a7a:	68a3      	ldr	r3, [r4, #8]
 8007a7c:	3b01      	subs	r3, #1
 8007a7e:	60a3      	str	r3, [r4, #8]
 8007a80:	6823      	ldr	r3, [r4, #0]
 8007a82:	1c5a      	adds	r2, r3, #1
 8007a84:	6022      	str	r2, [r4, #0]
 8007a86:	701e      	strb	r6, [r3, #0]
 8007a88:	6963      	ldr	r3, [r4, #20]
 8007a8a:	3001      	adds	r0, #1
 8007a8c:	4283      	cmp	r3, r0
 8007a8e:	d004      	beq.n	8007a9a <__swbuf_r+0x62>
 8007a90:	89a3      	ldrh	r3, [r4, #12]
 8007a92:	07db      	lsls	r3, r3, #31
 8007a94:	d519      	bpl.n	8007aca <__swbuf_r+0x92>
 8007a96:	2e0a      	cmp	r6, #10
 8007a98:	d117      	bne.n	8007aca <__swbuf_r+0x92>
 8007a9a:	4621      	mov	r1, r4
 8007a9c:	4628      	mov	r0, r5
 8007a9e:	f000 ff55 	bl	800894c <_fflush_r>
 8007aa2:	b190      	cbz	r0, 8007aca <__swbuf_r+0x92>
 8007aa4:	e00f      	b.n	8007ac6 <__swbuf_r+0x8e>
 8007aa6:	4b0b      	ldr	r3, [pc, #44]	; (8007ad4 <__swbuf_r+0x9c>)
 8007aa8:	429c      	cmp	r4, r3
 8007aaa:	d101      	bne.n	8007ab0 <__swbuf_r+0x78>
 8007aac:	68ac      	ldr	r4, [r5, #8]
 8007aae:	e7d0      	b.n	8007a52 <__swbuf_r+0x1a>
 8007ab0:	4b09      	ldr	r3, [pc, #36]	; (8007ad8 <__swbuf_r+0xa0>)
 8007ab2:	429c      	cmp	r4, r3
 8007ab4:	bf08      	it	eq
 8007ab6:	68ec      	ldreq	r4, [r5, #12]
 8007ab8:	e7cb      	b.n	8007a52 <__swbuf_r+0x1a>
 8007aba:	4621      	mov	r1, r4
 8007abc:	4628      	mov	r0, r5
 8007abe:	f000 f80d 	bl	8007adc <__swsetup_r>
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	d0cc      	beq.n	8007a60 <__swbuf_r+0x28>
 8007ac6:	f04f 37ff 	mov.w	r7, #4294967295
 8007aca:	4638      	mov	r0, r7
 8007acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	08009868 	.word	0x08009868
 8007ad4:	08009888 	.word	0x08009888
 8007ad8:	08009848 	.word	0x08009848

08007adc <__swsetup_r>:
 8007adc:	4b32      	ldr	r3, [pc, #200]	; (8007ba8 <__swsetup_r+0xcc>)
 8007ade:	b570      	push	{r4, r5, r6, lr}
 8007ae0:	681d      	ldr	r5, [r3, #0]
 8007ae2:	4606      	mov	r6, r0
 8007ae4:	460c      	mov	r4, r1
 8007ae6:	b125      	cbz	r5, 8007af2 <__swsetup_r+0x16>
 8007ae8:	69ab      	ldr	r3, [r5, #24]
 8007aea:	b913      	cbnz	r3, 8007af2 <__swsetup_r+0x16>
 8007aec:	4628      	mov	r0, r5
 8007aee:	f000 ff97 	bl	8008a20 <__sinit>
 8007af2:	4b2e      	ldr	r3, [pc, #184]	; (8007bac <__swsetup_r+0xd0>)
 8007af4:	429c      	cmp	r4, r3
 8007af6:	d10f      	bne.n	8007b18 <__swsetup_r+0x3c>
 8007af8:	686c      	ldr	r4, [r5, #4]
 8007afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	0715      	lsls	r5, r2, #28
 8007b02:	d42c      	bmi.n	8007b5e <__swsetup_r+0x82>
 8007b04:	06d0      	lsls	r0, r2, #27
 8007b06:	d411      	bmi.n	8007b2c <__swsetup_r+0x50>
 8007b08:	2209      	movs	r2, #9
 8007b0a:	6032      	str	r2, [r6, #0]
 8007b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b10:	81a3      	strh	r3, [r4, #12]
 8007b12:	f04f 30ff 	mov.w	r0, #4294967295
 8007b16:	e03e      	b.n	8007b96 <__swsetup_r+0xba>
 8007b18:	4b25      	ldr	r3, [pc, #148]	; (8007bb0 <__swsetup_r+0xd4>)
 8007b1a:	429c      	cmp	r4, r3
 8007b1c:	d101      	bne.n	8007b22 <__swsetup_r+0x46>
 8007b1e:	68ac      	ldr	r4, [r5, #8]
 8007b20:	e7eb      	b.n	8007afa <__swsetup_r+0x1e>
 8007b22:	4b24      	ldr	r3, [pc, #144]	; (8007bb4 <__swsetup_r+0xd8>)
 8007b24:	429c      	cmp	r4, r3
 8007b26:	bf08      	it	eq
 8007b28:	68ec      	ldreq	r4, [r5, #12]
 8007b2a:	e7e6      	b.n	8007afa <__swsetup_r+0x1e>
 8007b2c:	0751      	lsls	r1, r2, #29
 8007b2e:	d512      	bpl.n	8007b56 <__swsetup_r+0x7a>
 8007b30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b32:	b141      	cbz	r1, 8007b46 <__swsetup_r+0x6a>
 8007b34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b38:	4299      	cmp	r1, r3
 8007b3a:	d002      	beq.n	8007b42 <__swsetup_r+0x66>
 8007b3c:	4630      	mov	r0, r6
 8007b3e:	f001 fb67 	bl	8009210 <_free_r>
 8007b42:	2300      	movs	r3, #0
 8007b44:	6363      	str	r3, [r4, #52]	; 0x34
 8007b46:	89a3      	ldrh	r3, [r4, #12]
 8007b48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b4c:	81a3      	strh	r3, [r4, #12]
 8007b4e:	2300      	movs	r3, #0
 8007b50:	6063      	str	r3, [r4, #4]
 8007b52:	6923      	ldr	r3, [r4, #16]
 8007b54:	6023      	str	r3, [r4, #0]
 8007b56:	89a3      	ldrh	r3, [r4, #12]
 8007b58:	f043 0308 	orr.w	r3, r3, #8
 8007b5c:	81a3      	strh	r3, [r4, #12]
 8007b5e:	6923      	ldr	r3, [r4, #16]
 8007b60:	b94b      	cbnz	r3, 8007b76 <__swsetup_r+0x9a>
 8007b62:	89a3      	ldrh	r3, [r4, #12]
 8007b64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b6c:	d003      	beq.n	8007b76 <__swsetup_r+0x9a>
 8007b6e:	4621      	mov	r1, r4
 8007b70:	4630      	mov	r0, r6
 8007b72:	f001 f811 	bl	8008b98 <__smakebuf_r>
 8007b76:	89a2      	ldrh	r2, [r4, #12]
 8007b78:	f012 0301 	ands.w	r3, r2, #1
 8007b7c:	d00c      	beq.n	8007b98 <__swsetup_r+0xbc>
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60a3      	str	r3, [r4, #8]
 8007b82:	6963      	ldr	r3, [r4, #20]
 8007b84:	425b      	negs	r3, r3
 8007b86:	61a3      	str	r3, [r4, #24]
 8007b88:	6923      	ldr	r3, [r4, #16]
 8007b8a:	b953      	cbnz	r3, 8007ba2 <__swsetup_r+0xc6>
 8007b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b90:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007b94:	d1ba      	bne.n	8007b0c <__swsetup_r+0x30>
 8007b96:	bd70      	pop	{r4, r5, r6, pc}
 8007b98:	0792      	lsls	r2, r2, #30
 8007b9a:	bf58      	it	pl
 8007b9c:	6963      	ldrpl	r3, [r4, #20]
 8007b9e:	60a3      	str	r3, [r4, #8]
 8007ba0:	e7f2      	b.n	8007b88 <__swsetup_r+0xac>
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	e7f7      	b.n	8007b96 <__swsetup_r+0xba>
 8007ba6:	bf00      	nop
 8007ba8:	20000014 	.word	0x20000014
 8007bac:	08009868 	.word	0x08009868
 8007bb0:	08009888 	.word	0x08009888
 8007bb4:	08009848 	.word	0x08009848

08007bb8 <quorem>:
 8007bb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bbc:	6903      	ldr	r3, [r0, #16]
 8007bbe:	690c      	ldr	r4, [r1, #16]
 8007bc0:	42a3      	cmp	r3, r4
 8007bc2:	4680      	mov	r8, r0
 8007bc4:	f2c0 8082 	blt.w	8007ccc <quorem+0x114>
 8007bc8:	3c01      	subs	r4, #1
 8007bca:	f101 0714 	add.w	r7, r1, #20
 8007bce:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007bd2:	f100 0614 	add.w	r6, r0, #20
 8007bd6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007bda:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007bde:	eb06 030c 	add.w	r3, r6, ip
 8007be2:	3501      	adds	r5, #1
 8007be4:	eb07 090c 	add.w	r9, r7, ip
 8007be8:	9301      	str	r3, [sp, #4]
 8007bea:	fbb0 f5f5 	udiv	r5, r0, r5
 8007bee:	b395      	cbz	r5, 8007c56 <quorem+0x9e>
 8007bf0:	f04f 0a00 	mov.w	sl, #0
 8007bf4:	4638      	mov	r0, r7
 8007bf6:	46b6      	mov	lr, r6
 8007bf8:	46d3      	mov	fp, sl
 8007bfa:	f850 2b04 	ldr.w	r2, [r0], #4
 8007bfe:	b293      	uxth	r3, r2
 8007c00:	fb05 a303 	mla	r3, r5, r3, sl
 8007c04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	ebab 0303 	sub.w	r3, fp, r3
 8007c0e:	0c12      	lsrs	r2, r2, #16
 8007c10:	f8de b000 	ldr.w	fp, [lr]
 8007c14:	fb05 a202 	mla	r2, r5, r2, sl
 8007c18:	fa13 f38b 	uxtah	r3, r3, fp
 8007c1c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007c20:	fa1f fb82 	uxth.w	fp, r2
 8007c24:	f8de 2000 	ldr.w	r2, [lr]
 8007c28:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007c2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c36:	4581      	cmp	r9, r0
 8007c38:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007c3c:	f84e 3b04 	str.w	r3, [lr], #4
 8007c40:	d2db      	bcs.n	8007bfa <quorem+0x42>
 8007c42:	f856 300c 	ldr.w	r3, [r6, ip]
 8007c46:	b933      	cbnz	r3, 8007c56 <quorem+0x9e>
 8007c48:	9b01      	ldr	r3, [sp, #4]
 8007c4a:	3b04      	subs	r3, #4
 8007c4c:	429e      	cmp	r6, r3
 8007c4e:	461a      	mov	r2, r3
 8007c50:	d330      	bcc.n	8007cb4 <quorem+0xfc>
 8007c52:	f8c8 4010 	str.w	r4, [r8, #16]
 8007c56:	4640      	mov	r0, r8
 8007c58:	f001 fa06 	bl	8009068 <__mcmp>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	db25      	blt.n	8007cac <quorem+0xf4>
 8007c60:	3501      	adds	r5, #1
 8007c62:	4630      	mov	r0, r6
 8007c64:	f04f 0c00 	mov.w	ip, #0
 8007c68:	f857 2b04 	ldr.w	r2, [r7], #4
 8007c6c:	f8d0 e000 	ldr.w	lr, [r0]
 8007c70:	b293      	uxth	r3, r2
 8007c72:	ebac 0303 	sub.w	r3, ip, r3
 8007c76:	0c12      	lsrs	r2, r2, #16
 8007c78:	fa13 f38e 	uxtah	r3, r3, lr
 8007c7c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007c80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c8a:	45b9      	cmp	r9, r7
 8007c8c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007c90:	f840 3b04 	str.w	r3, [r0], #4
 8007c94:	d2e8      	bcs.n	8007c68 <quorem+0xb0>
 8007c96:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007c9a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007c9e:	b92a      	cbnz	r2, 8007cac <quorem+0xf4>
 8007ca0:	3b04      	subs	r3, #4
 8007ca2:	429e      	cmp	r6, r3
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	d30b      	bcc.n	8007cc0 <quorem+0x108>
 8007ca8:	f8c8 4010 	str.w	r4, [r8, #16]
 8007cac:	4628      	mov	r0, r5
 8007cae:	b003      	add	sp, #12
 8007cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb4:	6812      	ldr	r2, [r2, #0]
 8007cb6:	3b04      	subs	r3, #4
 8007cb8:	2a00      	cmp	r2, #0
 8007cba:	d1ca      	bne.n	8007c52 <quorem+0x9a>
 8007cbc:	3c01      	subs	r4, #1
 8007cbe:	e7c5      	b.n	8007c4c <quorem+0x94>
 8007cc0:	6812      	ldr	r2, [r2, #0]
 8007cc2:	3b04      	subs	r3, #4
 8007cc4:	2a00      	cmp	r2, #0
 8007cc6:	d1ef      	bne.n	8007ca8 <quorem+0xf0>
 8007cc8:	3c01      	subs	r4, #1
 8007cca:	e7ea      	b.n	8007ca2 <quorem+0xea>
 8007ccc:	2000      	movs	r0, #0
 8007cce:	e7ee      	b.n	8007cae <quorem+0xf6>

08007cd0 <_dtoa_r>:
 8007cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd4:	ec57 6b10 	vmov	r6, r7, d0
 8007cd8:	b097      	sub	sp, #92	; 0x5c
 8007cda:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007cdc:	9106      	str	r1, [sp, #24]
 8007cde:	4604      	mov	r4, r0
 8007ce0:	920b      	str	r2, [sp, #44]	; 0x2c
 8007ce2:	9312      	str	r3, [sp, #72]	; 0x48
 8007ce4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ce8:	e9cd 6700 	strd	r6, r7, [sp]
 8007cec:	b93d      	cbnz	r5, 8007cfe <_dtoa_r+0x2e>
 8007cee:	2010      	movs	r0, #16
 8007cf0:	f000 ff92 	bl	8008c18 <malloc>
 8007cf4:	6260      	str	r0, [r4, #36]	; 0x24
 8007cf6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007cfa:	6005      	str	r5, [r0, #0]
 8007cfc:	60c5      	str	r5, [r0, #12]
 8007cfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d00:	6819      	ldr	r1, [r3, #0]
 8007d02:	b151      	cbz	r1, 8007d1a <_dtoa_r+0x4a>
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	604a      	str	r2, [r1, #4]
 8007d08:	2301      	movs	r3, #1
 8007d0a:	4093      	lsls	r3, r2
 8007d0c:	608b      	str	r3, [r1, #8]
 8007d0e:	4620      	mov	r0, r4
 8007d10:	f000 ffc9 	bl	8008ca6 <_Bfree>
 8007d14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d16:	2200      	movs	r2, #0
 8007d18:	601a      	str	r2, [r3, #0]
 8007d1a:	1e3b      	subs	r3, r7, #0
 8007d1c:	bfbb      	ittet	lt
 8007d1e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007d22:	9301      	strlt	r3, [sp, #4]
 8007d24:	2300      	movge	r3, #0
 8007d26:	2201      	movlt	r2, #1
 8007d28:	bfac      	ite	ge
 8007d2a:	f8c8 3000 	strge.w	r3, [r8]
 8007d2e:	f8c8 2000 	strlt.w	r2, [r8]
 8007d32:	4baf      	ldr	r3, [pc, #700]	; (8007ff0 <_dtoa_r+0x320>)
 8007d34:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007d38:	ea33 0308 	bics.w	r3, r3, r8
 8007d3c:	d114      	bne.n	8007d68 <_dtoa_r+0x98>
 8007d3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d40:	f242 730f 	movw	r3, #9999	; 0x270f
 8007d44:	6013      	str	r3, [r2, #0]
 8007d46:	9b00      	ldr	r3, [sp, #0]
 8007d48:	b923      	cbnz	r3, 8007d54 <_dtoa_r+0x84>
 8007d4a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007d4e:	2800      	cmp	r0, #0
 8007d50:	f000 8542 	beq.w	80087d8 <_dtoa_r+0xb08>
 8007d54:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d56:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008004 <_dtoa_r+0x334>
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	f000 8544 	beq.w	80087e8 <_dtoa_r+0xb18>
 8007d60:	f10b 0303 	add.w	r3, fp, #3
 8007d64:	f000 bd3e 	b.w	80087e4 <_dtoa_r+0xb14>
 8007d68:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	2300      	movs	r3, #0
 8007d70:	4630      	mov	r0, r6
 8007d72:	4639      	mov	r1, r7
 8007d74:	f7f8 fea8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d78:	4681      	mov	r9, r0
 8007d7a:	b168      	cbz	r0, 8007d98 <_dtoa_r+0xc8>
 8007d7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d7e:	2301      	movs	r3, #1
 8007d80:	6013      	str	r3, [r2, #0]
 8007d82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	f000 8524 	beq.w	80087d2 <_dtoa_r+0xb02>
 8007d8a:	4b9a      	ldr	r3, [pc, #616]	; (8007ff4 <_dtoa_r+0x324>)
 8007d8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007d8e:	f103 3bff 	add.w	fp, r3, #4294967295
 8007d92:	6013      	str	r3, [r2, #0]
 8007d94:	f000 bd28 	b.w	80087e8 <_dtoa_r+0xb18>
 8007d98:	aa14      	add	r2, sp, #80	; 0x50
 8007d9a:	a915      	add	r1, sp, #84	; 0x54
 8007d9c:	ec47 6b10 	vmov	d0, r6, r7
 8007da0:	4620      	mov	r0, r4
 8007da2:	f001 f9d8 	bl	8009156 <__d2b>
 8007da6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007daa:	9004      	str	r0, [sp, #16]
 8007dac:	2d00      	cmp	r5, #0
 8007dae:	d07c      	beq.n	8007eaa <_dtoa_r+0x1da>
 8007db0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007db4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007db8:	46b2      	mov	sl, r6
 8007dba:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007dbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007dc2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	4b8b      	ldr	r3, [pc, #556]	; (8007ff8 <_dtoa_r+0x328>)
 8007dca:	4650      	mov	r0, sl
 8007dcc:	4659      	mov	r1, fp
 8007dce:	f7f8 fa5b 	bl	8000288 <__aeabi_dsub>
 8007dd2:	a381      	add	r3, pc, #516	; (adr r3, 8007fd8 <_dtoa_r+0x308>)
 8007dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd8:	f7f8 fc0e 	bl	80005f8 <__aeabi_dmul>
 8007ddc:	a380      	add	r3, pc, #512	; (adr r3, 8007fe0 <_dtoa_r+0x310>)
 8007dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de2:	f7f8 fa53 	bl	800028c <__adddf3>
 8007de6:	4606      	mov	r6, r0
 8007de8:	4628      	mov	r0, r5
 8007dea:	460f      	mov	r7, r1
 8007dec:	f7f8 fb9a 	bl	8000524 <__aeabi_i2d>
 8007df0:	a37d      	add	r3, pc, #500	; (adr r3, 8007fe8 <_dtoa_r+0x318>)
 8007df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df6:	f7f8 fbff 	bl	80005f8 <__aeabi_dmul>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	4630      	mov	r0, r6
 8007e00:	4639      	mov	r1, r7
 8007e02:	f7f8 fa43 	bl	800028c <__adddf3>
 8007e06:	4606      	mov	r6, r0
 8007e08:	460f      	mov	r7, r1
 8007e0a:	f7f8 fea5 	bl	8000b58 <__aeabi_d2iz>
 8007e0e:	2200      	movs	r2, #0
 8007e10:	4682      	mov	sl, r0
 8007e12:	2300      	movs	r3, #0
 8007e14:	4630      	mov	r0, r6
 8007e16:	4639      	mov	r1, r7
 8007e18:	f7f8 fe60 	bl	8000adc <__aeabi_dcmplt>
 8007e1c:	b148      	cbz	r0, 8007e32 <_dtoa_r+0x162>
 8007e1e:	4650      	mov	r0, sl
 8007e20:	f7f8 fb80 	bl	8000524 <__aeabi_i2d>
 8007e24:	4632      	mov	r2, r6
 8007e26:	463b      	mov	r3, r7
 8007e28:	f7f8 fe4e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e2c:	b908      	cbnz	r0, 8007e32 <_dtoa_r+0x162>
 8007e2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e32:	f1ba 0f16 	cmp.w	sl, #22
 8007e36:	d859      	bhi.n	8007eec <_dtoa_r+0x21c>
 8007e38:	4970      	ldr	r1, [pc, #448]	; (8007ffc <_dtoa_r+0x32c>)
 8007e3a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007e3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e46:	f7f8 fe67 	bl	8000b18 <__aeabi_dcmpgt>
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	d050      	beq.n	8007ef0 <_dtoa_r+0x220>
 8007e4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e52:	2300      	movs	r3, #0
 8007e54:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007e58:	1b5d      	subs	r5, r3, r5
 8007e5a:	f1b5 0801 	subs.w	r8, r5, #1
 8007e5e:	bf49      	itett	mi
 8007e60:	f1c5 0301 	rsbmi	r3, r5, #1
 8007e64:	2300      	movpl	r3, #0
 8007e66:	9305      	strmi	r3, [sp, #20]
 8007e68:	f04f 0800 	movmi.w	r8, #0
 8007e6c:	bf58      	it	pl
 8007e6e:	9305      	strpl	r3, [sp, #20]
 8007e70:	f1ba 0f00 	cmp.w	sl, #0
 8007e74:	db3e      	blt.n	8007ef4 <_dtoa_r+0x224>
 8007e76:	2300      	movs	r3, #0
 8007e78:	44d0      	add	r8, sl
 8007e7a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007e7e:	9307      	str	r3, [sp, #28]
 8007e80:	9b06      	ldr	r3, [sp, #24]
 8007e82:	2b09      	cmp	r3, #9
 8007e84:	f200 8090 	bhi.w	8007fa8 <_dtoa_r+0x2d8>
 8007e88:	2b05      	cmp	r3, #5
 8007e8a:	bfc4      	itt	gt
 8007e8c:	3b04      	subgt	r3, #4
 8007e8e:	9306      	strgt	r3, [sp, #24]
 8007e90:	9b06      	ldr	r3, [sp, #24]
 8007e92:	f1a3 0302 	sub.w	r3, r3, #2
 8007e96:	bfcc      	ite	gt
 8007e98:	2500      	movgt	r5, #0
 8007e9a:	2501      	movle	r5, #1
 8007e9c:	2b03      	cmp	r3, #3
 8007e9e:	f200 808f 	bhi.w	8007fc0 <_dtoa_r+0x2f0>
 8007ea2:	e8df f003 	tbb	[pc, r3]
 8007ea6:	7f7d      	.short	0x7f7d
 8007ea8:	7131      	.short	0x7131
 8007eaa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007eae:	441d      	add	r5, r3
 8007eb0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007eb4:	2820      	cmp	r0, #32
 8007eb6:	dd13      	ble.n	8007ee0 <_dtoa_r+0x210>
 8007eb8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007ebc:	9b00      	ldr	r3, [sp, #0]
 8007ebe:	fa08 f800 	lsl.w	r8, r8, r0
 8007ec2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007ec6:	fa23 f000 	lsr.w	r0, r3, r0
 8007eca:	ea48 0000 	orr.w	r0, r8, r0
 8007ece:	f7f8 fb19 	bl	8000504 <__aeabi_ui2d>
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	4682      	mov	sl, r0
 8007ed6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007eda:	3d01      	subs	r5, #1
 8007edc:	9313      	str	r3, [sp, #76]	; 0x4c
 8007ede:	e772      	b.n	8007dc6 <_dtoa_r+0xf6>
 8007ee0:	9b00      	ldr	r3, [sp, #0]
 8007ee2:	f1c0 0020 	rsb	r0, r0, #32
 8007ee6:	fa03 f000 	lsl.w	r0, r3, r0
 8007eea:	e7f0      	b.n	8007ece <_dtoa_r+0x1fe>
 8007eec:	2301      	movs	r3, #1
 8007eee:	e7b1      	b.n	8007e54 <_dtoa_r+0x184>
 8007ef0:	900f      	str	r0, [sp, #60]	; 0x3c
 8007ef2:	e7b0      	b.n	8007e56 <_dtoa_r+0x186>
 8007ef4:	9b05      	ldr	r3, [sp, #20]
 8007ef6:	eba3 030a 	sub.w	r3, r3, sl
 8007efa:	9305      	str	r3, [sp, #20]
 8007efc:	f1ca 0300 	rsb	r3, sl, #0
 8007f00:	9307      	str	r3, [sp, #28]
 8007f02:	2300      	movs	r3, #0
 8007f04:	930e      	str	r3, [sp, #56]	; 0x38
 8007f06:	e7bb      	b.n	8007e80 <_dtoa_r+0x1b0>
 8007f08:	2301      	movs	r3, #1
 8007f0a:	930a      	str	r3, [sp, #40]	; 0x28
 8007f0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	dd59      	ble.n	8007fc6 <_dtoa_r+0x2f6>
 8007f12:	9302      	str	r3, [sp, #8]
 8007f14:	4699      	mov	r9, r3
 8007f16:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007f18:	2200      	movs	r2, #0
 8007f1a:	6072      	str	r2, [r6, #4]
 8007f1c:	2204      	movs	r2, #4
 8007f1e:	f102 0014 	add.w	r0, r2, #20
 8007f22:	4298      	cmp	r0, r3
 8007f24:	6871      	ldr	r1, [r6, #4]
 8007f26:	d953      	bls.n	8007fd0 <_dtoa_r+0x300>
 8007f28:	4620      	mov	r0, r4
 8007f2a:	f000 fe88 	bl	8008c3e <_Balloc>
 8007f2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f30:	6030      	str	r0, [r6, #0]
 8007f32:	f1b9 0f0e 	cmp.w	r9, #14
 8007f36:	f8d3 b000 	ldr.w	fp, [r3]
 8007f3a:	f200 80e6 	bhi.w	800810a <_dtoa_r+0x43a>
 8007f3e:	2d00      	cmp	r5, #0
 8007f40:	f000 80e3 	beq.w	800810a <_dtoa_r+0x43a>
 8007f44:	ed9d 7b00 	vldr	d7, [sp]
 8007f48:	f1ba 0f00 	cmp.w	sl, #0
 8007f4c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007f50:	dd74      	ble.n	800803c <_dtoa_r+0x36c>
 8007f52:	4a2a      	ldr	r2, [pc, #168]	; (8007ffc <_dtoa_r+0x32c>)
 8007f54:	f00a 030f 	and.w	r3, sl, #15
 8007f58:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007f5c:	ed93 7b00 	vldr	d7, [r3]
 8007f60:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007f64:	06f0      	lsls	r0, r6, #27
 8007f66:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007f6a:	d565      	bpl.n	8008038 <_dtoa_r+0x368>
 8007f6c:	4b24      	ldr	r3, [pc, #144]	; (8008000 <_dtoa_r+0x330>)
 8007f6e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f72:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f76:	f7f8 fc69 	bl	800084c <__aeabi_ddiv>
 8007f7a:	e9cd 0100 	strd	r0, r1, [sp]
 8007f7e:	f006 060f 	and.w	r6, r6, #15
 8007f82:	2503      	movs	r5, #3
 8007f84:	4f1e      	ldr	r7, [pc, #120]	; (8008000 <_dtoa_r+0x330>)
 8007f86:	e04c      	b.n	8008022 <_dtoa_r+0x352>
 8007f88:	2301      	movs	r3, #1
 8007f8a:	930a      	str	r3, [sp, #40]	; 0x28
 8007f8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f8e:	4453      	add	r3, sl
 8007f90:	f103 0901 	add.w	r9, r3, #1
 8007f94:	9302      	str	r3, [sp, #8]
 8007f96:	464b      	mov	r3, r9
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	bfb8      	it	lt
 8007f9c:	2301      	movlt	r3, #1
 8007f9e:	e7ba      	b.n	8007f16 <_dtoa_r+0x246>
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	e7b2      	b.n	8007f0a <_dtoa_r+0x23a>
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	e7f0      	b.n	8007f8a <_dtoa_r+0x2ba>
 8007fa8:	2501      	movs	r5, #1
 8007faa:	2300      	movs	r3, #0
 8007fac:	9306      	str	r3, [sp, #24]
 8007fae:	950a      	str	r5, [sp, #40]	; 0x28
 8007fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8007fb4:	9302      	str	r3, [sp, #8]
 8007fb6:	4699      	mov	r9, r3
 8007fb8:	2200      	movs	r2, #0
 8007fba:	2312      	movs	r3, #18
 8007fbc:	920b      	str	r2, [sp, #44]	; 0x2c
 8007fbe:	e7aa      	b.n	8007f16 <_dtoa_r+0x246>
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	930a      	str	r3, [sp, #40]	; 0x28
 8007fc4:	e7f4      	b.n	8007fb0 <_dtoa_r+0x2e0>
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	9302      	str	r3, [sp, #8]
 8007fca:	4699      	mov	r9, r3
 8007fcc:	461a      	mov	r2, r3
 8007fce:	e7f5      	b.n	8007fbc <_dtoa_r+0x2ec>
 8007fd0:	3101      	adds	r1, #1
 8007fd2:	6071      	str	r1, [r6, #4]
 8007fd4:	0052      	lsls	r2, r2, #1
 8007fd6:	e7a2      	b.n	8007f1e <_dtoa_r+0x24e>
 8007fd8:	636f4361 	.word	0x636f4361
 8007fdc:	3fd287a7 	.word	0x3fd287a7
 8007fe0:	8b60c8b3 	.word	0x8b60c8b3
 8007fe4:	3fc68a28 	.word	0x3fc68a28
 8007fe8:	509f79fb 	.word	0x509f79fb
 8007fec:	3fd34413 	.word	0x3fd34413
 8007ff0:	7ff00000 	.word	0x7ff00000
 8007ff4:	08009815 	.word	0x08009815
 8007ff8:	3ff80000 	.word	0x3ff80000
 8007ffc:	080098d0 	.word	0x080098d0
 8008000:	080098a8 	.word	0x080098a8
 8008004:	08009841 	.word	0x08009841
 8008008:	07f1      	lsls	r1, r6, #31
 800800a:	d508      	bpl.n	800801e <_dtoa_r+0x34e>
 800800c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008010:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008014:	f7f8 faf0 	bl	80005f8 <__aeabi_dmul>
 8008018:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800801c:	3501      	adds	r5, #1
 800801e:	1076      	asrs	r6, r6, #1
 8008020:	3708      	adds	r7, #8
 8008022:	2e00      	cmp	r6, #0
 8008024:	d1f0      	bne.n	8008008 <_dtoa_r+0x338>
 8008026:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800802a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800802e:	f7f8 fc0d 	bl	800084c <__aeabi_ddiv>
 8008032:	e9cd 0100 	strd	r0, r1, [sp]
 8008036:	e01a      	b.n	800806e <_dtoa_r+0x39e>
 8008038:	2502      	movs	r5, #2
 800803a:	e7a3      	b.n	8007f84 <_dtoa_r+0x2b4>
 800803c:	f000 80a0 	beq.w	8008180 <_dtoa_r+0x4b0>
 8008040:	f1ca 0600 	rsb	r6, sl, #0
 8008044:	4b9f      	ldr	r3, [pc, #636]	; (80082c4 <_dtoa_r+0x5f4>)
 8008046:	4fa0      	ldr	r7, [pc, #640]	; (80082c8 <_dtoa_r+0x5f8>)
 8008048:	f006 020f 	and.w	r2, r6, #15
 800804c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008054:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008058:	f7f8 face 	bl	80005f8 <__aeabi_dmul>
 800805c:	e9cd 0100 	strd	r0, r1, [sp]
 8008060:	1136      	asrs	r6, r6, #4
 8008062:	2300      	movs	r3, #0
 8008064:	2502      	movs	r5, #2
 8008066:	2e00      	cmp	r6, #0
 8008068:	d17f      	bne.n	800816a <_dtoa_r+0x49a>
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1e1      	bne.n	8008032 <_dtoa_r+0x362>
 800806e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008070:	2b00      	cmp	r3, #0
 8008072:	f000 8087 	beq.w	8008184 <_dtoa_r+0x4b4>
 8008076:	e9dd 6700 	ldrd	r6, r7, [sp]
 800807a:	2200      	movs	r2, #0
 800807c:	4b93      	ldr	r3, [pc, #588]	; (80082cc <_dtoa_r+0x5fc>)
 800807e:	4630      	mov	r0, r6
 8008080:	4639      	mov	r1, r7
 8008082:	f7f8 fd2b 	bl	8000adc <__aeabi_dcmplt>
 8008086:	2800      	cmp	r0, #0
 8008088:	d07c      	beq.n	8008184 <_dtoa_r+0x4b4>
 800808a:	f1b9 0f00 	cmp.w	r9, #0
 800808e:	d079      	beq.n	8008184 <_dtoa_r+0x4b4>
 8008090:	9b02      	ldr	r3, [sp, #8]
 8008092:	2b00      	cmp	r3, #0
 8008094:	dd35      	ble.n	8008102 <_dtoa_r+0x432>
 8008096:	f10a 33ff 	add.w	r3, sl, #4294967295
 800809a:	9308      	str	r3, [sp, #32]
 800809c:	4639      	mov	r1, r7
 800809e:	2200      	movs	r2, #0
 80080a0:	4b8b      	ldr	r3, [pc, #556]	; (80082d0 <_dtoa_r+0x600>)
 80080a2:	4630      	mov	r0, r6
 80080a4:	f7f8 faa8 	bl	80005f8 <__aeabi_dmul>
 80080a8:	e9cd 0100 	strd	r0, r1, [sp]
 80080ac:	9f02      	ldr	r7, [sp, #8]
 80080ae:	3501      	adds	r5, #1
 80080b0:	4628      	mov	r0, r5
 80080b2:	f7f8 fa37 	bl	8000524 <__aeabi_i2d>
 80080b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080ba:	f7f8 fa9d 	bl	80005f8 <__aeabi_dmul>
 80080be:	2200      	movs	r2, #0
 80080c0:	4b84      	ldr	r3, [pc, #528]	; (80082d4 <_dtoa_r+0x604>)
 80080c2:	f7f8 f8e3 	bl	800028c <__adddf3>
 80080c6:	4605      	mov	r5, r0
 80080c8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80080cc:	2f00      	cmp	r7, #0
 80080ce:	d15d      	bne.n	800818c <_dtoa_r+0x4bc>
 80080d0:	2200      	movs	r2, #0
 80080d2:	4b81      	ldr	r3, [pc, #516]	; (80082d8 <_dtoa_r+0x608>)
 80080d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80080d8:	f7f8 f8d6 	bl	8000288 <__aeabi_dsub>
 80080dc:	462a      	mov	r2, r5
 80080de:	4633      	mov	r3, r6
 80080e0:	e9cd 0100 	strd	r0, r1, [sp]
 80080e4:	f7f8 fd18 	bl	8000b18 <__aeabi_dcmpgt>
 80080e8:	2800      	cmp	r0, #0
 80080ea:	f040 8288 	bne.w	80085fe <_dtoa_r+0x92e>
 80080ee:	462a      	mov	r2, r5
 80080f0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80080f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80080f8:	f7f8 fcf0 	bl	8000adc <__aeabi_dcmplt>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	f040 827c 	bne.w	80085fa <_dtoa_r+0x92a>
 8008102:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008106:	e9cd 2300 	strd	r2, r3, [sp]
 800810a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800810c:	2b00      	cmp	r3, #0
 800810e:	f2c0 8150 	blt.w	80083b2 <_dtoa_r+0x6e2>
 8008112:	f1ba 0f0e 	cmp.w	sl, #14
 8008116:	f300 814c 	bgt.w	80083b2 <_dtoa_r+0x6e2>
 800811a:	4b6a      	ldr	r3, [pc, #424]	; (80082c4 <_dtoa_r+0x5f4>)
 800811c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008120:	ed93 7b00 	vldr	d7, [r3]
 8008124:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008126:	2b00      	cmp	r3, #0
 8008128:	ed8d 7b02 	vstr	d7, [sp, #8]
 800812c:	f280 80d8 	bge.w	80082e0 <_dtoa_r+0x610>
 8008130:	f1b9 0f00 	cmp.w	r9, #0
 8008134:	f300 80d4 	bgt.w	80082e0 <_dtoa_r+0x610>
 8008138:	f040 825e 	bne.w	80085f8 <_dtoa_r+0x928>
 800813c:	2200      	movs	r2, #0
 800813e:	4b66      	ldr	r3, [pc, #408]	; (80082d8 <_dtoa_r+0x608>)
 8008140:	ec51 0b17 	vmov	r0, r1, d7
 8008144:	f7f8 fa58 	bl	80005f8 <__aeabi_dmul>
 8008148:	e9dd 2300 	ldrd	r2, r3, [sp]
 800814c:	f7f8 fcda 	bl	8000b04 <__aeabi_dcmpge>
 8008150:	464f      	mov	r7, r9
 8008152:	464e      	mov	r6, r9
 8008154:	2800      	cmp	r0, #0
 8008156:	f040 8234 	bne.w	80085c2 <_dtoa_r+0x8f2>
 800815a:	2331      	movs	r3, #49	; 0x31
 800815c:	f10b 0501 	add.w	r5, fp, #1
 8008160:	f88b 3000 	strb.w	r3, [fp]
 8008164:	f10a 0a01 	add.w	sl, sl, #1
 8008168:	e22f      	b.n	80085ca <_dtoa_r+0x8fa>
 800816a:	07f2      	lsls	r2, r6, #31
 800816c:	d505      	bpl.n	800817a <_dtoa_r+0x4aa>
 800816e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008172:	f7f8 fa41 	bl	80005f8 <__aeabi_dmul>
 8008176:	3501      	adds	r5, #1
 8008178:	2301      	movs	r3, #1
 800817a:	1076      	asrs	r6, r6, #1
 800817c:	3708      	adds	r7, #8
 800817e:	e772      	b.n	8008066 <_dtoa_r+0x396>
 8008180:	2502      	movs	r5, #2
 8008182:	e774      	b.n	800806e <_dtoa_r+0x39e>
 8008184:	f8cd a020 	str.w	sl, [sp, #32]
 8008188:	464f      	mov	r7, r9
 800818a:	e791      	b.n	80080b0 <_dtoa_r+0x3e0>
 800818c:	4b4d      	ldr	r3, [pc, #308]	; (80082c4 <_dtoa_r+0x5f4>)
 800818e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008192:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008198:	2b00      	cmp	r3, #0
 800819a:	d047      	beq.n	800822c <_dtoa_r+0x55c>
 800819c:	4602      	mov	r2, r0
 800819e:	460b      	mov	r3, r1
 80081a0:	2000      	movs	r0, #0
 80081a2:	494e      	ldr	r1, [pc, #312]	; (80082dc <_dtoa_r+0x60c>)
 80081a4:	f7f8 fb52 	bl	800084c <__aeabi_ddiv>
 80081a8:	462a      	mov	r2, r5
 80081aa:	4633      	mov	r3, r6
 80081ac:	f7f8 f86c 	bl	8000288 <__aeabi_dsub>
 80081b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80081b4:	465d      	mov	r5, fp
 80081b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081ba:	f7f8 fccd 	bl	8000b58 <__aeabi_d2iz>
 80081be:	4606      	mov	r6, r0
 80081c0:	f7f8 f9b0 	bl	8000524 <__aeabi_i2d>
 80081c4:	4602      	mov	r2, r0
 80081c6:	460b      	mov	r3, r1
 80081c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081cc:	f7f8 f85c 	bl	8000288 <__aeabi_dsub>
 80081d0:	3630      	adds	r6, #48	; 0x30
 80081d2:	f805 6b01 	strb.w	r6, [r5], #1
 80081d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80081da:	e9cd 0100 	strd	r0, r1, [sp]
 80081de:	f7f8 fc7d 	bl	8000adc <__aeabi_dcmplt>
 80081e2:	2800      	cmp	r0, #0
 80081e4:	d163      	bne.n	80082ae <_dtoa_r+0x5de>
 80081e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081ea:	2000      	movs	r0, #0
 80081ec:	4937      	ldr	r1, [pc, #220]	; (80082cc <_dtoa_r+0x5fc>)
 80081ee:	f7f8 f84b 	bl	8000288 <__aeabi_dsub>
 80081f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80081f6:	f7f8 fc71 	bl	8000adc <__aeabi_dcmplt>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	f040 80b7 	bne.w	800836e <_dtoa_r+0x69e>
 8008200:	eba5 030b 	sub.w	r3, r5, fp
 8008204:	429f      	cmp	r7, r3
 8008206:	f77f af7c 	ble.w	8008102 <_dtoa_r+0x432>
 800820a:	2200      	movs	r2, #0
 800820c:	4b30      	ldr	r3, [pc, #192]	; (80082d0 <_dtoa_r+0x600>)
 800820e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008212:	f7f8 f9f1 	bl	80005f8 <__aeabi_dmul>
 8008216:	2200      	movs	r2, #0
 8008218:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800821c:	4b2c      	ldr	r3, [pc, #176]	; (80082d0 <_dtoa_r+0x600>)
 800821e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008222:	f7f8 f9e9 	bl	80005f8 <__aeabi_dmul>
 8008226:	e9cd 0100 	strd	r0, r1, [sp]
 800822a:	e7c4      	b.n	80081b6 <_dtoa_r+0x4e6>
 800822c:	462a      	mov	r2, r5
 800822e:	4633      	mov	r3, r6
 8008230:	f7f8 f9e2 	bl	80005f8 <__aeabi_dmul>
 8008234:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008238:	eb0b 0507 	add.w	r5, fp, r7
 800823c:	465e      	mov	r6, fp
 800823e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008242:	f7f8 fc89 	bl	8000b58 <__aeabi_d2iz>
 8008246:	4607      	mov	r7, r0
 8008248:	f7f8 f96c 	bl	8000524 <__aeabi_i2d>
 800824c:	3730      	adds	r7, #48	; 0x30
 800824e:	4602      	mov	r2, r0
 8008250:	460b      	mov	r3, r1
 8008252:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008256:	f7f8 f817 	bl	8000288 <__aeabi_dsub>
 800825a:	f806 7b01 	strb.w	r7, [r6], #1
 800825e:	42ae      	cmp	r6, r5
 8008260:	e9cd 0100 	strd	r0, r1, [sp]
 8008264:	f04f 0200 	mov.w	r2, #0
 8008268:	d126      	bne.n	80082b8 <_dtoa_r+0x5e8>
 800826a:	4b1c      	ldr	r3, [pc, #112]	; (80082dc <_dtoa_r+0x60c>)
 800826c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008270:	f7f8 f80c 	bl	800028c <__adddf3>
 8008274:	4602      	mov	r2, r0
 8008276:	460b      	mov	r3, r1
 8008278:	e9dd 0100 	ldrd	r0, r1, [sp]
 800827c:	f7f8 fc4c 	bl	8000b18 <__aeabi_dcmpgt>
 8008280:	2800      	cmp	r0, #0
 8008282:	d174      	bne.n	800836e <_dtoa_r+0x69e>
 8008284:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008288:	2000      	movs	r0, #0
 800828a:	4914      	ldr	r1, [pc, #80]	; (80082dc <_dtoa_r+0x60c>)
 800828c:	f7f7 fffc 	bl	8000288 <__aeabi_dsub>
 8008290:	4602      	mov	r2, r0
 8008292:	460b      	mov	r3, r1
 8008294:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008298:	f7f8 fc20 	bl	8000adc <__aeabi_dcmplt>
 800829c:	2800      	cmp	r0, #0
 800829e:	f43f af30 	beq.w	8008102 <_dtoa_r+0x432>
 80082a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80082a6:	2b30      	cmp	r3, #48	; 0x30
 80082a8:	f105 32ff 	add.w	r2, r5, #4294967295
 80082ac:	d002      	beq.n	80082b4 <_dtoa_r+0x5e4>
 80082ae:	f8dd a020 	ldr.w	sl, [sp, #32]
 80082b2:	e04a      	b.n	800834a <_dtoa_r+0x67a>
 80082b4:	4615      	mov	r5, r2
 80082b6:	e7f4      	b.n	80082a2 <_dtoa_r+0x5d2>
 80082b8:	4b05      	ldr	r3, [pc, #20]	; (80082d0 <_dtoa_r+0x600>)
 80082ba:	f7f8 f99d 	bl	80005f8 <__aeabi_dmul>
 80082be:	e9cd 0100 	strd	r0, r1, [sp]
 80082c2:	e7bc      	b.n	800823e <_dtoa_r+0x56e>
 80082c4:	080098d0 	.word	0x080098d0
 80082c8:	080098a8 	.word	0x080098a8
 80082cc:	3ff00000 	.word	0x3ff00000
 80082d0:	40240000 	.word	0x40240000
 80082d4:	401c0000 	.word	0x401c0000
 80082d8:	40140000 	.word	0x40140000
 80082dc:	3fe00000 	.word	0x3fe00000
 80082e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80082e4:	465d      	mov	r5, fp
 80082e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082ea:	4630      	mov	r0, r6
 80082ec:	4639      	mov	r1, r7
 80082ee:	f7f8 faad 	bl	800084c <__aeabi_ddiv>
 80082f2:	f7f8 fc31 	bl	8000b58 <__aeabi_d2iz>
 80082f6:	4680      	mov	r8, r0
 80082f8:	f7f8 f914 	bl	8000524 <__aeabi_i2d>
 80082fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008300:	f7f8 f97a 	bl	80005f8 <__aeabi_dmul>
 8008304:	4602      	mov	r2, r0
 8008306:	460b      	mov	r3, r1
 8008308:	4630      	mov	r0, r6
 800830a:	4639      	mov	r1, r7
 800830c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008310:	f7f7 ffba 	bl	8000288 <__aeabi_dsub>
 8008314:	f805 6b01 	strb.w	r6, [r5], #1
 8008318:	eba5 060b 	sub.w	r6, r5, fp
 800831c:	45b1      	cmp	r9, r6
 800831e:	4602      	mov	r2, r0
 8008320:	460b      	mov	r3, r1
 8008322:	d139      	bne.n	8008398 <_dtoa_r+0x6c8>
 8008324:	f7f7 ffb2 	bl	800028c <__adddf3>
 8008328:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800832c:	4606      	mov	r6, r0
 800832e:	460f      	mov	r7, r1
 8008330:	f7f8 fbf2 	bl	8000b18 <__aeabi_dcmpgt>
 8008334:	b9c8      	cbnz	r0, 800836a <_dtoa_r+0x69a>
 8008336:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800833a:	4630      	mov	r0, r6
 800833c:	4639      	mov	r1, r7
 800833e:	f7f8 fbc3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008342:	b110      	cbz	r0, 800834a <_dtoa_r+0x67a>
 8008344:	f018 0f01 	tst.w	r8, #1
 8008348:	d10f      	bne.n	800836a <_dtoa_r+0x69a>
 800834a:	9904      	ldr	r1, [sp, #16]
 800834c:	4620      	mov	r0, r4
 800834e:	f000 fcaa 	bl	8008ca6 <_Bfree>
 8008352:	2300      	movs	r3, #0
 8008354:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008356:	702b      	strb	r3, [r5, #0]
 8008358:	f10a 0301 	add.w	r3, sl, #1
 800835c:	6013      	str	r3, [r2, #0]
 800835e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008360:	2b00      	cmp	r3, #0
 8008362:	f000 8241 	beq.w	80087e8 <_dtoa_r+0xb18>
 8008366:	601d      	str	r5, [r3, #0]
 8008368:	e23e      	b.n	80087e8 <_dtoa_r+0xb18>
 800836a:	f8cd a020 	str.w	sl, [sp, #32]
 800836e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008372:	2a39      	cmp	r2, #57	; 0x39
 8008374:	f105 33ff 	add.w	r3, r5, #4294967295
 8008378:	d108      	bne.n	800838c <_dtoa_r+0x6bc>
 800837a:	459b      	cmp	fp, r3
 800837c:	d10a      	bne.n	8008394 <_dtoa_r+0x6c4>
 800837e:	9b08      	ldr	r3, [sp, #32]
 8008380:	3301      	adds	r3, #1
 8008382:	9308      	str	r3, [sp, #32]
 8008384:	2330      	movs	r3, #48	; 0x30
 8008386:	f88b 3000 	strb.w	r3, [fp]
 800838a:	465b      	mov	r3, fp
 800838c:	781a      	ldrb	r2, [r3, #0]
 800838e:	3201      	adds	r2, #1
 8008390:	701a      	strb	r2, [r3, #0]
 8008392:	e78c      	b.n	80082ae <_dtoa_r+0x5de>
 8008394:	461d      	mov	r5, r3
 8008396:	e7ea      	b.n	800836e <_dtoa_r+0x69e>
 8008398:	2200      	movs	r2, #0
 800839a:	4b9b      	ldr	r3, [pc, #620]	; (8008608 <_dtoa_r+0x938>)
 800839c:	f7f8 f92c 	bl	80005f8 <__aeabi_dmul>
 80083a0:	2200      	movs	r2, #0
 80083a2:	2300      	movs	r3, #0
 80083a4:	4606      	mov	r6, r0
 80083a6:	460f      	mov	r7, r1
 80083a8:	f7f8 fb8e 	bl	8000ac8 <__aeabi_dcmpeq>
 80083ac:	2800      	cmp	r0, #0
 80083ae:	d09a      	beq.n	80082e6 <_dtoa_r+0x616>
 80083b0:	e7cb      	b.n	800834a <_dtoa_r+0x67a>
 80083b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083b4:	2a00      	cmp	r2, #0
 80083b6:	f000 808b 	beq.w	80084d0 <_dtoa_r+0x800>
 80083ba:	9a06      	ldr	r2, [sp, #24]
 80083bc:	2a01      	cmp	r2, #1
 80083be:	dc6e      	bgt.n	800849e <_dtoa_r+0x7ce>
 80083c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80083c2:	2a00      	cmp	r2, #0
 80083c4:	d067      	beq.n	8008496 <_dtoa_r+0x7c6>
 80083c6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80083ca:	9f07      	ldr	r7, [sp, #28]
 80083cc:	9d05      	ldr	r5, [sp, #20]
 80083ce:	9a05      	ldr	r2, [sp, #20]
 80083d0:	2101      	movs	r1, #1
 80083d2:	441a      	add	r2, r3
 80083d4:	4620      	mov	r0, r4
 80083d6:	9205      	str	r2, [sp, #20]
 80083d8:	4498      	add	r8, r3
 80083da:	f000 fd04 	bl	8008de6 <__i2b>
 80083de:	4606      	mov	r6, r0
 80083e0:	2d00      	cmp	r5, #0
 80083e2:	dd0c      	ble.n	80083fe <_dtoa_r+0x72e>
 80083e4:	f1b8 0f00 	cmp.w	r8, #0
 80083e8:	dd09      	ble.n	80083fe <_dtoa_r+0x72e>
 80083ea:	4545      	cmp	r5, r8
 80083ec:	9a05      	ldr	r2, [sp, #20]
 80083ee:	462b      	mov	r3, r5
 80083f0:	bfa8      	it	ge
 80083f2:	4643      	movge	r3, r8
 80083f4:	1ad2      	subs	r2, r2, r3
 80083f6:	9205      	str	r2, [sp, #20]
 80083f8:	1aed      	subs	r5, r5, r3
 80083fa:	eba8 0803 	sub.w	r8, r8, r3
 80083fe:	9b07      	ldr	r3, [sp, #28]
 8008400:	b1eb      	cbz	r3, 800843e <_dtoa_r+0x76e>
 8008402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008404:	2b00      	cmp	r3, #0
 8008406:	d067      	beq.n	80084d8 <_dtoa_r+0x808>
 8008408:	b18f      	cbz	r7, 800842e <_dtoa_r+0x75e>
 800840a:	4631      	mov	r1, r6
 800840c:	463a      	mov	r2, r7
 800840e:	4620      	mov	r0, r4
 8008410:	f000 fd88 	bl	8008f24 <__pow5mult>
 8008414:	9a04      	ldr	r2, [sp, #16]
 8008416:	4601      	mov	r1, r0
 8008418:	4606      	mov	r6, r0
 800841a:	4620      	mov	r0, r4
 800841c:	f000 fcec 	bl	8008df8 <__multiply>
 8008420:	9904      	ldr	r1, [sp, #16]
 8008422:	9008      	str	r0, [sp, #32]
 8008424:	4620      	mov	r0, r4
 8008426:	f000 fc3e 	bl	8008ca6 <_Bfree>
 800842a:	9b08      	ldr	r3, [sp, #32]
 800842c:	9304      	str	r3, [sp, #16]
 800842e:	9b07      	ldr	r3, [sp, #28]
 8008430:	1bda      	subs	r2, r3, r7
 8008432:	d004      	beq.n	800843e <_dtoa_r+0x76e>
 8008434:	9904      	ldr	r1, [sp, #16]
 8008436:	4620      	mov	r0, r4
 8008438:	f000 fd74 	bl	8008f24 <__pow5mult>
 800843c:	9004      	str	r0, [sp, #16]
 800843e:	2101      	movs	r1, #1
 8008440:	4620      	mov	r0, r4
 8008442:	f000 fcd0 	bl	8008de6 <__i2b>
 8008446:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008448:	4607      	mov	r7, r0
 800844a:	2b00      	cmp	r3, #0
 800844c:	f000 81d0 	beq.w	80087f0 <_dtoa_r+0xb20>
 8008450:	461a      	mov	r2, r3
 8008452:	4601      	mov	r1, r0
 8008454:	4620      	mov	r0, r4
 8008456:	f000 fd65 	bl	8008f24 <__pow5mult>
 800845a:	9b06      	ldr	r3, [sp, #24]
 800845c:	2b01      	cmp	r3, #1
 800845e:	4607      	mov	r7, r0
 8008460:	dc40      	bgt.n	80084e4 <_dtoa_r+0x814>
 8008462:	9b00      	ldr	r3, [sp, #0]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d139      	bne.n	80084dc <_dtoa_r+0x80c>
 8008468:	9b01      	ldr	r3, [sp, #4]
 800846a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800846e:	2b00      	cmp	r3, #0
 8008470:	d136      	bne.n	80084e0 <_dtoa_r+0x810>
 8008472:	9b01      	ldr	r3, [sp, #4]
 8008474:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008478:	0d1b      	lsrs	r3, r3, #20
 800847a:	051b      	lsls	r3, r3, #20
 800847c:	b12b      	cbz	r3, 800848a <_dtoa_r+0x7ba>
 800847e:	9b05      	ldr	r3, [sp, #20]
 8008480:	3301      	adds	r3, #1
 8008482:	9305      	str	r3, [sp, #20]
 8008484:	f108 0801 	add.w	r8, r8, #1
 8008488:	2301      	movs	r3, #1
 800848a:	9307      	str	r3, [sp, #28]
 800848c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800848e:	2b00      	cmp	r3, #0
 8008490:	d12a      	bne.n	80084e8 <_dtoa_r+0x818>
 8008492:	2001      	movs	r0, #1
 8008494:	e030      	b.n	80084f8 <_dtoa_r+0x828>
 8008496:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008498:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800849c:	e795      	b.n	80083ca <_dtoa_r+0x6fa>
 800849e:	9b07      	ldr	r3, [sp, #28]
 80084a0:	f109 37ff 	add.w	r7, r9, #4294967295
 80084a4:	42bb      	cmp	r3, r7
 80084a6:	bfbf      	itttt	lt
 80084a8:	9b07      	ldrlt	r3, [sp, #28]
 80084aa:	9707      	strlt	r7, [sp, #28]
 80084ac:	1afa      	sublt	r2, r7, r3
 80084ae:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80084b0:	bfbb      	ittet	lt
 80084b2:	189b      	addlt	r3, r3, r2
 80084b4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80084b6:	1bdf      	subge	r7, r3, r7
 80084b8:	2700      	movlt	r7, #0
 80084ba:	f1b9 0f00 	cmp.w	r9, #0
 80084be:	bfb5      	itete	lt
 80084c0:	9b05      	ldrlt	r3, [sp, #20]
 80084c2:	9d05      	ldrge	r5, [sp, #20]
 80084c4:	eba3 0509 	sublt.w	r5, r3, r9
 80084c8:	464b      	movge	r3, r9
 80084ca:	bfb8      	it	lt
 80084cc:	2300      	movlt	r3, #0
 80084ce:	e77e      	b.n	80083ce <_dtoa_r+0x6fe>
 80084d0:	9f07      	ldr	r7, [sp, #28]
 80084d2:	9d05      	ldr	r5, [sp, #20]
 80084d4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80084d6:	e783      	b.n	80083e0 <_dtoa_r+0x710>
 80084d8:	9a07      	ldr	r2, [sp, #28]
 80084da:	e7ab      	b.n	8008434 <_dtoa_r+0x764>
 80084dc:	2300      	movs	r3, #0
 80084de:	e7d4      	b.n	800848a <_dtoa_r+0x7ba>
 80084e0:	9b00      	ldr	r3, [sp, #0]
 80084e2:	e7d2      	b.n	800848a <_dtoa_r+0x7ba>
 80084e4:	2300      	movs	r3, #0
 80084e6:	9307      	str	r3, [sp, #28]
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80084ee:	6918      	ldr	r0, [r3, #16]
 80084f0:	f000 fc2b 	bl	8008d4a <__hi0bits>
 80084f4:	f1c0 0020 	rsb	r0, r0, #32
 80084f8:	4440      	add	r0, r8
 80084fa:	f010 001f 	ands.w	r0, r0, #31
 80084fe:	d047      	beq.n	8008590 <_dtoa_r+0x8c0>
 8008500:	f1c0 0320 	rsb	r3, r0, #32
 8008504:	2b04      	cmp	r3, #4
 8008506:	dd3b      	ble.n	8008580 <_dtoa_r+0x8b0>
 8008508:	9b05      	ldr	r3, [sp, #20]
 800850a:	f1c0 001c 	rsb	r0, r0, #28
 800850e:	4403      	add	r3, r0
 8008510:	9305      	str	r3, [sp, #20]
 8008512:	4405      	add	r5, r0
 8008514:	4480      	add	r8, r0
 8008516:	9b05      	ldr	r3, [sp, #20]
 8008518:	2b00      	cmp	r3, #0
 800851a:	dd05      	ble.n	8008528 <_dtoa_r+0x858>
 800851c:	461a      	mov	r2, r3
 800851e:	9904      	ldr	r1, [sp, #16]
 8008520:	4620      	mov	r0, r4
 8008522:	f000 fd4d 	bl	8008fc0 <__lshift>
 8008526:	9004      	str	r0, [sp, #16]
 8008528:	f1b8 0f00 	cmp.w	r8, #0
 800852c:	dd05      	ble.n	800853a <_dtoa_r+0x86a>
 800852e:	4639      	mov	r1, r7
 8008530:	4642      	mov	r2, r8
 8008532:	4620      	mov	r0, r4
 8008534:	f000 fd44 	bl	8008fc0 <__lshift>
 8008538:	4607      	mov	r7, r0
 800853a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800853c:	b353      	cbz	r3, 8008594 <_dtoa_r+0x8c4>
 800853e:	4639      	mov	r1, r7
 8008540:	9804      	ldr	r0, [sp, #16]
 8008542:	f000 fd91 	bl	8009068 <__mcmp>
 8008546:	2800      	cmp	r0, #0
 8008548:	da24      	bge.n	8008594 <_dtoa_r+0x8c4>
 800854a:	2300      	movs	r3, #0
 800854c:	220a      	movs	r2, #10
 800854e:	9904      	ldr	r1, [sp, #16]
 8008550:	4620      	mov	r0, r4
 8008552:	f000 fbbf 	bl	8008cd4 <__multadd>
 8008556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008558:	9004      	str	r0, [sp, #16]
 800855a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800855e:	2b00      	cmp	r3, #0
 8008560:	f000 814d 	beq.w	80087fe <_dtoa_r+0xb2e>
 8008564:	2300      	movs	r3, #0
 8008566:	4631      	mov	r1, r6
 8008568:	220a      	movs	r2, #10
 800856a:	4620      	mov	r0, r4
 800856c:	f000 fbb2 	bl	8008cd4 <__multadd>
 8008570:	9b02      	ldr	r3, [sp, #8]
 8008572:	2b00      	cmp	r3, #0
 8008574:	4606      	mov	r6, r0
 8008576:	dc4f      	bgt.n	8008618 <_dtoa_r+0x948>
 8008578:	9b06      	ldr	r3, [sp, #24]
 800857a:	2b02      	cmp	r3, #2
 800857c:	dd4c      	ble.n	8008618 <_dtoa_r+0x948>
 800857e:	e011      	b.n	80085a4 <_dtoa_r+0x8d4>
 8008580:	d0c9      	beq.n	8008516 <_dtoa_r+0x846>
 8008582:	9a05      	ldr	r2, [sp, #20]
 8008584:	331c      	adds	r3, #28
 8008586:	441a      	add	r2, r3
 8008588:	9205      	str	r2, [sp, #20]
 800858a:	441d      	add	r5, r3
 800858c:	4498      	add	r8, r3
 800858e:	e7c2      	b.n	8008516 <_dtoa_r+0x846>
 8008590:	4603      	mov	r3, r0
 8008592:	e7f6      	b.n	8008582 <_dtoa_r+0x8b2>
 8008594:	f1b9 0f00 	cmp.w	r9, #0
 8008598:	dc38      	bgt.n	800860c <_dtoa_r+0x93c>
 800859a:	9b06      	ldr	r3, [sp, #24]
 800859c:	2b02      	cmp	r3, #2
 800859e:	dd35      	ble.n	800860c <_dtoa_r+0x93c>
 80085a0:	f8cd 9008 	str.w	r9, [sp, #8]
 80085a4:	9b02      	ldr	r3, [sp, #8]
 80085a6:	b963      	cbnz	r3, 80085c2 <_dtoa_r+0x8f2>
 80085a8:	4639      	mov	r1, r7
 80085aa:	2205      	movs	r2, #5
 80085ac:	4620      	mov	r0, r4
 80085ae:	f000 fb91 	bl	8008cd4 <__multadd>
 80085b2:	4601      	mov	r1, r0
 80085b4:	4607      	mov	r7, r0
 80085b6:	9804      	ldr	r0, [sp, #16]
 80085b8:	f000 fd56 	bl	8009068 <__mcmp>
 80085bc:	2800      	cmp	r0, #0
 80085be:	f73f adcc 	bgt.w	800815a <_dtoa_r+0x48a>
 80085c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085c4:	465d      	mov	r5, fp
 80085c6:	ea6f 0a03 	mvn.w	sl, r3
 80085ca:	f04f 0900 	mov.w	r9, #0
 80085ce:	4639      	mov	r1, r7
 80085d0:	4620      	mov	r0, r4
 80085d2:	f000 fb68 	bl	8008ca6 <_Bfree>
 80085d6:	2e00      	cmp	r6, #0
 80085d8:	f43f aeb7 	beq.w	800834a <_dtoa_r+0x67a>
 80085dc:	f1b9 0f00 	cmp.w	r9, #0
 80085e0:	d005      	beq.n	80085ee <_dtoa_r+0x91e>
 80085e2:	45b1      	cmp	r9, r6
 80085e4:	d003      	beq.n	80085ee <_dtoa_r+0x91e>
 80085e6:	4649      	mov	r1, r9
 80085e8:	4620      	mov	r0, r4
 80085ea:	f000 fb5c 	bl	8008ca6 <_Bfree>
 80085ee:	4631      	mov	r1, r6
 80085f0:	4620      	mov	r0, r4
 80085f2:	f000 fb58 	bl	8008ca6 <_Bfree>
 80085f6:	e6a8      	b.n	800834a <_dtoa_r+0x67a>
 80085f8:	2700      	movs	r7, #0
 80085fa:	463e      	mov	r6, r7
 80085fc:	e7e1      	b.n	80085c2 <_dtoa_r+0x8f2>
 80085fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008602:	463e      	mov	r6, r7
 8008604:	e5a9      	b.n	800815a <_dtoa_r+0x48a>
 8008606:	bf00      	nop
 8008608:	40240000 	.word	0x40240000
 800860c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800860e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008612:	2b00      	cmp	r3, #0
 8008614:	f000 80fa 	beq.w	800880c <_dtoa_r+0xb3c>
 8008618:	2d00      	cmp	r5, #0
 800861a:	dd05      	ble.n	8008628 <_dtoa_r+0x958>
 800861c:	4631      	mov	r1, r6
 800861e:	462a      	mov	r2, r5
 8008620:	4620      	mov	r0, r4
 8008622:	f000 fccd 	bl	8008fc0 <__lshift>
 8008626:	4606      	mov	r6, r0
 8008628:	9b07      	ldr	r3, [sp, #28]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d04c      	beq.n	80086c8 <_dtoa_r+0x9f8>
 800862e:	6871      	ldr	r1, [r6, #4]
 8008630:	4620      	mov	r0, r4
 8008632:	f000 fb04 	bl	8008c3e <_Balloc>
 8008636:	6932      	ldr	r2, [r6, #16]
 8008638:	3202      	adds	r2, #2
 800863a:	4605      	mov	r5, r0
 800863c:	0092      	lsls	r2, r2, #2
 800863e:	f106 010c 	add.w	r1, r6, #12
 8008642:	300c      	adds	r0, #12
 8008644:	f000 faf0 	bl	8008c28 <memcpy>
 8008648:	2201      	movs	r2, #1
 800864a:	4629      	mov	r1, r5
 800864c:	4620      	mov	r0, r4
 800864e:	f000 fcb7 	bl	8008fc0 <__lshift>
 8008652:	9b00      	ldr	r3, [sp, #0]
 8008654:	f8cd b014 	str.w	fp, [sp, #20]
 8008658:	f003 0301 	and.w	r3, r3, #1
 800865c:	46b1      	mov	r9, r6
 800865e:	9307      	str	r3, [sp, #28]
 8008660:	4606      	mov	r6, r0
 8008662:	4639      	mov	r1, r7
 8008664:	9804      	ldr	r0, [sp, #16]
 8008666:	f7ff faa7 	bl	8007bb8 <quorem>
 800866a:	4649      	mov	r1, r9
 800866c:	4605      	mov	r5, r0
 800866e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008672:	9804      	ldr	r0, [sp, #16]
 8008674:	f000 fcf8 	bl	8009068 <__mcmp>
 8008678:	4632      	mov	r2, r6
 800867a:	9000      	str	r0, [sp, #0]
 800867c:	4639      	mov	r1, r7
 800867e:	4620      	mov	r0, r4
 8008680:	f000 fd0c 	bl	800909c <__mdiff>
 8008684:	68c3      	ldr	r3, [r0, #12]
 8008686:	4602      	mov	r2, r0
 8008688:	bb03      	cbnz	r3, 80086cc <_dtoa_r+0x9fc>
 800868a:	4601      	mov	r1, r0
 800868c:	9008      	str	r0, [sp, #32]
 800868e:	9804      	ldr	r0, [sp, #16]
 8008690:	f000 fcea 	bl	8009068 <__mcmp>
 8008694:	9a08      	ldr	r2, [sp, #32]
 8008696:	4603      	mov	r3, r0
 8008698:	4611      	mov	r1, r2
 800869a:	4620      	mov	r0, r4
 800869c:	9308      	str	r3, [sp, #32]
 800869e:	f000 fb02 	bl	8008ca6 <_Bfree>
 80086a2:	9b08      	ldr	r3, [sp, #32]
 80086a4:	b9a3      	cbnz	r3, 80086d0 <_dtoa_r+0xa00>
 80086a6:	9a06      	ldr	r2, [sp, #24]
 80086a8:	b992      	cbnz	r2, 80086d0 <_dtoa_r+0xa00>
 80086aa:	9a07      	ldr	r2, [sp, #28]
 80086ac:	b982      	cbnz	r2, 80086d0 <_dtoa_r+0xa00>
 80086ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80086b2:	d029      	beq.n	8008708 <_dtoa_r+0xa38>
 80086b4:	9b00      	ldr	r3, [sp, #0]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	dd01      	ble.n	80086be <_dtoa_r+0x9ee>
 80086ba:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80086be:	9b05      	ldr	r3, [sp, #20]
 80086c0:	1c5d      	adds	r5, r3, #1
 80086c2:	f883 8000 	strb.w	r8, [r3]
 80086c6:	e782      	b.n	80085ce <_dtoa_r+0x8fe>
 80086c8:	4630      	mov	r0, r6
 80086ca:	e7c2      	b.n	8008652 <_dtoa_r+0x982>
 80086cc:	2301      	movs	r3, #1
 80086ce:	e7e3      	b.n	8008698 <_dtoa_r+0x9c8>
 80086d0:	9a00      	ldr	r2, [sp, #0]
 80086d2:	2a00      	cmp	r2, #0
 80086d4:	db04      	blt.n	80086e0 <_dtoa_r+0xa10>
 80086d6:	d125      	bne.n	8008724 <_dtoa_r+0xa54>
 80086d8:	9a06      	ldr	r2, [sp, #24]
 80086da:	bb1a      	cbnz	r2, 8008724 <_dtoa_r+0xa54>
 80086dc:	9a07      	ldr	r2, [sp, #28]
 80086de:	bb0a      	cbnz	r2, 8008724 <_dtoa_r+0xa54>
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	ddec      	ble.n	80086be <_dtoa_r+0x9ee>
 80086e4:	2201      	movs	r2, #1
 80086e6:	9904      	ldr	r1, [sp, #16]
 80086e8:	4620      	mov	r0, r4
 80086ea:	f000 fc69 	bl	8008fc0 <__lshift>
 80086ee:	4639      	mov	r1, r7
 80086f0:	9004      	str	r0, [sp, #16]
 80086f2:	f000 fcb9 	bl	8009068 <__mcmp>
 80086f6:	2800      	cmp	r0, #0
 80086f8:	dc03      	bgt.n	8008702 <_dtoa_r+0xa32>
 80086fa:	d1e0      	bne.n	80086be <_dtoa_r+0x9ee>
 80086fc:	f018 0f01 	tst.w	r8, #1
 8008700:	d0dd      	beq.n	80086be <_dtoa_r+0x9ee>
 8008702:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008706:	d1d8      	bne.n	80086ba <_dtoa_r+0x9ea>
 8008708:	9b05      	ldr	r3, [sp, #20]
 800870a:	9a05      	ldr	r2, [sp, #20]
 800870c:	1c5d      	adds	r5, r3, #1
 800870e:	2339      	movs	r3, #57	; 0x39
 8008710:	7013      	strb	r3, [r2, #0]
 8008712:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008716:	2b39      	cmp	r3, #57	; 0x39
 8008718:	f105 32ff 	add.w	r2, r5, #4294967295
 800871c:	d04f      	beq.n	80087be <_dtoa_r+0xaee>
 800871e:	3301      	adds	r3, #1
 8008720:	7013      	strb	r3, [r2, #0]
 8008722:	e754      	b.n	80085ce <_dtoa_r+0x8fe>
 8008724:	9a05      	ldr	r2, [sp, #20]
 8008726:	2b00      	cmp	r3, #0
 8008728:	f102 0501 	add.w	r5, r2, #1
 800872c:	dd06      	ble.n	800873c <_dtoa_r+0xa6c>
 800872e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008732:	d0e9      	beq.n	8008708 <_dtoa_r+0xa38>
 8008734:	f108 0801 	add.w	r8, r8, #1
 8008738:	9b05      	ldr	r3, [sp, #20]
 800873a:	e7c2      	b.n	80086c2 <_dtoa_r+0x9f2>
 800873c:	9a02      	ldr	r2, [sp, #8]
 800873e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008742:	eba5 030b 	sub.w	r3, r5, fp
 8008746:	4293      	cmp	r3, r2
 8008748:	d021      	beq.n	800878e <_dtoa_r+0xabe>
 800874a:	2300      	movs	r3, #0
 800874c:	220a      	movs	r2, #10
 800874e:	9904      	ldr	r1, [sp, #16]
 8008750:	4620      	mov	r0, r4
 8008752:	f000 fabf 	bl	8008cd4 <__multadd>
 8008756:	45b1      	cmp	r9, r6
 8008758:	9004      	str	r0, [sp, #16]
 800875a:	f04f 0300 	mov.w	r3, #0
 800875e:	f04f 020a 	mov.w	r2, #10
 8008762:	4649      	mov	r1, r9
 8008764:	4620      	mov	r0, r4
 8008766:	d105      	bne.n	8008774 <_dtoa_r+0xaa4>
 8008768:	f000 fab4 	bl	8008cd4 <__multadd>
 800876c:	4681      	mov	r9, r0
 800876e:	4606      	mov	r6, r0
 8008770:	9505      	str	r5, [sp, #20]
 8008772:	e776      	b.n	8008662 <_dtoa_r+0x992>
 8008774:	f000 faae 	bl	8008cd4 <__multadd>
 8008778:	4631      	mov	r1, r6
 800877a:	4681      	mov	r9, r0
 800877c:	2300      	movs	r3, #0
 800877e:	220a      	movs	r2, #10
 8008780:	4620      	mov	r0, r4
 8008782:	f000 faa7 	bl	8008cd4 <__multadd>
 8008786:	4606      	mov	r6, r0
 8008788:	e7f2      	b.n	8008770 <_dtoa_r+0xaa0>
 800878a:	f04f 0900 	mov.w	r9, #0
 800878e:	2201      	movs	r2, #1
 8008790:	9904      	ldr	r1, [sp, #16]
 8008792:	4620      	mov	r0, r4
 8008794:	f000 fc14 	bl	8008fc0 <__lshift>
 8008798:	4639      	mov	r1, r7
 800879a:	9004      	str	r0, [sp, #16]
 800879c:	f000 fc64 	bl	8009068 <__mcmp>
 80087a0:	2800      	cmp	r0, #0
 80087a2:	dcb6      	bgt.n	8008712 <_dtoa_r+0xa42>
 80087a4:	d102      	bne.n	80087ac <_dtoa_r+0xadc>
 80087a6:	f018 0f01 	tst.w	r8, #1
 80087aa:	d1b2      	bne.n	8008712 <_dtoa_r+0xa42>
 80087ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80087b0:	2b30      	cmp	r3, #48	; 0x30
 80087b2:	f105 32ff 	add.w	r2, r5, #4294967295
 80087b6:	f47f af0a 	bne.w	80085ce <_dtoa_r+0x8fe>
 80087ba:	4615      	mov	r5, r2
 80087bc:	e7f6      	b.n	80087ac <_dtoa_r+0xadc>
 80087be:	4593      	cmp	fp, r2
 80087c0:	d105      	bne.n	80087ce <_dtoa_r+0xafe>
 80087c2:	2331      	movs	r3, #49	; 0x31
 80087c4:	f10a 0a01 	add.w	sl, sl, #1
 80087c8:	f88b 3000 	strb.w	r3, [fp]
 80087cc:	e6ff      	b.n	80085ce <_dtoa_r+0x8fe>
 80087ce:	4615      	mov	r5, r2
 80087d0:	e79f      	b.n	8008712 <_dtoa_r+0xa42>
 80087d2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008838 <_dtoa_r+0xb68>
 80087d6:	e007      	b.n	80087e8 <_dtoa_r+0xb18>
 80087d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087da:	f8df b060 	ldr.w	fp, [pc, #96]	; 800883c <_dtoa_r+0xb6c>
 80087de:	b11b      	cbz	r3, 80087e8 <_dtoa_r+0xb18>
 80087e0:	f10b 0308 	add.w	r3, fp, #8
 80087e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80087e6:	6013      	str	r3, [r2, #0]
 80087e8:	4658      	mov	r0, fp
 80087ea:	b017      	add	sp, #92	; 0x5c
 80087ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087f0:	9b06      	ldr	r3, [sp, #24]
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	f77f ae35 	ble.w	8008462 <_dtoa_r+0x792>
 80087f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80087fa:	9307      	str	r3, [sp, #28]
 80087fc:	e649      	b.n	8008492 <_dtoa_r+0x7c2>
 80087fe:	9b02      	ldr	r3, [sp, #8]
 8008800:	2b00      	cmp	r3, #0
 8008802:	dc03      	bgt.n	800880c <_dtoa_r+0xb3c>
 8008804:	9b06      	ldr	r3, [sp, #24]
 8008806:	2b02      	cmp	r3, #2
 8008808:	f73f aecc 	bgt.w	80085a4 <_dtoa_r+0x8d4>
 800880c:	465d      	mov	r5, fp
 800880e:	4639      	mov	r1, r7
 8008810:	9804      	ldr	r0, [sp, #16]
 8008812:	f7ff f9d1 	bl	8007bb8 <quorem>
 8008816:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800881a:	f805 8b01 	strb.w	r8, [r5], #1
 800881e:	9a02      	ldr	r2, [sp, #8]
 8008820:	eba5 030b 	sub.w	r3, r5, fp
 8008824:	429a      	cmp	r2, r3
 8008826:	ddb0      	ble.n	800878a <_dtoa_r+0xaba>
 8008828:	2300      	movs	r3, #0
 800882a:	220a      	movs	r2, #10
 800882c:	9904      	ldr	r1, [sp, #16]
 800882e:	4620      	mov	r0, r4
 8008830:	f000 fa50 	bl	8008cd4 <__multadd>
 8008834:	9004      	str	r0, [sp, #16]
 8008836:	e7ea      	b.n	800880e <_dtoa_r+0xb3e>
 8008838:	08009814 	.word	0x08009814
 800883c:	08009838 	.word	0x08009838

08008840 <__sflush_r>:
 8008840:	898a      	ldrh	r2, [r1, #12]
 8008842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008846:	4605      	mov	r5, r0
 8008848:	0710      	lsls	r0, r2, #28
 800884a:	460c      	mov	r4, r1
 800884c:	d458      	bmi.n	8008900 <__sflush_r+0xc0>
 800884e:	684b      	ldr	r3, [r1, #4]
 8008850:	2b00      	cmp	r3, #0
 8008852:	dc05      	bgt.n	8008860 <__sflush_r+0x20>
 8008854:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008856:	2b00      	cmp	r3, #0
 8008858:	dc02      	bgt.n	8008860 <__sflush_r+0x20>
 800885a:	2000      	movs	r0, #0
 800885c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008860:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008862:	2e00      	cmp	r6, #0
 8008864:	d0f9      	beq.n	800885a <__sflush_r+0x1a>
 8008866:	2300      	movs	r3, #0
 8008868:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800886c:	682f      	ldr	r7, [r5, #0]
 800886e:	6a21      	ldr	r1, [r4, #32]
 8008870:	602b      	str	r3, [r5, #0]
 8008872:	d032      	beq.n	80088da <__sflush_r+0x9a>
 8008874:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008876:	89a3      	ldrh	r3, [r4, #12]
 8008878:	075a      	lsls	r2, r3, #29
 800887a:	d505      	bpl.n	8008888 <__sflush_r+0x48>
 800887c:	6863      	ldr	r3, [r4, #4]
 800887e:	1ac0      	subs	r0, r0, r3
 8008880:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008882:	b10b      	cbz	r3, 8008888 <__sflush_r+0x48>
 8008884:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008886:	1ac0      	subs	r0, r0, r3
 8008888:	2300      	movs	r3, #0
 800888a:	4602      	mov	r2, r0
 800888c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800888e:	6a21      	ldr	r1, [r4, #32]
 8008890:	4628      	mov	r0, r5
 8008892:	47b0      	blx	r6
 8008894:	1c43      	adds	r3, r0, #1
 8008896:	89a3      	ldrh	r3, [r4, #12]
 8008898:	d106      	bne.n	80088a8 <__sflush_r+0x68>
 800889a:	6829      	ldr	r1, [r5, #0]
 800889c:	291d      	cmp	r1, #29
 800889e:	d848      	bhi.n	8008932 <__sflush_r+0xf2>
 80088a0:	4a29      	ldr	r2, [pc, #164]	; (8008948 <__sflush_r+0x108>)
 80088a2:	40ca      	lsrs	r2, r1
 80088a4:	07d6      	lsls	r6, r2, #31
 80088a6:	d544      	bpl.n	8008932 <__sflush_r+0xf2>
 80088a8:	2200      	movs	r2, #0
 80088aa:	6062      	str	r2, [r4, #4]
 80088ac:	04d9      	lsls	r1, r3, #19
 80088ae:	6922      	ldr	r2, [r4, #16]
 80088b0:	6022      	str	r2, [r4, #0]
 80088b2:	d504      	bpl.n	80088be <__sflush_r+0x7e>
 80088b4:	1c42      	adds	r2, r0, #1
 80088b6:	d101      	bne.n	80088bc <__sflush_r+0x7c>
 80088b8:	682b      	ldr	r3, [r5, #0]
 80088ba:	b903      	cbnz	r3, 80088be <__sflush_r+0x7e>
 80088bc:	6560      	str	r0, [r4, #84]	; 0x54
 80088be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088c0:	602f      	str	r7, [r5, #0]
 80088c2:	2900      	cmp	r1, #0
 80088c4:	d0c9      	beq.n	800885a <__sflush_r+0x1a>
 80088c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088ca:	4299      	cmp	r1, r3
 80088cc:	d002      	beq.n	80088d4 <__sflush_r+0x94>
 80088ce:	4628      	mov	r0, r5
 80088d0:	f000 fc9e 	bl	8009210 <_free_r>
 80088d4:	2000      	movs	r0, #0
 80088d6:	6360      	str	r0, [r4, #52]	; 0x34
 80088d8:	e7c0      	b.n	800885c <__sflush_r+0x1c>
 80088da:	2301      	movs	r3, #1
 80088dc:	4628      	mov	r0, r5
 80088de:	47b0      	blx	r6
 80088e0:	1c41      	adds	r1, r0, #1
 80088e2:	d1c8      	bne.n	8008876 <__sflush_r+0x36>
 80088e4:	682b      	ldr	r3, [r5, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d0c5      	beq.n	8008876 <__sflush_r+0x36>
 80088ea:	2b1d      	cmp	r3, #29
 80088ec:	d001      	beq.n	80088f2 <__sflush_r+0xb2>
 80088ee:	2b16      	cmp	r3, #22
 80088f0:	d101      	bne.n	80088f6 <__sflush_r+0xb6>
 80088f2:	602f      	str	r7, [r5, #0]
 80088f4:	e7b1      	b.n	800885a <__sflush_r+0x1a>
 80088f6:	89a3      	ldrh	r3, [r4, #12]
 80088f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088fc:	81a3      	strh	r3, [r4, #12]
 80088fe:	e7ad      	b.n	800885c <__sflush_r+0x1c>
 8008900:	690f      	ldr	r7, [r1, #16]
 8008902:	2f00      	cmp	r7, #0
 8008904:	d0a9      	beq.n	800885a <__sflush_r+0x1a>
 8008906:	0793      	lsls	r3, r2, #30
 8008908:	680e      	ldr	r6, [r1, #0]
 800890a:	bf08      	it	eq
 800890c:	694b      	ldreq	r3, [r1, #20]
 800890e:	600f      	str	r7, [r1, #0]
 8008910:	bf18      	it	ne
 8008912:	2300      	movne	r3, #0
 8008914:	eba6 0807 	sub.w	r8, r6, r7
 8008918:	608b      	str	r3, [r1, #8]
 800891a:	f1b8 0f00 	cmp.w	r8, #0
 800891e:	dd9c      	ble.n	800885a <__sflush_r+0x1a>
 8008920:	4643      	mov	r3, r8
 8008922:	463a      	mov	r2, r7
 8008924:	6a21      	ldr	r1, [r4, #32]
 8008926:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008928:	4628      	mov	r0, r5
 800892a:	47b0      	blx	r6
 800892c:	2800      	cmp	r0, #0
 800892e:	dc06      	bgt.n	800893e <__sflush_r+0xfe>
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008936:	81a3      	strh	r3, [r4, #12]
 8008938:	f04f 30ff 	mov.w	r0, #4294967295
 800893c:	e78e      	b.n	800885c <__sflush_r+0x1c>
 800893e:	4407      	add	r7, r0
 8008940:	eba8 0800 	sub.w	r8, r8, r0
 8008944:	e7e9      	b.n	800891a <__sflush_r+0xda>
 8008946:	bf00      	nop
 8008948:	20400001 	.word	0x20400001

0800894c <_fflush_r>:
 800894c:	b538      	push	{r3, r4, r5, lr}
 800894e:	690b      	ldr	r3, [r1, #16]
 8008950:	4605      	mov	r5, r0
 8008952:	460c      	mov	r4, r1
 8008954:	b1db      	cbz	r3, 800898e <_fflush_r+0x42>
 8008956:	b118      	cbz	r0, 8008960 <_fflush_r+0x14>
 8008958:	6983      	ldr	r3, [r0, #24]
 800895a:	b90b      	cbnz	r3, 8008960 <_fflush_r+0x14>
 800895c:	f000 f860 	bl	8008a20 <__sinit>
 8008960:	4b0c      	ldr	r3, [pc, #48]	; (8008994 <_fflush_r+0x48>)
 8008962:	429c      	cmp	r4, r3
 8008964:	d109      	bne.n	800897a <_fflush_r+0x2e>
 8008966:	686c      	ldr	r4, [r5, #4]
 8008968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800896c:	b17b      	cbz	r3, 800898e <_fflush_r+0x42>
 800896e:	4621      	mov	r1, r4
 8008970:	4628      	mov	r0, r5
 8008972:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008976:	f7ff bf63 	b.w	8008840 <__sflush_r>
 800897a:	4b07      	ldr	r3, [pc, #28]	; (8008998 <_fflush_r+0x4c>)
 800897c:	429c      	cmp	r4, r3
 800897e:	d101      	bne.n	8008984 <_fflush_r+0x38>
 8008980:	68ac      	ldr	r4, [r5, #8]
 8008982:	e7f1      	b.n	8008968 <_fflush_r+0x1c>
 8008984:	4b05      	ldr	r3, [pc, #20]	; (800899c <_fflush_r+0x50>)
 8008986:	429c      	cmp	r4, r3
 8008988:	bf08      	it	eq
 800898a:	68ec      	ldreq	r4, [r5, #12]
 800898c:	e7ec      	b.n	8008968 <_fflush_r+0x1c>
 800898e:	2000      	movs	r0, #0
 8008990:	bd38      	pop	{r3, r4, r5, pc}
 8008992:	bf00      	nop
 8008994:	08009868 	.word	0x08009868
 8008998:	08009888 	.word	0x08009888
 800899c:	08009848 	.word	0x08009848

080089a0 <std>:
 80089a0:	2300      	movs	r3, #0
 80089a2:	b510      	push	{r4, lr}
 80089a4:	4604      	mov	r4, r0
 80089a6:	e9c0 3300 	strd	r3, r3, [r0]
 80089aa:	6083      	str	r3, [r0, #8]
 80089ac:	8181      	strh	r1, [r0, #12]
 80089ae:	6643      	str	r3, [r0, #100]	; 0x64
 80089b0:	81c2      	strh	r2, [r0, #14]
 80089b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089b6:	6183      	str	r3, [r0, #24]
 80089b8:	4619      	mov	r1, r3
 80089ba:	2208      	movs	r2, #8
 80089bc:	305c      	adds	r0, #92	; 0x5c
 80089be:	f7fe faa5 	bl	8006f0c <memset>
 80089c2:	4b05      	ldr	r3, [pc, #20]	; (80089d8 <std+0x38>)
 80089c4:	6263      	str	r3, [r4, #36]	; 0x24
 80089c6:	4b05      	ldr	r3, [pc, #20]	; (80089dc <std+0x3c>)
 80089c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80089ca:	4b05      	ldr	r3, [pc, #20]	; (80089e0 <std+0x40>)
 80089cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80089ce:	4b05      	ldr	r3, [pc, #20]	; (80089e4 <std+0x44>)
 80089d0:	6224      	str	r4, [r4, #32]
 80089d2:	6323      	str	r3, [r4, #48]	; 0x30
 80089d4:	bd10      	pop	{r4, pc}
 80089d6:	bf00      	nop
 80089d8:	08009601 	.word	0x08009601
 80089dc:	08009623 	.word	0x08009623
 80089e0:	0800965b 	.word	0x0800965b
 80089e4:	0800967f 	.word	0x0800967f

080089e8 <_cleanup_r>:
 80089e8:	4901      	ldr	r1, [pc, #4]	; (80089f0 <_cleanup_r+0x8>)
 80089ea:	f000 b885 	b.w	8008af8 <_fwalk_reent>
 80089ee:	bf00      	nop
 80089f0:	0800894d 	.word	0x0800894d

080089f4 <__sfmoreglue>:
 80089f4:	b570      	push	{r4, r5, r6, lr}
 80089f6:	1e4a      	subs	r2, r1, #1
 80089f8:	2568      	movs	r5, #104	; 0x68
 80089fa:	4355      	muls	r5, r2
 80089fc:	460e      	mov	r6, r1
 80089fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008a02:	f000 fc53 	bl	80092ac <_malloc_r>
 8008a06:	4604      	mov	r4, r0
 8008a08:	b140      	cbz	r0, 8008a1c <__sfmoreglue+0x28>
 8008a0a:	2100      	movs	r1, #0
 8008a0c:	e9c0 1600 	strd	r1, r6, [r0]
 8008a10:	300c      	adds	r0, #12
 8008a12:	60a0      	str	r0, [r4, #8]
 8008a14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008a18:	f7fe fa78 	bl	8006f0c <memset>
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	bd70      	pop	{r4, r5, r6, pc}

08008a20 <__sinit>:
 8008a20:	6983      	ldr	r3, [r0, #24]
 8008a22:	b510      	push	{r4, lr}
 8008a24:	4604      	mov	r4, r0
 8008a26:	bb33      	cbnz	r3, 8008a76 <__sinit+0x56>
 8008a28:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008a2c:	6503      	str	r3, [r0, #80]	; 0x50
 8008a2e:	4b12      	ldr	r3, [pc, #72]	; (8008a78 <__sinit+0x58>)
 8008a30:	4a12      	ldr	r2, [pc, #72]	; (8008a7c <__sinit+0x5c>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	6282      	str	r2, [r0, #40]	; 0x28
 8008a36:	4298      	cmp	r0, r3
 8008a38:	bf04      	itt	eq
 8008a3a:	2301      	moveq	r3, #1
 8008a3c:	6183      	streq	r3, [r0, #24]
 8008a3e:	f000 f81f 	bl	8008a80 <__sfp>
 8008a42:	6060      	str	r0, [r4, #4]
 8008a44:	4620      	mov	r0, r4
 8008a46:	f000 f81b 	bl	8008a80 <__sfp>
 8008a4a:	60a0      	str	r0, [r4, #8]
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	f000 f817 	bl	8008a80 <__sfp>
 8008a52:	2200      	movs	r2, #0
 8008a54:	60e0      	str	r0, [r4, #12]
 8008a56:	2104      	movs	r1, #4
 8008a58:	6860      	ldr	r0, [r4, #4]
 8008a5a:	f7ff ffa1 	bl	80089a0 <std>
 8008a5e:	2201      	movs	r2, #1
 8008a60:	2109      	movs	r1, #9
 8008a62:	68a0      	ldr	r0, [r4, #8]
 8008a64:	f7ff ff9c 	bl	80089a0 <std>
 8008a68:	2202      	movs	r2, #2
 8008a6a:	2112      	movs	r1, #18
 8008a6c:	68e0      	ldr	r0, [r4, #12]
 8008a6e:	f7ff ff97 	bl	80089a0 <std>
 8008a72:	2301      	movs	r3, #1
 8008a74:	61a3      	str	r3, [r4, #24]
 8008a76:	bd10      	pop	{r4, pc}
 8008a78:	08009800 	.word	0x08009800
 8008a7c:	080089e9 	.word	0x080089e9

08008a80 <__sfp>:
 8008a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a82:	4b1b      	ldr	r3, [pc, #108]	; (8008af0 <__sfp+0x70>)
 8008a84:	681e      	ldr	r6, [r3, #0]
 8008a86:	69b3      	ldr	r3, [r6, #24]
 8008a88:	4607      	mov	r7, r0
 8008a8a:	b913      	cbnz	r3, 8008a92 <__sfp+0x12>
 8008a8c:	4630      	mov	r0, r6
 8008a8e:	f7ff ffc7 	bl	8008a20 <__sinit>
 8008a92:	3648      	adds	r6, #72	; 0x48
 8008a94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a98:	3b01      	subs	r3, #1
 8008a9a:	d503      	bpl.n	8008aa4 <__sfp+0x24>
 8008a9c:	6833      	ldr	r3, [r6, #0]
 8008a9e:	b133      	cbz	r3, 8008aae <__sfp+0x2e>
 8008aa0:	6836      	ldr	r6, [r6, #0]
 8008aa2:	e7f7      	b.n	8008a94 <__sfp+0x14>
 8008aa4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008aa8:	b16d      	cbz	r5, 8008ac6 <__sfp+0x46>
 8008aaa:	3468      	adds	r4, #104	; 0x68
 8008aac:	e7f4      	b.n	8008a98 <__sfp+0x18>
 8008aae:	2104      	movs	r1, #4
 8008ab0:	4638      	mov	r0, r7
 8008ab2:	f7ff ff9f 	bl	80089f4 <__sfmoreglue>
 8008ab6:	6030      	str	r0, [r6, #0]
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	d1f1      	bne.n	8008aa0 <__sfp+0x20>
 8008abc:	230c      	movs	r3, #12
 8008abe:	603b      	str	r3, [r7, #0]
 8008ac0:	4604      	mov	r4, r0
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ac6:	4b0b      	ldr	r3, [pc, #44]	; (8008af4 <__sfp+0x74>)
 8008ac8:	6665      	str	r5, [r4, #100]	; 0x64
 8008aca:	e9c4 5500 	strd	r5, r5, [r4]
 8008ace:	60a5      	str	r5, [r4, #8]
 8008ad0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008ad4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008ad8:	2208      	movs	r2, #8
 8008ada:	4629      	mov	r1, r5
 8008adc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008ae0:	f7fe fa14 	bl	8006f0c <memset>
 8008ae4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ae8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008aec:	e7e9      	b.n	8008ac2 <__sfp+0x42>
 8008aee:	bf00      	nop
 8008af0:	08009800 	.word	0x08009800
 8008af4:	ffff0001 	.word	0xffff0001

08008af8 <_fwalk_reent>:
 8008af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008afc:	4680      	mov	r8, r0
 8008afe:	4689      	mov	r9, r1
 8008b00:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008b04:	2600      	movs	r6, #0
 8008b06:	b914      	cbnz	r4, 8008b0e <_fwalk_reent+0x16>
 8008b08:	4630      	mov	r0, r6
 8008b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b0e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008b12:	3f01      	subs	r7, #1
 8008b14:	d501      	bpl.n	8008b1a <_fwalk_reent+0x22>
 8008b16:	6824      	ldr	r4, [r4, #0]
 8008b18:	e7f5      	b.n	8008b06 <_fwalk_reent+0xe>
 8008b1a:	89ab      	ldrh	r3, [r5, #12]
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d907      	bls.n	8008b30 <_fwalk_reent+0x38>
 8008b20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b24:	3301      	adds	r3, #1
 8008b26:	d003      	beq.n	8008b30 <_fwalk_reent+0x38>
 8008b28:	4629      	mov	r1, r5
 8008b2a:	4640      	mov	r0, r8
 8008b2c:	47c8      	blx	r9
 8008b2e:	4306      	orrs	r6, r0
 8008b30:	3568      	adds	r5, #104	; 0x68
 8008b32:	e7ee      	b.n	8008b12 <_fwalk_reent+0x1a>

08008b34 <_localeconv_r>:
 8008b34:	4b04      	ldr	r3, [pc, #16]	; (8008b48 <_localeconv_r+0x14>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	6a18      	ldr	r0, [r3, #32]
 8008b3a:	4b04      	ldr	r3, [pc, #16]	; (8008b4c <_localeconv_r+0x18>)
 8008b3c:	2800      	cmp	r0, #0
 8008b3e:	bf08      	it	eq
 8008b40:	4618      	moveq	r0, r3
 8008b42:	30f0      	adds	r0, #240	; 0xf0
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop
 8008b48:	20000014 	.word	0x20000014
 8008b4c:	20000078 	.word	0x20000078

08008b50 <__swhatbuf_r>:
 8008b50:	b570      	push	{r4, r5, r6, lr}
 8008b52:	460e      	mov	r6, r1
 8008b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b58:	2900      	cmp	r1, #0
 8008b5a:	b096      	sub	sp, #88	; 0x58
 8008b5c:	4614      	mov	r4, r2
 8008b5e:	461d      	mov	r5, r3
 8008b60:	da07      	bge.n	8008b72 <__swhatbuf_r+0x22>
 8008b62:	2300      	movs	r3, #0
 8008b64:	602b      	str	r3, [r5, #0]
 8008b66:	89b3      	ldrh	r3, [r6, #12]
 8008b68:	061a      	lsls	r2, r3, #24
 8008b6a:	d410      	bmi.n	8008b8e <__swhatbuf_r+0x3e>
 8008b6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b70:	e00e      	b.n	8008b90 <__swhatbuf_r+0x40>
 8008b72:	466a      	mov	r2, sp
 8008b74:	f000 fdaa 	bl	80096cc <_fstat_r>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	dbf2      	blt.n	8008b62 <__swhatbuf_r+0x12>
 8008b7c:	9a01      	ldr	r2, [sp, #4]
 8008b7e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b82:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b86:	425a      	negs	r2, r3
 8008b88:	415a      	adcs	r2, r3
 8008b8a:	602a      	str	r2, [r5, #0]
 8008b8c:	e7ee      	b.n	8008b6c <__swhatbuf_r+0x1c>
 8008b8e:	2340      	movs	r3, #64	; 0x40
 8008b90:	2000      	movs	r0, #0
 8008b92:	6023      	str	r3, [r4, #0]
 8008b94:	b016      	add	sp, #88	; 0x58
 8008b96:	bd70      	pop	{r4, r5, r6, pc}

08008b98 <__smakebuf_r>:
 8008b98:	898b      	ldrh	r3, [r1, #12]
 8008b9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b9c:	079d      	lsls	r5, r3, #30
 8008b9e:	4606      	mov	r6, r0
 8008ba0:	460c      	mov	r4, r1
 8008ba2:	d507      	bpl.n	8008bb4 <__smakebuf_r+0x1c>
 8008ba4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ba8:	6023      	str	r3, [r4, #0]
 8008baa:	6123      	str	r3, [r4, #16]
 8008bac:	2301      	movs	r3, #1
 8008bae:	6163      	str	r3, [r4, #20]
 8008bb0:	b002      	add	sp, #8
 8008bb2:	bd70      	pop	{r4, r5, r6, pc}
 8008bb4:	ab01      	add	r3, sp, #4
 8008bb6:	466a      	mov	r2, sp
 8008bb8:	f7ff ffca 	bl	8008b50 <__swhatbuf_r>
 8008bbc:	9900      	ldr	r1, [sp, #0]
 8008bbe:	4605      	mov	r5, r0
 8008bc0:	4630      	mov	r0, r6
 8008bc2:	f000 fb73 	bl	80092ac <_malloc_r>
 8008bc6:	b948      	cbnz	r0, 8008bdc <__smakebuf_r+0x44>
 8008bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bcc:	059a      	lsls	r2, r3, #22
 8008bce:	d4ef      	bmi.n	8008bb0 <__smakebuf_r+0x18>
 8008bd0:	f023 0303 	bic.w	r3, r3, #3
 8008bd4:	f043 0302 	orr.w	r3, r3, #2
 8008bd8:	81a3      	strh	r3, [r4, #12]
 8008bda:	e7e3      	b.n	8008ba4 <__smakebuf_r+0xc>
 8008bdc:	4b0d      	ldr	r3, [pc, #52]	; (8008c14 <__smakebuf_r+0x7c>)
 8008bde:	62b3      	str	r3, [r6, #40]	; 0x28
 8008be0:	89a3      	ldrh	r3, [r4, #12]
 8008be2:	6020      	str	r0, [r4, #0]
 8008be4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008be8:	81a3      	strh	r3, [r4, #12]
 8008bea:	9b00      	ldr	r3, [sp, #0]
 8008bec:	6163      	str	r3, [r4, #20]
 8008bee:	9b01      	ldr	r3, [sp, #4]
 8008bf0:	6120      	str	r0, [r4, #16]
 8008bf2:	b15b      	cbz	r3, 8008c0c <__smakebuf_r+0x74>
 8008bf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bf8:	4630      	mov	r0, r6
 8008bfa:	f000 fd79 	bl	80096f0 <_isatty_r>
 8008bfe:	b128      	cbz	r0, 8008c0c <__smakebuf_r+0x74>
 8008c00:	89a3      	ldrh	r3, [r4, #12]
 8008c02:	f023 0303 	bic.w	r3, r3, #3
 8008c06:	f043 0301 	orr.w	r3, r3, #1
 8008c0a:	81a3      	strh	r3, [r4, #12]
 8008c0c:	89a3      	ldrh	r3, [r4, #12]
 8008c0e:	431d      	orrs	r5, r3
 8008c10:	81a5      	strh	r5, [r4, #12]
 8008c12:	e7cd      	b.n	8008bb0 <__smakebuf_r+0x18>
 8008c14:	080089e9 	.word	0x080089e9

08008c18 <malloc>:
 8008c18:	4b02      	ldr	r3, [pc, #8]	; (8008c24 <malloc+0xc>)
 8008c1a:	4601      	mov	r1, r0
 8008c1c:	6818      	ldr	r0, [r3, #0]
 8008c1e:	f000 bb45 	b.w	80092ac <_malloc_r>
 8008c22:	bf00      	nop
 8008c24:	20000014 	.word	0x20000014

08008c28 <memcpy>:
 8008c28:	b510      	push	{r4, lr}
 8008c2a:	1e43      	subs	r3, r0, #1
 8008c2c:	440a      	add	r2, r1
 8008c2e:	4291      	cmp	r1, r2
 8008c30:	d100      	bne.n	8008c34 <memcpy+0xc>
 8008c32:	bd10      	pop	{r4, pc}
 8008c34:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c3c:	e7f7      	b.n	8008c2e <memcpy+0x6>

08008c3e <_Balloc>:
 8008c3e:	b570      	push	{r4, r5, r6, lr}
 8008c40:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008c42:	4604      	mov	r4, r0
 8008c44:	460e      	mov	r6, r1
 8008c46:	b93d      	cbnz	r5, 8008c58 <_Balloc+0x1a>
 8008c48:	2010      	movs	r0, #16
 8008c4a:	f7ff ffe5 	bl	8008c18 <malloc>
 8008c4e:	6260      	str	r0, [r4, #36]	; 0x24
 8008c50:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c54:	6005      	str	r5, [r0, #0]
 8008c56:	60c5      	str	r5, [r0, #12]
 8008c58:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008c5a:	68eb      	ldr	r3, [r5, #12]
 8008c5c:	b183      	cbz	r3, 8008c80 <_Balloc+0x42>
 8008c5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008c66:	b9b8      	cbnz	r0, 8008c98 <_Balloc+0x5a>
 8008c68:	2101      	movs	r1, #1
 8008c6a:	fa01 f506 	lsl.w	r5, r1, r6
 8008c6e:	1d6a      	adds	r2, r5, #5
 8008c70:	0092      	lsls	r2, r2, #2
 8008c72:	4620      	mov	r0, r4
 8008c74:	f000 fabe 	bl	80091f4 <_calloc_r>
 8008c78:	b160      	cbz	r0, 8008c94 <_Balloc+0x56>
 8008c7a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008c7e:	e00e      	b.n	8008c9e <_Balloc+0x60>
 8008c80:	2221      	movs	r2, #33	; 0x21
 8008c82:	2104      	movs	r1, #4
 8008c84:	4620      	mov	r0, r4
 8008c86:	f000 fab5 	bl	80091f4 <_calloc_r>
 8008c8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c8c:	60e8      	str	r0, [r5, #12]
 8008c8e:	68db      	ldr	r3, [r3, #12]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d1e4      	bne.n	8008c5e <_Balloc+0x20>
 8008c94:	2000      	movs	r0, #0
 8008c96:	bd70      	pop	{r4, r5, r6, pc}
 8008c98:	6802      	ldr	r2, [r0, #0]
 8008c9a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ca4:	e7f7      	b.n	8008c96 <_Balloc+0x58>

08008ca6 <_Bfree>:
 8008ca6:	b570      	push	{r4, r5, r6, lr}
 8008ca8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008caa:	4606      	mov	r6, r0
 8008cac:	460d      	mov	r5, r1
 8008cae:	b93c      	cbnz	r4, 8008cc0 <_Bfree+0x1a>
 8008cb0:	2010      	movs	r0, #16
 8008cb2:	f7ff ffb1 	bl	8008c18 <malloc>
 8008cb6:	6270      	str	r0, [r6, #36]	; 0x24
 8008cb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008cbc:	6004      	str	r4, [r0, #0]
 8008cbe:	60c4      	str	r4, [r0, #12]
 8008cc0:	b13d      	cbz	r5, 8008cd2 <_Bfree+0x2c>
 8008cc2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008cc4:	686a      	ldr	r2, [r5, #4]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ccc:	6029      	str	r1, [r5, #0]
 8008cce:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008cd2:	bd70      	pop	{r4, r5, r6, pc}

08008cd4 <__multadd>:
 8008cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cd8:	690d      	ldr	r5, [r1, #16]
 8008cda:	461f      	mov	r7, r3
 8008cdc:	4606      	mov	r6, r0
 8008cde:	460c      	mov	r4, r1
 8008ce0:	f101 0c14 	add.w	ip, r1, #20
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	f8dc 0000 	ldr.w	r0, [ip]
 8008cea:	b281      	uxth	r1, r0
 8008cec:	fb02 7101 	mla	r1, r2, r1, r7
 8008cf0:	0c0f      	lsrs	r7, r1, #16
 8008cf2:	0c00      	lsrs	r0, r0, #16
 8008cf4:	fb02 7000 	mla	r0, r2, r0, r7
 8008cf8:	b289      	uxth	r1, r1
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008d00:	429d      	cmp	r5, r3
 8008d02:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008d06:	f84c 1b04 	str.w	r1, [ip], #4
 8008d0a:	dcec      	bgt.n	8008ce6 <__multadd+0x12>
 8008d0c:	b1d7      	cbz	r7, 8008d44 <__multadd+0x70>
 8008d0e:	68a3      	ldr	r3, [r4, #8]
 8008d10:	42ab      	cmp	r3, r5
 8008d12:	dc12      	bgt.n	8008d3a <__multadd+0x66>
 8008d14:	6861      	ldr	r1, [r4, #4]
 8008d16:	4630      	mov	r0, r6
 8008d18:	3101      	adds	r1, #1
 8008d1a:	f7ff ff90 	bl	8008c3e <_Balloc>
 8008d1e:	6922      	ldr	r2, [r4, #16]
 8008d20:	3202      	adds	r2, #2
 8008d22:	f104 010c 	add.w	r1, r4, #12
 8008d26:	4680      	mov	r8, r0
 8008d28:	0092      	lsls	r2, r2, #2
 8008d2a:	300c      	adds	r0, #12
 8008d2c:	f7ff ff7c 	bl	8008c28 <memcpy>
 8008d30:	4621      	mov	r1, r4
 8008d32:	4630      	mov	r0, r6
 8008d34:	f7ff ffb7 	bl	8008ca6 <_Bfree>
 8008d38:	4644      	mov	r4, r8
 8008d3a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d3e:	3501      	adds	r5, #1
 8008d40:	615f      	str	r7, [r3, #20]
 8008d42:	6125      	str	r5, [r4, #16]
 8008d44:	4620      	mov	r0, r4
 8008d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008d4a <__hi0bits>:
 8008d4a:	0c02      	lsrs	r2, r0, #16
 8008d4c:	0412      	lsls	r2, r2, #16
 8008d4e:	4603      	mov	r3, r0
 8008d50:	b9b2      	cbnz	r2, 8008d80 <__hi0bits+0x36>
 8008d52:	0403      	lsls	r3, r0, #16
 8008d54:	2010      	movs	r0, #16
 8008d56:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008d5a:	bf04      	itt	eq
 8008d5c:	021b      	lsleq	r3, r3, #8
 8008d5e:	3008      	addeq	r0, #8
 8008d60:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008d64:	bf04      	itt	eq
 8008d66:	011b      	lsleq	r3, r3, #4
 8008d68:	3004      	addeq	r0, #4
 8008d6a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008d6e:	bf04      	itt	eq
 8008d70:	009b      	lsleq	r3, r3, #2
 8008d72:	3002      	addeq	r0, #2
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	db06      	blt.n	8008d86 <__hi0bits+0x3c>
 8008d78:	005b      	lsls	r3, r3, #1
 8008d7a:	d503      	bpl.n	8008d84 <__hi0bits+0x3a>
 8008d7c:	3001      	adds	r0, #1
 8008d7e:	4770      	bx	lr
 8008d80:	2000      	movs	r0, #0
 8008d82:	e7e8      	b.n	8008d56 <__hi0bits+0xc>
 8008d84:	2020      	movs	r0, #32
 8008d86:	4770      	bx	lr

08008d88 <__lo0bits>:
 8008d88:	6803      	ldr	r3, [r0, #0]
 8008d8a:	f013 0207 	ands.w	r2, r3, #7
 8008d8e:	4601      	mov	r1, r0
 8008d90:	d00b      	beq.n	8008daa <__lo0bits+0x22>
 8008d92:	07da      	lsls	r2, r3, #31
 8008d94:	d423      	bmi.n	8008dde <__lo0bits+0x56>
 8008d96:	0798      	lsls	r0, r3, #30
 8008d98:	bf49      	itett	mi
 8008d9a:	085b      	lsrmi	r3, r3, #1
 8008d9c:	089b      	lsrpl	r3, r3, #2
 8008d9e:	2001      	movmi	r0, #1
 8008da0:	600b      	strmi	r3, [r1, #0]
 8008da2:	bf5c      	itt	pl
 8008da4:	600b      	strpl	r3, [r1, #0]
 8008da6:	2002      	movpl	r0, #2
 8008da8:	4770      	bx	lr
 8008daa:	b298      	uxth	r0, r3
 8008dac:	b9a8      	cbnz	r0, 8008dda <__lo0bits+0x52>
 8008dae:	0c1b      	lsrs	r3, r3, #16
 8008db0:	2010      	movs	r0, #16
 8008db2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008db6:	bf04      	itt	eq
 8008db8:	0a1b      	lsreq	r3, r3, #8
 8008dba:	3008      	addeq	r0, #8
 8008dbc:	071a      	lsls	r2, r3, #28
 8008dbe:	bf04      	itt	eq
 8008dc0:	091b      	lsreq	r3, r3, #4
 8008dc2:	3004      	addeq	r0, #4
 8008dc4:	079a      	lsls	r2, r3, #30
 8008dc6:	bf04      	itt	eq
 8008dc8:	089b      	lsreq	r3, r3, #2
 8008dca:	3002      	addeq	r0, #2
 8008dcc:	07da      	lsls	r2, r3, #31
 8008dce:	d402      	bmi.n	8008dd6 <__lo0bits+0x4e>
 8008dd0:	085b      	lsrs	r3, r3, #1
 8008dd2:	d006      	beq.n	8008de2 <__lo0bits+0x5a>
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	600b      	str	r3, [r1, #0]
 8008dd8:	4770      	bx	lr
 8008dda:	4610      	mov	r0, r2
 8008ddc:	e7e9      	b.n	8008db2 <__lo0bits+0x2a>
 8008dde:	2000      	movs	r0, #0
 8008de0:	4770      	bx	lr
 8008de2:	2020      	movs	r0, #32
 8008de4:	4770      	bx	lr

08008de6 <__i2b>:
 8008de6:	b510      	push	{r4, lr}
 8008de8:	460c      	mov	r4, r1
 8008dea:	2101      	movs	r1, #1
 8008dec:	f7ff ff27 	bl	8008c3e <_Balloc>
 8008df0:	2201      	movs	r2, #1
 8008df2:	6144      	str	r4, [r0, #20]
 8008df4:	6102      	str	r2, [r0, #16]
 8008df6:	bd10      	pop	{r4, pc}

08008df8 <__multiply>:
 8008df8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dfc:	4614      	mov	r4, r2
 8008dfe:	690a      	ldr	r2, [r1, #16]
 8008e00:	6923      	ldr	r3, [r4, #16]
 8008e02:	429a      	cmp	r2, r3
 8008e04:	bfb8      	it	lt
 8008e06:	460b      	movlt	r3, r1
 8008e08:	4688      	mov	r8, r1
 8008e0a:	bfbc      	itt	lt
 8008e0c:	46a0      	movlt	r8, r4
 8008e0e:	461c      	movlt	r4, r3
 8008e10:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008e14:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008e18:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e1c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008e20:	eb07 0609 	add.w	r6, r7, r9
 8008e24:	42b3      	cmp	r3, r6
 8008e26:	bfb8      	it	lt
 8008e28:	3101      	addlt	r1, #1
 8008e2a:	f7ff ff08 	bl	8008c3e <_Balloc>
 8008e2e:	f100 0514 	add.w	r5, r0, #20
 8008e32:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008e36:	462b      	mov	r3, r5
 8008e38:	2200      	movs	r2, #0
 8008e3a:	4573      	cmp	r3, lr
 8008e3c:	d316      	bcc.n	8008e6c <__multiply+0x74>
 8008e3e:	f104 0214 	add.w	r2, r4, #20
 8008e42:	f108 0114 	add.w	r1, r8, #20
 8008e46:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008e4a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008e4e:	9300      	str	r3, [sp, #0]
 8008e50:	9b00      	ldr	r3, [sp, #0]
 8008e52:	9201      	str	r2, [sp, #4]
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d80c      	bhi.n	8008e72 <__multiply+0x7a>
 8008e58:	2e00      	cmp	r6, #0
 8008e5a:	dd03      	ble.n	8008e64 <__multiply+0x6c>
 8008e5c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d05d      	beq.n	8008f20 <__multiply+0x128>
 8008e64:	6106      	str	r6, [r0, #16]
 8008e66:	b003      	add	sp, #12
 8008e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e6c:	f843 2b04 	str.w	r2, [r3], #4
 8008e70:	e7e3      	b.n	8008e3a <__multiply+0x42>
 8008e72:	f8b2 b000 	ldrh.w	fp, [r2]
 8008e76:	f1bb 0f00 	cmp.w	fp, #0
 8008e7a:	d023      	beq.n	8008ec4 <__multiply+0xcc>
 8008e7c:	4689      	mov	r9, r1
 8008e7e:	46ac      	mov	ip, r5
 8008e80:	f04f 0800 	mov.w	r8, #0
 8008e84:	f859 4b04 	ldr.w	r4, [r9], #4
 8008e88:	f8dc a000 	ldr.w	sl, [ip]
 8008e8c:	b2a3      	uxth	r3, r4
 8008e8e:	fa1f fa8a 	uxth.w	sl, sl
 8008e92:	fb0b a303 	mla	r3, fp, r3, sl
 8008e96:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008e9a:	f8dc 4000 	ldr.w	r4, [ip]
 8008e9e:	4443      	add	r3, r8
 8008ea0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008ea4:	fb0b 840a 	mla	r4, fp, sl, r8
 8008ea8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008eac:	46e2      	mov	sl, ip
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008eb4:	454f      	cmp	r7, r9
 8008eb6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008eba:	f84a 3b04 	str.w	r3, [sl], #4
 8008ebe:	d82b      	bhi.n	8008f18 <__multiply+0x120>
 8008ec0:	f8cc 8004 	str.w	r8, [ip, #4]
 8008ec4:	9b01      	ldr	r3, [sp, #4]
 8008ec6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008eca:	3204      	adds	r2, #4
 8008ecc:	f1ba 0f00 	cmp.w	sl, #0
 8008ed0:	d020      	beq.n	8008f14 <__multiply+0x11c>
 8008ed2:	682b      	ldr	r3, [r5, #0]
 8008ed4:	4689      	mov	r9, r1
 8008ed6:	46a8      	mov	r8, r5
 8008ed8:	f04f 0b00 	mov.w	fp, #0
 8008edc:	f8b9 c000 	ldrh.w	ip, [r9]
 8008ee0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008ee4:	fb0a 440c 	mla	r4, sl, ip, r4
 8008ee8:	445c      	add	r4, fp
 8008eea:	46c4      	mov	ip, r8
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008ef2:	f84c 3b04 	str.w	r3, [ip], #4
 8008ef6:	f859 3b04 	ldr.w	r3, [r9], #4
 8008efa:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008efe:	0c1b      	lsrs	r3, r3, #16
 8008f00:	fb0a b303 	mla	r3, sl, r3, fp
 8008f04:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008f08:	454f      	cmp	r7, r9
 8008f0a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008f0e:	d805      	bhi.n	8008f1c <__multiply+0x124>
 8008f10:	f8c8 3004 	str.w	r3, [r8, #4]
 8008f14:	3504      	adds	r5, #4
 8008f16:	e79b      	b.n	8008e50 <__multiply+0x58>
 8008f18:	46d4      	mov	ip, sl
 8008f1a:	e7b3      	b.n	8008e84 <__multiply+0x8c>
 8008f1c:	46e0      	mov	r8, ip
 8008f1e:	e7dd      	b.n	8008edc <__multiply+0xe4>
 8008f20:	3e01      	subs	r6, #1
 8008f22:	e799      	b.n	8008e58 <__multiply+0x60>

08008f24 <__pow5mult>:
 8008f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f28:	4615      	mov	r5, r2
 8008f2a:	f012 0203 	ands.w	r2, r2, #3
 8008f2e:	4606      	mov	r6, r0
 8008f30:	460f      	mov	r7, r1
 8008f32:	d007      	beq.n	8008f44 <__pow5mult+0x20>
 8008f34:	3a01      	subs	r2, #1
 8008f36:	4c21      	ldr	r4, [pc, #132]	; (8008fbc <__pow5mult+0x98>)
 8008f38:	2300      	movs	r3, #0
 8008f3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f3e:	f7ff fec9 	bl	8008cd4 <__multadd>
 8008f42:	4607      	mov	r7, r0
 8008f44:	10ad      	asrs	r5, r5, #2
 8008f46:	d035      	beq.n	8008fb4 <__pow5mult+0x90>
 8008f48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f4a:	b93c      	cbnz	r4, 8008f5c <__pow5mult+0x38>
 8008f4c:	2010      	movs	r0, #16
 8008f4e:	f7ff fe63 	bl	8008c18 <malloc>
 8008f52:	6270      	str	r0, [r6, #36]	; 0x24
 8008f54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f58:	6004      	str	r4, [r0, #0]
 8008f5a:	60c4      	str	r4, [r0, #12]
 8008f5c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f64:	b94c      	cbnz	r4, 8008f7a <__pow5mult+0x56>
 8008f66:	f240 2171 	movw	r1, #625	; 0x271
 8008f6a:	4630      	mov	r0, r6
 8008f6c:	f7ff ff3b 	bl	8008de6 <__i2b>
 8008f70:	2300      	movs	r3, #0
 8008f72:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f76:	4604      	mov	r4, r0
 8008f78:	6003      	str	r3, [r0, #0]
 8008f7a:	f04f 0800 	mov.w	r8, #0
 8008f7e:	07eb      	lsls	r3, r5, #31
 8008f80:	d50a      	bpl.n	8008f98 <__pow5mult+0x74>
 8008f82:	4639      	mov	r1, r7
 8008f84:	4622      	mov	r2, r4
 8008f86:	4630      	mov	r0, r6
 8008f88:	f7ff ff36 	bl	8008df8 <__multiply>
 8008f8c:	4639      	mov	r1, r7
 8008f8e:	4681      	mov	r9, r0
 8008f90:	4630      	mov	r0, r6
 8008f92:	f7ff fe88 	bl	8008ca6 <_Bfree>
 8008f96:	464f      	mov	r7, r9
 8008f98:	106d      	asrs	r5, r5, #1
 8008f9a:	d00b      	beq.n	8008fb4 <__pow5mult+0x90>
 8008f9c:	6820      	ldr	r0, [r4, #0]
 8008f9e:	b938      	cbnz	r0, 8008fb0 <__pow5mult+0x8c>
 8008fa0:	4622      	mov	r2, r4
 8008fa2:	4621      	mov	r1, r4
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	f7ff ff27 	bl	8008df8 <__multiply>
 8008faa:	6020      	str	r0, [r4, #0]
 8008fac:	f8c0 8000 	str.w	r8, [r0]
 8008fb0:	4604      	mov	r4, r0
 8008fb2:	e7e4      	b.n	8008f7e <__pow5mult+0x5a>
 8008fb4:	4638      	mov	r0, r7
 8008fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fba:	bf00      	nop
 8008fbc:	08009998 	.word	0x08009998

08008fc0 <__lshift>:
 8008fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fc4:	460c      	mov	r4, r1
 8008fc6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fca:	6923      	ldr	r3, [r4, #16]
 8008fcc:	6849      	ldr	r1, [r1, #4]
 8008fce:	eb0a 0903 	add.w	r9, sl, r3
 8008fd2:	68a3      	ldr	r3, [r4, #8]
 8008fd4:	4607      	mov	r7, r0
 8008fd6:	4616      	mov	r6, r2
 8008fd8:	f109 0501 	add.w	r5, r9, #1
 8008fdc:	42ab      	cmp	r3, r5
 8008fde:	db32      	blt.n	8009046 <__lshift+0x86>
 8008fe0:	4638      	mov	r0, r7
 8008fe2:	f7ff fe2c 	bl	8008c3e <_Balloc>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	4680      	mov	r8, r0
 8008fea:	f100 0114 	add.w	r1, r0, #20
 8008fee:	461a      	mov	r2, r3
 8008ff0:	4553      	cmp	r3, sl
 8008ff2:	db2b      	blt.n	800904c <__lshift+0x8c>
 8008ff4:	6920      	ldr	r0, [r4, #16]
 8008ff6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ffa:	f104 0314 	add.w	r3, r4, #20
 8008ffe:	f016 021f 	ands.w	r2, r6, #31
 8009002:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009006:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800900a:	d025      	beq.n	8009058 <__lshift+0x98>
 800900c:	f1c2 0e20 	rsb	lr, r2, #32
 8009010:	2000      	movs	r0, #0
 8009012:	681e      	ldr	r6, [r3, #0]
 8009014:	468a      	mov	sl, r1
 8009016:	4096      	lsls	r6, r2
 8009018:	4330      	orrs	r0, r6
 800901a:	f84a 0b04 	str.w	r0, [sl], #4
 800901e:	f853 0b04 	ldr.w	r0, [r3], #4
 8009022:	459c      	cmp	ip, r3
 8009024:	fa20 f00e 	lsr.w	r0, r0, lr
 8009028:	d814      	bhi.n	8009054 <__lshift+0x94>
 800902a:	6048      	str	r0, [r1, #4]
 800902c:	b108      	cbz	r0, 8009032 <__lshift+0x72>
 800902e:	f109 0502 	add.w	r5, r9, #2
 8009032:	3d01      	subs	r5, #1
 8009034:	4638      	mov	r0, r7
 8009036:	f8c8 5010 	str.w	r5, [r8, #16]
 800903a:	4621      	mov	r1, r4
 800903c:	f7ff fe33 	bl	8008ca6 <_Bfree>
 8009040:	4640      	mov	r0, r8
 8009042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009046:	3101      	adds	r1, #1
 8009048:	005b      	lsls	r3, r3, #1
 800904a:	e7c7      	b.n	8008fdc <__lshift+0x1c>
 800904c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009050:	3301      	adds	r3, #1
 8009052:	e7cd      	b.n	8008ff0 <__lshift+0x30>
 8009054:	4651      	mov	r1, sl
 8009056:	e7dc      	b.n	8009012 <__lshift+0x52>
 8009058:	3904      	subs	r1, #4
 800905a:	f853 2b04 	ldr.w	r2, [r3], #4
 800905e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009062:	459c      	cmp	ip, r3
 8009064:	d8f9      	bhi.n	800905a <__lshift+0x9a>
 8009066:	e7e4      	b.n	8009032 <__lshift+0x72>

08009068 <__mcmp>:
 8009068:	6903      	ldr	r3, [r0, #16]
 800906a:	690a      	ldr	r2, [r1, #16]
 800906c:	1a9b      	subs	r3, r3, r2
 800906e:	b530      	push	{r4, r5, lr}
 8009070:	d10c      	bne.n	800908c <__mcmp+0x24>
 8009072:	0092      	lsls	r2, r2, #2
 8009074:	3014      	adds	r0, #20
 8009076:	3114      	adds	r1, #20
 8009078:	1884      	adds	r4, r0, r2
 800907a:	4411      	add	r1, r2
 800907c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009080:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009084:	4295      	cmp	r5, r2
 8009086:	d003      	beq.n	8009090 <__mcmp+0x28>
 8009088:	d305      	bcc.n	8009096 <__mcmp+0x2e>
 800908a:	2301      	movs	r3, #1
 800908c:	4618      	mov	r0, r3
 800908e:	bd30      	pop	{r4, r5, pc}
 8009090:	42a0      	cmp	r0, r4
 8009092:	d3f3      	bcc.n	800907c <__mcmp+0x14>
 8009094:	e7fa      	b.n	800908c <__mcmp+0x24>
 8009096:	f04f 33ff 	mov.w	r3, #4294967295
 800909a:	e7f7      	b.n	800908c <__mcmp+0x24>

0800909c <__mdiff>:
 800909c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090a0:	460d      	mov	r5, r1
 80090a2:	4607      	mov	r7, r0
 80090a4:	4611      	mov	r1, r2
 80090a6:	4628      	mov	r0, r5
 80090a8:	4614      	mov	r4, r2
 80090aa:	f7ff ffdd 	bl	8009068 <__mcmp>
 80090ae:	1e06      	subs	r6, r0, #0
 80090b0:	d108      	bne.n	80090c4 <__mdiff+0x28>
 80090b2:	4631      	mov	r1, r6
 80090b4:	4638      	mov	r0, r7
 80090b6:	f7ff fdc2 	bl	8008c3e <_Balloc>
 80090ba:	2301      	movs	r3, #1
 80090bc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80090c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090c4:	bfa4      	itt	ge
 80090c6:	4623      	movge	r3, r4
 80090c8:	462c      	movge	r4, r5
 80090ca:	4638      	mov	r0, r7
 80090cc:	6861      	ldr	r1, [r4, #4]
 80090ce:	bfa6      	itte	ge
 80090d0:	461d      	movge	r5, r3
 80090d2:	2600      	movge	r6, #0
 80090d4:	2601      	movlt	r6, #1
 80090d6:	f7ff fdb2 	bl	8008c3e <_Balloc>
 80090da:	692b      	ldr	r3, [r5, #16]
 80090dc:	60c6      	str	r6, [r0, #12]
 80090de:	6926      	ldr	r6, [r4, #16]
 80090e0:	f105 0914 	add.w	r9, r5, #20
 80090e4:	f104 0214 	add.w	r2, r4, #20
 80090e8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80090ec:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80090f0:	f100 0514 	add.w	r5, r0, #20
 80090f4:	f04f 0e00 	mov.w	lr, #0
 80090f8:	f852 ab04 	ldr.w	sl, [r2], #4
 80090fc:	f859 4b04 	ldr.w	r4, [r9], #4
 8009100:	fa1e f18a 	uxtah	r1, lr, sl
 8009104:	b2a3      	uxth	r3, r4
 8009106:	1ac9      	subs	r1, r1, r3
 8009108:	0c23      	lsrs	r3, r4, #16
 800910a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800910e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009112:	b289      	uxth	r1, r1
 8009114:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009118:	45c8      	cmp	r8, r9
 800911a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800911e:	4694      	mov	ip, r2
 8009120:	f845 3b04 	str.w	r3, [r5], #4
 8009124:	d8e8      	bhi.n	80090f8 <__mdiff+0x5c>
 8009126:	45bc      	cmp	ip, r7
 8009128:	d304      	bcc.n	8009134 <__mdiff+0x98>
 800912a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800912e:	b183      	cbz	r3, 8009152 <__mdiff+0xb6>
 8009130:	6106      	str	r6, [r0, #16]
 8009132:	e7c5      	b.n	80090c0 <__mdiff+0x24>
 8009134:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009138:	fa1e f381 	uxtah	r3, lr, r1
 800913c:	141a      	asrs	r2, r3, #16
 800913e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009142:	b29b      	uxth	r3, r3
 8009144:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009148:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800914c:	f845 3b04 	str.w	r3, [r5], #4
 8009150:	e7e9      	b.n	8009126 <__mdiff+0x8a>
 8009152:	3e01      	subs	r6, #1
 8009154:	e7e9      	b.n	800912a <__mdiff+0x8e>

08009156 <__d2b>:
 8009156:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800915a:	460e      	mov	r6, r1
 800915c:	2101      	movs	r1, #1
 800915e:	ec59 8b10 	vmov	r8, r9, d0
 8009162:	4615      	mov	r5, r2
 8009164:	f7ff fd6b 	bl	8008c3e <_Balloc>
 8009168:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800916c:	4607      	mov	r7, r0
 800916e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009172:	bb34      	cbnz	r4, 80091c2 <__d2b+0x6c>
 8009174:	9301      	str	r3, [sp, #4]
 8009176:	f1b8 0300 	subs.w	r3, r8, #0
 800917a:	d027      	beq.n	80091cc <__d2b+0x76>
 800917c:	a802      	add	r0, sp, #8
 800917e:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009182:	f7ff fe01 	bl	8008d88 <__lo0bits>
 8009186:	9900      	ldr	r1, [sp, #0]
 8009188:	b1f0      	cbz	r0, 80091c8 <__d2b+0x72>
 800918a:	9a01      	ldr	r2, [sp, #4]
 800918c:	f1c0 0320 	rsb	r3, r0, #32
 8009190:	fa02 f303 	lsl.w	r3, r2, r3
 8009194:	430b      	orrs	r3, r1
 8009196:	40c2      	lsrs	r2, r0
 8009198:	617b      	str	r3, [r7, #20]
 800919a:	9201      	str	r2, [sp, #4]
 800919c:	9b01      	ldr	r3, [sp, #4]
 800919e:	61bb      	str	r3, [r7, #24]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	bf14      	ite	ne
 80091a4:	2102      	movne	r1, #2
 80091a6:	2101      	moveq	r1, #1
 80091a8:	6139      	str	r1, [r7, #16]
 80091aa:	b1c4      	cbz	r4, 80091de <__d2b+0x88>
 80091ac:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80091b0:	4404      	add	r4, r0
 80091b2:	6034      	str	r4, [r6, #0]
 80091b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80091b8:	6028      	str	r0, [r5, #0]
 80091ba:	4638      	mov	r0, r7
 80091bc:	b003      	add	sp, #12
 80091be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091c6:	e7d5      	b.n	8009174 <__d2b+0x1e>
 80091c8:	6179      	str	r1, [r7, #20]
 80091ca:	e7e7      	b.n	800919c <__d2b+0x46>
 80091cc:	a801      	add	r0, sp, #4
 80091ce:	f7ff fddb 	bl	8008d88 <__lo0bits>
 80091d2:	9b01      	ldr	r3, [sp, #4]
 80091d4:	617b      	str	r3, [r7, #20]
 80091d6:	2101      	movs	r1, #1
 80091d8:	6139      	str	r1, [r7, #16]
 80091da:	3020      	adds	r0, #32
 80091dc:	e7e5      	b.n	80091aa <__d2b+0x54>
 80091de:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80091e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80091e6:	6030      	str	r0, [r6, #0]
 80091e8:	6918      	ldr	r0, [r3, #16]
 80091ea:	f7ff fdae 	bl	8008d4a <__hi0bits>
 80091ee:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80091f2:	e7e1      	b.n	80091b8 <__d2b+0x62>

080091f4 <_calloc_r>:
 80091f4:	b538      	push	{r3, r4, r5, lr}
 80091f6:	fb02 f401 	mul.w	r4, r2, r1
 80091fa:	4621      	mov	r1, r4
 80091fc:	f000 f856 	bl	80092ac <_malloc_r>
 8009200:	4605      	mov	r5, r0
 8009202:	b118      	cbz	r0, 800920c <_calloc_r+0x18>
 8009204:	4622      	mov	r2, r4
 8009206:	2100      	movs	r1, #0
 8009208:	f7fd fe80 	bl	8006f0c <memset>
 800920c:	4628      	mov	r0, r5
 800920e:	bd38      	pop	{r3, r4, r5, pc}

08009210 <_free_r>:
 8009210:	b538      	push	{r3, r4, r5, lr}
 8009212:	4605      	mov	r5, r0
 8009214:	2900      	cmp	r1, #0
 8009216:	d045      	beq.n	80092a4 <_free_r+0x94>
 8009218:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800921c:	1f0c      	subs	r4, r1, #4
 800921e:	2b00      	cmp	r3, #0
 8009220:	bfb8      	it	lt
 8009222:	18e4      	addlt	r4, r4, r3
 8009224:	f000 fa98 	bl	8009758 <__malloc_lock>
 8009228:	4a1f      	ldr	r2, [pc, #124]	; (80092a8 <_free_r+0x98>)
 800922a:	6813      	ldr	r3, [r2, #0]
 800922c:	4610      	mov	r0, r2
 800922e:	b933      	cbnz	r3, 800923e <_free_r+0x2e>
 8009230:	6063      	str	r3, [r4, #4]
 8009232:	6014      	str	r4, [r2, #0]
 8009234:	4628      	mov	r0, r5
 8009236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800923a:	f000 ba8e 	b.w	800975a <__malloc_unlock>
 800923e:	42a3      	cmp	r3, r4
 8009240:	d90c      	bls.n	800925c <_free_r+0x4c>
 8009242:	6821      	ldr	r1, [r4, #0]
 8009244:	1862      	adds	r2, r4, r1
 8009246:	4293      	cmp	r3, r2
 8009248:	bf04      	itt	eq
 800924a:	681a      	ldreq	r2, [r3, #0]
 800924c:	685b      	ldreq	r3, [r3, #4]
 800924e:	6063      	str	r3, [r4, #4]
 8009250:	bf04      	itt	eq
 8009252:	1852      	addeq	r2, r2, r1
 8009254:	6022      	streq	r2, [r4, #0]
 8009256:	6004      	str	r4, [r0, #0]
 8009258:	e7ec      	b.n	8009234 <_free_r+0x24>
 800925a:	4613      	mov	r3, r2
 800925c:	685a      	ldr	r2, [r3, #4]
 800925e:	b10a      	cbz	r2, 8009264 <_free_r+0x54>
 8009260:	42a2      	cmp	r2, r4
 8009262:	d9fa      	bls.n	800925a <_free_r+0x4a>
 8009264:	6819      	ldr	r1, [r3, #0]
 8009266:	1858      	adds	r0, r3, r1
 8009268:	42a0      	cmp	r0, r4
 800926a:	d10b      	bne.n	8009284 <_free_r+0x74>
 800926c:	6820      	ldr	r0, [r4, #0]
 800926e:	4401      	add	r1, r0
 8009270:	1858      	adds	r0, r3, r1
 8009272:	4282      	cmp	r2, r0
 8009274:	6019      	str	r1, [r3, #0]
 8009276:	d1dd      	bne.n	8009234 <_free_r+0x24>
 8009278:	6810      	ldr	r0, [r2, #0]
 800927a:	6852      	ldr	r2, [r2, #4]
 800927c:	605a      	str	r2, [r3, #4]
 800927e:	4401      	add	r1, r0
 8009280:	6019      	str	r1, [r3, #0]
 8009282:	e7d7      	b.n	8009234 <_free_r+0x24>
 8009284:	d902      	bls.n	800928c <_free_r+0x7c>
 8009286:	230c      	movs	r3, #12
 8009288:	602b      	str	r3, [r5, #0]
 800928a:	e7d3      	b.n	8009234 <_free_r+0x24>
 800928c:	6820      	ldr	r0, [r4, #0]
 800928e:	1821      	adds	r1, r4, r0
 8009290:	428a      	cmp	r2, r1
 8009292:	bf04      	itt	eq
 8009294:	6811      	ldreq	r1, [r2, #0]
 8009296:	6852      	ldreq	r2, [r2, #4]
 8009298:	6062      	str	r2, [r4, #4]
 800929a:	bf04      	itt	eq
 800929c:	1809      	addeq	r1, r1, r0
 800929e:	6021      	streq	r1, [r4, #0]
 80092a0:	605c      	str	r4, [r3, #4]
 80092a2:	e7c7      	b.n	8009234 <_free_r+0x24>
 80092a4:	bd38      	pop	{r3, r4, r5, pc}
 80092a6:	bf00      	nop
 80092a8:	2000021c 	.word	0x2000021c

080092ac <_malloc_r>:
 80092ac:	b570      	push	{r4, r5, r6, lr}
 80092ae:	1ccd      	adds	r5, r1, #3
 80092b0:	f025 0503 	bic.w	r5, r5, #3
 80092b4:	3508      	adds	r5, #8
 80092b6:	2d0c      	cmp	r5, #12
 80092b8:	bf38      	it	cc
 80092ba:	250c      	movcc	r5, #12
 80092bc:	2d00      	cmp	r5, #0
 80092be:	4606      	mov	r6, r0
 80092c0:	db01      	blt.n	80092c6 <_malloc_r+0x1a>
 80092c2:	42a9      	cmp	r1, r5
 80092c4:	d903      	bls.n	80092ce <_malloc_r+0x22>
 80092c6:	230c      	movs	r3, #12
 80092c8:	6033      	str	r3, [r6, #0]
 80092ca:	2000      	movs	r0, #0
 80092cc:	bd70      	pop	{r4, r5, r6, pc}
 80092ce:	f000 fa43 	bl	8009758 <__malloc_lock>
 80092d2:	4a21      	ldr	r2, [pc, #132]	; (8009358 <_malloc_r+0xac>)
 80092d4:	6814      	ldr	r4, [r2, #0]
 80092d6:	4621      	mov	r1, r4
 80092d8:	b991      	cbnz	r1, 8009300 <_malloc_r+0x54>
 80092da:	4c20      	ldr	r4, [pc, #128]	; (800935c <_malloc_r+0xb0>)
 80092dc:	6823      	ldr	r3, [r4, #0]
 80092de:	b91b      	cbnz	r3, 80092e8 <_malloc_r+0x3c>
 80092e0:	4630      	mov	r0, r6
 80092e2:	f000 f97d 	bl	80095e0 <_sbrk_r>
 80092e6:	6020      	str	r0, [r4, #0]
 80092e8:	4629      	mov	r1, r5
 80092ea:	4630      	mov	r0, r6
 80092ec:	f000 f978 	bl	80095e0 <_sbrk_r>
 80092f0:	1c43      	adds	r3, r0, #1
 80092f2:	d124      	bne.n	800933e <_malloc_r+0x92>
 80092f4:	230c      	movs	r3, #12
 80092f6:	6033      	str	r3, [r6, #0]
 80092f8:	4630      	mov	r0, r6
 80092fa:	f000 fa2e 	bl	800975a <__malloc_unlock>
 80092fe:	e7e4      	b.n	80092ca <_malloc_r+0x1e>
 8009300:	680b      	ldr	r3, [r1, #0]
 8009302:	1b5b      	subs	r3, r3, r5
 8009304:	d418      	bmi.n	8009338 <_malloc_r+0x8c>
 8009306:	2b0b      	cmp	r3, #11
 8009308:	d90f      	bls.n	800932a <_malloc_r+0x7e>
 800930a:	600b      	str	r3, [r1, #0]
 800930c:	50cd      	str	r5, [r1, r3]
 800930e:	18cc      	adds	r4, r1, r3
 8009310:	4630      	mov	r0, r6
 8009312:	f000 fa22 	bl	800975a <__malloc_unlock>
 8009316:	f104 000b 	add.w	r0, r4, #11
 800931a:	1d23      	adds	r3, r4, #4
 800931c:	f020 0007 	bic.w	r0, r0, #7
 8009320:	1ac3      	subs	r3, r0, r3
 8009322:	d0d3      	beq.n	80092cc <_malloc_r+0x20>
 8009324:	425a      	negs	r2, r3
 8009326:	50e2      	str	r2, [r4, r3]
 8009328:	e7d0      	b.n	80092cc <_malloc_r+0x20>
 800932a:	428c      	cmp	r4, r1
 800932c:	684b      	ldr	r3, [r1, #4]
 800932e:	bf16      	itet	ne
 8009330:	6063      	strne	r3, [r4, #4]
 8009332:	6013      	streq	r3, [r2, #0]
 8009334:	460c      	movne	r4, r1
 8009336:	e7eb      	b.n	8009310 <_malloc_r+0x64>
 8009338:	460c      	mov	r4, r1
 800933a:	6849      	ldr	r1, [r1, #4]
 800933c:	e7cc      	b.n	80092d8 <_malloc_r+0x2c>
 800933e:	1cc4      	adds	r4, r0, #3
 8009340:	f024 0403 	bic.w	r4, r4, #3
 8009344:	42a0      	cmp	r0, r4
 8009346:	d005      	beq.n	8009354 <_malloc_r+0xa8>
 8009348:	1a21      	subs	r1, r4, r0
 800934a:	4630      	mov	r0, r6
 800934c:	f000 f948 	bl	80095e0 <_sbrk_r>
 8009350:	3001      	adds	r0, #1
 8009352:	d0cf      	beq.n	80092f4 <_malloc_r+0x48>
 8009354:	6025      	str	r5, [r4, #0]
 8009356:	e7db      	b.n	8009310 <_malloc_r+0x64>
 8009358:	2000021c 	.word	0x2000021c
 800935c:	20000220 	.word	0x20000220

08009360 <__sfputc_r>:
 8009360:	6893      	ldr	r3, [r2, #8]
 8009362:	3b01      	subs	r3, #1
 8009364:	2b00      	cmp	r3, #0
 8009366:	b410      	push	{r4}
 8009368:	6093      	str	r3, [r2, #8]
 800936a:	da08      	bge.n	800937e <__sfputc_r+0x1e>
 800936c:	6994      	ldr	r4, [r2, #24]
 800936e:	42a3      	cmp	r3, r4
 8009370:	db01      	blt.n	8009376 <__sfputc_r+0x16>
 8009372:	290a      	cmp	r1, #10
 8009374:	d103      	bne.n	800937e <__sfputc_r+0x1e>
 8009376:	f85d 4b04 	ldr.w	r4, [sp], #4
 800937a:	f7fe bb5d 	b.w	8007a38 <__swbuf_r>
 800937e:	6813      	ldr	r3, [r2, #0]
 8009380:	1c58      	adds	r0, r3, #1
 8009382:	6010      	str	r0, [r2, #0]
 8009384:	7019      	strb	r1, [r3, #0]
 8009386:	4608      	mov	r0, r1
 8009388:	f85d 4b04 	ldr.w	r4, [sp], #4
 800938c:	4770      	bx	lr

0800938e <__sfputs_r>:
 800938e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009390:	4606      	mov	r6, r0
 8009392:	460f      	mov	r7, r1
 8009394:	4614      	mov	r4, r2
 8009396:	18d5      	adds	r5, r2, r3
 8009398:	42ac      	cmp	r4, r5
 800939a:	d101      	bne.n	80093a0 <__sfputs_r+0x12>
 800939c:	2000      	movs	r0, #0
 800939e:	e007      	b.n	80093b0 <__sfputs_r+0x22>
 80093a0:	463a      	mov	r2, r7
 80093a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093a6:	4630      	mov	r0, r6
 80093a8:	f7ff ffda 	bl	8009360 <__sfputc_r>
 80093ac:	1c43      	adds	r3, r0, #1
 80093ae:	d1f3      	bne.n	8009398 <__sfputs_r+0xa>
 80093b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093b4 <_vfiprintf_r>:
 80093b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b8:	460c      	mov	r4, r1
 80093ba:	b09d      	sub	sp, #116	; 0x74
 80093bc:	4617      	mov	r7, r2
 80093be:	461d      	mov	r5, r3
 80093c0:	4606      	mov	r6, r0
 80093c2:	b118      	cbz	r0, 80093cc <_vfiprintf_r+0x18>
 80093c4:	6983      	ldr	r3, [r0, #24]
 80093c6:	b90b      	cbnz	r3, 80093cc <_vfiprintf_r+0x18>
 80093c8:	f7ff fb2a 	bl	8008a20 <__sinit>
 80093cc:	4b7c      	ldr	r3, [pc, #496]	; (80095c0 <_vfiprintf_r+0x20c>)
 80093ce:	429c      	cmp	r4, r3
 80093d0:	d158      	bne.n	8009484 <_vfiprintf_r+0xd0>
 80093d2:	6874      	ldr	r4, [r6, #4]
 80093d4:	89a3      	ldrh	r3, [r4, #12]
 80093d6:	0718      	lsls	r0, r3, #28
 80093d8:	d55e      	bpl.n	8009498 <_vfiprintf_r+0xe4>
 80093da:	6923      	ldr	r3, [r4, #16]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d05b      	beq.n	8009498 <_vfiprintf_r+0xe4>
 80093e0:	2300      	movs	r3, #0
 80093e2:	9309      	str	r3, [sp, #36]	; 0x24
 80093e4:	2320      	movs	r3, #32
 80093e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093ea:	2330      	movs	r3, #48	; 0x30
 80093ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093f0:	9503      	str	r5, [sp, #12]
 80093f2:	f04f 0b01 	mov.w	fp, #1
 80093f6:	46b8      	mov	r8, r7
 80093f8:	4645      	mov	r5, r8
 80093fa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80093fe:	b10b      	cbz	r3, 8009404 <_vfiprintf_r+0x50>
 8009400:	2b25      	cmp	r3, #37	; 0x25
 8009402:	d154      	bne.n	80094ae <_vfiprintf_r+0xfa>
 8009404:	ebb8 0a07 	subs.w	sl, r8, r7
 8009408:	d00b      	beq.n	8009422 <_vfiprintf_r+0x6e>
 800940a:	4653      	mov	r3, sl
 800940c:	463a      	mov	r2, r7
 800940e:	4621      	mov	r1, r4
 8009410:	4630      	mov	r0, r6
 8009412:	f7ff ffbc 	bl	800938e <__sfputs_r>
 8009416:	3001      	adds	r0, #1
 8009418:	f000 80c2 	beq.w	80095a0 <_vfiprintf_r+0x1ec>
 800941c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800941e:	4453      	add	r3, sl
 8009420:	9309      	str	r3, [sp, #36]	; 0x24
 8009422:	f898 3000 	ldrb.w	r3, [r8]
 8009426:	2b00      	cmp	r3, #0
 8009428:	f000 80ba 	beq.w	80095a0 <_vfiprintf_r+0x1ec>
 800942c:	2300      	movs	r3, #0
 800942e:	f04f 32ff 	mov.w	r2, #4294967295
 8009432:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009436:	9304      	str	r3, [sp, #16]
 8009438:	9307      	str	r3, [sp, #28]
 800943a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800943e:	931a      	str	r3, [sp, #104]	; 0x68
 8009440:	46a8      	mov	r8, r5
 8009442:	2205      	movs	r2, #5
 8009444:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009448:	485e      	ldr	r0, [pc, #376]	; (80095c4 <_vfiprintf_r+0x210>)
 800944a:	f7f6 fec9 	bl	80001e0 <memchr>
 800944e:	9b04      	ldr	r3, [sp, #16]
 8009450:	bb78      	cbnz	r0, 80094b2 <_vfiprintf_r+0xfe>
 8009452:	06d9      	lsls	r1, r3, #27
 8009454:	bf44      	itt	mi
 8009456:	2220      	movmi	r2, #32
 8009458:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800945c:	071a      	lsls	r2, r3, #28
 800945e:	bf44      	itt	mi
 8009460:	222b      	movmi	r2, #43	; 0x2b
 8009462:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009466:	782a      	ldrb	r2, [r5, #0]
 8009468:	2a2a      	cmp	r2, #42	; 0x2a
 800946a:	d02a      	beq.n	80094c2 <_vfiprintf_r+0x10e>
 800946c:	9a07      	ldr	r2, [sp, #28]
 800946e:	46a8      	mov	r8, r5
 8009470:	2000      	movs	r0, #0
 8009472:	250a      	movs	r5, #10
 8009474:	4641      	mov	r1, r8
 8009476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800947a:	3b30      	subs	r3, #48	; 0x30
 800947c:	2b09      	cmp	r3, #9
 800947e:	d969      	bls.n	8009554 <_vfiprintf_r+0x1a0>
 8009480:	b360      	cbz	r0, 80094dc <_vfiprintf_r+0x128>
 8009482:	e024      	b.n	80094ce <_vfiprintf_r+0x11a>
 8009484:	4b50      	ldr	r3, [pc, #320]	; (80095c8 <_vfiprintf_r+0x214>)
 8009486:	429c      	cmp	r4, r3
 8009488:	d101      	bne.n	800948e <_vfiprintf_r+0xda>
 800948a:	68b4      	ldr	r4, [r6, #8]
 800948c:	e7a2      	b.n	80093d4 <_vfiprintf_r+0x20>
 800948e:	4b4f      	ldr	r3, [pc, #316]	; (80095cc <_vfiprintf_r+0x218>)
 8009490:	429c      	cmp	r4, r3
 8009492:	bf08      	it	eq
 8009494:	68f4      	ldreq	r4, [r6, #12]
 8009496:	e79d      	b.n	80093d4 <_vfiprintf_r+0x20>
 8009498:	4621      	mov	r1, r4
 800949a:	4630      	mov	r0, r6
 800949c:	f7fe fb1e 	bl	8007adc <__swsetup_r>
 80094a0:	2800      	cmp	r0, #0
 80094a2:	d09d      	beq.n	80093e0 <_vfiprintf_r+0x2c>
 80094a4:	f04f 30ff 	mov.w	r0, #4294967295
 80094a8:	b01d      	add	sp, #116	; 0x74
 80094aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ae:	46a8      	mov	r8, r5
 80094b0:	e7a2      	b.n	80093f8 <_vfiprintf_r+0x44>
 80094b2:	4a44      	ldr	r2, [pc, #272]	; (80095c4 <_vfiprintf_r+0x210>)
 80094b4:	1a80      	subs	r0, r0, r2
 80094b6:	fa0b f000 	lsl.w	r0, fp, r0
 80094ba:	4318      	orrs	r0, r3
 80094bc:	9004      	str	r0, [sp, #16]
 80094be:	4645      	mov	r5, r8
 80094c0:	e7be      	b.n	8009440 <_vfiprintf_r+0x8c>
 80094c2:	9a03      	ldr	r2, [sp, #12]
 80094c4:	1d11      	adds	r1, r2, #4
 80094c6:	6812      	ldr	r2, [r2, #0]
 80094c8:	9103      	str	r1, [sp, #12]
 80094ca:	2a00      	cmp	r2, #0
 80094cc:	db01      	blt.n	80094d2 <_vfiprintf_r+0x11e>
 80094ce:	9207      	str	r2, [sp, #28]
 80094d0:	e004      	b.n	80094dc <_vfiprintf_r+0x128>
 80094d2:	4252      	negs	r2, r2
 80094d4:	f043 0302 	orr.w	r3, r3, #2
 80094d8:	9207      	str	r2, [sp, #28]
 80094da:	9304      	str	r3, [sp, #16]
 80094dc:	f898 3000 	ldrb.w	r3, [r8]
 80094e0:	2b2e      	cmp	r3, #46	; 0x2e
 80094e2:	d10e      	bne.n	8009502 <_vfiprintf_r+0x14e>
 80094e4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80094e8:	2b2a      	cmp	r3, #42	; 0x2a
 80094ea:	d138      	bne.n	800955e <_vfiprintf_r+0x1aa>
 80094ec:	9b03      	ldr	r3, [sp, #12]
 80094ee:	1d1a      	adds	r2, r3, #4
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	9203      	str	r2, [sp, #12]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	bfb8      	it	lt
 80094f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80094fc:	f108 0802 	add.w	r8, r8, #2
 8009500:	9305      	str	r3, [sp, #20]
 8009502:	4d33      	ldr	r5, [pc, #204]	; (80095d0 <_vfiprintf_r+0x21c>)
 8009504:	f898 1000 	ldrb.w	r1, [r8]
 8009508:	2203      	movs	r2, #3
 800950a:	4628      	mov	r0, r5
 800950c:	f7f6 fe68 	bl	80001e0 <memchr>
 8009510:	b140      	cbz	r0, 8009524 <_vfiprintf_r+0x170>
 8009512:	2340      	movs	r3, #64	; 0x40
 8009514:	1b40      	subs	r0, r0, r5
 8009516:	fa03 f000 	lsl.w	r0, r3, r0
 800951a:	9b04      	ldr	r3, [sp, #16]
 800951c:	4303      	orrs	r3, r0
 800951e:	f108 0801 	add.w	r8, r8, #1
 8009522:	9304      	str	r3, [sp, #16]
 8009524:	f898 1000 	ldrb.w	r1, [r8]
 8009528:	482a      	ldr	r0, [pc, #168]	; (80095d4 <_vfiprintf_r+0x220>)
 800952a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800952e:	2206      	movs	r2, #6
 8009530:	f108 0701 	add.w	r7, r8, #1
 8009534:	f7f6 fe54 	bl	80001e0 <memchr>
 8009538:	2800      	cmp	r0, #0
 800953a:	d037      	beq.n	80095ac <_vfiprintf_r+0x1f8>
 800953c:	4b26      	ldr	r3, [pc, #152]	; (80095d8 <_vfiprintf_r+0x224>)
 800953e:	bb1b      	cbnz	r3, 8009588 <_vfiprintf_r+0x1d4>
 8009540:	9b03      	ldr	r3, [sp, #12]
 8009542:	3307      	adds	r3, #7
 8009544:	f023 0307 	bic.w	r3, r3, #7
 8009548:	3308      	adds	r3, #8
 800954a:	9303      	str	r3, [sp, #12]
 800954c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800954e:	444b      	add	r3, r9
 8009550:	9309      	str	r3, [sp, #36]	; 0x24
 8009552:	e750      	b.n	80093f6 <_vfiprintf_r+0x42>
 8009554:	fb05 3202 	mla	r2, r5, r2, r3
 8009558:	2001      	movs	r0, #1
 800955a:	4688      	mov	r8, r1
 800955c:	e78a      	b.n	8009474 <_vfiprintf_r+0xc0>
 800955e:	2300      	movs	r3, #0
 8009560:	f108 0801 	add.w	r8, r8, #1
 8009564:	9305      	str	r3, [sp, #20]
 8009566:	4619      	mov	r1, r3
 8009568:	250a      	movs	r5, #10
 800956a:	4640      	mov	r0, r8
 800956c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009570:	3a30      	subs	r2, #48	; 0x30
 8009572:	2a09      	cmp	r2, #9
 8009574:	d903      	bls.n	800957e <_vfiprintf_r+0x1ca>
 8009576:	2b00      	cmp	r3, #0
 8009578:	d0c3      	beq.n	8009502 <_vfiprintf_r+0x14e>
 800957a:	9105      	str	r1, [sp, #20]
 800957c:	e7c1      	b.n	8009502 <_vfiprintf_r+0x14e>
 800957e:	fb05 2101 	mla	r1, r5, r1, r2
 8009582:	2301      	movs	r3, #1
 8009584:	4680      	mov	r8, r0
 8009586:	e7f0      	b.n	800956a <_vfiprintf_r+0x1b6>
 8009588:	ab03      	add	r3, sp, #12
 800958a:	9300      	str	r3, [sp, #0]
 800958c:	4622      	mov	r2, r4
 800958e:	4b13      	ldr	r3, [pc, #76]	; (80095dc <_vfiprintf_r+0x228>)
 8009590:	a904      	add	r1, sp, #16
 8009592:	4630      	mov	r0, r6
 8009594:	f7fd fd56 	bl	8007044 <_printf_float>
 8009598:	f1b0 3fff 	cmp.w	r0, #4294967295
 800959c:	4681      	mov	r9, r0
 800959e:	d1d5      	bne.n	800954c <_vfiprintf_r+0x198>
 80095a0:	89a3      	ldrh	r3, [r4, #12]
 80095a2:	065b      	lsls	r3, r3, #25
 80095a4:	f53f af7e 	bmi.w	80094a4 <_vfiprintf_r+0xf0>
 80095a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095aa:	e77d      	b.n	80094a8 <_vfiprintf_r+0xf4>
 80095ac:	ab03      	add	r3, sp, #12
 80095ae:	9300      	str	r3, [sp, #0]
 80095b0:	4622      	mov	r2, r4
 80095b2:	4b0a      	ldr	r3, [pc, #40]	; (80095dc <_vfiprintf_r+0x228>)
 80095b4:	a904      	add	r1, sp, #16
 80095b6:	4630      	mov	r0, r6
 80095b8:	f7fd fffa 	bl	80075b0 <_printf_i>
 80095bc:	e7ec      	b.n	8009598 <_vfiprintf_r+0x1e4>
 80095be:	bf00      	nop
 80095c0:	08009868 	.word	0x08009868
 80095c4:	080099a4 	.word	0x080099a4
 80095c8:	08009888 	.word	0x08009888
 80095cc:	08009848 	.word	0x08009848
 80095d0:	080099aa 	.word	0x080099aa
 80095d4:	080099ae 	.word	0x080099ae
 80095d8:	08007045 	.word	0x08007045
 80095dc:	0800938f 	.word	0x0800938f

080095e0 <_sbrk_r>:
 80095e0:	b538      	push	{r3, r4, r5, lr}
 80095e2:	4c06      	ldr	r4, [pc, #24]	; (80095fc <_sbrk_r+0x1c>)
 80095e4:	2300      	movs	r3, #0
 80095e6:	4605      	mov	r5, r0
 80095e8:	4608      	mov	r0, r1
 80095ea:	6023      	str	r3, [r4, #0]
 80095ec:	f7f8 fcf2 	bl	8001fd4 <_sbrk>
 80095f0:	1c43      	adds	r3, r0, #1
 80095f2:	d102      	bne.n	80095fa <_sbrk_r+0x1a>
 80095f4:	6823      	ldr	r3, [r4, #0]
 80095f6:	b103      	cbz	r3, 80095fa <_sbrk_r+0x1a>
 80095f8:	602b      	str	r3, [r5, #0]
 80095fa:	bd38      	pop	{r3, r4, r5, pc}
 80095fc:	20000a18 	.word	0x20000a18

08009600 <__sread>:
 8009600:	b510      	push	{r4, lr}
 8009602:	460c      	mov	r4, r1
 8009604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009608:	f000 f8a8 	bl	800975c <_read_r>
 800960c:	2800      	cmp	r0, #0
 800960e:	bfab      	itete	ge
 8009610:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009612:	89a3      	ldrhlt	r3, [r4, #12]
 8009614:	181b      	addge	r3, r3, r0
 8009616:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800961a:	bfac      	ite	ge
 800961c:	6563      	strge	r3, [r4, #84]	; 0x54
 800961e:	81a3      	strhlt	r3, [r4, #12]
 8009620:	bd10      	pop	{r4, pc}

08009622 <__swrite>:
 8009622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009626:	461f      	mov	r7, r3
 8009628:	898b      	ldrh	r3, [r1, #12]
 800962a:	05db      	lsls	r3, r3, #23
 800962c:	4605      	mov	r5, r0
 800962e:	460c      	mov	r4, r1
 8009630:	4616      	mov	r6, r2
 8009632:	d505      	bpl.n	8009640 <__swrite+0x1e>
 8009634:	2302      	movs	r3, #2
 8009636:	2200      	movs	r2, #0
 8009638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800963c:	f000 f868 	bl	8009710 <_lseek_r>
 8009640:	89a3      	ldrh	r3, [r4, #12]
 8009642:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009646:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800964a:	81a3      	strh	r3, [r4, #12]
 800964c:	4632      	mov	r2, r6
 800964e:	463b      	mov	r3, r7
 8009650:	4628      	mov	r0, r5
 8009652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009656:	f000 b817 	b.w	8009688 <_write_r>

0800965a <__sseek>:
 800965a:	b510      	push	{r4, lr}
 800965c:	460c      	mov	r4, r1
 800965e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009662:	f000 f855 	bl	8009710 <_lseek_r>
 8009666:	1c43      	adds	r3, r0, #1
 8009668:	89a3      	ldrh	r3, [r4, #12]
 800966a:	bf15      	itete	ne
 800966c:	6560      	strne	r0, [r4, #84]	; 0x54
 800966e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009672:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009676:	81a3      	strheq	r3, [r4, #12]
 8009678:	bf18      	it	ne
 800967a:	81a3      	strhne	r3, [r4, #12]
 800967c:	bd10      	pop	{r4, pc}

0800967e <__sclose>:
 800967e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009682:	f000 b813 	b.w	80096ac <_close_r>
	...

08009688 <_write_r>:
 8009688:	b538      	push	{r3, r4, r5, lr}
 800968a:	4c07      	ldr	r4, [pc, #28]	; (80096a8 <_write_r+0x20>)
 800968c:	4605      	mov	r5, r0
 800968e:	4608      	mov	r0, r1
 8009690:	4611      	mov	r1, r2
 8009692:	2200      	movs	r2, #0
 8009694:	6022      	str	r2, [r4, #0]
 8009696:	461a      	mov	r2, r3
 8009698:	f7f8 fc4b 	bl	8001f32 <_write>
 800969c:	1c43      	adds	r3, r0, #1
 800969e:	d102      	bne.n	80096a6 <_write_r+0x1e>
 80096a0:	6823      	ldr	r3, [r4, #0]
 80096a2:	b103      	cbz	r3, 80096a6 <_write_r+0x1e>
 80096a4:	602b      	str	r3, [r5, #0]
 80096a6:	bd38      	pop	{r3, r4, r5, pc}
 80096a8:	20000a18 	.word	0x20000a18

080096ac <_close_r>:
 80096ac:	b538      	push	{r3, r4, r5, lr}
 80096ae:	4c06      	ldr	r4, [pc, #24]	; (80096c8 <_close_r+0x1c>)
 80096b0:	2300      	movs	r3, #0
 80096b2:	4605      	mov	r5, r0
 80096b4:	4608      	mov	r0, r1
 80096b6:	6023      	str	r3, [r4, #0]
 80096b8:	f7f8 fc57 	bl	8001f6a <_close>
 80096bc:	1c43      	adds	r3, r0, #1
 80096be:	d102      	bne.n	80096c6 <_close_r+0x1a>
 80096c0:	6823      	ldr	r3, [r4, #0]
 80096c2:	b103      	cbz	r3, 80096c6 <_close_r+0x1a>
 80096c4:	602b      	str	r3, [r5, #0]
 80096c6:	bd38      	pop	{r3, r4, r5, pc}
 80096c8:	20000a18 	.word	0x20000a18

080096cc <_fstat_r>:
 80096cc:	b538      	push	{r3, r4, r5, lr}
 80096ce:	4c07      	ldr	r4, [pc, #28]	; (80096ec <_fstat_r+0x20>)
 80096d0:	2300      	movs	r3, #0
 80096d2:	4605      	mov	r5, r0
 80096d4:	4608      	mov	r0, r1
 80096d6:	4611      	mov	r1, r2
 80096d8:	6023      	str	r3, [r4, #0]
 80096da:	f7f8 fc52 	bl	8001f82 <_fstat>
 80096de:	1c43      	adds	r3, r0, #1
 80096e0:	d102      	bne.n	80096e8 <_fstat_r+0x1c>
 80096e2:	6823      	ldr	r3, [r4, #0]
 80096e4:	b103      	cbz	r3, 80096e8 <_fstat_r+0x1c>
 80096e6:	602b      	str	r3, [r5, #0]
 80096e8:	bd38      	pop	{r3, r4, r5, pc}
 80096ea:	bf00      	nop
 80096ec:	20000a18 	.word	0x20000a18

080096f0 <_isatty_r>:
 80096f0:	b538      	push	{r3, r4, r5, lr}
 80096f2:	4c06      	ldr	r4, [pc, #24]	; (800970c <_isatty_r+0x1c>)
 80096f4:	2300      	movs	r3, #0
 80096f6:	4605      	mov	r5, r0
 80096f8:	4608      	mov	r0, r1
 80096fa:	6023      	str	r3, [r4, #0]
 80096fc:	f7f8 fc51 	bl	8001fa2 <_isatty>
 8009700:	1c43      	adds	r3, r0, #1
 8009702:	d102      	bne.n	800970a <_isatty_r+0x1a>
 8009704:	6823      	ldr	r3, [r4, #0]
 8009706:	b103      	cbz	r3, 800970a <_isatty_r+0x1a>
 8009708:	602b      	str	r3, [r5, #0]
 800970a:	bd38      	pop	{r3, r4, r5, pc}
 800970c:	20000a18 	.word	0x20000a18

08009710 <_lseek_r>:
 8009710:	b538      	push	{r3, r4, r5, lr}
 8009712:	4c07      	ldr	r4, [pc, #28]	; (8009730 <_lseek_r+0x20>)
 8009714:	4605      	mov	r5, r0
 8009716:	4608      	mov	r0, r1
 8009718:	4611      	mov	r1, r2
 800971a:	2200      	movs	r2, #0
 800971c:	6022      	str	r2, [r4, #0]
 800971e:	461a      	mov	r2, r3
 8009720:	f7f8 fc4a 	bl	8001fb8 <_lseek>
 8009724:	1c43      	adds	r3, r0, #1
 8009726:	d102      	bne.n	800972e <_lseek_r+0x1e>
 8009728:	6823      	ldr	r3, [r4, #0]
 800972a:	b103      	cbz	r3, 800972e <_lseek_r+0x1e>
 800972c:	602b      	str	r3, [r5, #0]
 800972e:	bd38      	pop	{r3, r4, r5, pc}
 8009730:	20000a18 	.word	0x20000a18

08009734 <__ascii_mbtowc>:
 8009734:	b082      	sub	sp, #8
 8009736:	b901      	cbnz	r1, 800973a <__ascii_mbtowc+0x6>
 8009738:	a901      	add	r1, sp, #4
 800973a:	b142      	cbz	r2, 800974e <__ascii_mbtowc+0x1a>
 800973c:	b14b      	cbz	r3, 8009752 <__ascii_mbtowc+0x1e>
 800973e:	7813      	ldrb	r3, [r2, #0]
 8009740:	600b      	str	r3, [r1, #0]
 8009742:	7812      	ldrb	r2, [r2, #0]
 8009744:	1c10      	adds	r0, r2, #0
 8009746:	bf18      	it	ne
 8009748:	2001      	movne	r0, #1
 800974a:	b002      	add	sp, #8
 800974c:	4770      	bx	lr
 800974e:	4610      	mov	r0, r2
 8009750:	e7fb      	b.n	800974a <__ascii_mbtowc+0x16>
 8009752:	f06f 0001 	mvn.w	r0, #1
 8009756:	e7f8      	b.n	800974a <__ascii_mbtowc+0x16>

08009758 <__malloc_lock>:
 8009758:	4770      	bx	lr

0800975a <__malloc_unlock>:
 800975a:	4770      	bx	lr

0800975c <_read_r>:
 800975c:	b538      	push	{r3, r4, r5, lr}
 800975e:	4c07      	ldr	r4, [pc, #28]	; (800977c <_read_r+0x20>)
 8009760:	4605      	mov	r5, r0
 8009762:	4608      	mov	r0, r1
 8009764:	4611      	mov	r1, r2
 8009766:	2200      	movs	r2, #0
 8009768:	6022      	str	r2, [r4, #0]
 800976a:	461a      	mov	r2, r3
 800976c:	f7f8 fbc4 	bl	8001ef8 <_read>
 8009770:	1c43      	adds	r3, r0, #1
 8009772:	d102      	bne.n	800977a <_read_r+0x1e>
 8009774:	6823      	ldr	r3, [r4, #0]
 8009776:	b103      	cbz	r3, 800977a <_read_r+0x1e>
 8009778:	602b      	str	r3, [r5, #0]
 800977a:	bd38      	pop	{r3, r4, r5, pc}
 800977c:	20000a18 	.word	0x20000a18

08009780 <__ascii_wctomb>:
 8009780:	b149      	cbz	r1, 8009796 <__ascii_wctomb+0x16>
 8009782:	2aff      	cmp	r2, #255	; 0xff
 8009784:	bf85      	ittet	hi
 8009786:	238a      	movhi	r3, #138	; 0x8a
 8009788:	6003      	strhi	r3, [r0, #0]
 800978a:	700a      	strbls	r2, [r1, #0]
 800978c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009790:	bf98      	it	ls
 8009792:	2001      	movls	r0, #1
 8009794:	4770      	bx	lr
 8009796:	4608      	mov	r0, r1
 8009798:	4770      	bx	lr
	...

0800979c <_init>:
 800979c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800979e:	bf00      	nop
 80097a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097a2:	bc08      	pop	{r3}
 80097a4:	469e      	mov	lr, r3
 80097a6:	4770      	bx	lr

080097a8 <_fini>:
 80097a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097aa:	bf00      	nop
 80097ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ae:	bc08      	pop	{r3}
 80097b0:	469e      	mov	lr, r3
 80097b2:	4770      	bx	lr
