/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [9:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_64z;
  wire [7:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  reg [6:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_82z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _02_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_61z, celloutsig_0_25z, celloutsig_0_76z };
  assign _01_[2:0] = _02_;
  assign celloutsig_0_30z = celloutsig_0_21z ? celloutsig_0_7z : celloutsig_0_26z;
  assign celloutsig_0_32z = celloutsig_0_19z ? celloutsig_0_7z : celloutsig_0_29z;
  assign celloutsig_0_37z = celloutsig_0_23z ? celloutsig_0_25z : celloutsig_0_7z;
  assign celloutsig_0_47z = celloutsig_0_32z ? celloutsig_0_20z : celloutsig_0_11z;
  assign celloutsig_0_50z = celloutsig_0_23z ? celloutsig_0_28z : celloutsig_0_4z;
  assign celloutsig_0_53z = celloutsig_0_49z ? celloutsig_0_14z : celloutsig_0_48z;
  assign celloutsig_0_54z = celloutsig_0_37z ? celloutsig_0_7z : celloutsig_0_26z;
  assign celloutsig_0_7z = celloutsig_0_0z ? in_data[3] : celloutsig_0_2z;
  assign celloutsig_1_1z = in_data[166] ? in_data[141] : celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_1z ? in_data[153] : celloutsig_1_2z[2];
  assign celloutsig_1_8z = celloutsig_1_7z[4] ? celloutsig_1_5z : celloutsig_1_3z;
  assign celloutsig_1_10z = celloutsig_1_5z ? celloutsig_1_8z : celloutsig_1_2z[4];
  assign celloutsig_1_11z = celloutsig_1_2z[3] ? celloutsig_1_1z : celloutsig_1_5z;
  assign celloutsig_1_12z = celloutsig_1_9z ? celloutsig_1_3z : celloutsig_1_11z;
  assign celloutsig_1_14z = celloutsig_1_10z ? celloutsig_1_13z : celloutsig_1_9z;
  assign celloutsig_1_16z = celloutsig_1_8z ? celloutsig_1_12z : celloutsig_1_14z;
  assign celloutsig_0_16z = celloutsig_0_3z ? celloutsig_0_14z : 1'h0;
  assign celloutsig_0_23z = celloutsig_0_7z ? celloutsig_0_16z : celloutsig_0_14z;
  assign celloutsig_0_25z = celloutsig_0_4z ? celloutsig_0_10z : celloutsig_0_11z;
  assign celloutsig_0_0z = in_data[83] ^ in_data[61];
  assign celloutsig_0_5z = celloutsig_0_0z ^ celloutsig_0_2z;
  assign celloutsig_0_58z = celloutsig_0_19z ^ celloutsig_0_4z;
  assign celloutsig_0_61z = celloutsig_0_50z ^ celloutsig_0_35z;
  assign celloutsig_0_71z = celloutsig_0_39z ^ celloutsig_0_67z;
  assign celloutsig_0_76z = celloutsig_0_2z ^ celloutsig_0_66z;
  assign celloutsig_0_82z = celloutsig_0_70z[2] ^ celloutsig_0_39z;
  assign celloutsig_1_0z = in_data[152] ^ in_data[183];
  assign celloutsig_1_3z = in_data[175] ^ celloutsig_1_0z;
  assign celloutsig_0_10z = celloutsig_0_6z[2] ^ celloutsig_0_0z;
  assign celloutsig_1_13z = in_data[130] ^ celloutsig_1_3z;
  assign celloutsig_1_15z = celloutsig_1_1z ^ in_data[151];
  assign celloutsig_0_11z = celloutsig_0_6z[3] ^ celloutsig_0_8z;
  assign celloutsig_0_20z = celloutsig_0_16z ^ celloutsig_0_17z[10];
  assign celloutsig_0_22z = celloutsig_0_0z ^ celloutsig_0_19z;
  assign celloutsig_0_24z = celloutsig_0_5z ^ celloutsig_0_15z;
  assign celloutsig_0_26z = celloutsig_0_7z ^ celloutsig_0_22z;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 25'h0000000;
    else _00_ <= { celloutsig_0_17z[11:2], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_3z };
  reg [3:0] _40_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _40_ <= 4'h0;
    else _40_ <= { _01_[0], celloutsig_0_54z, celloutsig_0_87z, celloutsig_0_15z };
  assign out_data[3:0] = _40_;
  assign celloutsig_0_39z = { _00_[16:3], celloutsig_0_35z, celloutsig_0_32z } && { celloutsig_0_27z[7:3], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_18z } && { celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_45z = { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_18z } && { celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_0_55z = { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_54z, celloutsig_0_50z, celloutsig_0_24z, celloutsig_0_54z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_49z, celloutsig_0_10z } && { celloutsig_0_52z[5:4], celloutsig_0_7z, celloutsig_0_35z, celloutsig_0_42z, celloutsig_0_18z, celloutsig_0_45z, celloutsig_0_37z, celloutsig_0_49z, celloutsig_0_51z, celloutsig_0_53z, celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_69z = { celloutsig_0_6z[5:0], celloutsig_0_37z, celloutsig_0_9z } && { celloutsig_0_17z[7:2], celloutsig_0_49z, celloutsig_0_19z };
  assign celloutsig_0_80z = { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_71z } && { celloutsig_0_66z, celloutsig_0_0z, celloutsig_0_45z };
  assign celloutsig_0_8z = { in_data[33:31], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z } && { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_18z = { in_data[162:154], celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z } && { celloutsig_1_2z[3:0], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z } && { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_14z } && { in_data[84:77], celloutsig_0_11z };
  assign celloutsig_0_18z = { in_data[78:64], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z } && { celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_26z } && celloutsig_0_27z[2:0];
  assign celloutsig_0_35z = celloutsig_0_20z & celloutsig_0_29z;
  assign celloutsig_0_38z = celloutsig_0_34z & celloutsig_0_10z;
  assign celloutsig_0_42z = celloutsig_0_9z & celloutsig_0_37z;
  assign celloutsig_0_48z = celloutsig_0_0z & celloutsig_0_38z;
  assign celloutsig_0_49z = celloutsig_0_22z & celloutsig_0_35z;
  assign celloutsig_0_67z = celloutsig_0_64z & celloutsig_0_59z;
  assign celloutsig_0_68z = celloutsig_0_65z[4] & celloutsig_0_2z;
  assign celloutsig_1_4z = celloutsig_1_1z & in_data[182];
  assign celloutsig_1_9z = celloutsig_1_1z & celloutsig_1_7z[1];
  assign celloutsig_0_2z = in_data[39] & in_data[59];
  assign celloutsig_0_28z = celloutsig_0_0z & celloutsig_0_9z;
  assign celloutsig_0_33z = celloutsig_0_17z[10:0] >>> { celloutsig_0_27z[6:0], celloutsig_0_32z, celloutsig_0_30z, 1'h0, celloutsig_0_19z };
  assign celloutsig_0_52z = { celloutsig_0_45z, celloutsig_0_44z, celloutsig_0_13z, celloutsig_0_44z, celloutsig_0_44z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_20z, 1'h0, celloutsig_0_7z } >>> { celloutsig_0_7z, celloutsig_0_49z, celloutsig_0_22z, celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_46z, celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_47z, celloutsig_0_40z };
  assign celloutsig_0_65z = celloutsig_0_17z[7:0] >>> { celloutsig_0_49z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_7z };
  assign celloutsig_0_70z = { celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_69z } >>> { celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_39z };
  assign celloutsig_0_93z = { celloutsig_0_33z[6:2], celloutsig_0_69z, celloutsig_0_68z, celloutsig_0_24z, celloutsig_0_82z } >>> { celloutsig_0_27z[6:1], 1'h0, celloutsig_0_80z, celloutsig_0_49z };
  assign celloutsig_1_2z = in_data[154:149] >>> in_data[141:136];
  assign celloutsig_1_7z = { celloutsig_1_2z[3:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[121:119], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_0z } >>> { celloutsig_1_7z[3:1], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_17z = { in_data[52:49], celloutsig_0_11z, celloutsig_0_6z, 1'h0 } >>> { celloutsig_0_6z[6:5], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, 1'h0, celloutsig_0_3z };
  assign celloutsig_0_27z = { in_data[42:33], celloutsig_0_5z, celloutsig_0_7z } >>> { celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_0z, 1'h0, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_34z = ~((celloutsig_0_20z & celloutsig_0_11z) | celloutsig_0_21z);
  assign celloutsig_0_36z = ~((celloutsig_0_21z & 1'h0) | celloutsig_0_32z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z & in_data[84]) | celloutsig_0_0z);
  assign celloutsig_0_44z = ~((celloutsig_0_2z & in_data[43]) | celloutsig_0_23z);
  assign celloutsig_0_46z = ~((celloutsig_0_13z & celloutsig_0_37z) | celloutsig_0_35z);
  assign celloutsig_0_51z = ~((celloutsig_0_0z & celloutsig_0_10z) | celloutsig_0_45z);
  assign celloutsig_0_59z = ~((celloutsig_0_13z & celloutsig_0_34z) | celloutsig_0_58z);
  assign celloutsig_0_64z = ~((celloutsig_0_44z & celloutsig_0_52z[0]) | celloutsig_0_55z);
  assign celloutsig_0_66z = ~((celloutsig_0_54z & celloutsig_0_0z) | celloutsig_0_44z);
  assign celloutsig_0_87z = ~((celloutsig_0_65z[0] & celloutsig_0_68z) | celloutsig_0_16z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z & celloutsig_0_0z) | in_data[89]);
  assign celloutsig_0_13z = ~((celloutsig_0_7z & celloutsig_0_7z) | celloutsig_0_4z);
  assign celloutsig_0_19z = ~((celloutsig_0_16z & celloutsig_0_18z) | celloutsig_0_8z);
  assign celloutsig_0_21z = ~((celloutsig_0_18z & 1'h0) | 1'h0);
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_6z = { in_data[59:54], celloutsig_0_5z };
  assign _01_[3] = 1'h0;
  assign { out_data[128], out_data[101:96], out_data[40:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z };
endmodule
