# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_1_Switch_led.srcs/sources_1/new/switch_led.vhd" \
"../../../../Lab_1_Switch_led.srcs/sim_1/new/switch_sim.vhd" \

# Do not sort compile order
nosort
