$date
	Wed Apr 23 10:34:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DataMemory_tb $end
$var wire 32 ! read_data [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 32 # address [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % read_enable $end
$var reg 32 & write_data [31:0] $end
$var reg 1 ' write_enable $end
$scope module data_memory $end
$var wire 32 ( address [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % read_enable $end
$var wire 32 ) write_data [31:0] $end
$var wire 1 ' write_enable $end
$var reg 32 * read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx *
b0 )
b0 (
0'
b0 &
0%
0$
b0 #
bx !
$end
#5000
1$
#10000
0$
b100 #
b100 (
1'
b11011110101011011011111011101111 &
b11011110101011011011111011101111 )
#15000
1$
#20000
0$
#25000
1$
#30000
0$
b1000 #
b1000 (
b11001010111111101011101010111110 &
b11001010111111101011101010111110 )
#35000
1$
#40000
0$
0'
#45000
1$
#50000
0$
b100 #
b100 (
1%
#55000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 *
1$
#60000
0$
b1000 #
b1000 (
#65000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 *
1$
#70000
0$
0%
