<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="ie=edge">
    <meta name="description" content="Saeed Hossen Rakib's portfolio showcasing expertise in Physical Design Engineering, ASIC & VLSI design, and more.">
    <meta name="keywords" content="Physical Design Engineer, ASIC, VLSI, PnR, Synthesis, Power Analysis, Timing Analysis">
    <meta name="author" content="Saeed Hossen Rakib">
    <title>Saeed Hossen Rakib - Physical Design Engineer Portfolio</title>
    <link rel="stylesheet" href="styles.css"> <!-- Linking the external CSS file -->
</head>

<body>

    <!-- Header Section -->
    <header>
        <div class="container">
            <h1>SAEED HOSSEN RAKIB</h1>
            <p>Physical Design Engineer</p>
        </div>
    </header>

    <!-- Profile Section -->
    <section id="profile">
        <div class="container">
            <h2>About Me</h2>
            <div class="section-box">
                <p>
                 Highly skilled Physical Design Engineer with three years of experience, specializing in VLSI, ASIC design, and RTL-to-GDS-II flows. My expertise includes working with advanced process technologies down to 5nm, as well as proficiency in EDA tools, scripting, and physical design optimization.</p>
                <p>
                 Received my Bachelor's degree in Electrical and Electronics Engineering from Ahsanullah University of Science and Technology, Dhaka, in June 2022. Currently, I work as a Physical Design Engineer at Neural Semiconductor Ltd., where I contribute to various IP design and ASIC solution projects.</p>
            </div>
        </div>
    </section>

    <!-- Education Section -->
    <section id="education">
        <div class="container">
            <h2>Education</h2>
            <div class="section-box">
                <ul>
                    <li>
                        <strong>Ahsanullah University of Science and Technology</strong><br>
                        B.Sc. Eng. in Electrical and Electronics Engineering<br>
                        CGPA: 3.693/4.00
                    </li>
                    <li>
                        <strong>Milestone College</strong><br>
                        Higher Secondary Certificate Examination<br>
                        GPA: 5.00/5.00
                    </li>
                    <li>
                        <strong>Galachipa Govt. Model Secondary School</strong><br>
                        Secondary School Certificate Examination<br>
                        GPA: 5.00/5.00
                    </li>
                </ul>
            </div>
        </div>
    </section>

    <!-- Work Experience Section -->
    <section id="work-experience">
        <div class="container">
            <h2>Work Experience</h2>
            <div class="section-box">
             <p><strong>Neural Semiconductor Ltd.</strong></p>
             <p><strong>Physical Design Engineer â€“ III</strong></p>
             <p>Dhaka, Bangladesh | June 2022 - Present</p>
            <ul>
                 <li>Worked on full RTL to GDS-II ASIC Design flow (Synthesis, Macro Placement, CTS, Physical Verification, Floor planning, Power Planning, Routing, RC Extraction, Static Timing Analysis, Power Analysis).</li>
                 <li>Responsibilities included working on projects such as Vitality and Productivity Monitoring IP, Performance and Reliability Checker IP, 32-Bit RISC-V Processor IP, GPU development, Memory Management Unit Design, Advanced MCU with RISC-V Compatibility, and Customized ASIC.</li>
            </ul>
        </div>
     </div>    
    </section>

<!-- Projects Section -->
<section id="projects">
    <div class="container">
        <h2>Projects</h2>

        <!-- Project 1 -->
        <div class="section-box">
            <p class="project-name">Project 1: Vitality and Productivity Monitoring IP</p>
            <div class="project-details">
                <p><strong>Specifications:</strong> PDK: 5nm, Frequency: 2 GHz, Inst Count: 150K, Macros: 30</p>
                <ul>
                    <li>Responsible for Synthesis, Macro Placement, Power Planning, Physical Verification (DRC), RC Extraction, and Power Analysis.</li>
                    <li>Placed macros using the toolbox to ensure all were on the grid, avoiding grid-related violations.</li>
                    <li>Developed a stapling-based PG script to mitigate routing congestions.</li>
                    <li>Analyzed the Calibre report to identify the root cause of DRC violations.</li>
                    <li>Prepared multiple scripts to resolve DRC issues such as base layer, patch wire, DECAP cell, macro grid alignment, spacing, and metal density-related DRC violations.</li>
                    <li>Modified the power plan after debugging the Redhawk report to address power consumption issues in the design.</li>
                </ul>
            </div>
        </div>
        <!-- Project 2 -->
        <div class="section-box">
            <p class="project-name">Project 2: Performance and Reliability Checker IP</p>
            <div class="project-details">
                <p><strong>Specifications:</strong> PDK: 6nm, Frequency: 2 GHz, Inst Count: 150K, Macros: 20</p>
                <ul>
                    <li>Responsible for full RTL to Sign-off including Synthesis, DFT scan insertion, Macro Placement, Power Planning, Physical Verification (DRC), RC Extraction, and Power Analysis.</li>
                    <li>Placed macros on the grid, maintained distance between them, inserted blockages in gaps between macros, and added halos around macros to prevent congestion.</li>
                    <li>Analyzed timing paths and strategically adjusted port placement, performed cell swapping, and inserted buffers using Primetime ECO to resolve timing violations.</li>
                    <li>Addressed DRC violations such as passive fill, trim layer, VT mismatch, shorts, area, and spacing-related issues.</li>
                    <li>Analyzed static and dynamic power reports, resolved issues by adjusting the power plan, and placed blockages to isolate cells consuming more power.</li>
                </ul>
            </div>
        </div>
        <!-- Project 3 -->
        <div class="section-box">
            <p class="project-name">Project 3: 32-Bit RISC-V Processor IP Development</p>
            <div class="project-details">
                <p><strong>Specifications:</strong> PDK: 45nm, Frequency: 555 MHz, Inst Count: 11K</p>
                <ul>
                    <li>Responsible for full RTL to Sign-off including Synthesis, Floor-Plan, Placement, CTS, Routing & PV.</li>
                    <li>Debugged scan flop conversion issues during synthesis & fixed automatic buffer insertion on open ports.</li>
                    <li>Analyzed and resolved DRV & timing violations by modifying port placement & skew adjustments.</li>
                    <li>Debugged and resolved different DRC issues like minimum spacing, minimum area, and Parallelrunlength on the design.</li>
                </ul>
            </div>
        </div>
        <!-- Project 4 -->
        <div class="section-box">
            <p class="project-name">Project 4: Graphics Processing Unit Development</p>
            <div class="project-details">
                <p><strong>Specifications:</strong> PDK: 65nm/45nm, Frequency: 350 MHz, Inst Count: 241K</p>
                <ul>
                    <li>Responsible for Synthesis, Floor-Plan, Placement, CTS, Routing, PV & Timing.</li>
                    <li>Developed scripts for controlled VT cell usage in the synthesis stage.</li>
                    <li>Implemented NDR on CTS nets as per specifications.</li>
                    <li>Identified and addressed various DRC issues for improved design efficiency.</li>
                    <li>Minimized negative timing slack using a different approach like cell swap.</li>
                </ul>
            </div>
        </div>
        <!-- Project 5 -->
        <div class="section-box">
            <p class="project-name">Project 5: Memory Management Unit Design</p>
            <div class="project-details">
                <p><strong>Specifications:</strong> PDK: 45nm, Frequency: 1 GHz, Inst Count: 10.5K</p>
                <ul>
                    <li>Responsible for full RTL to Sign-off including Synthesis, Floor-Plan, Placement, CTS, Routing & Power Analysis.</li>
                    <li>Addressed pin overlap issues and adjusted pin placement script.</li>
                    <li>Implemented an SDP-based placement strategy.</li>
                    <li>Analyzed static and dynamic powers using Voltus for design improvements and issue resolution.</li>
                </ul>
            </div>
        </div>
        <!-- Project 6 -->
        <div class="section-box">
            <p class="project-name">Project 6: Advanced MCU with RISC-V Compatibility</p>
            <div class="project-details">
                <p><strong>Specifications:</strong> PDK: 45nm/65nm, Frequency: 250 MHz, Inst Count: 177K</p>
                <ul>
                    <li>Responsible for Synthesis, Floor-Plan, Placement, CTS, Routing & Timing.</li>
                    <li>Resolved various flow-related issues and adjusted flow scripts.</li>
                    <li>Developed scripts for creating spare modules and placed them in specific areas based on specifications.</li>
                    <li>Analyzed different timing paths and resolved violations.</li>
                    <li>Debugged timing issues and performed Tempus ECO to resolve violations.</li>
                </ul>
            </div>
        </div>
        <!-- Project 7 -->
        <div class="section-box">
            <p class="project-name">Project 7: Customized ASIC - Empowering Specific Functionality</p>
            <div class="project-details">
                <p><strong>Specifications:</strong> PDK: 45nm, Frequency: 25 MHz, Inst Count: 63.5K, Macros: 29</p>
                <ul>
                    <li>Responsible for Synthesis, Floor-Plan, Placement, CTS, Routing, PV & Timing.</li>
                    <li>Debugged and resolved all flow-related issues for successful PD implementation.</li>
                    <li>Developed custom scripts for relative macro placement & completed pin placement based on specification.</li>
                    <li>Created power plan scripts to ensure proper power stripe connection.</li>
                    <li>Analyzed timing paths and strategically modified macro placement to resolve violations.</li>
                    <li>Implemented different types of blockages to prevent routing congestions.</li>
                </ul>
            </div>
        </div>
        <!-- Project 8 -->
        <div class="section-box">
            <p class="project-name">Project 8: PPA Improvements using Open ROAD Flow</p>
            <div class="project-details">
                <p><strong>Specifications:</strong> PDK: ASAP7nm, Frequency: 777 MHz, Inst Count: 18K</p>
                <ul>
                    <li>Responsible for synthesis, floor-planning, placement, CTS, routing, and DRC.</li>
                    <li>Used SLVT, LVT, or RVT cells during synthesis with various optimization switches and attributes.</li>
                    <li>Enhanced timing and performance by adjusting clock routing layers, CTS cell lists, cluster size, diameter settings, and routing layer attributes.</li>
                    <li>Integrated Klayout with Open ROAD flow to report DRC violations post-route for ASAP7 PDK.</li>
                </ul>
            </div>
        </div>
        <!-- Project 9 -->
        <div class="section-box">
            <p class="project-name">Project 9: Flow Development of Implementation Stages</p>
            <div class="project-details">
                <ul>
                    <li>Responsible for Flow Development and Verification.</li>
                    <li>Developed, debugged, and verified the PVS flow for comprehensive signoff analysis.</li>
                    <li>Addressed areas requiring fixing during flow verification.</li>
                    <li>Modified the existing Physical Design flow and automated it to minimize user intervention for complete flow runs.</li>
                    <li>Implemented changes to flow scripts to accommodate evolving project requirements.</li>
                    <li>Ensured smooth integration of various stages in the implementation flow.</li>
                    <li>Analyzed and resolved any issues related to the overall design flow, ensuring its efficiency and effectiveness.</li>
                </ul>
            </div>
        </div>
    </div>
</section>

    <!-- Research Interests Section -->
    <section id="research-interests">
        <div class="container">
            <h2>Research Interests</h2>
            <div class="section-box">
                <ul>
                    <li>VLSI and Circuit Design</li>
                    <li>Low Power IC Design</li>
                    <li>Microelectronics and Digital System Design</li>
                    <li>Energy-Efficient Computing</li>
                    <li>Hardware Security</li>
                    <li>ASIC Design</li>
                    <li>SoC Design</li>
                </ul>
            </div>
        </div>
    </section>

    <!-- Skills Section -->
    <section id="skills">
        <div class="container">
            <h2>Skills</h2>
            <div class="section-box">
                <p><strong>Programming Languages:</strong> Tcl, C/C++, Bash</p>
                <p><strong>EDA Tools:</strong> Genus, Innovus, Calibre, ICV, PVS, Quantus, Star-RC, Tempus, Prime Time, RedHawk, Voltus, ICC2, Fusion Compiler</p>
                <p><strong>Operating Systems:</strong> Windows, Linux</p>
                <p><strong>Documentation Tools:</strong> PowerPoint, MS Word, OneNote</p>
            </div>
        </div>
    </section>

<!-- Publications & Research Experiences Section -->
<section id="publications-research">
    <div class="container">
        <h2>Publications & Research Experiences</h2>
        <div class="section-box">
            <h3>Publications</h3>
            <ul>
                <li>
                    <strong>
                        <a href="https://matjournals.co.in/index.php/JOVDSP/article/view/2845" target="_blank">
                            Design and Analysis of a New Ultra Low Power Adiabatic VLSI Circuit
                        </a>
                    </strong> - <em>Journal of VLSI Design and Signal Processing</em>
                </li>
                <li>
                    <strong>
                        <a href="https://ieeexplore.ieee.org/document/10427977" target="_blank">
                            Performance Analysis of a New Low Power BIST Technique in VLSI Circuit by Reducing the Input Vectors
                        </a>
                    </strong> - <em>EICT 2023</em>
                </li>
                <li>
                    <strong>
                        <a href="https://ieeexplore.ieee.org/document/10441109" target="_blank">
                            Comparative Analysis of a Proposed Low-Power Adiabatic NOR Gate
                        </a>
                    </strong> - <em>ICCIT 2023</em>
                </li>
            </ul>

            <h3>Other Research Experiences</h3>
            <ul>
                <li>
                    <strong>Design and Analysis of Adiabatic VLSI Circuits (Thesis)</strong><br>
                    Designed circuits that reduced power and energy dissipation using 16nm, 22nm, and 32nm LP PTM models in LTspice XVII tool.
                </li>
                <li>
                    <strong>Comparative Analysis of D-Latch using Self Voltage Level Techniques (Project)</strong><br>
                    Conducted comparative analysis of three D-latch circuits using transistors to optimize power consumption, propagation delay, and area efficiency.
                </li>
            </ul>
        </div>
    </div>
</section>

    <!-- Honors & Awards -->
    <section id="honors">
        <div class="container">
            <h2>Honors and Awards</h2>
            <div class="section-box">
                 <ul>
                     <li>Half Tuition Fee Waiver Award - Spring 2020</li>
                     <li>Half Tuition Fee Waiver Award - Spring 2019</li>
                     <li>Government Merit Scholarship - Barisal Board, 2011</li>
                 </ul>
            </div>
        </div>
    </section>

    <!-- Contact Section -->
    <section id="contact">
        <div class="container">
            <h2>Contact</h2>
            <div class="section-box">
                <p><strong>Email:</strong> <a href="mailto:s.h.rakib.153@gmail.com">s.h.rakib.153@gmail.com</a></p>
                <p><strong>Phone:</strong> (+880) 1707679190</p>
                <p><strong>LinkedIn:</strong> <a href="https://www.linkedin.com/in/saeed-hossen-rakib?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app" target="_blank">View My Profile</a></p>
                <p><strong>Website:</strong> <a href="https://saeedhossen.github.io/saeed-portfolio/" target="_blank">Visit My Portfolio</a></p>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer>
        <div class="container">
            <p>&copy; 2024 Saeed Hossen Rakib | All Rights Reserved</p>
        </div>
    </footer>
<script>
  // Wait for the DOM to fully load
  document.addEventListener('DOMContentLoaded', () => {
      // Select all project names
      const projectNames = document.querySelectorAll('.project-name');

      // Add click event listeners to toggle details
      projectNames.forEach(project => {
          project.addEventListener('click', () => {
              // Get the next sibling (details section)
              const projectDetails = project.nextElementSibling;

              // Ensure the details section exists
              if (projectDetails && projectDetails.classList.contains('project-details')) {
                  // Toggle the 'show' class
                  projectDetails.classList.toggle('show');
              }
          });
      });
  });

</script>

</body>
</html>
