#! c:/iverilog/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20130827)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0062B988 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
L_00638760 .functor BUFZ 32, v006284D0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_006387A8 .functor BUFZ 32, v00628580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00628210_0 .net "DAT", 0 0, v006281B8_0;  1 drivers
v00628268_0 .net "LRCK", 0 0, L_00628688;  1 drivers
v006282C0_0 .net "MCK", 0 0, L_006387F0;  1 drivers
v00628318_0 .net "SCK", 0 0, L_006286E0;  1 drivers
L_00667018 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v00628370_0 .net/2u *"_s4", 7 0, L_00667018;  1 drivers
v006283C8_0 .var "ccc", 7 0;
v00628420_0 .net/s "ccc_s", 7 0, L_00628738;  1 drivers
v00628478_0 .net "l_data", 31 0, L_00638760;  1 drivers
v006284D0_0 .var "l_reg", 31 0;
v00628528_0 .net "r_data", 31 0, L_006387A8;  1 drivers
v00628580_0 .var "r_reg", 31 0;
v006285D8_0 .var "tb_clk", 0 0;
L_00628738 .arith/sub 8, v006283C8_0, L_00667018;
S_0062E418 .scope module, "iis_tx" "i2s_tx" 2 17, 3 1 0, S_0062B988;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "left_chan"
    .port_info 2 /INPUT 32 "right_chan"
    .port_info 3 /OUTPUT 1 "sdata"
    .port_info 4 /OUTPUT 1 "lrclk"
    .port_info 5 /OUTPUT 1 "mck"
    .port_info 6 /OUTPUT 1 "sck"
P_0062BD40 .param/l "DATA_WIDTH" 0 3 1, +C4<0100000>;
P_0062BD60 .param/l "LR_BIT" 0 3 16, +C4<01001>;
P_0062BD80 .param/l "MCK_BIT" 0 3 18, +C4<01>;
P_0062BDA0 .param/l "SCK_BIT" 0 3 17, +C4<011>;
L_006387F0 .functor NOT 1, L_00628630, C4<0>, C4<0>, C4<0>;
L_00638838 .functor XNOR 1, v00627F50_0, L_00628688, C4<0>, C4<0>;
L_00638880 .functor NOT 1, L_00638838, C4<0>, C4<0>, C4<0>;
L_00666FC8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_006388C8 .functor XNOR 1, v00628160_0, L_00666FC8, C4<0>, C4<0>;
L_00666FF0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00638910 .functor XNOR 1, L_006286E0, L_00666FF0, C4<0>, C4<0>;
L_00638958 .functor AND 1, L_006388C8, L_00638910, C4<1>, C4<1>;
v00627B88_0 .net *"_s1", 0 0, L_00628630;  1 drivers
v00627BE0_0 .net/2u *"_s12", 0 0, L_00666FC8;  1 drivers
v00627C38_0 .net *"_s14", 0 0, L_006388C8;  1 drivers
v00627C90_0 .net/2u *"_s16", 0 0, L_00666FF0;  1 drivers
v00627CE8_0 .net *"_s18", 0 0, L_00638910;  1 drivers
v00627D40_0 .net *"_s8", 0 0, L_00638838;  1 drivers
v00627D98_0 .var "ch_data", 31 0;
v00627DF0_0 .net "clk", 0 0, v006285D8_0;  1 drivers
v00627E48_0 .net "left_chan", 31 0, L_00638760;  alias, 1 drivers
v00627EA0_0 .net "lrclk", 0 0, L_00628688;  alias, 1 drivers
v00627EF8_0 .net "lrclk_change", 0 0, L_00638880;  1 drivers
v00627F50_0 .var "lrclk_prev", 0 0;
v00627FA8_0 .net "mck", 0 0, L_006387F0;  alias, 1 drivers
v00628000_0 .var "mck_div", 9 0;
v00628058_0 .net "right_chan", 31 0, L_006387A8;  alias, 1 drivers
v006280B0_0 .net "sck", 0 0, L_006286E0;  alias, 1 drivers
v00628108_0 .net "sck_neg", 0 0, L_00638958;  1 drivers
v00628160_0 .var "sck_prev", 0 0;
v006281B8_0 .var "sdata", 0 0;
E_00629530 .event posedge, v00627DF0_0;
L_00628630 .part v00628000_0, 1, 1;
L_00628688 .part v00628000_0, 9, 1;
L_006286E0 .part v00628000_0, 3, 1;
    .scope S_0062E418;
T_0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v006281B8_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0062E418;
T_1 ;
    %ix/load 0, 10, 0;
    %assign/v0 v00628000_0, 0, 0;
    %end;
    .thread T_1;
    .scope S_0062E418;
T_2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00627F50_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0062E418;
T_3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00627D98_0, 0, 0;
    %end;
    .thread T_3;
    .scope S_0062E418;
T_4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00628160_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0062E418;
T_5 ;
    %wait E_00629530;
    %ix/load 0, 1, 0;
    %load/vp0 8, v00628000_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00628000_0, 0, 8;
    %load/v 8, v00627EA0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00627F50_0, 0, 8;
    %load/v 8, v006280B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00628160_0, 0, 8;
    %load/v 8, v00628108_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v00627EF8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v00627EA0_0, 1;
    %jmp/0  T_5.4, 8;
    %load/v 9, v00627E48_0, 32;
    %jmp/1  T_5.6, 8;
T_5.4 ; End of true expr.
    %load/v 41, v00628058_0, 32;
    %jmp/0  T_5.5, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.6;
T_5.5 ;
    %mov 9, 41, 32; Return false value
T_5.6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00627D98_0, 0, 9;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00627D98_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00627D98_0, 0, 8;
T_5.3 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.7, 4;
    %load/x1p 8, v00627D98_0, 1;
    %jmp T_5.8;
T_5.7 ;
    %mov 8, 2, 1;
T_5.8 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v006281B8_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0062B988;
T_6 ;
    %vpi_call 2 34 "$dumpfile", "bench.vcd" {0 0};
    %vpi_call 2 35 "$dumpvars", 1'sb0, S_0062B988 {0 0};
    %vpi_call 2 37 "$display", "starting testbench!!!!" {0 0};
    %vpi_call 2 38 "$display", "$clog2(2)", 32'sb00000000000000000000000000000010 {0 0};
    %vpi_call 2 39 "$display", "$clog2(4)", 32'sb00000000000000000000000000000011 {0 0};
    %vpi_call 2 40 "$display", "$clog2(6)", 32'sb00000000000000000000000000000011 {0 0};
    %vpi_call 2 41 "$display", "$clog2(8)", 32'sb00000000000000000000000000000100 {0 0};
    %vpi_call 2 42 "$display", "$clog2(10)", 32'sb00000000000000000000000000000100 {0 0};
    %movi 8, 2147483649, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v006284D0_0, 0, 8;
    %movi 8, 2874518357, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00628580_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006285D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006285D8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v006283C8_0, 0, 0;
    %movi 8, 40000, 17;
T_6.0 %cmp/s 0, 8, 17;
    %jmp/0xz T_6.1, 5;
    %add 8, 1, 17;
    %delay 10, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006285D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0 25, v006283C8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006283C8_0, 0, 25;
    %delay 10, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006285D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %load/vp0 25, v006283C8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006283C8_0, 0, 25;
    %delay 10, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006285D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %load/vp0 25, v006283C8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006283C8_0, 0, 25;
    %delay 10, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006285D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %load/vp0 25, v006283C8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006283C8_0, 0, 25;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 66 "$display", "finished OK!" {0 0};
    %vpi_call 2 67 "$finish" {0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    ".//i2s_tx.v";
