module im_dma(					
	input  wire clk,
	
	output wire        bus_acknowledge,                  //                  im_avbus.acknowledge
	output wire        bus_irq,                          //                          .irq
	input  wire [16:0] bus_address,                      //                          .address
	input  wire        bus_bus_enable,                   //                          .bus_enable
	input  wire [3:0]  bus_byte_enable,                  //                          .byte_enable
	input  wire        bus_rw,                           //                          .rw
	input  wire [31:0] bus_write_data,                   //                          .write_data
	output wire [31:0] bus_read_data,
	
	output wire [16:0] address,
	output wire [31:0] data
);

	assign bus

	always @(posedge(clk)) begin
		
	end

endmodule 