{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694475469690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694475469691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 17:37:49 2023 " "Processing started: Mon Sep 11 17:37:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694475469691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475469691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prueba -c Prueba " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prueba -c Prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475469691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694475469780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694475469781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Timer/Timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Timer/Timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "../../Elementos/Timer/Timer.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Timer/Timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475475092 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../../Elementos/Timer/Timer.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Timer/Timer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475475092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475475092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/RelojMs/RelojMS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/suaz/Documentos/Escuela/VLSI/lib/Elementos/RelojMs/RelojMS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelojMS-Behavioral " "Found design unit 1: RelojMS-Behavioral" {  } { { "../../Elementos/RelojMs/RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/RelojMs/RelojMS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475475093 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelojMS " "Found entity 1: RelojMS" {  } { { "../../Elementos/RelojMs/RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/RelojMs/RelojMS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475475093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475475093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Divisor/Divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Divisor/Divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "../../Elementos/Divisor/Divisor.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Divisor/Divisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475475093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "../../Elementos/Divisor/Divisor.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Divisor/Divisor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475475093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475475093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prueba-Behavioral " "Found design unit 1: Prueba-Behavioral" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475475094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prueba " "Found entity 1: Prueba" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475475094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475475094 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Reloj_MS Prueba.vhd(44) " "VHDL error at Prueba.vhd(44): object \"Reloj_MS\" is used but not declared" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 44 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1694475475094 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694475475137 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 11 17:37:55 2023 " "Processing ended: Mon Sep 11 17:37:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694475475137 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694475475137 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694475475137 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475475137 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475475705 ""}
