{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394811025963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394811025964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 12:30:25 2014 " "Processing started: Fri Mar 14 12:30:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394811025964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394811025964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394811025964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1394811026329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026383 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026383 ""} { "Info" "ISGN_ENTITY_NAME" "3 segmentDecoder7 " "Found entity 3: segmentDecoder7" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394811026383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 2 2 " "Found 2 design units, including 2 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026386 ""} { "Info" "ISGN_ENTITY_NAME" "2 FlipFlopMasterSlaveD " "Found entity 2: FlipFlopMasterSlaveD" {  } { { "part3.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394811026386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 3 3 " "Found 3 design units, including 3 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026389 ""} { "Info" "ISGN_ENTITY_NAME" "2 FlipFlopSR_1 " "Found entity 2: FlipFlopSR_1" {  } { { "part1.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part1.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026389 ""} { "Info" "ISGN_ENTITY_NAME" "3 FlipFlopSR_2 " "Found entity 3: FlipFlopSR_2" {  } { { "part1.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394811026389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026392 ""} { "Info" "ISGN_ENTITY_NAME" "2 FlipFlopD " "Found entity 2: FlipFlopD" {  } { { "part2.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394811026392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394811026392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394811026435 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG part5.v(4) " "Output port \"LEDG\" at part5.v(4) has no driver" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1394811026436 "|part5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter0 " "Elaborating entity \"counter\" for hierarchy \"counter:counter0\"" {  } { { "part5.v" "counter0" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394811026437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 part5.v(41) " "Verilog HDL assignment warning at part5.v(41): truncated value with size 32 to match size of target (5)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1394811026438 "|part5|counter:counter0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B part5.v(34) " "Verilog HDL Always Construct warning at part5.v(34): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1394811026438 "|part5|counter:counter0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A part5.v(34) " "Verilog HDL Always Construct warning at part5.v(34): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] part5.v(34) " "Inferred latch for \"A\[0\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] part5.v(34) " "Inferred latch for \"A\[1\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] part5.v(34) " "Inferred latch for \"A\[2\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] part5.v(34) " "Inferred latch for \"A\[3\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] part5.v(34) " "Inferred latch for \"A\[4\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] part5.v(34) " "Inferred latch for \"A\[5\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] part5.v(34) " "Inferred latch for \"A\[6\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] part5.v(34) " "Inferred latch for \"A\[7\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] part5.v(34) " "Inferred latch for \"B\[0\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] part5.v(34) " "Inferred latch for \"B\[1\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] part5.v(34) " "Inferred latch for \"B\[2\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] part5.v(34) " "Inferred latch for \"B\[3\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026439 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] part5.v(34) " "Inferred latch for \"B\[4\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026440 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] part5.v(34) " "Inferred latch for \"B\[5\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026440 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] part5.v(34) " "Inferred latch for \"B\[6\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026440 "|part5|counter:counter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] part5.v(34) " "Inferred latch for \"B\[7\]\" at part5.v(34)" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394811026440 "|part5|counter:counter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentDecoder7 segmentDecoder7:dec0 " "Elaborating entity \"segmentDecoder7\" for hierarchy \"segmentDecoder7:dec0\"" {  } { { "part5.v" "dec0" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394811026441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|A\[4\] " "Latch counter:counter0\|A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026941 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|A\[5\] " "Latch counter:counter0\|A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026941 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|A\[6\] " "Latch counter:counter0\|A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026941 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|A\[7\] " "Latch counter:counter0\|A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026941 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|A\[2\] " "Latch counter:counter0\|A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026941 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|A\[0\] " "Latch counter:counter0\|A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026942 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|A\[3\] " "Latch counter:counter0\|A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026942 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|A\[1\] " "Latch counter:counter0\|A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026942 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|B\[4\] " "Latch counter:counter0\|B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026942 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|B\[5\] " "Latch counter:counter0\|B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026942 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|B\[6\] " "Latch counter:counter0\|B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026942 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|B\[7\] " "Latch counter:counter0\|B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026943 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|B\[0\] " "Latch counter:counter0\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026943 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|B\[1\] " "Latch counter:counter0\|B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026943 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|B\[2\] " "Latch counter:counter0\|B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026943 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:counter0\|B\[3\] " "Latch counter:counter0\|B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter0\|count\[4\] " "Ports D and ENA on the latch are fed by the same signal counter:counter0\|count\[4\]" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394811026943 ""}  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394811026943 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:counter0\|count\[1\] counter:counter0\|count\[1\]~_emulated counter:counter0\|count\[1\]~1 " "Register \"counter:counter0\|count\[1\]\" is converted into an equivalent circuit using register \"counter:counter0\|count\[1\]~_emulated\" and latch \"counter:counter0\|count\[1\]~1\"" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1394811026945 "|part5|counter:counter0|count[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1394811026945 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "part5.v" "" { Text "C:/Users/JH/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercício3/part5.Verilog/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394811026999 "|part5|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1394811026999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1394811027127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1394811027582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394811027582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394811027642 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394811027642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394811027642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394811027642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394811027675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 12:30:27 2014 " "Processing ended: Fri Mar 14 12:30:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394811027675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394811027675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394811027675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394811027675 ""}
