// Generated by CIRCT unknown git version
module top_module(	// file.cleaned.mlir:2:3
  input  [7:0] a,	// file.cleaned.mlir:2:28
               b,	// file.cleaned.mlir:2:40
  output [7:0] s,	// file.cleaned.mlir:2:53
  output       overflow	// file.cleaned.mlir:2:65
);

  wire [7:0] _GEN = a + b;	// file.cleaned.mlir:3:10
  assign s = _GEN;	// file.cleaned.mlir:3:10, :10:5
  assign overflow = a[7] == b[7] & a[7] != _GEN[7];	// file.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:5
endmodule

