// Seed: 1147814277
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_5 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd31
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4
  );
  input wire id_2;
  inout wire id_1;
  wire [{  id_5  {  ~  1  }  } : -1] id_6;
  initial begin : LABEL_0
    if (1 * 1) cover (1);
  end
  localparam id_7 = $signed(81);
  ;
  assign id_3[-1] = 1 ? 1 : 1;
endmodule
