Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Sun Feb 26 18:30:48 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {top|clk50M_System} [get_ports {clk50M_System}] -add
create_clock -period {1000} -waveform {0 500} -name {dac_pll|dac_pll_u/u_pll_e1/CLKOUT0} [get_pins {dac_pll_u/u_pll_e1.CLKOUT0}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {top|clk50M_System}]
set_clock_groups -name {Inferred_clock_group_1} -asynchronous -group [get_clocks {dac_pll|dac_pll_u/u_pll_e1/CLKOUT0}]


IO Constraint :
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME          | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LED               | output            | U10     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mic_out_l         | output            | R16     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mic_sck           | output            | P11     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mic_ws            | output            | P14     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| Key               | input             | V12     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| Reset_n           | input             | U12     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk50M_System     | input             | B5      | 3.3       | LVCMOS12       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| mic_sd            | input             | R11     | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst        | Clk_Inst_Name     | Net_Name             | Fanout     
+-------------------------------------------------------------------------------------------------------+
| O                   | clk50M_System_ibuf     | clkbufg_0         | nt_clk50M_System     | 2          
| CLKOUT0             | dac_pll_u/u_pll_e1     | clkbufg_1         | clk200M              | 1          
+-------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------+
| Net_Name        | Rst_Source_Inst     | Fanout     
+-----------------------------------------------------+
| _$$_GND_$$_     | _$$_GND_$$_         | 1          
| dac_u_l/N0      | dac_u_l/N0          | 125        
+-----------------------------------------------------+


CE Signal:
+---------------------------------------------------------------------------------------+
| Net_Name                          | CE_Source_Inst                      | Fanout     
+---------------------------------------------------------------------------------------+
| i2s_u/N353                        | i2s_u/N353                          | 24         
| i2s_u/N342                        | i2s_u/N342_1_3                      | 24         
| i2s_u/N347                        | i2s_u/N347_1                        | 24         
| i2s_u/key_Relise_posedge/N132     | i2s_u/key_Relise_posedge/N132_0     | 20         
+---------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------------------------------------------+
| Net_Name                               | Driver                                   | Fanout     
+-------------------------------------------------------------------------------------------------+
| dac_u_l/N0                             | dac_u_l/N0                               | 125        
| ntclkbufg_0                            | clkbufg_0                                | 117        
| nt_LED                                 | i2s_u/State                              | 27         
| i2s_u/N353                             | i2s_u/N353                               | 24         
| i2s_u/N347                             | i2s_u/N347_1                             | 24         
| i2s_u/N342                             | i2s_u/N342_1_3                           | 24         
| i2s_u/key_Relise_posedge/N132          | i2s_u/key_Relise_posedge/N132_0          | 20         
| i2s_u/key_Relise_posedge/_N228         | i2s_u/key_Relise_posedge/N135_13         | 19         
| i2s_u/ws_cnt [7]                       | i2s_u/ws_cnt[7]                          | 15         
| i2s_u/ws_cnt [3]                       | i2s_u/ws_cnt[3]                          | 14         
| i2s_u/ws_cnt [5]                       | i2s_u/ws_cnt[5]                          | 14         
| i2s_u/ws_cnt [8]                       | i2s_u/ws_cnt[8]                          | 13         
| i2s_u/ws_cnt [2]                       | i2s_u/ws_cnt[2]                          | 13         
| ntclkbufg_1                            | clkbufg_1                                | 12         
| i2s_u/ws_cnt [6]                       | i2s_u/ws_cnt[6]                          | 11         
| i2s_u/ws_cnt [4]                       | i2s_u/ws_cnt[4]                          | 11         
| i2s_u/ws_cnt [0]                       | i2s_u/ws_cnt[0]                          | 7          
| i2s_u/key_Relise_posedge/r_Key [0]     | i2s_u/key_Relise_posedge/r_Key[0]        | 7          
| i2s_u/key_Relise_posedge/N143 [2]      | i2s_u/key_Relise_posedge/N17_mux19_5     | 7          
| i2s_u/ws_cnt [9]                       | i2s_u/ws_cnt[9]                          | 7          
| i2s_u/key_Relise_posedge/r_Key [1]     | i2s_u/key_Relise_posedge/r_Key[1]        | 6          
| dac_u_r/count [0]                      | dac_u_r/count[0]                         | 5          
| i2s_u/key_Relise_posedge/state_1       | i2s_u/key_Relise_posedge/state_1         | 5          
| i2s_u/key_Relise_posedge/state_3       | i2s_u/key_Relise_posedge/state_3         | 5          
| i2s_u/sck_cnt [1]                      | i2s_u/sck_cnt[1]                         | 5          
| i2s_u/ws_cnt [1]                       | i2s_u/ws_cnt[1]                          | 5          
| i2s_u/sck_cnt [0]                      | i2s_u/sck_cnt[0]                         | 5          
| i2s_u/ws_cnt [10]                      | i2s_u/ws_cnt[10]                         | 5          
| dac_u_r/count [1]                      | dac_u_r/count[1]                         | 4          
| i2s_u/sck_cnt [2]                      | i2s_u/sck_cnt[2]                         | 4          
| i2s_u/sck_cnt [3]                      | i2s_u/sck_cnt[3]                         | 4          
| i2s_u/sck_cnt [4]                      | i2s_u/sck_cnt[4]                         | 4          
| i2s_u/key_Relise_posedge/cnt [0]       | i2s_u/key_Relise_posedge/cnt[0]          | 4          
| dac_u_r/count [2]                      | dac_u_r/count[2]                         | 3          
| i2s_u/key_Relise_posedge/cnt [1]       | i2s_u/key_Relise_posedge/cnt[1]          | 3          
| dac_u_r/count [3]                      | dac_u_r/count[3]                         | 3          
| dac_u_r/count [4]                      | dac_u_r/count[4]                         | 3          
| dac_u_r/count [5]                      | dac_u_r/count[5]                         | 3          
| i2s_u/N227_inv                         | i2s_u/N227_inv                           | 3          
| i2s_u/key_Relise_posedge/state_0       | i2s_u/key_Relise_posedge/state_0         | 3          
| dac_u_r/count [11]                     | dac_u_r/count[11]                        | 3          
| dac_u_r/count [10]                     | dac_u_r/count[10]                        | 3          
| dac_u_r/count [9]                      | dac_u_r/count[9]                         | 3          
| dac_u_r/count [8]                      | dac_u_r/count[8]                         | 3          
| mic_data_R[12]                         | i2s_u/R_Data[12]                         | 3          
| dac_u_r/count [7]                      | dac_u_r/count[7]                         | 3          
| dac_u_r/count [6]                      | dac_u_r/count[6]                         | 3          
| mic_data_L[12]                         | i2s_u/L_Data[12]                         | 3          
| i2s_u/shift_reg_r [18]                 | i2s_u/shift_reg_r[18]                    | 2          
| i2s_u/shift_reg_r [19]                 | i2s_u/shift_reg_r[19]                    | 2          
| i2s_u/shift_reg_r [20]                 | i2s_u/shift_reg_r[20]                    | 2          
| i2s_u/shift_reg_r [21]                 | i2s_u/shift_reg_r[21]                    | 2          
| i2s_u/shift_reg_r [22]                 | i2s_u/shift_reg_r[22]                    | 2          
| i2s_u/shift_reg_r [16]                 | i2s_u/shift_reg_r[16]                    | 2          
| i2s_u/shift_reg_r [15]                 | i2s_u/shift_reg_r[15]                    | 2          
| i2s_u/shift_reg_r [14]                 | i2s_u/shift_reg_r[14]                    | 2          
| i2s_u/shift_reg_r [13]                 | i2s_u/shift_reg_r[13]                    | 2          
| i2s_u/shift_reg_r [12]                 | i2s_u/shift_reg_r[12]                    | 2          
| i2s_u/shift_reg_l [22]                 | i2s_u/shift_reg_l[22]                    | 2          
| i2s_u/shift_reg_l [21]                 | i2s_u/shift_reg_l[21]                    | 2          
| i2s_u/shift_reg_l [20]                 | i2s_u/shift_reg_l[20]                    | 2          
| i2s_u/shift_reg_l [19]                 | i2s_u/shift_reg_l[19]                    | 2          
| i2s_u/shift_reg_l [18]                 | i2s_u/shift_reg_l[18]                    | 2          
| i2s_u/shift_reg_l [17]                 | i2s_u/shift_reg_l[17]                    | 2          
| i2s_u/shift_reg_l [16]                 | i2s_u/shift_reg_l[16]                    | 2          
| i2s_u/shift_reg_l [15]                 | i2s_u/shift_reg_l[15]                    | 2          
| i2s_u/shift_reg_l [14]                 | i2s_u/shift_reg_l[14]                    | 2          
| i2s_u/shift_reg_l [13]                 | i2s_u/shift_reg_l[13]                    | 2          
| i2s_u/shift_reg_l [12]                 | i2s_u/shift_reg_l[12]                    | 2          
| i2s_u/key_Relise_posedge/cnt [2]       | i2s_u/key_Relise_posedge/cnt[2]          | 2          
| i2s_u/key_Relise_posedge/cnt [3]       | i2s_u/key_Relise_posedge/cnt[3]          | 2          
| i2s_u/key_Relise_posedge/cnt [4]       | i2s_u/key_Relise_posedge/cnt[4]          | 2          
| i2s_u/key_Relise_posedge/cnt [5]       | i2s_u/key_Relise_posedge/cnt[5]          | 2          
| i2s_u/key_Relise_posedge/cnt [6]       | i2s_u/key_Relise_posedge/cnt[6]          | 2          
| i2s_u/key_Relise_posedge/cnt [7]       | i2s_u/key_Relise_posedge/cnt[7]          | 2          
| i2s_u/key_Relise_posedge/cnt [8]       | i2s_u/key_Relise_posedge/cnt[8]          | 2          
| i2s_u/key_Relise_posedge/cnt [9]       | i2s_u/key_Relise_posedge/cnt[9]          | 2          
| i2s_u/key_Relise_posedge/cnt [10]      | i2s_u/key_Relise_posedge/cnt[10]         | 2          
| i2s_u/key_Relise_posedge/cnt [11]      | i2s_u/key_Relise_posedge/cnt[11]         | 2          
| i2s_u/key_Relise_posedge/cnt [12]      | i2s_u/key_Relise_posedge/cnt[12]         | 2          
| i2s_u/key_Relise_posedge/cnt [13]      | i2s_u/key_Relise_posedge/cnt[13]         | 2          
| i2s_u/key_Relise_posedge/cnt [14]      | i2s_u/key_Relise_posedge/cnt[14]         | 2          
| i2s_u/key_Relise_posedge/cnt [15]      | i2s_u/key_Relise_posedge/cnt[15]         | 2          
| i2s_u/key_Relise_posedge/cnt [16]      | i2s_u/key_Relise_posedge/cnt[16]         | 2          
| i2s_u/key_Relise_posedge/cnt [17]      | i2s_u/key_Relise_posedge/cnt[17]         | 2          
| i2s_u/key_Relise_posedge/cnt [18]      | i2s_u/key_Relise_posedge/cnt[18]         | 2          
| i2s_u/key_Relise_posedge/cnt [19]      | i2s_u/key_Relise_posedge/cnt[19]         | 2          
| i2s_u/_N1028                           | i2s_u/N342_345                           | 2          
| i2s_u/Key_R_Flag                       | i2s_u/key_Relise_posedge/Key_R_Flag      | 2          
| nt_mic_sd                              | mic_sd_ibuf                              | 2          
| nt_clk50M_System                       | clk50M_System_ibuf                       | 2          
| i2s_u/key_Relise_posedge/state_2       | i2s_u/key_Relise_posedge/state_2         | 2          
| mic_data_R[13]                         | i2s_u/R_Data[13]                         | 2          
| mic_data_L[13]                         | i2s_u/L_Data[13]                         | 2          
| i2s_u/shift_reg_r [17]                 | i2s_u/shift_reg_r[17]                    | 2          
+-------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 130      | 26304         | 1                  
| LUT                   | 149      | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 9        | 240           | 4                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-------------------------------------------------------------------------------------------+
| Type       | File Name                                                                   
+-------------------------------------------------------------------------------------------+
| Input      | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/synthesize/top_syn.adf     
| Output     | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/device_map/top_map.adf     
|            | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/device_map/top_dmr.prt     
|            | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/device_map/top.dmr         
|            | E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/device_map/dmr.db          
+-------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 228 MB
Total CPU  time to dev_map completion : 0h:0m:2s
Process Total CPU  time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:3s
