VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/i2c_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: i2c_dup

# Loading Architecture Description
# Loading Architecture Description took 0.37 seconds (max_rss 80.2 MiB, delta_rss +64.9 MiB)

Timing analysis: ON
Circuit netlist file: i2c_dup.net
Circuit placement file: i2c_dup.place
Circuit routing file: i2c_dup.route
Circuit SDC file: i2c_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 4.01 seconds (max_rss 953.8 MiB, delta_rss +873.5 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/i2c_dup.blif
# Load circuit
Found constant-one generator 'po012'
# Load circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 14 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 641
    .input :     147
    .output:     142
    0-LUT  :       1
    6-LUT  :     351
  Nets  : 499
    Avg Fanout:     3.6
    Max Fanout:   116.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 2312
  Timing Graph Edges: 3484
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'i2c_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/i2c_dup.blif'.

After removing unused inputs...
	total blocks: 641, total nets: 499, total inputs: 147, total outputs: 142
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    25/641       3%                            2     7 x 5     
    50/641       7%                            3     7 x 5     
    75/641      11%                            4     8 x 6     
   100/641      15%                            5     8 x 6     
   125/641      19%                            7     9 x 7     
   150/641      23%                            8     9 x 7     
   175/641      27%                            9    10 x 7     
   200/641      31%                           11    10 x 7     
   225/641      35%                           12    10 x 7     
   250/641      39%                           14    11 x 8     
   275/641      42%                           15    11 x 8     
   300/641      46%                           17    11 x 8     
   325/641      50%                           19    11 x 8     
   350/641      54%                           20    12 x 9     
   375/641      58%                           44    12 x 9     
   400/641      62%                           69    15 x 11    
   425/641      66%                           94    19 x 14    
   450/641      70%                          119    23 x 17    
   475/641      74%                          144    26 x 19    
   500/641      78%                          169    30 x 22    
   525/641      81%                          194    34 x 25    
   550/641      85%                          219    37 x 27    
   575/641      89%                          244    40 x 30    
   600/641      93%                          269    44 x 33    
   625/641      97%                          294    48 x 36    
Incr Slack updates 1 in 2.0621e-05 sec
Full Max Req/Worst Slack updates 1 in 3.345e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.2579e-05 sec
FPGA sized to 50 x 37 (auto)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 0.99 Type: io
	Block Utilization: 0.02 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        289                               0.491349                     0.508651   
       PLL          0                                      0                            0   
       LAB         22                                26.7273                      10.1364   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 129 out of 499 nets, 370 nets not absorbed.

Netlist conversion complete.

# Packing took 0.48 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'i2c_dup.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.041424 seconds).
Warning 3: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 981.1 MiB, delta_rss +27.4 MiB)
Warning 4: Netlist contains 1 global net to non-global architecture pin connections
Warning 5: Logic block #21 (po012) has only 1 output pin 'po012.data_out[6]'. It may be a constant generator.

Pb types usage...
  io         : 289
   pad       : 289
    inpad    : 147
    outpad   : 142
  LAB        : 22
   alm       : 189
    lut      : 352
     lut6    : 352
      lut    : 352

# Create Device
## Build Device Grid
FPGA sized to 50 x 37: 1850 grid tiles (auto)

Resource usage...
	Netlist
		289	blocks of type: io
	Architecture
		292	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		22	blocks of type: LAB
	Architecture
		1353	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		16	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		66	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		4	blocks of type: M144K

Device Utilization: 0.09 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.99 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.02 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.01 seconds (max_rss 981.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:229391
OPIN->CHANX/CHANY edge count before creating direct connections: 1196288
OPIN->CHANX/CHANY edge count after creating direct connections: 1259399
CHAN->CHAN type edge count:3418366
## Build routing resource graph took 2.73 seconds (max_rss 1116.1 MiB, delta_rss +134.8 MiB)
  RR Graph Nodes: 500728
  RR Graph Edges: 4907156
# Create Device took 2.79 seconds (max_rss 1116.1 MiB, delta_rss +134.8 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 14.30 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 14.30 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 5.63 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 5.64 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)

There are 729 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 12297

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 49.1883 td_cost: 3.48479e-07
Initial placement estimated Critical Path Delay (CPD): 10.4753 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1055.32 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -10.4753 ns

Initial placement estimated setup slack histogram:
[   -1e-08: -9.9e-09)  2 (  1.4%) |***
[ -9.9e-09: -9.3e-09)  6 (  4.3%) |********
[ -9.3e-09: -8.8e-09) 11 (  7.8%) |**************
[ -8.8e-09: -8.2e-09) 16 ( 11.3%) |*********************
[ -8.2e-09: -7.6e-09) 21 ( 14.9%) |***************************
[ -7.6e-09:   -7e-09) 37 ( 26.2%) |************************************************
[   -7e-09: -6.5e-09) 27 ( 19.1%) |***********************************
[ -6.5e-09: -5.9e-09)  9 (  6.4%) |************
[ -5.9e-09: -5.3e-09)  6 (  4.3%) |********
[ -5.3e-09: -4.8e-09)  6 (  4.3%) |********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1053
Warning 6: Starting t: 105 of 311 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.6e-04   0.930      40.64 2.9923e-07  10.259  -1.02e+03  -10.259   0.456  0.0403   49.0     1.00      1053  0.200
   2    0.0 4.4e-04   0.961      36.25 3.1179e-07   8.681     -1e+03   -8.681   0.391  0.0200   49.0     1.00      2106  0.950
   3    0.0 4.2e-04   0.986      34.73 2.9875e-07   8.182       -987   -8.182   0.352  0.0097   46.6     1.35      3159  0.950
   4    0.0 4.0e-04   0.987      33.77 2.4713e-07   8.482       -983   -8.482   0.346  0.0086   42.5     1.94      4212  0.950
   5    0.0 3.8e-04   0.995      33.36 2.2505e-07   8.363       -986   -8.363   0.320  0.0033   38.5     2.53      5265  0.950
   6    0.0 3.6e-04   0.997      33.28 1.9965e-07   8.336       -978   -8.336   0.330  0.0021   33.9     3.20      6318  0.950
   7    0.0 3.4e-04   0.981      32.83 1.9028e-07   8.187       -978   -8.187   0.313  0.0114   30.1     3.75      7371  0.950
   8    0.0 3.2e-04   0.995      32.21 1.792e-07    8.039       -970   -8.039   0.318  0.0019   26.3     4.31      8424  0.950
   9    0.0 3.1e-04   0.994      32.07 1.7984e-07   7.910       -966   -7.910   0.313  0.0048   23.1     4.77      9477  0.950
  10    0.0 2.9e-04   0.990      31.81 1.5961e-07   8.010       -965   -8.010   0.299  0.0039   20.2     5.20     10530  0.950
  11    0.0 2.8e-04   0.991      31.76 1.3571e-07   8.151       -964   -8.151   0.294  0.0032   17.4     5.62     11583  0.950
  12    0.0 2.6e-04   0.988      31.69 1.3067e-07   8.129       -966   -8.129   0.271  0.0075   14.8     5.98     12636  0.950
  13    0.0 2.5e-04   0.992      31.47 1.4202e-07   7.886       -959   -7.886   0.250  0.0036   12.3     6.35     13689  0.950
  14    0.0 2.4e-04   0.988      31.14 1.2232e-07   8.009       -961   -8.009   0.280  0.0049   10.0     6.69     14742  0.950
  15    0.0 2.2e-04   0.994      31.08 1.258e-07    7.912       -956   -7.912   0.250  0.0029    8.4     6.92     15795  0.950
  16    0.0 2.1e-04   0.993      30.99 1.3305e-07   7.817       -956   -7.817   0.334  0.0032    6.8     7.16     16848  0.950
  17    0.0 2.0e-04   0.991      30.79 1.2604e-07   7.870       -963   -7.870   0.318  0.0050    6.1     7.26     17901  0.950
  18    0.0 1.9e-04   0.988      30.38 1.1433e-07   7.911       -954   -7.911   0.328  0.0046    5.3     7.37     18954  0.950
  19    0.0 1.8e-04   0.994      30.34 1.2652e-07   7.762       -952   -7.762   0.313  0.0039    4.7     7.46     20007  0.950
  20    0.0 1.7e-04   0.996      30.36 1.1062e-07   7.891       -960   -7.891   0.319  0.0027    4.1     7.54     21060  0.950
  21    0.0 1.7e-04   0.997      30.29 1.2258e-07   7.757       -952   -7.757   0.330  0.0017    3.6     7.62     22113  0.950
  22    0.0 1.6e-04   0.992      30.03 1.2226e-07   7.769       -955   -7.769   0.287  0.0026    3.2     7.67     23166  0.950
  23    0.0 1.5e-04   0.993      29.81 1.1401e-07   7.825       -954   -7.825   0.345  0.0041    2.7     7.75     24219  0.950
  24    0.0 1.4e-04   0.997      29.79 1.0286e-07   7.889       -949   -7.889   0.326  0.0017    2.5     7.78     25272  0.950
  25    0.0 1.3e-04   0.998      29.75 1.1659e-07   7.741       -947   -7.741   0.308  0.0015    2.2     7.83     26325  0.950
  26    0.0 1.3e-04   0.997      29.71 1.2717e-07   7.666       -948   -7.666   0.296  0.0024    1.9     7.87     27378  0.950
  27    0.0 1.2e-04   0.994      29.54 1.2564e-07   7.666       -948   -7.666   0.295  0.0031    1.6     7.91     28431  0.950
  28    0.0 1.2e-04   0.997      29.47 1.084e-07    7.805       -952   -7.805   0.252  0.0014    1.4     7.94     29484  0.950
  29    0.0 1.1e-04   0.998      29.47 1.1859e-07   7.688       -949   -7.688   0.284  0.0012    1.1     7.98     30537  0.950
  30    0.0 1.0e-04   0.997      29.42 1.181e-07    7.688       -948   -7.688   0.261  0.0012    1.0     8.00     31590  0.950
  31    0.0 9.9e-05   0.998      29.42 1.1584e-07   7.688       -946   -7.688   0.255  0.0013    1.0     8.00     32643  0.950
  32    0.0 9.4e-05   0.997      29.34 1.174e-07    7.679       -947   -7.679   0.238  0.0014    1.0     8.00     33696  0.950
  33    0.0 8.9e-05   0.998      29.28 1.1335e-07   7.710       -947   -7.710   0.257  0.0007    1.0     8.00     34749  0.950
  34    0.0 8.5e-05   0.996      29.25 1.1141e-07   7.727       -950   -7.727   0.236  0.0015    1.0     8.00     35802  0.950
  35    0.0 8.1e-05   0.999      29.23 1.1004e-07   7.727       -948   -7.727   0.199  0.0008    1.0     8.00     36855  0.950
  36    0.0 7.7e-05   0.999      29.14 1.138e-07    7.710       -949   -7.710   0.213  0.0008    1.0     8.00     37908  0.950
  37    0.0 7.3e-05   0.998      29.13 1.1196e-07   7.710       -947   -7.710   0.236  0.0009    1.0     8.00     38961  0.950
  38    0.0 6.9e-05   0.999      29.14 1.1491e-07   7.673       -945   -7.673   0.216  0.0006    1.0     8.00     40014  0.950
  39    0.0 6.6e-05   0.999      29.14 1.1248e-07   7.710       -949   -7.710   0.215  0.0008    1.0     8.00     41067  0.950
  40    0.0 6.2e-05   0.999      29.17 1.1412e-07   7.673       -943   -7.673   0.179  0.0007    1.0     8.00     42120  0.950
  41    0.0 5.9e-05   0.999      29.14 1.1031e-07   7.710       -943   -7.710   0.167  0.0004    1.0     8.00     43173  0.950
  42    0.0 5.6e-05   0.998      29.12 1.1275e-07   7.688       -943   -7.688   0.194  0.0014    1.0     8.00     44226  0.950
  43    0.0 5.3e-05   0.999      29.13 1.1009e-07   7.710       -946   -7.710   0.159  0.0007    1.0     8.00     45279  0.950
  44    0.0 5.1e-05   0.998      29.11 1.1199e-07   7.688       -942   -7.688   0.175  0.0009    1.0     8.00     46332  0.950
  45    0.0 4.8e-05   1.000      29.11 1.0312e-07   7.778       -945   -7.778   0.186  0.0003    1.0     8.00     47385  0.950
  46    0.0 4.6e-05   0.999      29.11 1.0931e-07   7.710       -943   -7.710   0.191  0.0004    1.0     8.00     48438  0.950
  47    0.0 4.4e-05   1.000      29.09 1.1004e-07   7.710       -945   -7.710   0.169  0.0004    1.0     8.00     49491  0.950
  48    0.0 4.1e-05   0.999      29.09 1.1337e-07   7.679       -945   -7.679   0.149  0.0005    1.0     8.00     50544  0.950
  49    0.0 3.3e-05   0.999      29.09 1.096e-07    7.710       -945   -7.710   0.144  0.0005    1.0     8.00     51597  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=29.0906, TD costs=1.13899e-07, CPD=  7.673 (ns) 
  50    0.0 2.6e-05   0.999      29.07 1.1368e-07   7.673       -944   -7.673   0.098  0.0004    1.0     8.00     52650  0.800
  51    0.0 2.1e-05   0.997      29.05 1.0893e-07   7.710       -944   -7.710   0.090  0.0010    1.0     8.00     53703  0.800
  52    0.0 1.7e-05   0.999      29.05 1.1311e-07   7.673       -942   -7.673   0.084  0.0007    1.0     8.00     54756  0.800
  53    0.0 1.4e-05   0.999      29.05 1.1289e-07   7.673       -942   -7.673   0.065  0.0006    1.0     8.00     55809  0.800
  54    0.0 0.0e+00   0.999      29.02 1.0894e-07   7.710       -942   -7.710   0.039  0.0005    1.0     8.00     56862  0.800
## Placement Quench took 0.00 seconds (max_rss 1116.1 MiB)
post-quench CPD = 7.70977 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 7273

Completed placement consistency check successfully.

Swaps called: 57173

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.6727 ns, Fmax: 130.332 MHz
Placement estimated setup Worst Negative Slack (sWNS): -7.6727 ns
Placement estimated setup Total Negative Slack (sTNS): -944.169 ns

Placement estimated setup slack histogram:
[ -7.7e-09: -7.4e-09) 20 ( 14.2%) |*****************************
[ -7.4e-09: -7.1e-09) 33 ( 23.4%) |************************************************
[ -7.1e-09: -6.8e-09) 32 ( 22.7%) |***********************************************
[ -6.8e-09: -6.4e-09) 25 ( 17.7%) |************************************
[ -6.4e-09: -6.1e-09) 12 (  8.5%) |*****************
[ -6.1e-09: -5.8e-09)  5 (  3.5%) |*******
[ -5.8e-09: -5.5e-09)  0 (  0.0%) |
[ -5.5e-09: -5.2e-09)  0 (  0.0%) |
[ -5.2e-09: -4.9e-09)  0 (  0.0%) |
[ -4.9e-09: -4.6e-09) 14 (  9.9%) |********************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 29.0906, td_cost: 1.13899e-07, 

Placement resource usage:
  io  implemented as io : 289
  LAB implemented as LAB: 22

Placement number of temperatures: 54
Placement total # of swap attempts: 57173
	Swaps accepted: 14356 (25.1 %)
	Swaps rejected: 38617 (67.5 %)
	Swaps aborted:  4200 ( 7.3 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                22.63            27.12           72.88          0.00         
                   Median                 21.90            27.28           61.54          11.18        
                   Centroid               22.25            27.18           62.62          10.20        
                   W. Centroid            22.14            28.04           62.08          9.88         
                   W. Median              1.30             10.72           69.71          19.57        
                   Crit. Uniform          0.43             6.05            93.95          0.00         
                   Feasible Region        0.43             5.24            74.19          20.56        

LAB                Uniform                1.83             5.53            94.47          0.00         
                   Median                 1.70             7.39            87.37          5.24         
                   Centroid               1.67             8.39            91.61          0.00         
                   W. Centroid            1.74             10.56           89.44          0.00         
                   W. Median              0.09             0.00            94.34          5.66         
                   Crit. Uniform          0.90             0.00            100.00         0.00         
                   Feasible Region        0.96             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000497515 seconds (0.000448602 STA, 4.8913e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0317745 seconds (0.0292578 STA, 0.0025167 slack) (57 full updates: 57 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.10 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   1 (  0.1%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)  14 (  1.9%) |**
[      0.7:      0.8)  28 (  3.8%) |***
[      0.8:      0.9) 309 ( 42.3%) |**************************************
[      0.9:        1) 378 ( 51.8%) |***********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  492722     369     729     313 ( 0.063%)    9295 ( 1.1%)    8.137     -981.8     -8.137      0.000      0.000      N/A
Incr Slack updates 57 in 0.000877639 sec
Full Max Req/Worst Slack updates 31 in 6.7925e-05 sec
Incr Max Req/Worst Slack updates 26 in 7.0209e-05 sec
Incr Criticality updates 8 in 0.000210576 sec
Full Criticality updates 49 in 0.00109557 sec
   2    0.0     0.5    7  251490     215     476     108 ( 0.022%)    9369 ( 1.1%)    8.130     -982.0     -8.130      0.000      0.000      N/A
   3    0.0     0.6    1   98393     118     336      70 ( 0.014%)    9417 ( 1.1%)    8.130     -983.8     -8.130      0.000      0.000      N/A
   4    0.0     0.8    1   52210      81     274      41 ( 0.008%)    9394 ( 1.1%)    8.095     -983.9     -8.095      0.000      0.000      N/A
   5    0.0     1.1    0   27021      45     155      27 ( 0.005%)    9425 ( 1.1%)    8.095     -983.9     -8.095      0.000      0.000      N/A
   6    0.0     1.4    0   17739      35     120      31 ( 0.006%)    9436 ( 1.1%)    8.095     -983.9     -8.095      0.000      0.000      N/A
   7    0.0     1.9    0   20046      37     129      16 ( 0.003%)    9440 ( 1.1%)    8.095     -983.9     -8.095      0.000      0.000      N/A
   8    0.0     2.4    0   14146      24      91      10 ( 0.002%)    9459 ( 1.1%)    8.095     -983.9     -8.095      0.000      0.000      N/A
   9    0.0     3.1    0    4836      14      57       8 ( 0.002%)    9463 ( 1.1%)    8.095     -983.9     -8.095      0.000      0.000      N/A
  10    0.0     4.1    0    2644       8      30       4 ( 0.001%)    9471 ( 1.1%)    8.095     -983.9     -8.095      0.000      0.000       15
  11    0.0     5.3    0    2030       4      19       2 ( 0.000%)    9467 ( 1.1%)    8.095     -983.9     -8.095      0.000      0.000       13
  12    0.0     6.9    0    2014       3      13       0 ( 0.000%)    9471 ( 1.1%)    8.095     -983.8     -8.095      0.000      0.000       13
Restoring best routing
Critical path: 8.09542 ns
Successfully routed after 12 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   1 (  0.1%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   5 (  0.7%) |*
[      0.6:      0.7)  11 (  1.5%) |*
[      0.7:      0.8)  75 ( 10.3%) |*********
[      0.8:      0.9) 380 ( 52.1%) |***********************************************
[      0.9:        1) 258 ( 35.3%) |********************************
Router Stats: total_nets_routed: 953 total_connections_routed: 2429 total_heap_pushes: 985291 total_heap_pops: 162086 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 985291 total_external_heap_pops: 162086 total_external_SOURCE_pushes: 2429 total_external_SOURCE_pops: 1371 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 2429 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 2429 total_external_SINK_pushes: 16768 total_external_SINK_pops: 16182 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 17802 total_external_IPIN_pops: 16784 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 27160 total_external_OPIN_pops: 22937 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 1522 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 1522 total_external_CHANX_pushes: 454328 total_external_CHANX_pops: 52606 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 2598 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 2598 total_external_CHANY_pushes: 466804 total_external_CHANY_pops: 52206 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 4193 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 4193 total_number_of_adding_all_rt: 17986 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.12 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 104353370
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)
Found 1306 mismatches between routing and packing results.
Fixed 582 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1116.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        289                               0.491349                     0.508651   
       PLL          0                                      0                            0   
       LAB         22                                26.7273                      10.1364   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 129 out of 499 nets, 370 nets not absorbed.


Average number of bends per net: 1.72629  Maximum # of bends: 13

Number of global nets: 1
Number of routed nets (nonglobal): 369
Wire length results (in units of 1 clb segments)...
	Total wirelength: 9471, average net length: 25.6667
	Maximum net length: 210

Wire length results in terms of physical segments...
	Total wiring segments used: 1666, average wire segments per net: 4.51490
	Maximum segments used by a net: 32
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 22

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    2 (  0.1%) |
[        0:      0.1) 3526 ( 99.9%) |**********************************************
Maximum routing channel utilization:       0.1 at (32,28)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       9   4.760      250
                         1      19   5.220      250
                         2       4   0.760      250
                         3       3   1.260      250
                         4      10   1.740      250
                         5      19   3.020      250
                         6       3   1.840      250
                         7       9   3.640      250
                         8       4   1.840      250
                         9       3   1.000      250
                        10      10   2.640      250
                        11      20   5.180      250
                        12      10   2.960      250
                        13       9   3.400      250
                        14      10   3.680      250
                        15      19   5.160      250
                        16       3   2.020      250
                        17       5   2.300      250
                        18       3   1.920      250
                        19       2   0.100      250
                        20       3   0.500      250
                        21       5   2.220      250
                        22       3   0.980      250
                        23       4   1.160      250
                        24       7   2.960      250
                        25       4   0.900      250
                        26       3   1.460      250
                        27      25   7.040      250
                        28      26   7.140      250
                        29       4   2.300      250
                        30       5   2.060      250
                        31       8   3.820      250
                        32       4   0.780      250
                        33       3   0.200      250
                        34       2   0.320      250
                        35      13   6.840      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       9   4.838      250
                         1       3   1.189      250
                         2       2   0.351      250
                         3       1   0.027      250
                         4       3   1.892      250
                         5       3   1.000      250
                         6       1   0.541      250
                         7       3   0.459      250
                         8       0   0.000      250
                         9       5   2.595      250
                        10      11   2.486      250
                        11      20   3.189      250
                        12      34   8.838      250
                        13      17   3.757      250
                        14       6   2.162      250
                        15       5   1.919      250
                        16      13   4.054      250
                        17      13   4.568      250
                        18       7   2.270      250
                        19       2   0.351      250
                        20       2   0.270      250
                        21       3   0.946      250
                        22       2   0.459      250
                        23       0   0.000      250
                        24       1   0.216      250
                        25       0   0.000      250
                        26       3   1.541      250
                        27       4   2.351      250
                        28      14   4.703      250
                        29      59  18.595      250
                        30      48  18.622      250
                        31      26   6.459      250
                        32      33   8.297      250
                        33       6   3.432      250
                        34       4   1.973      250
                        35       3   0.649      250
                        36       3   0.324      250
                        37       2   0.432      250
                        38       2   0.432      250
                        39       1   0.297      250
                        40       3   0.405      250
                        41       3   0.676      250
                        42       3   0.622      250
                        43       3   0.649      250
                        44       1   0.568      250
                        45       2   0.730      250
                        46       5   1.919      250
                        47       6   2.514      250
                        48       7   2.865      250

Total tracks in x-direction: 9000, in y-direction: 12250

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 2.88893e+07, per logic tile: 15615.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  99144
                                                      Y      4 100548
                                                      X     16   4820
                                                      Y     16   5206

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00562
                                            16       0.039

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0078
                                            16      0.0263

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00672
                             L16          0.0324

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00672
                            L16    1      0.0324

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.3e-09:  4.5e-09)  4 (  2.8%) |****
[  4.5e-09:  4.7e-09)  7 (  5.0%) |********
[  4.7e-09:  4.9e-09)  4 (  2.8%) |****
[  4.9e-09:  5.1e-09)  1 (  0.7%) |*
[  5.1e-09:  5.3e-09)  9 (  6.4%) |**********
[  5.3e-09:  5.6e-09) 20 ( 14.2%) |**********************
[  5.6e-09:  5.8e-09) 24 ( 17.0%) |**************************
[  5.8e-09:    6e-09) 44 ( 31.2%) |************************************************
[    6e-09:  6.2e-09) 23 ( 16.3%) |*************************
[  6.2e-09:  6.4e-09)  5 (  3.5%) |*****

Final critical path delay (least slack): 8.09542 ns, Fmax: 123.527 MHz
Final setup Worst Negative Slack (sWNS): -8.09542 ns
Final setup Total Negative Slack (sTNS): -983.849 ns

Final setup slack histogram:
[ -8.1e-09: -7.7e-09) 10 (  7.1%) |*************
[ -7.7e-09: -7.4e-09) 38 ( 27.0%) |************************************************
[ -7.4e-09:   -7e-09) 33 ( 23.4%) |******************************************
[   -7e-09: -6.7e-09) 27 ( 19.1%) |**********************************
[ -6.7e-09: -6.3e-09) 14 (  9.9%) |******************
[ -6.3e-09:   -6e-09)  5 (  3.5%) |******
[   -6e-09: -5.6e-09)  0 (  0.0%) |
[ -5.6e-09: -5.3e-09)  0 (  0.0%) |
[ -5.3e-09: -4.9e-09)  6 (  4.3%) |********
[ -4.9e-09: -4.6e-09)  8 (  5.7%) |**********

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.3674e-05 sec
Full Max Req/Worst Slack updates 1 in 3.506e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.5623e-05 sec
Flow timing analysis took 0.0592095 seconds (0.0554143 STA, 0.00379514 slack) (72 full updates: 58 setup, 0 hold, 14 combined).
VPR succeeded
The entire flow of VPR took 28.35 seconds (max_rss 1116.1 MiB)
Incr Slack updates 13 in 0.000180245 sec
Full Max Req/Worst Slack updates 3 in 9.495e-06 sec
Incr Max Req/Worst Slack updates 10 in 3.7232e-05 sec
Incr Criticality updates 8 in 0.000192836 sec
Full Criticality updates 5 in 0.000162976 sec
