<profile>

<section name = "Vivado HLS Report for 'pattern_generator_cross'" level="0">
<item name = "Date">Fri May 24 12:03:04 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">PATTERN_GENERATOR_CROSS_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">3.451</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">735423, 735423, 735423, 735423, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">735420, 735420, 1442, -, -, 510, no</column>
<column name=" + Loop 1.1">1440, 1440, 2, -, -, 720, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 299</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 122</column>
<column name="Register">-, -, 262, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="storemerge4_fu_275_p2">+, 0, 0, 39, 32, 32</column>
<column name="storemerge_fu_251_p2">+, 0, 0, 39, 32, 32</column>
<column name="x_1_fu_190_p2">+, 0, 0, 14, 10, 1</column>
<column name="y_1_fu_141_p2">+, 0, 0, 15, 9, 1</column>
<column name="ap_predicate_op48_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op49_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op51_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_202_p2">and, 0, 0, 2, 1, 1</column>
<column name="outputStream_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outputStream_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond5_fu_135_p2">icmp, 0, 0, 13, 9, 3</column>
<column name="exitcond_fu_184_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="outputStream_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_1_fu_147_p2">icmp, 0, 0, 13, 9, 7</column>
<column name="tmp_2_fu_163_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="tmp_4_fu_196_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="tmp_6_fu_217_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_7_fu_207_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_8_fu_153_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_9_fu_222_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="tmp_fu_158_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">or, 0, 0, 2, 1, 1</column>
<column name="or_cond7_fu_212_p2">or, 0, 0, 2, 1, 1</column>
<column name="storemerge4_v_cast_c_fu_267_p3">select, 0, 0, 2, 1, 2</column>
<column name="storemerge_v_cast_ca_fu_243_p3">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="outputStream_V_1_data_in">15, 3, 8, 24</column>
<column name="outputStream_V_1_data_out">9, 2, 8, 16</column>
<column name="outputStream_V_1_state">15, 3, 2, 6</column>
<column name="outputStream_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="tmp_5_reg_101">9, 2, 32, 64</column>
<column name="tmp_s_reg_112">9, 2, 32, 64</column>
<column name="x_reg_90">9, 2, 10, 20</column>
<column name="y_reg_79">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="dirX">1, 0, 1, 0</column>
<column name="dirY">1, 0, 1, 0</column>
<column name="lineX">32, 0, 32, 0</column>
<column name="lineX_load_reg_287">32, 0, 32, 0</column>
<column name="lineY">32, 0, 32, 0</column>
<column name="lineY_load_reg_295">32, 0, 32, 0</column>
<column name="or_cond7_reg_339">1, 0, 1, 0</column>
<column name="or_cond_reg_335">1, 0, 1, 0</column>
<column name="outputStream_V_1_payload_A">8, 0, 8, 0</column>
<column name="outputStream_V_1_payload_B">8, 0, 8, 0</column>
<column name="outputStream_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outputStream_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outputStream_V_1_state">2, 0, 2, 0</column>
<column name="tmp_1_reg_311">1, 0, 1, 0</column>
<column name="tmp_5_reg_101">32, 0, 32, 0</column>
<column name="tmp_8_reg_316">1, 0, 1, 0</column>
<column name="tmp_s_reg_112">32, 0, 32, 0</column>
<column name="x_1_reg_330">10, 0, 10, 0</column>
<column name="x_reg_90">10, 0, 10, 0</column>
<column name="y_1_reg_306">9, 0, 9, 0</column>
<column name="y_reg_79">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, pattern_generator_cross, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, pattern_generator_cross, return value</column>
<column name="outputStream_V_TDATA">out, 8, axis, outputStream_V, pointer</column>
<column name="outputStream_V_TVALID">out, 1, axis, outputStream_V, pointer</column>
<column name="outputStream_V_TREADY">in, 1, axis, outputStream_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.45</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'x'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;x&apos;, pattern_generator.cpp:31</column>
<column name="'x_cast1', pattern_generator.cpp:31">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_7', pattern_generator.cpp:35">icmp, 2.47, 2.47, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond7', pattern_generator.cpp:35">or, 0.98, 3.45, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
