5 10 101 4 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd exclude8.vcd -o exclude8.cdd -v exclude8.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" exclude8.v 10 31 1
2 1 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 13 870004 1 0 0 0 1 17 0 1 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" exclude8.v 0 20 1
2 2 17 50008 1 0 21004 0 0 1 16 0 0
2 3 17 10001 0 1 1410 0 0 1 1 a
2 4 17 10008 1 37 16 2 3
2 5 18 20002 1 0 1008 0 0 32 48 5 0
2 6 18 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 19 50008 1 0 21008 0 0 1 16 1 0
2 8 19 10001 0 1 1410 0 0 1 1 a
2 9 19 10008 1 37 1a 7 8
4 9 0 0 0
4 6 0 9 0
4 4 11 6 6
3 1 main.$u1 "main.$u1" exclude8.v 0 29 1
