// Seed: 521361981
module module_0 ();
  logic [7:0] id_1;
  assign id_1[-1] = {id_1, 1, -1};
  module_2 modCall_1 ();
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    inout supply0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input uwire id_4
);
  logic id_6;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd10
);
  parameter id_1 = -1;
  logic [-1 : 1] _id_2;
  ;
  wire [id_2 : id_2] id_3;
  logic id_4;
endmodule
module module_3 (
    output tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wire id_5,
    input supply1 id_6,
    output uwire id_7,
    input wire id_8,
    output wor id_9,
    input wire id_10,
    input tri id_11,
    output supply1 id_12,
    output wand id_13
    , id_41,
    input tri0 id_14,
    input tri1 id_15,
    output tri1 id_16,
    input tri0 id_17,
    output supply1 id_18,
    input wand id_19
    , id_42,
    input tri1 id_20,
    input uwire id_21,
    output wire id_22,
    input uwire id_23,
    input wand id_24,
    output wor id_25,
    input uwire id_26,
    input tri id_27,
    input wand id_28
    , id_43,
    output wor id_29,
    input wire id_30,
    input tri0 id_31,
    input wand id_32,
    input wand id_33,
    input tri id_34,
    output wand id_35,
    output wand id_36,
    input wire id_37,
    input wor id_38,
    output supply1 id_39
);
endmodule
module module_4 #(
    parameter id_23 = 32'd90,
    parameter id_33 = 32'd83
) (
    input supply1 id_0,
    output logic id_1,
    output uwire id_2
    , id_39,
    input wire id_3,
    input wire id_4,
    output tri0 id_5,
    output tri id_6,
    output tri1 id_7,
    input wire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output wor id_13,
    output logic id_14,
    input tri0 id_15,
    output supply1 id_16,
    output wand id_17,
    output wor id_18,
    output wire id_19,
    output wor id_20,
    input tri id_21,
    input supply0 id_22,
    input tri0 _id_23,
    input supply1 id_24,
    input tri id_25,
    input tri1 id_26,
    input tri0 id_27,
    input wor id_28,
    output supply1 id_29,
    input wire id_30,
    input wand id_31,
    input wor id_32,
    output wor _id_33,
    input tri1 id_34,
    input wire id_35,
    output uwire id_36,
    output wand id_37
);
  logic [id_33 : -1] id_40;
  ;
  always @(id_11) begin : LABEL_0
    `define pp_41 0
    id_1 <= 1;
    id_14 = -1;
  end
  wire [-1 : id_23] id_42;
  module_3 modCall_1 (
      id_6,
      id_0,
      id_32,
      id_21,
      id_19,
      id_12,
      id_10,
      id_9,
      id_24,
      id_13,
      id_25,
      id_34,
      id_37,
      id_36,
      id_21,
      id_26,
      id_17,
      id_25,
      id_29,
      id_25,
      id_27,
      id_22,
      id_17,
      id_34,
      id_10,
      id_13,
      id_24,
      id_0,
      id_30,
      id_13,
      id_34,
      id_10,
      id_31,
      id_30,
      id_12,
      id_18,
      id_7,
      id_4,
      id_3,
      id_37
  );
  assign modCall_1.id_35 = 0;
endmodule
