;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SW */
SW__0__DR EQU CYREG_GPIO_PRT2_DR
SW__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SW__0__HSIOM_MASK EQU 0x000000F0
SW__0__HSIOM_SHIFT EQU 4
SW__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW__0__INTR EQU CYREG_GPIO_PRT2_INTR
SW__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW__0__MASK EQU 0x02
SW__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW__0__PC EQU CYREG_GPIO_PRT2_PC
SW__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SW__0__PORT EQU 2
SW__0__PS EQU CYREG_GPIO_PRT2_PS
SW__0__SHIFT EQU 1
SW__1__DR EQU CYREG_GPIO_PRT2_DR
SW__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SW__1__HSIOM_MASK EQU 0x00000F00
SW__1__HSIOM_SHIFT EQU 8
SW__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW__1__INTR EQU CYREG_GPIO_PRT2_INTR
SW__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW__1__MASK EQU 0x04
SW__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW__1__PC EQU CYREG_GPIO_PRT2_PC
SW__1__PC2 EQU CYREG_GPIO_PRT2_PC2
SW__1__PORT EQU 2
SW__1__PS EQU CYREG_GPIO_PRT2_PS
SW__1__SHIFT EQU 2
SW__DR EQU CYREG_GPIO_PRT2_DR
SW__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW__INTR EQU CYREG_GPIO_PRT2_INTR
SW__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW__MASK EQU 0x06
SW__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW__PC EQU CYREG_GPIO_PRT2_PC
SW__PC2 EQU CYREG_GPIO_PRT2_PC2
SW__PORT EQU 2
SW__PS EQU CYREG_GPIO_PRT2_PS
SW__SHIFT EQU 1
SW__SNAP EQU CYREG_GPIO_PRT2_INTR

/* CPS */
CPS__0__DR EQU CYREG_GPIO_PRT0_DR
CPS__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CPS__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CPS__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CPS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CPS__0__HSIOM_MASK EQU 0x0000F000
CPS__0__HSIOM_SHIFT EQU 12
CPS__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CPS__0__INTR EQU CYREG_GPIO_PRT0_INTR
CPS__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CPS__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CPS__0__MASK EQU 0x08
CPS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CPS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CPS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CPS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CPS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CPS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CPS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CPS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CPS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CPS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CPS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CPS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CPS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CPS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CPS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CPS__0__PC EQU CYREG_GPIO_PRT0_PC
CPS__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CPS__0__PORT EQU 0
CPS__0__PS EQU CYREG_GPIO_PRT0_PS
CPS__0__SHIFT EQU 3
CPS__DR EQU CYREG_GPIO_PRT0_DR
CPS__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CPS__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CPS__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CPS__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CPS__INTR EQU CYREG_GPIO_PRT0_INTR
CPS__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CPS__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CPS__MASK EQU 0x08
CPS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CPS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CPS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CPS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CPS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CPS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CPS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CPS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CPS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CPS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CPS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CPS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CPS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CPS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CPS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CPS__PC EQU CYREG_GPIO_PRT0_PC
CPS__PC2 EQU CYREG_GPIO_PRT0_PC2
CPS__PORT EQU 0
CPS__PS EQU CYREG_GPIO_PRT0_PS
CPS__SHIFT EQU 3

/* CSD */
CSD__0__DR EQU CYREG_GPIO_PRT0_DR
CSD__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CSD__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CSD__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CSD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CSD__0__HSIOM_MASK EQU 0x00000F00
CSD__0__HSIOM_SHIFT EQU 8
CSD__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CSD__0__INTR EQU CYREG_GPIO_PRT0_INTR
CSD__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CSD__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CSD__0__MASK EQU 0x04
CSD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CSD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CSD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CSD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CSD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CSD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CSD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CSD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CSD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CSD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CSD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CSD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CSD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CSD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CSD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CSD__0__PC EQU CYREG_GPIO_PRT0_PC
CSD__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CSD__0__PORT EQU 0
CSD__0__PS EQU CYREG_GPIO_PRT0_PS
CSD__0__SHIFT EQU 2
CSD__DR EQU CYREG_GPIO_PRT0_DR
CSD__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CSD__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CSD__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CSD__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CSD__INTR EQU CYREG_GPIO_PRT0_INTR
CSD__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CSD__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CSD__MASK EQU 0x04
CSD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CSD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CSD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CSD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CSD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CSD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CSD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CSD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CSD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CSD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CSD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CSD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CSD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CSD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CSD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CSD__PC EQU CYREG_GPIO_PRT0_PC
CSD__PC2 EQU CYREG_GPIO_PRT0_PC2
CSD__PORT EQU 0
CSD__PS EQU CYREG_GPIO_PRT0_PS
CSD__SHIFT EQU 2

/* EF1 */
EF1__0__DR EQU CYREG_GPIO_PRT2_DR
EF1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EF1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EF1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EF1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EF1__0__HSIOM_MASK EQU 0x0000F000
EF1__0__HSIOM_SHIFT EQU 12
EF1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EF1__0__INTR EQU CYREG_GPIO_PRT2_INTR
EF1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EF1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EF1__0__MASK EQU 0x08
EF1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EF1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EF1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EF1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EF1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EF1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EF1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EF1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EF1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EF1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EF1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EF1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EF1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EF1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EF1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EF1__0__PC EQU CYREG_GPIO_PRT2_PC
EF1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
EF1__0__PORT EQU 2
EF1__0__PS EQU CYREG_GPIO_PRT2_PS
EF1__0__SHIFT EQU 3
EF1__DR EQU CYREG_GPIO_PRT2_DR
EF1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EF1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EF1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EF1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EF1__INTR EQU CYREG_GPIO_PRT2_INTR
EF1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EF1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EF1__MASK EQU 0x08
EF1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EF1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EF1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EF1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EF1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EF1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EF1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EF1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EF1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EF1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EF1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EF1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EF1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EF1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EF1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EF1__PC EQU CYREG_GPIO_PRT2_PC
EF1__PC2 EQU CYREG_GPIO_PRT2_PC2
EF1__PORT EQU 2
EF1__PS EQU CYREG_GPIO_PRT2_PS
EF1__SHIFT EQU 3

/* EF2 */
EF2__0__DR EQU CYREG_GPIO_PRT2_DR
EF2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EF2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EF2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EF2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EF2__0__HSIOM_MASK EQU 0x000F0000
EF2__0__HSIOM_SHIFT EQU 16
EF2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EF2__0__INTR EQU CYREG_GPIO_PRT2_INTR
EF2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EF2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EF2__0__MASK EQU 0x10
EF2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EF2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EF2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EF2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EF2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EF2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EF2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EF2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EF2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EF2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EF2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EF2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EF2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EF2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EF2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EF2__0__PC EQU CYREG_GPIO_PRT2_PC
EF2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
EF2__0__PORT EQU 2
EF2__0__PS EQU CYREG_GPIO_PRT2_PS
EF2__0__SHIFT EQU 4
EF2__DR EQU CYREG_GPIO_PRT2_DR
EF2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EF2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EF2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EF2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EF2__INTR EQU CYREG_GPIO_PRT2_INTR
EF2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EF2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EF2__MASK EQU 0x10
EF2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
EF2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
EF2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
EF2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
EF2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
EF2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
EF2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
EF2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
EF2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
EF2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
EF2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
EF2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
EF2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
EF2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
EF2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
EF2__PC EQU CYREG_GPIO_PRT2_PC
EF2__PC2 EQU CYREG_GPIO_PRT2_PC2
EF2__PORT EQU 2
EF2__PS EQU CYREG_GPIO_PRT2_PS
EF2__SHIFT EQU 4

/* I2C */
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x200
I2C_SCB_IRQ__INTC_NUMBER EQU 9
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
I2C_SCBCLK__DIV_ID EQU 0x00000040
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_scl__0__DR EQU CYREG_GPIO_PRT0_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x00F00000
I2C_scl__0__HSIOM_SHIFT EQU 20
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MISO EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_TX EQU 9
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_scl__0__MASK EQU 0x20
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_scl__0__PC EQU CYREG_GPIO_PRT0_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_scl__0__PORT EQU 0
I2C_scl__0__PS EQU CYREG_GPIO_PRT0_PS
I2C_scl__0__SHIFT EQU 5
I2C_scl__DR EQU CYREG_GPIO_PRT0_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_scl__MASK EQU 0x20
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_scl__PC EQU CYREG_GPIO_PRT0_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_scl__PORT EQU 0
I2C_scl__PS EQU CYREG_GPIO_PRT0_PS
I2C_scl__SHIFT EQU 5
I2C_sda__0__DR EQU CYREG_GPIO_PRT0_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000F0000
I2C_sda__0__HSIOM_SHIFT EQU 16
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MOSI EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_RX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_sda__0__MASK EQU 0x10
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__0__PC EQU CYREG_GPIO_PRT0_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_sda__0__PORT EQU 0
I2C_sda__0__PS EQU CYREG_GPIO_PRT0_PS
I2C_sda__0__SHIFT EQU 4
I2C_sda__DR EQU CYREG_GPIO_PRT0_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_sda__MASK EQU 0x10
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__PC EQU CYREG_GPIO_PRT0_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_sda__PORT EQU 0
I2C_sda__PS EQU CYREG_GPIO_PRT0_PS
I2C_sda__SHIFT EQU 4

/* Rx2 */
Rx2__0__DR EQU CYREG_GPIO_PRT3_DR
Rx2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Rx2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Rx2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Rx2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rx2__0__HSIOM_MASK EQU 0x000F0000
Rx2__0__HSIOM_SHIFT EQU 16
Rx2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Rx2__0__INTR EQU CYREG_GPIO_PRT3_INTR
Rx2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Rx2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Rx2__0__MASK EQU 0x10
Rx2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rx2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rx2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rx2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rx2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rx2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rx2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rx2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rx2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rx2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rx2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rx2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rx2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rx2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rx2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rx2__0__PC EQU CYREG_GPIO_PRT3_PC
Rx2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Rx2__0__PORT EQU 3
Rx2__0__PS EQU CYREG_GPIO_PRT3_PS
Rx2__0__SHIFT EQU 4
Rx2__DR EQU CYREG_GPIO_PRT3_DR
Rx2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Rx2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Rx2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Rx2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Rx2__INTR EQU CYREG_GPIO_PRT3_INTR
Rx2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Rx2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Rx2__MASK EQU 0x10
Rx2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rx2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rx2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rx2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rx2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rx2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rx2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rx2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rx2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rx2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rx2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rx2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rx2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rx2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rx2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rx2__PC EQU CYREG_GPIO_PRT3_PC
Rx2__PC2 EQU CYREG_GPIO_PRT3_PC2
Rx2__PORT EQU 3
Rx2__PS EQU CYREG_GPIO_PRT3_PS
Rx2__SHIFT EQU 4

/* SW2 */
SW2__0__DR EQU CYREG_GPIO_PRT1_DR
SW2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SW2__0__HSIOM_MASK EQU 0x000F0000
SW2__0__HSIOM_SHIFT EQU 16
SW2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__0__INTR EQU CYREG_GPIO_PRT1_INTR
SW2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW2__0__MASK EQU 0x10
SW2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW2__0__PC EQU CYREG_GPIO_PRT1_PC
SW2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SW2__0__PORT EQU 1
SW2__0__PS EQU CYREG_GPIO_PRT1_PS
SW2__0__SHIFT EQU 4
SW2__1__DR EQU CYREG_GPIO_PRT1_DR
SW2__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW2__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW2__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW2__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SW2__1__HSIOM_MASK EQU 0x00F00000
SW2__1__HSIOM_SHIFT EQU 20
SW2__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__1__INTR EQU CYREG_GPIO_PRT1_INTR
SW2__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW2__1__MASK EQU 0x20
SW2__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW2__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW2__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW2__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW2__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW2__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW2__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW2__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW2__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW2__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW2__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW2__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW2__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW2__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW2__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW2__1__PC EQU CYREG_GPIO_PRT1_PC
SW2__1__PC2 EQU CYREG_GPIO_PRT1_PC2
SW2__1__PORT EQU 1
SW2__1__PS EQU CYREG_GPIO_PRT1_PS
SW2__1__SHIFT EQU 5
SW2__DR EQU CYREG_GPIO_PRT1_DR
SW2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__INTR EQU CYREG_GPIO_PRT1_INTR
SW2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW2__MASK EQU 0x30
SW2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW2__PC EQU CYREG_GPIO_PRT1_PC
SW2__PC2 EQU CYREG_GPIO_PRT1_PC2
SW2__PORT EQU 1
SW2__PS EQU CYREG_GPIO_PRT1_PS
SW2__SHIFT EQU 4
SW2__SNAP EQU CYREG_GPIO_PRT1_INTR

/* TBD */
TBD__0__DR EQU CYREG_GPIO_PRT3_DR
TBD__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
TBD__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
TBD__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
TBD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
TBD__0__HSIOM_MASK EQU 0x0000000F
TBD__0__HSIOM_SHIFT EQU 0
TBD__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
TBD__0__INTR EQU CYREG_GPIO_PRT3_INTR
TBD__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
TBD__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
TBD__0__MASK EQU 0x01
TBD__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
TBD__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
TBD__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
TBD__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
TBD__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
TBD__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
TBD__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
TBD__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
TBD__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
TBD__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
TBD__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
TBD__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
TBD__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
TBD__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
TBD__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
TBD__0__PC EQU CYREG_GPIO_PRT3_PC
TBD__0__PC2 EQU CYREG_GPIO_PRT3_PC2
TBD__0__PORT EQU 3
TBD__0__PS EQU CYREG_GPIO_PRT3_PS
TBD__0__SHIFT EQU 0
TBD__DR EQU CYREG_GPIO_PRT3_DR
TBD__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
TBD__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
TBD__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
TBD__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
TBD__INTR EQU CYREG_GPIO_PRT3_INTR
TBD__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
TBD__INTSTAT EQU CYREG_GPIO_PRT3_INTR
TBD__MASK EQU 0x01
TBD__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
TBD__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
TBD__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
TBD__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
TBD__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
TBD__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
TBD__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
TBD__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
TBD__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
TBD__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
TBD__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
TBD__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
TBD__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
TBD__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
TBD__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
TBD__PC EQU CYREG_GPIO_PRT3_PC
TBD__PC2 EQU CYREG_GPIO_PRT3_PC2
TBD__PORT EQU 3
TBD__PS EQU CYREG_GPIO_PRT3_PS
TBD__SHIFT EQU 0

/* Tx2 */
Tx2__0__DR EQU CYREG_GPIO_PRT3_DR
Tx2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Tx2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Tx2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Tx2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Tx2__0__HSIOM_MASK EQU 0x00F00000
Tx2__0__HSIOM_SHIFT EQU 20
Tx2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Tx2__0__INTR EQU CYREG_GPIO_PRT3_INTR
Tx2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Tx2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Tx2__0__MASK EQU 0x20
Tx2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Tx2__0__OUT_SEL_SHIFT EQU 10
Tx2__0__OUT_SEL_VAL EQU 1
Tx2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Tx2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Tx2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Tx2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Tx2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Tx2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Tx2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Tx2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Tx2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Tx2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Tx2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Tx2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Tx2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Tx2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Tx2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Tx2__0__PC EQU CYREG_GPIO_PRT3_PC
Tx2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Tx2__0__PORT EQU 3
Tx2__0__PS EQU CYREG_GPIO_PRT3_PS
Tx2__0__SHIFT EQU 5
Tx2__DR EQU CYREG_GPIO_PRT3_DR
Tx2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Tx2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Tx2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Tx2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Tx2__INTR EQU CYREG_GPIO_PRT3_INTR
Tx2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Tx2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Tx2__MASK EQU 0x20
Tx2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Tx2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Tx2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Tx2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Tx2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Tx2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Tx2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Tx2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Tx2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Tx2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Tx2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Tx2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Tx2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Tx2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Tx2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Tx2__PC EQU CYREG_GPIO_PRT3_PC
Tx2__PC2 EQU CYREG_GPIO_PRT3_PC2
Tx2__PORT EQU 3
Tx2__PS EQU CYREG_GPIO_PRT3_PS
Tx2__SHIFT EQU 5

/* LEDB */
LEDB__0__DR EQU CYREG_GPIO_PRT3_DR
LEDB__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LEDB__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LEDB__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LEDB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LEDB__0__HSIOM_MASK EQU 0xF0000000
LEDB__0__HSIOM_SHIFT EQU 28
LEDB__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LEDB__0__INTR EQU CYREG_GPIO_PRT3_INTR
LEDB__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LEDB__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LEDB__0__MASK EQU 0x80
LEDB__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LEDB__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LEDB__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LEDB__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LEDB__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LEDB__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LEDB__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LEDB__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LEDB__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LEDB__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LEDB__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LEDB__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LEDB__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LEDB__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LEDB__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LEDB__0__PC EQU CYREG_GPIO_PRT3_PC
LEDB__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LEDB__0__PORT EQU 3
LEDB__0__PS EQU CYREG_GPIO_PRT3_PS
LEDB__0__SHIFT EQU 7
LEDB__DR EQU CYREG_GPIO_PRT3_DR
LEDB__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LEDB__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LEDB__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LEDB__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LEDB__INTR EQU CYREG_GPIO_PRT3_INTR
LEDB__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LEDB__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LEDB__MASK EQU 0x80
LEDB__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LEDB__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LEDB__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LEDB__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LEDB__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LEDB__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LEDB__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LEDB__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LEDB__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LEDB__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LEDB__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LEDB__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LEDB__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LEDB__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LEDB__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LEDB__PC EQU CYREG_GPIO_PRT3_PC
LEDB__PC2 EQU CYREG_GPIO_PRT3_PC2
LEDB__PORT EQU 3
LEDB__PS EQU CYREG_GPIO_PRT3_PS
LEDB__SHIFT EQU 7

/* LEDG */
LEDG__0__DR EQU CYREG_GPIO_PRT3_DR
LEDG__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LEDG__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LEDG__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LEDG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LEDG__0__HSIOM_MASK EQU 0x0F000000
LEDG__0__HSIOM_SHIFT EQU 24
LEDG__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LEDG__0__INTR EQU CYREG_GPIO_PRT3_INTR
LEDG__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LEDG__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LEDG__0__MASK EQU 0x40
LEDG__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LEDG__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LEDG__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LEDG__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LEDG__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LEDG__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LEDG__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LEDG__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LEDG__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LEDG__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LEDG__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LEDG__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LEDG__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LEDG__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LEDG__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LEDG__0__PC EQU CYREG_GPIO_PRT3_PC
LEDG__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LEDG__0__PORT EQU 3
LEDG__0__PS EQU CYREG_GPIO_PRT3_PS
LEDG__0__SHIFT EQU 6
LEDG__DR EQU CYREG_GPIO_PRT3_DR
LEDG__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LEDG__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LEDG__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LEDG__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LEDG__INTR EQU CYREG_GPIO_PRT3_INTR
LEDG__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LEDG__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LEDG__MASK EQU 0x40
LEDG__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LEDG__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LEDG__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LEDG__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LEDG__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LEDG__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LEDG__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LEDG__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LEDG__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LEDG__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LEDG__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LEDG__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LEDG__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LEDG__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LEDG__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LEDG__PC EQU CYREG_GPIO_PRT3_PC
LEDG__PC2 EQU CYREG_GPIO_PRT3_PC2
LEDG__PORT EQU 3
LEDG__PS EQU CYREG_GPIO_PRT3_PS
LEDG__SHIFT EQU 6

/* LEDR */
LEDR__0__DR EQU CYREG_GPIO_PRT2_DR
LEDR__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LEDR__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LEDR__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LEDR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LEDR__0__HSIOM_MASK EQU 0x0F000000
LEDR__0__HSIOM_SHIFT EQU 24
LEDR__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDR__0__INTR EQU CYREG_GPIO_PRT2_INTR
LEDR__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDR__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LEDR__0__MASK EQU 0x40
LEDR__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LEDR__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LEDR__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LEDR__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LEDR__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LEDR__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LEDR__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LEDR__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LEDR__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LEDR__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LEDR__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LEDR__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LEDR__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LEDR__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LEDR__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LEDR__0__PC EQU CYREG_GPIO_PRT2_PC
LEDR__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LEDR__0__PORT EQU 2
LEDR__0__PS EQU CYREG_GPIO_PRT2_PS
LEDR__0__SHIFT EQU 6
LEDR__DR EQU CYREG_GPIO_PRT2_DR
LEDR__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LEDR__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LEDR__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LEDR__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDR__INTR EQU CYREG_GPIO_PRT2_INTR
LEDR__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LEDR__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LEDR__MASK EQU 0x40
LEDR__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LEDR__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LEDR__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LEDR__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LEDR__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LEDR__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LEDR__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LEDR__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LEDR__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LEDR__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LEDR__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LEDR__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LEDR__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LEDR__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LEDR__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LEDR__PC EQU CYREG_GPIO_PRT2_PC
LEDR__PC2 EQU CYREG_GPIO_PRT2_PC2
LEDR__PORT EQU 2
LEDR__PS EQU CYREG_GPIO_PRT2_PS
LEDR__SHIFT EQU 6

/* TXEN */
TXEN__0__DR EQU CYREG_GPIO_PRT1_DR
TXEN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
TXEN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
TXEN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
TXEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
TXEN__0__HSIOM_MASK EQU 0x00000F00
TXEN__0__HSIOM_SHIFT EQU 8
TXEN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
TXEN__0__INTR EQU CYREG_GPIO_PRT1_INTR
TXEN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
TXEN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
TXEN__0__MASK EQU 0x04
TXEN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TXEN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TXEN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TXEN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TXEN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TXEN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TXEN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TXEN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TXEN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TXEN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TXEN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TXEN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TXEN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TXEN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TXEN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TXEN__0__PC EQU CYREG_GPIO_PRT1_PC
TXEN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
TXEN__0__PORT EQU 1
TXEN__0__PS EQU CYREG_GPIO_PRT1_PS
TXEN__0__SHIFT EQU 2
TXEN__DR EQU CYREG_GPIO_PRT1_DR
TXEN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
TXEN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
TXEN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
TXEN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
TXEN__INTR EQU CYREG_GPIO_PRT1_INTR
TXEN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
TXEN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
TXEN__MASK EQU 0x04
TXEN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TXEN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TXEN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TXEN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TXEN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TXEN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TXEN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TXEN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TXEN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TXEN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TXEN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TXEN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TXEN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TXEN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TXEN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TXEN__PC EQU CYREG_GPIO_PRT1_PC
TXEN__PC2 EQU CYREG_GPIO_PRT1_PC2
TXEN__PORT EQU 1
TXEN__PS EQU CYREG_GPIO_PRT1_PS
TXEN__SHIFT EQU 2

/* blue */
blue_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
blue_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
blue_bless_isr__INTC_MASK EQU 0x1000
blue_bless_isr__INTC_NUMBER EQU 12
blue_bless_isr__INTC_PRIOR_MASK EQU 0xC0
blue_bless_isr__INTC_PRIOR_NUM EQU 3
blue_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
blue_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
blue_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
blue_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
blue_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
blue_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
blue_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
blue_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
blue_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
blue_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
blue_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
blue_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
blue_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
blue_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
blue_cy_m0s8_ble__AGC_GAIN_COMP_1 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_1
blue_cy_m0s8_ble__AGC_GAIN_COMP_2 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_2
blue_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
blue_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
blue_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
blue_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
blue_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
blue_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
blue_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
blue_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
blue_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
blue_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
blue_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
blue_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
blue_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
blue_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
blue_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
blue_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
blue_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
blue_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
blue_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
blue_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
blue_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
blue_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
blue_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
blue_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
blue_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
blue_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
blue_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
blue_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
blue_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
blue_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
blue_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
blue_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
blue_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
blue_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
blue_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
blue_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
blue_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
blue_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
blue_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
blue_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
blue_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
blue_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR_DLE
blue_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
blue_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
blue_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR_DLE
blue_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
blue_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
blue_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
blue_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
blue_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
blue_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
blue_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
blue_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
blue_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
blue_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
blue_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
blue_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
blue_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
blue_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
blue_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
blue_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
blue_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
blue_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
blue_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
blue_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
blue_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
blue_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
blue_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
blue_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
blue_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
blue_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
blue_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
blue_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
blue_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
blue_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
blue_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
blue_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
blue_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
blue_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
blue_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
blue_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
blue_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
blue_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
blue_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
blue_cy_m0s8_ble__DEV_PA_ADDR_H EQU CYREG_BLE_BLELL_DEV_PA_ADDR_H
blue_cy_m0s8_ble__DEV_PA_ADDR_L EQU CYREG_BLE_BLELL_DEV_PA_ADDR_L
blue_cy_m0s8_ble__DEV_PA_ADDR_M EQU CYREG_BLE_BLELL_DEV_PA_ADDR_M
blue_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
blue_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
blue_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
blue_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
blue_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
blue_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
blue_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
blue_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
blue_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
blue_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
blue_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
blue_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
blue_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
blue_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
blue_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
blue_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
blue_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
blue_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
blue_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
blue_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
blue_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
blue_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
blue_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
blue_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
blue_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
blue_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
blue_cy_m0s8_ble__ENC_MEM_BASE_ADDR EQU CYREG_BLE_BLELL_ENC_MEM_BASE_ADDR
blue_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
blue_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
blue_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
blue_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
blue_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
blue_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
blue_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
blue_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
blue_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
blue_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
blue_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
blue_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
blue_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
blue_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
blue_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
blue_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
blue_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
blue_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
blue_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
blue_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
blue_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
blue_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
blue_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
blue_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
blue_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
blue_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
blue_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
blue_cy_m0s8_ble__LE_RF_TEST_MODE_EXT EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE_EXT
blue_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
blue_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
blue_cy_m0s8_ble__LL_CONTROL EQU CYREG_BLE_BLELL_LL_CONTROL
blue_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
blue_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
blue_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
blue_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
blue_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
blue_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
blue_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
blue_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
blue_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
blue_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
blue_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
blue_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
blue_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
blue_cy_m0s8_ble__PA_RSSI_NEW EQU CYREG_BLE_BLERD_PA_RSSI_NEW
blue_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
blue_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
blue_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
blue_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
blue_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
blue_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
blue_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
blue_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
blue_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
blue_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
blue_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
blue_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
blue_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
blue_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
blue_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
blue_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
blue_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
blue_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
blue_cy_m0s8_ble__RSLV_LIST_ENABLE0 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE0
blue_cy_m0s8_ble__RSLV_LIST_ENABLE1 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE1
blue_cy_m0s8_ble__RSLV_LIST_ENABLE2 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE2
blue_cy_m0s8_ble__RSLV_LIST_ENABLE3 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE3
blue_cy_m0s8_ble__RSLV_LIST_ENABLE4 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE4
blue_cy_m0s8_ble__RSLV_LIST_ENABLE5 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE5
blue_cy_m0s8_ble__RSLV_LIST_ENABLE6 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE6
blue_cy_m0s8_ble__RSLV_LIST_ENABLE7 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE7
blue_cy_m0s8_ble__RSLV_LIST_PEER_IDNTT_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_IDNTT_BASE_ADDR
blue_cy_m0s8_ble__RSLV_LIST_PEER_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_RPA_BASE_ADDR
blue_cy_m0s8_ble__RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR
blue_cy_m0s8_ble__RSLV_LIST_TX_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_TX_INIT_RPA_BASE_ADDR
blue_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
blue_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
blue_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
blue_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
blue_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
blue_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
blue_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
blue_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
blue_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
blue_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
blue_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
blue_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
blue_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
blue_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
blue_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
blue_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
blue_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
blue_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
blue_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
blue_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
blue_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
blue_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
blue_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
blue_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
blue_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
blue_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
blue_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
blue_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
blue_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
blue_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
blue_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
blue_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
blue_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
blue_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
blue_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
blue_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
blue_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
blue_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
blue_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
blue_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
blue_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
blue_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
blue_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
blue_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
blue_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
blue_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
blue_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* UART2 */
UART2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
UART2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
UART2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
UART2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
UART2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
UART2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
UART2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
UART2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
UART2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL1
UART2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL1
UART2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK1
UART2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
UART2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK1
UART2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST1
UART2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
UART2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
UART2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
UART2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
UART2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
UART2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
UART2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
UART2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A01
UART2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A11
UART2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
UART2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D01
UART2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D11
UART2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
UART2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F01
UART2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F11
UART2_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART2_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
UART2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
UART2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART2_BUART_sRX_RxSts__3__POS EQU 3
UART2_BUART_sRX_RxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
UART2_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
UART2_BUART_sRX_RxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
UART2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART2_BUART_sRX_RxSts__4__POS EQU 4
UART2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART2_BUART_sRX_RxSts__5__POS EQU 5
UART2_BUART_sRX_RxSts__MASK EQU 0x38
UART2_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK0
UART2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
UART2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST0
UART2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A3
UART2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A03
UART2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A13
UART2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D3
UART2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D03
UART2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D13
UART2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F3
UART2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F03
UART2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F13
UART2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
UART2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
UART2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
UART2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
UART2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
UART2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
UART2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
UART2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A02
UART2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A12
UART2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
UART2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D02
UART2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D12
UART2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
UART2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F02
UART2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F12
UART2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART2_BUART_sTX_TxSts__0__POS EQU 0
UART2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART2_BUART_sTX_TxSts__1__POS EQU 1
UART2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
UART2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART2_BUART_sTX_TxSts__2__POS EQU 2
UART2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART2_BUART_sTX_TxSts__3__POS EQU 3
UART2_BUART_sTX_TxSts__MASK EQU 0x0F
UART2_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK2
UART2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST2
UART2_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
UART2_IntClock__DIV_ID EQU 0x00000041
UART2_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART2_IntClock__PA_DIV_ID EQU 0x000000FF
UART2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART2_RXInternalInterrupt__INTC_MASK EQU 0x08
UART2_RXInternalInterrupt__INTC_NUMBER EQU 3
UART2_RXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC0000000
UART2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
UART2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* WdtIsr */
WdtIsr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WdtIsr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WdtIsr__INTC_MASK EQU 0x100
WdtIsr__INTC_NUMBER EQU 8
WdtIsr__INTC_PRIOR_MASK EQU 0xC0
WdtIsr__INTC_PRIOR_NUM EQU 3
WdtIsr__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
WdtIsr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WdtIsr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_SW */
isr_SW__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_SW__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_SW__INTC_MASK EQU 0x04
isr_SW__INTC_NUMBER EQU 2
isr_SW__INTC_PRIOR_MASK EQU 0xC00000
isr_SW__INTC_PRIOR_NUM EQU 3
isr_SW__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_SW__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_SW__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
Clock_1__DIV_ID EQU 0x00000043
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_1__PA_DIV_ID EQU 0x000000FF

/* RTC_RST */
RTC_RST__0__DR EQU CYREG_GPIO_PRT1_DR
RTC_RST__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RTC_RST__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RTC_RST__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RTC_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RTC_RST__0__HSIOM_MASK EQU 0x0000000F
RTC_RST__0__HSIOM_SHIFT EQU 0
RTC_RST__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RTC_RST__0__INTR EQU CYREG_GPIO_PRT1_INTR
RTC_RST__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RTC_RST__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RTC_RST__0__MASK EQU 0x01
RTC_RST__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RTC_RST__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RTC_RST__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RTC_RST__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RTC_RST__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RTC_RST__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RTC_RST__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RTC_RST__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RTC_RST__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RTC_RST__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RTC_RST__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RTC_RST__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RTC_RST__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RTC_RST__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RTC_RST__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RTC_RST__0__PC EQU CYREG_GPIO_PRT1_PC
RTC_RST__0__PC2 EQU CYREG_GPIO_PRT1_PC2
RTC_RST__0__PORT EQU 1
RTC_RST__0__PS EQU CYREG_GPIO_PRT1_PS
RTC_RST__0__SHIFT EQU 0
RTC_RST__DR EQU CYREG_GPIO_PRT1_DR
RTC_RST__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RTC_RST__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RTC_RST__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RTC_RST__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RTC_RST__INTR EQU CYREG_GPIO_PRT1_INTR
RTC_RST__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RTC_RST__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RTC_RST__MASK EQU 0x01
RTC_RST__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RTC_RST__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RTC_RST__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RTC_RST__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RTC_RST__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RTC_RST__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RTC_RST__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RTC_RST__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RTC_RST__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RTC_RST__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RTC_RST__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RTC_RST__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RTC_RST__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RTC_RST__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RTC_RST__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RTC_RST__PC EQU CYREG_GPIO_PRT1_PC
RTC_RST__PC2 EQU CYREG_GPIO_PRT1_PC2
RTC_RST__PORT EQU 1
RTC_RST__PS EQU CYREG_GPIO_PRT1_PS
RTC_RST__SHIFT EQU 0

/* SWTimer */
SWTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
SWTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
SWTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
SWTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
SWTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
SWTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
SWTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
SWTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
SWTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
SWTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
SWTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
SWTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
SWTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SWTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
SWTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
SWTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
SWTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
SWTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
SWTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* byteIn2 */
byteIn2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
byteIn2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
byteIn2__INTC_MASK EQU 0x10
byteIn2__INTC_NUMBER EQU 4
byteIn2__INTC_PRIOR_MASK EQU 0xC0
byteIn2__INTC_PRIOR_NUM EQU 3
byteIn2__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
byteIn2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
byteIn2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_BLE */
isr_BLE__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_BLE__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_BLE__INTC_MASK EQU 0x20000
isr_BLE__INTC_NUMBER EQU 17
isr_BLE__INTC_PRIOR_MASK EQU 0xC000
isr_BLE__INTC_PRIOR_NUM EQU 3
isr_BLE__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_BLE__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_BLE__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_SW2 */
isr_SW2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_SW2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_SW2__INTC_MASK EQU 0x02
isr_SW2__INTC_NUMBER EQU 1
isr_SW2__INTC_PRIOR_MASK EQU 0xC000
isr_SW2__INTC_PRIOR_NUM EQU 3
isr_SW2__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_SW2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_SW2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BLETimer */
BLETimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
BLETimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
BLETimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
BLETimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
BLETimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
BLETimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
BLETimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
BLETimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
BLETimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
BLETimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
BLETimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
BLETimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
BLETimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
BLETimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
BLETimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
BLETimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
BLETimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
BLETimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
BLETimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* ModbusUART */
ModbusUART_rx_wake__0__DR EQU CYREG_GPIO_PRT5_DR
ModbusUART_rx_wake__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
ModbusUART_rx_wake__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
ModbusUART_rx_wake__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
ModbusUART_rx_wake__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
ModbusUART_rx_wake__0__HSIOM_GPIO EQU 0
ModbusUART_rx_wake__0__HSIOM_I2C EQU 14
ModbusUART_rx_wake__0__HSIOM_I2C_SDA EQU 14
ModbusUART_rx_wake__0__HSIOM_MASK EQU 0x0000000F
ModbusUART_rx_wake__0__HSIOM_SHIFT EQU 0
ModbusUART_rx_wake__0__HSIOM_SPI EQU 15
ModbusUART_rx_wake__0__HSIOM_SPI_SELECT0 EQU 15
ModbusUART_rx_wake__0__HSIOM_UART EQU 9
ModbusUART_rx_wake__0__HSIOM_UART_RX EQU 9
ModbusUART_rx_wake__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
ModbusUART_rx_wake__0__INTR EQU CYREG_GPIO_PRT5_INTR
ModbusUART_rx_wake__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
ModbusUART_rx_wake__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
ModbusUART_rx_wake__0__MASK EQU 0x01
ModbusUART_rx_wake__0__PC EQU CYREG_GPIO_PRT5_PC
ModbusUART_rx_wake__0__PC2 EQU CYREG_GPIO_PRT5_PC2
ModbusUART_rx_wake__0__PORT EQU 5
ModbusUART_rx_wake__0__PS EQU CYREG_GPIO_PRT5_PS
ModbusUART_rx_wake__0__SHIFT EQU 0
ModbusUART_rx_wake__DR EQU CYREG_GPIO_PRT5_DR
ModbusUART_rx_wake__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
ModbusUART_rx_wake__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
ModbusUART_rx_wake__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
ModbusUART_rx_wake__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
ModbusUART_rx_wake__INTR EQU CYREG_GPIO_PRT5_INTR
ModbusUART_rx_wake__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
ModbusUART_rx_wake__INTSTAT EQU CYREG_GPIO_PRT5_INTR
ModbusUART_rx_wake__MASK EQU 0x01
ModbusUART_rx_wake__PC EQU CYREG_GPIO_PRT5_PC
ModbusUART_rx_wake__PC2 EQU CYREG_GPIO_PRT5_PC2
ModbusUART_rx_wake__PORT EQU 5
ModbusUART_rx_wake__PS EQU CYREG_GPIO_PRT5_PS
ModbusUART_rx_wake__SHIFT EQU 0
ModbusUART_rx_wake__SNAP EQU CYREG_GPIO_PRT5_INTR
ModbusUART_RX_WAKEUP_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ModbusUART_RX_WAKEUP_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ModbusUART_RX_WAKEUP_IRQ__INTC_MASK EQU 0x20
ModbusUART_RX_WAKEUP_IRQ__INTC_NUMBER EQU 5
ModbusUART_RX_WAKEUP_IRQ__INTC_PRIOR_MASK EQU 0xC000
ModbusUART_RX_WAKEUP_IRQ__INTC_PRIOR_NUM EQU 3
ModbusUART_RX_WAKEUP_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
ModbusUART_RX_WAKEUP_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ModbusUART_RX_WAKEUP_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
ModbusUART_SCB__CTRL EQU CYREG_SCB1_CTRL
ModbusUART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
ModbusUART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
ModbusUART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
ModbusUART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
ModbusUART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
ModbusUART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
ModbusUART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
ModbusUART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
ModbusUART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
ModbusUART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
ModbusUART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
ModbusUART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
ModbusUART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
ModbusUART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
ModbusUART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
ModbusUART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
ModbusUART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
ModbusUART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
ModbusUART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
ModbusUART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
ModbusUART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
ModbusUART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
ModbusUART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
ModbusUART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
ModbusUART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
ModbusUART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
ModbusUART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
ModbusUART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
ModbusUART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
ModbusUART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
ModbusUART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
ModbusUART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
ModbusUART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
ModbusUART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
ModbusUART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
ModbusUART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
ModbusUART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
ModbusUART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
ModbusUART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
ModbusUART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
ModbusUART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
ModbusUART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
ModbusUART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
ModbusUART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
ModbusUART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
ModbusUART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
ModbusUART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
ModbusUART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
ModbusUART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
ModbusUART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
ModbusUART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
ModbusUART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
ModbusUART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
ModbusUART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
ModbusUART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
ModbusUART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
ModbusUART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
ModbusUART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
ModbusUART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
ModbusUART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
ModbusUART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
ModbusUART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
ModbusUART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
ModbusUART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
ModbusUART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
ModbusUART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
ModbusUART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
ModbusUART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
ModbusUART_SCB__SS0_POSISTION EQU 0
ModbusUART_SCB__SS1_POSISTION EQU 1
ModbusUART_SCB__SS2_POSISTION EQU 2
ModbusUART_SCB__SS3_POSISTION EQU 3
ModbusUART_SCB__STATUS EQU CYREG_SCB1_STATUS
ModbusUART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
ModbusUART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
ModbusUART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
ModbusUART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
ModbusUART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
ModbusUART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
ModbusUART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
ModbusUART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
ModbusUART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
ModbusUART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
ModbusUART_SCBCLK__DIV_ID EQU 0x00000042
ModbusUART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
ModbusUART_SCBCLK__PA_DIV_ID EQU 0x000000FF
ModbusUART_tx__0__DR EQU CYREG_GPIO_PRT0_DR
ModbusUART_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ModbusUART_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ModbusUART_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ModbusUART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ModbusUART_tx__0__HSIOM_GPIO EQU 0
ModbusUART_tx__0__HSIOM_I2C EQU 14
ModbusUART_tx__0__HSIOM_I2C_SCL EQU 14
ModbusUART_tx__0__HSIOM_MASK EQU 0x000000F0
ModbusUART_tx__0__HSIOM_SHIFT EQU 4
ModbusUART_tx__0__HSIOM_SPI EQU 15
ModbusUART_tx__0__HSIOM_SPI_MISO EQU 15
ModbusUART_tx__0__HSIOM_UART EQU 9
ModbusUART_tx__0__HSIOM_UART_TX EQU 9
ModbusUART_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ModbusUART_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
ModbusUART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ModbusUART_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ModbusUART_tx__0__MASK EQU 0x02
ModbusUART_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
ModbusUART_tx__0__OUT_SEL_SHIFT EQU 2
ModbusUART_tx__0__OUT_SEL_VAL EQU -1
ModbusUART_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ModbusUART_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ModbusUART_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ModbusUART_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ModbusUART_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ModbusUART_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ModbusUART_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ModbusUART_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ModbusUART_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ModbusUART_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ModbusUART_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ModbusUART_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ModbusUART_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ModbusUART_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ModbusUART_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ModbusUART_tx__0__PC EQU CYREG_GPIO_PRT0_PC
ModbusUART_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ModbusUART_tx__0__PORT EQU 0
ModbusUART_tx__0__PS EQU CYREG_GPIO_PRT0_PS
ModbusUART_tx__0__SHIFT EQU 1
ModbusUART_tx__DR EQU CYREG_GPIO_PRT0_DR
ModbusUART_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ModbusUART_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ModbusUART_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ModbusUART_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ModbusUART_tx__INTR EQU CYREG_GPIO_PRT0_INTR
ModbusUART_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ModbusUART_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ModbusUART_tx__MASK EQU 0x02
ModbusUART_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ModbusUART_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ModbusUART_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ModbusUART_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ModbusUART_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ModbusUART_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ModbusUART_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ModbusUART_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ModbusUART_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ModbusUART_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ModbusUART_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ModbusUART_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ModbusUART_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ModbusUART_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ModbusUART_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ModbusUART_tx__PC EQU CYREG_GPIO_PRT0_PC
ModbusUART_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
ModbusUART_tx__PORT EQU 0
ModbusUART_tx__PS EQU CYREG_GPIO_PRT0_PS
ModbusUART_tx__SHIFT EQU 1

/* MessageTimer */
MessageTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
MessageTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
MessageTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
MessageTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
MessageTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
MessageTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
MessageTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
MessageTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
MessageTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
MessageTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
MessageTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
MessageTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
MessageTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* ScreenCounter */
ScreenCounter_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
ScreenCounter_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
ScreenCounter_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
ScreenCounter_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
ScreenCounter_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
ScreenCounter_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
ScreenCounter_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
ScreenCounter_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
ScreenCounter_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
ScreenCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
ScreenCounter_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
ScreenCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
ScreenCounter_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
ScreenCounter_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
ScreenCounter_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_NewMessage */
isr_NewMessage__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_NewMessage__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_NewMessage__INTC_MASK EQU 0x100000
isr_NewMessage__INTC_NUMBER EQU 20
isr_NewMessage__INTC_PRIOR_MASK EQU 0xC0
isr_NewMessage__INTC_PRIOR_NUM EQU 3
isr_NewMessage__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isr_NewMessage__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_NewMessage__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_ModbusByteIn */
isr_ModbusByteIn__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_ModbusByteIn__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_ModbusByteIn__INTC_MASK EQU 0x400
isr_ModbusByteIn__INTC_NUMBER EQU 10
isr_ModbusByteIn__INTC_PRIOR_MASK EQU 0xC00000
isr_ModbusByteIn__INTC_PRIOR_NUM EQU 3
isr_ModbusByteIn__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
isr_ModbusByteIn__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_ModbusByteIn__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A6F11AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x900
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x900
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
