
BNIRS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003120  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080032b4  080032b4  000132b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032ec  080032ec  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080032ec  080032ec  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080032ec  080032ec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032ec  080032ec  000132ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080032f0  080032f0  000132f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080032f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  2000000c  08003300  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08003300  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b990  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019ba  00000000  00000000  0002b9cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c18  00000000  00000000  0002d388  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b40  00000000  00000000  0002dfa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c6ae  00000000  00000000  0002eae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009204  00000000  00000000  0004b18e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ab8ec  00000000  00000000  00054392  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ffc7e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032a8  00000000  00000000  000ffcfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800329c 	.word	0x0800329c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	0800329c 	.word	0x0800329c

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001da:	f000 facf 	bl	800077c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001de:	f000 f845 	bl	800026c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e2:	f000 f927 	bl	8000434 <MX_GPIO_Init>
  MX_DMA_Init();
 80001e6:	f000 f907 	bl	80003f8 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80001ea:	f000 f8d5 	bl	8000398 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80001ee:	f000 f89b 	bl	8000328 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  uint8_t data[] = {0xFF,0x00};
 80001f2:	23ff      	movs	r3, #255	; 0xff
 80001f4:	713b      	strb	r3, [r7, #4]
 80001f6:	2300      	movs	r3, #0
 80001f8:	717b      	strb	r3, [r7, #5]

  HAL_TIM_Base_Init(&htim6);
 80001fa:	4818      	ldr	r0, [pc, #96]	; (800025c <main+0x88>)
 80001fc:	f002 fad8 	bl	80027b0 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start(&htim6);
 8000200:	4816      	ldr	r0, [pc, #88]	; (800025c <main+0x88>)
 8000202:	f002 fb01 	bl	8002808 <HAL_TIM_Base_Start>

  hdma_tim6_up.Instance = DMA1_Channel3;
 8000206:	4b16      	ldr	r3, [pc, #88]	; (8000260 <main+0x8c>)
 8000208:	4a16      	ldr	r2, [pc, #88]	; (8000264 <main+0x90>)
 800020a:	601a      	str	r2, [r3, #0]
  hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800020c:	4b14      	ldr	r3, [pc, #80]	; (8000260 <main+0x8c>)
 800020e:	2210      	movs	r2, #16
 8000210:	605a      	str	r2, [r3, #4]
  hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8000212:	4b13      	ldr	r3, [pc, #76]	; (8000260 <main+0x8c>)
 8000214:	2200      	movs	r2, #0
 8000216:	609a      	str	r2, [r3, #8]
  hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 8000218:	4b11      	ldr	r3, [pc, #68]	; (8000260 <main+0x8c>)
 800021a:	2280      	movs	r2, #128	; 0x80
 800021c:	60da      	str	r2, [r3, #12]
  hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800021e:	4b10      	ldr	r3, [pc, #64]	; (8000260 <main+0x8c>)
 8000220:	2200      	movs	r2, #0
 8000222:	611a      	str	r2, [r3, #16]
  hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000224:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <main+0x8c>)
 8000226:	2200      	movs	r2, #0
 8000228:	615a      	str	r2, [r3, #20]
  hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 800022a:	4b0d      	ldr	r3, [pc, #52]	; (8000260 <main+0x8c>)
 800022c:	2220      	movs	r2, #32
 800022e:	619a      	str	r2, [r3, #24]
  hdma_tim6_up.Init.Priority = DMA_PRIORITY_LOW;
 8000230:	4b0b      	ldr	r3, [pc, #44]	; (8000260 <main+0x8c>)
 8000232:	2200      	movs	r2, #0
 8000234:	61da      	str	r2, [r3, #28]
  HAL_DMA_Init(&hdma_tim6_up);
 8000236:	480a      	ldr	r0, [pc, #40]	; (8000260 <main+0x8c>)
 8000238:	f000 fc17 	bl	8000a6a <HAL_DMA_Init>

  HAL_DMA_Start(&hdma_tim6_up, (uint32_t)data, (uint32_t)&GPIOB->ODR, 2);
 800023c:	1d39      	adds	r1, r7, #4
 800023e:	2302      	movs	r3, #2
 8000240:	4a09      	ldr	r2, [pc, #36]	; (8000268 <main+0x94>)
 8000242:	4807      	ldr	r0, [pc, #28]	; (8000260 <main+0x8c>)
 8000244:	f000 fc58 	bl	8000af8 <HAL_DMA_Start>
  __HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8000248:	4b04      	ldr	r3, [pc, #16]	; (800025c <main+0x88>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	68da      	ldr	r2, [r3, #12]
 800024e:	4b03      	ldr	r3, [pc, #12]	; (800025c <main+0x88>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000256:	60da      	str	r2, [r3, #12]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000258:	e7fe      	b.n	8000258 <main+0x84>
 800025a:	bf00      	nop
 800025c:	200000ec 	.word	0x200000ec
 8000260:	200000a8 	.word	0x200000a8
 8000264:	40020030 	.word	0x40020030
 8000268:	48000414 	.word	0x48000414

0800026c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b0a6      	sub	sp, #152	; 0x98
 8000270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000272:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000276:	2228      	movs	r2, #40	; 0x28
 8000278:	2100      	movs	r1, #0
 800027a:	4618      	mov	r0, r3
 800027c:	f003 f806 	bl	800328c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000280:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000284:	2200      	movs	r2, #0
 8000286:	601a      	str	r2, [r3, #0]
 8000288:	605a      	str	r2, [r3, #4]
 800028a:	609a      	str	r2, [r3, #8]
 800028c:	60da      	str	r2, [r3, #12]
 800028e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000290:	1d3b      	adds	r3, r7, #4
 8000292:	2258      	movs	r2, #88	; 0x58
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f002 fff8 	bl	800328c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800029c:	2302      	movs	r3, #2
 800029e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a0:	2301      	movs	r3, #1
 80002a2:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a4:	2310      	movs	r3, #16
 80002a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002aa:	2302      	movs	r3, #2
 80002ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80002b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002b8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002c0:	2300      	movs	r3, #0
 80002c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 ff06 	bl	80010dc <HAL_RCC_OscConfig>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002d6:	f000 f919 	bl	800050c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002da:	230f      	movs	r3, #15
 80002dc:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002de:	2302      	movs	r3, #2
 80002e0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e2:	2300      	movs	r3, #0
 80002e4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002ea:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ec:	2300      	movs	r3, #0
 80002ee:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002f0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002f4:	2102      	movs	r1, #2
 80002f6:	4618      	mov	r0, r3
 80002f8:	f001 fe06 	bl	8001f08 <HAL_RCC_ClockConfig>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000302:	f000 f903 	bl	800050c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000306:	2304      	movs	r3, #4
 8000308:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800030a:	2300      	movs	r3, #0
 800030c:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	4618      	mov	r0, r3
 8000312:	f002 f82f 	bl	8002374 <HAL_RCCEx_PeriphCLKConfig>
 8000316:	4603      	mov	r3, r0
 8000318:	2b00      	cmp	r3, #0
 800031a:	d001      	beq.n	8000320 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800031c:	f000 f8f6 	bl	800050c <Error_Handler>
  }
}
 8000320:	bf00      	nop
 8000322:	3798      	adds	r7, #152	; 0x98
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}

08000328 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	605a      	str	r2, [r3, #4]
 8000336:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000338:	4b14      	ldr	r3, [pc, #80]	; (800038c <MX_TIM6_Init+0x64>)
 800033a:	4a15      	ldr	r2, [pc, #84]	; (8000390 <MX_TIM6_Init+0x68>)
 800033c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71999;
 800033e:	4b13      	ldr	r3, [pc, #76]	; (800038c <MX_TIM6_Init+0x64>)
 8000340:	4a14      	ldr	r2, [pc, #80]	; (8000394 <MX_TIM6_Init+0x6c>)
 8000342:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000344:	4b11      	ldr	r3, [pc, #68]	; (800038c <MX_TIM6_Init+0x64>)
 8000346:	2200      	movs	r2, #0
 8000348:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 499;
 800034a:	4b10      	ldr	r3, [pc, #64]	; (800038c <MX_TIM6_Init+0x64>)
 800034c:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000350:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000352:	4b0e      	ldr	r3, [pc, #56]	; (800038c <MX_TIM6_Init+0x64>)
 8000354:	2200      	movs	r2, #0
 8000356:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000358:	480c      	ldr	r0, [pc, #48]	; (800038c <MX_TIM6_Init+0x64>)
 800035a:	f002 fa29 	bl	80027b0 <HAL_TIM_Base_Init>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000364:	f000 f8d2 	bl	800050c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000368:	2300      	movs	r3, #0
 800036a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800036c:	2300      	movs	r3, #0
 800036e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000370:	1d3b      	adds	r3, r7, #4
 8000372:	4619      	mov	r1, r3
 8000374:	4805      	ldr	r0, [pc, #20]	; (800038c <MX_TIM6_Init+0x64>)
 8000376:	f002 fb0f 	bl	8002998 <HAL_TIMEx_MasterConfigSynchronization>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d001      	beq.n	8000384 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000380:	f000 f8c4 	bl	800050c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000384:	bf00      	nop
 8000386:	3710      	adds	r7, #16
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	200000ec 	.word	0x200000ec
 8000390:	40001000 	.word	0x40001000
 8000394:	0001193f 	.word	0x0001193f

08000398 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800039c:	4b14      	ldr	r3, [pc, #80]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 800039e:	4a15      	ldr	r2, [pc, #84]	; (80003f4 <MX_USART3_UART_Init+0x5c>)
 80003a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 80003a2:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003a4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80003a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80003aa:	4b11      	ldr	r3, [pc, #68]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80003b0:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80003b6:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80003bc:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003be:	220c      	movs	r2, #12
 80003c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c8:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003ce:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003d4:	4b06      	ldr	r3, [pc, #24]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80003da:	4805      	ldr	r0, [pc, #20]	; (80003f0 <MX_USART3_UART_Init+0x58>)
 80003dc:	f002 fb68 	bl	8002ab0 <HAL_UART_Init>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80003e6:	f000 f891 	bl	800050c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	20000028 	.word	0x20000028
 80003f4:	40004800 	.word	0x40004800

080003f8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003fe:	4b0c      	ldr	r3, [pc, #48]	; (8000430 <MX_DMA_Init+0x38>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	4a0b      	ldr	r2, [pc, #44]	; (8000430 <MX_DMA_Init+0x38>)
 8000404:	f043 0301 	orr.w	r3, r3, #1
 8000408:	6153      	str	r3, [r2, #20]
 800040a:	4b09      	ldr	r3, [pc, #36]	; (8000430 <MX_DMA_Init+0x38>)
 800040c:	695b      	ldr	r3, [r3, #20]
 800040e:	f003 0301 	and.w	r3, r3, #1
 8000412:	607b      	str	r3, [r7, #4]
 8000414:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000416:	2200      	movs	r2, #0
 8000418:	2100      	movs	r1, #0
 800041a:	200d      	movs	r0, #13
 800041c:	f000 faef 	bl	80009fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000420:	200d      	movs	r0, #13
 8000422:	f000 fb08 	bl	8000a36 <HAL_NVIC_EnableIRQ>

}
 8000426:	bf00      	nop
 8000428:	3708      	adds	r7, #8
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40021000 	.word	0x40021000

08000434 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b08a      	sub	sp, #40	; 0x28
 8000438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800043a:	f107 0314 	add.w	r3, r7, #20
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
 8000442:	605a      	str	r2, [r3, #4]
 8000444:	609a      	str	r2, [r3, #8]
 8000446:	60da      	str	r2, [r3, #12]
 8000448:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800044a:	4b2e      	ldr	r3, [pc, #184]	; (8000504 <MX_GPIO_Init+0xd0>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	4a2d      	ldr	r2, [pc, #180]	; (8000504 <MX_GPIO_Init+0xd0>)
 8000450:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000454:	6153      	str	r3, [r2, #20]
 8000456:	4b2b      	ldr	r3, [pc, #172]	; (8000504 <MX_GPIO_Init+0xd0>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800045e:	613b      	str	r3, [r7, #16]
 8000460:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000462:	4b28      	ldr	r3, [pc, #160]	; (8000504 <MX_GPIO_Init+0xd0>)
 8000464:	695b      	ldr	r3, [r3, #20]
 8000466:	4a27      	ldr	r2, [pc, #156]	; (8000504 <MX_GPIO_Init+0xd0>)
 8000468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800046c:	6153      	str	r3, [r2, #20]
 800046e:	4b25      	ldr	r3, [pc, #148]	; (8000504 <MX_GPIO_Init+0xd0>)
 8000470:	695b      	ldr	r3, [r3, #20]
 8000472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000476:	60fb      	str	r3, [r7, #12]
 8000478:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800047a:	4b22      	ldr	r3, [pc, #136]	; (8000504 <MX_GPIO_Init+0xd0>)
 800047c:	695b      	ldr	r3, [r3, #20]
 800047e:	4a21      	ldr	r2, [pc, #132]	; (8000504 <MX_GPIO_Init+0xd0>)
 8000480:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000484:	6153      	str	r3, [r2, #20]
 8000486:	4b1f      	ldr	r3, [pc, #124]	; (8000504 <MX_GPIO_Init+0xd0>)
 8000488:	695b      	ldr	r3, [r3, #20]
 800048a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800048e:	60bb      	str	r3, [r7, #8]
 8000490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000492:	4b1c      	ldr	r3, [pc, #112]	; (8000504 <MX_GPIO_Init+0xd0>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	4a1b      	ldr	r2, [pc, #108]	; (8000504 <MX_GPIO_Init+0xd0>)
 8000498:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800049c:	6153      	str	r3, [r2, #20]
 800049e:	4b19      	ldr	r3, [pc, #100]	; (8000504 <MX_GPIO_Init+0xd0>)
 80004a0:	695b      	ldr	r3, [r3, #20]
 80004a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004a6:	607b      	str	r3, [r7, #4]
 80004a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80004aa:	2200      	movs	r2, #0
 80004ac:	2101      	movs	r1, #1
 80004ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004b2:	f000 fdfb 	bl	80010ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80004b6:	2200      	movs	r2, #0
 80004b8:	2180      	movs	r1, #128	; 0x80
 80004ba:	4813      	ldr	r0, [pc, #76]	; (8000508 <MX_GPIO_Init+0xd4>)
 80004bc:	f000 fdf6 	bl	80010ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004c0:	2301      	movs	r3, #1
 80004c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c4:	2301      	movs	r3, #1
 80004c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c8:	2300      	movs	r3, #0
 80004ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004cc:	2300      	movs	r3, #0
 80004ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d0:	f107 0314 	add.w	r3, r7, #20
 80004d4:	4619      	mov	r1, r3
 80004d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004da:	f000 fc5d 	bl	8000d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80004de:	2380      	movs	r3, #128	; 0x80
 80004e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e2:	2301      	movs	r3, #1
 80004e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e6:	2300      	movs	r3, #0
 80004e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ea:	2300      	movs	r3, #0
 80004ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ee:	f107 0314 	add.w	r3, r7, #20
 80004f2:	4619      	mov	r1, r3
 80004f4:	4804      	ldr	r0, [pc, #16]	; (8000508 <MX_GPIO_Init+0xd4>)
 80004f6:	f000 fc4f 	bl	8000d98 <HAL_GPIO_Init>

}
 80004fa:	bf00      	nop
 80004fc:	3728      	adds	r7, #40	; 0x28
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	40021000 	.word	0x40021000
 8000508:	48000400 	.word	0x48000400

0800050c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000510:	bf00      	nop
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
	...

0800051c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000522:	4b0f      	ldr	r3, [pc, #60]	; (8000560 <HAL_MspInit+0x44>)
 8000524:	699b      	ldr	r3, [r3, #24]
 8000526:	4a0e      	ldr	r2, [pc, #56]	; (8000560 <HAL_MspInit+0x44>)
 8000528:	f043 0301 	orr.w	r3, r3, #1
 800052c:	6193      	str	r3, [r2, #24]
 800052e:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <HAL_MspInit+0x44>)
 8000530:	699b      	ldr	r3, [r3, #24]
 8000532:	f003 0301 	and.w	r3, r3, #1
 8000536:	607b      	str	r3, [r7, #4]
 8000538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800053a:	4b09      	ldr	r3, [pc, #36]	; (8000560 <HAL_MspInit+0x44>)
 800053c:	69db      	ldr	r3, [r3, #28]
 800053e:	4a08      	ldr	r2, [pc, #32]	; (8000560 <HAL_MspInit+0x44>)
 8000540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000544:	61d3      	str	r3, [r2, #28]
 8000546:	4b06      	ldr	r3, [pc, #24]	; (8000560 <HAL_MspInit+0x44>)
 8000548:	69db      	ldr	r3, [r3, #28]
 800054a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800054e:	603b      	str	r3, [r7, #0]
 8000550:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000552:	bf00      	nop
 8000554:	370c      	adds	r7, #12
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	40021000 	.word	0x40021000

08000564 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a1f      	ldr	r2, [pc, #124]	; (80005f0 <HAL_TIM_Base_MspInit+0x8c>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d137      	bne.n	80005e6 <HAL_TIM_Base_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000576:	4b1f      	ldr	r3, [pc, #124]	; (80005f4 <HAL_TIM_Base_MspInit+0x90>)
 8000578:	69db      	ldr	r3, [r3, #28]
 800057a:	4a1e      	ldr	r2, [pc, #120]	; (80005f4 <HAL_TIM_Base_MspInit+0x90>)
 800057c:	f043 0310 	orr.w	r3, r3, #16
 8000580:	61d3      	str	r3, [r2, #28]
 8000582:	4b1c      	ldr	r3, [pc, #112]	; (80005f4 <HAL_TIM_Base_MspInit+0x90>)
 8000584:	69db      	ldr	r3, [r3, #28]
 8000586:	f003 0310 	and.w	r3, r3, #16
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	68fb      	ldr	r3, [r7, #12]
  
    /* TIM6 DMA Init */
    /* TIM6_UP Init */
    hdma_tim6_up.Instance = DMA1_Channel3;
 800058e:	4b1a      	ldr	r3, [pc, #104]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 8000590:	4a1a      	ldr	r2, [pc, #104]	; (80005fc <HAL_TIM_Base_MspInit+0x98>)
 8000592:	601a      	str	r2, [r3, #0]
    hdma_tim6_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000594:	4b18      	ldr	r3, [pc, #96]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 8000596:	2200      	movs	r2, #0
 8000598:	605a      	str	r2, [r3, #4]
    hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800059a:	4b17      	ldr	r3, [pc, #92]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 800059c:	2200      	movs	r2, #0
 800059e:	609a      	str	r2, [r3, #8]
    hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 80005a0:	4b15      	ldr	r3, [pc, #84]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 80005a2:	2280      	movs	r2, #128	; 0x80
 80005a4:	60da      	str	r2, [r3, #12]
    hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80005a6:	4b14      	ldr	r3, [pc, #80]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	611a      	str	r2, [r3, #16]
    hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80005ac:	4b12      	ldr	r3, [pc, #72]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	615a      	str	r2, [r3, #20]
    hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 80005b2:	4b11      	ldr	r3, [pc, #68]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 80005b4:	2220      	movs	r2, #32
 80005b6:	619a      	str	r2, [r3, #24]
    hdma_tim6_up.Init.Priority = DMA_PRIORITY_LOW;
 80005b8:	4b0f      	ldr	r3, [pc, #60]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim6_up) != HAL_OK)
 80005be:	480e      	ldr	r0, [pc, #56]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 80005c0:	f000 fa53 	bl	8000a6a <HAL_DMA_Init>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <HAL_TIM_Base_MspInit+0x6a>
    {
      Error_Handler();
 80005ca:	f7ff ff9f 	bl	800050c <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 80005ce:	4b0c      	ldr	r3, [pc, #48]	; (8000600 <HAL_TIM_Base_MspInit+0x9c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a0b      	ldr	r2, [pc, #44]	; (8000600 <HAL_TIM_Base_MspInit+0x9c>)
 80005d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80005d8:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a06      	ldr	r2, [pc, #24]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 80005de:	621a      	str	r2, [r3, #32]
 80005e0:	4a05      	ldr	r2, [pc, #20]	; (80005f8 <HAL_TIM_Base_MspInit+0x94>)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80005e6:	bf00      	nop
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40001000 	.word	0x40001000
 80005f4:	40021000 	.word	0x40021000
 80005f8:	200000a8 	.word	0x200000a8
 80005fc:	40020030 	.word	0x40020030
 8000600:	40010000 	.word	0x40010000

08000604 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b08a      	sub	sp, #40	; 0x28
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800060c:	f107 0314 	add.w	r3, r7, #20
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
 800061a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a17      	ldr	r2, [pc, #92]	; (8000680 <HAL_UART_MspInit+0x7c>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d128      	bne.n	8000678 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000626:	4b17      	ldr	r3, [pc, #92]	; (8000684 <HAL_UART_MspInit+0x80>)
 8000628:	69db      	ldr	r3, [r3, #28]
 800062a:	4a16      	ldr	r2, [pc, #88]	; (8000684 <HAL_UART_MspInit+0x80>)
 800062c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000630:	61d3      	str	r3, [r2, #28]
 8000632:	4b14      	ldr	r3, [pc, #80]	; (8000684 <HAL_UART_MspInit+0x80>)
 8000634:	69db      	ldr	r3, [r3, #28]
 8000636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800063a:	613b      	str	r3, [r7, #16]
 800063c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800063e:	4b11      	ldr	r3, [pc, #68]	; (8000684 <HAL_UART_MspInit+0x80>)
 8000640:	695b      	ldr	r3, [r3, #20]
 8000642:	4a10      	ldr	r2, [pc, #64]	; (8000684 <HAL_UART_MspInit+0x80>)
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	6153      	str	r3, [r2, #20]
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <HAL_UART_MspInit+0x80>)
 800064c:	695b      	ldr	r3, [r3, #20]
 800064e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000656:	f44f 7340 	mov.w	r3, #768	; 0x300
 800065a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800065c:	2302      	movs	r3, #2
 800065e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000660:	2300      	movs	r3, #0
 8000662:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000664:	2303      	movs	r3, #3
 8000666:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000668:	2307      	movs	r3, #7
 800066a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800066c:	f107 0314 	add.w	r3, r7, #20
 8000670:	4619      	mov	r1, r3
 8000672:	4805      	ldr	r0, [pc, #20]	; (8000688 <HAL_UART_MspInit+0x84>)
 8000674:	f000 fb90 	bl	8000d98 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000678:	bf00      	nop
 800067a:	3728      	adds	r7, #40	; 0x28
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40004800 	.word	0x40004800
 8000684:	40021000 	.word	0x40021000
 8000688:	48000c00 	.word	0x48000c00

0800068c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000690:	bf00      	nop
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr

0800069a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800069a:	b480      	push	{r7}
 800069c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800069e:	e7fe      	b.n	800069e <HardFault_Handler+0x4>

080006a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006a4:	e7fe      	b.n	80006a4 <MemManage_Handler+0x4>

080006a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a6:	b480      	push	{r7}
 80006a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006aa:	e7fe      	b.n	80006aa <BusFault_Handler+0x4>

080006ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006b0:	e7fe      	b.n	80006b0 <UsageFault_Handler+0x4>

080006b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006b2:	b480      	push	{r7}
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006b6:	bf00      	nop
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr

080006c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr

080006ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ce:	b480      	push	{r7}
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006d2:	bf00      	nop
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr

080006dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006e0:	f000 f892 	bl	8000808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim6_up);
 80006ec:	4802      	ldr	r0, [pc, #8]	; (80006f8 <DMA1_Channel3_IRQHandler+0x10>)
 80006ee:	f000 fa45 	bl	8000b7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200000a8 	.word	0x200000a8

080006fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000700:	4b08      	ldr	r3, [pc, #32]	; (8000724 <SystemInit+0x28>)
 8000702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000706:	4a07      	ldr	r2, [pc, #28]	; (8000724 <SystemInit+0x28>)
 8000708:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800070c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000710:	4b04      	ldr	r3, [pc, #16]	; (8000724 <SystemInit+0x28>)
 8000712:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000716:	609a      	str	r2, [r3, #8]
#endif
}
 8000718:	bf00      	nop
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	e000ed00 	.word	0xe000ed00

08000728 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000728:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000760 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800072c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800072e:	e003      	b.n	8000738 <LoopCopyDataInit>

08000730 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000730:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000732:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000734:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000736:	3104      	adds	r1, #4

08000738 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000738:	480b      	ldr	r0, [pc, #44]	; (8000768 <LoopForever+0xa>)
	ldr	r3, =_edata
 800073a:	4b0c      	ldr	r3, [pc, #48]	; (800076c <LoopForever+0xe>)
	adds	r2, r0, r1
 800073c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800073e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000740:	d3f6      	bcc.n	8000730 <CopyDataInit>
	ldr	r2, =_sbss
 8000742:	4a0b      	ldr	r2, [pc, #44]	; (8000770 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000744:	e002      	b.n	800074c <LoopFillZerobss>

08000746 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000746:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000748:	f842 3b04 	str.w	r3, [r2], #4

0800074c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800074c:	4b09      	ldr	r3, [pc, #36]	; (8000774 <LoopForever+0x16>)
	cmp	r2, r3
 800074e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000750:	d3f9      	bcc.n	8000746 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000752:	f7ff ffd3 	bl	80006fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000756:	f002 fd75 	bl	8003244 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800075a:	f7ff fd3b 	bl	80001d4 <main>

0800075e <LoopForever>:

LoopForever:
    b LoopForever
 800075e:	e7fe      	b.n	800075e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000760:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000764:	080032f4 	.word	0x080032f4
	ldr	r0, =_sdata
 8000768:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800076c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000770:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000774:	20000130 	.word	0x20000130

08000778 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000778:	e7fe      	b.n	8000778 <ADC1_2_IRQHandler>
	...

0800077c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000780:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <HAL_Init+0x28>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a07      	ldr	r2, [pc, #28]	; (80007a4 <HAL_Init+0x28>)
 8000786:	f043 0310 	orr.w	r3, r3, #16
 800078a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800078c:	2003      	movs	r0, #3
 800078e:	f000 f92b 	bl	80009e8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000792:	2000      	movs	r0, #0
 8000794:	f000 f808 	bl	80007a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000798:	f7ff fec0 	bl	800051c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800079c:	2300      	movs	r3, #0
}
 800079e:	4618      	mov	r0, r3
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40022000 	.word	0x40022000

080007a8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <HAL_InitTick+0x54>)
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	4b12      	ldr	r3, [pc, #72]	; (8000800 <HAL_InitTick+0x58>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	4619      	mov	r1, r3
 80007ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007be:	fbb3 f3f1 	udiv	r3, r3, r1
 80007c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c6:	4618      	mov	r0, r3
 80007c8:	f000 f943 	bl	8000a52 <HAL_SYSTICK_Config>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007d2:	2301      	movs	r3, #1
 80007d4:	e00e      	b.n	80007f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2b0f      	cmp	r3, #15
 80007da:	d80a      	bhi.n	80007f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007dc:	2200      	movs	r2, #0
 80007de:	6879      	ldr	r1, [r7, #4]
 80007e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007e4:	f000 f90b 	bl	80009fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e8:	4a06      	ldr	r2, [pc, #24]	; (8000804 <HAL_InitTick+0x5c>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80007ee:	2300      	movs	r3, #0
 80007f0:	e000      	b.n	80007f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007f2:	2301      	movs	r3, #1
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000000 	.word	0x20000000
 8000800:	20000008 	.word	0x20000008
 8000804:	20000004 	.word	0x20000004

08000808 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <HAL_IncTick+0x20>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	461a      	mov	r2, r3
 8000812:	4b06      	ldr	r3, [pc, #24]	; (800082c <HAL_IncTick+0x24>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4413      	add	r3, r2
 8000818:	4a04      	ldr	r2, [pc, #16]	; (800082c <HAL_IncTick+0x24>)
 800081a:	6013      	str	r3, [r2, #0]
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	20000008 	.word	0x20000008
 800082c:	2000012c 	.word	0x2000012c

08000830 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  return uwTick;  
 8000834:	4b03      	ldr	r3, [pc, #12]	; (8000844 <HAL_GetTick+0x14>)
 8000836:	681b      	ldr	r3, [r3, #0]
}
 8000838:	4618      	mov	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	2000012c 	.word	0x2000012c

08000848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <__NVIC_SetPriorityGrouping+0x44>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800085e:	68ba      	ldr	r2, [r7, #8]
 8000860:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000864:	4013      	ands	r3, r2
 8000866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000870:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000874:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087a:	4a04      	ldr	r2, [pc, #16]	; (800088c <__NVIC_SetPriorityGrouping+0x44>)
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	60d3      	str	r3, [r2, #12]
}
 8000880:	bf00      	nop
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000894:	4b04      	ldr	r3, [pc, #16]	; (80008a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	0a1b      	lsrs	r3, r3, #8
 800089a:	f003 0307 	and.w	r3, r3, #7
}
 800089e:	4618      	mov	r0, r3
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db0b      	blt.n	80008d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	f003 021f 	and.w	r2, r3, #31
 80008c4:	4907      	ldr	r1, [pc, #28]	; (80008e4 <__NVIC_EnableIRQ+0x38>)
 80008c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ca:	095b      	lsrs	r3, r3, #5
 80008cc:	2001      	movs	r0, #1
 80008ce:	fa00 f202 	lsl.w	r2, r0, r2
 80008d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008d6:	bf00      	nop
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	e000e100 	.word	0xe000e100

080008e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	4603      	mov	r3, r0
 80008f0:	6039      	str	r1, [r7, #0]
 80008f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	db0a      	blt.n	8000912 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	b2da      	uxtb	r2, r3
 8000900:	490c      	ldr	r1, [pc, #48]	; (8000934 <__NVIC_SetPriority+0x4c>)
 8000902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000906:	0112      	lsls	r2, r2, #4
 8000908:	b2d2      	uxtb	r2, r2
 800090a:	440b      	add	r3, r1
 800090c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000910:	e00a      	b.n	8000928 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	b2da      	uxtb	r2, r3
 8000916:	4908      	ldr	r1, [pc, #32]	; (8000938 <__NVIC_SetPriority+0x50>)
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	f003 030f 	and.w	r3, r3, #15
 800091e:	3b04      	subs	r3, #4
 8000920:	0112      	lsls	r2, r2, #4
 8000922:	b2d2      	uxtb	r2, r2
 8000924:	440b      	add	r3, r1
 8000926:	761a      	strb	r2, [r3, #24]
}
 8000928:	bf00      	nop
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	e000e100 	.word	0xe000e100
 8000938:	e000ed00 	.word	0xe000ed00

0800093c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800093c:	b480      	push	{r7}
 800093e:	b089      	sub	sp, #36	; 0x24
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f003 0307 	and.w	r3, r3, #7
 800094e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000950:	69fb      	ldr	r3, [r7, #28]
 8000952:	f1c3 0307 	rsb	r3, r3, #7
 8000956:	2b04      	cmp	r3, #4
 8000958:	bf28      	it	cs
 800095a:	2304      	movcs	r3, #4
 800095c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3304      	adds	r3, #4
 8000962:	2b06      	cmp	r3, #6
 8000964:	d902      	bls.n	800096c <NVIC_EncodePriority+0x30>
 8000966:	69fb      	ldr	r3, [r7, #28]
 8000968:	3b03      	subs	r3, #3
 800096a:	e000      	b.n	800096e <NVIC_EncodePriority+0x32>
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000970:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000974:	69bb      	ldr	r3, [r7, #24]
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	43da      	mvns	r2, r3
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	401a      	ands	r2, r3
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000984:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	fa01 f303 	lsl.w	r3, r1, r3
 800098e:	43d9      	mvns	r1, r3
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000994:	4313      	orrs	r3, r2
         );
}
 8000996:	4618      	mov	r0, r3
 8000998:	3724      	adds	r7, #36	; 0x24
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
	...

080009a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	3b01      	subs	r3, #1
 80009b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009b4:	d301      	bcc.n	80009ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009b6:	2301      	movs	r3, #1
 80009b8:	e00f      	b.n	80009da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ba:	4a0a      	ldr	r2, [pc, #40]	; (80009e4 <SysTick_Config+0x40>)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	3b01      	subs	r3, #1
 80009c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009c2:	210f      	movs	r1, #15
 80009c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009c8:	f7ff ff8e 	bl	80008e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009cc:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <SysTick_Config+0x40>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009d2:	4b04      	ldr	r3, [pc, #16]	; (80009e4 <SysTick_Config+0x40>)
 80009d4:	2207      	movs	r2, #7
 80009d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d8:	2300      	movs	r3, #0
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	e000e010 	.word	0xe000e010

080009e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff ff29 	bl	8000848 <__NVIC_SetPriorityGrouping>
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b086      	sub	sp, #24
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	4603      	mov	r3, r0
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
 8000a0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a10:	f7ff ff3e 	bl	8000890 <__NVIC_GetPriorityGrouping>
 8000a14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	68b9      	ldr	r1, [r7, #8]
 8000a1a:	6978      	ldr	r0, [r7, #20]
 8000a1c:	f7ff ff8e 	bl	800093c <NVIC_EncodePriority>
 8000a20:	4602      	mov	r2, r0
 8000a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a26:	4611      	mov	r1, r2
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff ff5d 	bl	80008e8 <__NVIC_SetPriority>
}
 8000a2e:	bf00      	nop
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff31 	bl	80008ac <__NVIC_EnableIRQ>
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f7ff ffa2 	bl	80009a4 <SysTick_Config>
 8000a60:	4603      	mov	r3, r0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b084      	sub	sp, #16
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000a72:	2300      	movs	r3, #0
 8000a74:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d101      	bne.n	8000a80 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e037      	b.n	8000af0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2202      	movs	r2, #2
 8000a84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000a96:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000a9a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	68db      	ldr	r3, [r3, #12]
 8000aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ab0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	695b      	ldr	r3, [r3, #20]
 8000ab6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000abc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	69db      	ldr	r3, [r3, #28]
 8000ac2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	f000 f924 	bl	8000d20 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2200      	movs	r2, #0
 8000adc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000aee:	2300      	movs	r3, #0
}  
 8000af0:	4618      	mov	r0, r3
 8000af2:	3710      	adds	r7, #16
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	60b9      	str	r1, [r7, #8]
 8000b02:	607a      	str	r2, [r7, #4]
 8000b04:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000b06:	2300      	movs	r3, #0
 8000b08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d101      	bne.n	8000b18 <HAL_DMA_Start+0x20>
 8000b14:	2302      	movs	r3, #2
 8000b16:	e02d      	b.n	8000b74 <HAL_DMA_Start+0x7c>
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	d11d      	bne.n	8000b66 <HAL_DMA_Start+0x6e>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	2202      	movs	r2, #2
 8000b2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	2200      	movs	r2, #0
 8000b36:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f022 0201 	bic.w	r2, r2, #1
 8000b46:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	68b9      	ldr	r1, [r7, #8]
 8000b4e:	68f8      	ldr	r0, [r7, #12]
 8000b50:	f000 f8b7 	bl	8000cc2 <DMA_SetConfig>
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;  
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f042 0201 	orr.w	r2, r2, #1
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	e005      	b.n	8000b72 <HAL_DMA_Start+0x7a>
  }
  else
  {
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	/* Remain BUSY */
  	status = HAL_BUSY;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	75fb      	strb	r3, [r7, #23]
  }  

  return status; 
 8000b72:	7dfb      	ldrb	r3, [r7, #23]
} 
 8000b74:	4618      	mov	r0, r3
 8000b76:	3718      	adds	r7, #24
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b98:	2204      	movs	r2, #4
 8000b9a:	409a      	lsls	r2, r3
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d024      	beq.n	8000bee <HAL_DMA_IRQHandler+0x72>
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	f003 0304 	and.w	r3, r3, #4
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d01f      	beq.n	8000bee <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 0320 	and.w	r3, r3, #32
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d107      	bne.n	8000bcc <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f022 0204 	bic.w	r2, r2, #4
 8000bca:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bd4:	2104      	movs	r1, #4
 8000bd6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bda:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d06a      	beq.n	8000cba <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000bec:	e065      	b.n	8000cba <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	409a      	lsls	r2, r3
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d02c      	beq.n	8000c58 <HAL_DMA_IRQHandler+0xdc>
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	f003 0302 	and.w	r3, r3, #2
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d027      	beq.n	8000c58 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f003 0320 	and.w	r3, r3, #32
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d10b      	bne.n	8000c2e <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f022 020a 	bic.w	r2, r2, #10
 8000c24:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2201      	movs	r2, #1
 8000c2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c36:	2102      	movs	r1, #2
 8000c38:	fa01 f202 	lsl.w	r2, r1, r2
 8000c3c:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2200      	movs	r2, #0
 8000c42:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d035      	beq.n	8000cba <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000c56:	e030      	b.n	8000cba <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5c:	2208      	movs	r2, #8
 8000c5e:	409a      	lsls	r2, r3
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4013      	ands	r3, r2
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d028      	beq.n	8000cba <HAL_DMA_IRQHandler+0x13e>
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	f003 0308 	and.w	r3, r3, #8
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d023      	beq.n	8000cba <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f022 020e 	bic.w	r2, r2, #14
 8000c80:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000c90:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2201      	movs	r2, #1
 8000c96:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d004      	beq.n	8000cba <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb4:	6878      	ldr	r0, [r7, #4]
 8000cb6:	4798      	blx	r3
    }
  }
}  
 8000cb8:	e7ff      	b.n	8000cba <HAL_DMA_IRQHandler+0x13e>
 8000cba:	bf00      	nop
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	b085      	sub	sp, #20
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	60f8      	str	r0, [r7, #12]
 8000cca:	60b9      	str	r1, [r7, #8]
 8000ccc:	607a      	str	r2, [r7, #4]
 8000cce:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fa01 f202 	lsl.w	r2, r1, r2
 8000cde:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	683a      	ldr	r2, [r7, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	2b10      	cmp	r3, #16
 8000cee:	d108      	bne.n	8000d02 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	68ba      	ldr	r2, [r7, #8]
 8000cfe:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000d00:	e007      	b.n	8000d12 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	68ba      	ldr	r2, [r7, #8]
 8000d08:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	60da      	str	r2, [r3, #12]
}
 8000d12:	bf00      	nop
 8000d14:	3714      	adds	r7, #20
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
	...

08000d20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	4b14      	ldr	r3, [pc, #80]	; (8000d80 <DMA_CalcBaseAndBitshift+0x60>)
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d80f      	bhi.n	8000d54 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	461a      	mov	r2, r3
 8000d3a:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <DMA_CalcBaseAndBitshift+0x64>)
 8000d3c:	4413      	add	r3, r2
 8000d3e:	4a12      	ldr	r2, [pc, #72]	; (8000d88 <DMA_CalcBaseAndBitshift+0x68>)
 8000d40:	fba2 2303 	umull	r2, r3, r2, r3
 8000d44:	091b      	lsrs	r3, r3, #4
 8000d46:	009a      	lsls	r2, r3, #2
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a0f      	ldr	r2, [pc, #60]	; (8000d8c <DMA_CalcBaseAndBitshift+0x6c>)
 8000d50:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8000d52:	e00e      	b.n	8000d72 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b0d      	ldr	r3, [pc, #52]	; (8000d90 <DMA_CalcBaseAndBitshift+0x70>)
 8000d5c:	4413      	add	r3, r2
 8000d5e:	4a0a      	ldr	r2, [pc, #40]	; (8000d88 <DMA_CalcBaseAndBitshift+0x68>)
 8000d60:	fba2 2303 	umull	r2, r3, r2, r3
 8000d64:	091b      	lsrs	r3, r3, #4
 8000d66:	009a      	lsls	r2, r3, #2
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4a09      	ldr	r2, [pc, #36]	; (8000d94 <DMA_CalcBaseAndBitshift+0x74>)
 8000d70:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000d72:	bf00      	nop
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	40020407 	.word	0x40020407
 8000d84:	bffdfff8 	.word	0xbffdfff8
 8000d88:	cccccccd 	.word	0xcccccccd
 8000d8c:	40020000 	.word	0x40020000
 8000d90:	bffdfbf8 	.word	0xbffdfbf8
 8000d94:	40020400 	.word	0x40020400

08000d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b087      	sub	sp, #28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000da6:	e160      	b.n	800106a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	2101      	movs	r1, #1
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	fa01 f303 	lsl.w	r3, r1, r3
 8000db4:	4013      	ands	r3, r2
 8000db6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f000 8152 	beq.w	8001064 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d003      	beq.n	8000dd0 <HAL_GPIO_Init+0x38>
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	2b12      	cmp	r3, #18
 8000dce:	d123      	bne.n	8000e18 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	08da      	lsrs	r2, r3, #3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3208      	adds	r2, #8
 8000dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	f003 0307 	and.w	r3, r3, #7
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	220f      	movs	r2, #15
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	43db      	mvns	r3, r3
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	4013      	ands	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	691a      	ldr	r2, [r3, #16]
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	f003 0307 	and.w	r3, r3, #7
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	08da      	lsrs	r2, r3, #3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	3208      	adds	r2, #8
 8000e12:	6939      	ldr	r1, [r7, #16]
 8000e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	2203      	movs	r2, #3
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f003 0203 	and.w	r2, r3, #3
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d00b      	beq.n	8000e6c <HAL_GPIO_Init+0xd4>
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d007      	beq.n	8000e6c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e60:	2b11      	cmp	r3, #17
 8000e62:	d003      	beq.n	8000e6c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	2b12      	cmp	r3, #18
 8000e6a:	d130      	bne.n	8000ece <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	2203      	movs	r2, #3
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	68da      	ldr	r2, [r3, #12]
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	4013      	ands	r3, r2
 8000eb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	091b      	lsrs	r3, r3, #4
 8000eb8:	f003 0201 	and.w	r2, r3, #1
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	2203      	movs	r2, #3
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	689a      	ldr	r2, [r3, #8]
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	f000 80ac 	beq.w	8001064 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0c:	4b5e      	ldr	r3, [pc, #376]	; (8001088 <HAL_GPIO_Init+0x2f0>)
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	4a5d      	ldr	r2, [pc, #372]	; (8001088 <HAL_GPIO_Init+0x2f0>)
 8000f12:	f043 0301 	orr.w	r3, r3, #1
 8000f16:	6193      	str	r3, [r2, #24]
 8000f18:	4b5b      	ldr	r3, [pc, #364]	; (8001088 <HAL_GPIO_Init+0x2f0>)
 8000f1a:	699b      	ldr	r3, [r3, #24]
 8000f1c:	f003 0301 	and.w	r3, r3, #1
 8000f20:	60bb      	str	r3, [r7, #8]
 8000f22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f24:	4a59      	ldr	r2, [pc, #356]	; (800108c <HAL_GPIO_Init+0x2f4>)
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	089b      	lsrs	r3, r3, #2
 8000f2a:	3302      	adds	r3, #2
 8000f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	f003 0303 	and.w	r3, r3, #3
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	220f      	movs	r2, #15
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f4e:	d025      	beq.n	8000f9c <HAL_GPIO_Init+0x204>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4a4f      	ldr	r2, [pc, #316]	; (8001090 <HAL_GPIO_Init+0x2f8>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d01f      	beq.n	8000f98 <HAL_GPIO_Init+0x200>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4a4e      	ldr	r2, [pc, #312]	; (8001094 <HAL_GPIO_Init+0x2fc>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d019      	beq.n	8000f94 <HAL_GPIO_Init+0x1fc>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4a4d      	ldr	r2, [pc, #308]	; (8001098 <HAL_GPIO_Init+0x300>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d013      	beq.n	8000f90 <HAL_GPIO_Init+0x1f8>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4a4c      	ldr	r2, [pc, #304]	; (800109c <HAL_GPIO_Init+0x304>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d00d      	beq.n	8000f8c <HAL_GPIO_Init+0x1f4>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a4b      	ldr	r2, [pc, #300]	; (80010a0 <HAL_GPIO_Init+0x308>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d007      	beq.n	8000f88 <HAL_GPIO_Init+0x1f0>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a4a      	ldr	r2, [pc, #296]	; (80010a4 <HAL_GPIO_Init+0x30c>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d101      	bne.n	8000f84 <HAL_GPIO_Init+0x1ec>
 8000f80:	2306      	movs	r3, #6
 8000f82:	e00c      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f84:	2307      	movs	r3, #7
 8000f86:	e00a      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f88:	2305      	movs	r3, #5
 8000f8a:	e008      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f8c:	2304      	movs	r3, #4
 8000f8e:	e006      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f90:	2303      	movs	r3, #3
 8000f92:	e004      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f94:	2302      	movs	r3, #2
 8000f96:	e002      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e000      	b.n	8000f9e <HAL_GPIO_Init+0x206>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	f002 0203 	and.w	r2, r2, #3
 8000fa4:	0092      	lsls	r2, r2, #2
 8000fa6:	4093      	lsls	r3, r2
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fae:	4937      	ldr	r1, [pc, #220]	; (800108c <HAL_GPIO_Init+0x2f4>)
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fbc:	4b3a      	ldr	r3, [pc, #232]	; (80010a8 <HAL_GPIO_Init+0x310>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d003      	beq.n	8000fe0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fe0:	4a31      	ldr	r2, [pc, #196]	; (80010a8 <HAL_GPIO_Init+0x310>)
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000fe6:	4b30      	ldr	r3, [pc, #192]	; (80010a8 <HAL_GPIO_Init+0x310>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4313      	orrs	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800100a:	4a27      	ldr	r2, [pc, #156]	; (80010a8 <HAL_GPIO_Init+0x310>)
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001010:	4b25      	ldr	r3, [pc, #148]	; (80010a8 <HAL_GPIO_Init+0x310>)
 8001012:	689b      	ldr	r3, [r3, #8]
 8001014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	43db      	mvns	r3, r3
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4013      	ands	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001034:	4a1c      	ldr	r2, [pc, #112]	; (80010a8 <HAL_GPIO_Init+0x310>)
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800103a:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <HAL_GPIO_Init+0x310>)
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	43db      	mvns	r3, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4013      	ands	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	4313      	orrs	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <HAL_GPIO_Init+0x310>)
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3301      	adds	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	fa22 f303 	lsr.w	r3, r2, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	f47f ae97 	bne.w	8000da8 <HAL_GPIO_Init+0x10>
  }
}
 800107a:	bf00      	nop
 800107c:	371c      	adds	r7, #28
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000
 800108c:	40010000 	.word	0x40010000
 8001090:	48000400 	.word	0x48000400
 8001094:	48000800 	.word	0x48000800
 8001098:	48000c00 	.word	0x48000c00
 800109c:	48001000 	.word	0x48001000
 80010a0:	48001400 	.word	0x48001400
 80010a4:	48001800 	.word	0x48001800
 80010a8:	40010400 	.word	0x40010400

080010ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	807b      	strh	r3, [r7, #2]
 80010b8:	4613      	mov	r3, r2
 80010ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010bc:	787b      	ldrb	r3, [r7, #1]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d003      	beq.n	80010ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010c2:	887a      	ldrh	r2, [r7, #2]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010c8:	e002      	b.n	80010d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010ca:	887a      	ldrh	r2, [r7, #2]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	1d3b      	adds	r3, r7, #4
 80010e6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010e8:	1d3b      	adds	r3, r7, #4
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d102      	bne.n	80010f6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	f000 bf01 	b.w	8001ef8 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b00      	cmp	r3, #0
 8001102:	f000 8160 	beq.w	80013c6 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001106:	4bae      	ldr	r3, [pc, #696]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f003 030c 	and.w	r3, r3, #12
 800110e:	2b04      	cmp	r3, #4
 8001110:	d00c      	beq.n	800112c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001112:	4bab      	ldr	r3, [pc, #684]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f003 030c 	and.w	r3, r3, #12
 800111a:	2b08      	cmp	r3, #8
 800111c:	d159      	bne.n	80011d2 <HAL_RCC_OscConfig+0xf6>
 800111e:	4ba8      	ldr	r3, [pc, #672]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001126:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800112a:	d152      	bne.n	80011d2 <HAL_RCC_OscConfig+0xf6>
 800112c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001130:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001134:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001138:	fa93 f3a3 	rbit	r3, r3
 800113c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001140:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001144:	fab3 f383 	clz	r3, r3
 8001148:	b2db      	uxtb	r3, r3
 800114a:	095b      	lsrs	r3, r3, #5
 800114c:	b2db      	uxtb	r3, r3
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b01      	cmp	r3, #1
 8001156:	d102      	bne.n	800115e <HAL_RCC_OscConfig+0x82>
 8001158:	4b99      	ldr	r3, [pc, #612]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	e015      	b.n	800118a <HAL_RCC_OscConfig+0xae>
 800115e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001162:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001166:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800116a:	fa93 f3a3 	rbit	r3, r3
 800116e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001172:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001176:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800117a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800117e:	fa93 f3a3 	rbit	r3, r3
 8001182:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001186:	4b8e      	ldr	r3, [pc, #568]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800118a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800118e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001192:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001196:	fa92 f2a2 	rbit	r2, r2
 800119a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800119e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80011a2:	fab2 f282 	clz	r2, r2
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	f042 0220 	orr.w	r2, r2, #32
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	f002 021f 	and.w	r2, r2, #31
 80011b2:	2101      	movs	r1, #1
 80011b4:	fa01 f202 	lsl.w	r2, r1, r2
 80011b8:	4013      	ands	r3, r2
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f000 8102 	beq.w	80013c4 <HAL_RCC_OscConfig+0x2e8>
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f040 80fc 	bne.w	80013c4 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80011cc:	2301      	movs	r3, #1
 80011ce:	f000 be93 	b.w	8001ef8 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011dc:	d106      	bne.n	80011ec <HAL_RCC_OscConfig+0x110>
 80011de:	4b78      	ldr	r3, [pc, #480]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a77      	ldr	r2, [pc, #476]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 80011e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e8:	6013      	str	r3, [r2, #0]
 80011ea:	e030      	b.n	800124e <HAL_RCC_OscConfig+0x172>
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d10c      	bne.n	8001210 <HAL_RCC_OscConfig+0x134>
 80011f6:	4b72      	ldr	r3, [pc, #456]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a71      	ldr	r2, [pc, #452]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 80011fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	4b6f      	ldr	r3, [pc, #444]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a6e      	ldr	r2, [pc, #440]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001208:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800120c:	6013      	str	r3, [r2, #0]
 800120e:	e01e      	b.n	800124e <HAL_RCC_OscConfig+0x172>
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800121a:	d10c      	bne.n	8001236 <HAL_RCC_OscConfig+0x15a>
 800121c:	4b68      	ldr	r3, [pc, #416]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a67      	ldr	r2, [pc, #412]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001222:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001226:	6013      	str	r3, [r2, #0]
 8001228:	4b65      	ldr	r3, [pc, #404]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a64      	ldr	r2, [pc, #400]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 800122e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001232:	6013      	str	r3, [r2, #0]
 8001234:	e00b      	b.n	800124e <HAL_RCC_OscConfig+0x172>
 8001236:	4b62      	ldr	r3, [pc, #392]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a61      	ldr	r2, [pc, #388]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 800123c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001240:	6013      	str	r3, [r2, #0]
 8001242:	4b5f      	ldr	r3, [pc, #380]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a5e      	ldr	r2, [pc, #376]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001248:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800124c:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800124e:	1d3b      	adds	r3, r7, #4
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d059      	beq.n	800130c <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001258:	f7ff faea 	bl	8000830 <HAL_GetTick>
 800125c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001260:	e00a      	b.n	8001278 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001262:	f7ff fae5 	bl	8000830 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b64      	cmp	r3, #100	; 0x64
 8001270:	d902      	bls.n	8001278 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	f000 be40 	b.w	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 8001278:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800127c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001280:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001284:	fa93 f3a3 	rbit	r3, r3
 8001288:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800128c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001290:	fab3 f383 	clz	r3, r3
 8001294:	b2db      	uxtb	r3, r3
 8001296:	095b      	lsrs	r3, r3, #5
 8001298:	b2db      	uxtb	r3, r3
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d102      	bne.n	80012aa <HAL_RCC_OscConfig+0x1ce>
 80012a4:	4b46      	ldr	r3, [pc, #280]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	e015      	b.n	80012d6 <HAL_RCC_OscConfig+0x1fa>
 80012aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ae:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80012b6:	fa93 f3a3 	rbit	r3, r3
 80012ba:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80012be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012c2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80012c6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80012ca:	fa93 f3a3 	rbit	r3, r3
 80012ce:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80012d2:	4b3b      	ldr	r3, [pc, #236]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 80012d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80012da:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80012de:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80012e2:	fa92 f2a2 	rbit	r2, r2
 80012e6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80012ea:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80012ee:	fab2 f282 	clz	r2, r2
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	f042 0220 	orr.w	r2, r2, #32
 80012f8:	b2d2      	uxtb	r2, r2
 80012fa:	f002 021f 	and.w	r2, r2, #31
 80012fe:	2101      	movs	r1, #1
 8001300:	fa01 f202 	lsl.w	r2, r1, r2
 8001304:	4013      	ands	r3, r2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d0ab      	beq.n	8001262 <HAL_RCC_OscConfig+0x186>
 800130a:	e05c      	b.n	80013c6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130c:	f7ff fa90 	bl	8000830 <HAL_GetTick>
 8001310:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001314:	e00a      	b.n	800132c <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001316:	f7ff fa8b 	bl	8000830 <HAL_GetTick>
 800131a:	4602      	mov	r2, r0
 800131c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b64      	cmp	r3, #100	; 0x64
 8001324:	d902      	bls.n	800132c <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	f000 bde6 	b.w	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 800132c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001330:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001334:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001338:	fa93 f3a3 	rbit	r3, r3
 800133c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001340:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001344:	fab3 f383 	clz	r3, r3
 8001348:	b2db      	uxtb	r3, r3
 800134a:	095b      	lsrs	r3, r3, #5
 800134c:	b2db      	uxtb	r3, r3
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	b2db      	uxtb	r3, r3
 8001354:	2b01      	cmp	r3, #1
 8001356:	d102      	bne.n	800135e <HAL_RCC_OscConfig+0x282>
 8001358:	4b19      	ldr	r3, [pc, #100]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	e015      	b.n	800138a <HAL_RCC_OscConfig+0x2ae>
 800135e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001362:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001366:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800136a:	fa93 f3a3 	rbit	r3, r3
 800136e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001372:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001376:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800137a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800137e:	fa93 f3a3 	rbit	r3, r3
 8001382:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001386:	4b0e      	ldr	r3, [pc, #56]	; (80013c0 <HAL_RCC_OscConfig+0x2e4>)
 8001388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800138a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800138e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001392:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001396:	fa92 f2a2 	rbit	r2, r2
 800139a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800139e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80013a2:	fab2 f282 	clz	r2, r2
 80013a6:	b2d2      	uxtb	r2, r2
 80013a8:	f042 0220 	orr.w	r2, r2, #32
 80013ac:	b2d2      	uxtb	r2, r2
 80013ae:	f002 021f 	and.w	r2, r2, #31
 80013b2:	2101      	movs	r1, #1
 80013b4:	fa01 f202 	lsl.w	r2, r1, r2
 80013b8:	4013      	ands	r3, r2
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1ab      	bne.n	8001316 <HAL_RCC_OscConfig+0x23a>
 80013be:	e002      	b.n	80013c6 <HAL_RCC_OscConfig+0x2ea>
 80013c0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0302 	and.w	r3, r3, #2
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	f000 8170 	beq.w	80016b6 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80013d6:	4bd0      	ldr	r3, [pc, #832]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f003 030c 	and.w	r3, r3, #12
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d00c      	beq.n	80013fc <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80013e2:	4bcd      	ldr	r3, [pc, #820]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f003 030c 	and.w	r3, r3, #12
 80013ea:	2b08      	cmp	r3, #8
 80013ec:	d16d      	bne.n	80014ca <HAL_RCC_OscConfig+0x3ee>
 80013ee:	4bca      	ldr	r3, [pc, #808]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80013f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80013fa:	d166      	bne.n	80014ca <HAL_RCC_OscConfig+0x3ee>
 80013fc:	2302      	movs	r3, #2
 80013fe:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001402:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001406:	fa93 f3a3 	rbit	r3, r3
 800140a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800140e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001412:	fab3 f383 	clz	r3, r3
 8001416:	b2db      	uxtb	r3, r3
 8001418:	095b      	lsrs	r3, r3, #5
 800141a:	b2db      	uxtb	r3, r3
 800141c:	f043 0301 	orr.w	r3, r3, #1
 8001420:	b2db      	uxtb	r3, r3
 8001422:	2b01      	cmp	r3, #1
 8001424:	d102      	bne.n	800142c <HAL_RCC_OscConfig+0x350>
 8001426:	4bbc      	ldr	r3, [pc, #752]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	e013      	b.n	8001454 <HAL_RCC_OscConfig+0x378>
 800142c:	2302      	movs	r3, #2
 800142e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001432:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001436:	fa93 f3a3 	rbit	r3, r3
 800143a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800143e:	2302      	movs	r3, #2
 8001440:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001444:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001448:	fa93 f3a3 	rbit	r3, r3
 800144c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001450:	4bb1      	ldr	r3, [pc, #708]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 8001452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001454:	2202      	movs	r2, #2
 8001456:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800145a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800145e:	fa92 f2a2 	rbit	r2, r2
 8001462:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001466:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800146a:	fab2 f282 	clz	r2, r2
 800146e:	b2d2      	uxtb	r2, r2
 8001470:	f042 0220 	orr.w	r2, r2, #32
 8001474:	b2d2      	uxtb	r2, r2
 8001476:	f002 021f 	and.w	r2, r2, #31
 800147a:	2101      	movs	r1, #1
 800147c:	fa01 f202 	lsl.w	r2, r1, r2
 8001480:	4013      	ands	r3, r2
 8001482:	2b00      	cmp	r3, #0
 8001484:	d007      	beq.n	8001496 <HAL_RCC_OscConfig+0x3ba>
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d002      	beq.n	8001496 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	f000 bd31 	b.w	8001ef8 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001496:	4ba0      	ldr	r3, [pc, #640]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800149e:	1d3b      	adds	r3, r7, #4
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	691b      	ldr	r3, [r3, #16]
 80014a4:	21f8      	movs	r1, #248	; 0xf8
 80014a6:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014aa:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80014ae:	fa91 f1a1 	rbit	r1, r1
 80014b2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80014b6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80014ba:	fab1 f181 	clz	r1, r1
 80014be:	b2c9      	uxtb	r1, r1
 80014c0:	408b      	lsls	r3, r1
 80014c2:	4995      	ldr	r1, [pc, #596]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 80014c4:	4313      	orrs	r3, r2
 80014c6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014c8:	e0f5      	b.n	80016b6 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f000 8085 	beq.w	80015e0 <HAL_RCC_OscConfig+0x504>
 80014d6:	2301      	movs	r3, #1
 80014d8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014dc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80014e0:	fa93 f3a3 	rbit	r3, r3
 80014e4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80014e8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014ec:	fab3 f383 	clz	r3, r3
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014f6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	461a      	mov	r2, r3
 80014fe:	2301      	movs	r3, #1
 8001500:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001502:	f7ff f995 	bl	8000830 <HAL_GetTick>
 8001506:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800150a:	e00a      	b.n	8001522 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800150c:	f7ff f990 	bl	8000830 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d902      	bls.n	8001522 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	f000 bceb 	b.w	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 8001522:	2302      	movs	r3, #2
 8001524:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001528:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800152c:	fa93 f3a3 	rbit	r3, r3
 8001530:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001534:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001538:	fab3 f383 	clz	r3, r3
 800153c:	b2db      	uxtb	r3, r3
 800153e:	095b      	lsrs	r3, r3, #5
 8001540:	b2db      	uxtb	r3, r3
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	b2db      	uxtb	r3, r3
 8001548:	2b01      	cmp	r3, #1
 800154a:	d102      	bne.n	8001552 <HAL_RCC_OscConfig+0x476>
 800154c:	4b72      	ldr	r3, [pc, #456]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	e013      	b.n	800157a <HAL_RCC_OscConfig+0x49e>
 8001552:	2302      	movs	r3, #2
 8001554:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001558:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800155c:	fa93 f3a3 	rbit	r3, r3
 8001560:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001564:	2302      	movs	r3, #2
 8001566:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800156a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800156e:	fa93 f3a3 	rbit	r3, r3
 8001572:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001576:	4b68      	ldr	r3, [pc, #416]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 8001578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157a:	2202      	movs	r2, #2
 800157c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001580:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001584:	fa92 f2a2 	rbit	r2, r2
 8001588:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800158c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001590:	fab2 f282 	clz	r2, r2
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	f042 0220 	orr.w	r2, r2, #32
 800159a:	b2d2      	uxtb	r2, r2
 800159c:	f002 021f 	and.w	r2, r2, #31
 80015a0:	2101      	movs	r1, #1
 80015a2:	fa01 f202 	lsl.w	r2, r1, r2
 80015a6:	4013      	ands	r3, r2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d0af      	beq.n	800150c <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ac:	4b5a      	ldr	r3, [pc, #360]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015b4:	1d3b      	adds	r3, r7, #4
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	21f8      	movs	r1, #248	; 0xf8
 80015bc:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c0:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80015c4:	fa91 f1a1 	rbit	r1, r1
 80015c8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80015cc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80015d0:	fab1 f181 	clz	r1, r1
 80015d4:	b2c9      	uxtb	r1, r1
 80015d6:	408b      	lsls	r3, r1
 80015d8:	494f      	ldr	r1, [pc, #316]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	600b      	str	r3, [r1, #0]
 80015de:	e06a      	b.n	80016b6 <HAL_RCC_OscConfig+0x5da>
 80015e0:	2301      	movs	r3, #1
 80015e2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80015ea:	fa93 f3a3 	rbit	r3, r3
 80015ee:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80015f2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f6:	fab3 f383 	clz	r3, r3
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001600:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	461a      	mov	r2, r3
 8001608:	2300      	movs	r3, #0
 800160a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160c:	f7ff f910 	bl	8000830 <HAL_GetTick>
 8001610:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001614:	e00a      	b.n	800162c <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001616:	f7ff f90b 	bl	8000830 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d902      	bls.n	800162c <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	f000 bc66 	b.w	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 800162c:	2302      	movs	r3, #2
 800162e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001632:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001636:	fa93 f3a3 	rbit	r3, r3
 800163a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800163e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001642:	fab3 f383 	clz	r3, r3
 8001646:	b2db      	uxtb	r3, r3
 8001648:	095b      	lsrs	r3, r3, #5
 800164a:	b2db      	uxtb	r3, r3
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b01      	cmp	r3, #1
 8001654:	d102      	bne.n	800165c <HAL_RCC_OscConfig+0x580>
 8001656:	4b30      	ldr	r3, [pc, #192]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	e013      	b.n	8001684 <HAL_RCC_OscConfig+0x5a8>
 800165c:	2302      	movs	r3, #2
 800165e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001662:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001666:	fa93 f3a3 	rbit	r3, r3
 800166a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800166e:	2302      	movs	r3, #2
 8001670:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001674:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001678:	fa93 f3a3 	rbit	r3, r3
 800167c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001680:	4b25      	ldr	r3, [pc, #148]	; (8001718 <HAL_RCC_OscConfig+0x63c>)
 8001682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001684:	2202      	movs	r2, #2
 8001686:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800168a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800168e:	fa92 f2a2 	rbit	r2, r2
 8001692:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001696:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800169a:	fab2 f282 	clz	r2, r2
 800169e:	b2d2      	uxtb	r2, r2
 80016a0:	f042 0220 	orr.w	r2, r2, #32
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	f002 021f 	and.w	r2, r2, #31
 80016aa:	2101      	movs	r1, #1
 80016ac:	fa01 f202 	lsl.w	r2, r1, r2
 80016b0:	4013      	ands	r3, r2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1af      	bne.n	8001616 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0308 	and.w	r3, r3, #8
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	f000 80da 	beq.w	800187a <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016c6:	1d3b      	adds	r3, r7, #4
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	695b      	ldr	r3, [r3, #20]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d069      	beq.n	80017a4 <HAL_RCC_OscConfig+0x6c8>
 80016d0:	2301      	movs	r3, #1
 80016d2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80016da:	fa93 f3a3 	rbit	r3, r3
 80016de:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80016e2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016e6:	fab3 f383 	clz	r3, r3
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	461a      	mov	r2, r3
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <HAL_RCC_OscConfig+0x640>)
 80016f0:	4413      	add	r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	461a      	mov	r2, r3
 80016f6:	2301      	movs	r3, #1
 80016f8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016fa:	f7ff f899 	bl	8000830 <HAL_GetTick>
 80016fe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001702:	e00d      	b.n	8001720 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001704:	f7ff f894 	bl	8000830 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d905      	bls.n	8001720 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e3ef      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 8001718:	40021000 	.word	0x40021000
 800171c:	10908120 	.word	0x10908120
 8001720:	2302      	movs	r3, #2
 8001722:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001726:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800172a:	fa93 f2a3 	rbit	r2, r3
 800172e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001738:	2202      	movs	r2, #2
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	fa93 f2a3 	rbit	r2, r3
 8001746:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001750:	2202      	movs	r2, #2
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	fa93 f2a3 	rbit	r2, r3
 800175e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001762:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001764:	4ba4      	ldr	r3, [pc, #656]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001766:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001768:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800176c:	2102      	movs	r1, #2
 800176e:	6019      	str	r1, [r3, #0]
 8001770:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	fa93 f1a3 	rbit	r1, r3
 800177a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800177e:	6019      	str	r1, [r3, #0]
  return result;
 8001780:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	fab3 f383 	clz	r3, r3
 800178a:	b2db      	uxtb	r3, r3
 800178c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001790:	b2db      	uxtb	r3, r3
 8001792:	f003 031f 	and.w	r3, r3, #31
 8001796:	2101      	movs	r1, #1
 8001798:	fa01 f303 	lsl.w	r3, r1, r3
 800179c:	4013      	ands	r3, r2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d0b0      	beq.n	8001704 <HAL_RCC_OscConfig+0x628>
 80017a2:	e06a      	b.n	800187a <HAL_RCC_OscConfig+0x79e>
 80017a4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80017a8:	2201      	movs	r2, #1
 80017aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	fa93 f2a3 	rbit	r2, r3
 80017b6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80017ba:	601a      	str	r2, [r3, #0]
  return result;
 80017bc:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80017c0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017c2:	fab3 f383 	clz	r3, r3
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	461a      	mov	r2, r3
 80017ca:	4b8c      	ldr	r3, [pc, #560]	; (80019fc <HAL_RCC_OscConfig+0x920>)
 80017cc:	4413      	add	r3, r2
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	461a      	mov	r2, r3
 80017d2:	2300      	movs	r3, #0
 80017d4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017d6:	f7ff f82b 	bl	8000830 <HAL_GetTick>
 80017da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017de:	e009      	b.n	80017f4 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017e0:	f7ff f826 	bl	8000830 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e381      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 80017f4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80017f8:	2202      	movs	r2, #2
 80017fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	fa93 f2a3 	rbit	r2, r3
 8001806:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001810:	2202      	movs	r2, #2
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	fa93 f2a3 	rbit	r2, r3
 800181e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001828:	2202      	movs	r2, #2
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	fa93 f2a3 	rbit	r2, r3
 8001836:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800183a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800183c:	4b6e      	ldr	r3, [pc, #440]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 800183e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001840:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001844:	2102      	movs	r1, #2
 8001846:	6019      	str	r1, [r3, #0]
 8001848:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	fa93 f1a3 	rbit	r1, r3
 8001852:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001856:	6019      	str	r1, [r3, #0]
  return result;
 8001858:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	fab3 f383 	clz	r3, r3
 8001862:	b2db      	uxtb	r3, r3
 8001864:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001868:	b2db      	uxtb	r3, r3
 800186a:	f003 031f 	and.w	r3, r3, #31
 800186e:	2101      	movs	r1, #1
 8001870:	fa01 f303 	lsl.w	r3, r1, r3
 8001874:	4013      	ands	r3, r2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1b2      	bne.n	80017e0 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0304 	and.w	r3, r3, #4
 8001884:	2b00      	cmp	r3, #0
 8001886:	f000 8157 	beq.w	8001b38 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800188a:	2300      	movs	r3, #0
 800188c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001890:	4b59      	ldr	r3, [pc, #356]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001892:	69db      	ldr	r3, [r3, #28]
 8001894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d112      	bne.n	80018c2 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800189c:	4b56      	ldr	r3, [pc, #344]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 800189e:	69db      	ldr	r3, [r3, #28]
 80018a0:	4a55      	ldr	r2, [pc, #340]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 80018a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018a6:	61d3      	str	r3, [r2, #28]
 80018a8:	4b53      	ldr	r3, [pc, #332]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 80018aa:	69db      	ldr	r3, [r3, #28]
 80018ac:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	f107 030c 	add.w	r3, r7, #12
 80018ba:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80018bc:	2301      	movs	r3, #1
 80018be:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c2:	4b4f      	ldr	r3, [pc, #316]	; (8001a00 <HAL_RCC_OscConfig+0x924>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d11a      	bne.n	8001904 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018ce:	4b4c      	ldr	r3, [pc, #304]	; (8001a00 <HAL_RCC_OscConfig+0x924>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a4b      	ldr	r2, [pc, #300]	; (8001a00 <HAL_RCC_OscConfig+0x924>)
 80018d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018da:	f7fe ffa9 	bl	8000830 <HAL_GetTick>
 80018de:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e2:	e009      	b.n	80018f8 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018e4:	f7fe ffa4 	bl	8000830 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b64      	cmp	r3, #100	; 0x64
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e2ff      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f8:	4b41      	ldr	r3, [pc, #260]	; (8001a00 <HAL_RCC_OscConfig+0x924>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0ef      	beq.n	80018e4 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d106      	bne.n	800191c <HAL_RCC_OscConfig+0x840>
 800190e:	4b3a      	ldr	r3, [pc, #232]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001910:	6a1b      	ldr	r3, [r3, #32]
 8001912:	4a39      	ldr	r2, [pc, #228]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	6213      	str	r3, [r2, #32]
 800191a:	e02f      	b.n	800197c <HAL_RCC_OscConfig+0x8a0>
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d10c      	bne.n	8001940 <HAL_RCC_OscConfig+0x864>
 8001926:	4b34      	ldr	r3, [pc, #208]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001928:	6a1b      	ldr	r3, [r3, #32]
 800192a:	4a33      	ldr	r2, [pc, #204]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 800192c:	f023 0301 	bic.w	r3, r3, #1
 8001930:	6213      	str	r3, [r2, #32]
 8001932:	4b31      	ldr	r3, [pc, #196]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001934:	6a1b      	ldr	r3, [r3, #32]
 8001936:	4a30      	ldr	r2, [pc, #192]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001938:	f023 0304 	bic.w	r3, r3, #4
 800193c:	6213      	str	r3, [r2, #32]
 800193e:	e01d      	b.n	800197c <HAL_RCC_OscConfig+0x8a0>
 8001940:	1d3b      	adds	r3, r7, #4
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	2b05      	cmp	r3, #5
 8001948:	d10c      	bne.n	8001964 <HAL_RCC_OscConfig+0x888>
 800194a:	4b2b      	ldr	r3, [pc, #172]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 800194c:	6a1b      	ldr	r3, [r3, #32]
 800194e:	4a2a      	ldr	r2, [pc, #168]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001950:	f043 0304 	orr.w	r3, r3, #4
 8001954:	6213      	str	r3, [r2, #32]
 8001956:	4b28      	ldr	r3, [pc, #160]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001958:	6a1b      	ldr	r3, [r3, #32]
 800195a:	4a27      	ldr	r2, [pc, #156]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6213      	str	r3, [r2, #32]
 8001962:	e00b      	b.n	800197c <HAL_RCC_OscConfig+0x8a0>
 8001964:	4b24      	ldr	r3, [pc, #144]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	4a23      	ldr	r2, [pc, #140]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 800196a:	f023 0301 	bic.w	r3, r3, #1
 800196e:	6213      	str	r3, [r2, #32]
 8001970:	4b21      	ldr	r3, [pc, #132]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001972:	6a1b      	ldr	r3, [r3, #32]
 8001974:	4a20      	ldr	r2, [pc, #128]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 8001976:	f023 0304 	bic.w	r3, r3, #4
 800197a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800197c:	1d3b      	adds	r3, r7, #4
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d06a      	beq.n	8001a5c <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001986:	f7fe ff53 	bl	8000830 <HAL_GetTick>
 800198a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198e:	e00b      	b.n	80019a8 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001990:	f7fe ff4e 	bl	8000830 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	f241 3288 	movw	r2, #5000	; 0x1388
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e2a7      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 80019a8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80019ac:	2202      	movs	r2, #2
 80019ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	fa93 f2a3 	rbit	r2, r3
 80019ba:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80019c4:	2202      	movs	r2, #2
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	fa93 f2a3 	rbit	r2, r3
 80019d2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80019d6:	601a      	str	r2, [r3, #0]
  return result;
 80019d8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80019dc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019de:	fab3 f383 	clz	r3, r3
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	095b      	lsrs	r3, r3, #5
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	f043 0302 	orr.w	r3, r3, #2
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d108      	bne.n	8001a04 <HAL_RCC_OscConfig+0x928>
 80019f2:	4b01      	ldr	r3, [pc, #4]	; (80019f8 <HAL_RCC_OscConfig+0x91c>)
 80019f4:	6a1b      	ldr	r3, [r3, #32]
 80019f6:	e013      	b.n	8001a20 <HAL_RCC_OscConfig+0x944>
 80019f8:	40021000 	.word	0x40021000
 80019fc:	10908120 	.word	0x10908120
 8001a00:	40007000 	.word	0x40007000
 8001a04:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001a08:	2202      	movs	r2, #2
 8001a0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a0c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	fa93 f2a3 	rbit	r2, r3
 8001a16:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	4bc0      	ldr	r3, [pc, #768]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a20:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001a24:	2102      	movs	r1, #2
 8001a26:	6011      	str	r1, [r2, #0]
 8001a28:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001a2c:	6812      	ldr	r2, [r2, #0]
 8001a2e:	fa92 f1a2 	rbit	r1, r2
 8001a32:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001a36:	6011      	str	r1, [r2, #0]
  return result;
 8001a38:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001a3c:	6812      	ldr	r2, [r2, #0]
 8001a3e:	fab2 f282 	clz	r2, r2
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a48:	b2d2      	uxtb	r2, r2
 8001a4a:	f002 021f 	and.w	r2, r2, #31
 8001a4e:	2101      	movs	r1, #1
 8001a50:	fa01 f202 	lsl.w	r2, r1, r2
 8001a54:	4013      	ands	r3, r2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d09a      	beq.n	8001990 <HAL_RCC_OscConfig+0x8b4>
 8001a5a:	e063      	b.n	8001b24 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a5c:	f7fe fee8 	bl	8000830 <HAL_GetTick>
 8001a60:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a64:	e00b      	b.n	8001a7e <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a66:	f7fe fee3 	bl	8000830 <HAL_GetTick>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e23c      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 8001a7e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a82:	2202      	movs	r2, #2
 8001a84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a86:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	fa93 f2a3 	rbit	r2, r3
 8001a90:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	fa93 f2a3 	rbit	r2, r3
 8001aa8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001aac:	601a      	str	r2, [r3, #0]
  return result;
 8001aae:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001ab2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ab4:	fab3 f383 	clz	r3, r3
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	095b      	lsrs	r3, r3, #5
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	f043 0302 	orr.w	r3, r3, #2
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d102      	bne.n	8001ace <HAL_RCC_OscConfig+0x9f2>
 8001ac8:	4b95      	ldr	r3, [pc, #596]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	e00d      	b.n	8001aea <HAL_RCC_OscConfig+0xa0e>
 8001ace:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	fa93 f2a3 	rbit	r2, r3
 8001ae0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	4b8e      	ldr	r3, [pc, #568]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aea:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001aee:	2102      	movs	r1, #2
 8001af0:	6011      	str	r1, [r2, #0]
 8001af2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	fa92 f1a2 	rbit	r1, r2
 8001afc:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001b00:	6011      	str	r1, [r2, #0]
  return result;
 8001b02:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001b06:	6812      	ldr	r2, [r2, #0]
 8001b08:	fab2 f282 	clz	r2, r2
 8001b0c:	b2d2      	uxtb	r2, r2
 8001b0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	f002 021f 	and.w	r2, r2, #31
 8001b18:	2101      	movs	r1, #1
 8001b1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1e:	4013      	ands	r3, r2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1a0      	bne.n	8001a66 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b24:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d105      	bne.n	8001b38 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b2c:	4b7c      	ldr	r3, [pc, #496]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	4a7b      	ldr	r2, [pc, #492]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001b32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b36:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 81d9 	beq.w	8001ef6 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b44:	4b76      	ldr	r3, [pc, #472]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 030c 	and.w	r3, r3, #12
 8001b4c:	2b08      	cmp	r3, #8
 8001b4e:	f000 81a6 	beq.w	8001e9e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b52:	1d3b      	adds	r3, r7, #4
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	f040 811e 	bne.w	8001d9a <HAL_RCC_OscConfig+0xcbe>
 8001b5e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001b62:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b68:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	fa93 f2a3 	rbit	r2, r3
 8001b72:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b76:	601a      	str	r2, [r3, #0]
  return result;
 8001b78:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b7c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b7e:	fab3 f383 	clz	r3, r3
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	461a      	mov	r2, r3
 8001b90:	2300      	movs	r3, #0
 8001b92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b94:	f7fe fe4c 	bl	8000830 <HAL_GetTick>
 8001b98:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b9c:	e009      	b.n	8001bb2 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b9e:	f7fe fe47 	bl	8000830 <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e1a2      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 8001bb2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001bb6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bbc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	fa93 f2a3 	rbit	r2, r3
 8001bc6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001bca:	601a      	str	r2, [r3, #0]
  return result;
 8001bcc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001bd0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd2:	fab3 f383 	clz	r3, r3
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	095b      	lsrs	r3, r3, #5
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d102      	bne.n	8001bec <HAL_RCC_OscConfig+0xb10>
 8001be6:	4b4e      	ldr	r3, [pc, #312]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	e01b      	b.n	8001c24 <HAL_RCC_OscConfig+0xb48>
 8001bec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001bf0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bf4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	fa93 f2a3 	rbit	r2, r3
 8001c00:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001c0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	fa93 f2a3 	rbit	r2, r3
 8001c1a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	4b3f      	ldr	r3, [pc, #252]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c24:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001c28:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c2c:	6011      	str	r1, [r2, #0]
 8001c2e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001c32:	6812      	ldr	r2, [r2, #0]
 8001c34:	fa92 f1a2 	rbit	r1, r2
 8001c38:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001c3c:	6011      	str	r1, [r2, #0]
  return result;
 8001c3e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001c42:	6812      	ldr	r2, [r2, #0]
 8001c44:	fab2 f282 	clz	r2, r2
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	f042 0220 	orr.w	r2, r2, #32
 8001c4e:	b2d2      	uxtb	r2, r2
 8001c50:	f002 021f 	and.w	r2, r2, #31
 8001c54:	2101      	movs	r1, #1
 8001c56:	fa01 f202 	lsl.w	r2, r1, r2
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d19e      	bne.n	8001b9e <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c60:	4b2f      	ldr	r3, [pc, #188]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c64:	f023 020f 	bic.w	r2, r3, #15
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6e:	492c      	ldr	r1, [pc, #176]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001c70:	4313      	orrs	r3, r2
 8001c72:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001c74:	4b2a      	ldr	r3, [pc, #168]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	6a19      	ldr	r1, [r3, #32]
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	69db      	ldr	r3, [r3, #28]
 8001c88:	430b      	orrs	r3, r1
 8001c8a:	4925      	ldr	r1, [pc, #148]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	604b      	str	r3, [r1, #4]
 8001c90:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	fa93 f2a3 	rbit	r2, r3
 8001ca4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ca8:	601a      	str	r2, [r3, #0]
  return result;
 8001caa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001cae:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cb0:	fab3 f383 	clz	r3, r3
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7fe fdb3 	bl	8000830 <HAL_GetTick>
 8001cca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cce:	e009      	b.n	8001ce4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd0:	f7fe fdae 	bl	8000830 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e109      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 8001ce4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ce8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cee:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	fa93 f2a3 	rbit	r2, r3
 8001cf8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001cfc:	601a      	str	r2, [r3, #0]
  return result;
 8001cfe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001d02:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d04:	fab3 f383 	clz	r3, r3
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	095b      	lsrs	r3, r3, #5
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d105      	bne.n	8001d24 <HAL_RCC_OscConfig+0xc48>
 8001d18:	4b01      	ldr	r3, [pc, #4]	; (8001d20 <HAL_RCC_OscConfig+0xc44>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	e01e      	b.n	8001d5c <HAL_RCC_OscConfig+0xc80>
 8001d1e:	bf00      	nop
 8001d20:	40021000 	.word	0x40021000
 8001d24:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	fa93 f2a3 	rbit	r2, r3
 8001d38:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001d42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	fa93 f2a3 	rbit	r2, r3
 8001d52:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	4b6a      	ldr	r3, [pc, #424]	; (8001f04 <HAL_RCC_OscConfig+0xe28>)
 8001d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001d60:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d64:	6011      	str	r1, [r2, #0]
 8001d66:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001d6a:	6812      	ldr	r2, [r2, #0]
 8001d6c:	fa92 f1a2 	rbit	r1, r2
 8001d70:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d74:	6011      	str	r1, [r2, #0]
  return result;
 8001d76:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d7a:	6812      	ldr	r2, [r2, #0]
 8001d7c:	fab2 f282 	clz	r2, r2
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	f042 0220 	orr.w	r2, r2, #32
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	f002 021f 	and.w	r2, r2, #31
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d92:	4013      	ands	r3, r2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d09b      	beq.n	8001cd0 <HAL_RCC_OscConfig+0xbf4>
 8001d98:	e0ad      	b.n	8001ef6 <HAL_RCC_OscConfig+0xe1a>
 8001d9a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d9e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001da2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	fa93 f2a3 	rbit	r2, r3
 8001dae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001db2:	601a      	str	r2, [r3, #0]
  return result;
 8001db4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001db8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dba:	fab3 f383 	clz	r3, r3
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001dc4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	461a      	mov	r2, r3
 8001dcc:	2300      	movs	r3, #0
 8001dce:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd0:	f7fe fd2e 	bl	8000830 <HAL_GetTick>
 8001dd4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd8:	e009      	b.n	8001dee <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dda:	f7fe fd29 	bl	8000830 <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e084      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
 8001dee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001df2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001df6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	fa93 f2a3 	rbit	r2, r3
 8001e02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e06:	601a      	str	r2, [r3, #0]
  return result;
 8001e08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e0e:	fab3 f383 	clz	r3, r3
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	095b      	lsrs	r3, r3, #5
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d102      	bne.n	8001e28 <HAL_RCC_OscConfig+0xd4c>
 8001e22:	4b38      	ldr	r3, [pc, #224]	; (8001f04 <HAL_RCC_OscConfig+0xe28>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	e01b      	b.n	8001e60 <HAL_RCC_OscConfig+0xd84>
 8001e28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	fa93 f2a3 	rbit	r2, r3
 8001e3c:	f107 0320 	add.w	r3, r7, #32
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	f107 031c 	add.w	r3, r7, #28
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	fa93 f2a3 	rbit	r2, r3
 8001e56:	f107 0318 	add.w	r3, r7, #24
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	4b29      	ldr	r3, [pc, #164]	; (8001f04 <HAL_RCC_OscConfig+0xe28>)
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e60:	f107 0214 	add.w	r2, r7, #20
 8001e64:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e68:	6011      	str	r1, [r2, #0]
 8001e6a:	f107 0214 	add.w	r2, r7, #20
 8001e6e:	6812      	ldr	r2, [r2, #0]
 8001e70:	fa92 f1a2 	rbit	r1, r2
 8001e74:	f107 0210 	add.w	r2, r7, #16
 8001e78:	6011      	str	r1, [r2, #0]
  return result;
 8001e7a:	f107 0210 	add.w	r2, r7, #16
 8001e7e:	6812      	ldr	r2, [r2, #0]
 8001e80:	fab2 f282 	clz	r2, r2
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	f042 0220 	orr.w	r2, r2, #32
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	f002 021f 	and.w	r2, r2, #31
 8001e90:	2101      	movs	r1, #1
 8001e92:	fa01 f202 	lsl.w	r2, r1, r2
 8001e96:	4013      	ands	r3, r2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d19e      	bne.n	8001dda <HAL_RCC_OscConfig+0xcfe>
 8001e9c:	e02b      	b.n	8001ef6 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e9e:	1d3b      	adds	r3, r7, #4
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d101      	bne.n	8001eac <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e025      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001eac:	4b15      	ldr	r3, [pc, #84]	; (8001f04 <HAL_RCC_OscConfig+0xe28>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001eb4:	4b13      	ldr	r3, [pc, #76]	; (8001f04 <HAL_RCC_OscConfig+0xe28>)
 8001eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb8:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ebc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ec0:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001ec4:	1d3b      	adds	r3, r7, #4
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d111      	bne.n	8001ef2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001ece:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ed2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ed6:	1d3b      	adds	r3, r7, #4
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d108      	bne.n	8001ef2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001ee0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ee4:	f003 020f 	and.w	r2, r3, #15
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d001      	beq.n	8001ef6 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40021000 	.word	0x40021000

08001f08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b09e      	sub	sp, #120	; 0x78
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e162      	b.n	80021e6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f20:	4b90      	ldr	r3, [pc, #576]	; (8002164 <HAL_RCC_ClockConfig+0x25c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0307 	and.w	r3, r3, #7
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d910      	bls.n	8001f50 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f2e:	4b8d      	ldr	r3, [pc, #564]	; (8002164 <HAL_RCC_ClockConfig+0x25c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f023 0207 	bic.w	r2, r3, #7
 8001f36:	498b      	ldr	r1, [pc, #556]	; (8002164 <HAL_RCC_ClockConfig+0x25c>)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f3e:	4b89      	ldr	r3, [pc, #548]	; (8002164 <HAL_RCC_ClockConfig+0x25c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	683a      	ldr	r2, [r7, #0]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d001      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e14a      	b.n	80021e6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d008      	beq.n	8001f6e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f5c:	4b82      	ldr	r3, [pc, #520]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	497f      	ldr	r1, [pc, #508]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	f000 80dc 	beq.w	8002134 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d13c      	bne.n	8001ffe <HAL_RCC_ClockConfig+0xf6>
 8001f84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f88:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f8c:	fa93 f3a3 	rbit	r3, r3
 8001f90:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f94:	fab3 f383 	clz	r3, r3
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	095b      	lsrs	r3, r3, #5
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	f043 0301 	orr.w	r3, r3, #1
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d102      	bne.n	8001fae <HAL_RCC_ClockConfig+0xa6>
 8001fa8:	4b6f      	ldr	r3, [pc, #444]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	e00f      	b.n	8001fce <HAL_RCC_ClockConfig+0xc6>
 8001fae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fb2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fb6:	fa93 f3a3 	rbit	r3, r3
 8001fba:	667b      	str	r3, [r7, #100]	; 0x64
 8001fbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fc0:	663b      	str	r3, [r7, #96]	; 0x60
 8001fc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001fc4:	fa93 f3a3 	rbit	r3, r3
 8001fc8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001fca:	4b67      	ldr	r3, [pc, #412]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 8001fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001fd2:	65ba      	str	r2, [r7, #88]	; 0x58
 8001fd4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001fd6:	fa92 f2a2 	rbit	r2, r2
 8001fda:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001fdc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001fde:	fab2 f282 	clz	r2, r2
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	f042 0220 	orr.w	r2, r2, #32
 8001fe8:	b2d2      	uxtb	r2, r2
 8001fea:	f002 021f 	and.w	r2, r2, #31
 8001fee:	2101      	movs	r1, #1
 8001ff0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d17b      	bne.n	80020f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e0f3      	b.n	80021e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	2b02      	cmp	r3, #2
 8002004:	d13c      	bne.n	8002080 <HAL_RCC_ClockConfig+0x178>
 8002006:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800200a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800200e:	fa93 f3a3 	rbit	r3, r3
 8002012:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002014:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002016:	fab3 f383 	clz	r3, r3
 800201a:	b2db      	uxtb	r3, r3
 800201c:	095b      	lsrs	r3, r3, #5
 800201e:	b2db      	uxtb	r3, r3
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b01      	cmp	r3, #1
 8002028:	d102      	bne.n	8002030 <HAL_RCC_ClockConfig+0x128>
 800202a:	4b4f      	ldr	r3, [pc, #316]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	e00f      	b.n	8002050 <HAL_RCC_ClockConfig+0x148>
 8002030:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002034:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002036:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002038:	fa93 f3a3 	rbit	r3, r3
 800203c:	647b      	str	r3, [r7, #68]	; 0x44
 800203e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002042:	643b      	str	r3, [r7, #64]	; 0x40
 8002044:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002046:	fa93 f3a3 	rbit	r3, r3
 800204a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800204c:	4b46      	ldr	r3, [pc, #280]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 800204e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002050:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002054:	63ba      	str	r2, [r7, #56]	; 0x38
 8002056:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002058:	fa92 f2a2 	rbit	r2, r2
 800205c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800205e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002060:	fab2 f282 	clz	r2, r2
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	f042 0220 	orr.w	r2, r2, #32
 800206a:	b2d2      	uxtb	r2, r2
 800206c:	f002 021f 	and.w	r2, r2, #31
 8002070:	2101      	movs	r1, #1
 8002072:	fa01 f202 	lsl.w	r2, r1, r2
 8002076:	4013      	ands	r3, r2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d13a      	bne.n	80020f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e0b2      	b.n	80021e6 <HAL_RCC_ClockConfig+0x2de>
 8002080:	2302      	movs	r3, #2
 8002082:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002086:	fa93 f3a3 	rbit	r3, r3
 800208a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800208c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800208e:	fab3 f383 	clz	r3, r3
 8002092:	b2db      	uxtb	r3, r3
 8002094:	095b      	lsrs	r3, r3, #5
 8002096:	b2db      	uxtb	r3, r3
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d102      	bne.n	80020a8 <HAL_RCC_ClockConfig+0x1a0>
 80020a2:	4b31      	ldr	r3, [pc, #196]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	e00d      	b.n	80020c4 <HAL_RCC_ClockConfig+0x1bc>
 80020a8:	2302      	movs	r3, #2
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ae:	fa93 f3a3 	rbit	r3, r3
 80020b2:	627b      	str	r3, [r7, #36]	; 0x24
 80020b4:	2302      	movs	r3, #2
 80020b6:	623b      	str	r3, [r7, #32]
 80020b8:	6a3b      	ldr	r3, [r7, #32]
 80020ba:	fa93 f3a3 	rbit	r3, r3
 80020be:	61fb      	str	r3, [r7, #28]
 80020c0:	4b29      	ldr	r3, [pc, #164]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 80020c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c4:	2202      	movs	r2, #2
 80020c6:	61ba      	str	r2, [r7, #24]
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	fa92 f2a2 	rbit	r2, r2
 80020ce:	617a      	str	r2, [r7, #20]
  return result;
 80020d0:	697a      	ldr	r2, [r7, #20]
 80020d2:	fab2 f282 	clz	r2, r2
 80020d6:	b2d2      	uxtb	r2, r2
 80020d8:	f042 0220 	orr.w	r2, r2, #32
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	f002 021f 	and.w	r2, r2, #31
 80020e2:	2101      	movs	r1, #1
 80020e4:	fa01 f202 	lsl.w	r2, r1, r2
 80020e8:	4013      	ands	r3, r2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e079      	b.n	80021e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f2:	4b1d      	ldr	r3, [pc, #116]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f023 0203 	bic.w	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	491a      	ldr	r1, [pc, #104]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002104:	f7fe fb94 	bl	8000830 <HAL_GetTick>
 8002108:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	e00a      	b.n	8002122 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800210c:	f7fe fb90 	bl	8000830 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f241 3288 	movw	r2, #5000	; 0x1388
 800211a:	4293      	cmp	r3, r2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e061      	b.n	80021e6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002122:	4b11      	ldr	r3, [pc, #68]	; (8002168 <HAL_RCC_ClockConfig+0x260>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 020c 	and.w	r2, r3, #12
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	429a      	cmp	r2, r3
 8002132:	d1eb      	bne.n	800210c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002134:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <HAL_RCC_ClockConfig+0x25c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d214      	bcs.n	800216c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002142:	4b08      	ldr	r3, [pc, #32]	; (8002164 <HAL_RCC_ClockConfig+0x25c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f023 0207 	bic.w	r2, r3, #7
 800214a:	4906      	ldr	r1, [pc, #24]	; (8002164 <HAL_RCC_ClockConfig+0x25c>)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	4313      	orrs	r3, r2
 8002150:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002152:	4b04      	ldr	r3, [pc, #16]	; (8002164 <HAL_RCC_ClockConfig+0x25c>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	429a      	cmp	r2, r3
 800215e:	d005      	beq.n	800216c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e040      	b.n	80021e6 <HAL_RCC_ClockConfig+0x2de>
 8002164:	40022000 	.word	0x40022000
 8002168:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0304 	and.w	r3, r3, #4
 8002174:	2b00      	cmp	r3, #0
 8002176:	d008      	beq.n	800218a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002178:	4b1d      	ldr	r3, [pc, #116]	; (80021f0 <HAL_RCC_ClockConfig+0x2e8>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	491a      	ldr	r1, [pc, #104]	; (80021f0 <HAL_RCC_ClockConfig+0x2e8>)
 8002186:	4313      	orrs	r3, r2
 8002188:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0308 	and.w	r3, r3, #8
 8002192:	2b00      	cmp	r3, #0
 8002194:	d009      	beq.n	80021aa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002196:	4b16      	ldr	r3, [pc, #88]	; (80021f0 <HAL_RCC_ClockConfig+0x2e8>)
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	4912      	ldr	r1, [pc, #72]	; (80021f0 <HAL_RCC_ClockConfig+0x2e8>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80021aa:	f000 f829 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 80021ae:	4601      	mov	r1, r0
 80021b0:	4b0f      	ldr	r3, [pc, #60]	; (80021f0 <HAL_RCC_ClockConfig+0x2e8>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021b8:	22f0      	movs	r2, #240	; 0xf0
 80021ba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	fa92 f2a2 	rbit	r2, r2
 80021c2:	60fa      	str	r2, [r7, #12]
  return result;
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	fab2 f282 	clz	r2, r2
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	40d3      	lsrs	r3, r2
 80021ce:	4a09      	ldr	r2, [pc, #36]	; (80021f4 <HAL_RCC_ClockConfig+0x2ec>)
 80021d0:	5cd3      	ldrb	r3, [r2, r3]
 80021d2:	fa21 f303 	lsr.w	r3, r1, r3
 80021d6:	4a08      	ldr	r2, [pc, #32]	; (80021f8 <HAL_RCC_ClockConfig+0x2f0>)
 80021d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80021da:	4b08      	ldr	r3, [pc, #32]	; (80021fc <HAL_RCC_ClockConfig+0x2f4>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f7fe fae2 	bl	80007a8 <HAL_InitTick>
  
  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3778      	adds	r7, #120	; 0x78
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40021000 	.word	0x40021000
 80021f4:	080032b4 	.word	0x080032b4
 80021f8:	20000000 	.word	0x20000000
 80021fc:	20000004 	.word	0x20000004

08002200 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002200:	b480      	push	{r7}
 8002202:	b08b      	sub	sp, #44	; 0x2c
 8002204:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
 800220a:	2300      	movs	r3, #0
 800220c:	61bb      	str	r3, [r7, #24]
 800220e:	2300      	movs	r3, #0
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
 8002212:	2300      	movs	r3, #0
 8002214:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800221a:	4b2a      	ldr	r3, [pc, #168]	; (80022c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	f003 030c 	and.w	r3, r3, #12
 8002226:	2b04      	cmp	r3, #4
 8002228:	d002      	beq.n	8002230 <HAL_RCC_GetSysClockFreq+0x30>
 800222a:	2b08      	cmp	r3, #8
 800222c:	d003      	beq.n	8002236 <HAL_RCC_GetSysClockFreq+0x36>
 800222e:	e03f      	b.n	80022b0 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002230:	4b25      	ldr	r3, [pc, #148]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002232:	623b      	str	r3, [r7, #32]
      break;
 8002234:	e03f      	b.n	80022b6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800223c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002240:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002242:	68ba      	ldr	r2, [r7, #8]
 8002244:	fa92 f2a2 	rbit	r2, r2
 8002248:	607a      	str	r2, [r7, #4]
  return result;
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	fab2 f282 	clz	r2, r2
 8002250:	b2d2      	uxtb	r2, r2
 8002252:	40d3      	lsrs	r3, r2
 8002254:	4a1d      	ldr	r2, [pc, #116]	; (80022cc <HAL_RCC_GetSysClockFreq+0xcc>)
 8002256:	5cd3      	ldrb	r3, [r2, r3]
 8002258:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800225a:	4b1a      	ldr	r3, [pc, #104]	; (80022c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800225c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	220f      	movs	r2, #15
 8002264:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	fa92 f2a2 	rbit	r2, r2
 800226c:	60fa      	str	r2, [r7, #12]
  return result;
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	fab2 f282 	clz	r2, r2
 8002274:	b2d2      	uxtb	r2, r2
 8002276:	40d3      	lsrs	r3, r2
 8002278:	4a15      	ldr	r2, [pc, #84]	; (80022d0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800227a:	5cd3      	ldrb	r3, [r2, r3]
 800227c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d008      	beq.n	800229a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002288:	4a0f      	ldr	r2, [pc, #60]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	fb02 f303 	mul.w	r3, r2, r3
 8002296:	627b      	str	r3, [r7, #36]	; 0x24
 8002298:	e007      	b.n	80022aa <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800229a:	4a0b      	ldr	r2, [pc, #44]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	fbb2 f2f3 	udiv	r2, r2, r3
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	fb02 f303 	mul.w	r3, r2, r3
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80022aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ac:	623b      	str	r3, [r7, #32]
      break;
 80022ae:	e002      	b.n	80022b6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022b0:	4b05      	ldr	r3, [pc, #20]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 80022b2:	623b      	str	r3, [r7, #32]
      break;
 80022b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022b6:	6a3b      	ldr	r3, [r7, #32]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	372c      	adds	r7, #44	; 0x2c
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	40021000 	.word	0x40021000
 80022c8:	007a1200 	.word	0x007a1200
 80022cc:	080032cc 	.word	0x080032cc
 80022d0:	080032dc 	.word	0x080032dc

080022d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022d8:	4b03      	ldr	r3, [pc, #12]	; (80022e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80022da:	681b      	ldr	r3, [r3, #0]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	20000000 	.word	0x20000000

080022ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80022f2:	f7ff ffef 	bl	80022d4 <HAL_RCC_GetHCLKFreq>
 80022f6:	4601      	mov	r1, r0
 80022f8:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002300:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002304:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	fa92 f2a2 	rbit	r2, r2
 800230c:	603a      	str	r2, [r7, #0]
  return result;
 800230e:	683a      	ldr	r2, [r7, #0]
 8002310:	fab2 f282 	clz	r2, r2
 8002314:	b2d2      	uxtb	r2, r2
 8002316:	40d3      	lsrs	r3, r2
 8002318:	4a04      	ldr	r2, [pc, #16]	; (800232c <HAL_RCC_GetPCLK1Freq+0x40>)
 800231a:	5cd3      	ldrb	r3, [r2, r3]
 800231c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002320:	4618      	mov	r0, r3
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40021000 	.word	0x40021000
 800232c:	080032c4 	.word	0x080032c4

08002330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002336:	f7ff ffcd 	bl	80022d4 <HAL_RCC_GetHCLKFreq>
 800233a:	4601      	mov	r1, r0
 800233c:	4b0b      	ldr	r3, [pc, #44]	; (800236c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002344:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002348:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	fa92 f2a2 	rbit	r2, r2
 8002350:	603a      	str	r2, [r7, #0]
  return result;
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	fab2 f282 	clz	r2, r2
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	40d3      	lsrs	r3, r2
 800235c:	4a04      	ldr	r2, [pc, #16]	; (8002370 <HAL_RCC_GetPCLK2Freq+0x40>)
 800235e:	5cd3      	ldrb	r3, [r2, r3]
 8002360:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002364:	4618      	mov	r0, r3
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40021000 	.word	0x40021000
 8002370:	080032c4 	.word	0x080032c4

08002374 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b092      	sub	sp, #72	; 0x48
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800237c:	2300      	movs	r3, #0
 800237e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002380:	2300      	movs	r3, #0
 8002382:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800238c:	2b00      	cmp	r3, #0
 800238e:	f000 80d7 	beq.w	8002540 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002392:	2300      	movs	r3, #0
 8002394:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002398:	4b4e      	ldr	r3, [pc, #312]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800239a:	69db      	ldr	r3, [r3, #28]
 800239c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d10e      	bne.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a4:	4b4b      	ldr	r3, [pc, #300]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023a6:	69db      	ldr	r3, [r3, #28]
 80023a8:	4a4a      	ldr	r2, [pc, #296]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ae:	61d3      	str	r3, [r2, #28]
 80023b0:	4b48      	ldr	r3, [pc, #288]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023bc:	2301      	movs	r3, #1
 80023be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c2:	4b45      	ldr	r3, [pc, #276]	; (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d118      	bne.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ce:	4b42      	ldr	r3, [pc, #264]	; (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a41      	ldr	r2, [pc, #260]	; (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023da:	f7fe fa29 	bl	8000830 <HAL_GetTick>
 80023de:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e0:	e008      	b.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e2:	f7fe fa25 	bl	8000830 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b64      	cmp	r3, #100	; 0x64
 80023ee:	d901      	bls.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e1d6      	b.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f4:	4b38      	ldr	r3, [pc, #224]	; (80024d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002400:	4b34      	ldr	r3, [pc, #208]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002408:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800240a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800240c:	2b00      	cmp	r3, #0
 800240e:	f000 8084 	beq.w	800251a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800241a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800241c:	429a      	cmp	r2, r3
 800241e:	d07c      	beq.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002420:	4b2c      	ldr	r3, [pc, #176]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002428:	63fb      	str	r3, [r7, #60]	; 0x3c
 800242a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800242e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002432:	fa93 f3a3 	rbit	r3, r3
 8002436:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800243a:	fab3 f383 	clz	r3, r3
 800243e:	b2db      	uxtb	r3, r3
 8002440:	461a      	mov	r2, r3
 8002442:	4b26      	ldr	r3, [pc, #152]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002444:	4413      	add	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	461a      	mov	r2, r3
 800244a:	2301      	movs	r3, #1
 800244c:	6013      	str	r3, [r2, #0]
 800244e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002452:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002456:	fa93 f3a3 	rbit	r3, r3
 800245a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800245c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800245e:	fab3 f383 	clz	r3, r3
 8002462:	b2db      	uxtb	r3, r3
 8002464:	461a      	mov	r2, r3
 8002466:	4b1d      	ldr	r3, [pc, #116]	; (80024dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002468:	4413      	add	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	461a      	mov	r2, r3
 800246e:	2300      	movs	r3, #0
 8002470:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002472:	4a18      	ldr	r2, [pc, #96]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002474:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002476:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002478:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	d04b      	beq.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002482:	f7fe f9d5 	bl	8000830 <HAL_GetTick>
 8002486:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002488:	e00a      	b.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248a:	f7fe f9d1 	bl	8000830 <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	f241 3288 	movw	r2, #5000	; 0x1388
 8002498:	4293      	cmp	r3, r2
 800249a:	d901      	bls.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e180      	b.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80024a0:	2302      	movs	r3, #2
 80024a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a6:	fa93 f3a3 	rbit	r3, r3
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
 80024ac:	2302      	movs	r3, #2
 80024ae:	623b      	str	r3, [r7, #32]
 80024b0:	6a3b      	ldr	r3, [r7, #32]
 80024b2:	fa93 f3a3 	rbit	r3, r3
 80024b6:	61fb      	str	r3, [r7, #28]
  return result;
 80024b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ba:	fab3 f383 	clz	r3, r3
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	095b      	lsrs	r3, r3, #5
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	f043 0302 	orr.w	r3, r3, #2
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d108      	bne.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80024ce:	4b01      	ldr	r3, [pc, #4]	; (80024d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	e00d      	b.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40007000 	.word	0x40007000
 80024dc:	10908100 	.word	0x10908100
 80024e0:	2302      	movs	r3, #2
 80024e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	fa93 f3a3 	rbit	r3, r3
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	4ba0      	ldr	r3, [pc, #640]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f0:	2202      	movs	r2, #2
 80024f2:	613a      	str	r2, [r7, #16]
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	fa92 f2a2 	rbit	r2, r2
 80024fa:	60fa      	str	r2, [r7, #12]
  return result;
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	fab2 f282 	clz	r2, r2
 8002502:	b2d2      	uxtb	r2, r2
 8002504:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	f002 021f 	and.w	r2, r2, #31
 800250e:	2101      	movs	r1, #1
 8002510:	fa01 f202 	lsl.w	r2, r1, r2
 8002514:	4013      	ands	r3, r2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0b7      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800251a:	4b95      	ldr	r3, [pc, #596]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	4992      	ldr	r1, [pc, #584]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002528:	4313      	orrs	r3, r2
 800252a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800252c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002530:	2b01      	cmp	r3, #1
 8002532:	d105      	bne.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002534:	4b8e      	ldr	r3, [pc, #568]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	4a8d      	ldr	r2, [pc, #564]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800253a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800253e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b00      	cmp	r3, #0
 800254a:	d008      	beq.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800254c:	4b88      	ldr	r3, [pc, #544]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800254e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002550:	f023 0203 	bic.w	r2, r3, #3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	4985      	ldr	r1, [pc, #532]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800255a:	4313      	orrs	r3, r2
 800255c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d008      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800256a:	4b81      	ldr	r3, [pc, #516]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	497e      	ldr	r1, [pc, #504]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002578:	4313      	orrs	r3, r2
 800257a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d008      	beq.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002588:	4b79      	ldr	r3, [pc, #484]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800258a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	4976      	ldr	r1, [pc, #472]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002596:	4313      	orrs	r3, r2
 8002598:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0320 	and.w	r3, r3, #32
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d008      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025a6:	4b72      	ldr	r3, [pc, #456]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	f023 0210 	bic.w	r2, r3, #16
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	496f      	ldr	r1, [pc, #444]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d008      	beq.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80025c4:	4b6a      	ldr	r3, [pc, #424]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025d0:	4967      	ldr	r1, [pc, #412]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d008      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025e2:	4b63      	ldr	r3, [pc, #396]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	f023 0220 	bic.w	r2, r3, #32
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a1b      	ldr	r3, [r3, #32]
 80025ee:	4960      	ldr	r1, [pc, #384]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d008      	beq.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002600:	4b5b      	ldr	r3, [pc, #364]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002604:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260c:	4958      	ldr	r1, [pc, #352]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800260e:	4313      	orrs	r3, r2
 8002610:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0308 	and.w	r3, r3, #8
 800261a:	2b00      	cmp	r3, #0
 800261c:	d008      	beq.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800261e:	4b54      	ldr	r3, [pc, #336]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002622:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	4951      	ldr	r1, [pc, #324]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800262c:	4313      	orrs	r3, r2
 800262e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0310 	and.w	r3, r3, #16
 8002638:	2b00      	cmp	r3, #0
 800263a:	d008      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800263c:	4b4c      	ldr	r3, [pc, #304]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800263e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002640:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	4949      	ldr	r1, [pc, #292]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800264a:	4313      	orrs	r3, r2
 800264c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002656:	2b00      	cmp	r3, #0
 8002658:	d008      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800265a:	4b45      	ldr	r3, [pc, #276]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002666:	4942      	ldr	r1, [pc, #264]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002668:	4313      	orrs	r3, r2
 800266a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002674:	2b00      	cmp	r3, #0
 8002676:	d008      	beq.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002678:	4b3d      	ldr	r3, [pc, #244]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800267a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002684:	493a      	ldr	r1, [pc, #232]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002686:	4313      	orrs	r3, r2
 8002688:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002692:	2b00      	cmp	r3, #0
 8002694:	d008      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002696:	4b36      	ldr	r3, [pc, #216]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a2:	4933      	ldr	r1, [pc, #204]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026a4:	4313      	orrs	r3, r2
 80026a6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d008      	beq.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80026b4:	4b2e      	ldr	r3, [pc, #184]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c0:	492b      	ldr	r1, [pc, #172]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d008      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80026d2:	4b27      	ldr	r3, [pc, #156]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026de:	4924      	ldr	r1, [pc, #144]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d008      	beq.n	8002702 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80026f0:	4b1f      	ldr	r3, [pc, #124]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026fc:	491c      	ldr	r1, [pc, #112]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d008      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800270e:	4b18      	ldr	r3, [pc, #96]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002712:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800271a:	4915      	ldr	r1, [pc, #84]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800271c:	4313      	orrs	r3, r2
 800271e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d008      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800272c:	4b10      	ldr	r3, [pc, #64]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800272e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002730:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002738:	490d      	ldr	r1, [pc, #52]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800273a:	4313      	orrs	r3, r2
 800273c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d008      	beq.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800274a:	4b09      	ldr	r3, [pc, #36]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002756:	4906      	ldr	r1, [pc, #24]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002758:	4313      	orrs	r3, r2
 800275a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00c      	beq.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002768:	4b01      	ldr	r3, [pc, #4]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	e002      	b.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800276e:	bf00      	nop
 8002770:	40021000 	.word	0x40021000
 8002774:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800277c:	490b      	ldr	r1, [pc, #44]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800277e:	4313      	orrs	r3, r2
 8002780:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d008      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800278e:	4b07      	ldr	r3, [pc, #28]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800279a:	4904      	ldr	r1, [pc, #16]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800279c:	4313      	orrs	r3, r2
 800279e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3748      	adds	r7, #72	; 0x48
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000

080027b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e01d      	b.n	80027fe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d106      	bne.n	80027dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7fd fec4 	bl	8000564 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2202      	movs	r2, #2
 80027e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3304      	adds	r3, #4
 80027ec:	4619      	mov	r1, r3
 80027ee:	4610      	mov	r0, r2
 80027f0:	f000 f834 	bl	800285c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
	...

08002808 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	4b0e      	ldr	r3, [pc, #56]	; (8002858 <HAL_TIM_Base_Start+0x50>)
 8002820:	4013      	ands	r3, r2
 8002822:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2b06      	cmp	r3, #6
 8002828:	d00b      	beq.n	8002842 <HAL_TIM_Base_Start+0x3a>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002830:	d007      	beq.n	8002842 <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f042 0201 	orr.w	r2, r2, #1
 8002840:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	00010007 	.word	0x00010007

0800285c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a42      	ldr	r2, [pc, #264]	; (8002978 <TIM_Base_SetConfig+0x11c>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d013      	beq.n	800289c <TIM_Base_SetConfig+0x40>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800287a:	d00f      	beq.n	800289c <TIM_Base_SetConfig+0x40>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a3f      	ldr	r2, [pc, #252]	; (800297c <TIM_Base_SetConfig+0x120>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d00b      	beq.n	800289c <TIM_Base_SetConfig+0x40>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a3e      	ldr	r2, [pc, #248]	; (8002980 <TIM_Base_SetConfig+0x124>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d007      	beq.n	800289c <TIM_Base_SetConfig+0x40>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a3d      	ldr	r2, [pc, #244]	; (8002984 <TIM_Base_SetConfig+0x128>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d003      	beq.n	800289c <TIM_Base_SetConfig+0x40>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a3c      	ldr	r2, [pc, #240]	; (8002988 <TIM_Base_SetConfig+0x12c>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d108      	bne.n	80028ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a31      	ldr	r2, [pc, #196]	; (8002978 <TIM_Base_SetConfig+0x11c>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d01f      	beq.n	80028f6 <TIM_Base_SetConfig+0x9a>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028bc:	d01b      	beq.n	80028f6 <TIM_Base_SetConfig+0x9a>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a2e      	ldr	r2, [pc, #184]	; (800297c <TIM_Base_SetConfig+0x120>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d017      	beq.n	80028f6 <TIM_Base_SetConfig+0x9a>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a2d      	ldr	r2, [pc, #180]	; (8002980 <TIM_Base_SetConfig+0x124>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d013      	beq.n	80028f6 <TIM_Base_SetConfig+0x9a>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a2c      	ldr	r2, [pc, #176]	; (8002984 <TIM_Base_SetConfig+0x128>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d00f      	beq.n	80028f6 <TIM_Base_SetConfig+0x9a>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a2c      	ldr	r2, [pc, #176]	; (800298c <TIM_Base_SetConfig+0x130>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d00b      	beq.n	80028f6 <TIM_Base_SetConfig+0x9a>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a2b      	ldr	r2, [pc, #172]	; (8002990 <TIM_Base_SetConfig+0x134>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d007      	beq.n	80028f6 <TIM_Base_SetConfig+0x9a>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a2a      	ldr	r2, [pc, #168]	; (8002994 <TIM_Base_SetConfig+0x138>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d003      	beq.n	80028f6 <TIM_Base_SetConfig+0x9a>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a25      	ldr	r2, [pc, #148]	; (8002988 <TIM_Base_SetConfig+0x12c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d108      	bne.n	8002908 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	4313      	orrs	r3, r2
 8002906:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	4313      	orrs	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a12      	ldr	r2, [pc, #72]	; (8002978 <TIM_Base_SetConfig+0x11c>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d013      	beq.n	800295c <TIM_Base_SetConfig+0x100>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a13      	ldr	r2, [pc, #76]	; (8002984 <TIM_Base_SetConfig+0x128>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d00f      	beq.n	800295c <TIM_Base_SetConfig+0x100>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a13      	ldr	r2, [pc, #76]	; (800298c <TIM_Base_SetConfig+0x130>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d00b      	beq.n	800295c <TIM_Base_SetConfig+0x100>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a12      	ldr	r2, [pc, #72]	; (8002990 <TIM_Base_SetConfig+0x134>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d007      	beq.n	800295c <TIM_Base_SetConfig+0x100>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a11      	ldr	r2, [pc, #68]	; (8002994 <TIM_Base_SetConfig+0x138>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d003      	beq.n	800295c <TIM_Base_SetConfig+0x100>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4a0c      	ldr	r2, [pc, #48]	; (8002988 <TIM_Base_SetConfig+0x12c>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d103      	bne.n	8002964 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	691a      	ldr	r2, [r3, #16]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	615a      	str	r2, [r3, #20]
}
 800296a:	bf00      	nop
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	40012c00 	.word	0x40012c00
 800297c:	40000400 	.word	0x40000400
 8002980:	40000800 	.word	0x40000800
 8002984:	40013400 	.word	0x40013400
 8002988:	40015000 	.word	0x40015000
 800298c:	40014000 	.word	0x40014000
 8002990:	40014400 	.word	0x40014400
 8002994:	40014800 	.word	0x40014800

08002998 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002998:	b480      	push	{r7}
 800299a:	b085      	sub	sp, #20
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e06d      	b.n	8002a8c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2202      	movs	r2, #2
 80029bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a30      	ldr	r2, [pc, #192]	; (8002a98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d009      	beq.n	80029ee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a2f      	ldr	r2, [pc, #188]	; (8002a9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d004      	beq.n	80029ee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a2d      	ldr	r2, [pc, #180]	; (8002aa0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d108      	bne.n	8002a00 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80029f4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a1e      	ldr	r2, [pc, #120]	; (8002a98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d01d      	beq.n	8002a60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a2c:	d018      	beq.n	8002a60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a1c      	ldr	r2, [pc, #112]	; (8002aa4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d013      	beq.n	8002a60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a1a      	ldr	r2, [pc, #104]	; (8002aa8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d00e      	beq.n	8002a60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a15      	ldr	r2, [pc, #84]	; (8002a9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d009      	beq.n	8002a60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a16      	ldr	r2, [pc, #88]	; (8002aac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d004      	beq.n	8002a60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a11      	ldr	r2, [pc, #68]	; (8002aa0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d10c      	bne.n	8002a7a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3714      	adds	r7, #20
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	40012c00 	.word	0x40012c00
 8002a9c:	40013400 	.word	0x40013400
 8002aa0:	40015000 	.word	0x40015000
 8002aa4:	40000400 	.word	0x40000400
 8002aa8:	40000800 	.word	0x40000800
 8002aac:	40014000 	.word	0x40014000

08002ab0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e040      	b.n	8002b44 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d106      	bne.n	8002ad8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7fd fd96 	bl	8000604 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2224      	movs	r2, #36	; 0x24
 8002adc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f022 0201 	bic.w	r2, r2, #1
 8002aec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 f82c 	bl	8002b4c <UART_SetConfig>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d101      	bne.n	8002afe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e022      	b.n	8002b44 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d002      	beq.n	8002b0c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f000 fa3a 	bl	8002f80 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f042 0201 	orr.w	r2, r2, #1
 8002b3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f000 fac1 	bl	80030c4 <UART_CheckIdleState>
 8002b42:	4603      	mov	r3, r0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3708      	adds	r7, #8
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b088      	sub	sp, #32
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002b54:	2300      	movs	r3, #0
 8002b56:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	431a      	orrs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	4bac      	ldr	r3, [pc, #688]	; (8002e2c <UART_SetConfig+0x2e0>)
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	6812      	ldr	r2, [r2, #0]
 8002b82:	6939      	ldr	r1, [r7, #16]
 8002b84:	430b      	orrs	r3, r1
 8002b86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	68da      	ldr	r2, [r3, #12]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a9a      	ldr	r2, [pc, #616]	; (8002e30 <UART_SetConfig+0x2e4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d121      	bne.n	8002c10 <UART_SetConfig+0xc4>
 8002bcc:	4b99      	ldr	r3, [pc, #612]	; (8002e34 <UART_SetConfig+0x2e8>)
 8002bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd0:	f003 0303 	and.w	r3, r3, #3
 8002bd4:	2b03      	cmp	r3, #3
 8002bd6:	d817      	bhi.n	8002c08 <UART_SetConfig+0xbc>
 8002bd8:	a201      	add	r2, pc, #4	; (adr r2, 8002be0 <UART_SetConfig+0x94>)
 8002bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bde:	bf00      	nop
 8002be0:	08002bf1 	.word	0x08002bf1
 8002be4:	08002bfd 	.word	0x08002bfd
 8002be8:	08002c03 	.word	0x08002c03
 8002bec:	08002bf7 	.word	0x08002bf7
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	77fb      	strb	r3, [r7, #31]
 8002bf4:	e0b2      	b.n	8002d5c <UART_SetConfig+0x210>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	77fb      	strb	r3, [r7, #31]
 8002bfa:	e0af      	b.n	8002d5c <UART_SetConfig+0x210>
 8002bfc:	2304      	movs	r3, #4
 8002bfe:	77fb      	strb	r3, [r7, #31]
 8002c00:	e0ac      	b.n	8002d5c <UART_SetConfig+0x210>
 8002c02:	2308      	movs	r3, #8
 8002c04:	77fb      	strb	r3, [r7, #31]
 8002c06:	e0a9      	b.n	8002d5c <UART_SetConfig+0x210>
 8002c08:	2310      	movs	r3, #16
 8002c0a:	77fb      	strb	r3, [r7, #31]
 8002c0c:	bf00      	nop
 8002c0e:	e0a5      	b.n	8002d5c <UART_SetConfig+0x210>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a88      	ldr	r2, [pc, #544]	; (8002e38 <UART_SetConfig+0x2ec>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d123      	bne.n	8002c62 <UART_SetConfig+0x116>
 8002c1a:	4b86      	ldr	r3, [pc, #536]	; (8002e34 <UART_SetConfig+0x2e8>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c26:	d012      	beq.n	8002c4e <UART_SetConfig+0x102>
 8002c28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c2c:	d802      	bhi.n	8002c34 <UART_SetConfig+0xe8>
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d007      	beq.n	8002c42 <UART_SetConfig+0xf6>
 8002c32:	e012      	b.n	8002c5a <UART_SetConfig+0x10e>
 8002c34:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002c38:	d00c      	beq.n	8002c54 <UART_SetConfig+0x108>
 8002c3a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002c3e:	d003      	beq.n	8002c48 <UART_SetConfig+0xfc>
 8002c40:	e00b      	b.n	8002c5a <UART_SetConfig+0x10e>
 8002c42:	2300      	movs	r3, #0
 8002c44:	77fb      	strb	r3, [r7, #31]
 8002c46:	e089      	b.n	8002d5c <UART_SetConfig+0x210>
 8002c48:	2302      	movs	r3, #2
 8002c4a:	77fb      	strb	r3, [r7, #31]
 8002c4c:	e086      	b.n	8002d5c <UART_SetConfig+0x210>
 8002c4e:	2304      	movs	r3, #4
 8002c50:	77fb      	strb	r3, [r7, #31]
 8002c52:	e083      	b.n	8002d5c <UART_SetConfig+0x210>
 8002c54:	2308      	movs	r3, #8
 8002c56:	77fb      	strb	r3, [r7, #31]
 8002c58:	e080      	b.n	8002d5c <UART_SetConfig+0x210>
 8002c5a:	2310      	movs	r3, #16
 8002c5c:	77fb      	strb	r3, [r7, #31]
 8002c5e:	bf00      	nop
 8002c60:	e07c      	b.n	8002d5c <UART_SetConfig+0x210>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a75      	ldr	r2, [pc, #468]	; (8002e3c <UART_SetConfig+0x2f0>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d123      	bne.n	8002cb4 <UART_SetConfig+0x168>
 8002c6c:	4b71      	ldr	r3, [pc, #452]	; (8002e34 <UART_SetConfig+0x2e8>)
 8002c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c70:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002c74:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c78:	d012      	beq.n	8002ca0 <UART_SetConfig+0x154>
 8002c7a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c7e:	d802      	bhi.n	8002c86 <UART_SetConfig+0x13a>
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d007      	beq.n	8002c94 <UART_SetConfig+0x148>
 8002c84:	e012      	b.n	8002cac <UART_SetConfig+0x160>
 8002c86:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002c8a:	d00c      	beq.n	8002ca6 <UART_SetConfig+0x15a>
 8002c8c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002c90:	d003      	beq.n	8002c9a <UART_SetConfig+0x14e>
 8002c92:	e00b      	b.n	8002cac <UART_SetConfig+0x160>
 8002c94:	2300      	movs	r3, #0
 8002c96:	77fb      	strb	r3, [r7, #31]
 8002c98:	e060      	b.n	8002d5c <UART_SetConfig+0x210>
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	77fb      	strb	r3, [r7, #31]
 8002c9e:	e05d      	b.n	8002d5c <UART_SetConfig+0x210>
 8002ca0:	2304      	movs	r3, #4
 8002ca2:	77fb      	strb	r3, [r7, #31]
 8002ca4:	e05a      	b.n	8002d5c <UART_SetConfig+0x210>
 8002ca6:	2308      	movs	r3, #8
 8002ca8:	77fb      	strb	r3, [r7, #31]
 8002caa:	e057      	b.n	8002d5c <UART_SetConfig+0x210>
 8002cac:	2310      	movs	r3, #16
 8002cae:	77fb      	strb	r3, [r7, #31]
 8002cb0:	bf00      	nop
 8002cb2:	e053      	b.n	8002d5c <UART_SetConfig+0x210>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a61      	ldr	r2, [pc, #388]	; (8002e40 <UART_SetConfig+0x2f4>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d123      	bne.n	8002d06 <UART_SetConfig+0x1ba>
 8002cbe:	4b5d      	ldr	r3, [pc, #372]	; (8002e34 <UART_SetConfig+0x2e8>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002cc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cca:	d012      	beq.n	8002cf2 <UART_SetConfig+0x1a6>
 8002ccc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cd0:	d802      	bhi.n	8002cd8 <UART_SetConfig+0x18c>
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d007      	beq.n	8002ce6 <UART_SetConfig+0x19a>
 8002cd6:	e012      	b.n	8002cfe <UART_SetConfig+0x1b2>
 8002cd8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002cdc:	d00c      	beq.n	8002cf8 <UART_SetConfig+0x1ac>
 8002cde:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002ce2:	d003      	beq.n	8002cec <UART_SetConfig+0x1a0>
 8002ce4:	e00b      	b.n	8002cfe <UART_SetConfig+0x1b2>
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	77fb      	strb	r3, [r7, #31]
 8002cea:	e037      	b.n	8002d5c <UART_SetConfig+0x210>
 8002cec:	2302      	movs	r3, #2
 8002cee:	77fb      	strb	r3, [r7, #31]
 8002cf0:	e034      	b.n	8002d5c <UART_SetConfig+0x210>
 8002cf2:	2304      	movs	r3, #4
 8002cf4:	77fb      	strb	r3, [r7, #31]
 8002cf6:	e031      	b.n	8002d5c <UART_SetConfig+0x210>
 8002cf8:	2308      	movs	r3, #8
 8002cfa:	77fb      	strb	r3, [r7, #31]
 8002cfc:	e02e      	b.n	8002d5c <UART_SetConfig+0x210>
 8002cfe:	2310      	movs	r3, #16
 8002d00:	77fb      	strb	r3, [r7, #31]
 8002d02:	bf00      	nop
 8002d04:	e02a      	b.n	8002d5c <UART_SetConfig+0x210>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a4e      	ldr	r2, [pc, #312]	; (8002e44 <UART_SetConfig+0x2f8>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d123      	bne.n	8002d58 <UART_SetConfig+0x20c>
 8002d10:	4b48      	ldr	r3, [pc, #288]	; (8002e34 <UART_SetConfig+0x2e8>)
 8002d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d14:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002d18:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d1c:	d012      	beq.n	8002d44 <UART_SetConfig+0x1f8>
 8002d1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d22:	d802      	bhi.n	8002d2a <UART_SetConfig+0x1de>
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <UART_SetConfig+0x1ec>
 8002d28:	e012      	b.n	8002d50 <UART_SetConfig+0x204>
 8002d2a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d2e:	d00c      	beq.n	8002d4a <UART_SetConfig+0x1fe>
 8002d30:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d34:	d003      	beq.n	8002d3e <UART_SetConfig+0x1f2>
 8002d36:	e00b      	b.n	8002d50 <UART_SetConfig+0x204>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	77fb      	strb	r3, [r7, #31]
 8002d3c:	e00e      	b.n	8002d5c <UART_SetConfig+0x210>
 8002d3e:	2302      	movs	r3, #2
 8002d40:	77fb      	strb	r3, [r7, #31]
 8002d42:	e00b      	b.n	8002d5c <UART_SetConfig+0x210>
 8002d44:	2304      	movs	r3, #4
 8002d46:	77fb      	strb	r3, [r7, #31]
 8002d48:	e008      	b.n	8002d5c <UART_SetConfig+0x210>
 8002d4a:	2308      	movs	r3, #8
 8002d4c:	77fb      	strb	r3, [r7, #31]
 8002d4e:	e005      	b.n	8002d5c <UART_SetConfig+0x210>
 8002d50:	2310      	movs	r3, #16
 8002d52:	77fb      	strb	r3, [r7, #31]
 8002d54:	bf00      	nop
 8002d56:	e001      	b.n	8002d5c <UART_SetConfig+0x210>
 8002d58:	2310      	movs	r3, #16
 8002d5a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d64:	f040 8090 	bne.w	8002e88 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8002d68:	7ffb      	ldrb	r3, [r7, #31]
 8002d6a:	2b08      	cmp	r3, #8
 8002d6c:	d86c      	bhi.n	8002e48 <UART_SetConfig+0x2fc>
 8002d6e:	a201      	add	r2, pc, #4	; (adr r2, 8002d74 <UART_SetConfig+0x228>)
 8002d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d74:	08002d99 	.word	0x08002d99
 8002d78:	08002db9 	.word	0x08002db9
 8002d7c:	08002dd9 	.word	0x08002dd9
 8002d80:	08002e49 	.word	0x08002e49
 8002d84:	08002df5 	.word	0x08002df5
 8002d88:	08002e49 	.word	0x08002e49
 8002d8c:	08002e49 	.word	0x08002e49
 8002d90:	08002e49 	.word	0x08002e49
 8002d94:	08002e15 	.word	0x08002e15
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d98:	f7ff faa8 	bl	80022ec <HAL_RCC_GetPCLK1Freq>
 8002d9c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	005a      	lsls	r2, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	085b      	lsrs	r3, r3, #1
 8002da8:	441a      	add	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	61bb      	str	r3, [r7, #24]
        break;
 8002db6:	e04a      	b.n	8002e4e <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002db8:	f7ff faba 	bl	8002330 <HAL_RCC_GetPCLK2Freq>
 8002dbc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	005a      	lsls	r2, r3, #1
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	085b      	lsrs	r3, r3, #1
 8002dc8:	441a      	add	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	61bb      	str	r3, [r7, #24]
        break;
 8002dd6:	e03a      	b.n	8002e4e <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	085b      	lsrs	r3, r3, #1
 8002dde:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002de2:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	6852      	ldr	r2, [r2, #4]
 8002dea:	fbb3 f3f2 	udiv	r3, r3, r2
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	61bb      	str	r3, [r7, #24]
        break;
 8002df2:	e02c      	b.n	8002e4e <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002df4:	f7ff fa04 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 8002df8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	005a      	lsls	r2, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	085b      	lsrs	r3, r3, #1
 8002e04:	441a      	add	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	61bb      	str	r3, [r7, #24]
        break;
 8002e12:	e01c      	b.n	8002e4e <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	085b      	lsrs	r3, r3, #1
 8002e1a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	61bb      	str	r3, [r7, #24]
        break;
 8002e2a:	e010      	b.n	8002e4e <UART_SetConfig+0x302>
 8002e2c:	efff69f3 	.word	0xefff69f3
 8002e30:	40013800 	.word	0x40013800
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40004400 	.word	0x40004400
 8002e3c:	40004800 	.word	0x40004800
 8002e40:	40004c00 	.word	0x40004c00
 8002e44:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	75fb      	strb	r3, [r7, #23]
        break;
 8002e4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	2b0f      	cmp	r3, #15
 8002e52:	d916      	bls.n	8002e82 <UART_SetConfig+0x336>
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e5a:	d212      	bcs.n	8002e82 <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	f023 030f 	bic.w	r3, r3, #15
 8002e64:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	085b      	lsrs	r3, r3, #1
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	897b      	ldrh	r3, [r7, #10]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	897a      	ldrh	r2, [r7, #10]
 8002e7e:	60da      	str	r2, [r3, #12]
 8002e80:	e072      	b.n	8002f68 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	75fb      	strb	r3, [r7, #23]
 8002e86:	e06f      	b.n	8002f68 <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 8002e88:	7ffb      	ldrb	r3, [r7, #31]
 8002e8a:	2b08      	cmp	r3, #8
 8002e8c:	d85b      	bhi.n	8002f46 <UART_SetConfig+0x3fa>
 8002e8e:	a201      	add	r2, pc, #4	; (adr r2, 8002e94 <UART_SetConfig+0x348>)
 8002e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e94:	08002eb9 	.word	0x08002eb9
 8002e98:	08002ed7 	.word	0x08002ed7
 8002e9c:	08002ef5 	.word	0x08002ef5
 8002ea0:	08002f47 	.word	0x08002f47
 8002ea4:	08002f11 	.word	0x08002f11
 8002ea8:	08002f47 	.word	0x08002f47
 8002eac:	08002f47 	.word	0x08002f47
 8002eb0:	08002f47 	.word	0x08002f47
 8002eb4:	08002f2f 	.word	0x08002f2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002eb8:	f7ff fa18 	bl	80022ec <HAL_RCC_GetPCLK1Freq>
 8002ebc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	085a      	lsrs	r2, r3, #1
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	441a      	add	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	61bb      	str	r3, [r7, #24]
        break;
 8002ed4:	e03a      	b.n	8002f4c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ed6:	f7ff fa2b 	bl	8002330 <HAL_RCC_GetPCLK2Freq>
 8002eda:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	085a      	lsrs	r2, r3, #1
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	441a      	add	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	61bb      	str	r3, [r7, #24]
        break;
 8002ef2:	e02b      	b.n	8002f4c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	085b      	lsrs	r3, r3, #1
 8002efa:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002efe:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6852      	ldr	r2, [r2, #4]
 8002f06:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	61bb      	str	r3, [r7, #24]
        break;
 8002f0e:	e01d      	b.n	8002f4c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f10:	f7ff f976 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 8002f14:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	085a      	lsrs	r2, r3, #1
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	441a      	add	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	61bb      	str	r3, [r7, #24]
        break;
 8002f2c:	e00e      	b.n	8002f4c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	085b      	lsrs	r3, r3, #1
 8002f34:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	61bb      	str	r3, [r7, #24]
        break;
 8002f44:	e002      	b.n	8002f4c <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	75fb      	strb	r3, [r7, #23]
        break;
 8002f4a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	2b0f      	cmp	r3, #15
 8002f50:	d908      	bls.n	8002f64 <UART_SetConfig+0x418>
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f58:	d204      	bcs.n	8002f64 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	60da      	str	r2, [r3, #12]
 8002f62:	e001      	b.n	8002f68 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002f74:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3720      	adds	r7, #32
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop

08002f80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d00a      	beq.n	8002faa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d00a      	beq.n	8002fcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd0:	f003 0304 	and.w	r3, r3, #4
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00a      	beq.n	8002fee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00a      	beq.n	8003010 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00a      	beq.n	8003032 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	430a      	orrs	r2, r1
 8003030:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003036:	f003 0320 	and.w	r3, r3, #32
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00a      	beq.n	8003054 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800305c:	2b00      	cmp	r3, #0
 800305e:	d01a      	beq.n	8003096 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800307e:	d10a      	bne.n	8003096 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00a      	beq.n	80030b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	605a      	str	r2, [r3, #4]
  }
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af02      	add	r7, sp, #8
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80030d2:	f7fd fbad 	bl	8000830 <HAL_GetTick>
 80030d6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0308 	and.w	r3, r3, #8
 80030e2:	2b08      	cmp	r3, #8
 80030e4:	d10e      	bne.n	8003104 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 f82a 	bl	800314e <UART_WaitOnFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e020      	b.n	8003146 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0304 	and.w	r3, r3, #4
 800310e:	2b04      	cmp	r3, #4
 8003110:	d10e      	bne.n	8003130 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003112:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 f814 	bl	800314e <UART_WaitOnFlagUntilTimeout>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e00a      	b.n	8003146 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2220      	movs	r2, #32
 8003134:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2220      	movs	r2, #32
 800313a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b084      	sub	sp, #16
 8003152:	af00      	add	r7, sp, #0
 8003154:	60f8      	str	r0, [r7, #12]
 8003156:	60b9      	str	r1, [r7, #8]
 8003158:	603b      	str	r3, [r7, #0]
 800315a:	4613      	mov	r3, r2
 800315c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800315e:	e05d      	b.n	800321c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003166:	d059      	beq.n	800321c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003168:	f7fd fb62 	bl	8000830 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	429a      	cmp	r2, r3
 8003176:	d302      	bcc.n	800317e <UART_WaitOnFlagUntilTimeout+0x30>
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d11b      	bne.n	80031b6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800318c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0201 	bic.w	r2, r2, #1
 800319c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2220      	movs	r2, #32
 80031a2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e042      	b.n	800323c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0304 	and.w	r3, r3, #4
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d02b      	beq.n	800321c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031d2:	d123      	bne.n	800321c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031dc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80031ec:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0201 	bic.w	r2, r2, #1
 80031fc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2220      	movs	r2, #32
 8003202:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2220      	movs	r2, #32
 8003208:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2220      	movs	r2, #32
 800320e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e00f      	b.n	800323c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	69da      	ldr	r2, [r3, #28]
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	4013      	ands	r3, r2
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	429a      	cmp	r2, r3
 800322a:	bf0c      	ite	eq
 800322c:	2301      	moveq	r3, #1
 800322e:	2300      	movne	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	461a      	mov	r2, r3
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	429a      	cmp	r2, r3
 8003238:	d092      	beq.n	8003160 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3710      	adds	r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <__libc_init_array>:
 8003244:	b570      	push	{r4, r5, r6, lr}
 8003246:	4e0d      	ldr	r6, [pc, #52]	; (800327c <__libc_init_array+0x38>)
 8003248:	4c0d      	ldr	r4, [pc, #52]	; (8003280 <__libc_init_array+0x3c>)
 800324a:	1ba4      	subs	r4, r4, r6
 800324c:	10a4      	asrs	r4, r4, #2
 800324e:	2500      	movs	r5, #0
 8003250:	42a5      	cmp	r5, r4
 8003252:	d109      	bne.n	8003268 <__libc_init_array+0x24>
 8003254:	4e0b      	ldr	r6, [pc, #44]	; (8003284 <__libc_init_array+0x40>)
 8003256:	4c0c      	ldr	r4, [pc, #48]	; (8003288 <__libc_init_array+0x44>)
 8003258:	f000 f820 	bl	800329c <_init>
 800325c:	1ba4      	subs	r4, r4, r6
 800325e:	10a4      	asrs	r4, r4, #2
 8003260:	2500      	movs	r5, #0
 8003262:	42a5      	cmp	r5, r4
 8003264:	d105      	bne.n	8003272 <__libc_init_array+0x2e>
 8003266:	bd70      	pop	{r4, r5, r6, pc}
 8003268:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800326c:	4798      	blx	r3
 800326e:	3501      	adds	r5, #1
 8003270:	e7ee      	b.n	8003250 <__libc_init_array+0xc>
 8003272:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003276:	4798      	blx	r3
 8003278:	3501      	adds	r5, #1
 800327a:	e7f2      	b.n	8003262 <__libc_init_array+0x1e>
 800327c:	080032ec 	.word	0x080032ec
 8003280:	080032ec 	.word	0x080032ec
 8003284:	080032ec 	.word	0x080032ec
 8003288:	080032f0 	.word	0x080032f0

0800328c <memset>:
 800328c:	4402      	add	r2, r0
 800328e:	4603      	mov	r3, r0
 8003290:	4293      	cmp	r3, r2
 8003292:	d100      	bne.n	8003296 <memset+0xa>
 8003294:	4770      	bx	lr
 8003296:	f803 1b01 	strb.w	r1, [r3], #1
 800329a:	e7f9      	b.n	8003290 <memset+0x4>

0800329c <_init>:
 800329c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800329e:	bf00      	nop
 80032a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032a2:	bc08      	pop	{r3}
 80032a4:	469e      	mov	lr, r3
 80032a6:	4770      	bx	lr

080032a8 <_fini>:
 80032a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032aa:	bf00      	nop
 80032ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ae:	bc08      	pop	{r3}
 80032b0:	469e      	mov	lr, r3
 80032b2:	4770      	bx	lr
