Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 21 17:22:36 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                  Path #1                                                                                                                                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.556 |                                                                                                                                                                                                                                                                                                                                                                                                                                   32.581 |                     1.874 |
| Logic Delay               | 0.099(18%)                | 10.044(31%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.093(5%)                 |
| Net Delay                 | 0.457(82%)                | 22.537(69%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 1.781(95%)                |
| Clock Skew                |                    -0.528 |                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.445 |                    -0.569 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                  -29.462 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 40% x 13%                                                                                                                                                                                                                                                                                                                                                                                                                                | 17% x 5%                  |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                      657 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                       38 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[938]/C    | sr_p.sr_1[937]/C                                                                                                                                                                                                                                                                                                                                                                                                                         | sr_1[2946]/C              |
| End Point Pin             | sr_p.sr_1[937]/D          | sr_1[2946]/D                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][2946]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                             Path #2                                                                                                                                                                                                            |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.382 |                                                                                                                                                                                                                                                                                                                                                                                                                         32.849 |                     0.698 |
| Logic Delay               | 0.096(26%)                | 9.918(31%)                                                                                                                                                                                                                                                                                                                                                                                                                     | 0.096(14%)                |
| Net Delay                 | 0.286(74%)                | 22.931(69%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.602(86%)                |
| Clock Skew                |                    -0.570 |                                                                                                                                                                                                                                                                                                                                                                                                                         -0.175 |                    -0.743 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                        -29.460 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 14% x 17%                                                                                                                                                                                                                                                                                                                                                                                                                      | 2% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                                                                                                                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                            600 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                             12 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                             36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[146]/C    | sr_p.sr_1[145]/C                                                                                                                                                                                                                                                                                                                                                                                                               | sr_1[2350]/C              |
| End Point Pin             | sr_p.sr_1[145]/D          | sr_1[2350]/D                                                                                                                                                                                                                                                                                                                                                                                                                   | delay_block[0][2350]/D    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                             Path #3                                                                                                                                                                                                            |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.556 |                                                                                                                                                                                                                                                                                                                                                                                                                         32.606 |                     0.717 |
| Logic Delay               | 0.099(18%)                | 10.092(31%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.096(14%)                |
| Net Delay                 | 0.457(82%)                | 22.514(69%)                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.621(86%)                |
| Clock Skew                |                    -0.528 |                                                                                                                                                                                                                                                                                                                                                                                                                         -0.417 |                    -0.662 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                        -29.459 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 31% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                      | 4% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                            595 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                             81 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              7 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                             36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[938]/C    | sr_p.sr_1[937]/C                                                                                                                                                                                                                                                                                                                                                                                                               | sr_1[355]/C               |
| End Point Pin             | sr_p.sr_1[937]/D          | sr_1[355]/D                                                                                                                                                                                                                                                                                                                                                                                                                    | delay_block[0][355]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                          Path #4                                                                                                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.556 |                                                                                                                                                                                                                                                                                                                                                                                                                    32.743 |                     0.395 |
| Logic Delay               | 0.099(18%)                | 9.700(30%)                                                                                                                                                                                                                                                                                                                                                                                                                | 0.096(25%)                |
| Net Delay                 | 0.457(82%)                | 23.043(70%)                                                                                                                                                                                                                                                                                                                                                                                                               | 0.299(75%)                |
| Clock Skew                |                    -0.528 |                                                                                                                                                                                                                                                                                                                                                                                                                    -0.277 |                    -0.778 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                   -29.456 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 36% x 16%                                                                                                                                                                                                                                                                                                                                                                                                                 | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                    | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                       579 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         7 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                        36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[938]/C    | sr_p.sr_1[937]/C                                                                                                                                                                                                                                                                                                                                                                                                          | sr_1[788]/C               |
| End Point Pin             | sr_p.sr_1[937]/D          | sr_1[788]/D                                                                                                                                                                                                                                                                                                                                                                                                               | delay_block[0][788]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                          Path #5                                                                                                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.556 |                                                                                                                                                                                                                                                                                                                                                                                                                    32.727 |                     0.663 |
| Logic Delay               | 0.099(18%)                | 9.564(30%)                                                                                                                                                                                                                                                                                                                                                                                                                | 0.096(15%)                |
| Net Delay                 | 0.457(82%)                | 23.163(70%)                                                                                                                                                                                                                                                                                                                                                                                                               | 0.567(85%)                |
| Clock Skew                |                    -0.528 |                                                                                                                                                                                                                                                                                                                                                                                                                    -0.292 |                    -0.764 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                   -29.455 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 36% x 16%                                                                                                                                                                                                                                                                                                                                                                                                                 | 3% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                    | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                       579 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         7 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                        36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[938]/C    | sr_p.sr_1[937]/C                                                                                                                                                                                                                                                                                                                                                                                                          | sr_1[797]/C               |
| End Point Pin             | sr_p.sr_1[937]/D          | sr_1[797]/D                                                                                                                                                                                                                                                                                                                                                                                                               | delay_block[0][797]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                          Path #6                                                                                                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.556 |                                                                                                                                                                                                                                                                                                                                                                                                                    32.741 |                     0.629 |
| Logic Delay               | 0.099(18%)                | 9.705(30%)                                                                                                                                                                                                                                                                                                                                                                                                                | 0.093(15%)                |
| Net Delay                 | 0.457(82%)                | 23.036(70%)                                                                                                                                                                                                                                                                                                                                                                                                               | 0.536(85%)                |
| Clock Skew                |                    -0.528 |                                                                                                                                                                                                                                                                                                                                                                                                                    -0.277 |                    -0.689 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                   -29.454 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 36% x 16%                                                                                                                                                                                                                                                                                                                                                                                                                 | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                    | (1, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                       579 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         7 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                        36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[938]/C    | sr_p.sr_1[937]/C                                                                                                                                                                                                                                                                                                                                                                                                          | sr_1[801]/C               |
| End Point Pin             | sr_p.sr_1[937]/D          | sr_1[801]/D                                                                                                                                                                                                                                                                                                                                                                                                               | delay_block[0][801]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                      Path #7                                                                                                                                                                                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.528 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                           32.761 |                     0.446 |
| Logic Delay               | 0.096(19%)                | 10.833(34%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0.096(22%)                |
| Net Delay                 | 0.432(81%)                | 21.928(66%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0.350(78%)                |
| Clock Skew                |                    -0.518 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                           -0.253 |                    -0.674 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -29.450 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 33% x 12%                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                              748 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               91 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               91 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[336]/C    | sr_p.sr_1_fast[335]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                            | sr_1[1750]/C              |
| End Point Pin             | sr_p.sr_1_fast[335]/D     | sr_1[1750]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | delay_block[0][1750]/D    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                          Path #8                                                                                                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.556 |                                                                                                                                                                                                                                                                                                                                                                                                                    32.661 |                     1.215 |
| Logic Delay               | 0.099(18%)                | 10.093(31%)                                                                                                                                                                                                                                                                                                                                                                                                               | 0.095(8%)                 |
| Net Delay                 | 0.457(82%)                | 22.568(69%)                                                                                                                                                                                                                                                                                                                                                                                                               | 1.120(92%)                |
| Clock Skew                |                    -0.528 |                                                                                                                                                                                                                                                                                                                                                                                                                    -0.350 |                    -0.685 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                   -29.447 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 31% x 17%                                                                                                                                                                                                                                                                                                                                                                                                                 | 4% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                                                                                                                                                                                                                                                                                                    | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                       604 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         7 |                         3 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                        36 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[938]/C    | sr_p.sr_1[937]/C                                                                                                                                                                                                                                                                                                                                                                                                          | sr_1[1522]/C              |
| End Point Pin             | sr_p.sr_1[937]/D          | sr_1[1522]/D                                                                                                                                                                                                                                                                                                                                                                                                              | delay_block[0][1522]/D    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                        Path #9                                                                                                                                                                                                                                        |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.528 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                33.001 |                     0.496 |
| Logic Delay               | 0.096(19%)                | 10.730(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.097(20%)                |
| Net Delay                 | 0.432(81%)                | 22.271(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.399(80%)                |
| Clock Skew                |                    -0.518 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -0.010 |                    -0.916 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -29.447 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 31% x 11%                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | (0, 1)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   760 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    92 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    28 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[336]/C    | sr_p.sr_1_fast[335]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_1[995]/C               |
| End Point Pin             | sr_p.sr_1_fast[335]/D     | sr_1[995]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | delay_block[0][995]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                 Path #10                                                                                                                                                                                                                 |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.556 |                                                                                                                                                                                                                                                                                                                                                                                                                                   32.600 |                     0.797 |
| Logic Delay               | 0.099(18%)                | 9.900(31%)                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.096(13%)                |
| Net Delay                 | 0.457(82%)                | 22.700(69%)                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.701(87%)                |
| Clock Skew                |                    -0.528 |                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.409 |                    -0.792 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                                                                                                                  -29.445 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 40% x 13%                                                                                                                                                                                                                                                                                                                                                                                                                                | 0% x 5%                   |
| Clock Region Distance     | (0, 0)                    | (2, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                   | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                      665 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                       83 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        7 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                       38 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[938]/C    | sr_p.sr_1[937]/C                                                                                                                                                                                                                                                                                                                                                                                                                         | sr_1[3258]/C              |
| End Point Pin             | sr_p.sr_1[937]/D          | sr_1[3258]/D                                                                                                                                                                                                                                                                                                                                                                                                                             | delay_block[0][3258]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 79 | 80 |  81 |  82 |  83 | 84 | 85 | 86 | 87 | 88 | 90 | 91 | 92 | 93 |
+-----------------+-------------+----+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+
| clk             | 3.572ns     |  1 | 91 | 141 | 225 | 208 | 59 | 41 | 29 | 31 | 24 | 16 | 58 | 64 | 12 |
+-----------------+-------------+----+----+-----+-----+-----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
|     Instance     |                                       Module                                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4     |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
| (top)            |                                                                            wrapper | 0.65 |           4.57 |           96083 | 0(0.0%) | 174(0.2%) | 4240(4.9%) | 11669(13.5%) | 53773(62.0%) | 16895(19.5%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst        | muon_sorter_I256_O256_D000_BITONIC_SEL_TOPVHDL_PT4BIT-freq280x400retfan10000_rev_1 | 0.72 |           4.90 |           85641 | 0(0.0%) | 173(0.2%) | 3984(4.7%) | 10816(12.6%) | 53773(62.8%) | 16895(19.7%) |          0 |   0 |    0 |    0 |    0 |
|  lsfr_1          |                                                                               lfsr | 0.00 |           2.02 |            1026 | 0(0.0%) | 1(100.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |                                                                            reducer | 0.05 |           1.00 |            5291 | 0(0.0%) |   0(0.0%) | 256(23.1%) |   853(76.9%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                                               shift_reg_tap_1024_1 |   -^ |           8.99 |            1050 | 0(0.0%) |   0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                                               shift_reg_tap_4096_1 |   -^ |           1.00 |            3072 | 0(0.0%) |   0(0.0%) |    0(0.0%) |      0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+--------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |             Congestion Window             |                                                                 Cell Names                                                                 | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       113% | (CLEL_R_X43Y432,CLEL_R_X50Y447)           | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(13%),wrapper(8%) |            0% |       4.83698 | 95%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       107% | (CLE_CLE_M_DECAP_FT_X57Y458,CLEM_X61Y465) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(75%),wrapper(25%)                                                                |            0% |       4.60677 | 92%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                4 |       127% | (CLEL_R_X41Y428,CLEL_R_X49Y443)           | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(82%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(12%)             |            0% |       4.85104 | 95%          | 0%         |   1% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      |                4 |       100% | (CLEM_X54Y427,CLEM_X61Y442)               | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(61%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(38%)            |            0% |       4.82878 | 94%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |                                                                                            Cell Names                                                                                           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.919% | (CLEM_X33Y420,CLEM_X48Y483)     | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(44%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(37%),wrapper(17%)                                                     |            0% |         4.095 | 82%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           1.105% | (CLEL_R_X32Y420,CLEM_X63Y451)   | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(67%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(15%),wrapper(9%)                                                     |            0% |       4.56314 | 90%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.603% | (CLEM_X40Y424,CLEM_X63Y479)     | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(60%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(21%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(10%) |            0% |       4.41265 | 88%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.774% | (CLEM_X40Y417,CLEM_X71Y448)     | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(48%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(43%)                                                                 |            0% |       4.65273 | 92%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.770% | (CLEM_X33Y429,CLEM_X64Y460)     | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(63%),wrapper(16%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(10%)                                                    |            0% |       4.57781 | 91%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.720% | (CLEL_R_X32Y420,CLEM_X63Y451)   | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(67%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(15%),wrapper(9%)                                                     |            0% |       4.56314 | 90%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.408% | (CLEM_X48Y452,CLEM_X63Y467)     | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(87%),wrapper(8%)                                                                                                                      |            0% |       4.51986 | 91%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.578% | (CLEM_X48Y420,CLEM_X63Y451)     | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(61%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(33%)                                                                 |            0% |       4.76139 | 93%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                5 |           1.509% | (CLEM_X34Y420,CLEM_X49Y515)     | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(54%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(33%),wrapper(11%)                                                     |            0% |       4.01017 | 80%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.779% | (CLEL_R_X32Y372,CLEL_R_X79Y467) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(41%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(40%),wrapper(12%)                                                    |            0% |       3.67443 | 74%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           1.450% | (CLEM_X35Y421,CLEM_X66Y484)     | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(53%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(23%),wrapper(11%)                                                     |            0% |       4.35277 | 87%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.522% | (CLEL_R_X32Y419,CLEM_X63Y450)   | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(68%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(16%),wrapper(8%)                                                     |            0% |       4.54393 | 90%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |                                                           Cell Names                                                           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |        85% | (CLEM_X46Y442,CLEM_X47Y443) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(70%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(29%) |            0% |       4.97917 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                1 |        86% | (CLEM_X44Y438,CLEM_X45Y439) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(76%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(23%) |            0% |       4.83333 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        86% | (CLEM_X58Y465,CLEM_X58Y465) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        86% | (CLEM_X46Y443,CLEM_X46Y443) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(25%) |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        89% | (CLEM_X47Y441,CLEM_X47Y441) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(87%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(12%) |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        90% | (CLEM_X49Y441,CLEM_X49Y441) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                |            0% |          5.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X49Y440,CLEM_X49Y440) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                |            0% |             5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        90% | (CLEM_X48Y439,CLEM_X48Y439) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(25%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        86% | (CLEM_X44Y438,CLEM_X44Y438) | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                                                           Cell Names                                                           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+
| CLEM_X46Y431   | 302             | 485          | 96%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                | Y                   |
| CLEM_X46Y432   | 302             | 484          | 95%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(25%) | Y                   |
| CLEL_R_X45Y432 | 301             | 484          | 95%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                | Y                   |
| CLEL_R_X45Y433 | 301             | 483          | 94%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                | Y                   |
| CLEM_X46Y433   | 302             | 483          | 94%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(85%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(14%) | Y                   |
| CLEM_X46Y430   | 302             | 486          | 94%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(25%) | Y                   |
| CLEL_R_X45Y431 | 301             | 485          | 94%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                | Y                   |
| CLEM_X48Y445   | 310             | 471          | 94%                  | wrapper(72%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(22%)                                                    | Y                   |
| CLEM_X46Y434   | 302             | 482          | 94%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                | Y                   |
| CLEL_R_X47Y448 | 309             | 468          | 93%                  | wrapper(85%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(15%)                                                   | Y                   |
+----------------+-----------------+--------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                                                            Cell Names                                                           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+
| CLEM_X49Y443   | 315             | 473          | 56%                  | wrapper(86%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(9%)                                                      | Y                   |
| CLEL_R_X45Y432 | 301             | 484          | 56%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                 | Y                   |
| CLEM_X45Y432   | 299             | 484          | 55%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                 | Y                   |
| CLEM_X50Y434   | 319             | 482          | 55%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(85%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(14%) | Y                   |
| CLEL_R_X49Y437 | 317             | 479          | 55%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(87%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(12%) | Y                   |
| CLEL_R_X45Y433 | 301             | 483          | 55%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                 | Y                   |
| CLEM_X46Y433   | 302             | 483          | 55%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(85%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(14%)  | Y                   |
| CLEM_X52Y434   | 328             | 482          | 55%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high(25%) | Y                   |
| CLEL_R_X50Y437 | 321             | 479          | 55%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(85%),dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_low(14%)  | Y                   |
| CLEM_X45Y433   | 299             | 483          | 55%                  | dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i(100%)                                                                 | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+


