{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578320640262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578320640262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 22:24:00 2020 " "Processing started: Mon Jan 06 22:24:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578320640262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578320640262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578320640262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1578320640762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a snake.v(239) " "Verilog HDL Declaration information at snake.v(239): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578320640824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b snake.v(239) " "Verilog HDL Declaration information at snake.v(239): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578320640824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c snake.v(239) " "Verilog HDL Declaration information at snake.v(239): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578320640824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d snake.v(239) " "Verilog HDL Declaration information at snake.v(239): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578320640825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 4 4 " "Found 4 design units, including 4 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320640827 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq " "Found entity 2: divfreq" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320640827 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq_mv " "Found entity 3: divfreq_mv" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320640827 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD2Seg " "Found entity 4: BCD2Seg" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578320640827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578320640827 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div snake.v(53) " "Verilog HDL Implicit Net warning at snake.v(53): created implicit net for \"clk_div\"" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320640827 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_mv snake.v(54) " "Verilog HDL Implicit Net warning at snake.v(54): created implicit net for \"clk_mv\"" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578320640827 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A_count snake.v(55) " "Verilog HDL error at snake.v(55): object \"A_count\" is not declared" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1578320640828 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A_count snake.v(58) " "Verilog HDL error at snake.v(58): object \"A_count\" is not declared" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1578320640828 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A_count snake.v(59) " "Verilog HDL error at snake.v(59): object \"A_count\" is not declared" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1578320640828 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A_count snake.v(61) " "Verilog HDL error at snake.v(61): object \"A_count\" is not declared" {  } { { "snake.v" "" { Text "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/snake.v" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1578320640828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/output_files/snake.map.smsg " "Generated suppressed messages file C:/Users/jiazheng/Sync/ncnu/class/DigitalLogic/FPGA-Snake/FPGA-Snake/snake/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1578320640872 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578320641025 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 06 22:24:01 2020 " "Processing ended: Mon Jan 06 22:24:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578320641025 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578320641025 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578320641025 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578320641025 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578320641642 ""}
