I 000046 55 1830          1558352469980 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352469510 2019.05.20 14:41:09)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352469510)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000047 55 24609         1558352469984 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558352469510 2019.05.20 14:41:09)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 74))
	(_entity
		(_time 1558352469510)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  74))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  75)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_80486DXx ~wire 0 190 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 246 (_architecture (_uni ))) (_net  (_implicit) ) (_nonbaction) (_noforceassign))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(78))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(78)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(79))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(80))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(77)(76)(63)(62)(23)(69)(65)(80)(64))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(81))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(81)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(82))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(82)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(82)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(82)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(82)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(82)(30(d_4_0))(79))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(82)(30(d_4_0))(79))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(82)(30(d_4_0))(79))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(82)(30(d_4_0))(79)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(82)(30(d_4_0))(79)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(82)(30(d_4_0))(79)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(83))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(83)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(84))
				(_sensitivity(82)(30(4))(30(3)))
			)))
			(#INITIAL#489_43 (_architecture 43 0 489 (_process 
				(_read(53))
			)))
			(#ALWAYS#492_44 (_architecture 44 0 492 (_process 
				(_target(53))
				(_read(1)(44)(84)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_45 (_architecture 45 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(85))
				(_sensitivity(82)(30(4)))
			)))
			(#INITIAL#503_46 (_architecture 46 0 503 (_process 
				(_read(54))
			)))
			(#ALWAYS#506_47 (_architecture 47 0 506 (_process 
				(_target(54))
				(_read(1)(44)(85)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_48 (_architecture 48 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_49 (_architecture 49 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_50 (_architecture 50 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_51 (_architecture 51 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(35)(33)(30)(6)(18)(34))
				(_need_init)
			)))
			(#ASSIGN#555_52 (_architecture 52 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_53 (_architecture 53 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_54 (_architecture 54 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_55 (_architecture 55 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_56 (_architecture 56 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_57 (_architecture 57 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_58 (_architecture 58 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(86))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_59 (_architecture 59 0 577 (_process 
				(_target(38))
				(_read(1)(86)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_60 (_architecture 60 0 587 (_process 
				(_target(39))
				(_read(1)(86)(38))
				(_need_init)
			)))
			(#ASSIGN#597_61 (_architecture 61 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_62 (_architecture 62 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_63 (_architecture 63 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_64 (_architecture 64 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(87))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_65 (_architecture 65 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(88))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_66 (_architecture 66 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(89))
				(_sensitivity(57)(39)(87))
			)))
			(#ALWAYS#639_67 (_architecture 67 0 639 (_process 
				(_target(41))
				(_read(1)(88)(89)(41))
				(_need_init)
			)))
			(#ALWAYS#649_68 (_architecture 68 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(41)(58))
				(_need_init)
			)))
			(#ALWAYS#665_69 (_architecture 69 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_70 (_architecture 70 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_71 (_architecture 71 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(90))
				(_sensitivity(57)(87)(42))
			)))
			(#ALWAYS#683_72 (_architecture 72 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(90)(33))
				(_need_init)
			)))
			(#INTERNAL#0_73 (_internal 73 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 76 -1)

)
I 000052 55 6227          1558352469988 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558352469510 2019.05.20 14:41:09)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558352469510)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
I 000051 55 10845         1558352469992 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558352469510 2019.05.20 14:41:09)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558352469510)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(20)(14)(15))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(22)(14)(15)(13))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7715          1558352469996 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352469510 2019.05.20 14:41:09)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352469510)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DXx)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1830          1558352515529 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352515091 2019.05.20 14:41:55)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352515091)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000047 55 24609         1558352515547 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558352515091 2019.05.20 14:41:55)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 74))
	(_entity
		(_time 1558352515091)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  74))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  75)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_80486DXx ~wire 0 190 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 246 (_architecture (_uni ))) (_net  (_implicit) ) (_nonbaction) (_noforceassign))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(78))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(78)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(79))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(80))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(64)(80)(23)(65)(69)(77)(63)(76)(62))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(81))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(81)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(82))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(82)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(82)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(82)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(82)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(82)(30(d_4_0))(79))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(82)(30(d_4_0))(79))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(82)(30(d_4_0))(79))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(82)(30(d_4_0))(79)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(82)(30(d_4_0))(79)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(82)(30(d_4_0))(79)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(83))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(83)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(84))
				(_sensitivity(82)(30(4))(30(3)))
			)))
			(#INITIAL#489_43 (_architecture 43 0 489 (_process 
				(_read(53))
			)))
			(#ALWAYS#492_44 (_architecture 44 0 492 (_process 
				(_target(53))
				(_read(1)(44)(84)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_45 (_architecture 45 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(85))
				(_sensitivity(82)(30(4)))
			)))
			(#INITIAL#503_46 (_architecture 46 0 503 (_process 
				(_read(54))
			)))
			(#ALWAYS#506_47 (_architecture 47 0 506 (_process 
				(_target(54))
				(_read(1)(44)(85)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_48 (_architecture 48 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_49 (_architecture 49 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_50 (_architecture 50 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_51 (_architecture 51 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(33)(34)(18)(30)(35)(6))
				(_need_init)
			)))
			(#ASSIGN#555_52 (_architecture 52 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_53 (_architecture 53 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_54 (_architecture 54 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_55 (_architecture 55 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_56 (_architecture 56 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_57 (_architecture 57 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_58 (_architecture 58 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(86))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_59 (_architecture 59 0 577 (_process 
				(_target(38))
				(_read(1)(86)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_60 (_architecture 60 0 587 (_process 
				(_target(39))
				(_read(1)(86)(38))
				(_need_init)
			)))
			(#ASSIGN#597_61 (_architecture 61 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_62 (_architecture 62 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_63 (_architecture 63 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_64 (_architecture 64 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(87))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_65 (_architecture 65 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(88))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_66 (_architecture 66 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(89))
				(_sensitivity(57)(39)(87))
			)))
			(#ALWAYS#639_67 (_architecture 67 0 639 (_process 
				(_target(41))
				(_read(1)(88)(89)(41))
				(_need_init)
			)))
			(#ALWAYS#649_68 (_architecture 68 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(58)(41))
				(_need_init)
			)))
			(#ALWAYS#665_69 (_architecture 69 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_70 (_architecture 70 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_71 (_architecture 71 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(90))
				(_sensitivity(57)(87)(42))
			)))
			(#ALWAYS#683_72 (_architecture 72 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(90)(33))
				(_need_init)
			)))
			(#INTERNAL#0_73 (_internal 73 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 76 -1)

)
I 000052 55 6227          1558352515551 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558352515091 2019.05.20 14:41:55)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558352515091)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
I 000051 55 10845         1558352515555 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558352515091 2019.05.20 14:41:55)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558352515091)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(15)(14)(20))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(15)(22)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7714          1558352515559 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352515091 2019.05.20 14:41:55)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352515091)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DX)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1830          1558352707731 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352707168 2019.05.20 14:45:07)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352707168)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000047 55 24495         1558352707735 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558352707168 2019.05.20 14:45:07)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 74))
	(_entity
		(_time 1558352707168)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  74))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  75)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 190 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(43))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(43)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(78))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(79))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(77)(63)(76)(62)(64)(65)(79)(23)(69))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(80))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(80)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(81))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(81)(30(d_4_0))(78)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(81)(30(d_4_0))(78)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(81)(30(d_4_0))(78)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(82))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(82)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(83))
				(_sensitivity(81)(30(4))(30(3)))
			)))
			(#INITIAL#489_43 (_architecture 43 0 489 (_process 
				(_read(53))
			)))
			(#ALWAYS#492_44 (_architecture 44 0 492 (_process 
				(_target(53))
				(_read(1)(44)(83)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_45 (_architecture 45 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(84))
				(_sensitivity(81)(30(4)))
			)))
			(#INITIAL#503_46 (_architecture 46 0 503 (_process 
				(_read(54))
			)))
			(#ALWAYS#506_47 (_architecture 47 0 506 (_process 
				(_target(54))
				(_read(1)(44)(84)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_48 (_architecture 48 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_49 (_architecture 49 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_50 (_architecture 50 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_51 (_architecture 51 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(30)(34)(18)(35)(6)(33))
				(_need_init)
			)))
			(#ASSIGN#555_52 (_architecture 52 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_53 (_architecture 53 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_54 (_architecture 54 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_55 (_architecture 55 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_56 (_architecture 56 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_57 (_architecture 57 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_58 (_architecture 58 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(85))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_59 (_architecture 59 0 577 (_process 
				(_target(38))
				(_read(1)(85)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_60 (_architecture 60 0 587 (_process 
				(_target(39))
				(_read(1)(85)(38))
				(_need_init)
			)))
			(#ASSIGN#597_61 (_architecture 61 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_62 (_architecture 62 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_63 (_architecture 63 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_64 (_architecture 64 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(86))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_65 (_architecture 65 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(87))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_66 (_architecture 66 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(88))
				(_sensitivity(57)(39)(86))
			)))
			(#ALWAYS#639_67 (_architecture 67 0 639 (_process 
				(_target(41))
				(_read(1)(87)(88)(41))
				(_need_init)
			)))
			(#ALWAYS#649_68 (_architecture 68 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(41)(58))
				(_need_init)
			)))
			(#ALWAYS#665_69 (_architecture 69 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_70 (_architecture 70 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_71 (_architecture 71 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(89))
				(_sensitivity(57)(86)(42))
			)))
			(#ALWAYS#683_72 (_architecture 72 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(89)(33))
				(_need_init)
			)))
			(#INTERNAL#0_73 (_internal 73 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 76 -1)

)
I 000052 55 6227          1558352707739 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558352707168 2019.05.20 14:45:07)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558352707168)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
I 000051 55 10845         1558352707743 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558352707168 2019.05.20 14:45:07)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558352707168)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(15)(20)(14))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(13)(15)(22)(14))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7714          1558352707747 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352707168 2019.05.20 14:45:07)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352707168)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DX)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1830          1558352716998 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352716575 2019.05.20 14:45:16)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352716575)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000053 55 7714          1558352717002 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352716575 2019.05.20 14:45:16)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352716575)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DX)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1830          1558352726403 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352725981 2019.05.20 14:45:25)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352725981)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000047 55 24495         1558352726407 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558352725981 2019.05.20 14:45:25)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 74))
	(_entity
		(_time 1558352725981)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  74))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  75)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 190 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(43))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(43)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(78))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(79))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(65)(23)(77)(76)(69)(62)(64)(79)(63))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(80))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(80)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(81))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(81)(30(d_4_0))(78)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(81)(30(d_4_0))(78)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(81)(30(d_4_0))(78)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(82))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(82)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(83))
				(_sensitivity(81)(30(4))(30(3)))
			)))
			(#INITIAL#489_43 (_architecture 43 0 489 (_process 
				(_read(53))
			)))
			(#ALWAYS#492_44 (_architecture 44 0 492 (_process 
				(_target(53))
				(_read(1)(44)(83)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_45 (_architecture 45 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(84))
				(_sensitivity(81)(30(4)))
			)))
			(#INITIAL#503_46 (_architecture 46 0 503 (_process 
				(_read(54))
			)))
			(#ALWAYS#506_47 (_architecture 47 0 506 (_process 
				(_target(54))
				(_read(1)(44)(84)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_48 (_architecture 48 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_49 (_architecture 49 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_50 (_architecture 50 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_51 (_architecture 51 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(35)(33)(34)(30)(6)(18))
				(_need_init)
			)))
			(#ASSIGN#555_52 (_architecture 52 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_53 (_architecture 53 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_54 (_architecture 54 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_55 (_architecture 55 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_56 (_architecture 56 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_57 (_architecture 57 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_58 (_architecture 58 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(85))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_59 (_architecture 59 0 577 (_process 
				(_target(38))
				(_read(1)(85)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_60 (_architecture 60 0 587 (_process 
				(_target(39))
				(_read(1)(85)(38))
				(_need_init)
			)))
			(#ASSIGN#597_61 (_architecture 61 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_62 (_architecture 62 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_63 (_architecture 63 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_64 (_architecture 64 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(86))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_65 (_architecture 65 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(87))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_66 (_architecture 66 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(88))
				(_sensitivity(57)(39)(86))
			)))
			(#ALWAYS#639_67 (_architecture 67 0 639 (_process 
				(_target(41))
				(_read(1)(87)(88)(41))
				(_need_init)
			)))
			(#ALWAYS#649_68 (_architecture 68 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(58)(41))
				(_need_init)
			)))
			(#ALWAYS#665_69 (_architecture 69 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_70 (_architecture 70 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_71 (_architecture 71 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(89))
				(_sensitivity(57)(86)(42))
			)))
			(#ALWAYS#683_72 (_architecture 72 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(89)(33))
				(_need_init)
			)))
			(#INTERNAL#0_73 (_internal 73 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 76 -1)

)
I 000052 55 6227          1558352726411 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558352725981 2019.05.20 14:45:25)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558352725981)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
I 000051 55 10845         1558352726415 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558352725981 2019.05.20 14:45:25)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558352725981)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(15)(20)(14))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(13)(15)(22)(14))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7714          1558352726419 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352725981 2019.05.20 14:45:25)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352725981)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DX)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1830          1558352733341 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352732950 2019.05.20 14:45:32)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352732950)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000053 55 7714          1558352733345 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352732950 2019.05.20 14:45:32)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352732950)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DX)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1830          1558352743858 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352743263 2019.05.20 14:45:43)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352743263)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000047 55 24495         1558352743876 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558352743263 2019.05.20 14:45:43)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 74))
	(_entity
		(_time 1558352743263)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  74))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  75)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 190 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(43))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(43)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(78))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(79))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(63)(64)(65)(23)(69)(76)(77)(79)(62))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(80))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(80)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(81))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(81)(30(d_4_0))(78)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(81)(30(d_4_0))(78)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(81)(30(d_4_0))(78)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(82))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(82)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(83))
				(_sensitivity(81)(30(4))(30(3)))
			)))
			(#INITIAL#489_43 (_architecture 43 0 489 (_process 
				(_read(53))
			)))
			(#ALWAYS#492_44 (_architecture 44 0 492 (_process 
				(_target(53))
				(_read(1)(44)(83)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_45 (_architecture 45 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(84))
				(_sensitivity(81)(30(4)))
			)))
			(#INITIAL#503_46 (_architecture 46 0 503 (_process 
				(_read(54))
			)))
			(#ALWAYS#506_47 (_architecture 47 0 506 (_process 
				(_target(54))
				(_read(1)(44)(84)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_48 (_architecture 48 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_49 (_architecture 49 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_50 (_architecture 50 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_51 (_architecture 51 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(33)(18)(6)(30)(35)(34))
				(_need_init)
			)))
			(#ASSIGN#555_52 (_architecture 52 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_53 (_architecture 53 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_54 (_architecture 54 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_55 (_architecture 55 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_56 (_architecture 56 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_57 (_architecture 57 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_58 (_architecture 58 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(85))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_59 (_architecture 59 0 577 (_process 
				(_target(38))
				(_read(1)(85)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_60 (_architecture 60 0 587 (_process 
				(_target(39))
				(_read(1)(85)(38))
				(_need_init)
			)))
			(#ASSIGN#597_61 (_architecture 61 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_62 (_architecture 62 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_63 (_architecture 63 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_64 (_architecture 64 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(86))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_65 (_architecture 65 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(87))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_66 (_architecture 66 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(88))
				(_sensitivity(57)(39)(86))
			)))
			(#ALWAYS#639_67 (_architecture 67 0 639 (_process 
				(_target(41))
				(_read(1)(87)(88)(41))
				(_need_init)
			)))
			(#ALWAYS#649_68 (_architecture 68 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(41)(58))
				(_need_init)
			)))
			(#ALWAYS#665_69 (_architecture 69 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_70 (_architecture 70 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_71 (_architecture 71 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(89))
				(_sensitivity(57)(86)(42))
			)))
			(#ALWAYS#683_72 (_architecture 72 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(89)(33))
				(_need_init)
			)))
			(#INTERNAL#0_73 (_internal 73 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 76 -1)

)
I 000052 55 6227          1558352743880 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558352743263 2019.05.20 14:45:43)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558352743263)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
I 000051 55 10845         1558352743884 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558352743263 2019.05.20 14:45:43)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558352743263)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(15)(20)(14))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(13)(15)(14)(22))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7714          1558352743888 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352743263 2019.05.20 14:45:43)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352743263)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DX)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1830          1558352750029 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352749686 2019.05.20 14:45:49)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352749686)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000053 55 7714          1558352750033 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352749686 2019.05.20 14:45:49)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352749686)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DX)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1830          1558352826534 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352826095 2019.05.20 14:47:06)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352826095)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000047 55 24495         1558352826538 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558352826095 2019.05.20 14:47:06)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 74))
	(_entity
		(_time 1558352826095)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  74))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  75)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 190 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(43))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(43)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(78))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(79))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(23)(63)(62)(76)(69)(77)(65)(79)(64))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(80))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(80)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(81))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(81)(30(d_4_0))(78)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(81)(30(d_4_0))(78)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(81)(30(d_4_0))(78)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(82))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(82)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(83))
				(_sensitivity(81)(30(4))(30(3)))
			)))
			(#INITIAL#489_43 (_architecture 43 0 489 (_process 
				(_read(53))
			)))
			(#ALWAYS#492_44 (_architecture 44 0 492 (_process 
				(_target(53))
				(_read(1)(44)(83)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_45 (_architecture 45 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(84))
				(_sensitivity(81)(30(4)))
			)))
			(#INITIAL#503_46 (_architecture 46 0 503 (_process 
				(_read(54))
			)))
			(#ALWAYS#506_47 (_architecture 47 0 506 (_process 
				(_target(54))
				(_read(1)(44)(84)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_48 (_architecture 48 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_49 (_architecture 49 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_50 (_architecture 50 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_51 (_architecture 51 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(34)(18)(35)(33)(30)(6))
				(_need_init)
			)))
			(#ASSIGN#555_52 (_architecture 52 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_53 (_architecture 53 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_54 (_architecture 54 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_55 (_architecture 55 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_56 (_architecture 56 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_57 (_architecture 57 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_58 (_architecture 58 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(85))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_59 (_architecture 59 0 577 (_process 
				(_target(38))
				(_read(1)(85)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_60 (_architecture 60 0 587 (_process 
				(_target(39))
				(_read(1)(85)(38))
				(_need_init)
			)))
			(#ASSIGN#597_61 (_architecture 61 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_62 (_architecture 62 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_63 (_architecture 63 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_64 (_architecture 64 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(86))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_65 (_architecture 65 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(87))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_66 (_architecture 66 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(88))
				(_sensitivity(57)(39)(86))
			)))
			(#ALWAYS#639_67 (_architecture 67 0 639 (_process 
				(_target(41))
				(_read(1)(87)(88)(41))
				(_need_init)
			)))
			(#ALWAYS#649_68 (_architecture 68 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(58)(41))
				(_need_init)
			)))
			(#ALWAYS#665_69 (_architecture 69 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_70 (_architecture 70 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_71 (_architecture 71 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(89))
				(_sensitivity(57)(86)(42))
			)))
			(#ALWAYS#683_72 (_architecture 72 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(89)(33))
				(_need_init)
			)))
			(#INTERNAL#0_73 (_internal 73 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 76 -1)

)
I 000052 55 6227          1558352826542 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558352826095 2019.05.20 14:47:06)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558352826095)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
I 000051 55 10845         1558352826546 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558352826095 2019.05.20 14:47:06)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558352826095)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(15)(20)(14))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(13)(15)(22)(14))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7714          1558352826550 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352826095 2019.05.20 14:47:06)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352826095)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DX)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1830          1558352832206 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352831893 2019.05.20 14:47:11)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352831893)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation P16C5x 0 0 (_entity .  P16C5x)
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000053 55 7714          1558352832223 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352831893 2019.05.20 14:47:11)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352831893)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  tb_80486DX)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1779          1558352929962 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352929382 2019.05.20 14:48:49)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352929382)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000047 55 24495         1558352929966 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558352929382 2019.05.20 14:48:49)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 74))
	(_entity
		(_time 1558352929382)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  74))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  75)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 190 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(43))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(43)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(78))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(79))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(62)(23)(77)(79)(69)(76)(64)(65)(63))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(80))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(80)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(81))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(81)(30(d_4_0))(78)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(81)(30(d_4_0))(78)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(81)(30(d_4_0))(78)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(82))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(82)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(83))
				(_sensitivity(81)(30(4))(30(3)))
			)))
			(#INITIAL#489_43 (_architecture 43 0 489 (_process 
				(_read(53))
			)))
			(#ALWAYS#492_44 (_architecture 44 0 492 (_process 
				(_target(53))
				(_read(1)(44)(83)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_45 (_architecture 45 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(84))
				(_sensitivity(81)(30(4)))
			)))
			(#INITIAL#503_46 (_architecture 46 0 503 (_process 
				(_read(54))
			)))
			(#ALWAYS#506_47 (_architecture 47 0 506 (_process 
				(_target(54))
				(_read(1)(44)(84)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_48 (_architecture 48 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_49 (_architecture 49 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_50 (_architecture 50 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_51 (_architecture 51 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(33)(18)(34)(35)(6)(30))
				(_need_init)
			)))
			(#ASSIGN#555_52 (_architecture 52 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_53 (_architecture 53 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_54 (_architecture 54 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_55 (_architecture 55 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_56 (_architecture 56 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_57 (_architecture 57 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_58 (_architecture 58 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(85))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_59 (_architecture 59 0 577 (_process 
				(_target(38))
				(_read(1)(85)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_60 (_architecture 60 0 587 (_process 
				(_target(39))
				(_read(1)(85)(38))
				(_need_init)
			)))
			(#ASSIGN#597_61 (_architecture 61 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_62 (_architecture 62 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_63 (_architecture 63 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_64 (_architecture 64 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(86))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_65 (_architecture 65 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(87))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_66 (_architecture 66 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(88))
				(_sensitivity(57)(39)(86))
			)))
			(#ALWAYS#639_67 (_architecture 67 0 639 (_process 
				(_target(41))
				(_read(1)(87)(88)(41))
				(_need_init)
			)))
			(#ALWAYS#649_68 (_architecture 68 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(41)(58))
				(_need_init)
			)))
			(#ALWAYS#665_69 (_architecture 69 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_70 (_architecture 70 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_71 (_architecture 71 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(89))
				(_sensitivity(57)(86)(42))
			)))
			(#ALWAYS#683_72 (_architecture 72 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(89)(33))
				(_need_init)
			)))
			(#INTERNAL#0_73 (_internal 73 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 76 -1)

)
I 000052 55 6227          1558352929977 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558352929382 2019.05.20 14:48:49)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558352929382)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
I 000051 55 10845         1558352929981 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558352929382 2019.05.20 14:48:49)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558352929382)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(14)(20)(15))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(14)(15)(22)(13))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7687          1558352929985 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352929382 2019.05.20 14:48:49)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352929382)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  P16C5x)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1779          1558352935493 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558352935179 2019.05.20 14:48:55)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558352935179)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000053 55 7710          1558352935508 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558352935179 2019.05.20 14:48:55)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558352935179)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  P16C5x)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1779          1558353105430 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558353104960 2019.05.20 14:51:44)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558353104960)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000047 55 24312         1558353105434 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558353104960 2019.05.20 14:51:44)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 72))
	(_entity
		(_time 1558353104960)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  72))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  73)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 190 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(43))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(43)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(78))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(79))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(64)(62)(63)(79)(77)(69)(76)(23)(65))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(80))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(80)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(81))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(81)(30(d_4_0))(78)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(81)(30(d_4_0))(78)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(81)(30(d_4_0))(78)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(82))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(82)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(83))
				(_sensitivity(81)(30(4))(30(3)))
			)))
			(#ALWAYS#492_43 (_architecture 43 0 492 (_process 
				(_target(53))
				(_read(1)(44)(83)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_44 (_architecture 44 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(84))
				(_sensitivity(81)(30(4)))
			)))
			(#ALWAYS#506_45 (_architecture 45 0 506 (_process 
				(_target(54))
				(_read(1)(44)(84)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_46 (_architecture 46 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_47 (_architecture 47 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_48 (_architecture 48 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_49 (_architecture 49 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(30)(18)(34)(33)(6)(35))
				(_need_init)
			)))
			(#ASSIGN#555_50 (_architecture 50 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_51 (_architecture 51 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_52 (_architecture 52 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_53 (_architecture 53 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_54 (_architecture 54 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_55 (_architecture 55 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_56 (_architecture 56 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(85))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_57 (_architecture 57 0 577 (_process 
				(_target(38))
				(_read(1)(85)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_58 (_architecture 58 0 587 (_process 
				(_target(39))
				(_read(1)(85)(38))
				(_need_init)
			)))
			(#ASSIGN#597_59 (_architecture 59 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_60 (_architecture 60 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_61 (_architecture 61 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_62 (_architecture 62 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(86))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_63 (_architecture 63 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(87))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_64 (_architecture 64 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(88))
				(_sensitivity(57)(39)(86))
			)))
			(#ALWAYS#639_65 (_architecture 65 0 639 (_process 
				(_target(41))
				(_read(1)(87)(88)(41))
				(_need_init)
			)))
			(#ALWAYS#649_66 (_architecture 66 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(58)(41))
				(_need_init)
			)))
			(#ALWAYS#665_67 (_architecture 67 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_68 (_architecture 68 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_69 (_architecture 69 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(89))
				(_sensitivity(57)(86)(42))
			)))
			(#ALWAYS#683_70 (_architecture 70 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(89)(33))
				(_need_init)
			)))
			(#INTERNAL#0_71 (_internal 71 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 74 -1)

)
I 000052 55 6227          1558353105438 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558353104960 2019.05.20 14:51:44)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558353104960)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
I 000051 55 10845         1558353105442 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558353104960 2019.05.20 14:51:44)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558353104960)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(20)(14)(15))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(14)(22)(13)(15))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7687          1558353105446 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558353104960 2019.05.20 14:51:44)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558353104960)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  P16C5x)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1779          1558353114836 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558353114508 2019.05.20 14:51:54)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558353114508)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000053 55 7710          1558353114840 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558353114508 2019.05.20 14:51:54)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558353114508)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  P16C5x)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1779          1558353178198 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558353177573 2019.05.20 14:52:57)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558353177573)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000047 55 24312         1558353178202 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558353177573 2019.05.20 14:52:57)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 72))
	(_entity
		(_time 1558353177573)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  72))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  73)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 190 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(43))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(43)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(78))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(79))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(79)(64)(62)(76)(23)(69)(63)(65)(77))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(80))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(80)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(81))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(81)(30(d_4_0))(78)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(81)(30(d_4_0))(78)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(81)(30(d_4_0))(78)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(82))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(82)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(83))
				(_sensitivity(81)(30(4))(30(3)))
			)))
			(#ALWAYS#492_43 (_architecture 43 0 492 (_process 
				(_target(53))
				(_read(1)(44)(83)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_44 (_architecture 44 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(84))
				(_sensitivity(81)(30(4)))
			)))
			(#ALWAYS#506_45 (_architecture 45 0 506 (_process 
				(_target(54))
				(_read(1)(44)(84)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_46 (_architecture 46 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_47 (_architecture 47 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_48 (_architecture 48 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_49 (_architecture 49 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(18)(33)(35)(34)(30)(6))
				(_need_init)
			)))
			(#ASSIGN#555_50 (_architecture 50 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_51 (_architecture 51 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_52 (_architecture 52 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_53 (_architecture 53 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_54 (_architecture 54 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_55 (_architecture 55 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_56 (_architecture 56 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(85))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_57 (_architecture 57 0 577 (_process 
				(_target(38))
				(_read(1)(85)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_58 (_architecture 58 0 587 (_process 
				(_target(39))
				(_read(1)(85)(38))
				(_need_init)
			)))
			(#ASSIGN#597_59 (_architecture 59 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_60 (_architecture 60 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_61 (_architecture 61 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_62 (_architecture 62 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(86))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_63 (_architecture 63 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(87))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_64 (_architecture 64 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(88))
				(_sensitivity(57)(39)(86))
			)))
			(#ALWAYS#639_65 (_architecture 65 0 639 (_process 
				(_target(41))
				(_read(1)(87)(88)(41))
				(_need_init)
			)))
			(#ALWAYS#649_66 (_architecture 66 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(58)(41))
				(_need_init)
			)))
			(#ALWAYS#665_67 (_architecture 67 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_68 (_architecture 68 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_69 (_architecture 69 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(89))
				(_sensitivity(57)(86)(42))
			)))
			(#ALWAYS#683_70 (_architecture 70 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(89)(33))
				(_need_init)
			)))
			(#INTERNAL#0_71 (_internal 71 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 74 -1)

)
I 000052 55 6227          1558353178206 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558353177573 2019.05.20 14:52:57)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558353177573)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
I 000051 55 10845         1558353178210 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558353177573 2019.05.20 14:52:57)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558353177573)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(14)(15)(20))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(14)(15)(13)(22))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7687          1558353178214 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558353177573 2019.05.20 14:52:57)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558353177573)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  P16C5x)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1779          1558353192995 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558353192558 2019.05.20 14:53:12)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558353192558)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000053 55 7710          1558353192999 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558353192558 2019.05.20 14:53:12)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558353192558)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  P16C5x)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1779          1558355359361 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558355358878 2019.05.20 15:29:18)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558355358878)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
V 000047 55 24312         1558355359365 P16C5x
(_unit VERILOG 6.1016.6.537 (P16C5x 0 103 (P16C5x 0 103 ))
	(_version v41)
	(_time 1558355358878 2019.05.20 15:29:18)
	(_source (\./src/80486dx.v\ VERILOG (\./src/80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 72))
	(_entity
		(_time 1558355358878)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 104 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRstVector ~vector~0 0 104 \12'h7FF\ (_entity -1 (_constant \12'h7FF\))))
		(_type (_internal ~vector~1 0 105 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pWDT_Size ~vector~1 0 105 \20\ (_entity -1 (_code  72))))
		(_type (_internal ~vector~2 0 106 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMA_Init ~vector~2 0 106 \"Src/RAMA.coe"\ (_entity -1 (_string \V"Src/RAMA.coe"\))))
		(_type (_internal ~vector~3 0 108 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pRAMB_Init ~vector~3 0 108 \"Src/RAMB.coe"\ (_entity -1 (_string \V"Src/RAMB.coe"\))))
		(_type (_internal ~vector~4 0 176 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~4 0 176 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~5 0 177 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~5 0 177 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~6 0 178 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~6 0 178 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~7 0 179 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~7 0 179 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~8 0 180 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~8 0 180 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~9 0 181 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~9 0 181 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~10 0 182 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~10 0 182 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~11 0 183 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~11 0 183 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 109 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 111 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 112 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 114 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 115 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 117 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 119 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 119 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 120 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ROM ~[11:0]wire~ 0 120 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISA ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISB ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_TRISC ~wire 0 122 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PORTA ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTB ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WE_PORTC ~wire 0 123 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTA ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTB ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal RE_PORTC ~wire 0 124 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 126 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal IO_DO ~[7:0]wire~ 0 126 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal IO_DI ~[7:0]wire~ 0 127 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Rst ~reg 0 133 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 135 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 135 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal IR ~[11:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 138 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]wire~ 0 138 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 139 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 140 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]wire~ 0 140 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Err ~wire 0 141 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~reg 0 143 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]wire~ 0 148 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal FA ~[7:0]wire~ 0 150 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]wire~ 0 151 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 152 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 154 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TMR0 ~[7:0]reg~ 0 154 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 155 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 156 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 158 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[pWDT_Size-1:0]reg~ 0 161 (_array ~reg ((_range  73)))))
		(_port (_internal WDT ~[pWDT_Size-1:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 163 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 166 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst_M16C5x ~wire 0 190 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_signal (_internal CE ~wire 0 192 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 194 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 194 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 195 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 197 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 198 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 199 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 200 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 201 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 205 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal Addrs ~[5:0]wire~ 0 205 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[7:0]~ 0 206 (_array ~reg ((_downto (i 7) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[7:0]~ 0 206 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~[63:0]~ 0 207 (_array ~reg ((_downto (i 63) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMB ~[7:0]reg~[63:0]~ 0 207 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal T0CS ~wire 0 209 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 210 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 211 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 212 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 212 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 214 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 215 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 216 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 216 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 218 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 219 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 220 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 222 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 223 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 224 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 225 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 227 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DC ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z ~wire 0 234 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 235 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LITERAL ~wire 0 323 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 327 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal INDF ~wire 0 338 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_F ~wire 0 345 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 385 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 487 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 501 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 575 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 630 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 636 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 637 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 681 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#244_0 (_architecture 0 0 244 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(44))
				(_sensitivity(2)(51))
			)))
			(#ASSIGN#246_1 (_architecture 1 0 246 (_process (_alias ((Rst_M16C5x)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(43))
				(_sensitivity(0)(3)(40))
			)))
			(#ALWAYS#248_2 (_architecture 2 0 248 (_process 
				(_target(19))
				(_read(1)(43)(44))
				(_need_init)
			)))
			(#ALWAYS#258_3 (_architecture 3 0 258 (_process 
				(_target(21))
				(_read(1)(19)(44)(7))
				(_need_init)
			)))
			(#ASSIGN#314_4 (_architecture 4 0 314 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(62))
				(_sensitivity(22(0)))
			)))
			(#ASSIGN#315_5 (_architecture 5 0 315 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(63))
				(_sensitivity(22(1)))
			)))
			(#ASSIGN#316_6 (_architecture 6 0 316 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(64))
				(_sensitivity(22(2)))
			)))
			(#ASSIGN#317_7 (_architecture 7 0 317 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(65))
				(_sensitivity(22(3)))
			)))
			(#ASSIGN#318_8 (_architecture 8 0 318 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(66))
				(_sensitivity(22(4)))
			)))
			(#ASSIGN#319_9 (_architecture 9 0 319 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(8))
				(_sensitivity(22(5)))
			)))
			(#ASSIGN#320_10 (_architecture 10 0 320 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(9))
				(_sensitivity(22(6)))
			)))
			(#ASSIGN#321_11 (_architecture 11 0 321 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(10))
				(_sensitivity(22(7)))
			)))
			(#ASSIGN#322_12 (_architecture 12 0 322 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(67))
				(_sensitivity(22(8)))
			)))
			(#ASSIGN#323_13 (_architecture 13 0 323 (_process (_alias ((LITERAL)(dIR(9))))(_simple)
				(_target(78))
				(_sensitivity(22(9)))
			)))
			(#ASSIGN#327_14 (_architecture 14 0 327 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(79))
				(_sensitivity(23(8)))
			)))
			(#ALWAYS#329_15 (_architecture 15 0 329 (_process 
				(_target(26))
				(_read(23(7))(23(6)))
				(_sensitivity(65)(23)(63)(64)(77)(69)(62)(79)(76))
				(_need_init)
			)))
			(#ASSIGN#338_16 (_architecture 16 0 338 (_process (_alias ((INDF)(ALU_Op(10))))(_simple)
				(_target(80))
				(_sensitivity(23(10)))
			)))
			(#ASSIGN#341_17 (_architecture 17 0 341 (_process (_simple)
				(_target(30))
				(_sensitivity(80)(34)(24(4))(34(d_6_5))(24(d_4_0)))
			)))
			(#ASSIGN#345_18 (_architecture 18 0 345 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(81))
				(_sensitivity(23(11)))
			)))
			(#ASSIGN#349_19 (_architecture 19 0 349 (_process (_simple)
				(_target(68))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#350_20 (_architecture 20 0 350 (_process (_simple)
				(_target(69))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#351_21 (_architecture 21 0 351 (_process (_simple)
				(_target(70))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#352_22 (_architecture 22 0 352 (_process (_simple)
				(_target(71))
				(_sensitivity(81)(30(d_4_0)))
			)))
			(#ASSIGN#363_23 (_architecture 23 0 363 (_process (_simple)
				(_target(11))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#364_24 (_architecture 24 0 364 (_process (_simple)
				(_target(12))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#365_25 (_architecture 25 0 365 (_process (_simple)
				(_target(13))
				(_sensitivity(81)(30(d_4_0))(78))
			)))
			(#ASSIGN#367_26 (_architecture 26 0 367 (_process (_simple)
				(_target(14))
				(_sensitivity(81)(30(d_4_0))(78)(8))
			)))
			(#ASSIGN#368_27 (_architecture 27 0 368 (_process (_simple)
				(_target(15))
				(_sensitivity(81)(30(d_4_0))(78)(9))
			)))
			(#ASSIGN#369_28 (_architecture 28 0 369 (_process (_simple)
				(_target(16))
				(_sensitivity(81)(30(d_4_0))(78)(10))
			)))
			(#ASSIGN#375_29 (_architecture 29 0 375 (_process (_simple)
				(_target(72))
				(_sensitivity(70)(23(d_5_4))(23(8)))
			)))
			(#ASSIGN#385_30 (_architecture 30 0 385 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(82))
				(_sensitivity(63)(69))
			)))
			(#ALWAYS#387_31 (_architecture 31 0 387 (_process 
				(_target(6))
				(_read(1)(19)(44)(62)(45)(24)(82)(31)(64)(27)(6))
				(_need_init)
			)))
			(#ALWAYS#399_32 (_architecture 32 0 399 (_process 
				(_target(27))
				(_read(1)(0)(44)(63)(6)(64)(28)(27))
				(_need_init)
			)))
			(#ALWAYS#407_33 (_architecture 33 0 407 (_process 
				(_target(28))
				(_read(1)(0)(44)(63)(27)(28))
				(_need_init)
			)))
			(#ALWAYS#419_34 (_architecture 34 0 419 (_process 
				(_target(20))
				(_read(1)(0)(44)(67)(29)(20))
				(_need_init)
			)))
			(#ALWAYS#431_35 (_architecture 35 0 431 (_process 
				(_target(37))
				(_read(1)(19)(66)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#443_36 (_architecture 36 0 443 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(47))
				(_sensitivity(0)(3)(50)(66))
			)))
			(#ALWAYS#445_37 (_architecture 37 0 445 (_process 
				(_target(48))
				(_read(1)(47)(40))
				(_need_init)
			)))
			(#ASSIGN#457_38 (_architecture 38 0 457 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(49))
				(_sensitivity(0)(66)(51))
			)))
			(#ALWAYS#459_39 (_architecture 39 0 459 (_process 
				(_target(50))
				(_read(1)(49)(44)(65)(50))
				(_need_init)
			)))
			(#ALWAYS#471_40 (_architecture 40 0 471 (_process 
				(_target(51))
				(_read(1)(19)(2)(65)(51))
				(_need_init)
			)))
			(#ASSIGN#483_41 (_architecture 41 0 483 (_process (_alias ((Addrs)(FA(d_6_5))(FA(d_3_0))))(_simple)
				(_target(52))
				(_sensitivity(30(d_6_5))(30(d_3_0)))
			)))
			(#ASSIGN#487_42 (_architecture 42 0 487 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(83))
				(_sensitivity(81)(30(4))(30(3)))
			)))
			(#ALWAYS#492_43 (_architecture 43 0 492 (_process 
				(_target(53))
				(_read(1)(44)(83)(52(d_2_0))(31))
				(_need_init)
			)))
			(#ASSIGN#501_44 (_architecture 44 0 501 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))))(_simple)
				(_target(84))
				(_sensitivity(81)(30(4)))
			)))
			(#ALWAYS#506_45 (_architecture 45 0 506 (_process 
				(_target(54))
				(_read(1)(44)(84)(52)(31))
				(_need_init)
			)))
			(#ALWAYS#517_46 (_architecture 46 0 517 (_process 
				(_target(45))
				(_read(1)(0)(44)(70)(31(d_7_5))(45))
				(_need_init)
			)))
			(#ALWAYS#525_47 (_architecture 47 0 525 (_process 
				(_target(34))
				(_read(1)(0)(44)(71)(31)(34))
				(_need_init)
			)))
			(#ASSIGN#535_48 (_architecture 48 0 535 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(35))
				(_sensitivity(45)(48)(50)(75)(74)(73))
			)))
			(#ALWAYS#539_49 (_architecture 49 0 539 (_process 
				(_target(46))
				(_read(30(d_2_0))(6(d_7_0)))
				(_sensitivity(6)(35)(33)(18)(30)(34))
				(_need_init)
			)))
			(#ASSIGN#555_50 (_architecture 50 0 555 (_process (_simple)
				(_target(32))
				(_sensitivity(30(4))(54)(52)(30(3))(53)(52(d_2_0))(46))
			)))
			(#ASSIGN#559_51 (_architecture 51 0 559 (_process (_alias ((IO_DO)(WE_TRISA)(WE_TRISB)(WE_TRISC)(W)(DO)))(_simple)
				(_target(17))
				(_sensitivity(8)(9)(10)(29)(31))
			)))
			(#ASSIGN#568_52 (_architecture 52 0 568 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(55))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#569_53 (_architecture 53 0 569 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(56))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#570_54 (_architecture 54 0 570 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(57))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#571_55 (_architecture 55 0 571 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(58))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#575_56 (_architecture 56 0 575 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(85))
				(_sensitivity(19)(37))
			)))
			(#ALWAYS#577_57 (_architecture 57 0 577 (_process 
				(_target(38))
				(_read(1)(85)(5)(38))
				(_need_init)
			)))
			(#ALWAYS#587_58 (_architecture 58 0 587 (_process 
				(_target(39))
				(_read(1)(85)(38))
				(_need_init)
			)))
			(#ASSIGN#597_59 (_architecture 59 0 597 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(40))
				(_sensitivity(57)(42)(39))
			)))
			(#ALWAYS#614_60 (_architecture 60 0 614 (_process 
				(_target(59)(59(0))(59(1))(59(2)))
				(_read(1)(19)(4)(59(0))(56)(59(1)))
				(_need_init)
			)))
			(#ASSIGN#626_61 (_architecture 61 0 626 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(36))
				(_sensitivity(59(2)))
			)))
			(#ASSIGN#630_62 (_architecture 62 0 630 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(86))
				(_sensitivity(55)(36)(44))
			)))
			(#ASSIGN#636_63 (_architecture 63 0 636 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(87))
				(_sensitivity(57)(37)(68)(19))
			)))
			(#ASSIGN#637_64 (_architecture 64 0 637 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(88))
				(_sensitivity(57)(39)(86))
			)))
			(#ALWAYS#639_65 (_architecture 65 0 639 (_process 
				(_target(41))
				(_read(1)(87)(88)(41))
				(_need_init)
			)))
			(#ALWAYS#649_66 (_architecture 66 0 649 (_process 
				(_target(60))
				(_read(41(0))(41(1))(41(2))(41(3))(41(4))(41(5))(41(6))(41(7)))
				(_sensitivity(41)(58))
				(_need_init)
			)))
			(#ALWAYS#665_67 (_architecture 67 0 665 (_process 
				(_target(61)(61(0))(61(1)))
				(_read(1)(0)(60)(61(0)))
				(_need_init)
			)))
			(#ASSIGN#675_68 (_architecture 68 0 675 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(42))
				(_sensitivity(61(1)))
			)))
			(#ASSIGN#681_69 (_architecture 69 0 681 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(89))
				(_sensitivity(57)(86)(42))
			)))
			(#ALWAYS#683_70 (_architecture 70 0 683 (_process 
				(_target(33))
				(_read(1)(0)(68)(31)(89)(33))
				(_need_init)
			)))
			(#INTERNAL#0_71 (_internal 71 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation IDEC 0 268 (_entity .  P16C5x_IDec)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((DI) (ROM))
			((Skip) (Skip))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
		)
	)
	(_instantiation ALU 0 285 (_entity .  P16C5x_ALU)
		(_port
			((Rst) (Rst))
			((Clk) (Clk))
			((CE) (CE))
			((ALU_Op) (ALU_Op))
			((DI) (DI))
			((KI) (KI(d_7_0)))
			((WE_PSW) (WE_PSW))
			((DO) (DO))
			((Z_Tst) (Z_Tst))
			((g) (g))
			((W) (W))
			((Z) (Z))
			((DC) (DC))
			((C) (C))
		)
	)
	(_model . P16C5x 74 -1)

)
V 000052 55 6227          1558355359369 P16C5x_IDec
(_unit VERILOG 6.1016.6.537 (P16C5x_IDec 0 198 (P16C5x_IDec 0 198 ))
	(_version v41)
	(_time 1558355358878 2019.05.20 15:29:18)
	(_source (\./src/80486dx_idec.v\ VERILOG (\./src/80486dx_idec.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1558355358878)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 199 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 200 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 201 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 203 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal DI ~[11:0]wire~ 0 203 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Skip ~wire 0 204 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~ 0 206 (_array ~reg ((_downto (i 9) (i 0))))))
		(_port (_internal dIR ~[9:0]reg~ 0 206 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 207 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 207 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 208 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal KI ~[8:0]reg~ 0 208 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 210 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal ROM1 ~[9:0]reg~ 0 334 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 335 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal ROM1_Addr ~[3:0]wire~ 0 335 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM2 ~[11:0]reg~ 0 336 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ROM2_Addr ~[3:0]wire~ 0 337 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM3 ~[11:0]reg~ 0 338 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 339 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal ROM3_Addr ~[5:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ROM1_Valid ~wire 0 341 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 343 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 344 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#354_0 (_architecture 0 0 354 (_process (_alias ((ROM1_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(10))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#356_1 (_architecture 1 0 356 (_process 
				(_target(9))
				(_read)
				(_sensitivity(10))
				(_need_init)
			)))
			(#ASSIGN#378_2 (_architecture 2 0 378 (_process (_alias ((ROM1_Valid)(DI(11))(DI(11))(DI(d_10_3))))(_simple)
				(_target(15))
				(_sensitivity(3(11))(3(d_10_3)))
			)))
			(#ASSIGN#382_3 (_architecture 3 0 382 (_process (_alias ((ROM2_Addr)(DI(11))(DI(11))(DI(d_10_8))(DI(d_2_0))))(_simple)
				(_target(12))
				(_sensitivity(3(11))(3(d_10_8))(3(d_2_0)))
			)))
			(#ALWAYS#384_4 (_architecture 4 0 384 (_process 
				(_target(11))
				(_read)
				(_sensitivity(12))
				(_need_init)
			)))
			(#ASSIGN#408_5 (_architecture 5 0 408 (_process (_alias ((ROM3_Addr)(DI(d_10_5))))(_simple)
				(_target(14))
				(_sensitivity(3(d_10_5)))
			)))
			(#ALWAYS#410_6 (_architecture 6 0 410 (_process 
				(_target(13))
				(_read)
				(_sensitivity(14))
				(_need_init)
			)))
			(#ASSIGN#495_7 (_architecture 7 0 495 (_process (_alias ((dErr)(DI(d_11_1))(DI(0))(DI(d_11_4))(DI(3))(DI(d_11_5))(DI(4))(DI(d_11_7))(DI(6))(DI(d_5_4))(DI(d_3_0))(DI(d_11_7))(DI(6))(DI(5))(DI(4))))(_simple)
				(_target(16))
				(_sensitivity(3(d_11_1))(3(0))(3(d_11_4))(3(3))(3(d_11_5))(3(4))(3(d_11_7))(3(6))(3(d_5_4))(3(d_3_0))(3(5)))
			)))
			(#ALWAYS#504_8 (_architecture 8 0 504 (_process 
				(_target(5))
				(_read(1)(0)(2)(4)(15)(9))
				(_need_init)
			)))
			(#ASSIGN#516_9 (_architecture 9 0 516 (_process (_alias ((dALU_Op)(ROM1_Valid)(ROM2)(ROM3(11))(ROM3(10))(DI(d_4_0))(ROM3(d_9_0))))(_simple)
				(_target(17))
				(_sensitivity(15)(11)(13(11))(13(10))(3(d_4_0))(13(d_9_0)))
			)))
			(#ALWAYS#518_10 (_architecture 10 0 518 (_process 
				(_target(6))
				(_read(1)(0)(2)(4)(16)(17))
				(_need_init)
			)))
			(#ALWAYS#528_11 (_architecture 11 0 528 (_process 
				(_target(7))
				(_read(1)(0)(2)(4)(7)(3(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#538_12 (_architecture 12 0 538 (_process 
				(_target(8))
				(_read(1)(0)(2)(16))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_IDec 14 -1)

)
V 000051 55 10845         1558355359373 P16C5x_ALU
(_unit VERILOG 6.1016.6.537 (P16C5x_ALU 0 77 (P16C5x_ALU 0 77 ))
	(_version v41)
	(_time 1558355358878 2019.05.20 15:29:18)
	(_source (\./src/80486dx_alu.v\ VERILOG (\./src/80486dx_alu.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 34))
	(_entity
		(_time 1558355358878)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal Rst ~wire 0 78 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Clk ~wire 0 79 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal CE ~wire 0 80 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal ALU_Op ~[11:0]wire~ 0 82 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WE_PSW ~wire 0 83 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 85 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal DI ~[7:0]wire~ 0 85 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal KI ~[7:0]wire~ 0 86 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 88 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal DO ~[7:0]reg~ 0 88 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z_Tst ~wire 0 89 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal g ~wire 0 90 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 92 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Z ~reg 0 94 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal DC ~reg 0 95 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal C ~reg 0 96 (_architecture (_out ))) (_reg ) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C3 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C7 ~wire 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 109 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 110 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 112 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 113 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 115 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal Bit ~[2:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 116 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 118 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal C_In ~wire 0 193 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 194 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 195 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 196 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Set ~wire 0 240 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Tst ~wire 0 241 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WE_W ~wire 0 292 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 304 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 318 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal C_Sel ~wire 0 331 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal S_Dir ~wire 0 332 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 333 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#193_0 (_architecture 0 0 193 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(29))
				(_sensitivity(3(0)))
			)))
			(#ASSIGN#194_1 (_architecture 1 0 194 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(30))
				(_sensitivity(3(1)))
			)))
			(#ASSIGN#195_2 (_architecture 2 0 195 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(31))
				(_sensitivity(3(2)))
			)))
			(#ASSIGN#196_3 (_architecture 3 0 196 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(32))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#200_4 (_architecture 4 0 200 (_process (_alias ((A)(A_Sel)(KI)(DI)))(_simple)
				(_target(14))
				(_sensitivity(32)(6)(5))
			)))
			(#ASSIGN#201_5 (_architecture 5 0 201 (_process (_simple)
				(_target(15))
				(_sensitivity(31)(10))
			)))
			(#ASSIGN#202_6 (_architecture 6 0 202 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(16))
				(_sensitivity(30)(15))
			)))
			(#ASSIGN#206_7 (_architecture 7 0 206 (_process (_simple)
				(_target(18)(17(d_3_0)))
				(_sensitivity(14(d_3_0))(16(d_3_0))(29))
			)))
			(#ASSIGN#207_8 (_architecture 8 0 207 (_process (_simple)
				(_target(19)(17(d_7_4)))
				(_sensitivity(14(d_7_4))(16(d_7_4))(18))
			)))
			(#ASSIGN#211_9 (_architecture 9 0 211 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(20))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#213_10 (_architecture 10 0 213 (_process 
				(_target(21))
				(_read)
				(_sensitivity(20)(15)(14))
				(_need_init)
			)))
			(#ASSIGN#225_11 (_architecture 11 0 225 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(22))
				(_sensitivity(3(d_1_0)))
			)))
			(#ALWAYS#227_12 (_architecture 12 0 227 (_process 
				(_target(23))
				(_read(14(d_3_0))(14(d_7_4))(14(d_7_1))(14(d_6_0)))
				(_sensitivity(15)(22)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#239_13 (_architecture 13 0 239 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(24))
				(_sensitivity(3(d_2_0)))
			)))
			(#ASSIGN#240_14 (_architecture 14 0 240 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(33))
				(_sensitivity(3(3)))
			)))
			(#ASSIGN#241_15 (_architecture 15 0 241 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(34))
				(_sensitivity(3(8)))
			)))
			(#ALWAYS#243_16 (_architecture 16 0 243 (_process 
				(_target(25))
				(_read)
				(_sensitivity(24))
				(_need_init)
			)))
			(#ASSIGN#257_17 (_architecture 17 0 257 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(26))
				(_sensitivity(33)(5)(25))
			)))
			(#ASSIGN#259_18 (_architecture 18 0 259 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(27))
				(_sensitivity(5)(25))
			)))
			(#ASSIGN#261_19 (_architecture 19 0 261 (_process (_simple)
				(_target(9))
				(_sensitivity(34)(33)(27))
			)))
			(#ASSIGN#265_20 (_architecture 20 0 265 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(28))
				(_sensitivity(3(d_7_6)))
			)))
			(#ALWAYS#267_21 (_architecture 21 0 267 (_process 
				(_target(7))
				(_read(1)(0)(28)(17)(21)(23)(26))
				(_need_init)
			)))
			(#ASSIGN#292_22 (_architecture 22 0 292 (_process (_alias ((WE_W)(ALU_Op(9))))(_simple)
				(_target(35))
				(_sensitivity(3(9)))
			)))
			(#ALWAYS#294_23 (_architecture 23 0 294 (_process 
				(_target(10))
				(_read(1)(0)(2)(35)(7)(10))
				(_need_init)
			)))
			(#ASSIGN#304_24 (_architecture 24 0 304 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(36))
				(_sensitivity(3(5)))
			)))
			(#ASSIGN#305_25 (_architecture 25 0 305 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(8))
				(_sensitivity(7))
			)))
			(#ALWAYS#307_26 (_architecture 26 0 307 (_process 
				(_target(11))
				(_read(1)(0)(2)(36)(8)(4)(7(2))(11))
				(_need_init)
			)))
			(#ASSIGN#318_27 (_architecture 27 0 318 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(37))
				(_sensitivity(3(5))(3(4)))
			)))
			(#ALWAYS#320_28 (_architecture 28 0 320 (_process 
				(_target(12))
				(_read(1)(0)(2)(37)(18)(4)(7(1))(12))
				(_need_init)
			)))
			(#ASSIGN#331_29 (_architecture 29 0 331 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(38))
				(_sensitivity(3(4)))
			)))
			(#ASSIGN#332_30 (_architecture 30 0 332 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(39))
				(_sensitivity(3(1))(3(0)))
			)))
			(#ASSIGN#334_31 (_architecture 31 0 334 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C7)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(40))
				(_sensitivity(3(7))(3(6))(19)(39)(14(7))(14(0)))
			)))
			(#ALWAYS#336_32 (_architecture 32 0 336 (_process 
				(_target(13))
				(_read(1)(0)(2)(38)(40)(4)(7(0))(13))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . P16C5x_ALU 34 -1)

)
I 000053 55 7687          1558355359377 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558355358878 2019.05.20 15:29:18)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558355358878)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  P16C5x)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
	)
	(_model . tb_80486DX_v 5 -1)

)
I 000046 55 1779          1558356158749 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558356158271 2019.05.20 15:42:38)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558356158271)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
I 000053 55 7710          1558356158753 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558356158271 2019.05.20 15:42:38)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558356158271)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  P16C5x)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
V 000046 55 1779          1558916132589 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558916126751 2019.05.27 03:15:26)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558916126751)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_80486DX_v 0 0 (_entity .  tb_80486DX_v)
	)
	(_model . $root 1 -1)

)
V 000053 55 7710          1558916132593 tb_80486DX_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX_v 0 68 (tb_80486DX_v 0 68 ))
	(_version v41)
	(_time 1558916126751 2019.05.27 03:15:26)
	(_source (\./src/testbench/tb_80486dx.v\ VERILOG (\./src/testbench/tb_80486dx.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1558916126751)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Clk ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal ClkEn ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 76 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 77 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal ROM ~[11:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 80 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTA ~wire 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTB ~wire 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RE_PORTC ~wire 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 93 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DO ~[7:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 94 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal IO_DI ~[7:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst ~wire 0 98 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 100 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal IR ~[11:0]wire~ 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 103 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal dIR ~[9:0]wire~ 0 103 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 105 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal KI ~[8:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Err ~wire 0 106 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 108 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 115 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 116 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 123 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT ~[9:0]wire~ 0 126 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 127 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 128 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 130 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 131 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#192_0 (_architecture 0 0 192 (_process 
				(_target(0)(1)(2)(18)(5)(6)(7))
			)))
			(#ALWAYS#213_1 (_architecture 1 0 213 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#215_2 (_architecture 2 0 215 (_process 
				(_target(2))
				(_read(1)(0)(2))
				(_need_init)
			)))
			(#ALWAYS#226_3 (_architecture 3 0 226 (_process 
				(_target(4))
				(_read(1)(0)(3))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 135 (_entity .  P16C5x)
		(_generic
			((pWDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((PC) (PC))
			((ROM) (ROM))
			((WE_TRISA) (WE_TRISA))
			((WE_TRISB) (WE_TRISB))
			((WE_TRISC) (WE_TRISC))
			((WE_PORTA) (WE_PORTA))
			((WE_PORTB) (WE_PORTB))
			((WE_PORTC) (WE_PORTC))
			((RE_PORTA) (RE_PORTA))
			((RE_PORTB) (RE_PORTB))
			((RE_PORTC) (RE_PORTC))
			((IO_DO) (IO_DO))
			((IO_DI) (IO_DI))
			((Rst) (Rst))
			((OPTION) (OPTION))
			((IR) (IR))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Err) (Err))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX_v 5 -1)

)
