#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b1a8a50ba0 .scope module, "advanced_branch_predictor" "advanced_branch_predictor" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 5 "rs1";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 7 "opcode";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /OUTPUT 1 "predict_taken";
    .port_info 10 /OUTPUT 32 "predict_target";
    .port_info 11 /OUTPUT 1 "predict_valid";
    .port_info 12 /INPUT 1 "branch_valid";
    .port_info 13 /INPUT 32 "branch_pc";
    .port_info 14 /INPUT 1 "branch_taken";
    .port_info 15 /INPUT 32 "branch_target";
    .port_info 16 /INPUT 1 "branch_is_cond";
    .port_info 17 /INPUT 1 "branch_is_call";
    .port_info 18 /INPUT 1 "branch_is_return";
    .port_info 19 /INPUT 1 "branch_mispredict";
P_000002b1a84c5090 .param/l "ADDR_WIDTH" 0 2 17, +C4<00000000000000000000000000100000>;
P_000002b1a84c50c8 .param/l "BTB_ENTRIES" 0 2 10, +C4<00000000000000000000000000100000>;
P_000002b1a84c5100 .param/l "CHOOSER_SIZE" 0 2 16, +C4<00000000000000000001000000000000>;
P_000002b1a84c5138 .param/l "GHR_WIDTH" 0 2 12, +C4<00000000000000000000000000001010>;
P_000002b1a84c5170 .param/l "GLOBAL_PHT_SIZE" 0 2 15, +C4<00000000000000000001000000000000>;
P_000002b1a84c51a8 .param/l "LOCAL_BHT_SIZE" 0 2 13, +C4<00000000000000000000000100000000>;
P_000002b1a84c51e0 .param/l "LOCAL_PHT_SIZE" 0 2 14, +C4<00000000000000000000010000000000>;
P_000002b1a84c5218 .param/l "OPCODE_BRANCH" 1 2 62, C4<1100011>;
P_000002b1a84c5250 .param/l "OPCODE_JAL" 1 2 63, C4<1101111>;
P_000002b1a84c5288 .param/l "OPCODE_JALR" 1 2 64, C4<1100111>;
P_000002b1a84c52c0 .param/l "RAS_DEPTH" 0 2 11, +C4<00000000000000000000000000010000>;
P_000002b1a84c52f8 .param/l "STRONGLY_GLOBAL" 1 2 61, C4<11>;
P_000002b1a84c5330 .param/l "STRONGLY_LOCAL" 1 2 58, C4<00>;
P_000002b1a84c5368 .param/l "STRONGLY_NOT_TAKEN" 1 2 54, C4<00>;
P_000002b1a84c53a0 .param/l "STRONGLY_TAKEN" 1 2 57, C4<11>;
P_000002b1a84c53d8 .param/l "WEAKLY_GLOBAL" 1 2 60, C4<10>;
P_000002b1a84c5410 .param/l "WEAKLY_LOCAL" 1 2 59, C4<01>;
P_000002b1a84c5448 .param/l "WEAKLY_NOT_TAKEN" 1 2 55, C4<01>;
P_000002b1a84c5480 .param/l "WEAKLY_TAKEN" 1 2 56, C4<10>;
L_000002b1a8945a40 .functor BUFZ 1, L_000002b1a8afa380, C4<0>, C4<0>, C4<0>;
L_000002b1a8946530 .functor OR 1, L_000002b1a8afa560, L_000002b1a8af9c00, C4<0>, C4<0>;
L_000002b1a8945ce0 .functor OR 1, L_000002b1a8af89e0, L_000002b1a8afa4c0, C4<0>, C4<0>;
L_000002b1a8945d50 .functor AND 1, L_000002b1a8945ce0, L_000002b1a8946530, C4<1>, C4<1>;
L_000002b1a8945ea0 .functor AND 1, L_000002b1a8afa4c0, L_000002b1a8afa2e0, C4<1>, C4<1>;
L_000002b1a89465a0 .functor AND 1, L_000002b1a8945ea0, L_000002b1a8afa600, C4<1>, C4<1>;
L_000002b1a8944af0 .functor AND 1, L_000002b1a8af8ee0, L_000002b1a8af95c0, C4<1>, C4<1>;
L_000002b1a8944b60 .functor BUFZ 32, L_000002b1a8af9700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b1a8944c40 .functor BUFZ 1, L_000002b1a8af97a0, C4<0>, C4<0>, C4<0>;
L_000002b1a8944f50 .functor BUFZ 1, L_000002b1a8af98e0, C4<0>, C4<0>, C4<0>;
L_000002b1a8944fc0 .functor BUFZ 10, L_000002b1a8afbfa0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000002b1a8945030 .functor XOR 12, L_000002b1a8afb460, L_000002b1a8afc5e0, C4<000000000000>, C4<000000000000>;
L_000002b1a89487c0 .functor BUFZ 2, L_000002b1a8afc040, C4<00>, C4<00>, C4<00>;
L_000002b1a8afe5b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002b1a89471e0 .functor XNOR 1, L_000002b1a8afba00, L_000002b1a8afe5b0, C4<0>, C4<0>;
L_000002b1a84a5350 .functor BUFZ 10, L_000002b1a8afcf40, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000002b1a890a9a0 .functor XOR 12, L_000002b1a8afb1e0, L_000002b1a8afccc0, C4<000000000000>, C4<000000000000>;
L_000002b1a8afe058 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002b1a8a36a20_0 .net/2u *"_ivl_0", 6 0, L_000002b1a8afe058;  1 drivers
v000002b1a8a36ac0_0 .net *"_ivl_100", 6 0, L_000002b1a8af9e80;  1 drivers
L_000002b1a8afe400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a374c0_0 .net *"_ivl_103", 1 0, L_000002b1a8afe400;  1 drivers
v000002b1a8a36b60_0 .net *"_ivl_108", 9 0, L_000002b1a8afbfa0;  1 drivers
v000002b1a8a36e80_0 .net *"_ivl_110", 9 0, L_000002b1a8afbdc0;  1 drivers
L_000002b1a8afe448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a37d80_0 .net *"_ivl_113", 1 0, L_000002b1a8afe448;  1 drivers
v000002b1a8a37e20_0 .net *"_ivl_116", 1 0, L_000002b1a8afc7c0;  1 drivers
v000002b1a8a363e0_0 .net *"_ivl_118", 11 0, L_000002b1a8afc4a0;  1 drivers
L_000002b1a8afe490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a36c00_0 .net *"_ivl_121", 1 0, L_000002b1a8afe490;  1 drivers
L_000002b1a8afe4d8 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v000002b1a8a36f20_0 .net *"_ivl_127", 1 0, L_000002b1a8afe4d8;  1 drivers
v000002b1a8a38140_0 .net *"_ivl_129", 9 0, L_000002b1a8afd620;  1 drivers
v000002b1a8a37c40_0 .net *"_ivl_131", 11 0, L_000002b1a8afc5e0;  1 drivers
v000002b1a8a1fb70_0 .net *"_ivl_134", 1 0, L_000002b1a8afd6c0;  1 drivers
v000002b1a8a202f0_0 .net *"_ivl_136", 13 0, L_000002b1a8afca40;  1 drivers
L_000002b1a8afe520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a211f0_0 .net *"_ivl_139", 1 0, L_000002b1a8afe520;  1 drivers
L_000002b1a8afe130 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000002b1a8a20430_0 .net/2u *"_ivl_14", 4 0, L_000002b1a8afe130;  1 drivers
v000002b1a8a207f0_0 .net *"_ivl_144", 1 0, L_000002b1a8afc040;  1 drivers
v000002b1a8a21290_0 .net *"_ivl_146", 13 0, L_000002b1a8afcae0;  1 drivers
L_000002b1a8afe568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a215b0_0 .net *"_ivl_149", 1 0, L_000002b1a8afe568;  1 drivers
v000002b1a8a20930_0 .net *"_ivl_153", 0 0, L_000002b1a8afba00;  1 drivers
v000002b1a89ca6d0_0 .net/2u *"_ivl_154", 0 0, L_000002b1a8afe5b0;  1 drivers
v000002b1a89caa90_0 .net *"_ivl_156", 0 0, L_000002b1a89471e0;  1 drivers
v000002b1a89cad10_0 .net *"_ivl_160", 31 0, L_000002b1a8afc9a0;  1 drivers
L_000002b1a8afe5f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a89cae50_0 .net *"_ivl_163", 27 0, L_000002b1a8afe5f8;  1 drivers
L_000002b1a8afe640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8518830_0 .net/2u *"_ivl_164", 31 0, L_000002b1a8afe640;  1 drivers
v000002b1a8518e70_0 .net *"_ivl_166", 0 0, L_000002b1a8afc180;  1 drivers
v000002b1a8a8c060_0 .net *"_ivl_168", 31 0, L_000002b1a8afcc20;  1 drivers
v000002b1a8a8c2e0_0 .net *"_ivl_170", 32 0, L_000002b1a8afc0e0;  1 drivers
L_000002b1a8afe688 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8c920_0 .net *"_ivl_173", 28 0, L_000002b1a8afe688;  1 drivers
L_000002b1a8afe6d0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8c7e0_0 .net/2u *"_ivl_174", 32 0, L_000002b1a8afe6d0;  1 drivers
v000002b1a8a8cb00_0 .net *"_ivl_176", 32 0, L_000002b1a8afcea0;  1 drivers
L_000002b1a8afe178 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8c240_0 .net/2u *"_ivl_18", 4 0, L_000002b1a8afe178;  1 drivers
v000002b1a8a8c100_0 .net *"_ivl_180", 31 0, L_000002b1a8afc900;  1 drivers
L_000002b1a8afe718 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8ca60_0 .net *"_ivl_183", 27 0, L_000002b1a8afe718;  1 drivers
L_000002b1a8afe760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8c380_0 .net/2u *"_ivl_184", 31 0, L_000002b1a8afe760;  1 drivers
v000002b1a8a8cd80_0 .net *"_ivl_197", 24 0, L_000002b1a8afb960;  1 drivers
v000002b1a8a8ce20_0 .net *"_ivl_20", 0 0, L_000002b1a8afa560;  1 drivers
L_000002b1a8afe7a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8c560_0 .net *"_ivl_201", 6 0, L_000002b1a8afe7a8;  1 drivers
v000002b1a8a8c600_0 .net *"_ivl_202", 9 0, L_000002b1a8afcf40;  1 drivers
v000002b1a8a8c6a0_0 .net *"_ivl_204", 9 0, L_000002b1a8afc2c0;  1 drivers
L_000002b1a8afe7f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8bf20_0 .net *"_ivl_207", 1 0, L_000002b1a8afe7f0;  1 drivers
v000002b1a8a8c420_0 .net *"_ivl_211", 8 0, L_000002b1a8afd1c0;  1 drivers
L_000002b1a8afe838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8c1a0_0 .net/2u *"_ivl_212", 0 0, L_000002b1a8afe838;  1 drivers
L_000002b1a8afe880 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8c4c0_0 .net *"_ivl_217", 1 0, L_000002b1a8afe880;  1 drivers
v000002b1a8a8cec0_0 .net *"_ivl_219", 9 0, L_000002b1a8afcfe0;  1 drivers
L_000002b1a8afe1c0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8c9c0_0 .net/2u *"_ivl_22", 4 0, L_000002b1a8afe1c0;  1 drivers
v000002b1a8a8cc40_0 .net *"_ivl_221", 11 0, L_000002b1a8afccc0;  1 drivers
v000002b1a8a8d000_0 .net *"_ivl_24", 0 0, L_000002b1a8af9c00;  1 drivers
v000002b1a8a8c740_0 .net *"_ivl_29", 0 0, L_000002b1a8945ce0;  1 drivers
v000002b1a8a8c880_0 .net *"_ivl_33", 0 0, L_000002b1a8945ea0;  1 drivers
L_000002b1a8afe208 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8cba0_0 .net/2u *"_ivl_34", 4 0, L_000002b1a8afe208;  1 drivers
v000002b1a8a8cce0_0 .net *"_ivl_36", 0 0, L_000002b1a8afa600;  1 drivers
L_000002b1a8afe0a0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8cf60_0 .net/2u *"_ivl_4", 6 0, L_000002b1a8afe0a0;  1 drivers
v000002b1a8a8b980_0 .net *"_ivl_41", 0 0, L_000002b1a8afa1a0;  1 drivers
v000002b1a8a8ba20_0 .net *"_ivl_42", 10 0, L_000002b1a8af9200;  1 drivers
v000002b1a8a8bac0_0 .net *"_ivl_45", 0 0, L_000002b1a8af8a80;  1 drivers
v000002b1a8a8bb60_0 .net *"_ivl_47", 7 0, L_000002b1a8afa6a0;  1 drivers
v000002b1a8a8bc00_0 .net *"_ivl_49", 0 0, L_000002b1a8af9020;  1 drivers
v000002b1a8a8bca0_0 .net *"_ivl_51", 9 0, L_000002b1a8af9de0;  1 drivers
L_000002b1a8afe250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8bfc0_0 .net/2u *"_ivl_52", 0 0, L_000002b1a8afe250;  1 drivers
v000002b1a8a8bd40_0 .net *"_ivl_61", 24 0, L_000002b1a8af9b60;  1 drivers
L_000002b1a8afe298 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8bde0_0 .net *"_ivl_65", 6 0, L_000002b1a8afe298;  1 drivers
v000002b1a8a8be80_0 .net *"_ivl_66", 0 0, L_000002b1a8af8ee0;  1 drivers
v000002b1a8a8b8e0_0 .net *"_ivl_68", 6 0, L_000002b1a8af8f80;  1 drivers
L_000002b1a8afe2e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8b520_0 .net *"_ivl_71", 1 0, L_000002b1a8afe2e0;  1 drivers
v000002b1a8a8a260_0 .net *"_ivl_72", 31 0, L_000002b1a8afa060;  1 drivers
v000002b1a8a8ae40_0 .net *"_ivl_74", 6 0, L_000002b1a8af9480;  1 drivers
L_000002b1a8afe328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a89680_0 .net *"_ivl_77", 1 0, L_000002b1a8afe328;  1 drivers
v000002b1a8a895e0_0 .net *"_ivl_78", 0 0, L_000002b1a8af95c0;  1 drivers
L_000002b1a8afe0e8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002b1a8a892c0_0 .net/2u *"_ivl_8", 6 0, L_000002b1a8afe0e8;  1 drivers
v000002b1a8a89720_0 .net *"_ivl_82", 31 0, L_000002b1a8af9700;  1 drivers
v000002b1a8a89ea0_0 .net *"_ivl_84", 6 0, L_000002b1a8af9660;  1 drivers
L_000002b1a8afe370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8a3a0_0 .net *"_ivl_87", 1 0, L_000002b1a8afe370;  1 drivers
v000002b1a8a8ad00_0 .net *"_ivl_90", 0 0, L_000002b1a8af97a0;  1 drivers
v000002b1a8a8b5c0_0 .net *"_ivl_92", 6 0, L_000002b1a8af9840;  1 drivers
L_000002b1a8afe3b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8a8b3e0_0 .net *"_ivl_95", 1 0, L_000002b1a8afe3b8;  1 drivers
v000002b1a8a899a0_0 .net *"_ivl_98", 0 0, L_000002b1a8af98e0;  1 drivers
o000002b1a8a51f78 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8a89220_0 .net "branch_is_call", 0 0, o000002b1a8a51f78;  0 drivers
o000002b1a8a51fa8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8a89360_0 .net "branch_is_cond", 0 0, o000002b1a8a51fa8;  0 drivers
o000002b1a8a51fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8a8a300_0 .net "branch_is_return", 0 0, o000002b1a8a51fd8;  0 drivers
o000002b1a8a52008 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8a8a760_0 .net "branch_mispredict", 0 0, o000002b1a8a52008;  0 drivers
o000002b1a8a52038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8a8b840_0 .net "branch_pc", 31 0, o000002b1a8a52038;  0 drivers
o000002b1a8a52068 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8a8aa80_0 .net "branch_taken", 0 0, o000002b1a8a52068;  0 drivers
o000002b1a8a52098 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8a89ae0_0 .net "branch_target", 31 0, o000002b1a8a52098;  0 drivers
o000002b1a8a520c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8a89400_0 .net "branch_valid", 0 0, o000002b1a8a520c8;  0 drivers
v000002b1a8a89f40_0 .net "btb_hit", 0 0, L_000002b1a8944af0;  1 drivers
v000002b1a8a8b7a0_0 .net "btb_index", 4 0, L_000002b1a8af9980;  1 drivers
v000002b1a8a8b020 .array "btb_is_call", 31 0, 0 0;
v000002b1a8a894a0 .array "btb_is_ret", 31 0, 0 0;
v000002b1a8a89540_0 .net "btb_pc_tag", 31 0, L_000002b1a8af8e40;  1 drivers
v000002b1a8a8b200_0 .net "btb_predicted_call", 0 0, L_000002b1a8944c40;  1 drivers
v000002b1a8a8af80_0 .net "btb_predicted_ret", 0 0, L_000002b1a8944f50;  1 drivers
v000002b1a8a89c20_0 .net "btb_predicted_target", 31 0, L_000002b1a8944b60;  1 drivers
v000002b1a8a89d60 .array "btb_tag", 31 0, 31 0;
v000002b1a8a8b340 .array "btb_target", 31 0, 31 0;
v000002b1a8a897c0 .array "btb_valid", 31 0, 0 0;
v000002b1a8a89a40 .array "chooser", 4095 0, 1 0;
v000002b1a8a8b0c0_0 .net "chooser_idx", 11 0, L_000002b1a8afb640;  1 drivers
v000002b1a8a8aee0_0 .net "chooser_state", 1 0, L_000002b1a89487c0;  1 drivers
o000002b1a8a52278 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8a8a440_0 .net "clk", 0 0, o000002b1a8a52278;  0 drivers
o000002b1a8a522a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002b1a8a89e00_0 .net "funct3", 2 0, o000002b1a8a522a8;  0 drivers
v000002b1a8a8a1c0_0 .var "ghr", 9 0;
v000002b1a8a8ada0_0 .net "ghr_shifted", 9 0, L_000002b1a8afb280;  1 drivers
v000002b1a8a8ab20_0 .net "global_idx", 11 0, L_000002b1a8945030;  1 drivers
v000002b1a8a8b160_0 .net "global_pc_idx", 11 0, L_000002b1a8afb460;  1 drivers
v000002b1a8a8a080 .array "global_pht", 4095 0, 1 0;
v000002b1a8a89180_0 .net "global_pred", 0 0, L_000002b1a8afbb40;  1 drivers
v000002b1a8a8b2a0_0 .var/i "i", 31 0;
v000002b1a8a8b480_0 .net "if_is_call", 0 0, L_000002b1a8945d50;  1 drivers
v000002b1a8a8a4e0_0 .net "if_is_return", 0 0, L_000002b1a89465a0;  1 drivers
o000002b1a8a52458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8a89860_0 .net "instr", 31 0, o000002b1a8a52458;  0 drivers
v000002b1a8a89fe0_0 .net "is_branch", 0 0, L_000002b1a8afa380;  1 drivers
v000002b1a8a89900_0 .net "is_conditional", 0 0, L_000002b1a8945a40;  1 drivers
v000002b1a8a8a580_0 .net "is_jal", 0 0, L_000002b1a8af89e0;  1 drivers
v000002b1a8a8a620_0 .net "is_jalr", 0 0, L_000002b1a8afa4c0;  1 drivers
v000002b1a8a8b660_0 .net "jal_imm", 31 0, L_000002b1a8afa880;  1 drivers
v000002b1a8a8a8a0_0 .net "jal_target", 31 0, L_000002b1a8af9520;  1 drivers
v000002b1a8a8a6c0_0 .net "link_reg", 0 0, L_000002b1a8946530;  1 drivers
v000002b1a8a89b80 .array "local_bht", 255 0, 9 0;
v000002b1a8a8a800_0 .net "local_bht_idx", 7 0, L_000002b1a8afa100;  1 drivers
v000002b1a8a89cc0 .array "local_pht", 1023 0, 1 0;
v000002b1a8a8b700_0 .net "local_pht_idx", 9 0, L_000002b1a8944fc0;  1 drivers
v000002b1a8a8a940_0 .net "local_pred", 0 0, L_000002b1a8afcb80;  1 drivers
o000002b1a8a52668 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000002b1a8a8a9e0_0 .net "opcode", 6 0, o000002b1a8a52668;  0 drivers
o000002b1a8a52698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8a8ac60_0 .net "pc", 31 0, o000002b1a8a52698;  0 drivers
o000002b1a8a526c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8a8abc0_0 .net "pc_plus4", 31 0, o000002b1a8a526c8;  0 drivers
v000002b1a8a8a120_0 .var "predict_taken", 0 0;
v000002b1a8aa8890_0 .var "predict_target", 31 0;
v000002b1a8aa89d0_0 .var "predict_valid", 0 0;
v000002b1a8aaa0f0_0 .net "ra_reg", 0 0, L_000002b1a8afa2e0;  1 drivers
v000002b1a8aa9dd0_0 .var "ras_ptr", 3 0;
v000002b1a8aa8250 .array "ras_stack", 15 0, 31 0;
v000002b1a8aaa190_0 .net "ras_top", 31 0, L_000002b1a8afb820;  1 drivers
v000002b1a8aa9010_0 .net "ras_valid", 0 0, L_000002b1a8afbf00;  1 drivers
o000002b1a8a52848 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002b1a8aa9470_0 .net "rd", 4 0, o000002b1a8a52848;  0 drivers
o000002b1a8a52878 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002b1a8aa82f0_0 .net "rs1", 4 0, o000002b1a8a52878;  0 drivers
o000002b1a8a528a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aa8cf0_0 .net "rst_n", 0 0, o000002b1a8a528a8;  0 drivers
v000002b1a8aa9fb0_0 .net "tournament_pred", 0 0, L_000002b1a8afbe60;  1 drivers
v000002b1a8aaa2d0_0 .net "upd_btb_idx", 4 0, L_000002b1a8afc220;  1 drivers
v000002b1a8aa8bb0_0 .net "upd_btb_tag", 31 0, L_000002b1a8afb8c0;  1 drivers
v000002b1a8aaa4b0_0 .net "upd_chooser_idx", 11 0, L_000002b1a8afd800;  1 drivers
v000002b1a8aa8c50_0 .net "upd_global_idx", 11 0, L_000002b1a890a9a0;  1 drivers
v000002b1a8aa9bf0_0 .net "upd_global_pc_idx", 11 0, L_000002b1a8afb1e0;  1 drivers
v000002b1a8aa8e30_0 .net "upd_local_bht_idx", 7 0, L_000002b1a8afd760;  1 drivers
v000002b1a8aa8430_0 .net "upd_local_pht_idx", 9 0, L_000002b1a84a5350;  1 drivers
E_000002b1a8a41fe0/0 .event negedge, v000002b1a8aa8cf0_0;
E_000002b1a8a41fe0/1 .event posedge, v000002b1a8a8a440_0;
E_000002b1a8a41fe0 .event/or E_000002b1a8a41fe0/0, E_000002b1a8a41fe0/1;
E_000002b1a8a42460/0 .event anyedge, v000002b1a8a8abc0_0, v000002b1a8a8a4e0_0, v000002b1a8aa9010_0, v000002b1a8aaa190_0;
E_000002b1a8a42460/1 .event anyedge, v000002b1a8a8b480_0, v000002b1a8a8a580_0, v000002b1a8a8a8a0_0, v000002b1a8a89f40_0;
E_000002b1a8a42460/2 .event anyedge, v000002b1a8a89c20_0, v000002b1a8a89fe0_0, v000002b1a8aa9fb0_0, v000002b1a8a8a620_0;
E_000002b1a8a42460 .event/or E_000002b1a8a42460/0, E_000002b1a8a42460/1, E_000002b1a8a42460/2;
L_000002b1a8afa380 .cmp/eq 7, o000002b1a8a52668, L_000002b1a8afe058;
L_000002b1a8af89e0 .cmp/eq 7, o000002b1a8a52668, L_000002b1a8afe0a0;
L_000002b1a8afa4c0 .cmp/eq 7, o000002b1a8a52668, L_000002b1a8afe0e8;
L_000002b1a8afa2e0 .cmp/eq 5, o000002b1a8a52878, L_000002b1a8afe130;
L_000002b1a8afa560 .cmp/eq 5, o000002b1a8a52848, L_000002b1a8afe178;
L_000002b1a8af9c00 .cmp/eq 5, o000002b1a8a52848, L_000002b1a8afe1c0;
L_000002b1a8afa600 .cmp/eq 5, o000002b1a8a52848, L_000002b1a8afe208;
L_000002b1a8afa1a0 .part o000002b1a8a52458, 31, 1;
LS_000002b1a8af9200_0_0 .concat [ 1 1 1 1], L_000002b1a8afa1a0, L_000002b1a8afa1a0, L_000002b1a8afa1a0, L_000002b1a8afa1a0;
LS_000002b1a8af9200_0_4 .concat [ 1 1 1 1], L_000002b1a8afa1a0, L_000002b1a8afa1a0, L_000002b1a8afa1a0, L_000002b1a8afa1a0;
LS_000002b1a8af9200_0_8 .concat [ 1 1 1 0], L_000002b1a8afa1a0, L_000002b1a8afa1a0, L_000002b1a8afa1a0;
L_000002b1a8af9200 .concat [ 4 4 3 0], LS_000002b1a8af9200_0_0, LS_000002b1a8af9200_0_4, LS_000002b1a8af9200_0_8;
L_000002b1a8af8a80 .part o000002b1a8a52458, 31, 1;
L_000002b1a8afa6a0 .part o000002b1a8a52458, 12, 8;
L_000002b1a8af9020 .part o000002b1a8a52458, 20, 1;
L_000002b1a8af9de0 .part o000002b1a8a52458, 21, 10;
LS_000002b1a8afa880_0_0 .concat [ 1 10 1 8], L_000002b1a8afe250, L_000002b1a8af9de0, L_000002b1a8af9020, L_000002b1a8afa6a0;
LS_000002b1a8afa880_0_4 .concat [ 1 11 0 0], L_000002b1a8af8a80, L_000002b1a8af9200;
L_000002b1a8afa880 .concat [ 20 12 0 0], LS_000002b1a8afa880_0_0, LS_000002b1a8afa880_0_4;
L_000002b1a8af9520 .arith/sum 32, o000002b1a8a52698, L_000002b1a8afa880;
L_000002b1a8af9980 .part o000002b1a8a52698, 2, 5;
L_000002b1a8af9b60 .part o000002b1a8a52698, 7, 25;
L_000002b1a8af8e40 .concat [ 25 7 0 0], L_000002b1a8af9b60, L_000002b1a8afe298;
L_000002b1a8af8ee0 .array/port v000002b1a8a897c0, L_000002b1a8af8f80;
L_000002b1a8af8f80 .concat [ 5 2 0 0], L_000002b1a8af9980, L_000002b1a8afe2e0;
L_000002b1a8afa060 .array/port v000002b1a8a89d60, L_000002b1a8af9480;
L_000002b1a8af9480 .concat [ 5 2 0 0], L_000002b1a8af9980, L_000002b1a8afe328;
L_000002b1a8af95c0 .cmp/eq 32, L_000002b1a8afa060, L_000002b1a8af8e40;
L_000002b1a8af9700 .array/port v000002b1a8a8b340, L_000002b1a8af9660;
L_000002b1a8af9660 .concat [ 5 2 0 0], L_000002b1a8af9980, L_000002b1a8afe370;
L_000002b1a8af97a0 .array/port v000002b1a8a8b020, L_000002b1a8af9840;
L_000002b1a8af9840 .concat [ 5 2 0 0], L_000002b1a8af9980, L_000002b1a8afe3b8;
L_000002b1a8af98e0 .array/port v000002b1a8a894a0, L_000002b1a8af9e80;
L_000002b1a8af9e80 .concat [ 5 2 0 0], L_000002b1a8af9980, L_000002b1a8afe400;
L_000002b1a8afa100 .part o000002b1a8a52698, 2, 8;
L_000002b1a8afbfa0 .array/port v000002b1a8a89b80, L_000002b1a8afbdc0;
L_000002b1a8afbdc0 .concat [ 8 2 0 0], L_000002b1a8afa100, L_000002b1a8afe448;
L_000002b1a8afc7c0 .array/port v000002b1a8a89cc0, L_000002b1a8afc4a0;
L_000002b1a8afc4a0 .concat [ 10 2 0 0], L_000002b1a8944fc0, L_000002b1a8afe490;
L_000002b1a8afcb80 .part L_000002b1a8afc7c0, 1, 1;
L_000002b1a8afb460 .part o000002b1a8a52698, 2, 12;
L_000002b1a8afd620 .part v000002b1a8a8a1c0_0, 0, 10;
L_000002b1a8afc5e0 .concat [ 2 10 0 0], L_000002b1a8afe4d8, L_000002b1a8afd620;
L_000002b1a8afd6c0 .array/port v000002b1a8a8a080, L_000002b1a8afca40;
L_000002b1a8afca40 .concat [ 12 2 0 0], L_000002b1a8945030, L_000002b1a8afe520;
L_000002b1a8afbb40 .part L_000002b1a8afd6c0, 1, 1;
L_000002b1a8afb640 .part o000002b1a8a52698, 2, 12;
L_000002b1a8afc040 .array/port v000002b1a8a89a40, L_000002b1a8afcae0;
L_000002b1a8afcae0 .concat [ 12 2 0 0], L_000002b1a8afb640, L_000002b1a8afe568;
L_000002b1a8afba00 .part L_000002b1a89487c0, 1, 1;
L_000002b1a8afbe60 .functor MUXZ 1, L_000002b1a8afbb40, L_000002b1a8afcb80, L_000002b1a89471e0, C4<>;
L_000002b1a8afc9a0 .concat [ 4 28 0 0], v000002b1a8aa9dd0_0, L_000002b1a8afe5f8;
L_000002b1a8afc180 .cmp/gt 32, L_000002b1a8afc9a0, L_000002b1a8afe640;
L_000002b1a8afcc20 .array/port v000002b1a8aa8250, L_000002b1a8afcea0;
L_000002b1a8afc0e0 .concat [ 4 29 0 0], v000002b1a8aa9dd0_0, L_000002b1a8afe688;
L_000002b1a8afcea0 .arith/sub 33, L_000002b1a8afc0e0, L_000002b1a8afe6d0;
L_000002b1a8afb820 .functor MUXZ 32, o000002b1a8a526c8, L_000002b1a8afcc20, L_000002b1a8afc180, C4<>;
L_000002b1a8afc900 .concat [ 4 28 0 0], v000002b1a8aa9dd0_0, L_000002b1a8afe718;
L_000002b1a8afbf00 .cmp/gt 32, L_000002b1a8afc900, L_000002b1a8afe760;
L_000002b1a8afd760 .part o000002b1a8a52038, 2, 8;
L_000002b1a8afb1e0 .part o000002b1a8a52038, 2, 12;
L_000002b1a8afd800 .part o000002b1a8a52038, 2, 12;
L_000002b1a8afc220 .part o000002b1a8a52038, 2, 5;
L_000002b1a8afb960 .part o000002b1a8a52038, 7, 25;
L_000002b1a8afb8c0 .concat [ 25 7 0 0], L_000002b1a8afb960, L_000002b1a8afe7a8;
L_000002b1a8afcf40 .array/port v000002b1a8a89b80, L_000002b1a8afc2c0;
L_000002b1a8afc2c0 .concat [ 8 2 0 0], L_000002b1a8afd760, L_000002b1a8afe7f0;
L_000002b1a8afd1c0 .part v000002b1a8a8a1c0_0, 0, 9;
L_000002b1a8afb280 .concat [ 1 9 0 0], L_000002b1a8afe838, L_000002b1a8afd1c0;
L_000002b1a8afcfe0 .part L_000002b1a8afb280, 0, 10;
L_000002b1a8afccc0 .concat [ 2 10 0 0], L_000002b1a8afe880, L_000002b1a8afcfe0;
S_000002b1a88c0290 .scope module, "csr_reg" "csr_reg" 3 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /OUTPUT 32 "csr_rdata";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /INPUT 2 "csr_op";
    .port_info 7 /INPUT 1 "exception_valid";
    .port_info 8 /INPUT 32 "exception_pc";
    .port_info 9 /INPUT 32 "exception_cause";
    .port_info 10 /INPUT 32 "exception_val";
    .port_info 11 /INPUT 1 "mret_exec";
    .port_info 12 /INPUT 1 "timer_interrupt";
    .port_info 13 /INPUT 1 "external_interrupt";
    .port_info 14 /INPUT 1 "software_interrupt";
    .port_info 15 /OUTPUT 32 "mtvec_out";
    .port_info 16 /OUTPUT 32 "mepc_out";
    .port_info 17 /OUTPUT 1 "global_ie";
    .port_info 18 /OUTPUT 1 "trap_taken";
P_000002b1a8506a60 .param/l "CSR_MARCHID" 1 3 59, C4<111100010010>;
P_000002b1a8506a98 .param/l "CSR_MCAUSE" 1 3 51, C4<001101000010>;
P_000002b1a8506ad0 .param/l "CSR_MCYCLE" 1 3 54, C4<101100000000>;
P_000002b1a8506b08 .param/l "CSR_MCYCLEH" 1 3 56, C4<101110000000>;
P_000002b1a8506b40 .param/l "CSR_MEDELEG" 1 3 45, C4<001100000010>;
P_000002b1a8506b78 .param/l "CSR_MEPC" 1 3 50, C4<001101000001>;
P_000002b1a8506bb0 .param/l "CSR_MHARTID" 1 3 61, C4<111100010100>;
P_000002b1a8506be8 .param/l "CSR_MIDELEG" 1 3 46, C4<001100000011>;
P_000002b1a8506c20 .param/l "CSR_MIE" 1 3 47, C4<001100000100>;
P_000002b1a8506c58 .param/l "CSR_MIMPID" 1 3 60, C4<111100010011>;
P_000002b1a8506c90 .param/l "CSR_MINSTRET" 1 3 55, C4<101100000010>;
P_000002b1a8506cc8 .param/l "CSR_MINSTRETH" 1 3 57, C4<101110000010>;
P_000002b1a8506d00 .param/l "CSR_MIP" 1 3 53, C4<001101000100>;
P_000002b1a8506d38 .param/l "CSR_MISA" 1 3 44, C4<001100000001>;
P_000002b1a8506d70 .param/l "CSR_MSCRATCH" 1 3 49, C4<001101000000>;
P_000002b1a8506da8 .param/l "CSR_MSTATUS" 1 3 43, C4<001100000000>;
P_000002b1a8506de0 .param/l "CSR_MTVAL" 1 3 52, C4<001101000011>;
P_000002b1a8506e18 .param/l "CSR_MTVEC" 1 3 48, C4<001100000101>;
P_000002b1a8506e50 .param/l "CSR_MVENDORID" 1 3 58, C4<111100010001>;
L_000002b1a8b59be0 .functor AND 1, L_000002b1a8afb500, L_000002b1a8afbbe0, C4<1>, C4<1>;
L_000002b1a8b59f60 .functor AND 1, L_000002b1a8afb320, L_000002b1a8afd260, C4<1>, C4<1>;
L_000002b1a8b59a20 .functor OR 1, L_000002b1a8b59be0, L_000002b1a8b59f60, C4<0>, C4<0>;
L_000002b1a8b59a90 .functor AND 1, L_000002b1a8afb3c0, L_000002b1a8afc540, C4<1>, C4<1>;
L_000002b1a8b59940 .functor OR 1, L_000002b1a8b59a20, L_000002b1a8b59a90, C4<0>, C4<0>;
L_000002b1a8b598d0 .functor AND 1, L_000002b1a8afc400, L_000002b1a8b59940, C4<1>, C4<1>;
o000002b1a8a532f8 .functor BUFZ 1, C4<z>; HiZ drive
L_000002b1a8b59c50 .functor OR 1, o000002b1a8a532f8, L_000002b1a8b598d0, C4<0>, C4<0>;
L_000002b1a8b59e80 .functor BUFZ 1, L_000002b1a8afc400, C4<0>, C4<0>, C4<0>;
L_000002b1a8b599b0 .functor BUFZ 32, v000002b1a8aaad70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b1a8b59cc0 .functor BUFZ 32, v000002b1a8aa9790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002b1a8a531d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002b1a8b59d30 .functor OR 32, v000002b1a8aa93d0_0, o000002b1a8a531d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b1a8b59da0 .functor NOT 32, o000002b1a8a531d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b1a8b59b70 .functor AND 32, v000002b1a8aa93d0_0, L_000002b1a8b59da0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002b1a8aa87f0_0 .net *"_ivl_19", 0 0, L_000002b1a8b59be0;  1 drivers
v000002b1a8aa9970_0 .net *"_ivl_21", 0 0, L_000002b1a8b59f60;  1 drivers
v000002b1a8aa81b0_0 .net *"_ivl_23", 0 0, L_000002b1a8b59a20;  1 drivers
v000002b1a8aa8930_0 .net *"_ivl_25", 0 0, L_000002b1a8b59a90;  1 drivers
v000002b1a8aa9f10_0 .net *"_ivl_27", 0 0, L_000002b1a8b59940;  1 drivers
L_000002b1a8afe8c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8aa90b0_0 .net/2u *"_ivl_38", 1 0, L_000002b1a8afe8c8;  1 drivers
v000002b1a8aa8ed0_0 .net *"_ivl_40", 0 0, L_000002b1a8afb0a0;  1 drivers
L_000002b1a8afe910 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002b1a8aa8390_0 .net/2u *"_ivl_42", 1 0, L_000002b1a8afe910;  1 drivers
v000002b1a8aa8a70_0 .net *"_ivl_44", 0 0, L_000002b1a8afb5a0;  1 drivers
v000002b1a8aa84d0_0 .net *"_ivl_46", 31 0, L_000002b1a8b59d30;  1 drivers
L_000002b1a8afe958 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002b1a8aa8f70_0 .net/2u *"_ivl_48", 1 0, L_000002b1a8afe958;  1 drivers
v000002b1a8aa95b0_0 .net *"_ivl_50", 0 0, L_000002b1a8afb6e0;  1 drivers
v000002b1a8aa8b10_0 .net *"_ivl_52", 31 0, L_000002b1a8b59da0;  1 drivers
v000002b1a8aaa230_0 .net *"_ivl_54", 31 0, L_000002b1a8b59b70;  1 drivers
v000002b1a8aa9830_0 .net *"_ivl_56", 31 0, L_000002b1a8afd300;  1 drivers
v000002b1a8aa9510_0 .net *"_ivl_58", 31 0, L_000002b1a8afd3a0;  1 drivers
o000002b1a8a53118 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aa8110_0 .net "clk", 0 0, o000002b1a8a53118;  0 drivers
o000002b1a8a53148 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000002b1a8aa9c90_0 .net "csr_addr", 11 0, o000002b1a8a53148;  0 drivers
o000002b1a8a53178 .functor BUFZ 2, C4<zz>; HiZ drive
v000002b1a8aaa370_0 .net "csr_op", 1 0, o000002b1a8a53178;  0 drivers
v000002b1a8aa93d0_0 .var "csr_rdata", 31 0;
v000002b1a8aa8570_0 .net "csr_wdata", 31 0, o000002b1a8a531d8;  0 drivers
o000002b1a8a53208 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aaa050_0 .net "csr_we", 0 0, o000002b1a8a53208;  0 drivers
v000002b1a8aa9650_0 .net "csr_write_data", 31 0, L_000002b1a8afd080;  1 drivers
o000002b1a8a53268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8aa9d30_0 .net "exception_cause", 31 0, o000002b1a8a53268;  0 drivers
o000002b1a8a53298 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8aa8d90_0 .net "exception_pc", 31 0, o000002b1a8a53298;  0 drivers
o000002b1a8a532c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8aa9150_0 .net "exception_val", 31 0, o000002b1a8a532c8;  0 drivers
v000002b1a8aa91f0_0 .net "exception_valid", 0 0, o000002b1a8a532f8;  0 drivers
o000002b1a8a53328 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aa9290_0 .net "external_interrupt", 0 0, o000002b1a8a53328;  0 drivers
v000002b1a8aa8610_0 .net "global_ie", 0 0, L_000002b1a8b59e80;  1 drivers
v000002b1a8aaa410_0 .net "interrupt_taken", 0 0, L_000002b1a8b598d0;  1 drivers
v000002b1a8aa9330_0 .var "mcause", 31 0;
v000002b1a8aa96f0_0 .var "mcycle", 63 0;
v000002b1a8aa86b0_0 .var "medeleg", 31 0;
v000002b1a8aa9790_0 .var "mepc", 31 0;
v000002b1a8aa98d0_0 .net "mepc_out", 31 0, L_000002b1a8b59cc0;  1 drivers
v000002b1a8aa9a10_0 .var "mideleg", 31 0;
v000002b1a8aa9ab0_0 .var "mie", 31 0;
v000002b1a8aa8750_0 .net "mie_meie", 0 0, L_000002b1a8afb500;  1 drivers
v000002b1a8aa9b50_0 .net "mie_msie", 0 0, L_000002b1a8afb3c0;  1 drivers
v000002b1a8aa9e70_0 .net "mie_mtie", 0 0, L_000002b1a8afb320;  1 drivers
v000002b1a8aaa550_0 .var "minstret", 63 0;
v000002b1a8aaa5f0_0 .var "mip", 31 0;
v000002b1a8aaa690_0 .net "mip_meip", 0 0, L_000002b1a8afbbe0;  1 drivers
v000002b1a8aaa730_0 .net "mip_msip", 0 0, L_000002b1a8afc540;  1 drivers
v000002b1a8aaa7d0_0 .net "mip_mtip", 0 0, L_000002b1a8afd260;  1 drivers
v000002b1a8aaa870_0 .var "misa", 31 0;
o000002b1a8a536b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aab770_0 .net "mret_exec", 0 0, o000002b1a8a536b8;  0 drivers
v000002b1a8aab810_0 .var "mscratch", 31 0;
v000002b1a8aab1d0_0 .var "mstatus", 31 0;
v000002b1a8aaacd0_0 .net "mstatus_mie", 0 0, L_000002b1a8afc400;  1 drivers
v000002b1a8aab4f0_0 .net "mstatus_mpie", 0 0, L_000002b1a8afbaa0;  1 drivers
v000002b1a8aab090_0 .net "mstatus_mpp", 1 0, L_000002b1a8afc360;  1 drivers
v000002b1a8aab8b0_0 .var "mtval", 31 0;
v000002b1a8aaad70_0 .var "mtvec", 31 0;
v000002b1a8aabc70_0 .net "mtvec_out", 31 0, L_000002b1a8b599b0;  1 drivers
o000002b1a8a53868 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aab6d0_0 .net "rst_n", 0 0, o000002b1a8a53868;  0 drivers
o000002b1a8a53898 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aab950_0 .net "software_interrupt", 0 0, o000002b1a8a53898;  0 drivers
o000002b1a8a538c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aaab90_0 .net "timer_interrupt", 0 0, o000002b1a8a538c8;  0 drivers
v000002b1a8aab130_0 .net "trap_taken", 0 0, L_000002b1a8b59c50;  1 drivers
E_000002b1a8a428a0/0 .event negedge, v000002b1a8aab6d0_0;
E_000002b1a8a428a0/1 .event posedge, v000002b1a8aa8110_0;
E_000002b1a8a428a0 .event/or E_000002b1a8a428a0/0, E_000002b1a8a428a0/1;
E_000002b1a8a43220/0 .event anyedge, v000002b1a8aa9c90_0, v000002b1a8aab1d0_0, v000002b1a8aaa870_0, v000002b1a8aa86b0_0;
E_000002b1a8a43220/1 .event anyedge, v000002b1a8aa9a10_0, v000002b1a8aa9ab0_0, v000002b1a8aaad70_0, v000002b1a8aab810_0;
E_000002b1a8a43220/2 .event anyedge, v000002b1a8aa9790_0, v000002b1a8aa9330_0, v000002b1a8aab8b0_0, v000002b1a8aaa5f0_0;
E_000002b1a8a43220/3 .event anyedge, v000002b1a8aa96f0_0, v000002b1a8aaa550_0;
E_000002b1a8a43220 .event/or E_000002b1a8a43220/0, E_000002b1a8a43220/1, E_000002b1a8a43220/2, E_000002b1a8a43220/3;
L_000002b1a8afc400 .part v000002b1a8aab1d0_0, 3, 1;
L_000002b1a8afbaa0 .part v000002b1a8aab1d0_0, 7, 1;
L_000002b1a8afc360 .part v000002b1a8aab1d0_0, 11, 2;
L_000002b1a8afb3c0 .part v000002b1a8aa9ab0_0, 3, 1;
L_000002b1a8afb320 .part v000002b1a8aa9ab0_0, 7, 1;
L_000002b1a8afb500 .part v000002b1a8aa9ab0_0, 11, 1;
L_000002b1a8afc540 .part v000002b1a8aaa5f0_0, 3, 1;
L_000002b1a8afd260 .part v000002b1a8aaa5f0_0, 7, 1;
L_000002b1a8afbbe0 .part v000002b1a8aaa5f0_0, 11, 1;
L_000002b1a8afb0a0 .cmp/eq 2, o000002b1a8a53178, L_000002b1a8afe8c8;
L_000002b1a8afb5a0 .cmp/eq 2, o000002b1a8a53178, L_000002b1a8afe910;
L_000002b1a8afb6e0 .cmp/eq 2, o000002b1a8a53178, L_000002b1a8afe958;
L_000002b1a8afd300 .functor MUXZ 32, o000002b1a8a531d8, L_000002b1a8b59b70, L_000002b1a8afb6e0, C4<>;
L_000002b1a8afd3a0 .functor MUXZ 32, L_000002b1a8afd300, L_000002b1a8b59d30, L_000002b1a8afb5a0, C4<>;
L_000002b1a8afd080 .functor MUXZ 32, L_000002b1a8afd3a0, o000002b1a8a531d8, L_000002b1a8afb0a0, C4<>;
S_000002b1a850ce00 .scope module, "data_bram" "data_bram" 4 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_000002b1a8a1aa60 .param/l "ADDR_WIDTH" 0 4 16, +C4<00000000000000000000000000001110>;
P_000002b1a8a1aa98 .param/l "AW" 1 4 37, +C4<000000000000000000000000000001100>;
P_000002b1a8a1aad0 .param/l "DATA_WIDTH" 0 4 17, +C4<00000000000000000000000000100000>;
P_000002b1a8a1ab08 .param/str "INIT_FILE" 0 4 18, "\000";
P_000002b1a8a1ab40 .param/l "MEM_DEPTH" 1 4 36, +C4<00000000000000000000000000000001000000000000>;
o000002b1a8a53cb8 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v000002b1a8aab310_0 .net "addr", 13 0, o000002b1a8a53cb8;  0 drivers
v000002b1a8aab630_0 .var "byte0", 7 0;
v000002b1a8aabdb0_0 .var "byte1", 7 0;
v000002b1a8aab9f0_0 .var "byte2", 7 0;
v000002b1a8aab450_0 .var "byte3", 7 0;
v000002b1a8aaa910_0 .net "byte_addr", 1 0, L_000002b1a8afbc80;  1 drivers
v000002b1a8aaba90_0 .var "byte_en", 3 0;
o000002b1a8a53e08 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aaaa50_0 .net "clk", 0 0, o000002b1a8a53e08;  0 drivers
o000002b1a8a53e38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8aabe50_0 .net "din", 31 0, o000002b1a8a53e38;  0 drivers
v000002b1a8aabb30_0 .var "dout", 31 0;
v000002b1a8aab270_0 .var/i "i", 31 0;
v000002b1a8aabbd0 .array "mem", 4095 0, 31 0;
v000002b1a8aaae10_0 .var "raw_data", 31 0;
o000002b1a8a53ef8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aab590_0 .net "re", 0 0, o000002b1a8a53ef8;  0 drivers
o000002b1a8a53f28 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aabd10_0 .net "rst_n", 0 0, o000002b1a8a53f28;  0 drivers
o000002b1a8a53f58 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002b1a8aaac30_0 .net "size", 2 0, o000002b1a8a53f58;  0 drivers
o000002b1a8a53f88 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aab3b0_0 .net "unsigned_flag", 0 0, o000002b1a8a53f88;  0 drivers
o000002b1a8a53fb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8aabef0_0 .net "we", 0 0, o000002b1a8a53fb8;  0 drivers
v000002b1a8aaaff0_0 .net "word_addr", 11 0, L_000002b1a8afb140;  1 drivers
v000002b1a8aaaeb0_0 .var "write_data", 31 0;
E_000002b1a8a42d20/0 .event anyedge, v000002b1a8aaae10_0, v000002b1a8aaac30_0, v000002b1a8aaa910_0, v000002b1a8aab3b0_0;
E_000002b1a8a42d20/1 .event anyedge, v000002b1a8aab630_0, v000002b1a8aabdb0_0, v000002b1a8aab9f0_0, v000002b1a8aab450_0;
E_000002b1a8a42d20 .event/or E_000002b1a8a42d20/0, E_000002b1a8a42d20/1;
E_000002b1a8a42ce0/0 .event negedge, v000002b1a8aabd10_0;
E_000002b1a8a42ce0/1 .event posedge, v000002b1a8aaaa50_0;
E_000002b1a8a42ce0 .event/or E_000002b1a8a42ce0/0, E_000002b1a8a42ce0/1;
E_000002b1a8a42e20 .event anyedge, v000002b1a8aaac30_0, v000002b1a8aaa910_0, v000002b1a8aabe50_0;
E_000002b1a8a43a20 .event anyedge, v000002b1a8aaac30_0, v000002b1a8aaa910_0;
L_000002b1a8afb140 .part o000002b1a8a53cb8, 2, 12;
L_000002b1a8afbc80 .part o000002b1a8a53cb8, 0, 2;
S_000002b1a850cf90 .scope module, "data_bram_sync_read" "data_bram_sync_read" 4 187;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_000002b1a8a1aca0 .param/l "ADDR_WIDTH" 0 4 188, +C4<00000000000000000000000000001110>;
P_000002b1a8a1acd8 .param/l "AW" 1 4 205, +C4<000000000000000000000000000001100>;
P_000002b1a8a1ad10 .param/l "DATA_WIDTH" 0 4 189, +C4<00000000000000000000000000100000>;
P_000002b1a8a1ad48 .param/str "INIT_FILE" 0 4 190, "\000";
P_000002b1a8a1ad80 .param/l "MEM_DEPTH" 1 4 204, +C4<00000000000000000000000000000001000000000000>;
o000002b1a8a541f8 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v000002b1a8aaaf50_0 .net "addr", 13 0, o000002b1a8a541f8;  0 drivers
v000002b1a8aabf90_0 .net "byte_addr", 1 0, L_000002b1a8afc680;  1 drivers
v000002b1a8aaa9b0_0 .var "byte_addr_reg", 1 0;
v000002b1a8a37ba0_0 .var "byte_en", 3 0;
o000002b1a8a542b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abeb10_0 .net "clk", 0 0, o000002b1a8a542b8;  0 drivers
o000002b1a8a542e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8abf510_0 .net "din", 31 0, o000002b1a8a542e8;  0 drivers
v000002b1a8abf970_0 .var "dout", 31 0;
v000002b1a8abfab0_0 .var/i "i", 31 0;
v000002b1a8abf8d0 .array "mem", 4095 0, 31 0;
o000002b1a8a54378 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abed90_0 .net "re", 0 0, o000002b1a8a54378;  0 drivers
v000002b1a8abef70_0 .var "read_data_reg", 31 0;
v000002b1a8abfb50_0 .var "read_valid", 0 0;
o000002b1a8a54408 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abfa10_0 .net "rst_n", 0 0, o000002b1a8a54408;  0 drivers
o000002b1a8a54438 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002b1a8abee30_0 .net "size", 2 0, o000002b1a8a54438;  0 drivers
v000002b1a8abfbf0_0 .var "size_reg", 2 0;
o000002b1a8a54498 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abf1f0_0 .net "unsigned_flag", 0 0, o000002b1a8a54498;  0 drivers
v000002b1a8abf3d0_0 .var "unsigned_reg", 0 0;
o000002b1a8a544f8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abea70_0 .net "we", 0 0, o000002b1a8a544f8;  0 drivers
v000002b1a8abff10_0 .net "word_addr", 11 0, L_000002b1a8afd4e0;  1 drivers
v000002b1a8abfc90_0 .var "write_data", 31 0;
E_000002b1a8a436e0/0 .event anyedge, v000002b1a8abfb50_0, v000002b1a8abfbf0_0, v000002b1a8aaa9b0_0, v000002b1a8abf3d0_0;
E_000002b1a8a436e0/1 .event anyedge, v000002b1a8abef70_0;
E_000002b1a8a436e0 .event/or E_000002b1a8a436e0/0, E_000002b1a8a436e0/1;
E_000002b1a8a43260/0 .event negedge, v000002b1a8abfa10_0;
E_000002b1a8a43260/1 .event posedge, v000002b1a8abeb10_0;
E_000002b1a8a43260 .event/or E_000002b1a8a43260/0, E_000002b1a8a43260/1;
E_000002b1a8a43920 .event posedge, v000002b1a8abeb10_0;
E_000002b1a8a43960 .event anyedge, v000002b1a8abee30_0, v000002b1a8aabf90_0, v000002b1a8abf510_0;
E_000002b1a8a432a0 .event anyedge, v000002b1a8abee30_0, v000002b1a8aabf90_0;
L_000002b1a8afd4e0 .part o000002b1a8a541f8, 2, 12;
L_000002b1a8afc680 .part o000002b1a8a541f8, 0, 2;
S_000002b1a850d120 .scope module, "if_stage" "if_stage" 5 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /INPUT 32 "imem_data";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "pc_plus4_out";
    .port_info 9 /OUTPUT 32 "instr_out";
L_000002b1a8b59e10 .functor BUFZ 32, v000002b1a8abe930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b1a8afe9a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002b1a8abf010_0 .net/2u *"_ivl_0", 31 0, L_000002b1a8afe9a0;  1 drivers
o000002b1a8a54768 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abf790_0 .net "clk", 0 0, o000002b1a8a54768;  0 drivers
v000002b1a8abfd30_0 .net "imem_addr", 31 0, L_000002b1a8b59e10;  1 drivers
o000002b1a8a547c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8abffb0_0 .net "imem_data", 31 0, o000002b1a8a547c8;  0 drivers
v000002b1a8abfdd0_0 .var "instr_out", 31 0;
v000002b1a8abe930_0 .var "pc", 31 0;
v000002b1a8abf650_0 .net "pc_next", 31 0, L_000002b1a8afc720;  1 drivers
v000002b1a8abfe70_0 .var "pc_out", 31 0;
v000002b1a8abf150_0 .net "pc_plus4", 31 0, L_000002b1a8afcd60;  1 drivers
v000002b1a8abf290_0 .var "pc_plus4_out", 31 0;
o000002b1a8a54918 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abf0b0_0 .net "pc_src", 0 0, o000002b1a8a54918;  0 drivers
o000002b1a8a54948 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abe9d0_0 .net "pc_stall", 0 0, o000002b1a8a54948;  0 drivers
o000002b1a8a54978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8abebb0_0 .net "pc_target", 31 0, o000002b1a8a54978;  0 drivers
o000002b1a8a549a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abec50_0 .net "rst_n", 0 0, o000002b1a8a549a8;  0 drivers
E_000002b1a8a432e0/0 .event negedge, v000002b1a8abec50_0;
E_000002b1a8a432e0/1 .event posedge, v000002b1a8abf790_0;
E_000002b1a8a432e0 .event/or E_000002b1a8a432e0/0, E_000002b1a8a432e0/1;
L_000002b1a8afcd60 .arith/sum 32, v000002b1a8abe930_0, L_000002b1a8afe9a0;
L_000002b1a8afc720 .functor MUXZ 32, L_000002b1a8afcd60, o000002b1a8a54978, o000002b1a8a54918, C4<>;
S_000002b1a84d2fe0 .scope module, "inst_bram" "inst_bram" 6 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "addr_a";
    .port_info 3 /OUTPUT 32 "dout_a";
    .port_info 4 /INPUT 1 "we_b";
    .port_info 5 /INPUT 12 "addr_b";
    .port_info 6 /INPUT 32 "din_b";
    .port_info 7 /INPUT 4 "be_b";
P_000002b1a8a1bea0 .param/l "ADDR_WIDTH" 0 6 15, +C4<00000000000000000000000000001100>;
P_000002b1a8a1bed8 .param/l "AW" 1 6 37, +C4<000000000000000000000000000001010>;
P_000002b1a8a1bf10 .param/l "DATA_WIDTH" 0 6 16, +C4<00000000000000000000000000100000>;
P_000002b1a8a1bf48 .param/str "INIT_FILE" 0 6 17, "\000";
P_000002b1a8a1bf80 .param/l "MEM_DEPTH" 1 6 36, +C4<000000000000000000000000000000010000000000>;
L_000002b1a8b59b00 .functor BUFZ 32, L_000002b1a8afce00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b1a8abf6f0_0 .net *"_ivl_4", 31 0, L_000002b1a8afce00;  1 drivers
v000002b1a8abf830_0 .net *"_ivl_6", 11 0, L_000002b1a8afc860;  1 drivers
L_000002b1a8afe9e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8abf470_0 .net *"_ivl_9", 1 0, L_000002b1a8afe9e8;  1 drivers
o000002b1a8a54c48 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000002b1a8abecf0_0 .net "addr_a", 11 0, o000002b1a8a54c48;  0 drivers
o000002b1a8a54c78 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000002b1a8abf330_0 .net "addr_b", 11 0, o000002b1a8a54c78;  0 drivers
o000002b1a8a54ca8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002b1a8abeed0_0 .net "be_b", 3 0, o000002b1a8a54ca8;  0 drivers
o000002b1a8a54cd8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abf5b0_0 .net "clk", 0 0, o000002b1a8a54cd8;  0 drivers
o000002b1a8a54d08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8abd350_0 .net "din_b", 31 0, o000002b1a8a54d08;  0 drivers
v000002b1a8abdcb0_0 .net "dout_a", 31 0, L_000002b1a8b59b00;  1 drivers
v000002b1a8abe750_0 .var/i "i", 31 0;
v000002b1a8abdd50 .array "mem", 1023 0, 31 0;
o000002b1a8a54d98 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abdb70_0 .net "rst_n", 0 0, o000002b1a8a54d98;  0 drivers
o000002b1a8a54dc8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abddf0_0 .net "we_b", 0 0, o000002b1a8a54dc8;  0 drivers
v000002b1a8abe7f0_0 .net "word_addr_a", 9 0, L_000002b1a8afbd20;  1 drivers
v000002b1a8abd710_0 .net "word_addr_b", 9 0, L_000002b1a8afb780;  1 drivers
E_000002b1a8a42ea0/0 .event negedge, v000002b1a8abdb70_0;
E_000002b1a8a42ea0/1 .event posedge, v000002b1a8abf5b0_0;
E_000002b1a8a42ea0 .event/or E_000002b1a8a42ea0/0, E_000002b1a8a42ea0/1;
L_000002b1a8afbd20 .part o000002b1a8a54c48, 2, 10;
L_000002b1a8afb780 .part o000002b1a8a54c78, 2, 10;
L_000002b1a8afce00 .array/port v000002b1a8abdd50, L_000002b1a8afc860;
L_000002b1a8afc860 .concat [ 10 2 0 0], L_000002b1a8afbd20, L_000002b1a8afe9e8;
S_000002b1a84d3170 .scope module, "mmu" "mmu" 7 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "va";
    .port_info 3 /OUTPUT 32 "pa";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "re";
    .port_info 6 /OUTPUT 1 "page_fault";
    .port_info 7 /OUTPUT 1 "access_fault";
    .port_info 8 /INPUT 32 "satp";
    .port_info 9 /INPUT 1 "mprv";
    .port_info 10 /INPUT 2 "priv_mode";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /INPUT 32 "mem_rdata";
    .port_info 13 /OUTPUT 1 "mem_re";
    .port_info 14 /OUTPUT 1 "mem_we";
    .port_info 15 /OUTPUT 1 "mem_busy";
    .port_info 16 /OUTPUT 32 "pt_addr";
    .port_info 17 /INPUT 32 "pt_data";
    .port_info 18 /OUTPUT 1 "pt_re";
P_000002b1a84d3300 .param/l "CHECK" 1 7 81, C4<001>;
P_000002b1a84d3338 .param/l "DONE" 1 7 84, C4<100>;
P_000002b1a84d3370 .param/l "FAULT" 1 7 85, C4<101>;
P_000002b1a84d33a8 .param/l "IDLE" 1 7 80, C4<000>;
P_000002b1a84d33e0 .param/l "WALK_L0" 1 7 83, C4<011>;
P_000002b1a84d3418 .param/l "WALK_L1" 1 7 82, C4<010>;
L_000002b1a8b57a30 .functor AND 1, L_000002b1a8b5dce0, L_000002b1a8b5e8c0, C4<1>, C4<1>;
L_000002b1a8afea30 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002b1a8abc3b0_0 .net/2u *"_ivl_28", 1 0, L_000002b1a8afea30;  1 drivers
v000002b1a8abe430_0 .net *"_ivl_30", 0 0, L_000002b1a8b5e8c0;  1 drivers
v000002b1a8abd2b0_0 .var "access_fault", 0 0;
o000002b1a8a55068 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abc450_0 .net "clk", 0 0, o000002b1a8a55068;  0 drivers
v000002b1a8abd7b0_0 .var "mem_addr", 31 0;
v000002b1a8abe4d0_0 .var "mem_busy", 0 0;
o000002b1a8a550f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8abc4f0_0 .net "mem_rdata", 31 0, o000002b1a8a550f8;  0 drivers
v000002b1a8abd3f0_0 .var "mem_re", 0 0;
v000002b1a8abdc10_0 .var "mem_we", 0 0;
v000002b1a8abc590_0 .net "mmu_enabled", 0 0, L_000002b1a8b57a30;  1 drivers
o000002b1a8a551b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abca90_0 .net "mprv", 0 0, o000002b1a8a551b8;  0 drivers
v000002b1a8abe6b0_0 .var "next_state", 2 0;
v000002b1a8abc630_0 .var "pa", 31 0;
v000002b1a8abd170_0 .var "page_fault", 0 0;
v000002b1a8abde90_0 .net "page_offset", 11 0, L_000002b1a8b5e820;  1 drivers
v000002b1a8abce50_0 .var "perm_ok", 0 0;
o000002b1a8a552d8 .functor BUFZ 2, C4<zz>; HiZ drive
v000002b1a8abc8b0_0 .net "priv_mode", 1 0, o000002b1a8a552d8;  0 drivers
v000002b1a8abdad0_0 .var "pt_addr", 31 0;
o000002b1a8a55338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8abdf30_0 .net "pt_data", 31 0, o000002b1a8a55338;  0 drivers
v000002b1a8abc270_0 .var "pt_re", 0 0;
v000002b1a8abe1b0_0 .net "pte_a", 0 0, L_000002b1a8afd580;  1 drivers
v000002b1a8abcf90_0 .net "pte_d", 0 0, L_000002b1a8afd440;  1 drivers
v000002b1a8abe890_0 .net "pte_g", 0 0, L_000002b1a8b5d880;  1 drivers
v000002b1a8abdfd0_0 .var "pte_l1", 31 0;
v000002b1a8abd8f0_0 .net "pte_ppn", 21 0, L_000002b1a8afd120;  1 drivers
v000002b1a8abd990_0 .net "pte_r", 0 0, L_000002b1a8b5e0a0;  1 drivers
v000002b1a8abcbd0_0 .net "pte_u", 0 0, L_000002b1a8b5d2e0;  1 drivers
v000002b1a8abd530_0 .net "pte_v", 0 0, L_000002b1a8b5e780;  1 drivers
v000002b1a8abcc70_0 .net "pte_w", 0 0, L_000002b1a8b5e280;  1 drivers
v000002b1a8abc9f0_0 .net "pte_x", 0 0, L_000002b1a8b5d7e0;  1 drivers
o000002b1a8a55578 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abd490_0 .net "re", 0 0, o000002b1a8a55578;  0 drivers
o000002b1a8a555a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abd850_0 .net "rst_n", 0 0, o000002b1a8a555a8;  0 drivers
o000002b1a8a555d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8abd5d0_0 .net "satp", 31 0, o000002b1a8a555d8;  0 drivers
v000002b1a8abcdb0_0 .net "satp_mode", 0 0, L_000002b1a8b5dce0;  1 drivers
v000002b1a8abe390_0 .net "satp_ppn", 21 0, L_000002b1a8b5d1a0;  1 drivers
v000002b1a8abe070_0 .var "state", 2 0;
o000002b1a8a55698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8abe250_0 .net "va", 31 0, o000002b1a8a55698;  0 drivers
v000002b1a8abc130_0 .net "vpn0", 9 0, L_000002b1a8b5d920;  1 drivers
v000002b1a8abe110_0 .net "vpn1", 9 0, L_000002b1a8b5e000;  1 drivers
o000002b1a8a55728 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8abda30_0 .net "we", 0 0, o000002b1a8a55728;  0 drivers
E_000002b1a8a43060/0 .event anyedge, v000002b1a8abe250_0, v000002b1a8abd490_0, v000002b1a8abc590_0, v000002b1a8abda30_0;
E_000002b1a8a43060/1 .event anyedge, v000002b1a8abe070_0, v000002b1a8abe390_0, v000002b1a8abe110_0, v000002b1a8abd990_0;
E_000002b1a8a43060/2 .event anyedge, v000002b1a8abc9f0_0, v000002b1a8abd8f0_0, v000002b1a8abc130_0, v000002b1a8abde90_0;
E_000002b1a8a43060/3 .event anyedge, v000002b1a8abc630_0;
E_000002b1a8a43060 .event/or E_000002b1a8a43060/0, E_000002b1a8a43060/1, E_000002b1a8a43060/2, E_000002b1a8a43060/3;
E_000002b1a8a42c60/0 .event negedge, v000002b1a8abd850_0;
E_000002b1a8a42c60/1 .event posedge, v000002b1a8abc450_0;
E_000002b1a8a42c60 .event/or E_000002b1a8a42c60/0, E_000002b1a8a42c60/1;
E_000002b1a8a42c20/0 .event anyedge, v000002b1a8abe070_0, v000002b1a8abda30_0, v000002b1a8abd490_0, v000002b1a8abc590_0;
E_000002b1a8a42c20/1 .event anyedge, v000002b1a8abd530_0, v000002b1a8abd990_0, v000002b1a8abc9f0_0, v000002b1a8abce50_0;
E_000002b1a8a42c20 .event/or E_000002b1a8a42c20/0, E_000002b1a8a42c20/1;
E_000002b1a8a42ee0/0 .event anyedge, v000002b1a8abd530_0, v000002b1a8abda30_0, v000002b1a8abcc70_0, v000002b1a8abd490_0;
E_000002b1a8a42ee0/1 .event anyedge, v000002b1a8abd990_0;
E_000002b1a8a42ee0 .event/or E_000002b1a8a42ee0/0, E_000002b1a8a42ee0/1;
L_000002b1a8afd120 .part o000002b1a8a55338, 10, 22;
L_000002b1a8afd440 .part o000002b1a8a55338, 7, 1;
L_000002b1a8afd580 .part o000002b1a8a55338, 6, 1;
L_000002b1a8b5d880 .part o000002b1a8a55338, 5, 1;
L_000002b1a8b5d2e0 .part o000002b1a8a55338, 4, 1;
L_000002b1a8b5d7e0 .part o000002b1a8a55338, 3, 1;
L_000002b1a8b5e280 .part o000002b1a8a55338, 2, 1;
L_000002b1a8b5e0a0 .part o000002b1a8a55338, 1, 1;
L_000002b1a8b5e780 .part o000002b1a8a55338, 0, 1;
L_000002b1a8b5dce0 .part o000002b1a8a555d8, 31, 1;
L_000002b1a8b5d1a0 .part o000002b1a8a555d8, 0, 22;
L_000002b1a8b5e000 .part o000002b1a8a55698, 22, 10;
L_000002b1a8b5d920 .part o000002b1a8a55698, 12, 10;
L_000002b1a8b5e820 .part o000002b1a8a55698, 0, 12;
L_000002b1a8b5e8c0 .cmp/ne 2, o000002b1a8a552d8, L_000002b1a8afea30;
S_000002b1a84c8520 .scope module, "pmp" "pmp" 8 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 1 "xe";
    .port_info 6 /INPUT 2 "priv_mode";
    .port_info 7 /INPUT 32 "pmpcfg0";
    .port_info 8 /INPUT 32 "pmpcfg1";
    .port_info 9 /INPUT 32 "pmpaddr0";
    .port_info 10 /INPUT 32 "pmpaddr1";
    .port_info 11 /INPUT 32 "pmpaddr2";
    .port_info 12 /INPUT 32 "pmpaddr3";
    .port_info 13 /OUTPUT 1 "access_ok";
    .port_info 14 /OUTPUT 1 "access_fault";
P_000002b1a8a1b5a0 .param/l "PMP_ENTRIES" 0 8 9, +C4<00000000000000000000000000000100>;
P_000002b1a8a1b5d8 .param/l "PMP_NA4" 1 8 48, C4<10>;
P_000002b1a8a1b610 .param/l "PMP_NAPOT" 1 8 49, C4<11>;
P_000002b1a8a1b648 .param/l "PMP_OFF" 1 8 46, C4<00>;
P_000002b1a8a1b680 .param/l "PMP_TOR" 1 8 47, C4<01>;
o000002b1a8a56538 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002b1a8b57640 .functor BUFZ 32, o000002b1a8a56538, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002b1a8a56568 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002b1a8b57aa0 .functor BUFZ 32, o000002b1a8a56568, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002b1a8a56598 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002b1a8b57250 .functor BUFZ 32, o000002b1a8a56598, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002b1a8a565c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002b1a8b57b10 .functor BUFZ 32, o000002b1a8a565c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b1a8abcd10_0 .var "access_allowed", 0 0;
v000002b1a8abcef0_0 .var "access_fault", 0 0;
v000002b1a8abd030_0 .var "access_ok", 0 0;
o000002b1a8a55d88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8abd0d0_0 .net "addr", 31 0, o000002b1a8a55d88;  0 drivers
v000002b1a8a37880 .array "addr_match", 3 0, 0 0;
v000002b1a8ac0640_0 .var "any_match", 0 0;
v000002b1a8ac1220 .array "cfg", 3 0;
v000002b1a8ac1220_0 .net v000002b1a8ac1220 0, 7 0, L_000002b1a8b5d6a0; 1 drivers
v000002b1a8ac1220_1 .net v000002b1a8ac1220 1, 7 0, L_000002b1a8b5d9c0; 1 drivers
v000002b1a8ac1220_2 .net v000002b1a8ac1220 2, 7 0, L_000002b1a8b5ebe0; 1 drivers
v000002b1a8ac1220_3 .net v000002b1a8ac1220 3, 7 0, L_000002b1a8b5e1e0; 1 drivers
o000002b1a8a55f68 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac01e0_0 .net "clk", 0 0, o000002b1a8a55f68;  0 drivers
v000002b1a8ac1a40_0 .var/i "j", 31 0;
v000002b1a8ac1720_0 .var/i "m", 31 0;
v000002b1a8ac14a0 .array "perm_ok", 3 0, 0 0;
v000002b1a8ac21c0 .array "pmp_a", 3 0;
v000002b1a8ac21c0_0 .net v000002b1a8ac21c0 0, 1 0, L_000002b1a8b5ed20; 1 drivers
v000002b1a8ac21c0_1 .net v000002b1a8ac21c0 1, 1 0, L_000002b1a8b5dba0; 1 drivers
v000002b1a8ac21c0_2 .net v000002b1a8ac21c0 2, 1 0, L_000002b1a8b5e960; 1 drivers
v000002b1a8ac21c0_3 .net v000002b1a8ac21c0 3, 1 0, L_000002b1a8b5d4c0; 1 drivers
v000002b1a8ac12c0 .array "pmp_addr", 3 0;
v000002b1a8ac12c0_0 .net v000002b1a8ac12c0 0, 31 0, L_000002b1a8b57640; 1 drivers
v000002b1a8ac12c0_1 .net v000002b1a8ac12c0 1, 31 0, L_000002b1a8b57aa0; 1 drivers
v000002b1a8ac12c0_2 .net v000002b1a8ac12c0 2, 31 0, L_000002b1a8b57250; 1 drivers
v000002b1a8ac12c0_3 .net v000002b1a8ac12c0 3, 31 0, L_000002b1a8b57b10; 1 drivers
v000002b1a8ac0be0 .array "pmp_l", 3 0;
v000002b1a8ac0be0_0 .net v000002b1a8ac0be0 0, 0 0, L_000002b1a8b5efa0; 1 drivers
v000002b1a8ac0be0_1 .net v000002b1a8ac0be0 1, 0 0, L_000002b1a8b5eaa0; 1 drivers
v000002b1a8ac0be0_2 .net v000002b1a8ac0be0 2, 0 0, L_000002b1a8b5ee60; 1 drivers
v000002b1a8ac0be0_3 .net v000002b1a8ac0be0 3, 0 0, L_000002b1a8b5da60; 1 drivers
v000002b1a8ac0a00 .array "pmp_r", 3 0;
v000002b1a8ac0a00_0 .net v000002b1a8ac0a00 0, 0 0, L_000002b1a8b5d060; 1 drivers
v000002b1a8ac0a00_1 .net v000002b1a8ac0a00 1, 0 0, L_000002b1a8b5d600; 1 drivers
v000002b1a8ac0a00_2 .net v000002b1a8ac0a00 2, 0 0, L_000002b1a8b5f040; 1 drivers
v000002b1a8ac0a00_3 .net v000002b1a8ac0a00 3, 0 0, L_000002b1a8b5db00; 1 drivers
v000002b1a8ac1400 .array "pmp_w", 3 0;
v000002b1a8ac1400_0 .net v000002b1a8ac1400 0, 0 0, L_000002b1a8b5d560; 1 drivers
v000002b1a8ac1400_1 .net v000002b1a8ac1400 1, 0 0, L_000002b1a8b5e500; 1 drivers
v000002b1a8ac1400_2 .net v000002b1a8ac1400 2, 0 0, L_000002b1a8b5d380; 1 drivers
v000002b1a8ac1400_3 .net v000002b1a8ac1400 3, 0 0, L_000002b1a8b5d420; 1 drivers
v000002b1a8ac1fe0 .array "pmp_x", 3 0;
v000002b1a8ac1fe0_0 .net v000002b1a8ac1fe0 0, 0 0, L_000002b1a8b5c980; 1 drivers
v000002b1a8ac1fe0_1 .net v000002b1a8ac1fe0 1, 0 0, L_000002b1a8b5ea00; 1 drivers
v000002b1a8ac1fe0_2 .net v000002b1a8ac1fe0 2, 0 0, L_000002b1a8b5cca0; 1 drivers
v000002b1a8ac1fe0_3 .net v000002b1a8ac1fe0 3, 0 0, L_000002b1a8b5eb40; 1 drivers
v000002b1a8ac1540_0 .net "pmpaddr0", 31 0, o000002b1a8a56538;  0 drivers
v000002b1a8ac1360_0 .net "pmpaddr1", 31 0, o000002b1a8a56568;  0 drivers
v000002b1a8ac2620_0 .net "pmpaddr2", 31 0, o000002b1a8a56598;  0 drivers
v000002b1a8ac0960_0 .net "pmpaddr3", 31 0, o000002b1a8a565c8;  0 drivers
o000002b1a8a565f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8ac2580_0 .net "pmpcfg0", 31 0, o000002b1a8a565f8;  0 drivers
o000002b1a8a56628 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8ac15e0_0 .net "pmpcfg1", 31 0, o000002b1a8a56628;  0 drivers
o000002b1a8a56658 .functor BUFZ 2, C4<zz>; HiZ drive
v000002b1a8ac1f40_0 .net "priv_mode", 1 0, o000002b1a8a56658;  0 drivers
o000002b1a8a56688 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac0fa0_0 .net "re", 0 0, o000002b1a8a56688;  0 drivers
v000002b1a8ac08c0 .array "region_active", 3 0, 0 0;
v000002b1a8ac19a0 .array "region_end", 3 0, 31 0;
v000002b1a8ac1680 .array "region_start", 3 0, 31 0;
o000002b1a8a568f8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac17c0_0 .net "rst_n", 0 0, o000002b1a8a568f8;  0 drivers
o000002b1a8a56928 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac28a0_0 .net "we", 0 0, o000002b1a8a56928;  0 drivers
o000002b1a8a56958 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac1860_0 .net "xe", 0 0, o000002b1a8a56958;  0 drivers
E_000002b1a8a434e0/0 .event anyedge, v000002b1a8ac1f40_0, v000002b1a8ac0640_0, v000002b1a8abcd10_0, v000002b1a8ac28a0_0;
E_000002b1a8a434e0/1 .event anyedge, v000002b1a8ac0fa0_0, v000002b1a8ac1860_0;
E_000002b1a8a434e0 .event/or E_000002b1a8a434e0/0, E_000002b1a8a434e0/1;
v000002b1a8ac08c0_0 .array/port v000002b1a8ac08c0, 0;
v000002b1a8ac08c0_1 .array/port v000002b1a8ac08c0, 1;
v000002b1a8ac08c0_2 .array/port v000002b1a8ac08c0, 2;
v000002b1a8ac08c0_3 .array/port v000002b1a8ac08c0, 3;
E_000002b1a8a42be0/0 .event anyedge, v000002b1a8ac08c0_0, v000002b1a8ac08c0_1, v000002b1a8ac08c0_2, v000002b1a8ac08c0_3;
v000002b1a8ac1680_0 .array/port v000002b1a8ac1680, 0;
v000002b1a8ac1680_1 .array/port v000002b1a8ac1680, 1;
v000002b1a8ac1680_2 .array/port v000002b1a8ac1680, 2;
E_000002b1a8a42be0/1 .event anyedge, v000002b1a8abd0d0_0, v000002b1a8ac1680_0, v000002b1a8ac1680_1, v000002b1a8ac1680_2;
v000002b1a8ac1680_3 .array/port v000002b1a8ac1680, 3;
v000002b1a8ac19a0_0 .array/port v000002b1a8ac19a0, 0;
v000002b1a8ac19a0_1 .array/port v000002b1a8ac19a0, 1;
v000002b1a8ac19a0_2 .array/port v000002b1a8ac19a0, 2;
E_000002b1a8a42be0/2 .event anyedge, v000002b1a8ac1680_3, v000002b1a8ac19a0_0, v000002b1a8ac19a0_1, v000002b1a8ac19a0_2;
v000002b1a8ac19a0_3 .array/port v000002b1a8ac19a0, 3;
E_000002b1a8a42be0/3 .event anyedge, v000002b1a8ac19a0_3, v000002b1a8ac0fa0_0, v000002b1a8ac0a00_0, v000002b1a8ac0a00_1;
E_000002b1a8a42be0/4 .event anyedge, v000002b1a8ac0a00_2, v000002b1a8ac0a00_3, v000002b1a8ac28a0_0, v000002b1a8ac1400_0;
E_000002b1a8a42be0/5 .event anyedge, v000002b1a8ac1400_1, v000002b1a8ac1400_2, v000002b1a8ac1400_3, v000002b1a8ac1860_0;
E_000002b1a8a42be0/6 .event anyedge, v000002b1a8ac1fe0_0, v000002b1a8ac1fe0_1, v000002b1a8ac1fe0_2, v000002b1a8ac1fe0_3;
v000002b1a8a37880_0 .array/port v000002b1a8a37880, 0;
v000002b1a8a37880_1 .array/port v000002b1a8a37880, 1;
v000002b1a8a37880_2 .array/port v000002b1a8a37880, 2;
v000002b1a8a37880_3 .array/port v000002b1a8a37880, 3;
E_000002b1a8a42be0/7 .event anyedge, v000002b1a8a37880_0, v000002b1a8a37880_1, v000002b1a8a37880_2, v000002b1a8a37880_3;
v000002b1a8ac14a0_0 .array/port v000002b1a8ac14a0, 0;
v000002b1a8ac14a0_1 .array/port v000002b1a8ac14a0, 1;
v000002b1a8ac14a0_2 .array/port v000002b1a8ac14a0, 2;
v000002b1a8ac14a0_3 .array/port v000002b1a8ac14a0, 3;
E_000002b1a8a42be0/8 .event anyedge, v000002b1a8ac14a0_0, v000002b1a8ac14a0_1, v000002b1a8ac14a0_2, v000002b1a8ac14a0_3;
E_000002b1a8a42be0 .event/or E_000002b1a8a42be0/0, E_000002b1a8a42be0/1, E_000002b1a8a42be0/2, E_000002b1a8a42be0/3, E_000002b1a8a42be0/4, E_000002b1a8a42be0/5, E_000002b1a8a42be0/6, E_000002b1a8a42be0/7, E_000002b1a8a42be0/8;
E_000002b1a8a43860/0 .event anyedge, v000002b1a8ac21c0_0, v000002b1a8ac21c0_1, v000002b1a8ac21c0_2, v000002b1a8ac21c0_3;
E_000002b1a8a43860/1 .event anyedge, v000002b1a8ac19a0_0, v000002b1a8ac19a0_1, v000002b1a8ac19a0_2, v000002b1a8ac19a0_3;
E_000002b1a8a43860/2 .event anyedge, v000002b1a8ac12c0_0, v000002b1a8ac12c0_1, v000002b1a8ac12c0_2, v000002b1a8ac12c0_3;
E_000002b1a8a43860/3 .event anyedge, v000002b1a8ac1680_0, v000002b1a8ac1680_1, v000002b1a8ac1680_2, v000002b1a8ac1680_3;
E_000002b1a8a43860 .event/or E_000002b1a8a43860/0, E_000002b1a8a43860/1, E_000002b1a8a43860/2, E_000002b1a8a43860/3;
L_000002b1a8b5d6a0 .part o000002b1a8a565f8, 0, 8;
L_000002b1a8b5d9c0 .part o000002b1a8a565f8, 8, 8;
L_000002b1a8b5ebe0 .part o000002b1a8a565f8, 16, 8;
L_000002b1a8b5e1e0 .part o000002b1a8a565f8, 24, 8;
S_000002b1a84b7bf0 .scope function.vec4.s5, "count_trailing_ones" "count_trailing_ones" 8 150, 8 150 0, S_000002b1a84c8520;
 .timescale -9 -12;
v000002b1a8abc1d0_0 .var "addr", 31 0;
; Variable count_trailing_ones is vec4 return value of scope S_000002b1a84b7bf0
v000002b1a8abd210_0 .var/i "k", 31 0;
TD_pmp.count_trailing_ones ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8abd210_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002b1a8abd210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002b1a8abc1d0_0;
    %load/vec4 v000002b1a8abd210_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %addi 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v000002b1a8abd210_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8abd210_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002b1a84efd40 .scope function.vec4.s32, "napot_end" "napot_end" 8 139, 8 139 0, S_000002b1a84c8520;
 .timescale -9 -12;
v000002b1a8abe2f0_0 .var "addr", 31 0;
; Variable napot_end is vec4 return value of scope S_000002b1a84efd40
v000002b1a8abe570_0 .var "size", 31 0;
v000002b1a8abc770_0 .var "trail_ones", 4 0;
TD_pmp.napot_end ;
    %load/vec4 v000002b1a8abe2f0_0;
    %store/vec4 v000002b1a8abc1d0_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_000002b1a84b7bf0;
    %store/vec4 v000002b1a8abc770_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v000002b1a8abc770_0;
    %shiftl 4;
    %store/vec4 v000002b1a8abe570_0, 0, 32;
    %load/vec4 v000002b1a8abe2f0_0;
    %store/vec4 v000002b1a8abe610_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_000002b1a84efed0;
    %load/vec4 v000002b1a8abe570_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to napot_end (store_vec4_to_lval)
    %end;
S_000002b1a84efed0 .scope function.vec4.s32, "napot_start" "napot_start" 8 128, 8 128 0, S_000002b1a84c8520;
 .timescale -9 -12;
v000002b1a8abe610_0 .var "addr", 31 0;
; Variable napot_start is vec4 return value of scope S_000002b1a84efed0
v000002b1a8abc810_0 .var "size", 31 0;
v000002b1a8abcb30_0 .var "trail_ones", 4 0;
TD_pmp.napot_start ;
    %load/vec4 v000002b1a8abe610_0;
    %store/vec4 v000002b1a8abc1d0_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_000002b1a84b7bf0;
    %store/vec4 v000002b1a8abcb30_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v000002b1a8abcb30_0;
    %shiftl 4;
    %store/vec4 v000002b1a8abc810_0, 0, 32;
    %load/vec4 v000002b1a8abe610_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v000002b1a8abc810_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %or;
    %load/vec4 v000002b1a8abc810_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %inv;
    %and;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to napot_start (store_vec4_to_lval)
    %end;
S_000002b1a84f0060 .scope generate, "pmp_cfg_gen[0]" "pmp_cfg_gen[0]" 8 74, 8 74 0, S_000002b1a84c8520;
 .timescale -9 -12;
P_000002b1a8a43620 .param/l "i" 0 8 74, +C4<00>;
L_000002b1a8b5efa0 .part L_000002b1a8b5d6a0, 7, 1;
L_000002b1a8b5ed20 .part L_000002b1a8b5d6a0, 3, 2;
L_000002b1a8b5c980 .part L_000002b1a8b5d6a0, 2, 1;
L_000002b1a8b5d560 .part L_000002b1a8b5d6a0, 1, 1;
L_000002b1a8b5d060 .part L_000002b1a8b5d6a0, 0, 1;
S_000002b1a8a8de40 .scope generate, "pmp_cfg_gen[1]" "pmp_cfg_gen[1]" 8 74, 8 74 0, S_000002b1a84c8520;
 .timescale -9 -12;
P_000002b1a8a43320 .param/l "i" 0 8 74, +C4<01>;
L_000002b1a8b5eaa0 .part L_000002b1a8b5d9c0, 7, 1;
L_000002b1a8b5dba0 .part L_000002b1a8b5d9c0, 3, 2;
L_000002b1a8b5ea00 .part L_000002b1a8b5d9c0, 2, 1;
L_000002b1a8b5e500 .part L_000002b1a8b5d9c0, 1, 1;
L_000002b1a8b5d600 .part L_000002b1a8b5d9c0, 0, 1;
S_000002b1a8a8dcb0 .scope generate, "pmp_cfg_gen[2]" "pmp_cfg_gen[2]" 8 74, 8 74 0, S_000002b1a84c8520;
 .timescale -9 -12;
P_000002b1a8a43460 .param/l "i" 0 8 74, +C4<010>;
L_000002b1a8b5ee60 .part L_000002b1a8b5ebe0, 7, 1;
L_000002b1a8b5e960 .part L_000002b1a8b5ebe0, 3, 2;
L_000002b1a8b5cca0 .part L_000002b1a8b5ebe0, 2, 1;
L_000002b1a8b5d380 .part L_000002b1a8b5ebe0, 1, 1;
L_000002b1a8b5f040 .part L_000002b1a8b5ebe0, 0, 1;
S_000002b1a8a8d990 .scope generate, "pmp_cfg_gen[3]" "pmp_cfg_gen[3]" 8 74, 8 74 0, S_000002b1a84c8520;
 .timescale -9 -12;
P_000002b1a8a42ba0 .param/l "i" 0 8 74, +C4<011>;
L_000002b1a8b5da60 .part L_000002b1a8b5e1e0, 7, 1;
L_000002b1a8b5d4c0 .part L_000002b1a8b5e1e0, 3, 2;
L_000002b1a8b5eb40 .part L_000002b1a8b5e1e0, 2, 1;
L_000002b1a8b5d420 .part L_000002b1a8b5e1e0, 1, 1;
L_000002b1a8b5db00 .part L_000002b1a8b5e1e0, 0, 1;
S_000002b1a84c86b0 .scope module, "return_address_stack" "return_address_stack" 9 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "is_call";
    .port_info 4 /INPUT 1 "is_return";
    .port_info 5 /OUTPUT 32 "ras_predict";
    .port_info 6 /OUTPUT 1 "ras_valid";
    .port_info 7 /INPUT 1 "ex_is_call";
    .port_info 8 /INPUT 1 "ex_is_return";
    .port_info 9 /INPUT 32 "ex_return_addr";
    .port_info 10 /INPUT 1 "ex_mispredict";
    .port_info 11 /INPUT 4 "ex_ras_ptr";
P_000002b1a89adbf0 .param/l "ADDR_WIDTH" 0 9 10, +C4<00000000000000000000000000100000>;
P_000002b1a89adc28 .param/l "STACK_DEPTH" 0 9 9, +C4<00000000000000000000000000010000>;
L_000002b1a8b561b0 .functor BUFZ 32, L_000002b1a8b5d740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002b1a8a56e68 .functor BUFZ 1, C4<z>; HiZ drive
L_000002b1a8b57410 .functor BUFZ 1, o000002b1a8a56e68, C4<0>, C4<0>, C4<0>;
o000002b1a8a56e98 .functor BUFZ 1, C4<z>; HiZ drive
L_000002b1a8b576b0 .functor BUFZ 1, o000002b1a8a56e98, C4<0>, C4<0>, C4<0>;
v000002b1a8ac0e60_0 .net *"_ivl_0", 31 0, L_000002b1a8b5d740;  1 drivers
v000002b1a8ac2260_0 .net *"_ivl_10", 5 0, L_000002b1a8b5dd80;  1 drivers
L_000002b1a8afeb08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac0280_0 .net *"_ivl_13", 0 0, L_000002b1a8afeb08;  1 drivers
L_000002b1a8afeb50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac23a0_0 .net/2u *"_ivl_16", 3 0, L_000002b1a8afeb50;  1 drivers
v000002b1a8ac0aa0_0 .net *"_ivl_2", 4 0, L_000002b1a8b5dc40;  1 drivers
L_000002b1a8afea78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac1cc0_0 .net *"_ivl_5", 0 0, L_000002b1a8afea78;  1 drivers
L_000002b1a8afeac0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac1900_0 .net/2u *"_ivl_6", 4 0, L_000002b1a8afeac0;  1 drivers
v000002b1a8ac1ea0_0 .net *"_ivl_8", 4 0, L_000002b1a8b5e140;  1 drivers
o000002b1a8a56dd8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac1ae0_0 .net "clk", 0 0, o000002b1a8a56dd8;  0 drivers
v000002b1a8ac0b40_0 .net "do_pop", 0 0, L_000002b1a8b576b0;  1 drivers
v000002b1a8ac1c20_0 .net "do_push", 0 0, L_000002b1a8b57410;  1 drivers
v000002b1a8ac1b80_0 .net "ex_is_call", 0 0, o000002b1a8a56e68;  0 drivers
v000002b1a8ac1e00_0 .net "ex_is_return", 0 0, o000002b1a8a56e98;  0 drivers
o000002b1a8a56ec8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac0460_0 .net "ex_mispredict", 0 0, o000002b1a8a56ec8;  0 drivers
o000002b1a8a56ef8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002b1a8ac2080_0 .net "ex_ras_ptr", 3 0, o000002b1a8a56ef8;  0 drivers
o000002b1a8a56f28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8ac24e0_0 .net "ex_return_addr", 31 0, o000002b1a8a56f28;  0 drivers
v000002b1a8ac1d60_0 .var/i "i", 31 0;
o000002b1a8a56f88 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac2300_0 .net "is_call", 0 0, o000002b1a8a56f88;  0 drivers
o000002b1a8a56fb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac2440_0 .net "is_return", 0 0, o000002b1a8a56fb8;  0 drivers
o000002b1a8a56fe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002b1a8ac26c0_0 .net "pc", 31 0, o000002b1a8a56fe8;  0 drivers
v000002b1a8ac2120_0 .net "ras_predict", 31 0, L_000002b1a8b561b0;  1 drivers
v000002b1a8ac2760_0 .var "ras_ptr", 3 0;
v000002b1a8ac06e0 .array "ras_stack", 15 0, 31 0;
v000002b1a8ac0d20_0 .net "ras_valid", 0 0, L_000002b1a8b5ec80;  1 drivers
o000002b1a8a570a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b1a8ac2800_0 .net "rst_n", 0 0, o000002b1a8a570a8;  0 drivers
v000002b1a8ac1180 .array "spec_ptr_stack", 15 0, 3 0;
E_000002b1a8a42d60/0 .event negedge, v000002b1a8ac2800_0;
E_000002b1a8a42d60/1 .event posedge, v000002b1a8ac1ae0_0;
E_000002b1a8a42d60 .event/or E_000002b1a8a42d60/0, E_000002b1a8a42d60/1;
L_000002b1a8b5d740 .array/port v000002b1a8ac06e0, L_000002b1a8b5dd80;
L_000002b1a8b5dc40 .concat [ 4 1 0 0], v000002b1a8ac2760_0, L_000002b1a8afea78;
L_000002b1a8b5e140 .arith/sub 5, L_000002b1a8b5dc40, L_000002b1a8afeac0;
L_000002b1a8b5dd80 .concat [ 5 1 0 0], L_000002b1a8b5e140, L_000002b1a8afeb08;
L_000002b1a8b5ec80 .cmp/ne 4, v000002b1a8ac2760_0, L_000002b1a8afeb50;
S_000002b1a84ddc90 .scope module, "tb_add_mul" "tb_add_mul" 10 7;
 .timescale -9 -12;
L_000002b1a8b56d80 .functor BUFZ 32, L_000002b1a8b5d100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b1a8b57480 .functor BUFZ 32, L_000002b1a8b5e460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b1a8af9160_0 .net *"_ivl_0", 31 0, L_000002b1a8b5d100;  1 drivers
v000002b1a8afae20_0 .net *"_ivl_3", 9 0, L_000002b1a8b5de20;  1 drivers
v000002b1a8af93e0_0 .net *"_ivl_6", 31 0, L_000002b1a8b5e460;  1 drivers
v000002b1a8aface0_0 .net *"_ivl_9", 9 0, L_000002b1a8b5ef00;  1 drivers
v000002b1a8afaf60_0 .var "clk", 0 0;
v000002b1a8afab00 .array "dmem", 15 0, 31 0;
v000002b1a8af8d00_0 .net "dmem_addr", 31 0, L_000002b1a8b56a70;  1 drivers
v000002b1a8af9a20_0 .net "dmem_rdata", 31 0, L_000002b1a8b57480;  1 drivers
v000002b1a8afad80_0 .net "dmem_re", 0 0, L_000002b1a8b56450;  1 drivers
v000002b1a8afb000_0 .net "dmem_wdata", 31 0, L_000002b1a8b571e0;  1 drivers
v000002b1a8af9ac0_0 .net "dmem_we", 0 0, L_000002b1a8b572c0;  1 drivers
v000002b1a8af9d40_0 .var/i "i", 31 0;
v000002b1a8af9f20 .array "imem", 15 0, 31 0;
v000002b1a8af9fc0_0 .net "imem_addr", 31 0, L_000002b1a8b574f0;  1 drivers
v000002b1a8af9ca0_0 .net "imem_data", 31 0, L_000002b1a8b56d80;  1 drivers
v000002b1a8af8940_0 .var "rst_n", 0 0;
E_000002b1a8a430a0 .event posedge, v000002b1a8ac6e80_0;
L_000002b1a8b5d100 .array/port v000002b1a8af9f20, L_000002b1a8b5de20;
L_000002b1a8b5de20 .part L_000002b1a8b574f0, 2, 10;
L_000002b1a8b5e460 .array/port v000002b1a8afab00, L_000002b1a8b5ef00;
L_000002b1a8b5ef00 .part L_000002b1a8b56a70, 2, 10;
S_000002b1a8a8e610 .scope module, "u_cpu" "riscv_cpu_top" 10 23, 11 6 0, S_000002b1a84ddc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_data";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /INPUT 32 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
L_000002b1a8b56840 .functor BUFZ 1, L_000002b1a8b57bf0, C4<0>, C4<0>, C4<0>;
L_000002b1a8b57020 .functor BUFZ 32, v000002b1a8ac8640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b1a8afec70 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002b1a8af6500_0 .net/2u *"_ivl_0", 31 0, L_000002b1a8afec70;  1 drivers
v000002b1a8af65a0_0 .net "clk", 0 0, v000002b1a8afaf60_0;  1 drivers
v000002b1a8af70e0_0 .net "dmem_addr", 31 0, L_000002b1a8b56a70;  alias, 1 drivers
v000002b1a8af72c0_0 .net "dmem_rdata", 31 0, L_000002b1a8b57480;  alias, 1 drivers
v000002b1a8af7cc0_0 .net "dmem_re", 0 0, L_000002b1a8b56450;  alias, 1 drivers
v000002b1a8af84e0_0 .net "dmem_wdata", 31 0, L_000002b1a8b571e0;  alias, 1 drivers
v000002b1a8af8440_0 .net "dmem_we", 0 0, L_000002b1a8b572c0;  alias, 1 drivers
v000002b1a8af7fe0_0 .net "ex_mem_alu_result", 31 0, v000002b1a8ac8280_0;  1 drivers
v000002b1a8af7ae0_0 .net "ex_mem_branch_taken", 0 0, L_000002b1a8b57bf0;  1 drivers
v000002b1a8af7d60_0 .net "ex_mem_branch_target", 31 0, v000002b1a8ac8640_0;  1 drivers
v000002b1a8af86c0_0 .net "ex_mem_mem_read", 0 0, v000002b1a8ac67a0_0;  1 drivers
v000002b1a8af6aa0_0 .net "ex_mem_mem_to_reg", 0 0, v000002b1a8ac6d40_0;  1 drivers
v000002b1a8af7ea0_0 .net "ex_mem_mem_write", 0 0, v000002b1a8ac7d80_0;  1 drivers
v000002b1a8af61e0_0 .net "ex_mem_pc_plus4", 31 0, v000002b1a8ac7ce0_0;  1 drivers
v000002b1a8af75e0_0 .net "ex_mem_rd_addr", 4 0, v000002b1a8ac68e0_0;  1 drivers
v000002b1a8af68c0_0 .net "ex_mem_reg_write", 0 0, v000002b1a8ac6660_0;  1 drivers
v000002b1a8af7b80_0 .net "ex_mem_rs2_data", 31 0, v000002b1a8ac85a0_0;  1 drivers
v000002b1a8af7f40_0 .net "forward_a", 1 0, v000002b1a8ac8000_0;  1 drivers
v000002b1a8af63c0_0 .net "forward_b", 1 0, v000002b1a8ac7a60_0;  1 drivers
v000002b1a8af8080_0 .net "id_ex_alu_op", 5 0, v000002b1a8ac9b80_0;  1 drivers
v000002b1a8af6320_0 .net "id_ex_alu_src_a", 0 0, v000002b1a8ac9860_0;  1 drivers
v000002b1a8af6140_0 .net "id_ex_alu_src_b", 0 0, v000002b1a8acac60_0;  1 drivers
v000002b1a8af6460_0 .net "id_ex_branch", 0 0, v000002b1a8aca8a0_0;  1 drivers
v000002b1a8af8120_0 .net "id_ex_flush", 0 0, v000002b1a8ac7740_0;  1 drivers
v000002b1a8af7180_0 .net "id_ex_imm", 31 0, v000002b1a8ac8a00_0;  1 drivers
v000002b1a8af8620_0 .net "id_ex_jump", 0 0, v000002b1a8aca580_0;  1 drivers
v000002b1a8af8760_0 .net "id_ex_mem_read", 0 0, v000002b1a8aca080_0;  1 drivers
v000002b1a8af6640_0 .net "id_ex_mem_to_reg", 0 0, v000002b1a8acaf80_0;  1 drivers
v000002b1a8af8800_0 .net "id_ex_mem_write", 0 0, v000002b1a8aca6c0_0;  1 drivers
v000002b1a8af7540_0 .net "id_ex_pc", 31 0, v000002b1a8acad00_0;  1 drivers
v000002b1a8af6280_0 .net "id_ex_pc_plus4", 31 0, v000002b1a8aca940_0;  1 drivers
v000002b1a8af66e0_0 .net "id_ex_rd_addr", 4 0, v000002b1a8ac8dc0_0;  1 drivers
v000002b1a8af7220_0 .net "id_ex_reg_write", 0 0, v000002b1a8ac9360_0;  1 drivers
v000002b1a8af6a00_0 .net "id_ex_rs1_addr", 4 0, v000002b1a8acaa80_0;  1 drivers
v000002b1a8af6780_0 .net "id_ex_rs1_data", 31 0, v000002b1a8ac9400_0;  1 drivers
v000002b1a8af6820_0 .net "id_ex_rs2_addr", 4 0, v000002b1a8ac9540_0;  1 drivers
v000002b1a8af74a0_0 .net "id_ex_rs2_data", 31 0, v000002b1a8acb3e0_0;  1 drivers
v000002b1a8af6be0_0 .net "if_id_instr", 31 0, v000002b1a8acd320_0;  1 drivers
v000002b1a8af6c80_0 .net "if_id_pc", 31 0, v000002b1a8acc880_0;  1 drivers
v000002b1a8af7360_0 .net "if_id_pc_plus4", 31 0, v000002b1a8acc9c0_0;  1 drivers
v000002b1a8af7400_0 .net "if_id_stall", 0 0, v000002b1a8ac6340_0;  1 drivers
v000002b1a8af7720_0 .net "imem_addr", 31 0, L_000002b1a8b574f0;  alias, 1 drivers
v000002b1a8afa240_0 .net "imem_data", 31 0, L_000002b1a8b56d80;  alias, 1 drivers
v000002b1a8af8da0_0 .net "mem_wb_alu_result", 31 0, v000002b1a8acd3c0_0;  1 drivers
v000002b1a8af8bc0_0 .net "mem_wb_mem_data", 31 0, v000002b1a8acb2a0_0;  1 drivers
v000002b1a8af92a0_0 .net "mem_wb_mem_to_reg", 0 0, v000002b1a8acb7a0_0;  1 drivers
v000002b1a8af8b20_0 .net "mem_wb_pc_plus4", 31 0, v000002b1a8acde60_0;  1 drivers
v000002b1a8afa7e0_0 .net "mem_wb_rd_addr", 4 0, v000002b1a8acdf00_0;  1 drivers
v000002b1a8af9340_0 .net "mem_wb_reg_write", 0 0, v000002b1a8acdfa0_0;  1 drivers
v000002b1a8afaba0_0 .net "pc_src", 0 0, L_000002b1a8b56840;  1 drivers
v000002b1a8af8c60_0 .net "pc_stall", 0 0, v000002b1a8ac6840_0;  1 drivers
v000002b1a8af88a0_0 .net "pc_target", 31 0, L_000002b1a8b57020;  1 drivers
v000002b1a8afaec0_0 .net "rf_rd_addr", 4 0, L_000002b1a8b560d0;  1 drivers
v000002b1a8afa740_0 .net "rf_rd_data", 31 0, L_000002b1a8b613e0;  1 drivers
v000002b1a8afac40_0 .net "rf_reg_write", 0 0, L_000002b1a8b573a0;  1 drivers
v000002b1a8afa920_0 .net "rf_rs1_addr", 4 0, L_000002b1a8b5e320;  1 drivers
v000002b1a8afa420_0 .net "rf_rs1_data", 31 0, L_000002b1a8b61660;  1 drivers
v000002b1a8afa9c0_0 .net "rf_rs2_addr", 4 0, L_000002b1a8b5e3c0;  1 drivers
v000002b1a8afaa60_0 .net "rf_rs2_data", 31 0, L_000002b1a8b60a80;  1 drivers
v000002b1a8af90c0_0 .net "rst_n", 0 0, v000002b1a8af8940_0;  1 drivers
L_000002b1a8b5c8e0 .arith/sub 32, v000002b1a8ac7ce0_0, L_000002b1a8afec70;
L_000002b1a8b60bc0 .part v000002b1a8acd320_0, 15, 5;
L_000002b1a8b61480 .part v000002b1a8acd320_0, 20, 5;
S_000002b1a8a8db20 .scope module, "u_ex_stage" "ex_stage" 11 156, 12 6 0, S_000002b1a8a8e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 6 "alu_op";
    .port_info 8 /INPUT 1 "alu_src_a";
    .port_info 9 /INPUT 1 "alu_src_b";
    .port_info 10 /INPUT 1 "mem_read";
    .port_info 11 /INPUT 1 "mem_write";
    .port_info 12 /INPUT 1 "mem_to_reg";
    .port_info 13 /INPUT 1 "reg_write";
    .port_info 14 /INPUT 1 "branch";
    .port_info 15 /INPUT 1 "jump";
    .port_info 16 /INPUT 5 "rs1_addr";
    .port_info 17 /INPUT 5 "rs2_addr";
    .port_info 18 /INPUT 5 "rd_addr";
    .port_info 19 /INPUT 32 "forward_mem_data";
    .port_info 20 /INPUT 32 "forward_wb_data";
    .port_info 21 /INPUT 2 "forward_a_sel";
    .port_info 22 /INPUT 2 "forward_b_sel";
    .port_info 23 /OUTPUT 32 "pc_plus4_out";
    .port_info 24 /OUTPUT 32 "alu_result_out";
    .port_info 25 /OUTPUT 32 "rs2_data_out";
    .port_info 26 /OUTPUT 5 "rd_addr_out";
    .port_info 27 /OUTPUT 1 "mem_read_out";
    .port_info 28 /OUTPUT 1 "mem_write_out";
    .port_info 29 /OUTPUT 1 "mem_to_reg_out";
    .port_info 30 /OUTPUT 1 "reg_write_out";
    .port_info 31 /OUTPUT 1 "branch_taken_out";
    .port_info 32 /OUTPUT 32 "branch_target_out";
L_000002b1a8b56ae0 .functor AND 1, v000002b1a8aca8a0_0, v000002b1a8ac7ec0_0, C4<1>, C4<1>;
L_000002b1a8b57bf0 .functor OR 1, L_000002b1a8b56ae0, v000002b1a8aca580_0, C4<0>, C4<0>;
L_000002b1a8afedd8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac38e0_0 .net/2u *"_ivl_0", 1 0, L_000002b1a8afedd8;  1 drivers
L_000002b1a8afee68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac3200_0 .net/2u *"_ivl_12", 1 0, L_000002b1a8afee68;  1 drivers
v000002b1a8ac3520_0 .net *"_ivl_14", 0 0, L_000002b1a8b60f80;  1 drivers
L_000002b1a8afeeb0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac37a0_0 .net/2u *"_ivl_16", 1 0, L_000002b1a8afeeb0;  1 drivers
v000002b1a8ac3980_0 .net *"_ivl_18", 0 0, L_000002b1a8b61160;  1 drivers
v000002b1a8ac3840_0 .net *"_ivl_2", 0 0, L_000002b1a8b5fcc0;  1 drivers
v000002b1a8ac3a20_0 .net *"_ivl_20", 31 0, L_000002b1a8b61520;  1 drivers
v000002b1a8ac3ac0_0 .net *"_ivl_34", 0 0, L_000002b1a8b56ae0;  1 drivers
L_000002b1a8afee20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac3ca0_0 .net/2u *"_ivl_4", 1 0, L_000002b1a8afee20;  1 drivers
v000002b1a8ac3d40_0 .net *"_ivl_6", 0 0, L_000002b1a8b604e0;  1 drivers
v000002b1a8ac3de0_0 .net *"_ivl_8", 31 0, L_000002b1a8b5f9a0;  1 drivers
v000002b1a8ac3e80_0 .net "alu_a_final", 31 0, L_000002b1a8b60580;  1 drivers
v000002b1a8ac3f20_0 .net "alu_a_src", 31 0, L_000002b1a8b5fea0;  1 drivers
v000002b1a8ac6a20_0 .net "alu_b_final", 31 0, L_000002b1a8b60b20;  1 drivers
v000002b1a8ac6c00_0 .net "alu_op", 5 0, v000002b1a8ac9b80_0;  alias, 1 drivers
v000002b1a8ac6ac0_0 .net "alu_result", 31 0, v000002b1a8ac2f80_0;  1 drivers
v000002b1a8ac8280_0 .var "alu_result_out", 31 0;
v000002b1a8ac7060_0 .net "alu_src_a", 0 0, v000002b1a8ac9860_0;  alias, 1 drivers
v000002b1a8ac8780_0 .net "alu_src_b", 0 0, v000002b1a8acac60_0;  alias, 1 drivers
v000002b1a8ac8140_0 .net "branch", 0 0, v000002b1a8aca8a0_0;  alias, 1 drivers
v000002b1a8ac7ec0_0 .var "branch_cond", 0 0;
v000002b1a8ac6b60_0 .net "branch_taken_out", 0 0, L_000002b1a8b57bf0;  alias, 1 drivers
v000002b1a8ac8640_0 .var "branch_target_out", 31 0;
v000002b1a8ac6e80_0 .net "clk", 0 0, v000002b1a8afaf60_0;  alias, 1 drivers
v000002b1a8ac6480_0 .net "forward_a_sel", 1 0, v000002b1a8ac8000_0;  alias, 1 drivers
v000002b1a8ac6ca0_0 .net "forward_b_sel", 1 0, v000002b1a8ac7a60_0;  alias, 1 drivers
v000002b1a8ac8320_0 .net "forward_mem_data", 31 0, v000002b1a8ac8280_0;  alias, 1 drivers
v000002b1a8ac7880_0 .net "forward_wb_data", 31 0, L_000002b1a8b613e0;  alias, 1 drivers
v000002b1a8ac7560_0 .net "imm", 31 0, v000002b1a8ac8a00_0;  alias, 1 drivers
v000002b1a8ac6160_0 .net "jump", 0 0, v000002b1a8aca580_0;  alias, 1 drivers
v000002b1a8ac7920_0 .net "mem_read", 0 0, v000002b1a8aca080_0;  alias, 1 drivers
v000002b1a8ac67a0_0 .var "mem_read_out", 0 0;
v000002b1a8ac6520_0 .net "mem_to_reg", 0 0, v000002b1a8acaf80_0;  alias, 1 drivers
v000002b1a8ac6d40_0 .var "mem_to_reg_out", 0 0;
v000002b1a8ac86e0_0 .net "mem_write", 0 0, v000002b1a8aca6c0_0;  alias, 1 drivers
v000002b1a8ac7d80_0 .var "mem_write_out", 0 0;
v000002b1a8ac7c40_0 .net "pc", 31 0, v000002b1a8acad00_0;  alias, 1 drivers
v000002b1a8ac7600_0 .net "pc_plus4", 31 0, v000002b1a8aca940_0;  alias, 1 drivers
v000002b1a8ac7ce0_0 .var "pc_plus4_out", 31 0;
v000002b1a8ac6200_0 .net "rd_addr", 4 0, v000002b1a8ac8dc0_0;  alias, 1 drivers
v000002b1a8ac68e0_0 .var "rd_addr_out", 4 0;
v000002b1a8ac6de0_0 .net "reg_write", 0 0, v000002b1a8ac9360_0;  alias, 1 drivers
v000002b1a8ac6660_0 .var "reg_write_out", 0 0;
v000002b1a8ac7380_0 .net "rs1_addr", 4 0, v000002b1a8acaa80_0;  alias, 1 drivers
v000002b1a8ac62a0_0 .net "rs1_data", 31 0, v000002b1a8ac9400_0;  alias, 1 drivers
v000002b1a8ac6700_0 .net "rs1_eq_rs2", 0 0, L_000002b1a8b60760;  1 drivers
v000002b1a8ac6f20_0 .net "rs1_lt_rs2_signed", 0 0, L_000002b1a8b60120;  1 drivers
v000002b1a8ac7420_0 .net "rs1_lt_rs2_unsigned", 0 0, L_000002b1a8b5fae0;  1 drivers
v000002b1a8ac74c0_0 .net "rs2_addr", 4 0, v000002b1a8ac9540_0;  alias, 1 drivers
v000002b1a8ac7e20_0 .net "rs2_data", 31 0, v000002b1a8acb3e0_0;  alias, 1 drivers
v000002b1a8ac85a0_0 .var "rs2_data_out", 31 0;
v000002b1a8ac83c0_0 .net "rs2_fwd", 31 0, L_000002b1a8b617a0;  1 drivers
v000002b1a8ac6980_0 .net "rst_n", 0 0, v000002b1a8af8940_0;  alias, 1 drivers
E_000002b1a8a439a0/0 .event negedge, v000002b1a8ac6980_0;
E_000002b1a8a439a0/1 .event posedge, v000002b1a8ac6e80_0;
E_000002b1a8a439a0 .event/or E_000002b1a8a439a0/0, E_000002b1a8a439a0/1;
E_000002b1a8a43360 .event anyedge, v000002b1a8ac6160_0, v000002b1a8ac2d00_0, v000002b1a8ac2f80_0;
E_000002b1a8a42ca0 .event anyedge, v000002b1a8ac2d00_0, v000002b1a8ac6700_0, v000002b1a8ac6f20_0, v000002b1a8ac7420_0;
L_000002b1a8b5fcc0 .cmp/eq 2, v000002b1a8ac8000_0, L_000002b1a8afedd8;
L_000002b1a8b604e0 .cmp/eq 2, v000002b1a8ac8000_0, L_000002b1a8afee20;
L_000002b1a8b5f9a0 .functor MUXZ 32, v000002b1a8ac9400_0, L_000002b1a8b613e0, L_000002b1a8b604e0, C4<>;
L_000002b1a8b5fea0 .functor MUXZ 32, L_000002b1a8b5f9a0, v000002b1a8ac8280_0, L_000002b1a8b5fcc0, C4<>;
L_000002b1a8b60f80 .cmp/eq 2, v000002b1a8ac7a60_0, L_000002b1a8afee68;
L_000002b1a8b61160 .cmp/eq 2, v000002b1a8ac7a60_0, L_000002b1a8afeeb0;
L_000002b1a8b61520 .functor MUXZ 32, v000002b1a8acb3e0_0, L_000002b1a8b613e0, L_000002b1a8b61160, C4<>;
L_000002b1a8b617a0 .functor MUXZ 32, L_000002b1a8b61520, v000002b1a8ac8280_0, L_000002b1a8b60f80, C4<>;
L_000002b1a8b60580 .functor MUXZ 32, L_000002b1a8b5fea0, v000002b1a8acad00_0, v000002b1a8ac9860_0, C4<>;
L_000002b1a8b60b20 .functor MUXZ 32, L_000002b1a8b617a0, v000002b1a8ac8a00_0, v000002b1a8acac60_0, C4<>;
L_000002b1a8b60760 .cmp/eq 32, L_000002b1a8b5fea0, L_000002b1a8b617a0;
L_000002b1a8b60120 .cmp/gt.s 32, L_000002b1a8b617a0, L_000002b1a8b5fea0;
L_000002b1a8b5fae0 .cmp/gt 32, L_000002b1a8b617a0, L_000002b1a8b5fea0;
S_000002b1a8a8dfd0 .scope module, "alu" "ALU" 12 70, 13 7 0, S_000002b1a8a8db20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
P_000002b1a854ea10 .param/l "ALU_ADD" 1 13 15, C4<000000>;
P_000002b1a854ea48 .param/l "ALU_AND" 1 13 17, C4<000010>;
P_000002b1a854ea80 .param/l "ALU_AUIPC" 1 13 26, C4<010001>;
P_000002b1a854eab8 .param/l "ALU_DIV" 1 13 36, C4<100100>;
P_000002b1a854eaf0 .param/l "ALU_DIVU" 1 13 37, C4<100101>;
P_000002b1a854eb28 .param/l "ALU_JAL" 1 13 27, C4<010010>;
P_000002b1a854eb60 .param/l "ALU_JALR" 1 13 28, C4<010011>;
P_000002b1a854eb98 .param/l "ALU_LUI" 1 13 25, C4<010000>;
P_000002b1a854ebd0 .param/l "ALU_MUL" 1 13 32, C4<100000>;
P_000002b1a854ec08 .param/l "ALU_MULH" 1 13 33, C4<100001>;
P_000002b1a854ec40 .param/l "ALU_MULHSU" 1 13 34, C4<100010>;
P_000002b1a854ec78 .param/l "ALU_MULHU" 1 13 35, C4<100011>;
P_000002b1a854ecb0 .param/l "ALU_OR" 1 13 18, C4<000011>;
P_000002b1a854ece8 .param/l "ALU_PASS_B" 1 13 29, C4<011000>;
P_000002b1a854ed20 .param/l "ALU_REM" 1 13 38, C4<100110>;
P_000002b1a854ed58 .param/l "ALU_REMU" 1 13 39, C4<100111>;
P_000002b1a854ed90 .param/l "ALU_SLL" 1 13 20, C4<000101>;
P_000002b1a854edc8 .param/l "ALU_SLT" 1 13 23, C4<001000>;
P_000002b1a854ee00 .param/l "ALU_SLTU" 1 13 24, C4<001001>;
P_000002b1a854ee38 .param/l "ALU_SRA" 1 13 22, C4<000111>;
P_000002b1a854ee70 .param/l "ALU_SRL" 1 13 21, C4<000110>;
P_000002b1a854eea8 .param/l "ALU_SUB" 1 13 16, C4<000001>;
P_000002b1a854eee0 .param/l "ALU_XOR" 1 13 19, C4<000100>;
v000002b1a8ac0140_0 .net/s *"_ivl_0", 63 0, L_000002b1a8b5fe00;  1 drivers
v000002b1a8ac0320_0 .net *"_ivl_10", 32 0, L_000002b1a8b5fd60;  1 drivers
v000002b1a8ac03c0_0 .net/s *"_ivl_12", 63 0, L_000002b1a8b601c0;  1 drivers
v000002b1a8ac0500_0 .net *"_ivl_16", 63 0, L_000002b1a8b5f540;  1 drivers
L_000002b1a8afef40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac05a0_0 .net *"_ivl_19", 31 0, L_000002b1a8afef40;  1 drivers
v000002b1a8ac0820_0 .net/s *"_ivl_2", 63 0, L_000002b1a8b5f0e0;  1 drivers
v000002b1a8ac0c80_0 .net *"_ivl_20", 63 0, L_000002b1a8b5f220;  1 drivers
L_000002b1a8afef88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac10e0_0 .net *"_ivl_23", 31 0, L_000002b1a8afef88;  1 drivers
L_000002b1a8afefd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac0dc0_0 .net/2u *"_ivl_26", 31 0, L_000002b1a8afefd0;  1 drivers
v000002b1a8ac0f00_0 .net *"_ivl_28", 0 0, L_000002b1a8b60c60;  1 drivers
L_000002b1a8aff018 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac1040_0 .net/2u *"_ivl_30", 31 0, L_000002b1a8aff018;  1 drivers
v000002b1a8ac32a0_0 .net *"_ivl_32", 31 0, L_000002b1a8b606c0;  1 drivers
L_000002b1a8aff060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac30c0_0 .net/2u *"_ivl_36", 31 0, L_000002b1a8aff060;  1 drivers
v000002b1a8ac2940_0 .net *"_ivl_38", 0 0, L_000002b1a8b603a0;  1 drivers
L_000002b1a8aff0a8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac3480_0 .net/2u *"_ivl_40", 31 0, L_000002b1a8aff0a8;  1 drivers
v000002b1a8ac2c60_0 .net *"_ivl_42", 31 0, L_000002b1a8b60440;  1 drivers
L_000002b1a8aff0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac35c0_0 .net/2u *"_ivl_46", 31 0, L_000002b1a8aff0f0;  1 drivers
v000002b1a8ac29e0_0 .net *"_ivl_48", 0 0, L_000002b1a8b5f400;  1 drivers
v000002b1a8ac2b20_0 .net *"_ivl_50", 31 0, L_000002b1a8b5f360;  1 drivers
L_000002b1a8aff138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac2a80_0 .net/2u *"_ivl_54", 31 0, L_000002b1a8aff138;  1 drivers
v000002b1a8ac3fc0_0 .net *"_ivl_56", 0 0, L_000002b1a8b61200;  1 drivers
v000002b1a8ac3160_0 .net *"_ivl_58", 31 0, L_000002b1a8b60800;  1 drivers
v000002b1a8ac3b60_0 .net/s *"_ivl_6", 63 0, L_000002b1a8b60620;  1 drivers
L_000002b1a8afeef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac2e40_0 .net/2u *"_ivl_8", 0 0, L_000002b1a8afeef8;  1 drivers
v000002b1a8ac3660_0 .net "a", 31 0, L_000002b1a8b60580;  alias, 1 drivers
v000002b1a8ac2d00_0 .net "alu_op", 5 0, v000002b1a8ac9b80_0;  alias, 1 drivers
v000002b1a8ac2ee0_0 .net "b", 31 0, L_000002b1a8b60b20;  alias, 1 drivers
v000002b1a8ac3340_0 .net/s "div_signed", 31 0, L_000002b1a8b61020;  1 drivers
v000002b1a8ac3700_0 .net "div_unsigned", 31 0, L_000002b1a8b5fa40;  1 drivers
v000002b1a8ac3c00_0 .net/s "mul_mixed", 63 0, L_000002b1a8b60300;  1 drivers
v000002b1a8ac2bc0_0 .net/s "mul_signed", 63 0, L_000002b1a8b609e0;  1 drivers
v000002b1a8ac2da0_0 .net "mul_unsigned", 63 0, L_000002b1a8b5ff40;  1 drivers
v000002b1a8ac33e0_0 .net/s "rem_signed", 31 0, L_000002b1a8b5f4a0;  1 drivers
v000002b1a8ac3020_0 .net "rem_unsigned", 31 0, L_000002b1a8b5fb80;  1 drivers
v000002b1a8ac2f80_0 .var "result", 31 0;
E_000002b1a8a433e0/0 .event anyedge, v000002b1a8ac2d00_0, v000002b1a8ac3660_0, v000002b1a8ac2ee0_0, v000002b1a8ac2bc0_0;
E_000002b1a8a433e0/1 .event anyedge, v000002b1a8ac3c00_0, v000002b1a8ac2da0_0, v000002b1a8ac3340_0, v000002b1a8ac3700_0;
E_000002b1a8a433e0/2 .event anyedge, v000002b1a8ac33e0_0, v000002b1a8ac3020_0;
E_000002b1a8a433e0 .event/or E_000002b1a8a433e0/0, E_000002b1a8a433e0/1, E_000002b1a8a433e0/2;
L_000002b1a8b5fe00 .extend/s 64, L_000002b1a8b60580;
L_000002b1a8b5f0e0 .extend/s 64, L_000002b1a8b60b20;
L_000002b1a8b609e0 .arith/mult 64, L_000002b1a8b5fe00, L_000002b1a8b5f0e0;
L_000002b1a8b60620 .extend/s 64, L_000002b1a8b60580;
L_000002b1a8b5fd60 .concat [ 32 1 0 0], L_000002b1a8b60b20, L_000002b1a8afeef8;
L_000002b1a8b601c0 .extend/s 64, L_000002b1a8b5fd60;
L_000002b1a8b60300 .arith/mult 64, L_000002b1a8b60620, L_000002b1a8b601c0;
L_000002b1a8b5f540 .concat [ 32 32 0 0], L_000002b1a8b60580, L_000002b1a8afef40;
L_000002b1a8b5f220 .concat [ 32 32 0 0], L_000002b1a8b60b20, L_000002b1a8afef88;
L_000002b1a8b5ff40 .arith/mult 64, L_000002b1a8b5f540, L_000002b1a8b5f220;
L_000002b1a8b60c60 .cmp/eq 32, L_000002b1a8b60b20, L_000002b1a8afefd0;
L_000002b1a8b606c0 .arith/div 32, L_000002b1a8b60580, L_000002b1a8b60b20;
L_000002b1a8b61020 .functor MUXZ 32, L_000002b1a8b606c0, L_000002b1a8aff018, L_000002b1a8b60c60, C4<>;
L_000002b1a8b603a0 .cmp/eq 32, L_000002b1a8b60b20, L_000002b1a8aff060;
L_000002b1a8b60440 .arith/div 32, L_000002b1a8b60580, L_000002b1a8b60b20;
L_000002b1a8b5fa40 .functor MUXZ 32, L_000002b1a8b60440, L_000002b1a8aff0a8, L_000002b1a8b603a0, C4<>;
L_000002b1a8b5f400 .cmp/eq 32, L_000002b1a8b60b20, L_000002b1a8aff0f0;
L_000002b1a8b5f360 .arith/mod 32, L_000002b1a8b60580, L_000002b1a8b60b20;
L_000002b1a8b5f4a0 .functor MUXZ 32, L_000002b1a8b5f360, L_000002b1a8b60580, L_000002b1a8b5f400, C4<>;
L_000002b1a8b61200 .cmp/eq 32, L_000002b1a8b60b20, L_000002b1a8aff138;
L_000002b1a8b60800 .arith/mod 32, L_000002b1a8b60580, L_000002b1a8b60b20;
L_000002b1a8b5fb80 .functor MUXZ 32, L_000002b1a8b60800, L_000002b1a8b60580, L_000002b1a8b61200, C4<>;
S_000002b1a8a8e7a0 .scope module, "u_hazard_unit" "hazard_unit" 11 250, 14 6 0, S_000002b1a8a8e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_mem_read";
    .port_info 8 /INPUT 1 "id_ex_reg_write";
    .port_info 9 /INPUT 5 "ex_mem_rd";
    .port_info 10 /INPUT 1 "ex_mem_reg_write";
    .port_info 11 /INPUT 5 "mem_wb_rd";
    .port_info 12 /INPUT 1 "mem_wb_reg_write";
    .port_info 13 /OUTPUT 2 "forward_a";
    .port_info 14 /OUTPUT 2 "forward_b";
    .port_info 15 /OUTPUT 1 "pc_stall";
    .port_info 16 /OUTPUT 1 "if_id_stall";
    .port_info 17 /OUTPUT 1 "id_ex_stall";
    .port_info 18 /OUTPUT 1 "id_ex_flush";
v000002b1a8ac7b00_0 .net "clk", 0 0, v000002b1a8afaf60_0;  alias, 1 drivers
v000002b1a8ac7f60_0 .net "ex_mem_rd", 4 0, v000002b1a8ac68e0_0;  alias, 1 drivers
v000002b1a8ac71a0_0 .net "ex_mem_reg_write", 0 0, v000002b1a8ac6660_0;  alias, 1 drivers
v000002b1a8ac8000_0 .var "forward_a", 1 0;
v000002b1a8ac7a60_0 .var "forward_b", 1 0;
v000002b1a8ac7740_0 .var "id_ex_flush", 0 0;
v000002b1a8ac7100_0 .net "id_ex_mem_read", 0 0, v000002b1a8aca080_0;  alias, 1 drivers
v000002b1a8ac8820_0 .net "id_ex_rd", 4 0, v000002b1a8ac8dc0_0;  alias, 1 drivers
v000002b1a8ac8500_0 .net "id_ex_reg_write", 0 0, v000002b1a8ac9360_0;  alias, 1 drivers
v000002b1a8ac81e0_0 .net "id_ex_rs1", 4 0, v000002b1a8acaa80_0;  alias, 1 drivers
v000002b1a8ac88c0_0 .net "id_ex_rs2", 4 0, v000002b1a8ac9540_0;  alias, 1 drivers
v000002b1a8ac6fc0_0 .var "id_ex_stall", 0 0;
v000002b1a8ac65c0_0 .net "if_id_rs1", 4 0, L_000002b1a8b60bc0;  1 drivers
v000002b1a8ac7240_0 .net "if_id_rs2", 4 0, L_000002b1a8b61480;  1 drivers
v000002b1a8ac6340_0 .var "if_id_stall", 0 0;
v000002b1a8ac80a0_0 .net "mem_wb_rd", 4 0, v000002b1a8acdf00_0;  alias, 1 drivers
v000002b1a8ac63e0_0 .net "mem_wb_reg_write", 0 0, v000002b1a8acdfa0_0;  alias, 1 drivers
v000002b1a8ac6840_0 .var "pc_stall", 0 0;
v000002b1a8ac72e0_0 .net "rst_n", 0 0, v000002b1a8af8940_0;  alias, 1 drivers
E_000002b1a8a438a0 .event anyedge, v000002b1a8ac7920_0, v000002b1a8ac6200_0, v000002b1a8ac65c0_0, v000002b1a8ac7240_0;
E_000002b1a8a42e60/0 .event anyedge, v000002b1a8ac6660_0, v000002b1a8ac68e0_0, v000002b1a8ac74c0_0, v000002b1a8ac63e0_0;
E_000002b1a8a42e60/1 .event anyedge, v000002b1a8ac80a0_0;
E_000002b1a8a42e60 .event/or E_000002b1a8a42e60/0, E_000002b1a8a42e60/1;
E_000002b1a8a433a0/0 .event anyedge, v000002b1a8ac6660_0, v000002b1a8ac68e0_0, v000002b1a8ac7380_0, v000002b1a8ac63e0_0;
E_000002b1a8a433a0/1 .event anyedge, v000002b1a8ac80a0_0;
E_000002b1a8a433a0 .event/or E_000002b1a8a433a0/0, E_000002b1a8a433a0/1;
S_000002b1a8a8e2f0 .scope module, "u_id_stage" "id_stage" 11 119, 15 6 0, S_000002b1a8a8e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "rs1_data";
    .port_info 6 /INPUT 32 "rs2_data";
    .port_info 7 /OUTPUT 5 "rs1_addr";
    .port_info 8 /OUTPUT 5 "rs2_addr";
    .port_info 9 /INPUT 32 "forward_mem_data";
    .port_info 10 /INPUT 32 "forward_wb_data";
    .port_info 11 /INPUT 2 "forward_a_sel";
    .port_info 12 /INPUT 2 "forward_b_sel";
    .port_info 13 /INPUT 1 "stall";
    .port_info 14 /OUTPUT 32 "pc_out";
    .port_info 15 /OUTPUT 32 "pc_plus4_out";
    .port_info 16 /OUTPUT 32 "rs1_data_out";
    .port_info 17 /OUTPUT 32 "rs2_data_out";
    .port_info 18 /OUTPUT 32 "imm_out";
    .port_info 19 /OUTPUT 5 "rs1_addr_out";
    .port_info 20 /OUTPUT 5 "rs2_addr_out";
    .port_info 21 /OUTPUT 5 "rd_addr_out";
    .port_info 22 /OUTPUT 6 "alu_op_out";
    .port_info 23 /OUTPUT 1 "alu_src_a_out";
    .port_info 24 /OUTPUT 1 "alu_src_b_out";
    .port_info 25 /OUTPUT 1 "mem_read_out";
    .port_info 26 /OUTPUT 1 "mem_write_out";
    .port_info 27 /OUTPUT 1 "mem_to_reg_out";
    .port_info 28 /OUTPUT 1 "reg_write_out";
    .port_info 29 /OUTPUT 1 "branch_out";
    .port_info 30 /OUTPUT 1 "jump_out";
    .port_info 31 /OUTPUT 1 "is_ecall";
    .port_info 32 /OUTPUT 1 "is_ebreak";
L_000002b1a8afed00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac90e0_0 .net/2u *"_ivl_10", 1 0, L_000002b1a8afed00;  1 drivers
v000002b1a8aca300_0 .net *"_ivl_12", 0 0, L_000002b1a8b5cd40;  1 drivers
v000002b1a8ac9900_0 .net *"_ivl_14", 31 0, L_000002b1a8b5cac0;  1 drivers
L_000002b1a8afed48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002b1a8aca3a0_0 .net/2u *"_ivl_18", 1 0, L_000002b1a8afed48;  1 drivers
v000002b1a8ac97c0_0 .net *"_ivl_20", 0 0, L_000002b1a8b5cc00;  1 drivers
L_000002b1a8afed90 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002b1a8ac9cc0_0 .net/2u *"_ivl_22", 1 0, L_000002b1a8afed90;  1 drivers
v000002b1a8ac8be0_0 .net *"_ivl_24", 0 0, L_000002b1a8b5cde0;  1 drivers
v000002b1a8acaee0_0 .net *"_ivl_26", 31 0, L_000002b1a8b5ce80;  1 drivers
L_000002b1a8afecb8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002b1a8aca800_0 .net/2u *"_ivl_6", 1 0, L_000002b1a8afecb8;  1 drivers
v000002b1a8ac92c0_0 .net *"_ivl_8", 0 0, L_000002b1a8b5e640;  1 drivers
v000002b1a8ac9c20_0 .net "alu_op_ctrl", 5 0, v000002b1a8ac77e0_0;  1 drivers
v000002b1a8ac9b80_0 .var "alu_op_out", 5 0;
v000002b1a8ac9720_0 .net "alu_src_a_ctrl", 0 0, v000002b1a8ac8460_0;  1 drivers
v000002b1a8ac9860_0 .var "alu_src_a_out", 0 0;
v000002b1a8ac95e0_0 .net "alu_src_b_ctrl", 0 0, v000002b1a8ac79c0_0;  1 drivers
v000002b1a8acac60_0 .var "alu_src_b_out", 0 0;
v000002b1a8aca260_0 .net "branch_ctrl", 0 0, v000002b1a8ac7ba0_0;  1 drivers
v000002b1a8aca8a0_0 .var "branch_out", 0 0;
v000002b1a8ac9ae0_0 .net "clk", 0 0, v000002b1a8afaf60_0;  alias, 1 drivers
v000002b1a8acb020_0 .net "forward_a_sel", 1 0, v000002b1a8ac8000_0;  alias, 1 drivers
v000002b1a8aca620_0 .net "forward_b_sel", 1 0, v000002b1a8ac7a60_0;  alias, 1 drivers
v000002b1a8aca440_0 .net "forward_mem_data", 31 0, v000002b1a8ac8280_0;  alias, 1 drivers
v000002b1a8ac99a0_0 .net "forward_wb_data", 31 0, L_000002b1a8b613e0;  alias, 1 drivers
v000002b1a8ac9040_0 .var "imm", 31 0;
v000002b1a8ac8a00_0 .var "imm_out", 31 0;
v000002b1a8ac9d60_0 .net "imm_sel", 2 0, v000002b1a8aca1c0_0;  1 drivers
v000002b1a8ac9e00_0 .net "instr", 31 0, v000002b1a8acd320_0;  alias, 1 drivers
v000002b1a8ac9ea0_0 .net "is_ebreak", 0 0, v000002b1a8ac9680_0;  1 drivers
v000002b1a8ac9f40_0 .net "is_ecall", 0 0, v000002b1a8acae40_0;  1 drivers
v000002b1a8aca4e0_0 .net "jump_ctrl", 0 0, v000002b1a8ac8960_0;  1 drivers
v000002b1a8aca580_0 .var "jump_out", 0 0;
v000002b1a8ac8e60_0 .net "mem_read_ctrl", 0 0, v000002b1a8ac8aa0_0;  1 drivers
v000002b1a8aca080_0 .var "mem_read_out", 0 0;
v000002b1a8ac8c80_0 .net "mem_to_reg_ctrl", 0 0, v000002b1a8ac9220_0;  1 drivers
v000002b1a8acaf80_0 .var "mem_to_reg_out", 0 0;
v000002b1a8aca120_0 .net "mem_write_ctrl", 0 0, v000002b1a8acabc0_0;  1 drivers
v000002b1a8aca6c0_0 .var "mem_write_out", 0 0;
v000002b1a8acb0c0_0 .net "pc", 31 0, v000002b1a8acc880_0;  alias, 1 drivers
v000002b1a8acad00_0 .var "pc_out", 31 0;
v000002b1a8aca760_0 .net "pc_plus4", 31 0, v000002b1a8acc9c0_0;  alias, 1 drivers
v000002b1a8aca940_0 .var "pc_plus4_out", 31 0;
v000002b1a8ac8f00_0 .net "rd_addr", 4 0, L_000002b1a8b5ca20;  1 drivers
v000002b1a8ac8dc0_0 .var "rd_addr_out", 4 0;
v000002b1a8ac9180_0 .net "reg_write_ctrl", 0 0, v000002b1a8ac9fe0_0;  1 drivers
v000002b1a8ac9360_0 .var "reg_write_out", 0 0;
v000002b1a8aca9e0_0 .net "rs1_addr", 4 0, L_000002b1a8b5e320;  alias, 1 drivers
v000002b1a8acaa80_0 .var "rs1_addr_out", 4 0;
v000002b1a8acada0_0 .net "rs1_data", 31 0, L_000002b1a8b61660;  alias, 1 drivers
v000002b1a8ac8d20_0 .net "rs1_data_fwd", 31 0, L_000002b1a8b5cb60;  1 drivers
v000002b1a8ac9400_0 .var "rs1_data_out", 31 0;
v000002b1a8ac94a0_0 .net "rs2_addr", 4 0, L_000002b1a8b5e3c0;  alias, 1 drivers
v000002b1a8ac9540_0 .var "rs2_addr_out", 4 0;
v000002b1a8acb200_0 .net "rs2_data", 31 0, L_000002b1a8b60a80;  alias, 1 drivers
v000002b1a8acbb60_0 .net "rs2_data_fwd", 31 0, L_000002b1a8b5cf20;  1 drivers
v000002b1a8acb3e0_0 .var "rs2_data_out", 31 0;
v000002b1a8acbd40_0 .net "rst_n", 0 0, v000002b1a8af8940_0;  alias, 1 drivers
v000002b1a8acbac0_0 .net "stall", 0 0, v000002b1a8ac6340_0;  alias, 1 drivers
E_000002b1a8a43560 .event anyedge, v000002b1a8aca1c0_0, v000002b1a8ac8b40_0;
L_000002b1a8b5e320 .part v000002b1a8acd320_0, 15, 5;
L_000002b1a8b5e3c0 .part v000002b1a8acd320_0, 20, 5;
L_000002b1a8b5ca20 .part v000002b1a8acd320_0, 7, 5;
L_000002b1a8b5e640 .cmp/eq 2, v000002b1a8ac8000_0, L_000002b1a8afecb8;
L_000002b1a8b5cd40 .cmp/eq 2, v000002b1a8ac8000_0, L_000002b1a8afed00;
L_000002b1a8b5cac0 .functor MUXZ 32, L_000002b1a8b61660, L_000002b1a8b613e0, L_000002b1a8b5cd40, C4<>;
L_000002b1a8b5cb60 .functor MUXZ 32, L_000002b1a8b5cac0, v000002b1a8ac8280_0, L_000002b1a8b5e640, C4<>;
L_000002b1a8b5cc00 .cmp/eq 2, v000002b1a8ac7a60_0, L_000002b1a8afed48;
L_000002b1a8b5cde0 .cmp/eq 2, v000002b1a8ac7a60_0, L_000002b1a8afed90;
L_000002b1a8b5ce80 .functor MUXZ 32, L_000002b1a8b60a80, L_000002b1a8b613e0, L_000002b1a8b5cde0, C4<>;
L_000002b1a8b5cf20 .functor MUXZ 32, L_000002b1a8b5ce80, v000002b1a8ac8280_0, L_000002b1a8b5cc00, C4<>;
S_000002b1a8a8e160 .scope module, "ctrl" "control_unit" 15 100, 16 6 0, S_000002b1a8a8e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 6 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src_a";
    .port_info 3 /OUTPUT 1 "alu_src_b";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "imm_sel";
    .port_info 11 /OUTPUT 1 "is_ecall";
    .port_info 12 /OUTPUT 1 "is_ebreak";
P_000002b1a88ebf30 .param/l "IMM_B" 1 16 44, C4<010>;
P_000002b1a88ebf68 .param/l "IMM_I" 1 16 42, C4<000>;
P_000002b1a88ebfa0 .param/l "IMM_J" 1 16 46, C4<100>;
P_000002b1a88ebfd8 .param/l "IMM_S" 1 16 43, C4<001>;
P_000002b1a88ec010 .param/l "IMM_U" 1 16 45, C4<011>;
P_000002b1a88ec048 .param/l "OPCODE_AUIPC" 1 16 35, C4<0010111>;
P_000002b1a88ec080 .param/l "OPCODE_BRANCH" 1 16 38, C4<1100011>;
P_000002b1a88ec0b8 .param/l "OPCODE_JAL" 1 16 36, C4<1101111>;
P_000002b1a88ec0f0 .param/l "OPCODE_JALR" 1 16 37, C4<1100111>;
P_000002b1a88ec128 .param/l "OPCODE_LOAD" 1 16 30, C4<0000011>;
P_000002b1a88ec160 .param/l "OPCODE_LUI" 1 16 34, C4<0110111>;
P_000002b1a88ec198 .param/l "OPCODE_OP" 1 16 33, C4<0110011>;
P_000002b1a88ec1d0 .param/l "OPCODE_OP_IMM" 1 16 32, C4<0010011>;
P_000002b1a88ec208 .param/l "OPCODE_STORE" 1 16 31, C4<0100011>;
P_000002b1a88ec240 .param/l "OPCODE_SYSTEM" 1 16 39, C4<1110011>;
v000002b1a8ac77e0_0 .var "alu_op", 5 0;
v000002b1a8ac8460_0 .var "alu_src_a", 0 0;
v000002b1a8ac79c0_0 .var "alu_src_b", 0 0;
v000002b1a8ac7ba0_0 .var "branch", 0 0;
v000002b1a8ac9a40_0 .net "funct3", 2 0, L_000002b1a8b5ffe0;  1 drivers
v000002b1a8acab20_0 .net "funct7", 6 0, L_000002b1a8b60260;  1 drivers
v000002b1a8aca1c0_0 .var "imm_sel", 2 0;
v000002b1a8ac8b40_0 .net "instr", 31 0, v000002b1a8acd320_0;  alias, 1 drivers
v000002b1a8ac9680_0 .var "is_ebreak", 0 0;
v000002b1a8acae40_0 .var "is_ecall", 0 0;
v000002b1a8ac8960_0 .var "jump", 0 0;
v000002b1a8ac8aa0_0 .var "mem_read", 0 0;
v000002b1a8ac9220_0 .var "mem_to_reg", 0 0;
v000002b1a8acabc0_0 .var "mem_write", 0 0;
v000002b1a8ac8fa0_0 .net "opcode", 6 0, L_000002b1a8b5cfc0;  1 drivers
v000002b1a8ac9fe0_0 .var "reg_write", 0 0;
E_000002b1a8a435a0 .event anyedge, v000002b1a8ac8fa0_0, v000002b1a8ac9a40_0, v000002b1a8acab20_0, v000002b1a8ac8b40_0;
L_000002b1a8b5cfc0 .part v000002b1a8acd320_0, 0, 7;
L_000002b1a8b5ffe0 .part v000002b1a8acd320_0, 12, 3;
L_000002b1a8b60260 .part v000002b1a8acd320_0, 25, 7;
S_000002b1a8a8e480 .scope module, "u_if_stage" "if_stage_bp" 11 99, 17 6 0, S_000002b1a8a8e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /INPUT 1 "branch_valid";
    .port_info 6 /INPUT 32 "branch_pc";
    .port_info 7 /INPUT 1 "branch_taken";
    .port_info 8 /INPUT 32 "branch_target";
    .port_info 9 /OUTPUT 32 "imem_addr";
    .port_info 10 /INPUT 32 "imem_data";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "pc_plus4_out";
    .port_info 13 /OUTPUT 32 "instr_out";
    .port_info 14 /OUTPUT 1 "predict_taken_out";
    .port_info 15 /OUTPUT 32 "predict_target_out";
L_000002b1a8b57330 .functor AND 1, v000002b1a8acbc00_0, v000002b1a8acc920_0, C4<1>, C4<1>;
L_000002b1a8b574f0 .functor BUFZ 32, v000002b1a8acd000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b1a8acb8e0_0 .net *"_ivl_1", 0 0, L_000002b1a8b57330;  1 drivers
L_000002b1a8afeb98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002b1a8acbca0_0 .net/2u *"_ivl_4", 31 0, L_000002b1a8afeb98;  1 drivers
v000002b1a8acc100_0 .net "branch_pc", 31 0, L_000002b1a8b5c8e0;  1 drivers
v000002b1a8accba0_0 .net "branch_taken", 0 0, L_000002b1a8b57bf0;  alias, 1 drivers
v000002b1a8acc560_0 .net "branch_target", 31 0, v000002b1a8ac8640_0;  alias, 1 drivers
v000002b1a8acd8c0_0 .net "branch_valid", 0 0, L_000002b1a8b57bf0;  alias, 1 drivers
v000002b1a8accce0_0 .net "clk", 0 0, v000002b1a8afaf60_0;  alias, 1 drivers
v000002b1a8acb340_0 .net "imem_addr", 31 0, L_000002b1a8b574f0;  alias, 1 drivers
v000002b1a8acbde0_0 .net "imem_data", 31 0, L_000002b1a8b56d80;  alias, 1 drivers
v000002b1a8acd320_0 .var "instr_out", 31 0;
v000002b1a8acbf20_0 .net "pc", 31 0, v000002b1a8acd000_0;  1 drivers
v000002b1a8acc7e0_0 .net "pc_next", 31 0, L_000002b1a8b5e5a0;  1 drivers
v000002b1a8acc880_0 .var "pc_out", 31 0;
v000002b1a8acbfc0_0 .net "pc_plus4", 31 0, L_000002b1a8b5d240;  1 drivers
v000002b1a8acc9c0_0 .var "pc_plus4_out", 31 0;
v000002b1a8acca60_0 .net "pc_predicted", 31 0, L_000002b1a8b5dec0;  1 drivers
v000002b1a8acd000_0 .var "pc_reg", 31 0;
v000002b1a8acd820_0 .net "pc_src", 0 0, L_000002b1a8b56840;  alias, 1 drivers
v000002b1a8acc240_0 .net "pc_stall", 0 0, v000002b1a8ac6840_0;  alias, 1 drivers
v000002b1a8accd80_0 .net "pc_target", 31 0, L_000002b1a8b57020;  alias, 1 drivers
v000002b1a8acb160_0 .net "predict_taken", 0 0, v000002b1a8acc920_0;  1 drivers
v000002b1a8acc380_0 .var "predict_taken_out", 0 0;
v000002b1a8acd640_0 .net "predict_target", 31 0, v000002b1a8acba20_0;  1 drivers
v000002b1a8acc6a0_0 .var "predict_target_out", 31 0;
v000002b1a8acd140_0 .net "predict_valid", 0 0, v000002b1a8acbc00_0;  1 drivers
v000002b1a8accec0_0 .net "rst_n", 0 0, v000002b1a8af8940_0;  alias, 1 drivers
L_000002b1a8b5dec0 .functor MUXZ 32, L_000002b1a8b5d240, v000002b1a8acba20_0, L_000002b1a8b57330, C4<>;
L_000002b1a8b5d240 .arith/sum 32, v000002b1a8acd000_0, L_000002b1a8afeb98;
L_000002b1a8b5e5a0 .functor MUXZ 32, L_000002b1a8b5dec0, L_000002b1a8b57020, L_000002b1a8b56840, C4<>;
S_000002b1a8ae5e20 .scope module, "u_bp" "branch_predictor" 17 66, 18 6 0, S_000002b1a8a8e480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_target";
    .port_info 5 /OUTPUT 1 "predict_valid";
    .port_info 6 /INPUT 1 "branch_valid";
    .port_info 7 /INPUT 32 "branch_pc";
    .port_info 8 /INPUT 1 "branch_taken";
    .port_info 9 /INPUT 32 "branch_target";
    .port_info 10 /INPUT 1 "branch_is_cond";
P_000002b1a88ec280 .param/l "ADDR_WIDTH" 0 18 8, +C4<00000000000000000000000000100000>;
P_000002b1a88ec2b8 .param/l "BTB_ENTRIES" 0 18 7, +C4<00000000000000000000000000001000>;
P_000002b1a88ec2f0 .param/l "STRONGLY_NOT_TAKEN" 1 18 28, C4<00>;
P_000002b1a88ec328 .param/l "STRONGLY_TAKEN" 1 18 31, C4<11>;
P_000002b1a88ec360 .param/l "WEAKLY_NOT_TAKEN" 1 18 29, C4<01>;
P_000002b1a88ec398 .param/l "WEAKLY_TAKEN" 1 18 30, C4<10>;
v000002b1a8acbe80_0 .net *"_ivl_3", 26 0, L_000002b1a8b5e6e0;  1 drivers
L_000002b1a8afebe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b1a8acc2e0_0 .net *"_ivl_7", 4 0, L_000002b1a8afebe0;  1 drivers
v000002b1a8acd280 .array "bht", 7 0, 1 0;
L_000002b1a8afec28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002b1a8accc40_0 .net "branch_is_cond", 0 0, L_000002b1a8afec28;  1 drivers
v000002b1a8acb980_0 .net "branch_pc", 31 0, L_000002b1a8b5c8e0;  alias, 1 drivers
v000002b1a8acd5a0_0 .net "branch_taken", 0 0, L_000002b1a8b57bf0;  alias, 1 drivers
v000002b1a8accb00_0 .net "branch_target", 31 0, v000002b1a8ac8640_0;  alias, 1 drivers
v000002b1a8accf60_0 .net "branch_valid", 0 0, L_000002b1a8b57bf0;  alias, 1 drivers
v000002b1a8acc1a0 .array "btb_tag", 7 0, 31 0;
v000002b1a8acc740 .array "btb_target", 7 0, 31 0;
v000002b1a8acce20 .array "btb_valid", 7 0, 0 0;
v000002b1a8acc600_0 .net "clk", 0 0, v000002b1a8afaf60_0;  alias, 1 drivers
v000002b1a8acb480_0 .var/i "i", 31 0;
v000002b1a8acd0a0_0 .net "pc", 31 0, v000002b1a8acd000_0;  alias, 1 drivers
v000002b1a8acd460_0 .net "pc_index", 2 0, L_000002b1a8b5edc0;  1 drivers
v000002b1a8acb520_0 .net "pc_tag", 31 0, L_000002b1a8b5df60;  1 drivers
v000002b1a8acc920_0 .var "predict_taken", 0 0;
v000002b1a8acba20_0 .var "predict_target", 31 0;
v000002b1a8acbc00_0 .var "predict_valid", 0 0;
v000002b1a8acd6e0_0 .net "rst_n", 0 0, v000002b1a8af8940_0;  alias, 1 drivers
v000002b1a8acce20_0 .array/port v000002b1a8acce20, 0;
v000002b1a8acce20_1 .array/port v000002b1a8acce20, 1;
v000002b1a8acce20_2 .array/port v000002b1a8acce20, 2;
E_000002b1a8a439e0/0 .event anyedge, v000002b1a8acd460_0, v000002b1a8acce20_0, v000002b1a8acce20_1, v000002b1a8acce20_2;
v000002b1a8acce20_3 .array/port v000002b1a8acce20, 3;
v000002b1a8acce20_4 .array/port v000002b1a8acce20, 4;
v000002b1a8acce20_5 .array/port v000002b1a8acce20, 5;
v000002b1a8acce20_6 .array/port v000002b1a8acce20, 6;
E_000002b1a8a439e0/1 .event anyedge, v000002b1a8acce20_3, v000002b1a8acce20_4, v000002b1a8acce20_5, v000002b1a8acce20_6;
v000002b1a8acce20_7 .array/port v000002b1a8acce20, 7;
v000002b1a8acc1a0_0 .array/port v000002b1a8acc1a0, 0;
v000002b1a8acc1a0_1 .array/port v000002b1a8acc1a0, 1;
v000002b1a8acc1a0_2 .array/port v000002b1a8acc1a0, 2;
E_000002b1a8a439e0/2 .event anyedge, v000002b1a8acce20_7, v000002b1a8acc1a0_0, v000002b1a8acc1a0_1, v000002b1a8acc1a0_2;
v000002b1a8acc1a0_3 .array/port v000002b1a8acc1a0, 3;
v000002b1a8acc1a0_4 .array/port v000002b1a8acc1a0, 4;
v000002b1a8acc1a0_5 .array/port v000002b1a8acc1a0, 5;
v000002b1a8acc1a0_6 .array/port v000002b1a8acc1a0, 6;
E_000002b1a8a439e0/3 .event anyedge, v000002b1a8acc1a0_3, v000002b1a8acc1a0_4, v000002b1a8acc1a0_5, v000002b1a8acc1a0_6;
v000002b1a8acc1a0_7 .array/port v000002b1a8acc1a0, 7;
v000002b1a8acc740_0 .array/port v000002b1a8acc740, 0;
v000002b1a8acc740_1 .array/port v000002b1a8acc740, 1;
E_000002b1a8a439e0/4 .event anyedge, v000002b1a8acc1a0_7, v000002b1a8acb520_0, v000002b1a8acc740_0, v000002b1a8acc740_1;
v000002b1a8acc740_2 .array/port v000002b1a8acc740, 2;
v000002b1a8acc740_3 .array/port v000002b1a8acc740, 3;
v000002b1a8acc740_4 .array/port v000002b1a8acc740, 4;
v000002b1a8acc740_5 .array/port v000002b1a8acc740, 5;
E_000002b1a8a439e0/5 .event anyedge, v000002b1a8acc740_2, v000002b1a8acc740_3, v000002b1a8acc740_4, v000002b1a8acc740_5;
v000002b1a8acc740_6 .array/port v000002b1a8acc740, 6;
v000002b1a8acc740_7 .array/port v000002b1a8acc740, 7;
v000002b1a8acd280_0 .array/port v000002b1a8acd280, 0;
v000002b1a8acd280_1 .array/port v000002b1a8acd280, 1;
E_000002b1a8a439e0/6 .event anyedge, v000002b1a8acc740_6, v000002b1a8acc740_7, v000002b1a8acd280_0, v000002b1a8acd280_1;
v000002b1a8acd280_2 .array/port v000002b1a8acd280, 2;
v000002b1a8acd280_3 .array/port v000002b1a8acd280, 3;
v000002b1a8acd280_4 .array/port v000002b1a8acd280, 4;
v000002b1a8acd280_5 .array/port v000002b1a8acd280, 5;
E_000002b1a8a439e0/7 .event anyedge, v000002b1a8acd280_2, v000002b1a8acd280_3, v000002b1a8acd280_4, v000002b1a8acd280_5;
v000002b1a8acd280_6 .array/port v000002b1a8acd280, 6;
v000002b1a8acd280_7 .array/port v000002b1a8acd280, 7;
E_000002b1a8a439e0/8 .event anyedge, v000002b1a8acd280_6, v000002b1a8acd280_7;
E_000002b1a8a439e0 .event/or E_000002b1a8a439e0/0, E_000002b1a8a439e0/1, E_000002b1a8a439e0/2, E_000002b1a8a439e0/3, E_000002b1a8a439e0/4, E_000002b1a8a439e0/5, E_000002b1a8a439e0/6, E_000002b1a8a439e0/7, E_000002b1a8a439e0/8;
L_000002b1a8b5edc0 .part v000002b1a8acd000_0, 2, 3;
L_000002b1a8b5e6e0 .part v000002b1a8acd000_0, 5, 27;
L_000002b1a8b5df60 .concat [ 27 5 0 0], L_000002b1a8b5e6e0, L_000002b1a8afebe0;
S_000002b1a8ae5c90 .scope module, "u_mem_stage" "mem_stage" 11 193, 19 6 0, S_000002b1a8a8e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /OUTPUT 32 "dmem_addr";
    .port_info 11 /OUTPUT 32 "dmem_wdata";
    .port_info 12 /INPUT 32 "dmem_rdata";
    .port_info 13 /OUTPUT 1 "dmem_we";
    .port_info 14 /OUTPUT 1 "dmem_re";
    .port_info 15 /OUTPUT 32 "pc_plus4_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mem_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
L_000002b1a8b56a70 .functor BUFZ 32, v000002b1a8ac8280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b1a8b571e0 .functor BUFZ 32, v000002b1a8ac85a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b1a8b572c0 .functor BUFZ 1, v000002b1a8ac7d80_0, C4<0>, C4<0>, C4<0>;
L_000002b1a8b56450 .functor BUFZ 1, v000002b1a8ac67a0_0, C4<0>, C4<0>, C4<0>;
v000002b1a8acc420_0 .net "alu_result", 31 0, v000002b1a8ac8280_0;  alias, 1 drivers
v000002b1a8acd3c0_0 .var "alu_result_out", 31 0;
v000002b1a8acc060_0 .net "clk", 0 0, v000002b1a8afaf60_0;  alias, 1 drivers
v000002b1a8acc4c0_0 .net "dmem_addr", 31 0, L_000002b1a8b56a70;  alias, 1 drivers
v000002b1a8acd1e0_0 .net "dmem_rdata", 31 0, L_000002b1a8b57480;  alias, 1 drivers
v000002b1a8acd500_0 .net "dmem_re", 0 0, L_000002b1a8b56450;  alias, 1 drivers
v000002b1a8acd780_0 .net "dmem_wdata", 31 0, L_000002b1a8b571e0;  alias, 1 drivers
v000002b1a8acb5c0_0 .net "dmem_we", 0 0, L_000002b1a8b572c0;  alias, 1 drivers
v000002b1a8acb2a0_0 .var "mem_data_out", 31 0;
v000002b1a8acb660_0 .net "mem_read", 0 0, v000002b1a8ac67a0_0;  alias, 1 drivers
v000002b1a8acb700_0 .net "mem_to_reg", 0 0, v000002b1a8ac6d40_0;  alias, 1 drivers
v000002b1a8acb7a0_0 .var "mem_to_reg_out", 0 0;
v000002b1a8acb840_0 .net "mem_write", 0 0, v000002b1a8ac7d80_0;  alias, 1 drivers
v000002b1a8ace040_0 .net "pc_plus4", 31 0, v000002b1a8ac7ce0_0;  alias, 1 drivers
v000002b1a8acde60_0 .var "pc_plus4_out", 31 0;
v000002b1a8acdc80_0 .net "rd_addr", 4 0, v000002b1a8ac68e0_0;  alias, 1 drivers
v000002b1a8acdf00_0 .var "rd_addr_out", 4 0;
v000002b1a8acdb40_0 .net "reg_write", 0 0, v000002b1a8ac6660_0;  alias, 1 drivers
v000002b1a8acdfa0_0 .var "reg_write_out", 0 0;
v000002b1a8acd960_0 .net "rs2_data", 31 0, v000002b1a8ac85a0_0;  alias, 1 drivers
v000002b1a8acddc0_0 .net "rst_n", 0 0, v000002b1a8af8940_0;  alias, 1 drivers
S_000002b1a8ae5970 .scope module, "u_regfile" "regfile" 11 237, 20 6 0, S_000002b1a8a8e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_000002b1a8aff1c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b1a8acdaa0_0 .net/2u *"_ivl_0", 4 0, L_000002b1a8aff1c8;  1 drivers
L_000002b1a8aff258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8acdbe0_0 .net *"_ivl_11", 1 0, L_000002b1a8aff258;  1 drivers
L_000002b1a8aff2a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b1a8acdd20_0 .net/2u *"_ivl_14", 4 0, L_000002b1a8aff2a0;  1 drivers
v000002b1a8afd8a0_0 .net *"_ivl_16", 0 0, L_000002b1a8b5f5e0;  1 drivers
L_000002b1a8aff2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8afdd00_0 .net/2u *"_ivl_18", 31 0, L_000002b1a8aff2e8;  1 drivers
v000002b1a8afde40_0 .net *"_ivl_2", 0 0, L_000002b1a8b5fc20;  1 drivers
v000002b1a8afd940_0 .net *"_ivl_20", 31 0, L_000002b1a8b610c0;  1 drivers
v000002b1a8afdee0_0 .net *"_ivl_22", 6 0, L_000002b1a8b60080;  1 drivers
L_000002b1a8aff330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b1a8afdc60_0 .net *"_ivl_25", 1 0, L_000002b1a8aff330;  1 drivers
L_000002b1a8aff210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b1a8afdf80_0 .net/2u *"_ivl_4", 31 0, L_000002b1a8aff210;  1 drivers
v000002b1a8afdda0_0 .net *"_ivl_6", 31 0, L_000002b1a8b61340;  1 drivers
v000002b1a8afd9e0_0 .net *"_ivl_8", 6 0, L_000002b1a8b60940;  1 drivers
v000002b1a8afda80_0 .net "clk", 0 0, v000002b1a8afaf60_0;  alias, 1 drivers
v000002b1a8afdb20_0 .var/i "i", 31 0;
v000002b1a8afdbc0_0 .net "rd_addr", 4 0, L_000002b1a8b560d0;  alias, 1 drivers
v000002b1a8af8260_0 .net "rd_data", 31 0, L_000002b1a8b613e0;  alias, 1 drivers
v000002b1a8af6b40 .array "registers", 31 0, 31 0;
v000002b1a8af7680_0 .net "rs1_addr", 4 0, L_000002b1a8b5e320;  alias, 1 drivers
v000002b1a8af77c0_0 .net "rs1_data", 31 0, L_000002b1a8b61660;  alias, 1 drivers
v000002b1a8af6e60_0 .net "rs2_addr", 4 0, L_000002b1a8b5e3c0;  alias, 1 drivers
v000002b1a8af7860_0 .net "rs2_data", 31 0, L_000002b1a8b60a80;  alias, 1 drivers
v000002b1a8af79a0_0 .net "rst_n", 0 0, v000002b1a8af8940_0;  alias, 1 drivers
v000002b1a8af7c20_0 .net "we", 0 0, L_000002b1a8b573a0;  alias, 1 drivers
L_000002b1a8b5fc20 .cmp/eq 5, L_000002b1a8b5e320, L_000002b1a8aff1c8;
L_000002b1a8b61340 .array/port v000002b1a8af6b40, L_000002b1a8b60940;
L_000002b1a8b60940 .concat [ 5 2 0 0], L_000002b1a8b5e320, L_000002b1a8aff258;
L_000002b1a8b61660 .functor MUXZ 32, L_000002b1a8b61340, L_000002b1a8aff210, L_000002b1a8b5fc20, C4<>;
L_000002b1a8b5f5e0 .cmp/eq 5, L_000002b1a8b5e3c0, L_000002b1a8aff2a0;
L_000002b1a8b610c0 .array/port v000002b1a8af6b40, L_000002b1a8b60080;
L_000002b1a8b60080 .concat [ 5 2 0 0], L_000002b1a8b5e3c0, L_000002b1a8aff330;
L_000002b1a8b60a80 .functor MUXZ 32, L_000002b1a8b610c0, L_000002b1a8aff2e8, L_000002b1a8b5f5e0, C4<>;
S_000002b1a8ae5330 .scope module, "u_wb_stage" "wb_stage" 11 218, 21 6 0, S_000002b1a8a8e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_to_reg";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 5 "wb_rd_addr";
    .port_info 9 /OUTPUT 32 "wb_rd_data";
    .port_info 10 /OUTPUT 1 "wb_reg_write";
L_000002b1a8b560d0 .functor BUFZ 5, v000002b1a8acdf00_0, C4<00000>, C4<00000>, C4<00000>;
L_000002b1a8b573a0 .functor BUFZ 1, v000002b1a8acdfa0_0, C4<0>, C4<0>, C4<0>;
L_000002b1a8aff180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b1a8af7040_0 .net/2u *"_ivl_0", 4 0, L_000002b1a8aff180;  1 drivers
v000002b1a8af7e00_0 .net *"_ivl_2", 0 0, L_000002b1a8b608a0;  1 drivers
v000002b1a8af6dc0_0 .net *"_ivl_4", 31 0, L_000002b1a8b612a0;  1 drivers
v000002b1a8af6f00_0 .net "alu_result", 31 0, v000002b1a8acd3c0_0;  alias, 1 drivers
v000002b1a8af6d20_0 .net "clk", 0 0, v000002b1a8afaf60_0;  alias, 1 drivers
v000002b1a8af8300_0 .net "mem_data", 31 0, v000002b1a8acb2a0_0;  alias, 1 drivers
v000002b1a8af7900_0 .net "mem_to_reg", 0 0, v000002b1a8acb7a0_0;  alias, 1 drivers
v000002b1a8af7a40_0 .net "pc_plus4", 31 0, v000002b1a8acde60_0;  alias, 1 drivers
v000002b1a8af81c0_0 .net "rd_addr", 4 0, v000002b1a8acdf00_0;  alias, 1 drivers
v000002b1a8af8580_0 .net "reg_write", 0 0, v000002b1a8acdfa0_0;  alias, 1 drivers
v000002b1a8af60a0_0 .net "rst_n", 0 0, v000002b1a8af8940_0;  alias, 1 drivers
v000002b1a8af6fa0_0 .net "wb_rd_addr", 4 0, L_000002b1a8b560d0;  alias, 1 drivers
v000002b1a8af6960_0 .net "wb_rd_data", 31 0, L_000002b1a8b613e0;  alias, 1 drivers
v000002b1a8af83a0_0 .net "wb_reg_write", 0 0, L_000002b1a8b573a0;  alias, 1 drivers
L_000002b1a8b608a0 .cmp/eq 5, v000002b1a8acdf00_0, L_000002b1a8aff180;
L_000002b1a8b612a0 .functor MUXZ 32, v000002b1a8acd3c0_0, v000002b1a8acde60_0, L_000002b1a8b608a0, C4<>;
L_000002b1a8b613e0 .functor MUXZ 32, L_000002b1a8b612a0, v000002b1a8acb2a0_0, v000002b1a8acb7a0_0, C4<>;
    .scope S_000002b1a8a50ba0;
T_3 ;
    %wait E_000002b1a8a42460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8aa89d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8a8a120_0, 0, 1;
    %load/vec4 v000002b1a8a8abc0_0;
    %store/vec4 v000002b1a8aa8890_0, 0, 32;
    %load/vec4 v000002b1a8a8a4e0_0;
    %load/vec4 v000002b1a8aa9010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8aa89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8a8a120_0, 0, 1;
    %load/vec4 v000002b1a8aaa190_0;
    %store/vec4 v000002b1a8aa8890_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002b1a8a8b480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8aa89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8a8a120_0, 0, 1;
    %load/vec4 v000002b1a8a8a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002b1a8a8a8a0_0;
    %store/vec4 v000002b1a8aa8890_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000002b1a8a89f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000002b1a8a89c20_0;
    %store/vec4 v000002b1a8aa8890_0, 0, 32;
T_3.6 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002b1a8a89fe0_0;
    %load/vec4 v000002b1a8a89f40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8aa89d0_0, 0, 1;
    %load/vec4 v000002b1a8aa9fb0_0;
    %store/vec4 v000002b1a8a8a120_0, 0, 1;
    %load/vec4 v000002b1a8a89c20_0;
    %store/vec4 v000002b1a8aa8890_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000002b1a8a8a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8aa89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8a8a120_0, 0, 1;
    %load/vec4 v000002b1a8a8a8a0_0;
    %store/vec4 v000002b1a8aa8890_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000002b1a8a8a620_0;
    %load/vec4 v000002b1a8a89f40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8aa89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8a8a120_0, 0, 1;
    %load/vec4 v000002b1a8a89c20_0;
    %store/vec4 v000002b1a8aa8890_0, 0, 32;
T_3.12 ;
T_3.11 ;
T_3.9 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002b1a8a50ba0;
T_4 ;
    %wait E_000002b1a8a41fe0;
    %load/vec4 v000002b1a8aa8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002b1a8a8b2a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a897c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a8b340, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a8b020, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a894a0, 0, 4;
    %load/vec4 v000002b1a8a8b2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
T_4.4 ;
    %load/vec4 v000002b1a8a8b2a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89b80, 0, 4;
    %load/vec4 v000002b1a8a8b2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
T_4.6 ;
    %load/vec4 v000002b1a8a8b2a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89cc0, 0, 4;
    %load/vec4 v000002b1a8a8b2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002b1a8a8a1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
T_4.8 ;
    %load/vec4 v000002b1a8a8b2a0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a8a080, 0, 4;
    %load/vec4 v000002b1a8a8b2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
T_4.10 ;
    %load/vec4 v000002b1a8a8b2a0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89a40, 0, 4;
    %load/vec4 v000002b1a8a8b2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b1a8aa9dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
T_4.12 ;
    %load/vec4 v000002b1a8a8b2a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.13, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b1a8a8b2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8aa8250, 0, 4;
    %load/vec4 v000002b1a8a8b2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8a8b2a0_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002b1a8a8b480_0;
    %load/vec4 v000002b1a8a8a760_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v000002b1a8aa9dd0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.16, 5;
    %load/vec4 v000002b1a8a8abc0_0;
    %load/vec4 v000002b1a8aa9dd0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8aa8250, 0, 4;
    %load/vec4 v000002b1a8aa9dd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b1a8aa9dd0_0, 0;
T_4.16 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000002b1a8a8a4e0_0;
    %load/vec4 v000002b1a8a8a760_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v000002b1a8aa9dd0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.20, 5;
    %load/vec4 v000002b1a8aa9dd0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002b1a8aa9dd0_0, 0;
T_4.20 ;
T_4.18 ;
T_4.15 ;
    %load/vec4 v000002b1a8a89400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002b1a8aaa2d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a897c0, 0, 4;
    %load/vec4 v000002b1a8aa8bb0_0;
    %load/vec4 v000002b1a8aaa2d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89d60, 0, 4;
    %load/vec4 v000002b1a8a89ae0_0;
    %load/vec4 v000002b1a8aaa2d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a8b340, 0, 4;
    %load/vec4 v000002b1a8a89220_0;
    %load/vec4 v000002b1a8aaa2d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a8b020, 0, 4;
    %load/vec4 v000002b1a8a8a300_0;
    %load/vec4 v000002b1a8aaa2d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a894a0, 0, 4;
    %load/vec4 v000002b1a8a89220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v000002b1a8aa9dd0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.26, 5;
    %load/vec4 v000002b1a8a8b840_0;
    %addi 4, 0, 32;
    %load/vec4 v000002b1a8aa9dd0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8aa8250, 0, 4;
    %load/vec4 v000002b1a8aa9dd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b1a8aa9dd0_0, 0;
T_4.26 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000002b1a8a8a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %load/vec4 v000002b1a8aa9dd0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.30, 5;
    %load/vec4 v000002b1a8aa9dd0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002b1a8aa9dd0_0, 0;
T_4.30 ;
T_4.28 ;
T_4.25 ;
    %load/vec4 v000002b1a8a89360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v000002b1a8a8a1c0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v000002b1a8a8aa80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b1a8a8a1c0_0, 0;
    %load/vec4 v000002b1a8aa8e30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a89b80, 4;
    %parti/s 9, 0, 2;
    %load/vec4 v000002b1a8a8aa80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8aa8e30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89b80, 0, 4;
    %load/vec4 v000002b1a8a8aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v000002b1a8aa8430_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a89cc0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000002b1a8aa8430_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a89cc0, 4;
    %addi 1, 0, 2;
    %load/vec4 v000002b1a8aa8430_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89cc0, 0, 4;
T_4.36 ;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v000002b1a8aa8430_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a89cc0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v000002b1a8aa8430_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a89cc0, 4;
    %subi 1, 0, 2;
    %load/vec4 v000002b1a8aa8430_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89cc0, 0, 4;
T_4.38 ;
T_4.35 ;
    %load/vec4 v000002b1a8a8aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v000002b1a8aa8c50_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a8a080, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v000002b1a8aa8c50_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a8a080, 4;
    %addi 1, 0, 2;
    %load/vec4 v000002b1a8aa8c50_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a8a080, 0, 4;
T_4.42 ;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000002b1a8aa8c50_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a8a080, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.44, 4;
    %load/vec4 v000002b1a8aa8c50_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a8a080, 4;
    %subi 1, 0, 2;
    %load/vec4 v000002b1a8aa8c50_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a8a080, 0, 4;
T_4.44 ;
T_4.41 ;
    %load/vec4 v000002b1a8a8a940_0;
    %load/vec4 v000002b1a8a89180_0;
    %cmp/ne;
    %jmp/0xz  T_4.46, 4;
    %load/vec4 v000002b1a8a89180_0;
    %load/vec4 v000002b1a8a8aa80_0;
    %cmp/e;
    %jmp/0xz  T_4.48, 4;
    %load/vec4 v000002b1a8aaa4b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a89a40, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.50, 4;
    %load/vec4 v000002b1a8aaa4b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a89a40, 4;
    %addi 1, 0, 2;
    %load/vec4 v000002b1a8aaa4b0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89a40, 0, 4;
T_4.50 ;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v000002b1a8aaa4b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a89a40, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.52, 4;
    %load/vec4 v000002b1a8aaa4b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8a89a40, 4;
    %subi 1, 0, 2;
    %load/vec4 v000002b1a8aaa4b0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8a89a40, 0, 4;
T_4.52 ;
T_4.49 ;
T_4.46 ;
T_4.32 ;
    %load/vec4 v000002b1a8a8a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %load/vec4 v000002b1a8a8a1c0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v000002b1a8a8aa80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002b1a8a8a1c0_0, 0;
T_4.54 ;
T_4.22 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b1a88c0290;
T_5 ;
    %wait E_000002b1a8a43220;
    %load/vec4 v000002b1a8aa9c90_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.0 ;
    %load/vec4 v000002b1a8aab1d0_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.1 ;
    %load/vec4 v000002b1a8aaa870_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.2 ;
    %load/vec4 v000002b1a8aa86b0_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.3 ;
    %load/vec4 v000002b1a8aa9a10_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.4 ;
    %load/vec4 v000002b1a8aa9ab0_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.5 ;
    %load/vec4 v000002b1a8aaad70_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.6 ;
    %load/vec4 v000002b1a8aab810_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.7 ;
    %load/vec4 v000002b1a8aa9790_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.8 ;
    %load/vec4 v000002b1a8aa9330_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.9 ;
    %load/vec4 v000002b1a8aab8b0_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v000002b1a8aaa5f0_0;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v000002b1a8aa96f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v000002b1a8aaa550_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v000002b1a8aa96f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v000002b1a8aaa550_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8aa93d0_0, 0, 32;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002b1a88c0290;
T_6 ;
    %wait E_000002b1a8a428a0;
    %load/vec4 v000002b1a8aab6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aab1d0_0, 0;
    %pushi/vec4 1073746176, 0, 32;
    %assign/vec4 v000002b1a8aaa870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aa86b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aa9a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aa9ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aaad70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aab810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aa9790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aa9330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aab8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aaa5f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002b1a8aa96f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002b1a8aaa550_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002b1a8aa96f0_0;
    %addi 1, 0, 64;
    %assign/vec4 v000002b1a8aa96f0_0, 0;
    %load/vec4 v000002b1a8aab770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002b1a8aab1d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aab1d0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aab1d0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aab1d0_0, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002b1a8aab130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002b1a8aa91f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %load/vec4 v000002b1a8aa8d90_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v000002b1a8aa9790_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v000002b1a8aa9790_0, 0;
    %load/vec4 v000002b1a8aa91f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %load/vec4 v000002b1a8aa9d30_0;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v000002b1a8aa9330_0;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v000002b1a8aa9330_0, 0;
    %load/vec4 v000002b1a8aa9150_0;
    %assign/vec4 v000002b1a8aab8b0_0, 0;
    %load/vec4 v000002b1a8aab1d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aab1d0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aab1d0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aab1d0_0, 4, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000002b1a8aaa050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v000002b1a8aa9c90_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %jmp T_6.24;
T_6.12 ;
    %load/vec4 v000002b1a8aa9650_0;
    %assign/vec4 v000002b1a8aab1d0_0, 0;
    %jmp T_6.24;
T_6.13 ;
    %load/vec4 v000002b1a8aa9650_0;
    %assign/vec4 v000002b1a8aa86b0_0, 0;
    %jmp T_6.24;
T_6.14 ;
    %load/vec4 v000002b1a8aa9650_0;
    %assign/vec4 v000002b1a8aa9a10_0, 0;
    %jmp T_6.24;
T_6.15 ;
    %load/vec4 v000002b1a8aa9650_0;
    %assign/vec4 v000002b1a8aa9ab0_0, 0;
    %jmp T_6.24;
T_6.16 ;
    %load/vec4 v000002b1a8aa9650_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000002b1a8aaad70_0, 0;
    %jmp T_6.24;
T_6.17 ;
    %load/vec4 v000002b1a8aa9650_0;
    %assign/vec4 v000002b1a8aab810_0, 0;
    %jmp T_6.24;
T_6.18 ;
    %load/vec4 v000002b1a8aa9650_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000002b1a8aa9790_0, 0;
    %jmp T_6.24;
T_6.19 ;
    %load/vec4 v000002b1a8aa9650_0;
    %assign/vec4 v000002b1a8aa9330_0, 0;
    %jmp T_6.24;
T_6.20 ;
    %load/vec4 v000002b1a8aa9650_0;
    %assign/vec4 v000002b1a8aab8b0_0, 0;
    %jmp T_6.24;
T_6.21 ;
    %load/vec4 v000002b1a8aa9650_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aaa550_0, 4, 5;
    %jmp T_6.24;
T_6.22 ;
    %load/vec4 v000002b1a8aa9650_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aaa550_0, 4, 5;
    %jmp T_6.24;
T_6.24 ;
    %pop/vec4 1;
T_6.10 ;
T_6.5 ;
T_6.3 ;
    %load/vec4 v000002b1a8aa9290_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aaa5f0_0, 4, 5;
    %load/vec4 v000002b1a8aaab90_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aaa5f0_0, 4, 5;
    %load/vec4 v000002b1a8aab950_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002b1a8aaa5f0_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002b1a850ce00;
T_7 ;
    %wait E_000002b1a8a43a20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b1a8aaba90_0, 0, 4;
    %load/vec4 v000002b1a8aaac30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b1a8aaba90_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000002b1a8aaa910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002b1a8aaba90_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002b1a8aaba90_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002b1a8aaba90_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002b1a8aaba90_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000002b1a8aaa910_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002b1a8aaba90_0, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002b1a8aaba90_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002b1a8aaba90_0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002b1a850ce00;
T_8 ;
    %wait E_000002b1a8a42e20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8aaaeb0_0, 0, 32;
    %load/vec4 v000002b1a8aaac30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8aaaeb0_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000002b1a8aaa910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8aabe50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002b1a8aaaeb0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002b1a8aabe50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v000002b1a8aaaeb0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000002b1a8aabe50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v000002b1a8aaaeb0_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000002b1a8aabe50_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000002b1a8aaaeb0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000002b1a8aaa910_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002b1a8aabe50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002b1a8aaaeb0_0, 0, 32;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v000002b1a8aabe50_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000002b1a8aaaeb0_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000002b1a8aabe50_0;
    %store/vec4 v000002b1a8aaaeb0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002b1a850ce00;
T_9 ;
    %wait E_000002b1a8a42ce0;
    %load/vec4 v000002b1a8aabd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002b1a8aabef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8aab270_0, 0, 32;
T_9.4 ;
    %load/vec4 v000002b1a8aab270_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v000002b1a8aaba90_0;
    %load/vec4 v000002b1a8aab270_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v000002b1a8aaaeb0_0;
    %load/vec4 v000002b1a8aab270_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000002b1a8aaaff0_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000002b1a8aab270_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000002b1a8aabbd0, 5, 6;
T_9.6 ;
    %load/vec4 v000002b1a8aab270_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8aab270_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002b1a850ce00;
T_10 ;
    %wait E_000002b1a8a42ce0;
    %load/vec4 v000002b1a8aabd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aabb30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002b1a8aab590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002b1a8aaaff0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8aabbd0, 4;
    %assign/vec4 v000002b1a8aaae10_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002b1a850ce00;
T_11 ;
    %wait E_000002b1a8a42d20;
    %load/vec4 v000002b1a8aaae10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000002b1a8aab630_0, 0, 8;
    %load/vec4 v000002b1a8aaae10_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000002b1a8aabdb0_0, 0, 8;
    %load/vec4 v000002b1a8aaae10_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000002b1a8aab9f0_0, 0, 8;
    %load/vec4 v000002b1a8aaae10_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000002b1a8aab450_0, 0, 8;
    %load/vec4 v000002b1a8aaac30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8aabb30_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000002b1a8aaa910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000002b1a8aab3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8aab630_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v000002b1a8aab630_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002b1a8aab630_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %store/vec4 v000002b1a8aabb30_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000002b1a8aab3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8aabdb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %load/vec4 v000002b1a8aabdb0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002b1a8aabdb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v000002b1a8aabb30_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000002b1a8aab3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8aab9f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v000002b1a8aab9f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002b1a8aab9f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v000002b1a8aabb30_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v000002b1a8aab3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8aab450_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v000002b1a8aab450_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002b1a8aab450_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v000002b1a8aabb30_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000002b1a8aaa910_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %jmp T_11.20;
T_11.18 ;
    %load/vec4 v000002b1a8aab3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002b1a8aabdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8aab630_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v000002b1a8aabdb0_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000002b1a8aabdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8aab630_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %store/vec4 v000002b1a8aabb30_0, 0, 32;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v000002b1a8aab3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002b1a8aab450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8aab9f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.24, 8;
T_11.23 ; End of true expr.
    %load/vec4 v000002b1a8aab450_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000002b1a8aab450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8aab9f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.24, 8;
 ; End of false expr.
    %blend;
T_11.24;
    %store/vec4 v000002b1a8aabb30_0, 0, 32;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000002b1a8aaae10_0;
    %store/vec4 v000002b1a8aabb30_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002b1a850ce00;
T_12 ;
    %end;
    .thread T_12;
    .scope S_000002b1a850cf90;
T_13 ;
    %wait E_000002b1a8a432a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b1a8a37ba0_0, 0, 4;
    %load/vec4 v000002b1a8abee30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002b1a8a37ba0_0, 0, 4;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000002b1a8aabf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002b1a8a37ba0_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002b1a8a37ba0_0, 0, 4;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002b1a8a37ba0_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002b1a8a37ba0_0, 0, 4;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000002b1a8aabf90_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002b1a8a37ba0_0, 0, 4;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002b1a8a37ba0_0, 0, 4;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002b1a8a37ba0_0, 0, 4;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002b1a850cf90;
T_14 ;
    %wait E_000002b1a8a43960;
    %load/vec4 v000002b1a8abee30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8abfc90_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v000002b1a8aabf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8abf510_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002b1a8abfc90_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002b1a8abf510_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v000002b1a8abfc90_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000002b1a8abf510_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v000002b1a8abfc90_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000002b1a8abf510_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000002b1a8abfc90_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v000002b1a8aabf90_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002b1a8abf510_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002b1a8abfc90_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v000002b1a8abf510_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000002b1a8abfc90_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v000002b1a8abf510_0;
    %store/vec4 v000002b1a8abfc90_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002b1a850cf90;
T_15 ;
    %wait E_000002b1a8a43920;
    %load/vec4 v000002b1a8abea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8abfab0_0, 0, 32;
T_15.2 ;
    %load/vec4 v000002b1a8abfab0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v000002b1a8a37ba0_0;
    %load/vec4 v000002b1a8abfab0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000002b1a8abfc90_0;
    %load/vec4 v000002b1a8abfab0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000002b1a8abff10_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000002b1a8abfab0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000002b1a8abf8d0, 5, 6;
T_15.4 ;
    %load/vec4 v000002b1a8abfab0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8abfab0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002b1a850cf90;
T_16 ;
    %wait E_000002b1a8a43260;
    %load/vec4 v000002b1a8abfa10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8abef70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002b1a8aaa9b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b1a8abfbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8abf3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8abfb50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002b1a8abed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002b1a8abff10_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002b1a8abf8d0, 4;
    %assign/vec4 v000002b1a8abef70_0, 0;
    %load/vec4 v000002b1a8aabf90_0;
    %assign/vec4 v000002b1a8aaa9b0_0, 0;
    %load/vec4 v000002b1a8abee30_0;
    %assign/vec4 v000002b1a8abfbf0_0, 0;
    %load/vec4 v000002b1a8abf1f0_0;
    %assign/vec4 v000002b1a8abf3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b1a8abfb50_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8abfb50_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002b1a850cf90;
T_17 ;
    %wait E_000002b1a8a436e0;
    %load/vec4 v000002b1a8abfb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000002b1a8abfbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8abf970_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v000002b1a8aaa9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v000002b1a8abf3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %store/vec4 v000002b1a8abf970_0, 0, 32;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v000002b1a8abf3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %store/vec4 v000002b1a8abf970_0, 0, 32;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v000002b1a8abf3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %store/vec4 v000002b1a8abf970_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v000002b1a8abf3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %store/vec4 v000002b1a8abf970_0, 0, 32;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v000002b1a8aaa9b0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v000002b1a8abf3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.24, 8;
T_17.23 ; End of true expr.
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.24, 8;
 ; End of false expr.
    %blend;
T_17.24;
    %store/vec4 v000002b1a8abf970_0, 0, 32;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v000002b1a8abf3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.25, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.26, 8;
T_17.25 ; End of true expr.
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v000002b1a8abef70_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.26, 8;
 ; End of false expr.
    %blend;
T_17.26;
    %store/vec4 v000002b1a8abf970_0, 0, 32;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v000002b1a8abef70_0;
    %store/vec4 v000002b1a8abf970_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8abf970_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002b1a850cf90;
T_18 ;
    %end;
    .thread T_18;
    .scope S_000002b1a850d120;
T_19 ;
    %wait E_000002b1a8a432e0;
    %load/vec4 v000002b1a8abec50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8abe930_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002b1a8abe9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000002b1a8abf650_0;
    %assign/vec4 v000002b1a8abe930_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002b1a850d120;
T_20 ;
    %wait E_000002b1a8a432e0;
    %load/vec4 v000002b1a8abec50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8abfe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8abf290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8abfdd0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002b1a8abe9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000002b1a8abe930_0;
    %assign/vec4 v000002b1a8abfe70_0, 0;
    %load/vec4 v000002b1a8abf150_0;
    %assign/vec4 v000002b1a8abf290_0, 0;
    %load/vec4 v000002b1a8abffb0_0;
    %assign/vec4 v000002b1a8abfdd0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002b1a84d2fe0;
T_21 ;
    %wait E_000002b1a8a42ea0;
    %load/vec4 v000002b1a8abdb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002b1a8abddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8abe750_0, 0, 32;
T_21.4 ;
    %load/vec4 v000002b1a8abe750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v000002b1a8abeed0_0;
    %load/vec4 v000002b1a8abe750_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v000002b1a8abd350_0;
    %load/vec4 v000002b1a8abe750_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000002b1a8abd710_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000002b1a8abe750_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000002b1a8abdd50, 5, 6;
T_21.6 ;
    %load/vec4 v000002b1a8abe750_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8abe750_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002b1a84d2fe0;
T_22 ;
    %end;
    .thread T_22;
    .scope S_000002b1a84d3170;
T_23 ;
    %wait E_000002b1a8a42ee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8abce50_0, 0, 1;
    %load/vec4 v000002b1a8abd530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000002b1a8abda30_0;
    %load/vec4 v000002b1a8abcc70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8abce50_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000002b1a8abd490_0;
    %load/vec4 v000002b1a8abd990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8abce50_0, 0, 1;
T_23.4 ;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000002b1a84d3170;
T_24 ;
    %wait E_000002b1a8a42c20;
    %load/vec4 v000002b1a8abe070_0;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
    %load/vec4 v000002b1a8abe070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v000002b1a8abda30_0;
    %load/vec4 v000002b1a8abd490_0;
    %or;
    %load/vec4 v000002b1a8abc590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v000002b1a8abda30_0;
    %flag_set/vec4 8;
    %load/vec4 v000002b1a8abd490_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.9, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
T_24.9 ;
T_24.8 ;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v000002b1a8abd530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v000002b1a8abd990_0;
    %flag_set/vec4 8;
    %load/vec4 v000002b1a8abc9f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.13, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
    %jmp T_24.14;
T_24.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
T_24.14 ;
T_24.12 ;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v000002b1a8abd530_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000002b1a8abd990_0;
    %load/vec4 v000002b1a8abc9f0_0;
    %or;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.15, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
    %jmp T_24.16;
T_24.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
T_24.16 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v000002b1a8abce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
    %jmp T_24.18;
T_24.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
T_24.18 ;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
    %jmp T_24.6;
T_24.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b1a8abe6b0_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002b1a84d3170;
T_25 ;
    %wait E_000002b1a8a42c60;
    %load/vec4 v000002b1a8abd850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002b1a8abe070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8abdfd0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002b1a8abe6b0_0;
    %assign/vec4 v000002b1a8abe070_0, 0;
    %load/vec4 v000002b1a8abe070_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v000002b1a8abdf30_0;
    %assign/vec4 v000002b1a8abdfd0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002b1a84d3170;
T_26 ;
    %wait E_000002b1a8a43060;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8abdad0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8abc270_0, 0, 1;
    %load/vec4 v000002b1a8abe250_0;
    %store/vec4 v000002b1a8abd7b0_0, 0, 32;
    %load/vec4 v000002b1a8abd490_0;
    %load/vec4 v000002b1a8abc590_0;
    %nor/r;
    %and;
    %store/vec4 v000002b1a8abd3f0_0, 0, 1;
    %load/vec4 v000002b1a8abda30_0;
    %load/vec4 v000002b1a8abc590_0;
    %nor/r;
    %and;
    %store/vec4 v000002b1a8abdc10_0, 0, 1;
    %load/vec4 v000002b1a8abe070_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000002b1a8abe070_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002b1a8abe070_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000002b1a8abe4d0_0, 0, 1;
    %load/vec4 v000002b1a8abe250_0;
    %store/vec4 v000002b1a8abc630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8abd170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8abd2b0_0, 0, 1;
    %load/vec4 v000002b1a8abe070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.0 ;
    %load/vec4 v000002b1a8abc590_0;
    %load/vec4 v000002b1a8abda30_0;
    %load/vec4 v000002b1a8abd490_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v000002b1a8abe390_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v000002b1a8abe110_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v000002b1a8abdad0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8abc270_0, 0, 1;
T_26.7 ;
    %jmp T_26.6;
T_26.1 ;
    %load/vec4 v000002b1a8abd990_0;
    %flag_set/vec4 8;
    %load/vec4 v000002b1a8abc9f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.9, 9;
    %load/vec4 v000002b1a8abd8f0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v000002b1a8abc130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8abde90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002b1a8abc630_0, 0, 32;
    %jmp T_26.10;
T_26.9 ;
    %load/vec4 v000002b1a8abd8f0_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v000002b1a8abc130_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v000002b1a8abdad0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8abc270_0, 0, 1;
T_26.10 ;
    %jmp T_26.6;
T_26.2 ;
    %load/vec4 v000002b1a8abd8f0_0;
    %load/vec4 v000002b1a8abde90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002b1a8abc630_0, 0, 32;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v000002b1a8abe070_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002b1a8abd990_0;
    %load/vec4 v000002b1a8abc9f0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %load/vec4 v000002b1a8abd8f0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v000002b1a8abc130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8abde90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002b1a8abc630_0, 0, 32;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v000002b1a8abd8f0_0;
    %load/vec4 v000002b1a8abde90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002b1a8abc630_0, 0, 32;
T_26.12 ;
    %jmp T_26.6;
T_26.4 ;
    %load/vec4 v000002b1a8abc590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %load/vec4 v000002b1a8abe250_0;
    %store/vec4 v000002b1a8abc630_0, 0, 32;
    %load/vec4 v000002b1a8abe250_0;
    %store/vec4 v000002b1a8abd7b0_0, 0, 32;
    %load/vec4 v000002b1a8abd490_0;
    %store/vec4 v000002b1a8abd3f0_0, 0, 1;
    %load/vec4 v000002b1a8abda30_0;
    %store/vec4 v000002b1a8abdc10_0, 0, 1;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v000002b1a8abc630_0;
    %store/vec4 v000002b1a8abd7b0_0, 0, 32;
    %load/vec4 v000002b1a8abd490_0;
    %store/vec4 v000002b1a8abd3f0_0, 0, 1;
    %load/vec4 v000002b1a8abda30_0;
    %store/vec4 v000002b1a8abdc10_0, 0, 1;
T_26.14 ;
    %jmp T_26.6;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8abd170_0, 0, 1;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002b1a84c8520;
T_27 ;
    %wait E_000002b1a8a43860;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b1a8ac1680, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8ac1a40_0, 0, 32;
T_27.0 ;
    %load/vec4 v000002b1a8ac1a40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %load/vec4a v000002b1a8ac21c0, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %store/vec4a v000002b1a8ac08c0, 4, 0;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %load/vec4a v000002b1a8ac21c0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %store/vec4a v000002b1a8ac19a0, 4, 0;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v000002b1a8ac1a40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.7, 5;
    %load/vec4 v000002b1a8ac1a40_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000002b1a8ac19a0, 4;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %store/vec4a v000002b1a8ac1680, 4, 0;
T_27.7 ;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %load/vec4a v000002b1a8ac12c0, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %store/vec4a v000002b1a8ac19a0, 4, 0;
    %jmp T_27.6;
T_27.4 ;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %load/vec4a v000002b1a8ac12c0, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %store/vec4a v000002b1a8ac1680, 4, 0;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %load/vec4a v000002b1a8ac1680, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %store/vec4a v000002b1a8ac19a0, 4, 0;
    %jmp T_27.6;
T_27.5 ;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %load/vec4a v000002b1a8ac12c0, 4;
    %store/vec4 v000002b1a8abe610_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_000002b1a84efed0;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %store/vec4a v000002b1a8ac1680, 4, 0;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %load/vec4a v000002b1a8ac12c0, 4;
    %store/vec4 v000002b1a8abe2f0_0, 0, 32;
    %callf/vec4 TD_pmp.napot_end, S_000002b1a84efd40;
    %ix/getv/s 4, v000002b1a8ac1a40_0;
    %store/vec4a v000002b1a8ac19a0, 4, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %load/vec4 v000002b1a8ac1a40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8ac1a40_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000002b1a84c8520;
T_28 ;
    %wait E_000002b1a8a42be0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac0640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8abcd10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8ac1720_0, 0, 32;
T_28.0 ;
    %load/vec4 v000002b1a8ac1720_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.1, 5;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %load/vec4a v000002b1a8ac08c0, 4;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %load/vec4a v000002b1a8ac1680, 4;
    %load/vec4 v000002b1a8abd0d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v000002b1a8abd0d0_0;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %load/vec4a v000002b1a8ac19a0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %store/vec4a v000002b1a8a37880, 4, 0;
    %load/vec4 v000002b1a8ac0fa0_0;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %load/vec4a v000002b1a8ac0a00, 4;
    %and;
    %load/vec4 v000002b1a8ac28a0_0;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %load/vec4a v000002b1a8ac1400, 4;
    %and;
    %or;
    %load/vec4 v000002b1a8ac1860_0;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %load/vec4a v000002b1a8ac1fe0, 4;
    %and;
    %or;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %store/vec4a v000002b1a8ac14a0, 4, 0;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %load/vec4a v000002b1a8a37880, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac0640_0, 0, 1;
    %ix/getv/s 4, v000002b1a8ac1720_0;
    %load/vec4a v000002b1a8ac14a0, 4;
    %store/vec4 v000002b1a8abcd10_0, 0, 1;
T_28.2 ;
    %load/vec4 v000002b1a8ac1720_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8ac1720_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002b1a84c8520;
T_29 ;
    %wait E_000002b1a8a434e0;
    %load/vec4 v000002b1a8ac1f40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v000002b1a8ac0640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000002b1a8abcd10_0;
    %store/vec4 v000002b1a8abd030_0, 0, 1;
    %load/vec4 v000002b1a8abcd10_0;
    %nor/r;
    %store/vec4 v000002b1a8abcef0_0, 0, 1;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8abd030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8abcef0_0, 0, 1;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000002b1a8ac0640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v000002b1a8abcd10_0;
    %store/vec4 v000002b1a8abd030_0, 0, 1;
    %load/vec4 v000002b1a8abcd10_0;
    %nor/r;
    %store/vec4 v000002b1a8abcef0_0, 0, 1;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8abd030_0, 0, 1;
    %load/vec4 v000002b1a8ac28a0_0;
    %load/vec4 v000002b1a8ac0fa0_0;
    %or;
    %load/vec4 v000002b1a8ac1860_0;
    %or;
    %store/vec4 v000002b1a8abcef0_0, 0, 1;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000002b1a84c86b0;
T_30 ;
    %wait E_000002b1a8a42d60;
    %load/vec4 v000002b1a8ac2800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b1a8ac2760_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8ac1d60_0, 0, 32;
T_30.2 ;
    %load/vec4 v000002b1a8ac1d60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b1a8ac1d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8ac06e0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v000002b1a8ac1d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8ac1180, 0, 4;
    %load/vec4 v000002b1a8ac1d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8ac1d60_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000002b1a8ac0460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v000002b1a8ac2080_0;
    %assign/vec4 v000002b1a8ac2760_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v000002b1a8ac2300_0;
    %load/vec4 v000002b1a8ac2440_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v000002b1a8ac2760_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.8, 5;
    %load/vec4 v000002b1a8ac26c0_0;
    %addi 4, 0, 32;
    %load/vec4 v000002b1a8ac2760_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8ac06e0, 0, 4;
    %load/vec4 v000002b1a8ac2760_0;
    %addi 1, 0, 4;
    %load/vec4 v000002b1a8ac2760_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8ac1180, 0, 4;
    %load/vec4 v000002b1a8ac2760_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b1a8ac2760_0, 0;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v000002b1a8ac26c0_0;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8ac06e0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b1a8ac2760_0, 0;
T_30.9 ;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v000002b1a8ac2440_0;
    %load/vec4 v000002b1a8ac2300_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v000002b1a8ac2760_0;
    %cmpi/u 0, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.12, 5;
    %load/vec4 v000002b1a8ac2760_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002b1a8ac2760_0, 0;
T_30.12 ;
T_30.10 ;
T_30.7 ;
    %load/vec4 v000002b1a8ac1b80_0;
    %load/vec4 v000002b1a8ac2300_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v000002b1a8ac2760_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %load/vec4 v000002b1a8ac24e0_0;
    %load/vec4 v000002b1a8ac2760_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8ac06e0, 0, 4;
    %load/vec4 v000002b1a8ac2760_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002b1a8ac2760_0, 0;
T_30.16 ;
T_30.14 ;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000002b1a8ae5e20;
T_31 ;
    %wait E_000002b1a8a439e0;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b1a8acce20, 4;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b1a8acc1a0, 4;
    %load/vec4 v000002b1a8acb520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8acbc00_0, 0, 1;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b1a8acc740, 4;
    %store/vec4 v000002b1a8acba20_0, 0, 32;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b1a8acd280, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v000002b1a8acc920_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8acbc00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8acba20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8acc920_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000002b1a8ae5e20;
T_32 ;
    %wait E_000002b1a8a439a0;
    %load/vec4 v000002b1a8acd6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8acb480_0, 0, 32;
T_32.2 ;
    %load/vec4 v000002b1a8acb480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002b1a8acb480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8acd280, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000002b1a8acb480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8acce20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b1a8acb480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8acc740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b1a8acb480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8acc1a0, 0, 4;
    %load/vec4 v000002b1a8acb480_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8acb480_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002b1a8accf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8acce20, 0, 4;
    %load/vec4 v000002b1a8accb00_0;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8acc740, 0, 4;
    %load/vec4 v000002b1a8acb520_0;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8acc1a0, 0, 4;
    %load/vec4 v000002b1a8acd5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b1a8acd280, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_32.8, 4;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b1a8acd280, 4;
    %addi 1, 0, 2;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8acd280, 0, 4;
T_32.8 ;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b1a8acd280, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_32.10, 4;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b1a8acd280, 4;
    %subi 1, 0, 2;
    %load/vec4 v000002b1a8acd460_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8acd280, 0, 4;
T_32.10 ;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002b1a8a8e480;
T_33 ;
    %wait E_000002b1a8a439a0;
    %load/vec4 v000002b1a8accec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acd000_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000002b1a8acc240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000002b1a8acc7e0_0;
    %assign/vec4 v000002b1a8acd000_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000002b1a8a8e480;
T_34 ;
    %wait E_000002b1a8a439a0;
    %load/vec4 v000002b1a8accec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acc880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acc9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acd320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8acc380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acc6a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000002b1a8acc240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000002b1a8acbf20_0;
    %assign/vec4 v000002b1a8acc880_0, 0;
    %load/vec4 v000002b1a8acbfc0_0;
    %assign/vec4 v000002b1a8acc9c0_0, 0;
    %load/vec4 v000002b1a8acbde0_0;
    %assign/vec4 v000002b1a8acd320_0, 0;
    %load/vec4 v000002b1a8acb160_0;
    %assign/vec4 v000002b1a8acc380_0, 0;
    %load/vec4 v000002b1a8acd640_0;
    %assign/vec4 v000002b1a8acc6a0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002b1a8a8e160;
T_35 ;
    %wait E_000002b1a8a435a0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac8460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac79c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac8aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8acabc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac9220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac9fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac7ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac8960_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b1a8aca1c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8acae40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac9680_0, 0, 1;
    %load/vec4 v000002b1a8ac8fa0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %jmp T_35.11;
T_35.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac9fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac79c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b1a8aca1c0_0, 0, 3;
    %load/vec4 v000002b1a8ac9a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %jmp T_35.20;
T_35.12 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.20;
T_35.13 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.20;
T_35.14 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.20;
T_35.15 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.20;
T_35.16 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.20;
T_35.17 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.20;
T_35.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.20;
T_35.19 ;
    %load/vec4 v000002b1a8acab20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.21, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.22, 8;
T_35.21 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.22, 8;
 ; End of false expr.
    %blend;
T_35.22;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.20;
T_35.20 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac9fe0_0, 0, 1;
    %load/vec4 v000002b1a8acab20_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_35.23, 4;
    %load/vec4 v000002b1a8ac9a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.32, 6;
    %jmp T_35.33;
T_35.25 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.33;
T_35.26 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.33;
T_35.27 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.33;
T_35.28 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.33;
T_35.29 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.33;
T_35.30 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.33;
T_35.31 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.33;
T_35.32 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.33;
T_35.33 ;
    %pop/vec4 1;
    %jmp T_35.24;
T_35.23 ;
    %load/vec4 v000002b1a8ac9a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.41, 6;
    %jmp T_35.42;
T_35.34 ;
    %load/vec4 v000002b1a8acab20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.43, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_35.44, 8;
T_35.43 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_35.44, 8;
 ; End of false expr.
    %blend;
T_35.44;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.42;
T_35.35 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.42;
T_35.36 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.42;
T_35.37 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.42;
T_35.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.42;
T_35.39 ;
    %load/vec4 v000002b1a8acab20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.45, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.46, 8;
T_35.45 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.46, 8;
 ; End of false expr.
    %blend;
T_35.46;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.42;
T_35.40 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.42;
T_35.41 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.42;
T_35.42 ;
    %pop/vec4 1;
T_35.24 ;
    %jmp T_35.11;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac9fe0_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac79c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002b1a8aca1c0_0, 0, 3;
    %jmp T_35.11;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac9fe0_0, 0, 1;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac8460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac79c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002b1a8aca1c0_0, 0, 3;
    %jmp T_35.11;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac9fe0_0, 0, 1;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac8960_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002b1a8aca1c0_0, 0, 3;
    %jmp T_35.11;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac9fe0_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac79c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac8960_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b1a8aca1c0_0, 0, 3;
    %jmp T_35.11;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac7ba0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002b1a8aca1c0_0, 0, 3;
    %load/vec4 v000002b1a8ac9a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.52, 6;
    %jmp T_35.53;
T_35.47 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.53;
T_35.48 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.53;
T_35.49 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.53;
T_35.50 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.53;
T_35.51 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.53;
T_35.52 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %jmp T_35.53;
T_35.53 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac9fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac8aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac9220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac79c0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b1a8aca1c0_0, 0, 3;
    %jmp T_35.11;
T_35.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8acabc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac79c0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002b1a8ac77e0_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002b1a8aca1c0_0, 0, 3;
    %jmp T_35.11;
T_35.9 ;
    %load/vec4 v000002b1a8ac9a40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_35.54, 4;
    %load/vec4 v000002b1a8ac8b40_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_35.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_35.57, 6;
    %jmp T_35.58;
T_35.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8acae40_0, 0, 1;
    %jmp T_35.58;
T_35.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac9680_0, 0, 1;
    %jmp T_35.58;
T_35.58 ;
    %pop/vec4 1;
T_35.54 ;
    %jmp T_35.11;
T_35.11 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000002b1a8a8e2f0;
T_36 ;
    %wait E_000002b1a8a43560;
    %load/vec4 v000002b1a8ac9d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8ac9040_0, 0, 32;
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002b1a8ac9040_0, 0, 32;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002b1a8ac9040_0, 0, 32;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac9040_0, 0, 32;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002b1a8ac9040_0, 0, 32;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002b1a8ac9e00_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac9040_0, 0, 32;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000002b1a8a8e2f0;
T_37 ;
    %wait E_000002b1a8a439a0;
    %load/vec4 v000002b1a8acbd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8aca940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8ac9400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acb3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8ac8a00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b1a8acaa80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b1a8ac9540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b1a8ac8dc0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002b1a8ac9b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8ac9860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8acac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8aca080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8aca6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8acaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8ac9360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8aca8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8aca580_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000002b1a8acbac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000002b1a8acb0c0_0;
    %assign/vec4 v000002b1a8acad00_0, 0;
    %load/vec4 v000002b1a8aca760_0;
    %assign/vec4 v000002b1a8aca940_0, 0;
    %load/vec4 v000002b1a8ac8d20_0;
    %assign/vec4 v000002b1a8ac9400_0, 0;
    %load/vec4 v000002b1a8acbb60_0;
    %assign/vec4 v000002b1a8acb3e0_0, 0;
    %load/vec4 v000002b1a8ac9040_0;
    %assign/vec4 v000002b1a8ac8a00_0, 0;
    %load/vec4 v000002b1a8aca9e0_0;
    %assign/vec4 v000002b1a8acaa80_0, 0;
    %load/vec4 v000002b1a8ac94a0_0;
    %assign/vec4 v000002b1a8ac9540_0, 0;
    %load/vec4 v000002b1a8ac8f00_0;
    %assign/vec4 v000002b1a8ac8dc0_0, 0;
    %load/vec4 v000002b1a8ac9c20_0;
    %assign/vec4 v000002b1a8ac9b80_0, 0;
    %load/vec4 v000002b1a8ac9720_0;
    %assign/vec4 v000002b1a8ac9860_0, 0;
    %load/vec4 v000002b1a8ac95e0_0;
    %assign/vec4 v000002b1a8acac60_0, 0;
    %load/vec4 v000002b1a8ac8e60_0;
    %assign/vec4 v000002b1a8aca080_0, 0;
    %load/vec4 v000002b1a8aca120_0;
    %assign/vec4 v000002b1a8aca6c0_0, 0;
    %load/vec4 v000002b1a8ac8c80_0;
    %assign/vec4 v000002b1a8acaf80_0, 0;
    %load/vec4 v000002b1a8ac9180_0;
    %assign/vec4 v000002b1a8ac9360_0, 0;
    %load/vec4 v000002b1a8aca260_0;
    %assign/vec4 v000002b1a8aca8a0_0, 0;
    %load/vec4 v000002b1a8aca4e0_0;
    %assign/vec4 v000002b1a8aca580_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000002b1a8a8dfd0;
T_38 ;
    %wait E_000002b1a8a433e0;
    %load/vec4 v000002b1a8ac2d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.0 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %add;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.1 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %sub;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.2 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %and;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.3 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %or;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.4 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %xor;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.5 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.6 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.7 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.8 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_38.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.26, 8;
T_38.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.26, 8;
 ; End of false expr.
    %blend;
T_38.26;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.9 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.28, 8;
T_38.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.28, 8;
 ; End of false expr.
    %blend;
T_38.28;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.10 ;
    %load/vec4 v000002b1a8ac2ee0_0;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.11 ;
    %load/vec4 v000002b1a8ac3660_0;
    %load/vec4 v000002b1a8ac2ee0_0;
    %add;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.12 ;
    %load/vec4 v000002b1a8ac3660_0;
    %addi 4, 0, 32;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.13 ;
    %load/vec4 v000002b1a8ac3660_0;
    %addi 4, 0, 32;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.14 ;
    %load/vec4 v000002b1a8ac2ee0_0;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.15 ;
    %load/vec4 v000002b1a8ac2bc0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.16 ;
    %load/vec4 v000002b1a8ac2bc0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.17 ;
    %load/vec4 v000002b1a8ac3c00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.18 ;
    %load/vec4 v000002b1a8ac2da0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.19 ;
    %load/vec4 v000002b1a8ac3340_0;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.20 ;
    %load/vec4 v000002b1a8ac3700_0;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.21 ;
    %load/vec4 v000002b1a8ac33e0_0;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.22 ;
    %load/vec4 v000002b1a8ac3020_0;
    %store/vec4 v000002b1a8ac2f80_0, 0, 32;
    %jmp T_38.24;
T_38.24 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000002b1a8a8db20;
T_39 ;
    %wait E_000002b1a8a42ca0;
    %load/vec4 v000002b1a8ac6c00_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac7ec0_0, 0, 1;
    %jmp T_39.7;
T_39.0 ;
    %load/vec4 v000002b1a8ac6700_0;
    %store/vec4 v000002b1a8ac7ec0_0, 0, 1;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v000002b1a8ac6700_0;
    %nor/r;
    %store/vec4 v000002b1a8ac7ec0_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v000002b1a8ac6f20_0;
    %store/vec4 v000002b1a8ac7ec0_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v000002b1a8ac6f20_0;
    %nor/r;
    %store/vec4 v000002b1a8ac7ec0_0, 0, 1;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v000002b1a8ac7420_0;
    %store/vec4 v000002b1a8ac7ec0_0, 0, 1;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v000002b1a8ac7420_0;
    %nor/r;
    %store/vec4 v000002b1a8ac7ec0_0, 0, 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000002b1a8a8db20;
T_40 ;
    %wait E_000002b1a8a43360;
    %load/vec4 v000002b1a8ac6160_0;
    %load/vec4 v000002b1a8ac6c00_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v000002b1a8ac6ac0_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac8640_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000002b1a8ac6ac0_0;
    %store/vec4 v000002b1a8ac8640_0, 0, 32;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000002b1a8a8db20;
T_41 ;
    %wait E_000002b1a8a439a0;
    %load/vec4 v000002b1a8ac6980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8ac7ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8ac8280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8ac85a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b1a8ac68e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8ac67a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8ac7d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8ac6d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8ac6660_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000002b1a8ac7600_0;
    %assign/vec4 v000002b1a8ac7ce0_0, 0;
    %load/vec4 v000002b1a8ac6ac0_0;
    %assign/vec4 v000002b1a8ac8280_0, 0;
    %load/vec4 v000002b1a8ac83c0_0;
    %assign/vec4 v000002b1a8ac85a0_0, 0;
    %load/vec4 v000002b1a8ac6200_0;
    %assign/vec4 v000002b1a8ac68e0_0, 0;
    %load/vec4 v000002b1a8ac7920_0;
    %assign/vec4 v000002b1a8ac67a0_0, 0;
    %load/vec4 v000002b1a8ac86e0_0;
    %assign/vec4 v000002b1a8ac7d80_0, 0;
    %load/vec4 v000002b1a8ac6520_0;
    %assign/vec4 v000002b1a8ac6d40_0, 0;
    %load/vec4 v000002b1a8ac6de0_0;
    %assign/vec4 v000002b1a8ac6660_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000002b1a8ae5c90;
T_42 ;
    %wait E_000002b1a8a439a0;
    %load/vec4 v000002b1a8acddc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acde60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acd3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b1a8acb2a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002b1a8acdf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8acb7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b1a8acdfa0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000002b1a8ace040_0;
    %assign/vec4 v000002b1a8acde60_0, 0;
    %load/vec4 v000002b1a8acc420_0;
    %assign/vec4 v000002b1a8acd3c0_0, 0;
    %load/vec4 v000002b1a8acd1e0_0;
    %assign/vec4 v000002b1a8acb2a0_0, 0;
    %load/vec4 v000002b1a8acdc80_0;
    %assign/vec4 v000002b1a8acdf00_0, 0;
    %load/vec4 v000002b1a8acb700_0;
    %assign/vec4 v000002b1a8acb7a0_0, 0;
    %load/vec4 v000002b1a8acdb40_0;
    %assign/vec4 v000002b1a8acdfa0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000002b1a8ae5970;
T_43 ;
    %wait E_000002b1a8a439a0;
    %load/vec4 v000002b1a8af79a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8afdb20_0, 0, 32;
T_43.2 ;
    %load/vec4 v000002b1a8afdb20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b1a8afdb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8af6b40, 0, 4;
    %load/vec4 v000002b1a8afdb20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8afdb20_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000002b1a8af7c20_0;
    %load/vec4 v000002b1a8afdbc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v000002b1a8af8260_0;
    %load/vec4 v000002b1a8afdbc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8af6b40, 0, 4;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002b1a8a8e7a0;
T_44 ;
    %wait E_000002b1a8a433a0;
    %load/vec4 v000002b1a8ac71a0_0;
    %load/vec4 v000002b1a8ac7f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002b1a8ac7f60_0;
    %load/vec4 v000002b1a8ac81e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b1a8ac8000_0, 0, 2;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000002b1a8ac63e0_0;
    %load/vec4 v000002b1a8ac80a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002b1a8ac80a0_0;
    %load/vec4 v000002b1a8ac81e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b1a8ac8000_0, 0, 2;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b1a8ac8000_0, 0, 2;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000002b1a8a8e7a0;
T_45 ;
    %wait E_000002b1a8a42e60;
    %load/vec4 v000002b1a8ac71a0_0;
    %load/vec4 v000002b1a8ac7f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002b1a8ac7f60_0;
    %load/vec4 v000002b1a8ac88c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b1a8ac7a60_0, 0, 2;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000002b1a8ac63e0_0;
    %load/vec4 v000002b1a8ac80a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002b1a8ac80a0_0;
    %load/vec4 v000002b1a8ac88c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b1a8ac7a60_0, 0, 2;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b1a8ac7a60_0, 0, 2;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000002b1a8a8e7a0;
T_46 ;
    %wait E_000002b1a8a438a0;
    %load/vec4 v000002b1a8ac7100_0;
    %load/vec4 v000002b1a8ac8820_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002b1a8ac8820_0;
    %load/vec4 v000002b1a8ac65c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002b1a8ac8820_0;
    %load/vec4 v000002b1a8ac7240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac6840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac6340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8ac7740_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac6840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac6340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac7740_0, 0, 1;
T_46.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8ac6fc0_0, 0, 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000002b1a84ddc90;
T_47 ;
    %wait E_000002b1a8a430a0;
    %load/vec4 v000002b1a8af9ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v000002b1a8afb000_0;
    %load/vec4 v000002b1a8af8d00_0;
    %parti/s 10, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b1a8afab00, 0, 4;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000002b1a84ddc90;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8afaf60_0, 0, 1;
T_48.0 ;
    %delay 10000, 0;
    %load/vec4 v000002b1a8afaf60_0;
    %inv;
    %store/vec4 v000002b1a8afaf60_0, 0, 1;
    %jmp T_48.0;
    %end;
    .thread T_48;
    .scope S_000002b1a84ddc90;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b1a8af8940_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b1a8af8940_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_000002b1a84ddc90;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b1a8af9d40_0, 0, 32;
T_50.0 ;
    %load/vec4 v000002b1a8af9d40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000002b1a8af9d40_0;
    %store/vec4a v000002b1a8af9f20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002b1a8af9d40_0;
    %store/vec4a v000002b1a8afab00, 4, 0;
    %load/vec4 v000002b1a8af9d40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b1a8af9d40_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b1a8af9f20, 4, 0;
    %pushi/vec4 20971795, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b1a8af9f20, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b1a8af9f20, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b1a8af9f20, 4, 0;
    %pushi/vec4 7340563, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b1a8af9f20, 4, 0;
    %pushi/vec4 37847603, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b1a8af9f20, 4, 0;
    %pushi/vec4 4203043, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b1a8af9f20, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b1a8af9f20, 4, 0;
    %delay 600000, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b1a8afab00, 4;
    %pushi/vec4 30, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002b1a8afab00, 4;
    %pushi/vec4 210, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %vpi_call 10 47 "$display", "[PASS] ADD=%d, MUL=%d", &A<v000002b1a8afab00, 0>, &A<v000002b1a8afab00, 1> {0 0 0};
    %jmp T_50.3;
T_50.2 ;
    %vpi_call 10 49 "$display", "[FAIL] ADD=%d(exp 30), MUL=%d(exp 210)", &A<v000002b1a8afab00, 0>, &A<v000002b1a8afab00, 1> {0 0 0};
T_50.3 ;
    %vpi_call 10 50 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "src/utils/advanced_branch_predictor.v";
    "src/utils/csr_reg.v";
    "src/memory/data_bram.v";
    "src/pipeline/if_stage.v";
    "src/memory/inst_bram.v";
    "src/utils/mmu.v";
    "src/utils/pmp.v";
    "src/utils/return_address_stack.v";
    "sim/tb_add_mul.v";
    "src/riscv_cpu_top.v";
    "src/pipeline/ex_stage.v";
    "src/core/ALU.v";
    "src/core/hazard_unit.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/pipeline/if_stage_bp.v";
    "src/utils/branch_predictor.v";
    "src/pipeline/mem_stage.v";
    "src/pipeline/regfile.v";
    "src/pipeline/wb_stage.v";
