Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Jun 18 16:20:44 2024
| Host         : LAPTOP-3KMOKN3A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file intrcntrl_control_sets_placed.rpt
| Design       : intrcntrl
| Device       : xc7s100
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |              32 |           21 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |              64 |           38 |
| Yes          | No                    | Yes                    |              32 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------+----------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |   Enable Signal   |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------+----------------------------------------+------------------+----------------+--------------+
|  int_ack_IBUF_BUFG |                   | priority_resolver_inst/int_id_reg[5]_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     |                   |                                        |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG     | int_ack_IBUF_BUFG | reset_IBUF                             |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG     |                   | reset_IBUF                             |               24 |             36 |         1.50 |
|  clk_IBUF_BUFG     | mux_inst/E[0]     |                                        |               38 |             64 |         1.68 |
+--------------------+-------------------+----------------------------------------+------------------+----------------+--------------+


