$date
  Sat Dec 28 14:43:06 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module not_gate_tb $end
$var reg 1 ! input_signal $end
$var reg 1 " output_signal $end
$scope module uut $end
$var reg 1 # input_signal $end
$var reg 1 $ output_signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
#10000000
1!
0"
1#
0$
#20000000
