{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 16:37:25 2012 " "Info: Processing started: Fri Jun 29 16:37:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F28335_CPLD -c F28335_CPLD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off F28335_CPLD -c F28335_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "F28335DSP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file F28335DSP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F28335_CPLD-a " "Info: Found design unit 1: F28335_CPLD-a" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 123 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 F28335_CPLD " "Info: Found entity 1: F28335_CPLD" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-func " "Info: Found design unit 1: Encoder-func" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Info: Found entity 1: Encoder" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-func " "Info: Found design unit 1: Decoder-func" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "F28335_CPLD " "Info: Elaborating entity \"F28335_CPLD\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "start_test_A F28335DSP.vhd(130) " "Warning (10036): Verilog HDL or VHDL warning at F28335DSP.vhd(130): object \"start_test_A\" assigned a value but never read" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "start_test_B F28335DSP.vhd(130) " "Warning (10036): Verilog HDL or VHDL warning at F28335DSP.vhd(130): object \"start_test_B\" assigned a value but never read" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "start_test_C F28335DSP.vhd(130) " "Warning (10036): Verilog HDL or VHDL warning at F28335DSP.vhd(130): object \"start_test_C\" assigned a value but never read" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "start_test_U F28335DSP.vhd(131) " "Warning (10036): Verilog HDL or VHDL warning at F28335DSP.vhd(131): object \"start_test_U\" assigned a value but never read" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "start_test_V F28335DSP.vhd(131) " "Warning (10036): Verilog HDL or VHDL warning at F28335DSP.vhd(131): object \"start_test_V\" assigned a value but never read" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "start_test_W F28335DSP.vhd(131) " "Warning (10036): Verilog HDL or VHDL warning at F28335DSP.vhd(131): object \"start_test_W\" assigned a value but never read" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:receive_A " "Info: Elaborating entity \"Decoder\" for hierarchy \"Decoder:receive_A\"" {  } { { "F28335DSP.vhd" "receive_A" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 309 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Encoder:sendA " "Info: Elaborating entity \"Encoder\" for hierarchy \"Encoder:sendA\"" {  } { { "F28335DSP.vhd" "sendA" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 430 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start Encoder.vhd(25) " "Warning (10492): VHDL Process Statement warning at Encoder.vhd(25): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data Encoder.vhd(28) " "Warning (10492): VHDL Process Statement warning at Encoder.vhd(28): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start Encoder.vhd(29) " "Warning (10492): VHDL Process Statement warning at Encoder.vhd(29): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[1\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[1\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[2\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[2\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[3\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[3\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[4\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[4\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[5\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[5\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[6\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[6\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[7\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[7\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[8\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[8\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[9\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[9\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[10\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[10\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[11\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[11\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[12\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[12\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[13\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[13\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[14\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[14\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA\[15\]~en DATA\[0\]~en " "Info: Duplicate register \"DATA\[15\]~en\" merged to single register \"DATA\[0\]~en\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 190 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ECAP5 GND " "Warning: Pin \"ECAP5\" stuck at GND" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 28 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ECAP6 GND " "Warning: Pin \"ECAP6\" stuck at GND" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "USBCSn VCC " "Warning: Pin \"USBCSn\" stuck at VCC" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 11 -1 0 } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 11 -1 0 } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 11 -1 0 } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 11 -1 0 } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 11 -1 0 } } { "Encoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Encoder.vhd" 11 -1 0 } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 251 -1 0 } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } } { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 213 -1 0 } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 12 -1 0 } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 12 -1 0 } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 12 -1 0 } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 12 -1 0 } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 12 -1 0 } } { "Decoder.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/Decoder.vhd" 12 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "21 " "Warning: Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DSP_clk " "Warning: No output dependent on input pin \"DSP_clk\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 11 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "MCLKXA " "Warning: No output dependent on input pin \"MCLKXA\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 13 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "XA19 " "Warning: No output dependent on input pin \"XA19\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 17 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "ZCS7n " "Warning: No output dependent on input pin \"ZCS7n\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 20 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "RDn " "Warning: No output dependent on input pin \"RDn\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 22 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "USBFLAGA " "Warning: No output dependent on input pin \"USBFLAGA\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 32 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "USBFLAGB " "Warning: No output dependent on input pin \"USBFLAGB\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 33 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "USBFLAGC " "Warning: No output dependent on input pin \"USBFLAGC\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 34 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "USBINT0 " "Warning: No output dependent on input pin \"USBINT0\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 35 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "PKTEND " "Warning: No output dependent on input pin \"PKTEND\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 36 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "OCA " "Warning: No output dependent on input pin \"OCA\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 42 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "OCB " "Warning: No output dependent on input pin \"OCB\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 43 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "OVA " "Warning: No output dependent on input pin \"OVA\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 44 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "OVB " "Warning: No output dependent on input pin \"OVB\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 45 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "pwm4A " "Warning: No output dependent on input pin \"pwm4A\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 56 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "pwm4B " "Warning: No output dependent on input pin \"pwm4B\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 57 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "pwm5A " "Warning: No output dependent on input pin \"pwm5A\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 58 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "pwm5B " "Warning: No output dependent on input pin \"pwm5B\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 59 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "pwm6A " "Warning: No output dependent on input pin \"pwm6A\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 60 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "pwm6B " "Warning: No output dependent on input pin \"pwm6B\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 61 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "EPWMSYNCI " "Warning: No output dependent on input pin \"EPWMSYNCI\"" {  } { { "F28335DSP.vhd" "" { Text "E:/works/VHDLWorks/5L-ANPC/×îÖÕ°æ/F28335_CPLD120629/F28335DSP.vhd" 62 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "1606 " "Info: Implemented 1606 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "50 " "Info: Implemented 50 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "1490 " "Info: Implemented 1490 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 16:37:32 2012 " "Info: Processing ended: Fri Jun 29 16:37:32 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
