// Seed: 3756514423
module module_0 (
    output id_0,
    output tri1 id_1,
    input id_2
);
  assign id_1[1] = id_2;
  assign id_1 = id_2;
  assign id_1 = id_2;
  logic id_3;
  assign id_0 = 1'b0;
endmodule
