phy_addr	,	V_41
ENOMEM	,	V_43
parent	,	V_49
MII_BUS_ID_SIZE	,	V_48
phyid	,	V_3
HCLGE_MDIO_PHYID_M	,	V_15
hclge_mac_adjust_link	,	F_17
nic	,	V_60
HCLGE_MDIO_PHYID_S	,	V_16
hw	,	V_28
dev	,	V_30
"%s-%s"	,	L_5
phy_mask	,	V_50
id	,	V_47
write	,	V_46
mdiobus_unregister	,	F_16
sta	,	V_32
netdev	,	V_52
HCLGE_MDIO_CTRL_OP_S	,	V_25
EIO	,	V_34
HCLGE_MDIO_CTRL_OP_M	,	V_24
hnae_set_bit	,	F_4
ctrl_bit	,	V_20
regnum	,	V_4
"mdio read data error\n"	,	L_3
phyad	,	V_17
HCLGE_MDIO_C22_READ	,	V_31
hclge_mdio_cfg_cmd	,	V_6
vport	,	V_56
"mdio write fail when sending cmd, status is %d.\n"	,	L_1
net_device	,	V_51
"hisilicon MII bus"	,	L_4
hclge_vport	,	V_55
HCLGE_MDIO_STA_B	,	V_33
hclge_mdio_read	,	F_8
mac	,	V_37
hnae_get_bit	,	F_9
u16	,	T_1
hclge_get_vport	,	F_19
PHY_MAX_ADDR	,	V_42
HCLGE_MDIO_C22_WRITE	,	V_26
le16_to_cpu	,	F_10
h	,	V_54
hclge_cmd_setup_basic_desc	,	F_2
netdev_err	,	F_21
HCLGE_MDIO_PHYREG_S	,	V_19
hclge_cmd_send	,	F_6
mdio_bus	,	V_40
HCLGE_MDIO_PHYREG_M	,	V_18
hclge_cfg_mac_speed_dup	,	F_20
bus	,	V_2
data	,	V_5
"mii"	,	L_6
"Failed to register MDIO bus ret = %#x\n"	,	L_7
HCLGE_OPC_MDIO_CONFIG	,	V_14
duplex	,	V_58
hclge_mdio_write	,	F_1
hnae_set_field	,	F_3
"phy_connect_direct err.\n"	,	L_10
HCLGE_MDIO_CTRL_ST_M	,	V_22
pdev	,	V_29
data_wr	,	V_27
HCLGE_MDIO_CTRL_ST_S	,	V_23
cpu_to_le16	,	F_5
priv	,	V_10
PHY_INTERFACE_MODE_SGMII	,	V_61
hdev	,	V_9
ret	,	V_13
mdiobus_register	,	F_14
read	,	V_45
hclge_mac_start_phy	,	F_22
mii_bus	,	V_1
devm_mdiobus_alloc	,	F_12
HCLGE_MDIO_CTRL_START_B	,	V_21
phy_disconnect	,	F_27
phy_connect_direct	,	F_23
name	,	V_44
mdio_cmd	,	V_7
hclge_mac_stop_phy	,	F_25
"failed to adjust link.\n"	,	L_9
desc	,	V_12
"Failed to get phy device\n"	,	L_8
"mdio read fail when get data, status is %d.\n"	,	L_2
hclge_dev	,	V_8
phy_start	,	F_24
back	,	V_57
hnae3_handle	,	V_53
speed	,	V_59
dev_err	,	F_7
hclge_desc	,	V_11
netdev_priv	,	F_18
dev_name	,	F_13
data_rd	,	V_35
phy_device	,	V_38
phydev	,	V_39
hclge_mac_mdio_config	,	F_11
mdiobus_get_phy	,	F_15
phy_stop	,	F_26
hclge_mac	,	V_36
