timescale 1ns / 1ps
module FA1(a,b,cin,s,cout); 
input a,b,cin;
output reg s,cout;
always@(*)
 begin
{cout,s}=a+b+cin;
end
endmodule
