Partition Merge report for chiptop
Wed May 12 20:28:50 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Wed May 12 20:28:50 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; chiptop                                     ;
; Top-level Entity Name              ; chiptop                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,526                                       ;
;     Total combinational functions  ; 4,196                                       ;
;     Dedicated logic registers      ; 4,944                                       ;
; Total registers                    ; 4944                                        ;
; Total pins                         ; 19                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 44,032                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                            ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                             ; Details                                                                                  ;
+-------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------+------------------------------------------------------------------------------------------+
; CLOCK_50                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                      ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~66            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~66          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~66            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~66          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~67            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~67          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~67            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~67          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~68            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~68          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~68            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~68          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~69            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~69          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~69            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~69          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~7             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[0]~7             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[0]~70            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~70          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~70            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~70          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~71            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~71          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~71            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~71          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~72            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~72          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~72            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~72          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~73            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~73          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~73            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~73          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~74            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~74          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~74            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~74          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~75            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~75          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~75            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~75          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~76            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~76          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~76            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~76          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~77            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[0]~77            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[0]~9             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[0]~9             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[0]~92            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~92          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~92            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[0]~92          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[0]~93            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[0]~93            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[3]~78            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~78          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~78            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~78          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~79            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~79          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~79            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~79          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~80            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~80          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~80            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~80          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~81            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~81          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~81            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~81          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~82            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~82          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~82            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~82          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~83            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~83          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~83            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~83          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~84            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~84          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~84            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~84          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~85            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~85          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~85            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~85          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~86            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~86          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~86            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~86          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~87            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~87          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~87            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~87          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~88            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~88          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~88            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~88          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~89            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~89          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~89            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~89          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~90            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~90          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~90            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[3]~90          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[3]~91            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[3]~91            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[4]~51            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~51          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~51            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~51          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~52            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~52          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~52            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~52          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~53            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~53          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~53            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~53          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~54            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~54          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~54            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~54          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~55            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~55          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~55            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~55          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~56            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~56          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~56            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~56          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~57            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~57          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~57            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~57          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~58            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~58          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~58            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~58          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~59            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~59          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~59            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~59          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~60            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~60          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~60            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~60          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~61            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~61          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~61            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~61          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~62            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~62          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~62            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~62          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~63            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~63          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~63            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~63          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~64            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~64          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~64            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[4]~64          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[4]~65            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[4]~65            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[5]~24            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~24          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~24            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~24          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~25            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~25          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~25            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~25          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~26            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~26          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~26            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~26          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~27            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~27          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~27            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~27          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~28            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~28          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~28            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~28          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~29            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~29          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~29            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~29          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~30            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~30          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~30            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~30          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~31            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~31          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~31            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~31          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~32            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~32          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~32            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~32          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~33            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~33          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~33            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~33          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~34            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~34          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~34            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~34          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~35            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~35          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~35            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~35          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~36            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~36          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~36            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[5]~36          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[5]~37            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[5]~37            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[6]~38            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~38          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~38            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~38          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~39            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~39          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~39            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~39          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~40            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~40          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~40            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~40          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~41            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~41          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~41            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~41          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~42            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~42          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~42            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~42          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~43            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~43          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~43            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~43          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~44            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~44          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~44            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~44          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~45            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~45          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~45            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~45          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~46            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~46          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~46            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~46          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~47            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~47          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~47            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~47          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~48            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~48          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~48            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~48          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~49            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~49          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~49            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[6]~49          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[6]~50            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[6]~50            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[7]~10            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~10          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~10            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~10          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~11            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~11          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~11            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~11          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~12            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~12          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~12            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~12          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~13            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~13          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~13            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~13          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~14            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~14          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~14            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~14          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~15            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~15          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~15            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~15          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~16            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~16          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~16            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~16          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~17            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~17          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~17            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~17          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~18            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~18          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~18            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~18          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~19            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~19          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~19            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~19          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~20            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~20          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~20            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~20          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~21            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~21          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~21            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~21          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~22            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~22          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~22            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~22          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~23            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[7]~23            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[7]~4             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[7]~4             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[7]~5             ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~5           ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~5             ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~5           ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~6             ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~6           ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~6             ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~6           ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~8             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[7]~8             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[7]~94            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~94          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~94            ; post-fitting ; connected ; Top                            ; post-synthesis    ; DW8051_core:u0|int_sfr_data_in[7]~94          ; N/A                                                                                      ;
; DW8051_core:u0|int_sfr_data_in[7]~95            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; DW8051_core:u0|int_sfr_data_in[7]~95            ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; IRDA_RXD                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; IRDA_RXD                                      ; N/A                                                                                      ;
; IRDA_RXD                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; IRDA_RXD                                      ; N/A                                                                                      ;
; IRDA_RXD~input                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; IRDA_RXD                                      ; N/A                                                                                      ;
; IRDA_RXD~input                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; IRDA_RXD                                      ; N/A                                                                                      ;
; KEY[0]~input                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY[0]                                        ; N/A                                                                                      ;
; KEY[0]~input                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; KEY[0]                                        ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|gnd                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; auto_signaltap_0|vcc                            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC           ; N/A                                                                                      ;
; ram_wen~0                                       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; ram_wen~0                                       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|D_OUT[0]~15               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|D_OUT[0]~15               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|D_OUT[0]~18               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|D_OUT[0]~18               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|D_OUT[1]~0                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT[1]~0              ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT[1]~0                ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT[1]~0              ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT[7]~19               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT[7]~19             ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT[7]~19               ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT[7]~19             ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~16                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~16                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~16                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~16                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~17                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~17                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~17                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~17                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~20                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~20                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~20                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~20                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~21                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~21                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~21                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~21                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~22                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~22                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~22                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~22                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~23                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~23                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~23                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~23                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~24                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~24                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~24                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~24                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~25                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~25                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~25                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~25                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~26                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~26                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~26                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~26                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~27                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~27                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~27                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~27                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~28                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~28                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~28                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~28                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~29                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~29                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~29                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~29                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~30                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~30                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~30                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~30                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~31                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~31                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~31                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~31                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~32                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~32                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~32                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~32                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~33                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~33                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~33                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~33                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~34                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~34                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~34                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~34                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~35                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~35                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~35                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~35                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~36                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~36                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~36                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~36                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~37                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~37                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~37                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~37                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~38                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~38                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~38                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~38                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~39                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~39                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~39                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~39                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~40                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~40                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~40                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~40                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~41                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~41                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~41                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~41                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~42                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~42                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|D_OUT~42                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|D_OUT~42                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|Equal2~0                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|Equal2~0                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|Equal2~0                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|Equal2~0                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|Equal2~1                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|Equal2~1                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|Equal2~1                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|Equal2~1                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|Equal4~0                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|Equal4~0                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|Equal4~0                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|Equal4~0                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_BLON                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_BLON                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_BLON                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_BLON                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_DATA[0]~0             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_DATA[0]~0           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_DATA[0]~0             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_DATA[0]~0           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_DATA[2]~feeder        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|LCD_DATA[2]~feeder        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|LCD_DATA[3]~feeder        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|LCD_DATA[3]~feeder        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|LCD_EN                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_EN                  ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_EN                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_EN                  ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_EN~0                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_EN~0                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_EN~0                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_EN~0                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_EN~1                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_EN~1                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_EN~1                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_EN~1                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_ON                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_ON                  ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_ON                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_ON                  ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_ON~feeder             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|LCD_ON~feeder             ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|LCD_RS                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_RS                  ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_RS                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_RS                  ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_RS~0                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_RS~0                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|LCD_RS~0                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|LCD_RS~0                ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always0~0                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always0~0               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always0~0                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always0~0               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always0~1                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always0~1               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always0~1                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always0~1               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always0~2                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always0~2               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always0~2                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always0~2               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always0~3                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always0~3               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always0~3                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always0~3               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always1~0                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always1~0               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|always1~0                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|always1~0               ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[0]~4             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[0]~4           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[0]~4             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[0]~4           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[1]~5             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[1]~5           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[1]~5             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[1]~5           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[2]~7             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[2]~7           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[2]~7             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[2]~7           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[3]~9             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[3]~9           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[3]~9             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[3]~9           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[4]~11            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[4]~11          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|en_count[4]~11            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|en_count[4]~11          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~0            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~0          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~0            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~0          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~10           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~10         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~10           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~10         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~12           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~12         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~12           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~12         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~14           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~14         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~14           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~14         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~16           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~16         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~16           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~16         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~2            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~2          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~2            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~2          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~4            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~4          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~4            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~4          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~6            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~6          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~6            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~6          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~8            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~8          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~8            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Add0~8          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~0        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~0      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~0        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~0      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~1        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~1      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~1        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~1      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~10       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~10     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~10       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~10     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~11       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~11     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~11       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~11     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~12       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~12     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~12       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~12     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~13       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~13     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~13       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~13     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~14       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~14     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~14       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~14     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~2        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~2      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~2        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~2      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~3        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~3      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~3        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~3      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~4        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~4      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~4        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~4      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~5        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~5      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~5        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~5      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~6        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~6      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~6        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~6      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~7        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~7      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~7        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~7      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~8        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~8      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~8        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~8      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~9        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~9      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~9        ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Decoder0~9      ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Equal0~0          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Equal0~0        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Equal0~0          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Equal0~0        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Equal0~1          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Equal0~1        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Equal0~1          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Equal0~1        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX0[1]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX0[1]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX2[0]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX2[0]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX2[2]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX2[2]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX2[3]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX2[3]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX3[0]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX3[0]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX3[2]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX3[2]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX3[3]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX3[3]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX4[0]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX4[0]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX4[1]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX4[1]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX4[2]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX4[2]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX5[2]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX5[2]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX5[3]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|HEX5[3]~feeder    ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan0~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan0~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan0~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan0~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan0~1       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan0~1     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan0~1       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan0~1     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan1~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan1~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan1~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan1~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan1~1       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan1~1     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan1~1       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan1~1     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan2~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan2~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan2~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan2~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan3~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan3~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan3~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan3~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan3~1       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan3~1     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan3~1       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|LessThan3~1     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector40~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector40~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector40~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector40~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector41~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector41~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector41~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector41~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector41~1      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector41~1    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector41~1      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector41~1    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~1      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~1    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~1      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~1    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~2      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~2      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~3      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector42~3      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector48~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector48~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector48~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|Selector48~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~0         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~0       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~0         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~0       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~1         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~1       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~1         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~1       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~2         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~2       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~2         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~2       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~3         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~3       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~3         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~3       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~4         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~4       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~4         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~4       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~5         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~5       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~5         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~5       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~6         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~6       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~6         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~6       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~7         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~7       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~7         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~7       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~8         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~8       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~8         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|always1~8       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~0       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~0     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~1       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~1     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~1       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~1     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~2       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~2     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~2       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~2     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~3       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~3     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~3       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~3     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~4       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~4     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~4       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~4     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~5       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~5     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~5       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|clk100khz~5     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[0]~15         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[0]~15         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[0]~5          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[0]~5        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[0]~5          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[0]~5        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[1]~7          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[1]~7        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[1]~7          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[1]~7        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[2]~9          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[2]~9        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[2]~9          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[2]~9        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[3]~11         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[3]~11       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[3]~11         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[3]~11       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[4]~13         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[4]~13       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[4]~13         ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|cnt[4]~13       ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[0]~10   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[0]~10 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[0]~10   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[0]~10 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[1]~12   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[1]~12 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[1]~12   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[1]~12 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[1]~22   ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[1]~22   ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[2]~14   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[2]~14 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[2]~14   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[2]~14 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[3]~16   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[3]~16 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[3]~16   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[3]~16 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[4]~18   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[4]~18 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[4]~18   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[4]~18 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[5]~20   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[5]~20 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[5]~20   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[5]~20 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[6]~23   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[6]~23 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[6]~23   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[6]~23 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[7]~25   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[7]~25 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[7]~25   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[7]~25 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[8]~27   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[8]~27 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[8]~27   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[8]~27 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[9]~29   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[9]~29 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[9]~29   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_counter[9]~29 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_logic[6]~0      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|h_logic[6]~0      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[0]~10   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[0]~10 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[0]~10   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[0]~10 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[1]~12   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[1]~12 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[1]~12   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[1]~12 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[2]~14   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[2]~14 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[2]~14   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[2]~14 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[3]~16   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[3]~16 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[3]~16   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[3]~16 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[4]~18   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[4]~18 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[4]~18   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[4]~18 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[5]~20   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[5]~20 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[5]~20   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[5]~20 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[6]~23   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[6]~23 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[6]~23   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[6]~23 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[7]~25   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[7]~25 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[7]~25   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[7]~25 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[8]~27   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[8]~27 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[8]~27   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[8]~27 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[9]~22   ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[9]~22   ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[9]~29   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[9]~29 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[9]~29   ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_counter[9]~29 ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[1]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[1]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[3]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[3]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[4]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[4]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[5]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[5]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[7]~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[7]~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[7]~0      ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[7]~0    ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[9]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|l_logic[9]~feeder ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out[7]~0          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out[7]~0        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out[7]~0          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out[7]~0        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out[7]~4          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out[7]~4        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out[7]~4          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out[7]~4        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~1             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~1           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~1             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~1           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~10            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~10          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~10            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~10          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~11            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~11          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~11            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~11          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~12            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~12          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~12            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~12          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~13            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~13          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~13            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~13          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~14            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~14          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~14            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~14          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~15            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~15          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~15            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~15          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~16            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~16          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~16            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~16          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~17            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~17          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~17            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~17          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~18            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~18          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~18            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~18          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~19            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~19          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~19            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~19          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~2             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~2           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~2             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~2           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~20            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~20          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~20            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~20          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~21            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~21          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~21            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~21          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~22            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~22          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~22            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~22          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~23            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~23          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~23            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~23          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~24            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~24          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~24            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~24          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~25            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~25          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~25            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~25          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~26            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~26          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~26            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~26          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~27            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~27          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~27            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~27          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~28            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~28          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~28            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~28          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~29            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~29          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~29            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~29          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~3             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~3           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~3             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~3           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~30            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~30          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~30            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~30          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~31            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~31          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~31            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~31          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~32            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~32          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~32            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~32          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~33            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~33          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~33            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~33          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~34            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~34          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~34            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~34          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~35            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~35          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~35            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~35          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~36            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~36          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~36            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~36          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~37            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~37          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~37            ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~37          ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~5             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~5           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~5             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~5           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~6             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~6           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~6             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~6           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~7             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~7           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~7             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~7           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~8             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~8           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~8             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~8           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~9             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~9           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~9             ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|out~9           ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|rx_complete       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|rx_complete     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|rx_complete       ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|rx_complete     ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|rx_complete~0     ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|rx_complete~0   ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|rx_complete~0     ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|rx_complete~0   ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.00          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.00        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.00          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.00        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.01          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.01        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.01          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.01        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.10          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.10        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.10          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state.10        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~10          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~10        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~10          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~10        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~11          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~11        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~11          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~11        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~12          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~12        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~12          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~12        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~13          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~13        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~13          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~13        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~14          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~14        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~14          ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|lab3:u1|state~14        ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xD1[0]~feeder      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|state_0xD1[0]~feeder      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|state_0xD1[1]~feeder      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|state_0xD1[1]~feeder      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|state_0xD1[4]~feeder      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|state_0xD1[4]~feeder      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[0]~7           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[0]~7         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[0]~7           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[0]~7         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[1]~0           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[1]~0         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[1]~0           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[1]~0         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[2]~6           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[2]~6         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[2]~6           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[2]~6         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[3]~5           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[3]~5         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[3]~5           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[3]~5         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[4]~4           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[4]~4         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[4]~4           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[4]~4         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[5]~3           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[5]~3         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[5]~3           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[5]~3         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[6]~2           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[6]~2         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[6]~2           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[6]~2         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[7]~1           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[7]~1         ; N/A                                                                                      ;
; sfr_mem_IR:u1_sfr_mem|state_0xDC[7]~1           ; post-fitting ; connected ; Top                            ; post-synthesis    ; sfr_mem_IR:u1_sfr_mem|state_0xDC[7]~1         ; N/A                                                                                      ;
; ~QIC_CREATED_GND~I                              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; ~QIC_CREATED_GND~I                              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
+-------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 2945  ; 200              ; 4546                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 2677  ; 182              ; 1337                           ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 1791  ; 71               ; 845                            ; 0                              ;
;     -- 3 input functions                    ; 590   ; 71               ; 391                            ; 0                              ;
;     -- <=2 input functions                  ; 296   ; 40               ; 101                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 2531  ; 174              ; 1267                           ; 0                              ;
;     -- arithmetic mode                      ; 146   ; 8                ; 70                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 804   ; 120              ; 4020                           ; 0                              ;
;     -- Dedicated logic registers            ; 804   ; 120              ; 4020                           ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 19    ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 4096  ; 0                ; 39936                          ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 120   ; 175              ; 5757                           ; 0                              ;
;     -- Registered Input Connections         ; 51    ; 130              ; 4668                           ; 0                              ;
;     -- Output Connections                   ; 5485  ; 532              ; 35                             ; 0                              ;
;     -- Registered Output Connections        ; 24    ; 532              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 18450 ; 1533             ; 21648                          ; 0                              ;
;     -- Registered Connections               ; 5616  ; 1184             ; 17144                          ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 98    ; 233              ; 5274                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 233   ; 20               ; 454                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 5274  ; 454              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 27    ; 78               ; 1005                           ; 0                              ;
;     -- Output Ports                         ; 23    ; 95               ; 639                            ; 0                              ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 3                ; 630                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 55               ; 625                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 1                ; 110                            ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 30               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 12                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 48               ; 316                            ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 53               ; 330                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 47               ; 627                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                              ;
+----------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; Name                                                                             ; Partition ; Type          ; Location ; Status      ;
+----------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; CLOCK_50                                                                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- CLOCK_50                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- CLOCK_50~input                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; IRDA_RXD                                                                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- IRDA_RXD                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- IRDA_RXD~input                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; KEY[0]                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[0]                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[0]~input                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; KEY[1]                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[1]                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[1]~input                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; KEY[2]                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[2]                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[2]~input                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; KEY[3]                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[3]                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[3]~input                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_BLON                                                                         ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_BLON                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_BLON~output                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_DATA[0]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_DATA[0]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_DATA[0]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_DATA[1]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_DATA[1]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_DATA[1]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_DATA[2]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_DATA[2]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_DATA[2]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_DATA[3]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_DATA[3]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_DATA[3]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_DATA[4]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_DATA[4]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_DATA[4]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_DATA[5]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_DATA[5]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_DATA[5]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_DATA[6]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_DATA[6]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_DATA[6]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_DATA[7]                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_DATA[7]                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_DATA[7]~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_EN                                                                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_EN                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_EN~output                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_ON                                                                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_ON                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_ON~output                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_RS                                                                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_RS                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_RS~output                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; LCD_RW                                                                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- LCD_RW                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LCD_RW~output                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; altera_reserved_tck                                                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; altera_reserved_tdi                                                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; altera_reserved_tdo                                                              ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; altera_reserved_tms                                                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
; jtag.bp.u4_rom_mem_altsyncram_component_auto_generated_mgl_prim2_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                  ;           ;               ;          ;             ;
+----------------------------------------------------------------------------------+-----------+---------------+----------+-------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 7,526          ;
;                                             ;                ;
; Total combinational functions               ; 4196           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2707           ;
;     -- 3 input functions                    ; 1052           ;
;     -- <=2 input functions                  ; 437            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3972           ;
;     -- arithmetic mode                      ; 224            ;
;                                             ;                ;
; Total registers                             ; 4944           ;
;     -- Dedicated logic registers            ; 4944           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 19             ;
; Total memory bits                           ; 44032          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3675           ;
; Total fan-out                               ; 35334          ;
; Average fan-out                             ; 3.71           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048  ; None              ;
; rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_vfc1:auto_generated|altsyncram_tvd2:altsyncram1|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; ../ir_lcm_asm.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 312          ; 128          ; 312          ; 39936 ; None              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 12 20:28:46 2021
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off chiptop -c chiptop --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 567 of its 657 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 90 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (15400): WYSIWYG primitive "rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_vfc1:auto_generated|altsyncram_tvd2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_tvd2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_ief1.tdf Line: 32
Warning (15400): WYSIWYG primitive "ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_ief1.tdf Line: 32
Warning (15400): WYSIWYG primitive "ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_ief1.tdf Line: 32
Warning (15400): WYSIWYG primitive "ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_ief1.tdf Line: 32
Warning (15400): WYSIWYG primitive "ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_ief1.tdf Line: 32
Warning (15400): WYSIWYG primitive "ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_ief1.tdf Line: 32
Warning (15400): WYSIWYG primitive "ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_ief1.tdf Line: 32
Warning (15400): WYSIWYG primitive "ram:u3_int_mem|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_ief1.tdf Line: 32
Warning (15400): WYSIWYG primitive "rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_vfc1:auto_generated|altsyncram_tvd2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_tvd2.tdf Line: 35
Warning (15400): WYSIWYG primitive "rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_vfc1:auto_generated|altsyncram_tvd2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_tvd2.tdf Line: 35
Warning (15400): WYSIWYG primitive "rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_vfc1:auto_generated|altsyncram_tvd2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_tvd2.tdf Line: 35
Warning (15400): WYSIWYG primitive "rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_vfc1:auto_generated|altsyncram_tvd2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_tvd2.tdf Line: 35
Warning (15400): WYSIWYG primitive "rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_vfc1:auto_generated|altsyncram_tvd2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_tvd2.tdf Line: 35
Warning (15400): WYSIWYG primitive "rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_vfc1:auto_generated|altsyncram_tvd2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_tvd2.tdf Line: 35
Warning (15400): WYSIWYG primitive "rom:u4_rom_mem|altsyncram:altsyncram_component|altsyncram_vfc1:auto_generated|altsyncram_tvd2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: C:/Users/USER/Desktop/lab3-2/db/altsyncram_tvd2.tdf Line: 35
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/USER/Desktop/lab3-2/chiptop.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/USER/Desktop/lab3-2/chiptop.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/USER/Desktop/lab3-2/chiptop.v Line: 4
Info (21057): Implemented 8176 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 7824 logic cells
    Info (21064): Implemented 328 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Wed May 12 20:28:51 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


