5 16 fd01 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (instance5.vcd) 2 -o (instance5.cdd) 2 -v (instance5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 instance5.v 1 23 1 
1 a 1 3 7000a 1 0 2 0 3 17 0 7 0 5 1 0
1 b 2 3 7000d 1 0 2 0 3 17 0 7 0 0 0 0
3 0 foobar "main.foo" 0 instance5.v 26 34 1 
2 1 32 32 f000f 1 0 1008 0 0 32 48 1 0
2 2 32 32 d000d 4 0 1008 0 0 32 48 2 0
2 3 32 32 b0010 4 24 100c 1 2 2 18 0 3 0 0 0 0 b
2 4 32 32 70007 0 1 1410 0 0 2 1 a
2 5 32 32 70010 4 35 e 3 4
1 b 3 28 d 1 0 2 0 3 17 7 7 0 5 1 0
1 a 4 30 6000b 1 0 1 0 2 17 3 3 0 2 0 0
4 5 f 5 5 5
3 0 foobar "main.bar" 0 instance5.v 26 34 1 
2 6 32 32 f000f 1 0 1008 0 0 32 48 1 0
2 7 32 32 d000d 2 0 1008 0 0 32 48 2 0
2 8 32 32 b0010 2 24 1008 6 7 2 18 0 3 0 0 0 0 b
2 9 32 32 70007 0 1 1410 0 0 2 1 a
2 10 32 32 70010 3 35 a 8 9
1 b 5 28 d 1 0 2 0 3 17 7 7 0 0 0 0
1 a 6 30 6000b 1 0 1 0 2 17 3 3 0 0 0 0
4 10 f 10 10 10
3 1 main.u$0 "main.u$0" 0 instance5.v 8 21 1 
