

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Tue Jan  7 20:04:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  138785|  553185|  138785|  553185|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+--------------+-----------+-----------+---------+----------+
        |                         |     Latency     |   Iteration  |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |   min  |   max  |    Latency   |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+--------+--------+--------------+-----------+-----------+---------+----------+
        |- Loop 1                 |  138784|  553184| 8674 ~ 34574 |          -|          -|       16|    no    |
        | + Loop 1.1              |      18|      18|             2|          -|          -|        9|    no    |
        | + Loop 1.2              |    8652|   34552|  618 ~ 1234  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.2.1          |     616|    1232|            44|          -|          -| 14 ~ 28 |    no    |
        |   +++ Loop 1.2.1.1      |      42|      42|            14|          -|          -|        3|    no    |
        |    ++++ Loop 1.2.1.1.1  |      12|      12|             4|          -|          -|        3|    no    |
        +-------------------------+--------+--------+--------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    465|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      32|      3|    0|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        -|      -|     308|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     340|    629|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_32_1_1_U24  |network_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |empty_U  |depthwise_conv2d_fix_2_empty  |        0|  32|   3|    0|     9|   16|     1|          144|
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                              |        0|  32|   3|    0|     9|   16|     1|          144|
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp6_fu_499_p2        |     *    |      0|  0|  51|           7|           9|
    |tmp8_fu_425_p2        |     *    |      0|  0|  51|           9|           6|
    |add_ln22_1_fu_317_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln22_fu_312_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln26_1_fu_366_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln26_fu_376_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln37_4_fu_544_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln37_5_fu_554_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln37_fu_534_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln45_fu_509_p2    |     +    |      0|  0|  19|          14|          14|
    |buffer_fu_586_p2      |     +    |      0|  0|  39|          32|          32|
    |i_fu_356_p2           |     +    |      0|  0|  13|           4|           1|
    |k_h_fu_451_p2         |     +    |      0|  0|  10|           2|           1|
    |k_w_fu_524_p2         |     +    |      0|  0|  10|           2|           1|
    |out_d_fu_328_p2       |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_405_p2       |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_435_p2       |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_479_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp7_fu_415_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_489_p2         |     +    |      0|  0|  15|           9|           9|
    |sub_ln37_fu_473_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln22_fu_322_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_350_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln31_fu_400_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln32_fu_430_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln35_fu_445_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln36_fu_518_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 465|         191|         174|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  56|         13|    1|         13|
    |buffer_0_reg_240  |   9|          2|   32|         64|
    |buffer_1_reg_261  |   9|          2|   32|         64|
    |empty_address0    |  15|          3|    4|         12|
    |i_0_reg_204       |   9|          2|    4|          8|
    |k_h_0_reg_250     |   9|          2|    2|          4|
    |k_w_0_reg_273     |   9|          2|    2|          4|
    |out_d_0_reg_168   |   9|          2|    5|         10|
    |out_h_0_reg_216   |   9|          2|    5|         10|
    |out_w_0_reg_228   |   9|          2|    5|         10|
    |phi_mul2_reg_192  |   9|          2|    9|         18|
    |phi_mul_reg_180   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 161|         36|  110|        235|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln22_1_reg_634        |   9|   0|    9|          0|
    |add_ln22_reg_629          |   9|   0|    9|          0|
    |add_ln37_5_reg_732        |   5|   0|    5|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |buffer_0_reg_240          |  32|   0|   32|          0|
    |buffer_1_reg_261          |  32|   0|   32|          0|
    |buffer_4_reg_670          |  32|   0|   32|          0|
    |empty_56_reg_619          |   5|   0|    5|          0|
    |empty_57_reg_624          |   5|   0|    5|          0|
    |i_0_reg_204               |   4|   0|    4|          0|
    |i_reg_655                 |   4|   0|    4|          0|
    |input_load_reg_737        |  16|   0|   16|          0|
    |k_h_0_reg_250             |   2|   0|    2|          0|
    |k_h_reg_704               |   2|   0|    2|          0|
    |k_w_0_reg_273             |   2|   0|    2|          0|
    |k_w_reg_722               |   2|   0|    2|          0|
    |out_d_0_reg_168           |   5|   0|    5|          0|
    |out_d_reg_642             |   5|   0|    5|          0|
    |out_h_0_reg_216           |   5|   0|    5|          0|
    |out_h_reg_678             |   5|   0|    5|          0|
    |out_w_0_reg_228           |   5|   0|    5|          0|
    |out_w_reg_691             |   5|   0|    5|          0|
    |phi_mul2_reg_192          |   9|   0|    9|          0|
    |phi_mul_reg_180           |   9|   0|    9|          0|
    |sub_ln37_reg_709          |   5|   0|    5|          0|
    |tmp6_reg_714              |  14|   0|   14|          0|
    |tmp8_reg_683              |  14|   0|   14|          0|
    |trunc_ln9_reg_747         |  19|   0|   19|          0|
    |zext_ln26_reg_647         |   4|   0|    8|          4|
    |zext_ln35_reg_696         |   5|   0|   14|          9|
    |zext_ln37_6_cast_reg_604  |   7|   0|   14|          7|
    |zext_ln37_reg_599         |   7|   0|    9|          2|
    |zext_ln45_1_cast_reg_614  |   6|   0|   14|          8|
    |zext_ln45_reg_609         |   6|   0|    9|          3|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 308|   0|  341|         33|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

