DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
]
instances [
(Instance
name "Udut"
duLibraryName "hsio"
duName "main_fe_out"
elements [
]
mwi 0
uid 113,0
)
(Instance
name "Utst"
duLibraryName "hsio"
duName "main_fe_out_tester"
elements [
]
mwi 0
uid 959,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_fe_out_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_fe_out_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_fe_out_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_fe_out_tb"
)
(vvPair
variable "date"
value "12/12/11"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "main_fe_out_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "warren"
)
(vvPair
variable "host"
value "mbb"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "main_fe_out_tb"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_fe_out_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_fe_out_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:02:20"
)
(vvPair
variable "unit"
value "main_fe_out_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 642,0
optionalChildren [
*1 (SaComponent
uid 113,0
optionalChildren [
*2 (CptPort
uid 9,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,49625,15000,50375"
)
tg (CPTG
uid 11,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12,0
va (VaSet
)
xt "16000,49500,26200,50500"
st "reg_com_enable_i : (15:0)"
blo "16000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_com_enable_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 1,0
)
)
)
*3 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
)
xt "16000,40500,18900,41500"
st "clk_bco"
blo "16000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_bco"
t "std_logic"
o 3
suid 2,0
)
)
)
*4 (CptPort
uid 21,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 23,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24,0
va (VaSet
)
xt "16000,41500,19400,42500"
st "clkn_bco"
blo "16000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "clkn_bco"
t "std_logic"
o 4
suid 9,0
)
)
)
*5 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "16000,36500,17000,37500"
st "clk"
blo "16000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*6 (CptPort
uid 33,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,50625,15000,51375"
)
tg (CPTG
uid 35,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "16000,50500,24500,51500"
st "reg_control_i : (15:0)"
blo "16000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_control_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 17,0
)
)
)
*7 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,46625,38750,47375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
)
xt "31600,46500,37000,47500"
st "ibst_noise_o"
ju 2
blo "37000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_noise_o"
t "std_logic"
o 24
suid 18,0
)
)
)
*8 (CptPort
uid 45,0
ps "OnEdgeStrategy"
shape (Triangle
uid 46,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 47,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48,0
va (VaSet
)
xt "16000,37500,17000,38500"
st "rst"
blo "16000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 9
suid 20,0
)
)
)
*9 (CptPort
uid 49,0
ps "OnEdgeStrategy"
shape (Triangle
uid 50,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,47625,38750,48375"
)
tg (CPTG
uid 51,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 52,0
va (VaSet
)
xt "32100,47500,37000,48500"
st "ibst_com_o"
ju 2
blo "37000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_com_o"
t "std_logic"
o 22
suid 21,0
)
)
)
*10 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,48625,38750,49375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "32200,48500,37000,49500"
st "ibst_bco_o"
ju 2
blo "37000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_bco_o"
t "std_logic"
o 21
suid 22,0
)
)
)
*11 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Triangle
uid 58,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,49625,38750,50375"
)
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
)
xt "32600,49500,37000,50500"
st "ibst_l1r_o"
ju 2
blo "37000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_l1r_o"
t "std_logic"
o 23
suid 23,0
)
)
)
*12 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,50625,38750,51375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "31300,50500,37000,51500"
st "ibpp0_com_o"
ju 2
blo "37000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp0_com_o"
t "std_logic"
o 12
suid 51,0
)
)
)
*13 (CptPort
uid 65,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,51625,38750,52375"
)
tg (CPTG
uid 67,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 68,0
va (VaSet
)
xt "31300,51500,37000,52500"
st "ibpp1_dclk_o"
ju 2
blo "37000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp1_dclk_o"
t "std_logic"
o 18
suid 52,0
)
)
)
*14 (CptPort
uid 69,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,52625,38750,53375"
)
tg (CPTG
uid 71,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72,0
va (VaSet
)
xt "31000,52500,37000,53500"
st "ibpp1_reset_o"
ju 2
blo "37000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp1_reset_o"
t "std_logic"
o 20
suid 53,0
)
)
)
*15 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,53625,38750,54375"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "31400,53500,37000,54500"
st "ibpp0_bco_o"
ju 2
blo "37000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp0_bco_o"
t "std_logic"
o 11
suid 54,0
)
)
)
*16 (CptPort
uid 77,0
ps "OnEdgeStrategy"
shape (Triangle
uid 78,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,54625,38750,55375"
)
tg (CPTG
uid 79,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 80,0
va (VaSet
)
xt "31400,54500,37000,55500"
st "ibpp1_bco_o"
ju 2
blo "37000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp1_bco_o"
t "std_logic"
o 16
suid 55,0
)
)
)
*17 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,55625,38750,56375"
)
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "31300,55500,37000,56500"
st "ibpp1_com_o"
ju 2
blo "37000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp1_com_o"
t "std_logic"
o 17
suid 56,0
)
)
)
*18 (CptPort
uid 85,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,56625,38750,57375"
)
tg (CPTG
uid 87,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 88,0
va (VaSet
)
xt "32100,56500,37000,57500"
st "ibpp1_l1_o"
ju 2
blo "37000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp1_l1_o"
t "std_logic"
o 19
suid 57,0
)
)
)
*19 (CptPort
uid 89,0
ps "OnEdgeStrategy"
shape (Triangle
uid 90,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,57625,38750,58375"
)
tg (CPTG
uid 91,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92,0
va (VaSet
)
xt "31300,57500,37000,58500"
st "ibpp0_dclk_o"
ju 2
blo "37000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp0_dclk_o"
t "std_logic"
o 13
suid 58,0
)
)
)
*20 (CptPort
uid 93,0
ps "OnEdgeStrategy"
shape (Triangle
uid 94,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,58625,38750,59375"
)
tg (CPTG
uid 95,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 96,0
va (VaSet
)
xt "32100,58500,37000,59500"
st "ibpp0_l1_o"
ju 2
blo "37000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp0_l1_o"
t "std_logic"
o 14
suid 59,0
)
)
)
*21 (CptPort
uid 97,0
ps "OnEdgeStrategy"
shape (Triangle
uid 98,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,59625,38750,60375"
)
tg (CPTG
uid 99,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 100,0
va (VaSet
)
xt "31000,59500,37000,60500"
st "ibpp0_reset_o"
ju 2
blo "37000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp0_reset_o"
t "std_logic"
o 15
suid 60,0
)
)
)
*22 (CptPort
uid 1405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,62625,38750,63375"
)
tg (CPTG
uid 1407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1408,0
va (VaSet
)
xt "29500,62500,37000,63500"
st "dbg_sig_o : (15:0)"
ju 2
blo "37000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 67,0
)
)
)
*23 (CptPort
uid 1409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,63625,38750,64375"
)
tg (CPTG
uid 1411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1412,0
va (VaSet
)
xt "29500,63500,37000,64500"
st "sink_sig_o : (15:0)"
ju 2
blo "37000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sink_sig_o"
t "std_logic_vector"
b "(15 downto 0)"
o 25
suid 68,0
)
)
)
*24 (CptPort
uid 1662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,38625,15000,39375"
)
tg (CPTG
uid 1664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1665,0
va (VaSet
)
xt "16000,38500,18000,39500"
st "clk40"
blo "16000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 2
suid 69,0
)
)
)
*25 (CptPort
uid 1666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,46625,15000,47375"
)
tg (CPTG
uid 1668,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1669,0
va (VaSet
)
xt "16000,46500,18200,47500"
st "com_i"
blo "16000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 5
suid 70,0
)
)
)
*26 (CptPort
uid 1670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,47625,15000,48375"
)
tg (CPTG
uid 1672,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1673,0
va (VaSet
)
xt "16000,47500,17700,48500"
st "l1r_i"
blo "16000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 6
suid 71,0
)
)
)
]
shape (Rectangle
uid 114,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,36000,38000,69000"
)
oxt "15000,6000,38000,39000"
ttg (MlTextGroup
uid 115,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 116,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,45000,24550,46000"
st "hsio"
blo "22850,45800"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 117,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,46000,28350,47000"
st "main_fe_out"
blo "22850,46800"
tm "CptNameMgr"
)
*29 (Text
uid 118,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,47000,24750,48000"
st "Udut"
blo "22850,47800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 119,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 120,0
text (MLText
uid 121,0
va (VaSet
)
xt "0,42000,0,42000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*30 (Net
uid 266,0
decl (Decl
n "clk_bco"
t "std_logic"
o 19
suid 19,0
)
declText (MLText
uid 267,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,3000,38700,4200"
st "signal clk_bco          : std_logic"
)
)
*31 (Net
uid 282,0
decl (Decl
n "clkn_bco"
t "std_logic"
o 21
suid 21,0
)
declText (MLText
uid 283,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,4200,39000,5400"
st "signal clkn_bco         : std_logic"
)
)
*32 (Net
uid 290,0
decl (Decl
n "clk"
t "std_logic"
o 22
suid 22,0
)
declText (MLText
uid 291,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,600,37700,1800"
st "signal clk              : std_logic"
)
)
*33 (Net
uid 322,0
decl (Decl
n "rst"
t "std_logic"
o 26
suid 26,0
)
declText (MLText
uid 323,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,28200,37500,29400"
st "signal rst              : std_logic"
)
)
*34 (Grouping
uid 547,0
optionalChildren [
*35 (CommentText
uid 549,0
shape (Rectangle
uid 550,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "3000,20000,20000,21000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 551,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "3200,20000,13500,21000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 552,0
shape (Rectangle
uid 553,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,16000,24000,17000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 554,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,16000,23100,17000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 555,0
shape (Rectangle
uid 556,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "3000,18000,20000,19000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 557,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "3200,18000,13100,19000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 558,0
shape (Rectangle
uid 559,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,18000,3000,19000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 560,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,18000,900,19000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 561,0
shape (Rectangle
uid 562,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,17000,40000,21000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 563,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,17200,29300,18200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 564,0
shape (Rectangle
uid 565,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,16000,40000,17000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 566,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,16000,25800,17000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 567,0
shape (Rectangle
uid 568,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,16000,20000,18000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 569,0
va (VaSet
fg "32768,0,0"
)
xt "6050,16500,12950,17500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 570,0
shape (Rectangle
uid 571,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,19000,3000,20000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 572,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,19000,1200,20000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 573,0
shape (Rectangle
uid 574,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,20000,3000,21000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 575,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,20000,1900,21000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 576,0
shape (Rectangle
uid 577,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "3000,19000,20000,20000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 578,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "3200,19000,13700,20000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 548,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-1000,16000,40000,21000"
)
oxt "14000,66000,55000,71000"
)
*45 (SaComponent
uid 959,0
optionalChildren [
*46 (CptPort
uid 867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,40625,-7250,41375"
)
tg (CPTG
uid 869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 870,0
va (VaSet
)
xt "-11900,40500,-9000,41500"
st "clk_bco"
ju 2
blo "-9000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_bco"
t "std_logic"
o 22
suid 4,0
)
)
)
*47 (CptPort
uid 871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,41625,-7250,42375"
)
tg (CPTG
uid 873,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 874,0
va (VaSet
)
xt "-12400,41500,-9000,42500"
st "clkn_bco"
ju 2
blo "-9000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clkn_bco"
t "std_logic"
o 23
suid 5,0
)
)
)
*48 (CptPort
uid 1074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,36625,-7250,37375"
)
tg (CPTG
uid 1076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1077,0
va (VaSet
)
xt "-11000,36500,-9000,37500"
st "clk_o"
ju 2
blo "-9000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_o"
t "std_logic"
o 20
)
)
)
*49 (CptPort
uid 1078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,46625,-31000,47375"
)
tg (CPTG
uid 1080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1081,0
va (VaSet
)
xt "-30000,46500,-25900,47500"
st "ibpp0_bco"
blo "-30000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp0_bco"
t "std_logic"
o 1
)
)
)
*50 (CptPort
uid 1082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,47625,-31000,48375"
)
tg (CPTG
uid 1084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1085,0
va (VaSet
)
xt "-30000,47500,-25800,48500"
st "ibpp0_com"
blo "-30000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp0_com"
t "std_logic"
o 2
)
)
)
*51 (CptPort
uid 1086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,48625,-31000,49375"
)
tg (CPTG
uid 1088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1089,0
va (VaSet
)
xt "-30000,48500,-25300,49500"
st "ibpp0_dclk"
blo "-30000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp0_dclk"
t "std_logic"
o 3
)
)
)
*52 (CptPort
uid 1090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,49625,-31000,50375"
)
tg (CPTG
uid 1092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1093,0
va (VaSet
)
xt "-30000,49500,-26600,50500"
st "ibpp0_l1"
blo "-30000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp0_l1"
t "std_logic"
o 4
)
)
)
*53 (CptPort
uid 1094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,50625,-31000,51375"
)
tg (CPTG
uid 1096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1097,0
va (VaSet
)
xt "-30000,50500,-25000,51500"
st "ibpp0_reset"
blo "-30000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp0_reset"
t "std_logic"
o 5
)
)
)
*54 (CptPort
uid 1098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,51625,-31000,52375"
)
tg (CPTG
uid 1100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1101,0
va (VaSet
)
xt "-30000,51500,-25900,52500"
st "ibpp1_bco"
blo "-30000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp1_bco"
t "std_logic"
o 6
)
)
)
*55 (CptPort
uid 1102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,52625,-31000,53375"
)
tg (CPTG
uid 1104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1105,0
va (VaSet
)
xt "-30000,52500,-25800,53500"
st "ibpp1_com"
blo "-30000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp1_com"
t "std_logic"
o 7
)
)
)
*56 (CptPort
uid 1106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,53625,-31000,54375"
)
tg (CPTG
uid 1108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1109,0
va (VaSet
)
xt "-30000,53500,-25300,54500"
st "ibpp1_dclk"
blo "-30000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp1_dclk"
t "std_logic"
o 8
)
)
)
*57 (CptPort
uid 1110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,54625,-31000,55375"
)
tg (CPTG
uid 1112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1113,0
va (VaSet
)
xt "-30000,54500,-26600,55500"
st "ibpp1_l1"
blo "-30000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp1_l1"
t "std_logic"
o 9
)
)
)
*58 (CptPort
uid 1114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,55625,-31000,56375"
)
tg (CPTG
uid 1116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1117,0
va (VaSet
)
xt "-30000,55500,-25000,56500"
st "ibpp1_reset"
blo "-30000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "ibpp1_reset"
t "std_logic"
o 10
)
)
)
*59 (CptPort
uid 1118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,56625,-31000,57375"
)
tg (CPTG
uid 1120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1121,0
va (VaSet
)
xt "-30000,56500,-26700,57500"
st "ibst_bco"
blo "-30000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "ibst_bco"
t "std_logic"
o 11
)
)
)
*60 (CptPort
uid 1122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,57625,-31000,58375"
)
tg (CPTG
uid 1124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1125,0
va (VaSet
)
xt "-30000,57500,-24400,58500"
st "ibst_bco_raw"
blo "-30000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "ibst_bco_raw"
t "std_logic"
o 12
)
)
)
*61 (CptPort
uid 1126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,58625,-31000,59375"
)
tg (CPTG
uid 1128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1129,0
va (VaSet
)
xt "-30000,58500,-26600,59500"
st "ibst_com"
blo "-30000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "ibst_com"
t "std_logic"
o 13
)
)
)
*62 (CptPort
uid 1130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,59625,-31000,60375"
)
tg (CPTG
uid 1132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1133,0
va (VaSet
)
xt "-30000,59500,-24300,60500"
st "ibst_com_raw"
blo "-30000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "ibst_com_raw"
t "std_logic"
o 14
)
)
)
*63 (CptPort
uid 1134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,60625,-31000,61375"
)
tg (CPTG
uid 1136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1137,0
va (VaSet
)
xt "-30000,60500,-27100,61500"
st "ibst_l1r"
blo "-30000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "ibst_l1r"
t "std_logic"
o 15
)
)
)
*64 (CptPort
uid 1138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,61625,-31000,62375"
)
tg (CPTG
uid 1140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1141,0
va (VaSet
)
xt "-30000,61500,-24800,62500"
st "ibst_l1r_raw"
blo "-30000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "ibst_l1r_raw"
t "std_logic"
o 16
)
)
)
*65 (CptPort
uid 1142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,62625,-31000,63375"
)
tg (CPTG
uid 1144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1145,0
va (VaSet
)
xt "-30000,62500,-25600,63500"
st "ibst_noise"
blo "-30000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "ibst_noise"
t "std_logic"
o 17
)
)
)
*66 (CptPort
uid 1146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,49625,-7250,50375"
)
tg (CPTG
uid 1148,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1149,0
va (VaSet
)
xt "-15600,49500,-9000,50500"
st "reg_com_enable"
ju 2
blo "-9000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_com_enable"
t "std_logic_vector"
b "(15 downto 0)"
o 24
)
)
)
*67 (CptPort
uid 1150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,50625,-7250,51375"
)
tg (CPTG
uid 1152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1153,0
va (VaSet
)
xt "-13900,50500,-9000,51500"
st "reg_control"
ju 2
blo "-9000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_control"
t "std_logic_vector"
b "(15 downto 0)"
o 25
)
)
)
*68 (CptPort
uid 1154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,37625,-7250,38375"
)
tg (CPTG
uid 1156,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1157,0
va (VaSet
)
xt "-11000,37500,-9000,38500"
st "rst_o"
ju 2
blo "-9000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 26
)
)
)
*69 (CptPort
uid 1158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,44625,-7250,45375"
)
tg (CPTG
uid 1160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1161,0
va (VaSet
)
xt "-12400,44500,-9000,45500"
st "strobe40"
ju 2
blo "-9000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40"
t "std_logic"
o 27
)
)
)
*70 (CptPort
uid 1674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,46625,-7250,47375"
)
tg (CPTG
uid 1676,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1677,0
va (VaSet
)
xt "-10500,46500,-9000,47500"
st "com"
ju 2
blo "-9000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "com"
t "std_logic"
o 18
)
)
)
*71 (CptPort
uid 1678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,47625,-7250,48375"
)
tg (CPTG
uid 1680,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1681,0
va (VaSet
)
xt "-10000,47500,-9000,48500"
st "l1r"
ju 2
blo "-9000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r"
t "std_logic"
o 19
)
)
)
*72 (CptPort
uid 1702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,38625,-7250,39375"
)
tg (CPTG
uid 1704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1705,0
va (VaSet
)
xt "-11500,38500,-9000,39500"
st "clk_40"
ju 2
blo "-9000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_40"
t "std_logic"
o 21
)
)
)
]
shape (Rectangle
uid 960,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-31000,36000,-8000,69000"
)
oxt "15000,6000,38000,39000"
ttg (MlTextGroup
uid 961,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 962,0
va (VaSet
font "helvetica,8,1"
)
xt "-23700,51500,-22000,52500"
st "hsio"
blo "-23700,52300"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 963,0
va (VaSet
font "helvetica,8,1"
)
xt "-23700,52500,-15300,53500"
st "main_fe_out_tester"
blo "-23700,53300"
tm "CptNameMgr"
)
*75 (Text
uid 964,0
va (VaSet
font "helvetica,8,1"
)
xt "-23700,53500,-22000,54500"
st "Utst"
blo "-23700,54300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 965,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 966,0
text (MLText
uid 967,0
va (VaSet
)
xt "-44000,48500,-44000,48500"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*76 (Net
uid 1162,0
decl (Decl
n "ibpp0_bco"
t "std_logic"
o 27
suid 27,0
)
declText (MLText
uid 1163,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,5400,39500,6600"
st "signal ibpp0_bco        : std_logic"
)
)
*77 (Net
uid 1170,0
decl (Decl
n "ibpp0_com"
t "std_logic"
o 28
suid 28,0
)
declText (MLText
uid 1171,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,6600,39800,7800"
st "signal ibpp0_com        : std_logic"
)
)
*78 (Net
uid 1178,0
decl (Decl
n "ibpp0_dclk"
t "std_logic"
o 29
suid 29,0
)
declText (MLText
uid 1179,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,7800,39500,9000"
st "signal ibpp0_dclk       : std_logic"
)
)
*79 (Net
uid 1186,0
decl (Decl
n "ibpp0_l1"
t "std_logic"
o 30
suid 30,0
)
declText (MLText
uid 1187,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,9000,39000,10200"
st "signal ibpp0_l1         : std_logic"
)
)
*80 (Net
uid 1194,0
decl (Decl
n "ibpp0_reset"
t "std_logic"
o 31
suid 31,0
)
declText (MLText
uid 1195,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,10200,39300,11400"
st "signal ibpp0_reset      : std_logic"
)
)
*81 (Net
uid 1202,0
decl (Decl
n "ibpp1_bco"
t "std_logic"
o 32
suid 32,0
)
declText (MLText
uid 1203,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,11400,39500,12600"
st "signal ibpp1_bco        : std_logic"
)
)
*82 (Net
uid 1210,0
decl (Decl
n "ibpp1_com"
t "std_logic"
o 33
suid 33,0
)
declText (MLText
uid 1211,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,12600,39800,13800"
st "signal ibpp1_com        : std_logic"
)
)
*83 (Net
uid 1218,0
decl (Decl
n "ibpp1_dclk"
t "std_logic"
o 34
suid 34,0
)
declText (MLText
uid 1219,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,13800,39500,15000"
st "signal ibpp1_dclk       : std_logic"
)
)
*84 (Net
uid 1226,0
decl (Decl
n "ibpp1_l1"
t "std_logic"
o 35
suid 35,0
)
declText (MLText
uid 1227,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,15000,39000,16200"
st "signal ibpp1_l1         : std_logic"
)
)
*85 (Net
uid 1234,0
decl (Decl
n "ibpp1_reset"
t "std_logic"
o 36
suid 36,0
)
declText (MLText
uid 1235,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,16200,39300,17400"
st "signal ibpp1_reset      : std_logic"
)
)
*86 (Net
uid 1242,0
decl (Decl
n "ibst_bco"
t "std_logic"
o 37
suid 37,0
)
declText (MLText
uid 1243,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,17400,38700,18600"
st "signal ibst_bco         : std_logic"
)
)
*87 (Net
uid 1250,0
decl (Decl
n "ibst_bco_raw"
t "std_logic"
o 38
suid 38,0
)
declText (MLText
uid 1251,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,18600,39700,19800"
st "signal ibst_bco_raw     : std_logic"
)
)
*88 (Net
uid 1258,0
decl (Decl
n "ibst_com"
t "std_logic"
o 39
suid 39,0
)
declText (MLText
uid 1259,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,19800,39000,21000"
st "signal ibst_com         : std_logic"
)
)
*89 (Net
uid 1266,0
decl (Decl
n "ibst_com_raw"
t "std_logic"
o 40
suid 40,0
)
declText (MLText
uid 1267,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,21000,40000,22200"
st "signal ibst_com_raw     : std_logic"
)
)
*90 (Net
uid 1274,0
decl (Decl
n "ibst_l1r"
t "std_logic"
o 41
suid 41,0
)
declText (MLText
uid 1275,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,22200,38300,23400"
st "signal ibst_l1r         : std_logic"
)
)
*91 (Net
uid 1282,0
decl (Decl
n "ibst_l1r_raw"
t "std_logic"
o 42
suid 42,0
)
declText (MLText
uid 1283,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,23400,39300,24600"
st "signal ibst_l1r_raw     : std_logic"
)
)
*92 (Net
uid 1290,0
decl (Decl
n "ibst_noise"
t "std_logic"
o 43
suid 43,0
)
declText (MLText
uid 1291,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "24000,24600,38800,25800"
st "signal ibst_noise       : std_logic"
)
)
*93 (Net
uid 1332,0
decl (Decl
n "strobe40"
t "std_logic"
o 25
suid 44,0
)
declText (MLText
uid 1333,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*94 (Net
uid 1336,0
decl (Decl
n "reg_com_enable"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 46,0
)
declText (MLText
uid 1337,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*95 (Net
uid 1338,0
decl (Decl
n "reg_control"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 47,0
)
declText (MLText
uid 1339,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*96 (Net
uid 1413,0
decl (Decl
n "ibst_noise_o"
t "std_logic"
o 27
suid 48,0
)
declText (MLText
uid 1414,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*97 (Net
uid 1421,0
decl (Decl
n "ibst_com_o"
t "std_logic"
o 28
suid 49,0
)
declText (MLText
uid 1422,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*98 (Net
uid 1429,0
decl (Decl
n "ibst_bco_o"
t "std_logic"
o 29
suid 50,0
)
declText (MLText
uid 1430,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*99 (Net
uid 1437,0
decl (Decl
n "ibst_l1r_o"
t "std_logic"
o 30
suid 51,0
)
declText (MLText
uid 1438,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*100 (Net
uid 1445,0
decl (Decl
n "ibpp0_com_o"
t "std_logic"
o 31
suid 52,0
)
declText (MLText
uid 1446,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*101 (Net
uid 1453,0
decl (Decl
n "ibpp1_dclk_o"
t "std_logic"
o 32
suid 53,0
)
declText (MLText
uid 1454,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*102 (Net
uid 1461,0
decl (Decl
n "ibpp1_reset_o"
t "std_logic"
o 33
suid 54,0
)
declText (MLText
uid 1462,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*103 (Net
uid 1469,0
decl (Decl
n "ibpp0_bco_o"
t "std_logic"
o 34
suid 55,0
)
declText (MLText
uid 1470,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*104 (Net
uid 1477,0
decl (Decl
n "ibpp1_bco_o"
t "std_logic"
o 35
suid 56,0
)
declText (MLText
uid 1478,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*105 (Net
uid 1485,0
decl (Decl
n "ibpp1_com_o"
t "std_logic"
o 36
suid 57,0
)
declText (MLText
uid 1486,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*106 (Net
uid 1493,0
decl (Decl
n "ibpp1_l1_o"
t "std_logic"
o 37
suid 58,0
)
declText (MLText
uid 1494,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*107 (Net
uid 1501,0
decl (Decl
n "ibpp0_dclk_o"
t "std_logic"
o 38
suid 59,0
)
declText (MLText
uid 1502,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*108 (Net
uid 1509,0
decl (Decl
n "ibpp0_l1_o"
t "std_logic"
o 39
suid 60,0
)
declText (MLText
uid 1510,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*109 (Net
uid 1517,0
decl (Decl
n "ibpp0_reset_o"
t "std_logic"
o 40
suid 61,0
)
declText (MLText
uid 1518,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*110 (Net
uid 1525,0
decl (Decl
n "dbg_sig_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 41
suid 62,0
)
declText (MLText
uid 1526,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*111 (Net
uid 1533,0
decl (Decl
n "sink_sig_o"
t "std_logic_vector"
b "(15 downto 0)"
o 42
suid 63,0
)
declText (MLText
uid 1534,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*112 (Net
uid 1682,0
decl (Decl
n "l1r"
t "std_logic"
o 43
suid 64,0
)
declText (MLText
uid 1683,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*113 (Net
uid 1690,0
decl (Decl
n "com"
t "std_logic"
o 43
suid 65,0
)
declText (MLText
uid 1691,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*114 (Net
uid 1706,0
decl (Decl
n "clk40"
t "std_logic"
o 43
suid 66,0
)
declText (MLText
uid 1707,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*115 (Wire
uid 260,0
shape (OrthoPolyLine
uid 261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7250,50000,14250,50000"
pts [
"-7250,50000"
"14250,50000"
]
)
start &66
end &2
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 265,0
va (VaSet
)
xt "-6000,49000,3500,50000"
st "reg_com_enable : (15:0)"
blo "-6000,49800"
tm "WireNameMgr"
)
)
on &94
)
*116 (Wire
uid 268,0
shape (OrthoPolyLine
uid 269,0
va (VaSet
vasetType 3
)
xt "-7250,41000,14250,41000"
pts [
"-7250,41000"
"14250,41000"
]
)
start &46
end &3
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "-6000,40000,-3100,41000"
st "clk_bco"
blo "-6000,40800"
tm "WireNameMgr"
)
)
on &30
)
*117 (Wire
uid 284,0
shape (OrthoPolyLine
uid 285,0
va (VaSet
vasetType 3
)
xt "-7250,42000,14250,42000"
pts [
"-7250,42000"
"14250,42000"
]
)
start &47
end &4
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 289,0
va (VaSet
)
xt "-6000,41000,-2600,42000"
st "clkn_bco"
blo "-6000,41800"
tm "WireNameMgr"
)
)
on &31
)
*118 (Wire
uid 292,0
shape (OrthoPolyLine
uid 293,0
va (VaSet
vasetType 3
)
xt "-7250,37000,14250,37000"
pts [
"-7250,37000"
"14250,37000"
]
)
start &48
end &5
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 297,0
va (VaSet
)
xt "-6000,36000,-5000,37000"
st "clk"
blo "-6000,36800"
tm "WireNameMgr"
)
)
on &32
)
*119 (Wire
uid 308,0
shape (OrthoPolyLine
uid 309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7250,51000,14250,51000"
pts [
"-7250,51000"
"14250,51000"
]
)
start &67
end &6
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 313,0
va (VaSet
)
xt "-6000,50000,1800,51000"
st "reg_control : (15:0)"
blo "-6000,50800"
tm "WireNameMgr"
)
)
on &95
)
*120 (Wire
uid 316,0
shape (OrthoPolyLine
uid 317,0
va (VaSet
vasetType 3
)
xt "-7250,45000,2000,45000"
pts [
"-7250,45000"
"2000,45000"
]
)
start &69
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321,0
va (VaSet
)
xt "-6000,44000,-2600,45000"
st "strobe40"
blo "-6000,44800"
tm "WireNameMgr"
)
)
on &93
)
*121 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
)
xt "-7250,38000,14250,38000"
pts [
"-7250,38000"
"14250,38000"
]
)
start &68
end &8
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 329,0
va (VaSet
)
xt "-6000,37000,-5000,38000"
st "rst"
blo "-6000,37800"
tm "WireNameMgr"
)
)
on &33
)
*122 (Wire
uid 1164,0
shape (OrthoPolyLine
uid 1165,0
va (VaSet
vasetType 3
)
xt "-40000,47000,-31750,47000"
pts [
"-40000,47000"
"-31750,47000"
]
)
end &49
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1169,0
va (VaSet
)
xt "-39000,46000,-34900,47000"
st "ibpp0_bco"
blo "-39000,46800"
tm "WireNameMgr"
)
)
on &76
)
*123 (Wire
uid 1172,0
shape (OrthoPolyLine
uid 1173,0
va (VaSet
vasetType 3
)
xt "-40000,48000,-31750,48000"
pts [
"-40000,48000"
"-31750,48000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1177,0
va (VaSet
)
xt "-39000,47000,-34800,48000"
st "ibpp0_com"
blo "-39000,47800"
tm "WireNameMgr"
)
)
on &77
)
*124 (Wire
uid 1180,0
shape (OrthoPolyLine
uid 1181,0
va (VaSet
vasetType 3
)
xt "-40000,49000,-31750,49000"
pts [
"-40000,49000"
"-31750,49000"
]
)
end &51
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1185,0
va (VaSet
)
xt "-39000,48000,-34300,49000"
st "ibpp0_dclk"
blo "-39000,48800"
tm "WireNameMgr"
)
)
on &78
)
*125 (Wire
uid 1188,0
shape (OrthoPolyLine
uid 1189,0
va (VaSet
vasetType 3
)
xt "-40000,50000,-31750,50000"
pts [
"-40000,50000"
"-31750,50000"
]
)
end &52
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1193,0
va (VaSet
)
xt "-39000,49000,-35600,50000"
st "ibpp0_l1"
blo "-39000,49800"
tm "WireNameMgr"
)
)
on &79
)
*126 (Wire
uid 1196,0
shape (OrthoPolyLine
uid 1197,0
va (VaSet
vasetType 3
)
xt "-40000,51000,-31750,51000"
pts [
"-40000,51000"
"-31750,51000"
]
)
end &53
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1201,0
va (VaSet
)
xt "-39000,50000,-34000,51000"
st "ibpp0_reset"
blo "-39000,50800"
tm "WireNameMgr"
)
)
on &80
)
*127 (Wire
uid 1204,0
shape (OrthoPolyLine
uid 1205,0
va (VaSet
vasetType 3
)
xt "-40000,52000,-31750,52000"
pts [
"-40000,52000"
"-31750,52000"
]
)
end &54
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1209,0
va (VaSet
)
xt "-39000,51000,-34900,52000"
st "ibpp1_bco"
blo "-39000,51800"
tm "WireNameMgr"
)
)
on &81
)
*128 (Wire
uid 1212,0
shape (OrthoPolyLine
uid 1213,0
va (VaSet
vasetType 3
)
xt "-40000,53000,-31750,53000"
pts [
"-40000,53000"
"-31750,53000"
]
)
end &55
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1217,0
va (VaSet
)
xt "-39000,52000,-34800,53000"
st "ibpp1_com"
blo "-39000,52800"
tm "WireNameMgr"
)
)
on &82
)
*129 (Wire
uid 1220,0
shape (OrthoPolyLine
uid 1221,0
va (VaSet
vasetType 3
)
xt "-40000,54000,-31750,54000"
pts [
"-40000,54000"
"-31750,54000"
]
)
end &56
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1225,0
va (VaSet
)
xt "-39000,53000,-34300,54000"
st "ibpp1_dclk"
blo "-39000,53800"
tm "WireNameMgr"
)
)
on &83
)
*130 (Wire
uid 1228,0
shape (OrthoPolyLine
uid 1229,0
va (VaSet
vasetType 3
)
xt "-40000,55000,-31750,55000"
pts [
"-40000,55000"
"-31750,55000"
]
)
end &57
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
)
xt "-39000,54000,-35600,55000"
st "ibpp1_l1"
blo "-39000,54800"
tm "WireNameMgr"
)
)
on &84
)
*131 (Wire
uid 1236,0
shape (OrthoPolyLine
uid 1237,0
va (VaSet
vasetType 3
)
xt "-40000,56000,-31750,56000"
pts [
"-40000,56000"
"-31750,56000"
]
)
end &58
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1241,0
va (VaSet
)
xt "-39000,55000,-34000,56000"
st "ibpp1_reset"
blo "-39000,55800"
tm "WireNameMgr"
)
)
on &85
)
*132 (Wire
uid 1244,0
shape (OrthoPolyLine
uid 1245,0
va (VaSet
vasetType 3
)
xt "-40000,57000,-31750,57000"
pts [
"-40000,57000"
"-31750,57000"
]
)
end &59
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
)
xt "-39000,56000,-35700,57000"
st "ibst_bco"
blo "-39000,56800"
tm "WireNameMgr"
)
)
on &86
)
*133 (Wire
uid 1252,0
shape (OrthoPolyLine
uid 1253,0
va (VaSet
vasetType 3
)
xt "-40000,58000,-31750,58000"
pts [
"-40000,58000"
"-31750,58000"
]
)
end &60
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1257,0
va (VaSet
)
xt "-39000,57000,-33400,58000"
st "ibst_bco_raw"
blo "-39000,57800"
tm "WireNameMgr"
)
)
on &87
)
*134 (Wire
uid 1260,0
shape (OrthoPolyLine
uid 1261,0
va (VaSet
vasetType 3
)
xt "-40000,59000,-31750,59000"
pts [
"-40000,59000"
"-31750,59000"
]
)
end &61
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1265,0
va (VaSet
)
xt "-39000,58000,-35600,59000"
st "ibst_com"
blo "-39000,58800"
tm "WireNameMgr"
)
)
on &88
)
*135 (Wire
uid 1268,0
shape (OrthoPolyLine
uid 1269,0
va (VaSet
vasetType 3
)
xt "-40000,60000,-31750,60000"
pts [
"-40000,60000"
"-31750,60000"
]
)
end &62
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
)
xt "-39000,59000,-33300,60000"
st "ibst_com_raw"
blo "-39000,59800"
tm "WireNameMgr"
)
)
on &89
)
*136 (Wire
uid 1276,0
shape (OrthoPolyLine
uid 1277,0
va (VaSet
vasetType 3
)
xt "-40000,61000,-31750,61000"
pts [
"-40000,61000"
"-31750,61000"
]
)
end &63
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
)
xt "-39000,60000,-36100,61000"
st "ibst_l1r"
blo "-39000,60800"
tm "WireNameMgr"
)
)
on &90
)
*137 (Wire
uid 1284,0
shape (OrthoPolyLine
uid 1285,0
va (VaSet
vasetType 3
)
xt "-40000,62000,-31750,62000"
pts [
"-40000,62000"
"-31750,62000"
]
)
end &64
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1289,0
va (VaSet
)
xt "-39000,61000,-33800,62000"
st "ibst_l1r_raw"
blo "-39000,61800"
tm "WireNameMgr"
)
)
on &91
)
*138 (Wire
uid 1292,0
shape (OrthoPolyLine
uid 1293,0
va (VaSet
vasetType 3
)
xt "-40000,63000,-31750,63000"
pts [
"-40000,63000"
"-31750,63000"
]
)
end &65
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1297,0
va (VaSet
)
xt "-39000,62000,-34600,63000"
st "ibst_noise"
blo "-39000,62800"
tm "WireNameMgr"
)
)
on &92
)
*139 (Wire
uid 1415,0
shape (OrthoPolyLine
uid 1416,0
va (VaSet
vasetType 3
)
xt "38750,47000,49000,47000"
pts [
"38750,47000"
"49000,47000"
]
)
start &7
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1420,0
va (VaSet
)
xt "40000,46000,45400,47000"
st "ibst_noise_o"
blo "40000,46800"
tm "WireNameMgr"
)
)
on &96
)
*140 (Wire
uid 1423,0
shape (OrthoPolyLine
uid 1424,0
va (VaSet
vasetType 3
)
xt "38750,48000,49000,48000"
pts [
"38750,48000"
"49000,48000"
]
)
start &9
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1428,0
va (VaSet
)
xt "40000,47000,44900,48000"
st "ibst_com_o"
blo "40000,47800"
tm "WireNameMgr"
)
)
on &97
)
*141 (Wire
uid 1431,0
shape (OrthoPolyLine
uid 1432,0
va (VaSet
vasetType 3
)
xt "38750,49000,49000,49000"
pts [
"38750,49000"
"49000,49000"
]
)
start &10
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1436,0
va (VaSet
)
xt "40000,48000,44800,49000"
st "ibst_bco_o"
blo "40000,48800"
tm "WireNameMgr"
)
)
on &98
)
*142 (Wire
uid 1439,0
shape (OrthoPolyLine
uid 1440,0
va (VaSet
vasetType 3
)
xt "38750,50000,49000,50000"
pts [
"38750,50000"
"49000,50000"
]
)
start &11
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1444,0
va (VaSet
)
xt "40000,49000,44400,50000"
st "ibst_l1r_o"
blo "40000,49800"
tm "WireNameMgr"
)
)
on &99
)
*143 (Wire
uid 1447,0
shape (OrthoPolyLine
uid 1448,0
va (VaSet
vasetType 3
)
xt "38750,51000,49000,51000"
pts [
"38750,51000"
"49000,51000"
]
)
start &12
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1452,0
va (VaSet
)
xt "40000,50000,45700,51000"
st "ibpp0_com_o"
blo "40000,50800"
tm "WireNameMgr"
)
)
on &100
)
*144 (Wire
uid 1455,0
shape (OrthoPolyLine
uid 1456,0
va (VaSet
vasetType 3
)
xt "38750,52000,49000,52000"
pts [
"38750,52000"
"49000,52000"
]
)
start &13
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1460,0
va (VaSet
)
xt "40000,51000,45700,52000"
st "ibpp1_dclk_o"
blo "40000,51800"
tm "WireNameMgr"
)
)
on &101
)
*145 (Wire
uid 1463,0
shape (OrthoPolyLine
uid 1464,0
va (VaSet
vasetType 3
)
xt "38750,53000,49000,53000"
pts [
"38750,53000"
"49000,53000"
]
)
start &14
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1468,0
va (VaSet
)
xt "40000,52000,46000,53000"
st "ibpp1_reset_o"
blo "40000,52800"
tm "WireNameMgr"
)
)
on &102
)
*146 (Wire
uid 1471,0
shape (OrthoPolyLine
uid 1472,0
va (VaSet
vasetType 3
)
xt "38750,54000,49000,54000"
pts [
"38750,54000"
"49000,54000"
]
)
start &15
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1476,0
va (VaSet
)
xt "40000,53000,45600,54000"
st "ibpp0_bco_o"
blo "40000,53800"
tm "WireNameMgr"
)
)
on &103
)
*147 (Wire
uid 1479,0
shape (OrthoPolyLine
uid 1480,0
va (VaSet
vasetType 3
)
xt "38750,55000,49000,55000"
pts [
"38750,55000"
"49000,55000"
]
)
start &16
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1484,0
va (VaSet
)
xt "40000,54000,45600,55000"
st "ibpp1_bco_o"
blo "40000,54800"
tm "WireNameMgr"
)
)
on &104
)
*148 (Wire
uid 1487,0
shape (OrthoPolyLine
uid 1488,0
va (VaSet
vasetType 3
)
xt "38750,56000,49000,56000"
pts [
"38750,56000"
"49000,56000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1492,0
va (VaSet
)
xt "40000,55000,45700,56000"
st "ibpp1_com_o"
blo "40000,55800"
tm "WireNameMgr"
)
)
on &105
)
*149 (Wire
uid 1495,0
shape (OrthoPolyLine
uid 1496,0
va (VaSet
vasetType 3
)
xt "38750,57000,49000,57000"
pts [
"38750,57000"
"49000,57000"
]
)
start &18
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1500,0
va (VaSet
)
xt "40000,56000,44900,57000"
st "ibpp1_l1_o"
blo "40000,56800"
tm "WireNameMgr"
)
)
on &106
)
*150 (Wire
uid 1503,0
shape (OrthoPolyLine
uid 1504,0
va (VaSet
vasetType 3
)
xt "38750,58000,49000,58000"
pts [
"38750,58000"
"49000,58000"
]
)
start &19
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1508,0
va (VaSet
)
xt "40000,57000,45700,58000"
st "ibpp0_dclk_o"
blo "40000,57800"
tm "WireNameMgr"
)
)
on &107
)
*151 (Wire
uid 1511,0
shape (OrthoPolyLine
uid 1512,0
va (VaSet
vasetType 3
)
xt "38750,59000,49000,59000"
pts [
"38750,59000"
"49000,59000"
]
)
start &20
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1516,0
va (VaSet
)
xt "40000,58000,44900,59000"
st "ibpp0_l1_o"
blo "40000,58800"
tm "WireNameMgr"
)
)
on &108
)
*152 (Wire
uid 1519,0
shape (OrthoPolyLine
uid 1520,0
va (VaSet
vasetType 3
)
xt "38750,60000,49000,60000"
pts [
"38750,60000"
"49000,60000"
]
)
start &21
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1524,0
va (VaSet
)
xt "40000,59000,46000,60000"
st "ibpp0_reset_o"
blo "40000,59800"
tm "WireNameMgr"
)
)
on &109
)
*153 (Wire
uid 1527,0
shape (OrthoPolyLine
uid 1528,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,63000,49000,63000"
pts [
"38750,63000"
"49000,63000"
]
)
start &22
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1532,0
va (VaSet
)
xt "40000,62000,47500,63000"
st "dbg_sig_o : (15:0)"
blo "40000,62800"
tm "WireNameMgr"
)
)
on &110
)
*154 (Wire
uid 1535,0
shape (OrthoPolyLine
uid 1536,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,64000,49000,64000"
pts [
"38750,64000"
"49000,64000"
]
)
start &23
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 1539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1540,0
va (VaSet
)
xt "40000,63000,47500,64000"
st "sink_sig_o : (15:0)"
blo "40000,63800"
tm "WireNameMgr"
)
)
on &111
)
*155 (Wire
uid 1684,0
shape (OrthoPolyLine
uid 1685,0
va (VaSet
vasetType 3
)
xt "-7250,48000,14250,48000"
pts [
"-7250,48000"
"14250,48000"
]
)
start &71
end &26
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1689,0
va (VaSet
)
xt "12000,47000,13000,48000"
st "l1r"
blo "12000,47800"
tm "WireNameMgr"
)
)
on &112
)
*156 (Wire
uid 1692,0
shape (OrthoPolyLine
uid 1693,0
va (VaSet
vasetType 3
)
xt "-7250,47000,14250,47000"
pts [
"-7250,47000"
"14250,47000"
]
)
start &70
end &25
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1697,0
va (VaSet
)
xt "12000,46000,13500,47000"
st "com"
blo "12000,46800"
tm "WireNameMgr"
)
)
on &113
)
*157 (Wire
uid 1708,0
shape (OrthoPolyLine
uid 1709,0
va (VaSet
vasetType 3
)
xt "-7250,39000,14250,39000"
pts [
"-7250,39000"
"14250,39000"
]
)
start &72
end &24
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1713,0
va (VaSet
)
xt "-6000,38000,-4000,39000"
st "clk40"
blo "-6000,38800"
tm "WireNameMgr"
)
)
on &114
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *158 (PackageList
uid 631,0
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 632,0
va (VaSet
font "courier,8,1"
)
xt "-29000,14100,-22500,15000"
st "Package List"
blo "-29000,14800"
)
*160 (MLText
uid 633,0
va (VaSet
)
xt "-29000,15000,-16100,19000"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 634,0
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
uid 635,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*162 (Text
uid 636,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*163 (MLText
uid 637,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*164 (Text
uid 638,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*165 (MLText
uid 639,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*166 (Text
uid 640,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*167 (MLText
uid 641,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-4,1688,1032"
viewArea "-41873,12734,74272,81017"
cachedDiagramExtent "-40400,-2600,49400,69000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1715,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*169 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*170 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*172 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*173 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*175 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*176 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*178 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*179 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*181 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*182 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*184 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*186 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*188 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "22000,-2600,27500,-1600"
st "Declarations"
blo "22000,-1800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "22000,-1600,24400,-600"
st "Ports:"
blo "22000,-800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "22000,-2600,25700,-1600"
st "Pre User:"
blo "22000,-1800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,-2600,22000,-2600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "22000,-1600,29200,-600"
st "Diagram Signals:"
blo "22000,-800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "22000,-2600,26700,-1600"
st "Post User:"
blo "22000,-1800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,-2600,22000,-2600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 66,0
usingSuid 1
emptyRow *189 (LEmptyRow
)
uid 644,0
optionalChildren [
*190 (RefLabelRowHdr
)
*191 (TitleRowHdr
)
*192 (FilterRowHdr
)
*193 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*194 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*195 (GroupColHdr
tm "GroupColHdrMgr"
)
*196 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*197 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*198 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*199 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*200 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*201 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_bco"
t "std_logic"
o 19
suid 19,0
)
)
uid 615,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkn_bco"
t "std_logic"
o 21
suid 21,0
)
)
uid 619,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 22
suid 22,0
)
)
uid 621,0
)
*205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 26
suid 26,0
)
)
uid 629,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_bco"
t "std_logic"
o 27
suid 27,0
)
)
uid 1298,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_com"
t "std_logic"
o 28
suid 28,0
)
)
uid 1300,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_dclk"
t "std_logic"
o 29
suid 29,0
)
)
uid 1302,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_l1"
t "std_logic"
o 30
suid 30,0
)
)
uid 1304,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_reset"
t "std_logic"
o 31
suid 31,0
)
)
uid 1306,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_bco"
t "std_logic"
o 32
suid 32,0
)
)
uid 1308,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_com"
t "std_logic"
o 33
suid 33,0
)
)
uid 1310,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_dclk"
t "std_logic"
o 34
suid 34,0
)
)
uid 1312,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_l1"
t "std_logic"
o 35
suid 35,0
)
)
uid 1314,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_reset"
t "std_logic"
o 36
suid 36,0
)
)
uid 1316,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_bco"
t "std_logic"
o 37
suid 37,0
)
)
uid 1318,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_bco_raw"
t "std_logic"
o 38
suid 38,0
)
)
uid 1320,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_com"
t "std_logic"
o 39
suid 39,0
)
)
uid 1322,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_com_raw"
t "std_logic"
o 40
suid 40,0
)
)
uid 1324,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_l1r"
t "std_logic"
o 41
suid 41,0
)
)
uid 1326,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_l1r_raw"
t "std_logic"
o 42
suid 42,0
)
)
uid 1328,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_noise"
t "std_logic"
o 43
suid 43,0
)
)
uid 1330,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 25
suid 44,0
)
)
uid 1340,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg_com_enable"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 46,0
)
)
uid 1344,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg_control"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 47,0
)
)
uid 1346,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_noise_o"
t "std_logic"
o 27
suid 48,0
)
)
uid 1541,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_com_o"
t "std_logic"
o 28
suid 49,0
)
)
uid 1543,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_bco_o"
t "std_logic"
o 29
suid 50,0
)
)
uid 1545,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_l1r_o"
t "std_logic"
o 30
suid 51,0
)
)
uid 1547,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_com_o"
t "std_logic"
o 31
suid 52,0
)
)
uid 1549,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_dclk_o"
t "std_logic"
o 32
suid 53,0
)
)
uid 1551,0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_reset_o"
t "std_logic"
o 33
suid 54,0
)
)
uid 1553,0
)
*233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_bco_o"
t "std_logic"
o 34
suid 55,0
)
)
uid 1555,0
)
*234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_bco_o"
t "std_logic"
o 35
suid 56,0
)
)
uid 1557,0
)
*235 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_com_o"
t "std_logic"
o 36
suid 57,0
)
)
uid 1559,0
)
*236 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_l1_o"
t "std_logic"
o 37
suid 58,0
)
)
uid 1561,0
)
*237 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_dclk_o"
t "std_logic"
o 38
suid 59,0
)
)
uid 1563,0
)
*238 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_l1_o"
t "std_logic"
o 39
suid 60,0
)
)
uid 1565,0
)
*239 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_reset_o"
t "std_logic"
o 40
suid 61,0
)
)
uid 1567,0
)
*240 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_sig_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 41
suid 62,0
)
)
uid 1569,0
)
*241 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sink_sig_o"
t "std_logic_vector"
b "(15 downto 0)"
o 42
suid 63,0
)
)
uid 1571,0
)
*242 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1r"
t "std_logic"
o 43
suid 64,0
)
)
uid 1698,0
)
*243 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com"
t "std_logic"
o 43
suid 65,0
)
)
uid 1700,0
)
*244 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_logic"
o 43
suid 66,0
)
)
uid 1714,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 657,0
optionalChildren [
*245 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *246 (MRCItem
litem &189
pos 43
dimension 20
)
uid 659,0
optionalChildren [
*247 (MRCItem
litem &190
pos 0
dimension 20
uid 660,0
)
*248 (MRCItem
litem &191
pos 1
dimension 23
uid 661,0
)
*249 (MRCItem
litem &192
pos 2
hidden 1
dimension 20
uid 662,0
)
*250 (MRCItem
litem &202
pos 0
dimension 20
uid 616,0
)
*251 (MRCItem
litem &203
pos 1
dimension 20
uid 620,0
)
*252 (MRCItem
litem &204
pos 2
dimension 20
uid 622,0
)
*253 (MRCItem
litem &205
pos 3
dimension 20
uid 630,0
)
*254 (MRCItem
litem &206
pos 4
dimension 20
uid 1299,0
)
*255 (MRCItem
litem &207
pos 5
dimension 20
uid 1301,0
)
*256 (MRCItem
litem &208
pos 6
dimension 20
uid 1303,0
)
*257 (MRCItem
litem &209
pos 7
dimension 20
uid 1305,0
)
*258 (MRCItem
litem &210
pos 8
dimension 20
uid 1307,0
)
*259 (MRCItem
litem &211
pos 9
dimension 20
uid 1309,0
)
*260 (MRCItem
litem &212
pos 10
dimension 20
uid 1311,0
)
*261 (MRCItem
litem &213
pos 11
dimension 20
uid 1313,0
)
*262 (MRCItem
litem &214
pos 12
dimension 20
uid 1315,0
)
*263 (MRCItem
litem &215
pos 13
dimension 20
uid 1317,0
)
*264 (MRCItem
litem &216
pos 14
dimension 20
uid 1319,0
)
*265 (MRCItem
litem &217
pos 15
dimension 20
uid 1321,0
)
*266 (MRCItem
litem &218
pos 16
dimension 20
uid 1323,0
)
*267 (MRCItem
litem &219
pos 17
dimension 20
uid 1325,0
)
*268 (MRCItem
litem &220
pos 18
dimension 20
uid 1327,0
)
*269 (MRCItem
litem &221
pos 19
dimension 20
uid 1329,0
)
*270 (MRCItem
litem &222
pos 20
dimension 20
uid 1331,0
)
*271 (MRCItem
litem &223
pos 21
dimension 20
uid 1341,0
)
*272 (MRCItem
litem &224
pos 22
dimension 20
uid 1345,0
)
*273 (MRCItem
litem &225
pos 23
dimension 20
uid 1347,0
)
*274 (MRCItem
litem &226
pos 24
dimension 20
uid 1542,0
)
*275 (MRCItem
litem &227
pos 25
dimension 20
uid 1544,0
)
*276 (MRCItem
litem &228
pos 26
dimension 20
uid 1546,0
)
*277 (MRCItem
litem &229
pos 27
dimension 20
uid 1548,0
)
*278 (MRCItem
litem &230
pos 28
dimension 20
uid 1550,0
)
*279 (MRCItem
litem &231
pos 29
dimension 20
uid 1552,0
)
*280 (MRCItem
litem &232
pos 30
dimension 20
uid 1554,0
)
*281 (MRCItem
litem &233
pos 31
dimension 20
uid 1556,0
)
*282 (MRCItem
litem &234
pos 32
dimension 20
uid 1558,0
)
*283 (MRCItem
litem &235
pos 33
dimension 20
uid 1560,0
)
*284 (MRCItem
litem &236
pos 34
dimension 20
uid 1562,0
)
*285 (MRCItem
litem &237
pos 35
dimension 20
uid 1564,0
)
*286 (MRCItem
litem &238
pos 36
dimension 20
uid 1566,0
)
*287 (MRCItem
litem &239
pos 37
dimension 20
uid 1568,0
)
*288 (MRCItem
litem &240
pos 38
dimension 20
uid 1570,0
)
*289 (MRCItem
litem &241
pos 39
dimension 20
uid 1572,0
)
*290 (MRCItem
litem &242
pos 40
dimension 20
uid 1699,0
)
*291 (MRCItem
litem &243
pos 41
dimension 20
uid 1701,0
)
*292 (MRCItem
litem &244
pos 42
dimension 20
uid 1715,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 663,0
optionalChildren [
*293 (MRCItem
litem &193
pos 0
dimension 20
uid 664,0
)
*294 (MRCItem
litem &195
pos 1
dimension 50
uid 665,0
)
*295 (MRCItem
litem &196
pos 2
dimension 100
uid 666,0
)
*296 (MRCItem
litem &197
pos 3
dimension 50
uid 667,0
)
*297 (MRCItem
litem &198
pos 4
dimension 100
uid 668,0
)
*298 (MRCItem
litem &199
pos 5
dimension 100
uid 669,0
)
*299 (MRCItem
litem &200
pos 6
dimension 50
uid 670,0
)
*300 (MRCItem
litem &201
pos 7
dimension 80
uid 671,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 658,0
vaOverrides [
]
)
]
)
uid 643,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *301 (LEmptyRow
)
uid 673,0
optionalChildren [
*302 (RefLabelRowHdr
)
*303 (TitleRowHdr
)
*304 (FilterRowHdr
)
*305 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*306 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*307 (GroupColHdr
tm "GroupColHdrMgr"
)
*308 (NameColHdr
tm "GenericNameColHdrMgr"
)
*309 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*310 (InitColHdr
tm "GenericValueColHdrMgr"
)
*311 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*312 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 685,0
optionalChildren [
*313 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *314 (MRCItem
litem &301
pos 0
dimension 20
)
uid 687,0
optionalChildren [
*315 (MRCItem
litem &302
pos 0
dimension 20
uid 688,0
)
*316 (MRCItem
litem &303
pos 1
dimension 23
uid 689,0
)
*317 (MRCItem
litem &304
pos 2
hidden 1
dimension 20
uid 690,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 691,0
optionalChildren [
*318 (MRCItem
litem &305
pos 0
dimension 20
uid 692,0
)
*319 (MRCItem
litem &307
pos 1
dimension 50
uid 693,0
)
*320 (MRCItem
litem &308
pos 2
dimension 100
uid 694,0
)
*321 (MRCItem
litem &309
pos 3
dimension 100
uid 695,0
)
*322 (MRCItem
litem &310
pos 4
dimension 50
uid 696,0
)
*323 (MRCItem
litem &311
pos 5
dimension 50
uid 697,0
)
*324 (MRCItem
litem &312
pos 6
dimension 80
uid 698,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 686,0
vaOverrides [
]
)
]
)
uid 672,0
type 1
)
activeModelName "BlockDiag"
)
