m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1\snake
vtestbench_VGA
!i10b 1
Z1 !s100 36GIB_Vho_iIfKI0dT95X3
Z2 IbocE8zRA@@?FMeLB_j:UD2
Z3 VfKOO^B5>`2F7`WAM?MNzb2
Z4 dC:\altera\13.0sp1\testbench_VGA
Z5 w1501330808
Z6 8C:/altera/13.0sp1/testbench_VGA/testbench_VGA.v
Z7 FC:/altera/13.0sp1/testbench_VGA/testbench_VGA.v
L0 1
Z8 OV;L;10.1d;51
r1
!s85 0
31
!s108 1501336059.655000
!s107 C:/altera/13.0sp1/testbench_VGA/testbench_VGA.v|
Z9 !s90 -reportprogress|300|-work|work|C:/altera/13.0sp1/testbench_VGA/testbench_VGA.v|
!s101 -O0
Z10 o-work work -O0
Z11 ntestbench_@v@g@a
vVGA_sync
Z12 !s100 ^o0bKRACYRhb]9nd^]W_e1
Z13 ImDREVF@DCFYE`nnlD<9C:0
Z14 V1Fn]7@f7WK_WUK5LWl_9K2
R4
Z15 w1501330453
Z16 8C:/Users/Tyrion Lannister/Documents/GitHub/Valentin_Antonescu_FPGA-master/modul_snake/VGA_sync.v
Z17 FC:/Users/Tyrion Lannister/Documents/GitHub/Valentin_Antonescu_FPGA-master/modul_snake/VGA_sync.v
L0 1
R8
r1
31
Z18 !s90 -reportprogress|300|-work|work|C:/Users/Tyrion Lannister/Documents/GitHub/Valentin_Antonescu_FPGA-master/modul_snake/VGA_sync.v|
R10
Z19 n@v@g@a_sync
!i10b 1
!s85 0
Z20 !s108 1501336059.302000
Z21 !s107 C:/Users/Tyrion Lannister/Documents/GitHub/Valentin_Antonescu_FPGA-master/modul_snake/VGA_sync.v|
!s101 -O0
