OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 3258 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 111
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical       397100         74088          81.34%
metal3     Horizontal     541500        146853          72.88%
metal4     Vertical       252700        177940          29.58%
metal5     Horizontal     252700        180495          28.57%
metal6     Vertical       252700        180495          28.57%
metal7     Horizontal      72200         33050          54.22%
metal8     Vertical        72200         36099          50.00%
metal9     Horizontal      36100             0          100.00%
metal10    Vertical        36100             0          100.00%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 139439
[INFO GRT-0198] Via related Steiner nodes: 7128
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 165208
[INFO GRT-0112] Final usage 3D: 706977

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2           74088         37946           51.22%             0 /  0 /  0
metal3          146853         70644           48.11%             0 /  0 /  0
metal4          177940         58686           32.98%             0 /  0 /  0
metal5          180495         36941           20.47%             0 /  0 /  0
metal6          180495          6303            3.49%             0 /  0 /  0
metal7           33050           776            2.35%             0 /  0 /  0
metal8           36099            57            0.16%             0 /  0 /  0
metal9               0             0            0.00%             0 /  0 /  0
metal10              0             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           829020        211353           25.49%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 600841 um
[INFO GRT-0014] Routed nets: 30262

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_46381_/CK ^
   0.21
_46381_/CK ^
   0.17      0.00       0.04


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46382_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.51                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   45.38                           net10 (net)
                  0.03    0.00  100.04 ^ _46382_/RN (DFFR_X2)
                                100.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     6   24.70                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ _38255_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38255_/ZN (NAND2_X1)
     1    4.38                           _18482_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18482_/A (BUF_X4)
                  0.01    0.03    0.13 v clkbuf_0__18482_/Z (BUF_X4)
     2    8.18                           clknet_0__18482_ (net)
                  0.01    0.00    0.13 v clkbuf_1_1__f__18482_/A (BUF_X4)
                  0.01    0.03    0.16 v clkbuf_1_1__f__18482_/Z (BUF_X4)
     9   17.85                           clknet_1_1__leaf__18482_ (net)
                  0.01    0.00    0.16 v _38256__460/A (INV_X1)
                  0.01    0.01    0.17 ^ _38256__460/ZN (INV_X1)
     1    1.53                           net970 (net)
                  0.01    0.00    0.17 ^ _46382_/CK (DFFR_X2)
                          0.00    0.17   clock reconvergence pessimism
                          0.20    0.37   library removal time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                 99.67   slack (MET)


Startpoint: _45834_ (negative level-sensitive latch clocked by clk)
Endpoint: _38223_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   22.74                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   46.33                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.08 v clkbuf_2_2__f_clk_i/Z (BUF_X4)
    10   36.51                           clknet_2_2__leaf_clk_i (net)
                  0.01    0.00  500.08 v _38218_/A1 (NAND2_X1)
                  0.03    0.04  500.12 ^ _38218_/ZN (NAND2_X1)
     1   11.35                           _18478_ (net)
                  0.03    0.00  500.12 ^ clkbuf_0__18478_/A (BUF_X4)
                  0.03    0.05  500.17 ^ clkbuf_0__18478_/Z (BUF_X4)
     8   41.67                           clknet_0__18478_ (net)
                  0.03    0.00  500.17 ^ clkbuf_3_0__f__18478_/A (BUF_X4)
                  0.01    0.03  500.20 ^ clkbuf_3_0__f__18478_/Z (BUF_X4)
     8   18.73                           clknet_3_0__leaf__18478_ (net)
                  0.01    0.00  500.20 ^ _38219__160/A (INV_X1)
                  0.00    0.01  500.21 v _38219__160/ZN (INV_X1)
     1    1.18                           net670 (net)
                  0.00    0.00  500.21 v _45834_/GN (DLL_X1)
                  0.01    0.05  500.25 ^ _45834_/Q (DLL_X1)
     1    1.06                           gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00  500.25 ^ _38223_/A2 (AND2_X1)
                                500.25   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   22.74                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   46.33                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.08 v clkbuf_2_2__f_clk_i/Z (BUF_X4)
    10   36.51                           clknet_2_2__leaf_clk_i (net)
                  0.01    0.00  500.08 v _38218_/A1 (NAND2_X1)
                  0.03    0.04  500.12 ^ _38218_/ZN (NAND2_X1)
     1   11.35                           _18478_ (net)
                  0.03    0.00  500.12 ^ clkbuf_0__18478_/A (BUF_X4)
                  0.03    0.05  500.17 ^ clkbuf_0__18478_/Z (BUF_X4)
     8   41.67                           clknet_0__18478_ (net)
                  0.03    0.00  500.17 ^ clkbuf_3_4__f__18478_/A (BUF_X4)
                  0.02    0.04  500.20 ^ clkbuf_3_4__f__18478_/Z (BUF_X4)
     6   23.77                           clknet_3_4__leaf__18478_ (net)
                  0.02    0.00  500.21 ^ _38219__151/A (INV_X1)
                  0.01    0.01  500.21 v _38219__151/ZN (INV_X1)
     1    1.16                           net661 (net)
                  0.01    0.00  500.21 v _38223_/A1 (AND2_X1)
                          0.00  500.21   clock reconvergence pessimism
                          0.00  500.21   clock gating hold time
                                500.21   data required time
-----------------------------------------------------------------------------
                                500.21   data required time
                               -500.25   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _46378_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46378_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     6   24.70                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ _38255_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38255_/ZN (NAND2_X1)
     1    4.38                           _18482_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18482_/A (BUF_X4)
                  0.01    0.03    0.13 v clkbuf_0__18482_/Z (BUF_X4)
     2    8.18                           clknet_0__18482_ (net)
                  0.01    0.00    0.13 v clkbuf_1_1__f__18482_/A (BUF_X4)
                  0.01    0.03    0.16 v clkbuf_1_1__f__18482_/Z (BUF_X4)
     9   17.85                           clknet_1_1__leaf__18482_ (net)
                  0.01    0.00    0.16 v _38256__464/A (INV_X1)
                  0.01    0.01    0.17 ^ _38256__464/ZN (INV_X1)
     1    1.27                           net974 (net)
                  0.01    0.00    0.17 ^ _46378_/CK (DFFR_X2)
                  0.03    0.13    0.30 v _46378_/Q (DFFR_X2)
     9   50.66                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[0] (net)
                  0.03    0.00    0.30 v _38333_/A (MUX2_X1)
                  0.01    0.06    0.36 v _38333_/Z (MUX2_X1)
     1    1.27                           _00000_ (net)
                  0.01    0.00    0.36 v _46378_/D (DFFR_X2)
                                  0.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     6   24.70                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ _38255_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38255_/ZN (NAND2_X1)
     1    4.38                           _18482_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18482_/A (BUF_X4)
                  0.01    0.03    0.13 v clkbuf_0__18482_/Z (BUF_X4)
     2    8.18                           clknet_0__18482_ (net)
                  0.01    0.00    0.13 v clkbuf_1_1__f__18482_/A (BUF_X4)
                  0.01    0.03    0.16 v clkbuf_1_1__f__18482_/Z (BUF_X4)
     9   17.85                           clknet_1_1__leaf__18482_ (net)
                  0.01    0.00    0.16 v _38256__464/A (INV_X1)
                  0.01    0.01    0.17 ^ _38256__464/ZN (INV_X1)
     1    1.27                           net974 (net)
                  0.01    0.00    0.17 ^ _46378_/CK (DFFR_X2)
                          0.00    0.17   clock reconvergence pessimism
                          0.00    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46380_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.51                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   45.38                           net10 (net)
                  0.03    0.00  100.04 ^ _46380_/RN (DFFR_X2)
                                100.04   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     6   24.70                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00 1000.08 ^ _38255_/A1 (NAND2_X1)
                  0.01    0.02 1000.11 v _38255_/ZN (NAND2_X1)
     1    4.38                           _18482_ (net)
                  0.01    0.00 1000.11 v clkbuf_0__18482_/A (BUF_X4)
                  0.01    0.03 1000.13 v clkbuf_0__18482_/Z (BUF_X4)
     2    8.18                           clknet_0__18482_ (net)
                  0.01    0.00 1000.13 v clkbuf_1_0__f__18482_/A (BUF_X4)
                  0.01    0.03 1000.16 v clkbuf_1_0__f__18482_/Z (BUF_X4)
     7   13.23                           clknet_1_0__leaf__18482_ (net)
                  0.01    0.00 1000.16 v _38256__462/A (INV_X1)
                  0.01    0.01 1000.17 ^ _38256__462/ZN (INV_X1)
     1    1.01                           net972 (net)
                  0.01    0.00 1000.17 ^ _46380_/CK (DFFR_X2)
                          0.00 1000.17   clock reconvergence pessimism
                          0.06 1000.23   library recovery time
                               1000.23   data required time
-----------------------------------------------------------------------------
                               1000.23   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.19   slack (MET)


Startpoint: _38767_ (negative level-sensitive latch clocked by clk)
Endpoint: _37762_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   22.74                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   46.33                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   24.89                           clknet_2_1__leaf_clk_i (net)
                  0.01    0.00  500.07 v _37737_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _37737_/ZN (NAND2_X1)
     1   10.51                           _18426_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__18426_/A (BUF_X4)
                  0.03    0.05  500.16 ^ clkbuf_0__18426_/Z (BUF_X4)
     8   41.10                           clknet_0__18426_ (net)
                  0.03    0.00  500.16 ^ clkbuf_3_0__f__18426_/A (BUF_X4)
                  0.01    0.03  500.19 ^ clkbuf_3_0__f__18426_/Z (BUF_X4)
     9   21.03                           clknet_3_0__leaf__18426_ (net)
                  0.01    0.00  500.19 ^ _37738__1026/A (INV_X1)
                  0.00    0.01  500.20 v _37738__1026/ZN (INV_X1)
     1    1.05                           net1536 (net)
                  0.00    0.00  500.20 v _38767_/GN (DLL_X1)
                  0.01    0.07  500.27 v _38767_/Q (DLL_X1)
     1    2.24                           gen_sub_units_scm[12].sub_unit_i.gen_cg_word_iter[11].cg_i.en_latch (net)
                  0.01    0.00  500.27 v _37762_/A2 (AND2_X1)
                                500.27   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.08 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   25.55                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _37737_/A1 (NAND2_X1)
                  0.02    0.03 1000.12 v _37737_/ZN (NAND2_X1)
     1   10.12                           _18426_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__18426_/A (BUF_X4)
                  0.01    0.04 1000.16 v clkbuf_0__18426_/Z (BUF_X4)
     8   37.92                           clknet_0__18426_ (net)
                  0.01    0.00 1000.16 v clkbuf_3_1__f__18426_/A (BUF_X4)
                  0.01    0.03 1000.19 v clkbuf_3_1__f__18426_/Z (BUF_X4)
     7   16.25                           clknet_3_1__leaf__18426_ (net)
                  0.01    0.00 1000.19 v _37738__978/A (INV_X1)
                  0.01    0.01 1000.20 ^ _37738__978/ZN (INV_X1)
     1    1.10                           net1488 (net)
                  0.01    0.00 1000.20 ^ _37762_/A1 (AND2_X1)
                          0.00 1000.20   clock reconvergence pessimism
                          0.00 1000.20   clock gating setup time
                               1000.20   data required time
-----------------------------------------------------------------------------
                               1000.20   data required time
                               -500.27   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46389_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _44192_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     6   24.70                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ _38255_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38255_/ZN (NAND2_X1)
     1    4.38                           _18482_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18482_/A (BUF_X4)
                  0.01    0.03    0.13 v clkbuf_0__18482_/Z (BUF_X4)
     2    8.18                           clknet_0__18482_ (net)
                  0.01    0.00    0.13 v clkbuf_1_1__f__18482_/A (BUF_X4)
                  0.01    0.03    0.16 v clkbuf_1_1__f__18482_/Z (BUF_X4)
     9   17.85                           clknet_1_1__leaf__18482_ (net)
                  0.01    0.00    0.16 v _38256__453/A (INV_X1)
                  0.01    0.01    0.17 ^ _38256__453/ZN (INV_X1)
     1    1.04                           net963 (net)
                  0.01    0.00    0.17 ^ _46389_/CK (DFFR_X2)
                  0.12    0.24    0.41 ^ _46389_/Q (DFFR_X2)
    38  108.83                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[11] (net)
                  0.12    0.00    0.41 ^ max_length97/A (BUF_X16)
                  0.01    0.04    0.44 ^ max_length97/Z (BUF_X16)
    49   99.12                           net97 (net)
                  0.02    0.01    0.45 ^ max_length91/A (BUF_X16)
                  0.01    0.03    0.48 ^ max_length91/Z (BUF_X16)
    62  115.78                           net91 (net)
                  0.04    0.03    0.51 ^ max_length90/A (BUF_X16)
                  0.01    0.03    0.54 ^ max_length90/Z (BUF_X16)
    71  119.23                           net90 (net)
                  0.06    0.05    0.59 ^ _44192_/D (DLH_X1)
                                  0.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
    10   37.34                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00    0.10 ^ _38070_/A1 (NAND2_X1)
                  0.02    0.03    0.13 v _38070_/ZN (NAND2_X1)
     1    8.94                           _18462_ (net)
                  0.02    0.00    0.13 v clkbuf_0__18462_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__18462_/Z (BUF_X4)
     8   34.36                           clknet_0__18462_ (net)
                  0.01    0.00    0.17 v clkbuf_3_4__f__18462_/A (BUF_X4)
                  0.01    0.03    0.20 v clkbuf_3_4__f__18462_/Z (BUF_X4)
     6   12.31                           clknet_3_4__leaf__18462_ (net)
                  0.01    0.00    0.20 v net944_446/A (INV_X1)
                  0.01    0.01    0.21 ^ net944_446/ZN (INV_X1)
     1    1.06                           net956 (net)
                  0.01    0.00    0.21 ^ _38106_/A1 (AND2_X1)
                  0.01    0.04    0.24 ^ _38106_/ZN (AND2_X1)
     1    4.46                           gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.24 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.27 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/Z (BUF_X4)
     2    8.95                           clknet_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.27 ^ clkbuf_1_1__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.29 ^ clkbuf_1_1__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/Z (BUF_X4)
     7    9.08                           clknet_1_1__leaf_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.29 ^ _44192_/G (DLH_X1)
                          0.00    0.29   clock reconvergence pessimism
                          0.30    0.59   time borrowed from endpoint
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.01
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.96
actual time borrow                      0.30
--------------------------------------------



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46380_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.51                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   45.38                           net10 (net)
                  0.03    0.00  100.04 ^ _46380_/RN (DFFR_X2)
                                100.04   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     6   24.70                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00 1000.08 ^ _38255_/A1 (NAND2_X1)
                  0.01    0.02 1000.11 v _38255_/ZN (NAND2_X1)
     1    4.38                           _18482_ (net)
                  0.01    0.00 1000.11 v clkbuf_0__18482_/A (BUF_X4)
                  0.01    0.03 1000.13 v clkbuf_0__18482_/Z (BUF_X4)
     2    8.18                           clknet_0__18482_ (net)
                  0.01    0.00 1000.13 v clkbuf_1_0__f__18482_/A (BUF_X4)
                  0.01    0.03 1000.16 v clkbuf_1_0__f__18482_/Z (BUF_X4)
     7   13.23                           clknet_1_0__leaf__18482_ (net)
                  0.01    0.00 1000.16 v _38256__462/A (INV_X1)
                  0.01    0.01 1000.17 ^ _38256__462/ZN (INV_X1)
     1    1.01                           net972 (net)
                  0.01    0.00 1000.17 ^ _46380_/CK (DFFR_X2)
                          0.00 1000.17   clock reconvergence pessimism
                          0.06 1000.23   library recovery time
                               1000.23   data required time
-----------------------------------------------------------------------------
                               1000.23   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.19   slack (MET)


Startpoint: _38767_ (negative level-sensitive latch clocked by clk)
Endpoint: _37762_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   22.74                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   46.33                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   24.89                           clknet_2_1__leaf_clk_i (net)
                  0.01    0.00  500.07 v _37737_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _37737_/ZN (NAND2_X1)
     1   10.51                           _18426_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__18426_/A (BUF_X4)
                  0.03    0.05  500.16 ^ clkbuf_0__18426_/Z (BUF_X4)
     8   41.10                           clknet_0__18426_ (net)
                  0.03    0.00  500.16 ^ clkbuf_3_0__f__18426_/A (BUF_X4)
                  0.01    0.03  500.19 ^ clkbuf_3_0__f__18426_/Z (BUF_X4)
     9   21.03                           clknet_3_0__leaf__18426_ (net)
                  0.01    0.00  500.19 ^ _37738__1026/A (INV_X1)
                  0.00    0.01  500.20 v _37738__1026/ZN (INV_X1)
     1    1.05                           net1536 (net)
                  0.00    0.00  500.20 v _38767_/GN (DLL_X1)
                  0.01    0.07  500.27 v _38767_/Q (DLL_X1)
     1    2.24                           gen_sub_units_scm[12].sub_unit_i.gen_cg_word_iter[11].cg_i.en_latch (net)
                  0.01    0.00  500.27 v _37762_/A2 (AND2_X1)
                                500.27   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.08 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   25.55                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _37737_/A1 (NAND2_X1)
                  0.02    0.03 1000.12 v _37737_/ZN (NAND2_X1)
     1   10.12                           _18426_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__18426_/A (BUF_X4)
                  0.01    0.04 1000.16 v clkbuf_0__18426_/Z (BUF_X4)
     8   37.92                           clknet_0__18426_ (net)
                  0.01    0.00 1000.16 v clkbuf_3_1__f__18426_/A (BUF_X4)
                  0.01    0.03 1000.19 v clkbuf_3_1__f__18426_/Z (BUF_X4)
     7   16.25                           clknet_3_1__leaf__18426_ (net)
                  0.01    0.00 1000.19 v _37738__978/A (INV_X1)
                  0.01    0.01 1000.20 ^ _37738__978/ZN (INV_X1)
     1    1.10                           net1488 (net)
                  0.01    0.00 1000.20 ^ _37762_/A1 (AND2_X1)
                          0.00 1000.20   clock reconvergence pessimism
                          0.00 1000.20   clock gating setup time
                               1000.20   data required time
-----------------------------------------------------------------------------
                               1000.20   data required time
                               -500.27   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46389_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _44192_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.08 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     6   24.70                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ _38255_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38255_/ZN (NAND2_X1)
     1    4.38                           _18482_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18482_/A (BUF_X4)
                  0.01    0.03    0.13 v clkbuf_0__18482_/Z (BUF_X4)
     2    8.18                           clknet_0__18482_ (net)
                  0.01    0.00    0.13 v clkbuf_1_1__f__18482_/A (BUF_X4)
                  0.01    0.03    0.16 v clkbuf_1_1__f__18482_/Z (BUF_X4)
     9   17.85                           clknet_1_1__leaf__18482_ (net)
                  0.01    0.00    0.16 v _38256__453/A (INV_X1)
                  0.01    0.01    0.17 ^ _38256__453/ZN (INV_X1)
     1    1.04                           net963 (net)
                  0.01    0.00    0.17 ^ _46389_/CK (DFFR_X2)
                  0.12    0.24    0.41 ^ _46389_/Q (DFFR_X2)
    38  108.83                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[11] (net)
                  0.12    0.00    0.41 ^ max_length97/A (BUF_X16)
                  0.01    0.04    0.44 ^ max_length97/Z (BUF_X16)
    49   99.12                           net97 (net)
                  0.02    0.01    0.45 ^ max_length91/A (BUF_X16)
                  0.01    0.03    0.48 ^ max_length91/Z (BUF_X16)
    62  115.78                           net91 (net)
                  0.04    0.03    0.51 ^ max_length90/A (BUF_X16)
                  0.01    0.03    0.54 ^ max_length90/Z (BUF_X16)
    71  119.23                           net90 (net)
                  0.06    0.05    0.59 ^ _44192_/D (DLH_X1)
                                  0.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   23.13                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   47.93                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
    10   37.34                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00    0.10 ^ _38070_/A1 (NAND2_X1)
                  0.02    0.03    0.13 v _38070_/ZN (NAND2_X1)
     1    8.94                           _18462_ (net)
                  0.02    0.00    0.13 v clkbuf_0__18462_/A (BUF_X4)
                  0.01    0.04    0.17 v clkbuf_0__18462_/Z (BUF_X4)
     8   34.36                           clknet_0__18462_ (net)
                  0.01    0.00    0.17 v clkbuf_3_4__f__18462_/A (BUF_X4)
                  0.01    0.03    0.20 v clkbuf_3_4__f__18462_/Z (BUF_X4)
     6   12.31                           clknet_3_4__leaf__18462_ (net)
                  0.01    0.00    0.20 v net944_446/A (INV_X1)
                  0.01    0.01    0.21 ^ net944_446/ZN (INV_X1)
     1    1.06                           net956 (net)
                  0.01    0.00    0.21 ^ _38106_/A1 (AND2_X1)
                  0.01    0.04    0.24 ^ _38106_/ZN (AND2_X1)
     1    4.46                           gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.24 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.27 ^ clkbuf_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/Z (BUF_X4)
     2    8.95                           clknet_0_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.27 ^ clkbuf_1_1__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.29 ^ clkbuf_1_1__f_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o/Z (BUF_X4)
     7    9.08                           clknet_1_1__leaf_gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[0].cg_i.clk_o (net)
                  0.01    0.00    0.29 ^ _44192_/G (DLH_X1)
                          0.00    0.29   clock reconvergence pessimism
                          0.30    0.59   time borrowed from endpoint
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.01
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.96
actual time borrow                      0.30
--------------------------------------------



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_18773_/ZN                            106.81  113.95   -7.13 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.06776189804077148

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3413

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-7.1343278884887695

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0668

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.5893

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-05   1.56e-06   2.69e-04   3.01e-04  28.8%
Combinational          3.69e-05   3.46e-05   6.71e-04   7.42e-04  71.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.71e-05   3.62e-05   9.40e-04   1.04e-03 100.0%
                           6.4%       3.5%      90.1%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 46220 u^2 31% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock clk period 1000.000000
[INFO FLW-0008] Clock clk period 950.000
[INFO FLW-0009] Clock clk slack 0.000
[INFO FLW-0011] Path endpoint count 9314
Elapsed time: 0:23.58[h:]min:sec. CPU time: user 23.19 sys 0.38 (99%). Peak memory: 474312KB.
