// Seed: 1848489913
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    output wire id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    input supply0 id_9
);
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output logic id_6,
    input wire id_7
);
  always_latch begin
    id_6 <= 1;
  end
  module_0(
      id_2, id_0, id_5, id_0, id_3, id_4, id_5, id_0, id_0, id_3
  );
endmodule
