_**SYNCHRONOUS FIFO (16*8)**_

DESCRIPTION:
This project implements a 16-depth, 8-bit wide synchronous FIFO in Verilog.
FEATURES:
- Parameterized design
- Full and empty flag generation
- Separate read and write pointers
- Single clock synchronous operation

FILES:
- synchronous_fifo.v → FIFO design
- tb_synchronous_fifo.v → Testbench

TOOLS:
- Verilog
- EDA Playground

AUTHOR:
Vardhini B

