
ubuntu-preinstalled/ntfssecaudit:     file format elf32-littlearm


Disassembly of section .init:

00001680 <.init>:
    1680:	push	{r3, lr}
    1684:	bl	35d0 <__snprintf_chk@plt+0x1a7c>
    1688:	pop	{r3, pc}

Disassembly of section .plt:

0000168c <ntfs_same_sid@plt-0x14>:
    168c:	push	{lr}		; (str lr, [sp, #-4]!)
    1690:	ldr	lr, [pc, #4]	; 169c <ntfs_same_sid@plt-0x4>
    1694:	add	lr, pc, lr
    1698:	ldr	pc, [lr, #8]!
    169c:	andeq	lr, r1, r8, asr r7

000016a0 <ntfs_same_sid@plt>:
    16a0:	add	ip, pc, #0, 12
    16a4:	add	ip, ip, #122880	; 0x1e000
    16a8:	ldr	pc, [ip, #1880]!	; 0x758

000016ac <calloc@plt>:
    16ac:	add	ip, pc, #0, 12
    16b0:	add	ip, ip, #122880	; 0x1e000
    16b4:	ldr	pc, [ip, #1872]!	; 0x750

000016b8 <ntfs_valid_posix@plt>:
    16b8:	add	ip, pc, #0, 12
    16bc:	add	ip, ip, #122880	; 0x1e000
    16c0:	ldr	pc, [ip, #1864]!	; 0x748

000016c4 <raise@plt>:
    16c4:	add	ip, pc, #0, 12
    16c8:	add	ip, ip, #122880	; 0x1e000
    16cc:	ldr	pc, [ip, #1856]!	; 0x740

000016d0 <ntfs_log_redirect@plt>:
    16d0:	add	ip, pc, #0, 12
    16d4:	add	ip, ip, #122880	; 0x1e000
    16d8:	ldr	pc, [ip, #1848]!	; 0x738

000016dc <ntfs_umount@plt>:
    16dc:	add	ip, pc, #0, 12
    16e0:	add	ip, ip, #122880	; 0x1e000
    16e4:	ldr	pc, [ip, #1840]!	; 0x730

000016e8 <__cxa_finalize@plt>:
    16e8:	add	ip, pc, #0, 12
    16ec:	add	ip, ip, #122880	; 0x1e000
    16f0:	ldr	pc, [ip, #1832]!	; 0x728

000016f4 <ntfs_get_file_attributes@plt>:
    16f4:	add	ip, pc, #0, 12
    16f8:	add	ip, ip, #122880	; 0x1e000
    16fc:	ldr	pc, [ip, #1824]!	; 0x720

00001700 <ntfs_do_group_mapping@plt>:
    1700:	add	ip, pc, #0, 12
    1704:	add	ip, ip, #122880	; 0x1e000
    1708:	ldr	pc, [ip, #1816]!	; 0x718

0000170c <ntfs_attr_find_in_attrdef@plt>:
    170c:	add	ip, pc, #0, 12
    1710:	add	ip, ip, #122880	; 0x1e000
    1714:	ldr	pc, [ip, #1808]!	; 0x710

00001718 <read@plt>:
    1718:			; <UNDEFINED> instruction: 0x46c04778
    171c:	add	ip, pc, #0, 12
    1720:	add	ip, ip, #122880	; 0x1e000
    1724:	ldr	pc, [ip, #1796]!	; 0x704

00001728 <fflush@plt>:
    1728:	add	ip, pc, #0, 12
    172c:	add	ip, ip, #122880	; 0x1e000
    1730:	ldr	pc, [ip, #1788]!	; 0x6fc

00001734 <getuid@plt>:
    1734:	add	ip, pc, #0, 12
    1738:	add	ip, ip, #122880	; 0x1e000
    173c:	ldr	pc, [ip, #1780]!	; 0x6f4

00001740 <ntfs_malloc@plt>:
    1740:	add	ip, pc, #0, 12
    1744:	add	ip, ip, #122880	; 0x1e000
    1748:	ldr	pc, [ip, #1772]!	; 0x6ec

0000174c <free@plt>:
    174c:			; <UNDEFINED> instruction: 0x46c04778
    1750:	add	ip, pc, #0, 12
    1754:	add	ip, ip, #122880	; 0x1e000
    1758:	ldr	pc, [ip, #1760]!	; 0x6e0

0000175c <ntfs_read_mapping@plt>:
    175c:	add	ip, pc, #0, 12
    1760:	add	ip, ip, #122880	; 0x1e000
    1764:	ldr	pc, [ip, #1752]!	; 0x6d8

00001768 <ntfs_free_mapping@plt>:
    1768:	add	ip, pc, #0, 12
    176c:	add	ip, ip, #122880	; 0x1e000
    1770:	ldr	pc, [ip, #1744]!	; 0x6d0

00001774 <memcpy@plt>:
    1774:	add	ip, pc, #0, 12
    1778:	add	ip, ip, #122880	; 0x1e000
    177c:	ldr	pc, [ip, #1736]!	; 0x6c8

00001780 <ntfs_build_permissions@plt>:
    1780:	add	ip, pc, #0, 12
    1784:	add	ip, ip, #122880	; 0x1e000
    1788:	ldr	pc, [ip, #1728]!	; 0x6c0

0000178c <ntfs_get_user@plt>:
    178c:	add	ip, pc, #0, 12
    1790:	add	ip, ip, #122880	; 0x1e000
    1794:	ldr	pc, [ip, #1720]!	; 0x6b8

00001798 <ntfs_read_sds@plt>:
    1798:	add	ip, pc, #0, 12
    179c:	add	ip, ip, #122880	; 0x1e000
    17a0:	ldr	pc, [ip, #1712]!	; 0x6b0

000017a4 <time@plt>:
    17a4:	add	ip, pc, #0, 12
    17a8:	add	ip, ip, #122880	; 0x1e000
    17ac:	ldr	pc, [ip, #1704]!	; 0x6a8

000017b0 <memcmp@plt>:
    17b0:	add	ip, pc, #0, 12
    17b4:	add	ip, ip, #122880	; 0x1e000
    17b8:	ldr	pc, [ip, #1696]!	; 0x6a0

000017bc <ntfs_read_directory@plt>:
    17bc:	add	ip, pc, #0, 12
    17c0:	add	ip, ip, #122880	; 0x1e000
    17c4:	ldr	pc, [ip, #1688]!	; 0x698

000017c8 <ntfs_get_group@plt>:
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #122880	; 0x1e000
    17d0:	ldr	pc, [ip, #1680]!	; 0x690

000017d4 <ntfs_ucsnlen@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #122880	; 0x1e000
    17dc:	ldr	pc, [ip, #1672]!	; 0x688

000017e0 <ctime@plt>:
    17e0:	add	ip, pc, #0, 12
    17e4:	add	ip, ip, #122880	; 0x1e000
    17e8:	ldr	pc, [ip, #1664]!	; 0x680

000017ec <__stack_chk_fail@plt>:
    17ec:	add	ip, pc, #0, 12
    17f0:	add	ip, ip, #122880	; 0x1e000
    17f4:	ldr	pc, [ip, #1656]!	; 0x678

000017f8 <ntfs_sid_size@plt>:
    17f8:	add	ip, pc, #0, 12
    17fc:	add	ip, ip, #122880	; 0x1e000
    1800:	ldr	pc, [ip, #1648]!	; 0x670

00001804 <realloc@plt>:
    1804:	add	ip, pc, #0, 12
    1808:	add	ip, ip, #122880	; 0x1e000
    180c:	ldr	pc, [ip, #1640]!	; 0x668

00001810 <ntfs_check_if_mounted@plt>:
    1810:	add	ip, pc, #0, 12
    1814:	add	ip, ip, #122880	; 0x1e000
    1818:	ldr	pc, [ip, #1632]!	; 0x660

0000181c <ntfs_merge_mode_posix@plt>:
    181c:	add	ip, pc, #0, 12
    1820:	add	ip, ip, #122880	; 0x1e000
    1824:	ldr	pc, [ip, #1624]!	; 0x658

00001828 <ntfs_do_user_mapping@plt>:
    1828:	add	ip, pc, #0, 12
    182c:	add	ip, ip, #122880	; 0x1e000
    1830:	ldr	pc, [ip, #1616]!	; 0x650

00001834 <__memcpy_chk@plt>:
    1834:	add	ip, pc, #0, 12
    1838:	add	ip, ip, #122880	; 0x1e000
    183c:	ldr	pc, [ip, #1608]!	; 0x648

00001840 <fwrite@plt>:
    1840:			; <UNDEFINED> instruction: 0x46c04778
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #122880	; 0x1e000
    184c:	ldr	pc, [ip, #1596]!	; 0x63c

00001850 <getxattr@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #122880	; 0x1e000
    1858:	ldr	pc, [ip, #1588]!	; 0x634

0000185c <strtoll@plt>:
    185c:	add	ip, pc, #0, 12
    1860:	add	ip, ip, #122880	; 0x1e000
    1864:	ldr	pc, [ip, #1580]!	; 0x62c

00001868 <__realpath_chk@plt>:
    1868:	add	ip, pc, #0, 12
    186c:	add	ip, ip, #122880	; 0x1e000
    1870:	ldr	pc, [ip, #1572]!	; 0x624

00001874 <ntfs_build_descr_posix@plt>:
    1874:	add	ip, pc, #0, 12
    1878:	add	ip, ip, #122880	; 0x1e000
    187c:	ldr	pc, [ip, #1564]!	; 0x61c

00001880 <__strcpy_chk@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #122880	; 0x1e000
    1888:	ldr	pc, [ip, #1556]!	; 0x614

0000188c <ntfs_valid_descr@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #122880	; 0x1e000
    1894:	ldr	pc, [ip, #1548]!	; 0x60c

00001898 <open64@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #122880	; 0x1e000
    18a0:	ldr	pc, [ip, #1540]!	; 0x604

000018a4 <puts@plt>:
    18a4:			; <UNDEFINED> instruction: 0x46c04778
    18a8:	add	ip, pc, #0, 12
    18ac:	add	ip, ip, #122880	; 0x1e000
    18b0:	ldr	pc, [ip, #1528]!	; 0x5f8

000018b4 <ntfs_ucstombs@plt>:
    18b4:	add	ip, pc, #0, 12
    18b8:	add	ip, ip, #122880	; 0x1e000
    18bc:	ldr	pc, [ip, #1520]!	; 0x5f0

000018c0 <malloc@plt>:
    18c0:	add	ip, pc, #0, 12
    18c4:	add	ip, ip, #122880	; 0x1e000
    18c8:	ldr	pc, [ip, #1512]!	; 0x5e8

000018cc <ntfs_attr_close@plt>:
    18cc:	add	ip, pc, #0, 12
    18d0:	add	ip, ip, #122880	; 0x1e000
    18d4:	ldr	pc, [ip, #1504]!	; 0x5e0

000018d8 <__libc_start_main@plt>:
    18d8:	add	ip, pc, #0, 12
    18dc:	add	ip, ip, #122880	; 0x1e000
    18e0:	ldr	pc, [ip, #1496]!	; 0x5d8

000018e4 <strerror@plt>:
    18e4:	add	ip, pc, #0, 12
    18e8:	add	ip, ip, #122880	; 0x1e000
    18ec:	ldr	pc, [ip, #1488]!	; 0x5d0

000018f0 <__gmon_start__@plt>:
    18f0:	add	ip, pc, #0, 12
    18f4:	add	ip, ip, #122880	; 0x1e000
    18f8:	ldr	pc, [ip, #1480]!	; 0x5c8

000018fc <ntfs_attr_size@plt>:
    18fc:	add	ip, pc, #0, 12
    1900:	add	ip, ip, #122880	; 0x1e000
    1904:	ldr	pc, [ip, #1472]!	; 0x5c0

00001908 <getopt_long@plt>:
    1908:	add	ip, pc, #0, 12
    190c:	add	ip, ip, #122880	; 0x1e000
    1910:	ldr	pc, [ip, #1464]!	; 0x5b8

00001914 <exit@plt>:
    1914:	add	ip, pc, #0, 12
    1918:	add	ip, ip, #122880	; 0x1e000
    191c:	ldr	pc, [ip, #1456]!	; 0x5b0

00001920 <ntfs_read_sii@plt>:
    1920:	add	ip, pc, #0, 12
    1924:	add	ip, ip, #122880	; 0x1e000
    1928:	ldr	pc, [ip, #1448]!	; 0x5a8

0000192c <ntfs_initialize_file_security@plt>:
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #122880	; 0x1e000
    1934:	ldr	pc, [ip, #1440]!	; 0x5a0

00001938 <strlen@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #122880	; 0x1e000
    1940:	ldr	pc, [ip, #1432]!	; 0x598

00001944 <strchr@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #122880	; 0x1e000
    194c:	ldr	pc, [ip, #1424]!	; 0x590

00001950 <ntfs_attr_put_search_ctx@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #122880	; 0x1e000
    1958:	ldr	pc, [ip, #1416]!	; 0x588

0000195c <ntfs_attr_pread@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #122880	; 0x1e000
    1964:	ldr	pc, [ip, #1408]!	; 0x580

00001968 <__errno_location@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #122880	; 0x1e000
    1970:	ldr	pc, [ip, #1400]!	; 0x578

00001974 <ntfs_attr_open@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #122880	; 0x1e000
    197c:	ldr	pc, [ip, #1392]!	; 0x570

00001980 <ntfs_read_sdh@plt>:
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #122880	; 0x1e000
    1988:	ldr	pc, [ip, #1384]!	; 0x568

0000198c <ntfs_acl_owner@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #122880	; 0x1e000
    1994:	ldr	pc, [ip, #1376]!	; 0x560

00001998 <snprintf@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #122880	; 0x1e000
    19a0:	ldr	pc, [ip, #1368]!	; 0x558

000019a4 <getgid@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #122880	; 0x1e000
    19ac:	ldr	pc, [ip, #1360]!	; 0x550

000019b0 <memset@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #122880	; 0x1e000
    19b8:	ldr	pc, [ip, #1352]!	; 0x548

000019bc <putchar@plt>:
    19bc:			; <UNDEFINED> instruction: 0x46c04778
    19c0:	add	ip, pc, #0, 12
    19c4:	add	ip, ip, #122880	; 0x1e000
    19c8:	ldr	pc, [ip, #1340]!	; 0x53c

000019cc <ntfs_build_permissions_posix@plt>:
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #122880	; 0x1e000
    19d4:	ldr	pc, [ip, #1332]!	; 0x534

000019d8 <ntfs_file_record_read@plt>:
    19d8:	add	ip, pc, #0, 12
    19dc:	add	ip, ip, #122880	; 0x1e000
    19e0:	ldr	pc, [ip, #1324]!	; 0x52c

000019e4 <__printf_chk@plt>:
    19e4:	add	ip, pc, #0, 12
    19e8:	add	ip, ip, #122880	; 0x1e000
    19ec:	ldr	pc, [ip, #1316]!	; 0x524

000019f0 <__fprintf_chk@plt>:
    19f0:	add	ip, pc, #0, 12
    19f4:	add	ip, ip, #122880	; 0x1e000
    19f8:	ldr	pc, [ip, #1308]!	; 0x51c

000019fc <fclose@plt>:
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #122880	; 0x1e000
    1a04:	ldr	pc, [ip, #1300]!	; 0x514

00001a08 <ntfs_inode_close@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #122880	; 0x1e000
    1a10:	ldr	pc, [ip, #1292]!	; 0x50c

00001a14 <setlocale@plt>:
    1a14:	add	ip, pc, #0, 12
    1a18:	add	ip, ip, #122880	; 0x1e000
    1a1c:	ldr	pc, [ip, #1284]!	; 0x504

00001a20 <ntfs_mount@plt>:
    1a20:	add	ip, pc, #0, 12
    1a24:	add	ip, ip, #122880	; 0x1e000
    1a28:	ldr	pc, [ip, #1276]!	; 0x4fc

00001a2c <ntfs_set_file_security@plt>:
    1a2c:	add	ip, pc, #0, 12
    1a30:	add	ip, ip, #122880	; 0x1e000
    1a34:	ldr	pc, [ip, #1268]!	; 0x4f4

00001a38 <ntfs_merge_descr_posix@plt>:
    1a38:	add	ip, pc, #0, 12
    1a3c:	add	ip, ip, #122880	; 0x1e000
    1a40:	ldr	pc, [ip, #1260]!	; 0x4ec

00001a44 <strrchr@plt>:
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #122880	; 0x1e000
    1a4c:	ldr	pc, [ip, #1252]!	; 0x4e4

00001a50 <ntfs_build_descr@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #122880	; 0x1e000
    1a58:	ldr	pc, [ip, #1244]!	; 0x4dc

00001a5c <ntfs_get_file_security@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #122880	; 0x1e000
    1a64:	ldr	pc, [ip, #1236]!	; 0x4d4

00001a68 <ntfs_leave_file_security@plt>:
    1a68:	add	ip, pc, #0, 12
    1a6c:	add	ip, ip, #122880	; 0x1e000
    1a70:	ldr	pc, [ip, #1228]!	; 0x4cc

00001a74 <ntfs_sort_posix@plt>:
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #122880	; 0x1e000
    1a7c:	ldr	pc, [ip, #1220]!	; 0x4c4

00001a80 <ntfs_mbstoucs@plt>:
    1a80:	add	ip, pc, #0, 12
    1a84:	add	ip, ip, #122880	; 0x1e000
    1a88:	ldr	pc, [ip, #1212]!	; 0x4bc

00001a8c <putc@plt>:
    1a8c:	add	ip, pc, #0, 12
    1a90:	add	ip, ip, #122880	; 0x1e000
    1a94:	ldr	pc, [ip, #1204]!	; 0x4b4

00001a98 <ntfs_set_file_attributes@plt>:
    1a98:	add	ip, pc, #0, 12
    1a9c:	add	ip, ip, #122880	; 0x1e000
    1aa0:	ldr	pc, [ip, #1196]!	; 0x4ac

00001aa4 <fopen64@plt>:
    1aa4:	add	ip, pc, #0, 12
    1aa8:	add	ip, ip, #122880	; 0x1e000
    1aac:	ldr	pc, [ip, #1188]!	; 0x4a4

00001ab0 <ntfs_attr_lookup@plt>:
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #122880	; 0x1e000
    1ab8:	ldr	pc, [ip, #1180]!	; 0x49c

00001abc <ntfs_find_group@plt>:
    1abc:			; <UNDEFINED> instruction: 0x46c04778
    1ac0:	add	ip, pc, #0, 12
    1ac4:	add	ip, ip, #122880	; 0x1e000
    1ac8:	ldr	pc, [ip, #1168]!	; 0x490

00001acc <ntfs_find_user@plt>:
    1acc:			; <UNDEFINED> instruction: 0x46c04778
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #122880	; 0x1e000
    1ad8:	ldr	pc, [ip, #1156]!	; 0x484

00001adc <ntfs_attr_get_search_ctx@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #122880	; 0x1e000
    1ae4:	ldr	pc, [ip, #1148]!	; 0x47c

00001ae8 <ntfs_inode_open@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #122880	; 0x1e000
    1af0:	ldr	pc, [ip, #1140]!	; 0x474

00001af4 <__xstat64@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #122880	; 0x1e000
    1afc:	ldr	pc, [ip, #1132]!	; 0x46c

00001b00 <isatty@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #122880	; 0x1e000
    1b08:	ldr	pc, [ip, #1124]!	; 0x464

00001b0c <fputs@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #122880	; 0x1e000
    1b14:	ldr	pc, [ip, #1116]!	; 0x45c

00001b18 <strncmp@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #122880	; 0x1e000
    1b20:	ldr	pc, [ip, #1108]!	; 0x454

00001b24 <abort@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #122880	; 0x1e000
    1b2c:	ldr	pc, [ip, #1100]!	; 0x44c

00001b30 <getc@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #122880	; 0x1e000
    1b38:	ldr	pc, [ip, #1092]!	; 0x444

00001b3c <close@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #122880	; 0x1e000
    1b44:	ldr	pc, [ip, #1084]!	; 0x43c

00001b48 <__lxstat64@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #122880	; 0x1e000
    1b50:	ldr	pc, [ip, #1076]!	; 0x434

00001b54 <__snprintf_chk@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #122880	; 0x1e000
    1b5c:	ldr	pc, [ip, #1068]!	; 0x42c

Disassembly of section .text:

00001b60 <.text>:
    1b60:	svcmi	0x00f0e92d
    1b64:			; <UNDEFINED> instruction: 0xf8dfb095
    1b68:	pkhbtmi	r4, r8, ip, lsl #21
    1b6c:			; <UNDEFINED> instruction: 0xf8df9003
    1b70:	ldrbtmi	r0, [ip], #-2712	; 0xfffff568
    1b74:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
    1b78:			; <UNDEFINED> instruction: 0xf7ff4627
    1b7c:			; <UNDEFINED> instruction: 0xf8dfee96
    1b80:			; <UNDEFINED> instruction: 0xf8df1a8c
    1b84:	movwcs	r2, #2700	; 0xa8c
    1b88:	beq	fe23ff0c <opt_e@@Base+0xfe18e8b4>
    1b8c:	stceq	0, cr15, [r8], {79}	; 0x4f
    1b90:	ldrmi	r5, [r9], r1, ror #16
    1b94:	strbtmi	r9, [r4], -r4, lsl #6
    1b98:	ldrmi	r9, [fp], r6, lsl #6
    1b9c:	andvs	r9, fp, r5, lsl #2
    1ba0:			; <UNDEFINED> instruction: 0xf8df58ba
    1ba4:			; <UNDEFINED> instruction: 0xf8df5a74
    1ba8:	andsvs	r6, r3, r4, ror sl
    1bac:	ldmdapl	r8!, {r3, r9, ip, pc}
    1bb0:	bne	1b3ff34 <opt_e@@Base+0x1a8e8dc>
    1bb4:	b	1b3ff38 <opt_e@@Base+0x1a8e8e0>
    1bb8:	ldmdbpl	sl!, {r0, r1, sp, lr}^
    1bbc:	bge	1a3ff40 <opt_e@@Base+0x198e8e8>
    1bc0:	bpl	1a3ff44 <opt_e@@Base+0x198e8ec>
    1bc4:	ldrbtmi	r6, [sl], #19
    1bc8:	ldrbtmi	r9, [sp], #-522	; 0xfffffdf6
    1bcc:			; <UNDEFINED> instruction: 0xf8df59ba
    1bd0:	andsvs	r6, r3, r0, ror #20
    1bd4:	andls	r4, r9, #2113929216	; 0x7e000000
    1bd8:	ldmdapl	sl!, {r0, r1, r2, r9, sl, ip, pc}^
    1bdc:	andsvs	r9, r3, ip, lsl #4
    1be0:	andvs	pc, lr, r7, asr r8	; <UNPREDICTABLE>
    1be4:			; <UNDEFINED> instruction: 0xf8c69f03
    1be8:	andcs	ip, r0, #0
    1bec:	andls	r4, r0, #87031808	; 0x5300000
    1bf0:	strtmi	r4, [sl], -r1, asr #12
    1bf4:			; <UNDEFINED> instruction: 0xf7ff4638
    1bf8:	mcrrne	14, 8, lr, r3, cr8
    1bfc:	adchi	pc, r2, r0
    1c00:	blcs	1d49514 <opt_e@@Base+0x1c97ebc>
    1c04:	addhi	pc, sl, r0, lsl #4
    1c08:			; <UNDEFINED> instruction: 0xf003e8df
    1c0c:	stmhi	r8, {r0, r2, r3, r4, r5, r6, fp, pc}
    1c10:	stmhi	r8, {r3, r7, fp, pc}
    1c14:	stmhi	r8, {r3, r7, fp, pc}
    1c18:	stmhi	r8, {r3, r7, fp, pc}
    1c1c:	stmhi	r8, {r3, r7, fp, pc}
    1c20:	stmhi	r8, {r3, r7, fp, pc}
    1c24:	stmhi	r8, {r3, r7, fp, pc}
    1c28:	stmhi	r8, {r3, r7, fp, pc}
    1c2c:	stmhi	r8, {r3, r7, fp, pc}
    1c30:	stmhi	r8, {r3, r7, fp, pc}
    1c34:	stmhi	r8, {r3, r7, fp, pc}
    1c38:	stmhi	r8, {r3, r7, fp, pc}
    1c3c:	stmhi	r8, {r3, r7, fp, pc}
    1c40:	stmhi	r8, {r3, r7, fp, pc}
    1c44:	stmhi	r8, {r3, r7, fp, pc}
    1c48:	stmhi	r8, {r3, r7, fp, pc}
    1c4c:	stmhi	r8, {r3, r7, fp, pc}
    1c50:	stmibvc	r8, {r3, r7, fp, pc}
    1c54:	stmhi	r8, {r3, r7, fp, pc}
    1c58:	stmhi	r8, {r3, r7, fp, pc}
    1c5c:	stmhi	r8, {r3, r7, fp, pc}
    1c60:	stmhi	r8, {r3, r7, r8, sl, ip, sp, lr}
    1c64:	stmhi	r8, {r3, r7, fp, pc}
    1c68:	stmhi	r8, {r3, r7, fp, pc}
    1c6c:	stmhi	r8, {r0, r4, r5, r6, r8, sl, fp, sp, lr}
    1c70:	strvs	r8, [r8, #2153]	; 0x869
    1c74:	stmhi	r8, {r3, r7, fp, pc}
    1c78:	stmhi	r8, {r3, r7, fp, pc}
    1c7c:	ldmdbpl	sp, {r3, r7, r8, sp, lr}^
    1c80:	bls	3109d8 <opt_e@@Base+0x25f380>
    1c84:	movwcc	r6, #6163	; 0x1813
    1c88:	ldmdavs	r3!, {r0, r1, r4, sp, lr}
    1c8c:	adcle	r2, ip, r8, lsl #22
    1c90:	adcle	r2, sl, r8, lsl #24
    1c94:	umlalle	r4, r8, ip, r2
    1c98:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1c9c:	andscs	r2, r6, #1073741824	; 0x40000000
    1ca0:	strmi	r9, [fp], #2055	; 0x807
    1ca4:	blls	9371c <ntfs_context@@Base+0x73518>
    1ca8:	andcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    1cac:			; <UNDEFINED> instruction: 0xf7ff681b
    1cb0:	ldr	lr, [sl, sl, asr #27]
    1cb4:	movwcs	r6, #26676	; 0x6834
    1cb8:	ldmdavs	r3!, {r0, r1, r4, r5, sp, lr}
    1cbc:	ldmdavs	r4!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1cc0:	eorsvs	r2, r3, r5, lsl #6
    1cc4:	ldmdavs	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1cc8:	eorsvs	r2, r3, r4, lsl #6
    1ccc:	bls	27bca8 <opt_e@@Base+0x1ca650>
    1cd0:	andsvs	r2, r3, r1, lsl #6
    1cd4:	ldmdavs	r4!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1cd8:	eorsvs	r2, r3, r2, lsl #6
    1cdc:	bls	2bbc98 <opt_e@@Base+0x20a640>
    1ce0:	andsvs	r2, r3, r1, lsl #6
    1ce4:	ldmdavs	r4!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1ce8:	eorsvs	r2, r3, r1, lsl #6
    1cec:	ldmdavs	r4!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1cf0:	eorsvs	r2, r3, r0, lsl #6
    1cf4:	blls	1bbc80 <opt_e@@Base+0x10a628>
    1cf8:	movwls	r3, #25345	; 0x6301
    1cfc:	blls	13bc18 <opt_e@@Base+0x8a5c0>
    1d00:	movwls	r3, #17153	; 0x4301
    1d04:			; <UNDEFINED> instruction: 0xf1b9e7c1
    1d08:			; <UNDEFINED> instruction: 0xd1be0f00
    1d0c:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d10:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    1d14:			; <UNDEFINED> instruction: 0xf103681b
    1d18:			; <UNDEFINED> instruction: 0xe7b639ff
    1d1c:			; <UNDEFINED> instruction: 0xf1a09902
    1d20:			; <UNDEFINED> instruction: 0xf8df0261
    1d24:	bcs	65016c <opt_e@@Base+0x59eb14>
    1d28:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
    1d2c:	strmi	r4, [r8], -r3, lsl #12
    1d30:			; <UNDEFINED> instruction: 0xf8dfd951
    1d34:	tstcs	r1, r8, lsl #18
    1d38:			; <UNDEFINED> instruction: 0xf7ff447a
    1d3c:			; <UNDEFINED> instruction: 0xf10bee5a
    1d40:	str	r0, [r2, r1, lsl #22]!
    1d44:			; <UNDEFINED> instruction: 0xf1b99b04
    1d48:	svclt	0x00080f00
    1d4c:			; <UNDEFINED> instruction: 0x970346b9
    1d50:	movweq	lr, #47699	; 0xba53
    1d54:	movwcs	sp, #12302	; 0x300e
    1d58:			; <UNDEFINED> instruction: 0xf1bb6033
    1d5c:	andle	r0, sp, r0, lsl #30
    1d60:	stc2	0, cr15, [r2, #12]!
    1d64:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    1d68:			; <UNDEFINED> instruction: 0xf0402800
    1d6c:	ldrhlt	r8, [r5], -sp
    1d70:	svchi	0x00f0e8bd
    1d74:	tstlt	fp, r6, lsl #22
    1d78:	eorsvs	r2, r3, r7, lsl #6
    1d7c:	svceq	0x0000f1b9
    1d80:			; <UNDEFINED> instruction: 0xf8dfd0ee
    1d84:	andcs	r3, r0, #188, 16	; 0xbc0000
    1d88:	svcls	0x00039902
    1d8c:	svcne	0x001c58cb
    1d90:	ldrbvc	pc, [ip, #1539]!	; 0x603	; <UNPREDICTABLE>
    1d94:	ldrmi	r9, [sl], r4, lsl #6
    1d98:			; <UNDEFINED> instruction: 0xf8434623
    1d9c:	addsmi	r2, sp, #4, 30
    1da0:	stmdals	r2, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    1da4:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1da8:			; <UNDEFINED> instruction: 0xf8df9703
    1dac:	stmdapl	r1, {r2, r3, r4, r7, fp, ip, sp}^
    1db0:	stmib	r1, {r1, r2, r4, r5, fp, sp, lr}^
    1db4:	stmiapl	r3, {r0, r9, sp}^
    1db8:	mcrcs	0, 0, r6, cr8, cr10, {0}
    1dbc:	mrshi	pc, R8_fiq	; <UNPREDICTABLE>
    1dc0:			; <UNDEFINED> instruction: 0xf016e8df
    1dc4:	strdeq	r0, [fp], #14	; <UNPREDICTABLE>
    1dc8:	ldrdeq	r0, [r6, -r0]
    1dcc:	addseq	r0, pc, r9, lsr #1
    1dd0:	mlaeq	ip, r5, r0, r0
    1dd4:			; <UNDEFINED> instruction: 0xf8df0010
    1dd8:	tstcs	r1, r4, ror r8
    1ddc:			; <UNDEFINED> instruction: 0xf7ff447a
    1de0:	str	lr, [ip, r8, lsl #28]!
    1de4:	bl	fe8e89f8 <opt_e@@Base+0xfe8373a0>
    1de8:	svccs	0x00020709
    1dec:	addhi	pc, ip, #0
    1df0:			; <UNDEFINED> instruction: 0xf0002f03
    1df4:	svccs	0x0001816f
    1df8:	blls	2763fc <opt_e@@Base+0x1c4da4>
    1dfc:	eoreq	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    1e00:	movwls	r6, #14363	; 0x381b
    1e04:			; <UNDEFINED> instruction: 0xf0012b00
    1e08:			; <UNDEFINED> instruction: 0xf8df8104
    1e0c:	ldrbtmi	r1, [r9], #-2116	; 0xfffff7bc
    1e10:	cdp2	0, 1, cr15, cr14, cr4, {0}
    1e14:	movwcs	r4, #1542	; 0x606
    1e18:	eor	r9, r7, r3, lsl #6
    1e1c:			; <UNDEFINED> instruction: 0xf8df2100
    1e20:	tstls	r3, r4, lsr r8
    1e24:			; <UNDEFINED> instruction: 0xf8df2001
    1e28:	ldrbtmi	r2, [fp], #-2096	; 0xfffff7d0
    1e2c:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e30:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1e34:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    1e38:	stmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e3c:			; <UNDEFINED> instruction: 0xf7ff4478
    1e40:	svcls	0x0002ed34
    1e44:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e48:			; <UNDEFINED> instruction: 0xf8df2001
    1e4c:			; <UNDEFINED> instruction: 0xf8df381c
    1e50:	ldmdapl	r9!, {r2, r3, r4, fp, sp}^
    1e54:	ldmpl	sl!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1e58:	ldmdavs	fp, {r0, r3, fp, sp, lr}
    1e5c:	tstls	r0, r2, lsl r8
    1e60:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e64:			; <UNDEFINED> instruction: 0xf7ff4479
    1e68:	mcrls	13, 0, lr, cr3, cr14, {5}
    1e6c:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
    1e70:	bcs	6e3e0 <ntfs_context@@Base+0x4e1dc>
    1e74:	sbcshi	pc, ip, r0, asr #4
    1e78:	ubfxcc	pc, pc, #17, #25
    1e7c:			; <UNDEFINED> instruction: 0xf8df447b
    1e80:	strdcs	r1, [r1], -r8
    1e84:			; <UNDEFINED> instruction: 0xf7ff4479
    1e88:	blls	17d548 <opt_e@@Base+0xcbef0>
    1e8c:	bcs	1befc <_IO_stdin_used@@Base+0x10a34>
    1e90:	adchi	pc, r4, r0
    1e94:	vpmax.s8	d18, d0, d1
    1e98:			; <UNDEFINED> instruction: 0xf8df80c7
    1e9c:	ldrbtmi	r3, [fp], #-2016	; 0xfffff820
    1ea0:			; <UNDEFINED> instruction: 0x17dcf8df
    1ea4:	ldrbtmi	r2, [r9], #-1
    1ea8:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    1eac:			; <UNDEFINED> instruction: 0xf7ff2001
    1eb0:	ldmdblt	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    1eb4:	adcmi	lr, r5, #152	; 0x98
    1eb8:			; <UNDEFINED> instruction: 0xf854d013
    1ebc:	blcs	11ad4 <_IO_stdin_used@@Base+0x660c>
    1ec0:			; <UNDEFINED> instruction: 0x2700d0f9
    1ec4:	ldmvs	r0, {r1, r3, r4, r6, r7, r8, fp, ip}
    1ec8:			; <UNDEFINED> instruction: 0xf7ffb110
    1ecc:	stmdavs	r3!, {r1, r6, sl, fp, sp, lr, pc}
    1ed0:			; <UNDEFINED> instruction: 0xf5b73718
    1ed4:	mvnsle	r5, r0, asr #31
    1ed8:			; <UNDEFINED> instruction: 0xf7ff4618
    1edc:	adcmi	lr, r5, #14848	; 0x3a00
    1ee0:	mvfcsdz	f5, #3.0
    1ee4:	svcge	0x003ef43f
    1ee8:			; <UNDEFINED> instruction: 0xf7ff2001
    1eec:	blls	fd344 <opt_e@@Base+0x4bcec>
    1ef0:	streq	lr, [r9, -r3, lsr #23]
    1ef4:			; <UNDEFINED> instruction: 0xf0002f01
    1ef8:	movwcs	r8, #1574	; 0x626
    1efc:	strcs	r9, [r1], -r3, lsl #6
    1f00:	blls	fbdd8 <opt_e@@Base+0x4a780>
    1f04:			; <UNDEFINED> instruction: 0xf04f454b
    1f08:	mvnsle	r0, r0, lsl #6
    1f0c:	movwls	r4, #13854	; 0x361e
    1f10:	cdp2	0, 6, cr15, cr12, cr5, {0}
    1f14:	blls	fbdc4 <opt_e@@Base+0x4a76c>
    1f18:	streq	lr, [r9, -r3, lsr #23]
    1f1c:			; <UNDEFINED> instruction: 0xf0002f01
    1f20:	svccs	0x000280cc
    1f24:			; <UNDEFINED> instruction: 0xf109d1e9
    1f28:			; <UNDEFINED> instruction: 0xf8df0901
    1f2c:			; <UNDEFINED> instruction: 0xf8581758
    1f30:	ldrbtmi	r0, [r9], #-41	; 0xffffffd7
    1f34:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    1f38:	stmibeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    1f3c:	movweq	pc, #16809	; 0x41a9	; <UNPREDICTABLE>
    1f40:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1f44:	strbhi	pc, [r8, -r0]!	; <UNPREDICTABLE>
    1f48:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1f4c:			; <UNDEFINED> instruction: 0xf0074639
    1f50:	movwcs	pc, #3859	; 0xf13	; <UNPREDICTABLE>
    1f54:	bne	ff1a6b68 <opt_e@@Base+0xff0f5510>
    1f58:	svclt	0x00184638
    1f5c:			; <UNDEFINED> instruction: 0xf7ff2601
    1f60:	str	lr, [r3, lr, asr #26]
    1f64:	bl	fece8b78 <opt_e@@Base+0xfec37520>
    1f68:			; <UNDEFINED> instruction: 0xf0000709
    1f6c:	svccs	0x0001809c
    1f70:			; <UNDEFINED> instruction: 0xf8dfd1c3
    1f74:			; <UNDEFINED> instruction: 0xf8581714
    1f78:	ldrbtmi	r0, [r9], #-41	; 0xffffffd7
    1f7c:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    1f80:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1f84:	addshi	pc, r9, r1
    1f88:	cdp2	0, 9, cr15, cr2, cr3, {0}
    1f8c:	ldrtmi	r2, [r0], -r0, lsl #6
    1f90:	ldrmi	r9, [lr], -r3, lsl #6
    1f94:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1f98:	blls	fbd40 <opt_e@@Base+0x4a6e8>
    1f9c:	streq	lr, [r9, -r3, lsr #23]
    1fa0:	rsbsle	r2, r6, r1, lsl #30
    1fa4:			; <UNDEFINED> instruction: 0xf47f2f02
    1fa8:	bl	22dc88 <opt_e@@Base+0x17c630>
    1fac:			; <UNDEFINED> instruction: 0xf8580389
    1fb0:	andcs	r0, r0, #41	; 0x29
    1fb4:	ldmdavs	r9, {r0, r1, r9, ip, pc}^
    1fb8:	ldc2	0, cr15, [r6], #16
    1fbc:	ldrb	r4, [r5, -r6, lsl #12]
    1fc0:	vnmlsne.f64	d25, d15, d3
    1fc4:			; <UNDEFINED> instruction: 0xf000454f
    1fc8:			; <UNDEFINED> instruction: 0x96038233
    1fcc:	strb	r2, [sp, -r1, lsl #12]
    1fd0:	movwls	r2, #13056	; 0x3300
    1fd4:			; <UNDEFINED> instruction: 0xf003461e
    1fd8:	strb	pc, [r7, -r7, ror #24]	; <UNPREDICTABLE>
    1fdc:	bllt	fe2e8bf0 <opt_e@@Base+0xfe237598>
    1fe0:			; <UNDEFINED> instruction: 0xf003b356
    1fe4:	strb	pc, [r1, -r1, ror #24]!	; <UNPREDICTABLE>
    1fe8:			; <UNDEFINED> instruction: 0xf8df9f02
    1fec:	ldmpl	fp!, {r5, r7, r9, sl, ip, sp}^
    1ff0:			; <UNDEFINED> instruction: 0xf7ff6818
    1ff4:	blls	23ce64 <opt_e@@Base+0x18b80c>
    1ff8:	bllt	12dc06c <opt_e@@Base+0x122aa14>
    1ffc:			; <UNDEFINED> instruction: 0x3634f8df
    2000:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    2004:			; <UNDEFINED> instruction: 0xf8d89b05
    2008:	ldmdavs	fp, {}	; <UNPREDICTABLE>
    200c:	blcs	6eea0 <ntfs_context@@Base+0x4ec9c>
    2010:			; <UNDEFINED> instruction: 0xf8dfd93b
    2014:	ldrbtmi	r2, [sl], #-1660	; 0xfffff984
    2018:	mrscs	r9, R9_usr
    201c:			; <UNDEFINED> instruction: 0x2674f8df
    2020:			; <UNDEFINED> instruction: 0xf7ff447a
    2024:	strb	lr, [r8, -r6, ror #25]
    2028:			; <UNDEFINED> instruction: 0x366cf8df
    202c:			; <UNDEFINED> instruction: 0xe737447b
    2030:			; <UNDEFINED> instruction: 0x3668f8df
    2034:			; <UNDEFINED> instruction: 0xe722447b
    2038:			; <UNDEFINED> instruction: 0x0664f8df
    203c:			; <UNDEFINED> instruction: 0xf7ff4478
    2040:			; <UNDEFINED> instruction: 0xe733ec34
    2044:			; <UNDEFINED> instruction: 0x065cf8df
    2048:			; <UNDEFINED> instruction: 0xf7ff4478
    204c:	str	lr, [sp, -lr, lsr #24]!
    2050:	strbcs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2054:	stmdbls	r2, {r0, r8, r9, fp, sp}
    2058:	andhi	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    205c:	ldrdeq	pc, [r0], -r8
    2060:			; <UNDEFINED> instruction: 0xf8dfd962
    2064:	ldrbtmi	r2, [sl], #-1604	; 0xfffff9bc
    2068:	mrscs	r9, R9_usr
    206c:			; <UNDEFINED> instruction: 0x263cf8df
    2070:			; <UNDEFINED> instruction: 0xf7ff447a
    2074:			; <UNDEFINED> instruction: 0xe7c5ecbe
    2078:			; <UNDEFINED> instruction: 0xf8df4603
    207c:	andscs	r0, r5, #52, 12	; 0x3400000
    2080:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2084:	bl	ff7c0088 <opt_e@@Base+0xff70ea30>
    2088:			; <UNDEFINED> instruction: 0xf8dfe717
    208c:	ldrbtmi	r2, [sl], #-1576	; 0xfffff9d8
    2090:			; <UNDEFINED> instruction: 0xf8dfe7c2
    2094:	strcs	r1, [r0], -r4, lsr #12
    2098:	eoreq	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    209c:			; <UNDEFINED> instruction: 0xf0044479
    20a0:	andls	pc, r3, r3, asr #24
    20a4:	bls	bbc34 <opt_e@@Base+0xa5dc>
    20a8:			; <UNDEFINED> instruction: 0xf8df463e
    20ac:	smladls	r3, r0, r6, r3
    20b0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    20b4:	ldc2l	0, cr15, [ip, #12]!
    20b8:	andcs	lr, r0, #216, 12	; 0xd800000
    20bc:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    20c0:	bls	a68d4 <ntfs_context@@Base+0x866d0>
    20c4:	eoreq	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    20c8:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    20cc:	cdp2	0, 5, cr15, cr4, cr7, {0}
    20d0:	strb	r4, [fp], r6, lsl #12
    20d4:	orreq	lr, r9, #8, 22	; 0x2000
    20d8:	eorcs	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    20dc:	movwls	lr, #6611	; 0x19d3
    20e0:			; <UNDEFINED> instruction: 0xf899920e
    20e4:	movwls	fp, #16384	; 0x4000
    20e8:	svceq	0x0064f1bb
    20ec:	strhi	pc, [lr], r0
    20f0:	ldmdaeq	r0!, {r0, r1, r3, r5, r7, r8, ip, sp, lr, pc}
    20f4:			; <UNDEFINED> instruction: 0xf1b82300
    20f8:	movwls	r0, #16135	; 0x3f07
    20fc:			; <UNDEFINED> instruction: 0xf04fbf94
    2100:			; <UNDEFINED> instruction: 0xf04f0800
    2104:	andcs	r0, r0, #65536	; 0x10000
    2108:	ldrmi	r4, [r1], -fp, asr #12
    210c:	bleq	80160 <ntfs_context@@Base+0x5ff5c>
    2110:	stmdacs	ip!, {r3, r6, r7, r8, ip, sp, pc}
    2114:	ldmdavc	r8, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2118:	andle	r2, r9, r4, ror #16
    211c:			; <UNDEFINED> instruction: 0xf108286d
    2120:	svclt	0x00080801
    2124:	ldrb	r2, [r1, r1, lsl #4]!
    2128:	ldrcs	pc, [r4, #2271]	; 0x8df
    212c:			; <UNDEFINED> instruction: 0xe79b447a
    2130:	svcls	0x00037858
    2134:	strls	r3, [r3, -r1, lsl #14]
    2138:	rscle	r2, r7, r0, lsl #16
    213c:	stmdacs	sp!, {r3, r4, r7, fp, ip, sp, lr}^
    2140:	tstcs	r1, r8, lsl #30
    2144:			; <UNDEFINED> instruction: 0xf082e7e2
    2148:			; <UNDEFINED> instruction: 0xf0020201
    214c:	tstls	r0, #67108864	; 0x4000000
    2150:	svceq	0x0000f1b8
    2154:	tstlt	fp, r2
    2158:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    215c:	smlabbeq	r1, r1, r0, pc	; <UNPREDICTABLE>
    2160:	movweq	pc, #4097	; 0x1001	; <UNPREDICTABLE>
    2164:			; <UNDEFINED> instruction: 0x461a9311
    2168:	tstlt	r3, r3, lsl #22
    216c:	movwcc	fp, #4362	; 0x110a
    2170:	blls	e6d84 <opt_e@@Base+0x3572c>
    2174:	andeq	lr, r3, r8, lsl #22
    2178:	sbceq	r3, r0, r3
    217c:	bl	fe840180 <opt_e@@Base+0xfe78eb28>
    2180:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2184:	teqhi	sp, r1	; <UNPREDICTABLE>
    2188:	tstcs	r0, r3, lsl #22
    218c:	andeq	pc, r1, #1073741826	; 0x40000002
    2190:	andhi	pc, r4, r0, asr #17
    2194:	andhi	pc, ip, r0, asr #17
    2198:	addvs	r4, r3, lr, lsl #13
    219c:	ldrbmi	r4, [r8], -r9, lsl #13
    21a0:	ldrls	r9, [r3], #-1298	; 0xfffffaee
    21a4:	strmi	r4, [sp], -fp, lsl #13
    21a8:	andls	r4, sl, #12, 12	; 0xc00000
    21ac:	tstls	r7, r6, lsl #2
    21b0:	stmdacs	r4!, {r0, r2, r3, r8, ip, pc}^
    21b4:	strthi	pc, [r5], -r0
    21b8:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    21bc:	vqdmulh.s<illegal width 8>	d2, d0, d7
    21c0:	ldrmi	r8, [r9], -sp, lsr #14
    21c4:	stmdals	sl, {r0, r3, r8, r9, sp}
    21c8:	stfeqd	f7, [fp], {163}	; 0xa3
    21cc:	svceq	0x0001f1bc
    21d0:	blcs	80218 <ntfs_context@@Base+0x60014>
    21d4:	andls	r9, pc, #10
    21d8:	adchi	pc, r0, r0, asr #4
    21dc:	ldfccp	f7, [pc], #12	; 21f0 <__snprintf_chk@plt+0x69c>
    21e0:	svceq	0x0009f1bc
    21e4:	teqhi	pc, r1, lsl #4	; <UNPREDICTABLE>
    21e8:			; <UNDEFINED> instruction: 0xf00ce8df
    21ec:	cfldr32cs	mvfx4, [r5, #-404]!	; 0xfffffe6c
    21f0:	svceq	0x001e263a
    21f4:			; <UNDEFINED> instruction: 0xf1a24a05
    21f8:	stmdacs	r7, {r4, r5}
    21fc:	ldrhi	pc, [r2, -r0, lsl #4]
    2200:	biceq	lr, r1, r0, lsl #22
    2204:			; <UNDEFINED> instruction: 0xf04fe7df
    2208:	bcs	1c85a10 <opt_e@@Base+0x1bd43b8>
    220c:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    2210:	strthi	pc, [r2], #576	; 0x240
    2214:			; <UNDEFINED> instruction: 0xf0012a77
    2218:	bcs	1e225c4 <opt_e@@Base+0x1d70f6c>
    221c:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    2220:	cdpeq	0, 0, cr15, cr1, cr14, {2}
    2224:			; <UNDEFINED> instruction: 0xe7ce4633
    2228:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    222c:	stmiale	sl!, {r0, r1, r2, r8, r9, fp, sp}^
    2230:	mcr2	10, 4, pc, cr3, cr15, {0}	; <UNPREDICTABLE>
    2234:	strb	r2, [r6, sl, lsl #6]
    2238:	svclt	0x000a2a3a
    223c:	movwcs	r2, #49927	; 0xc307
    2240:	blcc	ffffe384 <opt_e@@Base+0xfff4cd2c>
    2244:			; <UNDEFINED> instruction: 0xf1a2e7bf
    2248:	blcs	242f10 <opt_e@@Base+0x1918b8>
    224c:	ldrbthi	pc, [r0], r0, lsl #4	; <UNPREDICTABLE>
    2250:	movwcs	r4, #22171	; 0x569b
    2254:	bcs	ebc138 <opt_e@@Base+0xe0aae0>
    2258:	ldrbhi	pc, [r5, -r0]	; <UNPREDICTABLE>
    225c:	ldr	r2, [r2, ip, lsl #6]!
    2260:	eorseq	pc, r0, r2, lsr #3
    2264:	vadd.i8	d2, d0, d9
    2268:			; <UNDEFINED> instruction: 0x200a85be
    226c:	blcs	300e74 <opt_e@@Base+0x24f81c>
    2270:	bleq	c3e924 <opt_e@@Base+0xb8d2cc>
    2274:	bcs	ebc118 <opt_e@@Base+0xe0aac0>
    2278:	movwcs	fp, #7948	; 0x1f0c
    227c:	str	r2, [r2, ip, lsl #6]!
    2280:	bcs	b2e6b0 <opt_e@@Base+0xa7d058>
    2284:	blls	376a34 <opt_e@@Base+0x2c53dc>
    2288:			; <UNDEFINED> instruction: 0xf0002b00
    228c:	blls	1e395c <opt_e@@Base+0x132304>
    2290:	andeq	lr, r4, r8, lsl #22
    2294:	b	138f2a0 <opt_e@@Base+0x12ddc48>
    2298:	movwls	r0, #29443	; 0x7303
    229c:	sbceq	lr, r0, r7, lsl #22
    22a0:			; <UNDEFINED> instruction: 0xf8a02a00
    22a4:	svclt	0x000c9018
    22a8:	movwcs	r2, #779	; 0x30b
    22ac:	ands	pc, sl, r0, lsr #17
    22b0:	andslt	pc, ip, r0, asr #17
    22b4:	stmdals	pc, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    22b8:	movwcs	r3, #14439	; 0x3867
    22bc:	stmiale	sp, {r1, r2, r3, fp, sp}^
    22c0:			; <UNDEFINED> instruction: 0xf852a202
    22c4:	strmi	r0, [r2], #-32	; 0xffffffe0
    22c8:	svclt	0x00004710
    22cc:	muleq	r0, r1, r1
    22d0:			; <UNDEFINED> instruction: 0xffffff91
    22d4:			; <UNDEFINED> instruction: 0xffffff91
    22d8:			; <UNDEFINED> instruction: 0xffffff91
    22dc:			; <UNDEFINED> instruction: 0xffffff91
    22e0:			; <UNDEFINED> instruction: 0xffffff91
    22e4:	andeq	r1, r0, r7, lsl #3
    22e8:			; <UNDEFINED> instruction: 0xffffff91
    22ec:	andeq	r1, r0, sp, ror r1
    22f0:			; <UNDEFINED> instruction: 0xffffff91
    22f4:			; <UNDEFINED> instruction: 0xffffff91
    22f8:			; <UNDEFINED> instruction: 0xffffff91
    22fc:			; <UNDEFINED> instruction: 0xffffff91
    2300:			; <UNDEFINED> instruction: 0xffffff91
    2304:	andeq	r1, r0, r5, ror r1
    2308:	orreq	lr, r9, #8, 22	; 0x2000
    230c:	eoreq	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    2310:	ldmdavs	r9, {r9, sl, sp}^
    2314:	blx	fe73e32e <opt_e@@Base+0xfe68ccd6>
    2318:	str	r9, [r7, #3]!
    231c:	strtmi	r4, [r8], -r3, lsr #13
    2320:	ldmib	sp, {r1, r3, r8, sl, ip, pc}^
    2324:			; <UNDEFINED> instruction: 0xf1b85412
    2328:	andle	r0, lr, r0, lsl #30
    232c:	cmnlt	r2, r0, lsl sl
    2330:	bl	1e9b50 <opt_e@@Base+0x1384f8>
    2334:			; <UNDEFINED> instruction: 0xf04f02c0
    2338:	andcc	r0, r1, r0, lsl ip
    233c:	andsgt	pc, r8, r2, lsr #17
    2340:			; <UNDEFINED> instruction: 0xf04f900a
    2344:	cmphi	r6, #255	; 0xff
    2348:	bls	daa90 <opt_e@@Base+0x29438>
    234c:	bls	46e95c <opt_e@@Base+0x3bd304>
    2350:			; <UNDEFINED> instruction: 0x4658b172
    2354:	bl	20e360 <opt_e@@Base+0x15cd08>
    2358:	ldrcs	r0, [r0], -fp, lsl #4
    235c:	stmdals	r7, {r0, r1, r7, r9, sl, lr}
    2360:	sbceq	lr, r2, #7168	; 0x1c00
    2364:	ldclcc	0, cr15, [pc], #316	; 24a8 <__snprintf_chk@plt+0x954>
    2368:	tsthi	r6, #80, 6	; 0x40000001
    236c:	andsgt	pc, ip, r2, asr #17
    2370:	stceq	0, cr15, [r0], {79}	; 0x4f
    2374:			; <UNDEFINED> instruction: 0x46e6463a
    2378:	stmibvc	r7, {r6, r9, sl, ip, sp, lr, pc}^
    237c:	strdle	r4, [lr], -r0	; <UNPREDICTABLE>
    2380:	vmovne.s8	r8, d0[4]
    2384:			; <UNDEFINED> instruction: 0x0c0cea46
    2388:	ldmdale	r3, {r0, r1, r2, r3, r4, fp, sp}
    238c:			; <UNDEFINED> instruction: 0xf000e8df
    2390:	andscs	r1, r2, r6, lsl r2
    2394:	andsne	r1, r2, #536870913	; 0x20000001
    2398:	andsne	r1, r2, #536870913	; 0x20000001
    239c:	bne	486bec <opt_e@@Base+0x3d5594>
    23a0:	andsne	r1, r2, #536870913	; 0x20000001
    23a4:	andsne	r1, r2, #536870913	; 0x20000001
    23a8:	andsne	r1, r2, #536870913	; 0x20000001
    23ac:	andsne	r1, r2, r2, lsl r2
    23b0:	movwmi	r8, #6992	; 0x1b50
    23b4:	mvfeqs	f7, #0.5
    23b8:	ldrb	r3, [pc, r8, lsl #4]
    23bc:	b	1065104 <opt_e@@Base+0xfb3aac>
    23c0:	ldrb	r1, [r7, r0, lsl #3]!
    23c4:	b	6510c <ntfs_context@@Base+0x44f08>
    23c8:	b	10427f4 <opt_e@@Base+0xf9119c>
    23cc:	ldrb	r0, [r1, r0, asr #3]!
    23d0:	svceq	0x0010f01c
    23d4:	blhi	1436b94 <opt_e@@Base+0x138553c>
    23d8:	biceq	lr, r0, r1, asr #20
    23dc:	blcs	33c38c <opt_e@@Base+0x28ad34>
    23e0:	andeq	pc, r2, #79	; 0x4f
    23e4:			; <UNDEFINED> instruction: 0x46386039
    23e8:	andsgt	pc, r0, r7, lsr #17
    23ec:			; <UNDEFINED> instruction: 0xf040617a
    23f0:			; <UNDEFINED> instruction: 0xf00283bc
    23f4:	blmi	fe400760 <opt_e@@Base+0xfe34f108>
    23f8:	bhi	ea8808 <opt_e@@Base+0xdf71b0>
    23fc:	andhi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    2400:			; <UNDEFINED> instruction: 0xf01243d2
    2404:			; <UNDEFINED> instruction: 0xf8d80f25
    2408:			; <UNDEFINED> instruction: 0xf0003000
    240c:	stmiami	sp!, {r0, r1, r5, r6, r7, sl, pc}
    2410:	tstcs	r1, r9, lsr #4
    2414:			; <UNDEFINED> instruction: 0xf7ff4478
    2418:			; <UNDEFINED> instruction: 0x4638ea16
    241c:	strcs	r2, [r1], -r0, lsl #6
    2420:			; <UNDEFINED> instruction: 0xf7ff9303
    2424:	str	lr, [r1, #-2454]!	; 0xfffff66a
    2428:	cdpeq	0, 0, cr15, cr4, cr14, {2}
    242c:			; <UNDEFINED> instruction: 0xe6ca4633
    2430:	eorvc	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    2434:			; <UNDEFINED> instruction: 0xf7ff970d
    2438:			; <UNDEFINED> instruction: 0x4681e97e
    243c:			; <UNDEFINED> instruction: 0xf0402800
    2440:	tstcs	r1, r7, lsr #12
    2444:			; <UNDEFINED> instruction: 0xf0034638
    2448:	strmi	pc, [r6], -r7, ror #22
    244c:			; <UNDEFINED> instruction: 0xf0002800
    2450:	blmi	fe763b78 <opt_e@@Base+0xfe6b2520>
    2454:	strbmi	r4, [fp], r8, asr #12
    2458:	movwls	r4, #58491	; 0xe47b
    245c:	blx	fee3e476 <opt_e@@Base+0xfed8ce1e>
    2460:	ldrbtmi	r4, [fp], #-2970	; 0xfffff466
    2464:	strmi	r9, [r6], -pc, lsl #6
    2468:			; <UNDEFINED> instruction: 0xf0042001
    246c:	blmi	fe641338 <opt_e@@Base+0xfe58fce0>
    2470:	stmdbls	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2474:	tstls	r0, #2063597568	; 0x7b000000
    2478:	movweq	lr, #2646	; 0xa56
    247c:	ldrbtmi	r4, [r8], #-2197	; 0xfffff76b
    2480:	movwcs	fp, #7956	; 0x1f14
    2484:	movwls	r2, #13056	; 0x3300
    2488:	b	3c048c <opt_e@@Base+0x30ee34>
    248c:	stmib	sp, {r0, r2, r8, r9, sl, fp, ip, pc}^
    2490:	blls	3974dc <opt_e@@Base+0x2e5e84>
    2494:	ldmdavs	r8, {r0, r3, r4, r6, r9, sl, lr}
    2498:	b	10c049c <opt_e@@Base+0x100ee44>
    249c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    24a0:	msrhi	CPSR_f, r0
    24a4:	mcrrvc	12, 8, r7, r3, cr6
    24a8:	ldrteq	r7, [r6], #-3266	; 0xfffff33e
    24ac:	strcs	lr, [r3], -r6, lsl #22
    24b0:	bl	1a14c4 <opt_e@@Base+0xefe6c>
    24b4:	ldrmi	r6, [lr], #-1538	; 0xfffff9fe
    24b8:			; <UNDEFINED> instruction: 0xf08045b1
    24bc:	movwcs	r8, #5594	; 0x15da
    24c0:	mulne	r1, fp, r8
    24c4:	mulcs	r0, fp, r8
    24c8:	andcs	lr, r1, #2048	; 0x800
    24cc:	andle	r2, r7, r4, lsl sl
    24d0:	andcs	r9, r1, r0, lsl r9
    24d4:	b	fe1c04d8 <opt_e@@Base+0xfe10ee80>
    24d8:	movwcs	r6, #2106	; 0x83a
    24dc:	eorsvs	r3, sl, r1, lsl #4
    24e0:	mulne	r3, fp, r8
    24e4:	mulcs	r2, fp, r8
    24e8:	andcs	lr, r1, #2048	; 0x800
    24ec:	andle	r2, r8, r4, lsl sl
    24f0:	andcs	r4, r1, r9, ror r9
    24f4:			; <UNDEFINED> instruction: 0xf7ff4479
    24f8:	ldmdavs	sl!, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
    24fc:	andcc	r2, r1, #0, 6
    2500:			; <UNDEFINED> instruction: 0xf89b603a
    2504:			; <UNDEFINED> instruction: 0xf89b2006
    2508:			; <UNDEFINED> instruction: 0xf89b1005
    250c:	ldreq	r0, [r2], #-7
    2510:	andcs	lr, r1, #2048	; 0x800
    2514:	mulne	r4, fp, r8
    2518:	andvs	lr, r0, #2048	; 0x800
    251c:	andle	r1, r8, r2, asr r8
    2520:	andcs	r4, r1, lr, ror #18
    2524:			; <UNDEFINED> instruction: 0xf7ff4479
    2528:	ldmdavs	sl!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    252c:	andcc	r2, r1, #0, 6
    2530:			; <UNDEFINED> instruction: 0xf89b603a
    2534:			; <UNDEFINED> instruction: 0xf89b800c
    2538:			; <UNDEFINED> instruction: 0xf89b1009
    253c:			; <UNDEFINED> instruction: 0xf0182008
    2540:	bl	8454c <ntfs_context@@Base+0x64348>
    2544:			; <UNDEFINED> instruction: 0xf0402201
    2548:	bcs	a23b64 <opt_e@@Base+0x97250c>
    254c:	stmdbmi	r4!, {r3, ip, lr, pc}^
    2550:	ldrbtmi	r2, [r9], #-1
    2554:	b	11c0558 <opt_e@@Base+0x110ef00>
    2558:			; <UNDEFINED> instruction: 0x4643683a
    255c:	eorsvs	r3, sl, r1, lsl #4
    2560:	mulne	fp, fp, r8
    2564:	mulcs	sl, fp, r8
    2568:	andcs	lr, r1, #2048	; 0x800
    256c:	andle	r2, r8, r4, lsl #20
    2570:	andcs	r4, r1, ip, asr r9
    2574:			; <UNDEFINED> instruction: 0xf7ff4479
    2578:	ldmdavs	sl!, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    257c:	andcc	r2, r1, #0, 6
    2580:			; <UNDEFINED> instruction: 0xf89b603a
    2584:			; <UNDEFINED> instruction: 0xf89b100d
    2588:	bl	8a5c0 <ntfs_context@@Base+0x6a3bc>
    258c:			; <UNDEFINED> instruction: 0xf0222201
    2590:	cmplt	r1, r3, lsl #2
    2594:	andcs	r4, r1, r4, asr r9
    2598:			; <UNDEFINED> instruction: 0xf7ff4479
    259c:	ldmdavs	sl!, {r2, r5, r9, fp, sp, lr, pc}
    25a0:	andcc	r2, r1, #0, 6
    25a4:			; <UNDEFINED> instruction: 0xf89b603a
    25a8:			; <UNDEFINED> instruction: 0xf89b200f
    25ac:	bl	6225ec <opt_e@@Base+0x570f94>
    25b0:			; <UNDEFINED> instruction: 0xf0002802
    25b4:	stmdbmi	sp, {r2, r6, sl, pc}^
    25b8:	andcs	r4, r1, r2, asr #12
    25bc:			; <UNDEFINED> instruction: 0xf7ff4479
    25c0:			; <UNDEFINED> instruction: 0xf89bea12
    25c4:			; <UNDEFINED> instruction: 0xf89b201a
    25c8:			; <UNDEFINED> instruction: 0xf89b3019
    25cc:	ldreq	r0, [r2], #-27	; 0xffffffe5
    25d0:	mulsne	r8, fp, r8
    25d4:	andcs	lr, r3, #2048	; 0x800
    25d8:	bl	9c6cc <ntfs_context@@Base+0x7c4c8>
    25dc:	strmi	r6, [sl], #-512	; 0xfffffe00
    25e0:	addsmi	r3, r6, #67108864	; 0x4000000
    25e4:	andle	r6, r8, fp, lsr r0
    25e8:	ldrtmi	r4, [r3], -r1, asr #18
    25ec:	ldrbtmi	r2, [r9], #-1
    25f0:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25f4:	movwcc	r6, #6203	; 0x183b
    25f8:	blls	19a6ec <opt_e@@Base+0xe9094>
    25fc:	movwls	r3, #25345	; 0x6301
    2600:	svclt	0x0000e747
    2604:	andeq	lr, r1, lr, ror r2
    2608:	andeq	ip, r0, r6, lsl #3
    260c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2610:	andeq	r0, r0, r0, lsr #3
    2614:	andeq	r0, r0, r0, lsl #4
    2618:	strdeq	r0, [r0], -ip
    261c:	andeq	r0, r0, r8, asr #3
    2620:			; <UNDEFINED> instruction: 0x000001bc
    2624:	ldrdeq	r0, [r0], -r4
    2628:	andeq	lr, r1, r2, rrx
    262c:	andeq	ip, r0, lr, lsr #3
    2630:	andeq	ip, r0, ip, lsl #3
    2634:	andeq	r0, r0, ip, asr #3
    2638:			; <UNDEFINED> instruction: 0x000001b8
    263c:	strdeq	fp, [r0], -r8
    2640:	strdeq	r0, [r0], -r8
    2644:	strdeq	r0, [r0], -r4
    2648:	andeq	r0, r0, r4, asr #3
    264c:	andeq	fp, r0, r0, ror pc
    2650:	andeq	r9, r0, sl, ror #21
    2654:	ldrdeq	ip, [r0], -sl
    2658:	andeq	ip, r0, r4, ror #9
    265c:	strdeq	ip, [r0], -r2
    2660:	andeq	ip, r0, r8, lsr #10
    2664:	muleq	r0, r8, r1
    2668:	andeq	r0, r0, r8, ror #3
    266c:	andeq	r0, r0, r8, lsr #3
    2670:	andeq	ip, r0, r0, lsr r5
    2674:	andeq	fp, r0, ip, asr #28
    2678:	andeq	ip, r0, ip, lsl r5
    267c:	andeq	fp, r0, r6, asr #28
    2680:	andeq	ip, r0, lr, lsl #10
    2684:	andeq	ip, r0, r6, asr r3
    2688:	andeq	ip, r0, lr, lsl #6
    268c:	andeq	r0, r0, r4, ror #3
    2690:	andeq	fp, r0, lr, asr #25
    2694:	muleq	r0, r4, r3
    2698:	andeq	fp, r0, r4, asr #25
    269c:	andeq	fp, r0, r4, lsr #25
    26a0:	muleq	r0, r8, r3
    26a4:	andeq	ip, r0, ip, ror r3
    26a8:	andeq	fp, r0, r2, ror #24
    26ac:	andeq	ip, r0, r0, lsr r3
    26b0:	andeq	ip, r0, sl, ror #6
    26b4:	andeq	fp, r0, r2, ror #24
    26b8:	andeq	r9, r0, ip, asr r8
    26bc:	ldrdeq	r0, [r0], -ip
    26c0:	andeq	fp, r0, ip, lsr #23
    26c4:	andeq	fp, r0, ip, lsl #29
    26c8:	andeq	sp, r1, r8, lsr #27
    26cc:	andeq	sl, r0, r2, lsl #24
    26d0:	andeq	fp, r0, r4, lsr #18
    26d4:	andeq	fp, r0, sl, lsl #18
    26d8:	andeq	fp, r0, r4, asr #17
    26dc:			; <UNDEFINED> instruction: 0x0000b8b0
    26e0:	andeq	fp, r0, r2, asr #17
    26e4:	andeq	fp, r0, r4, asr #17
    26e8:	andeq	fp, r0, r8, asr #17
    26ec:	andeq	fp, r0, r4, asr #17
    26f0:	andeq	fp, r0, lr, lsr #17
    26f4:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    26f8:	ldrpl	lr, [r1], #-2525	; 0xfffff623
    26fc:	andls	r6, lr, r3, lsl #16
    2700:	tstle	r3, pc, asr fp
    2704:	svceq	0x0000f1b9
    2708:	ldrbthi	pc, [r5], -r0	; <UNPREDICTABLE>
    270c:	movwcs	lr, #27101	; 0x69dd
    2710:	andsle	r4, r3, r3, lsl r3
    2714:	ldclne	8, cr15, [r4, #-892]	; 0xfffffc84
    2718:	bls	1ca724 <opt_e@@Base+0x1190cc>
    271c:			; <UNDEFINED> instruction: 0xf7ff4479
    2720:	vmlsls.f16	s28, s12, s5	; <UNPREDICTABLE>
    2724:	stclne	8, cr15, [r8, #-892]	; 0xfffffc84
    2728:	ldrtmi	r2, [r2], -r1
    272c:			; <UNDEFINED> instruction: 0xf7ff4479
    2730:	blls	fcca0 <opt_e@@Base+0x4b648>
    2734:	svclt	0x00182e00
    2738:	movwls	r2, #13057	; 0x3301
    273c:	ldceq	8, cr15, [r4, #-892]!	; 0xfffffc84
    2740:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2744:			; <UNDEFINED> instruction: 0xf7ff4478
    2748:			; <UNDEFINED> instruction: 0xf8dfe8b0
    274c:	stmib	sp, {r2, r3, r5, r8, sl, fp, ip, sp}^
    2750:	ldrbtmi	r5, [fp], #-1042	; 0xfffffbee
    2754:			; <UNDEFINED> instruction: 0xf8df930f
    2758:	stcls	13, cr3, [r5, #-144]	; 0xffffff70
    275c:	tstls	r0, #2063597568	; 0x7b000000
    2760:	ldccc	8, cr15, [ip, #-892]	; 0xfffffc84
    2764:	eorls	pc, r8, sp, asr #17
    2768:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    276c:	tstls	r1, #98304	; 0x18000
    2770:	ldrbmi	r9, [r9], -pc, lsl #22
    2774:			; <UNDEFINED> instruction: 0xf7ff6818
    2778:	strmi	lr, [r3], r4, lsl #18
    277c:			; <UNDEFINED> instruction: 0xf0002800
    2780:			; <UNDEFINED> instruction: 0xf890811b
    2784:	mcrrvc	0, 1, r8, r2, cr2
    2788:	b	13e1a9c <opt_e@@Base+0x1330444>
    278c:	stcvc	8, cr4, [r7, #32]
    2790:	stmdacs	r2, {r3, r8, r9, fp, sp, lr, pc}
    2794:	stclvc	12, cr7, [r2, #-4]
    2798:	stmdavs	r3, {r3, r8, r9, fp, sp, lr, pc}
    279c:	strmi	r7, [r8], #3523	; 0xdc3
    27a0:	strbmi	r0, [r1, #1087]	; 0x43f
    27a4:	strcs	lr, [r2, -r7, lsl #22]
    27a8:	bl	1e1bb8 <opt_e@@Base+0x130560>
    27ac:	svclt	0x000c6703
    27b0:	strcs	r2, [r0], #-1025	; 0xfffffbff
    27b4:	stmdale	r6, {r0, r1, r2, r4, sl, lr}
    27b8:	adcsmi	r9, fp, #10240	; 0x2800
    27bc:	strbthi	pc, [r5], #-192	; 0xffffff40	; <UNPREDICTABLE>
    27c0:			; <UNDEFINED> instruction: 0xf0002c00
    27c4:	blls	2a3954 <opt_e@@Base+0x1f22fc>
    27c8:			; <UNDEFINED> instruction: 0xf8cd4642
    27cc:	andcs	r9, r1, r0
    27d0:			; <UNDEFINED> instruction: 0x26009910
    27d4:	ldrtmi	r9, [fp], -r1, lsl #6
    27d8:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27dc:	movwcc	r6, #6187	; 0x182b
    27e0:	blls	31a894 <opt_e@@Base+0x26923c>
    27e4:	blcs	5c858 <ntfs_context@@Base+0x3c654>
    27e8:	stccs	13, cr13, [r0], {2}
    27ec:	ldrbhi	pc, [ip, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    27f0:	mulcc	r1, fp, r8
    27f4:	mulcs	r0, fp, r8
    27f8:	andcs	lr, r3, #2048	; 0x800
    27fc:	andle	r2, r9, r8, lsl sl
    2800:	stcne	8, cr15, [r0], {223}	; 0xdf
    2804:	strcs	r2, [r0], -r1
    2808:			; <UNDEFINED> instruction: 0xf7ff4479
    280c:	stmdavs	fp!, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    2810:	eorvs	r3, fp, r1, lsl #6
    2814:	mulcc	r3, fp, r8
    2818:	mulcs	r2, fp, r8
    281c:	andcs	lr, r3, #2048	; 0x800
    2820:	andle	r2, r9, r4, lsl sl
    2824:	stclne	8, cr15, [r0], #-892	; 0xfffffc84
    2828:	strcs	r2, [r0], -r1
    282c:			; <UNDEFINED> instruction: 0xf7ff4479
    2830:	stmdavs	fp!, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
    2834:	eorvs	r3, fp, r1, lsl #6
    2838:	mulcc	r5, fp, r8
    283c:	mulcs	r6, fp, r8
    2840:	mulne	r7, fp, r8
    2844:	bl	c30b8 <opt_e@@Base+0x11a60>
    2848:			; <UNDEFINED> instruction: 0xf89b4302
    284c:	bl	ca864 <opt_e@@Base+0x1920c>
    2850:	ldmne	sl, {r0, r8, r9, sp, lr}
    2854:			; <UNDEFINED> instruction: 0xf8dfd009
    2858:	andcs	r1, r1, r4, lsr ip
    285c:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    2860:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2864:	movwcc	r6, #6187	; 0x182b
    2868:			; <UNDEFINED> instruction: 0xf89b602b
    286c:			; <UNDEFINED> instruction: 0xf89b300c
    2870:			; <UNDEFINED> instruction: 0xf89b1009
    2874:			; <UNDEFINED> instruction: 0xf0132008
    2878:	bl	83484 <ntfs_context@@Base+0x63280>
    287c:			; <UNDEFINED> instruction: 0xf0402201
    2880:	bcs	c23284 <opt_e@@Base+0xb71c2c>
    2884:			; <UNDEFINED> instruction: 0xf8dfd009
    2888:	andcs	r1, r1, r8, lsl #24
    288c:	ldrbtmi	r4, [r9], #-1566	; 0xfffff9e2
    2890:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2894:	movwcc	r6, #6187	; 0x182b
    2898:			; <UNDEFINED> instruction: 0xf89b602b
    289c:			; <UNDEFINED> instruction: 0xf89b300b
    28a0:	bl	8a8d0 <ntfs_context@@Base+0x6a6cc>
    28a4:	bcs	20b0b8 <opt_e@@Base+0x159a60>
    28a8:			; <UNDEFINED> instruction: 0xf8dfd009
    28ac:	andcs	r1, r1, r8, ror #23
    28b0:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    28b4:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28b8:	movwcc	r6, #6187	; 0x182b
    28bc:			; <UNDEFINED> instruction: 0xf89b602b
    28c0:			; <UNDEFINED> instruction: 0xf89b300d
    28c4:	bl	8a8fc <ntfs_context@@Base+0x6a6f8>
    28c8:			; <UNDEFINED> instruction: 0xf0222203
    28cc:	cmplt	fp, r3, lsl #6
    28d0:	blne	ff140c54 <opt_e@@Base+0xff08f5fc>
    28d4:	strcs	r2, [r0], -r1
    28d8:			; <UNDEFINED> instruction: 0xf7ff4479
    28dc:	stmdavs	fp!, {r2, r7, fp, sp, lr, pc}
    28e0:	eorvs	r3, fp, r1, lsl #6
    28e4:	mulcs	pc, fp, r8	; <UNPREDICTABLE>
    28e8:	mulcc	lr, fp, r8
    28ec:	andcs	lr, r2, #19456	; 0x4c00
    28f0:			; <UNDEFINED> instruction: 0xf8dfd009
    28f4:	andcs	r1, r1, r8, lsr #23
    28f8:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    28fc:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2900:	movwcc	r6, #6187	; 0x182b
    2904:			; <UNDEFINED> instruction: 0xf89b602b
    2908:			; <UNDEFINED> instruction: 0xf89b2019
    290c:			; <UNDEFINED> instruction: 0xf89b301a
    2910:	andseq	r1, r2, #27
    2914:	andmi	lr, r3, #2048	; 0x800
    2918:	mulscc	r8, fp, r8
    291c:	andvs	lr, r1, #2048	; 0x800
    2920:	ldrmi	r4, [r0, #1050]	; 0x41a
    2924:			; <UNDEFINED> instruction: 0xf8dfd00a
    2928:			; <UNDEFINED> instruction: 0x46431b78
    292c:	strcs	r2, [r0], -r1
    2930:			; <UNDEFINED> instruction: 0xf7ff4479
    2934:	stmdavs	fp!, {r3, r4, r6, fp, sp, lr, pc}
    2938:	eorvs	r3, fp, r1, lsl #6
    293c:	mulscs	sp, fp, r8
    2940:	ldmdaeq	pc, {r0, r1, r3, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2944:	mulscc	lr, fp, r8
    2948:	mulsne	pc, fp, r8	; <UNPREDICTABLE>
    294c:	bl	8319c <ntfs_context@@Base+0x62f98>
    2950:			; <UNDEFINED> instruction: 0xf89b4203
    2954:	bl	8e9cc <ntfs_context@@Base+0x6e7c8>
    2958:	ldrmi	r6, [sl], #-513	; 0xfffffdff
    295c:			; <UNDEFINED> instruction: 0xf0004297
    2960:			; <UNDEFINED> instruction: 0xf8df8145
    2964:	ldrtmi	r1, [fp], -r0, asr #22
    2968:	ldrbtmi	r2, [r9], #-1
    296c:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2970:	mlacs	lr, fp, r8, pc	; <UNPREDICTABLE>
    2974:	mlane	sp, fp, r8, pc	; <UNPREDICTABLE>
    2978:	mlaeq	pc, fp, r8, pc	; <UNPREDICTABLE>
    297c:	stmdavs	fp!, {r1, r4, sl}
    2980:	andcs	lr, r1, #2048	; 0x800
    2984:	mlane	ip, fp, r8, pc	; <UNPREDICTABLE>
    2988:	andvs	lr, r0, #2048	; 0x800
    298c:	ldmdane	r2, {r0, r8, r9, ip, sp}^
    2990:	andle	r6, sp, fp, lsr #32
    2994:			; <UNDEFINED> instruction: 0xf1b22600
    2998:			; <UNDEFINED> instruction: 0xf0001f49
    299c:			; <UNDEFINED> instruction: 0xf8df8137
    29a0:	andcs	r1, r1, r8, lsl #22
    29a4:			; <UNDEFINED> instruction: 0xf7ff4479
    29a8:	stmdavs	fp!, {r1, r2, r3, r4, fp, sp, lr, pc}
    29ac:	eorvs	r3, fp, r1, lsl #6
    29b0:	movwcc	r9, #6918	; 0x1b06
    29b4:	ldrb	r9, [fp], r6, lsl #6
    29b8:	ldmib	sp, {r1, r2, r3, r8, r9, fp, ip, pc}^
    29bc:	ldmdavs	fp, {r1, r4, sl, ip, lr}
    29c0:	tstle	r3, pc, asr fp
    29c4:	blcs	295f4 <ntfs_context@@Base+0x93f0>
    29c8:	strhi	pc, [r5, #-0]
    29cc:	movwcs	lr, #27101	; 0x69dd
    29d0:	andsle	r4, r3, r3, lsl r3
    29d4:	bne	ff540d58 <opt_e@@Base+0xff48f700>
    29d8:	bls	1ca9e4 <opt_e@@Base+0x11938c>
    29dc:			; <UNDEFINED> instruction: 0xf7ff4479
    29e0:	cdpls	8, 0, cr14, cr6, cr2, {0}
    29e4:	bne	ff240d68 <opt_e@@Base+0xff18f710>
    29e8:	ldrtmi	r2, [r2], -r1
    29ec:			; <UNDEFINED> instruction: 0xf7fe4479
    29f0:	blls	fe9e0 <opt_e@@Base+0x4d388>
    29f4:	svclt	0x00182e00
    29f8:	movwls	r2, #13057	; 0x3301
    29fc:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    2a00:			; <UNDEFINED> instruction: 0xf0402b00
    2a04:			; <UNDEFINED> instruction: 0xf8df83ee
    2a08:			; <UNDEFINED> instruction: 0xf04f3aac
    2a0c:	ldrbmi	r0, [pc], -r0, lsl #22
    2a10:	eorslt	pc, r0, sp, asr #17
    2a14:	movwls	r4, #17531	; 0x447b
    2a18:	bcc	fe740d9c <opt_e@@Base+0xfe68f744>
    2a1c:	ldrbtmi	r9, [fp], #-1290	; 0xfffffaf6
    2a20:			; <UNDEFINED> instruction: 0xf8df9306
    2a24:	strls	r3, [lr], #-2712	; 0xfffff568
    2a28:	movwls	r4, #29819	; 0x747b
    2a2c:	bcc	fe440db0 <opt_e@@Base+0xfe38f758>
    2a30:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    2a34:			; <UNDEFINED> instruction: 0x4699447b
    2a38:	blls	33aa58 <opt_e@@Base+0x289400>
    2a3c:	movwls	r3, #49921	; 0xc301
    2a40:	svcvs	0x0080f5b3
    2a44:	movthi	pc, #40960	; 0xa000	; <UNPREDICTABLE>
    2a48:	blcc	140bb8 <opt_e@@Base+0x8f560>
    2a4c:	rscsle	r2, r4, r0, lsl #22
    2a50:	strcs	r9, [r0, #-2828]	; 0xfffff4f4
    2a54:	eor	r0, r6, lr, lsl r2
    2a58:			; <UNDEFINED> instruction: 0xf10b2c0f
    2a5c:	eorle	r0, sl, r1, lsl #22
    2a60:	cmple	r4, r0, lsl #30
    2a64:	eorsle	r2, r8, r0, lsl #20
    2a68:	blcs	654dc <ntfs_context@@Base+0x452d8>
    2a6c:			; <UNDEFINED> instruction: 0xf8dfdd67
    2a70:	ldrbtmi	r2, [sl], #-2644	; 0xfffff5ac
    2a74:	bne	1440df8 <opt_e@@Base+0x138f7a0>
    2a78:	andls	r2, r0, #1
    2a7c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    2a80:	svc	0x00b0f7fe
    2a84:	ldrle	r0, [sp, #-2016]!	; 0xfffff820
    2a88:	strble	r0, [r3, #-1953]	; 0xfffff85f
    2a8c:	strble	r0, [r9, #-1890]	; 0xfffff89e
    2a90:	strble	r0, [pc, #-1827]	; 2375 <__snprintf_chk@plt+0x821>
    2a94:	strcc	r2, [r1, -sl]
    2a98:	svc	0x0092f7fe
    2a9c:			; <UNDEFINED> instruction: 0x36013518
    2aa0:	svcpl	0x00c0f5b5
    2aa4:			; <UNDEFINED> instruction: 0xf85ad0c9
    2aa8:			; <UNDEFINED> instruction: 0xf8d83c04
    2aac:	strtmi	r2, [fp], #-0
    2ab0:	stmdbeq	r4!, {r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr}
    2ab4:	bhi	fe6f71fc <opt_e@@Base+0xfe645ba4>
    2ab8:	svclt	0x00182b00
    2abc:	rscle	r2, sp, r0, lsl #20
    2ac0:	ldrdcs	lr, [r6, -sp]
    2ac4:			; <UNDEFINED> instruction: 0xf04f2b01
    2ac8:	svclt	0x00180001
    2acc:			; <UNDEFINED> instruction: 0x46324611
    2ad0:	stmdbls	r4, {r8, ip, pc}
    2ad4:	svc	0x0086f7fe
    2ad8:			; <UNDEFINED> instruction: 0xf8dfe7e0
    2adc:	ldrbtmi	r0, [r8], #-2544	; 0xfffff610
    2ae0:	mcr	7, 7, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2ae4:	stccc	8, cr15, [r4], {90}	; 0x5a
    2ae8:	ldrdcs	pc, [r0], -r8
    2aec:	bcs	13ba0 <_IO_stdin_used@@Base+0x86d8>
    2af0:			; <UNDEFINED> instruction: 0xf8dfd1ba
    2af4:			; <UNDEFINED> instruction: 0x463219dc
    2af8:	ldrbtmi	r2, [r9], #-1
    2afc:	svc	0x0072f7fe
    2b00:	strble	r0, [r1], #2016	; 0x7e0
    2b04:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2b08:	ldrbtmi	r2, [r9], #-1
    2b0c:	svc	0x006af7fe
    2b10:	ldrtle	r0, [fp], #1953	; 0x7a1
    2b14:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2b18:	ldrbtmi	r2, [r9], #-1
    2b1c:	svc	0x0062f7fe
    2b20:	ldrtle	r0, [r5], #1890	; 0x762
    2b24:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2b28:	ldrbtmi	r2, [r9], #-1
    2b2c:	svc	0x005af7fe
    2b30:	strtle	r0, [pc], #1827	; 2b38 <__snprintf_chk@plt+0xfe4>
    2b34:	andcs	r4, r1, r9, asr #12
    2b38:	svc	0x0054f7fe
    2b3c:			; <UNDEFINED> instruction: 0xf8dfe7aa
    2b40:	ldrbtmi	r2, [sl], #-2464	; 0xfffff660
    2b44:	movwcs	lr, #1942	; 0x796
    2b48:	eoreq	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    2b4c:	movwls	r4, #13854	; 0x361e
    2b50:	blx	1abeb72 <opt_e@@Base+0x1a0d51a>
    2b54:	stmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b58:			; <UNDEFINED> instruction: 0xf43f2a00
    2b5c:	bcs	b2d9b4 <opt_e@@Base+0xa7c35c>
    2b60:	blge	fe47fc64 <opt_e@@Base+0xfe3ce60c>
    2b64:			; <UNDEFINED> instruction: 0xf7ff4633
    2b68:			; <UNDEFINED> instruction: 0xf7febb2e
    2b6c:	ldrtmi	lr, [r8], -r4, lsl #31
    2b70:	ldc2	0, cr15, [sl, #-4]
    2b74:	ldrmi	r9, [r8, #2826]	; 0xb0a
    2b78:	cfldrsge	mvf15, [sp], #-508	; 0xfffffe04
    2b7c:	ldrbmi	r9, [fp, #-2819]	; 0xfffff4fd
    2b80:	cfldrsge	mvf15, [r9], #-508	; 0xfffffe04
    2b84:			; <UNDEFINED> instruction: 0xf7fe4638
    2b88:	stmdacs	r0, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    2b8c:	cfldrsge	mvf15, [r3], #-252	; 0xffffff04
    2b90:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    2b94:	vstrle	d2, [r7, #-4]
    2b98:	stmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2b9c:			; <UNDEFINED> instruction: 0xf7fe4478
    2ba0:	ldrtmi	lr, [r8], -r4, lsl #29
    2ba4:	stc2	0, cr15, [r0, #-4]
    2ba8:	stcl	7, cr15, [r4, #1016]	; 0x3f8
    2bac:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2bb0:	rscshi	pc, r4, r0, asr #32
    2bb4:	stmdals	lr, {r0, r4, r5, r9, sl, lr}
    2bb8:			; <UNDEFINED> instruction: 0xffaef002
    2bbc:			; <UNDEFINED> instruction: 0xf0002800
    2bc0:	blls	263aa8 <opt_e@@Base+0x1b2450>
    2bc4:	blcs	1cc38 <_IO_stdin_used@@Base+0x11770>
    2bc8:	bichi	pc, r6, #0
    2bcc:			; <UNDEFINED> instruction: 0x46324633
    2bd0:			; <UNDEFINED> instruction: 0xf84a3301
    2bd4:			; <UNDEFINED> instruction: 0xf5b32b04
    2bd8:	mvnsle	r6, r0, lsl #31
    2bdc:	ldrtmi	r9, [r9], -r4, lsl #16
    2be0:	cdp2	0, 5, cr15, cr14, cr4, {0}
    2be4:			; <UNDEFINED> instruction: 0xf002980e
    2be8:	rsc	pc, ip, r7, ror #30
    2bec:	mlacs	sp, fp, r8, pc	; <UNPREDICTABLE>
    2bf0:	mlacc	lr, fp, r8, pc	; <UNPREDICTABLE>
    2bf4:	mlane	pc, fp, r8, pc	; <UNPREDICTABLE>
    2bf8:	bl	83448 <ntfs_context@@Base+0x63244>
    2bfc:			; <UNDEFINED> instruction: 0xf89b4203
    2c00:	bl	8ecb8 <ntfs_context@@Base+0x6eab4>
    2c04:	ldmne	r2, {r0, r9, sp, lr}^
    2c08:	mcrge	4, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    2c0c:			; <UNDEFINED> instruction: 0xf43f2e00
    2c10:			; <UNDEFINED> instruction: 0xf89baecf
    2c14:			; <UNDEFINED> instruction: 0xf64f7015
    2c18:			; <UNDEFINED> instruction: 0xf89b73fe
    2c1c:	vmov.i32	d18, #6	; 0x00000006
    2c20:			; <UNDEFINED> instruction: 0xf89b0303
    2c24:	eorseq	r1, pc, #23
    2c28:	bl	1e8c4c <opt_e@@Base+0x1375f4>
    2c2c:			; <UNDEFINED> instruction: 0xf89b4702
    2c30:	bl	1cac88 <opt_e@@Base+0x119630>
    2c34:	andcc	r6, r1, r1, lsl #14
    2c38:	andls	r4, r7, r7, lsl r4
    2c3c:	addsmi	r1, sl, #1952	; 0x7a0
    2c40:	msrhi	CPSR_s, #0, 4
    2c44:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2c48:	andcs	r4, r1, sl, lsr r6
    2c4c:	ldrbtmi	r0, [r9], #-2622	; 0xfffff5c2
    2c50:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2c54:			; <UNDEFINED> instruction: 0xf8539b04
    2c58:	blcs	ecf8 <_IO_stdin_used@@Base+0x3830>
    2c5c:	movthi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
    2c60:	andscs	fp, r8, #-536870897	; 0xe000000f
    2c64:	strcc	pc, [r6], -r2, lsl #22
    2c68:	ldmdbeq	r9, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr}
    2c6c:	stmdbeq	r7, {r0, r4, ip, sp, lr, pc}
    2c70:	andeq	pc, r8, #65	; 0x41
    2c74:	movwne	pc, #29538	; 0x7362	; <UNPREDICTABLE>
    2c78:			; <UNDEFINED> instruction: 0xf00075f3
    2c7c:			; <UNDEFINED> instruction: 0xf89b82c0
    2c80:			; <UNDEFINED> instruction: 0xf89b2019
    2c84:			; <UNDEFINED> instruction: 0xf89b101a
    2c88:	andseq	r3, r2, #27
    2c8c:	andmi	lr, r1, #2048	; 0x800
    2c90:	mulsne	r8, fp, r8
    2c94:	andvs	lr, r3, #2048	; 0x800
    2c98:	strmi	r6, [sl], #-2291	; 0xfffff70d
    2c9c:	mulle	r8, sl, r2
    2ca0:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2ca4:	ldrbtmi	r2, [r9], #-1
    2ca8:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    2cac:	movwcc	r6, #6187	; 0x182b
    2cb0:	strbmi	r6, [r7], -fp, lsr #32
    2cb4:	movwcs	r2, #512	; 0x200
    2cb8:			; <UNDEFINED> instruction: 0xf04f46c6
    2cbc:			; <UNDEFINED> instruction: 0xf81e0c00
    2cc0:			; <UNDEFINED> instruction: 0xf1ac8f01
    2cc4:			; <UNDEFINED> instruction: 0xf1cc0120
    2cc8:	blx	203d50 <opt_e@@Base+0x1526f8>
    2ccc:	blx	23ed04 <opt_e@@Base+0x18d6ac>
    2cd0:	blx	a3f0dc <opt_e@@Base+0x98da84>
    2cd4:	ldmdane	r2, {r2, sl, ip, sp, lr, pc}
    2cd8:	tsteq	r4, r1, asr #20
    2cdc:	stfeqd	f7, [r8], {12}
    2ce0:	movweq	lr, #15169	; 0x3b41
    2ce4:	svceq	0x0040f1bc
    2ce8:	ldmib	r6, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
    2cec:	addmi	r0, fp, #0, 2
    2cf0:	addmi	fp, r2, #8, 30
    2cf4:	smlabteq	sl, sp, r9, lr
    2cf8:	tstcs	r0, r5, lsr #32
    2cfc:	strmi	r4, [fp], -sl, lsl #12
    2d00:			; <UNDEFINED> instruction: 0xf817460c
    2d04:			; <UNDEFINED> instruction: 0xf1a48f01
    2d08:			; <UNDEFINED> instruction: 0xf1c40120
    2d0c:	blx	205d94 <opt_e@@Base+0x15473c>
    2d10:	blx	23ed28 <opt_e@@Base+0x18d6d0>
    2d14:	blx	a3f120 <opt_e@@Base+0x98dac8>
    2d18:	ldmdane	r2, {r2, r3, sl, fp, ip, sp, lr, pc}
    2d1c:	tsteq	ip, r1, asr #20
    2d20:	streq	pc, [r8], #-260	; 0xfffffefc
    2d24:	movweq	lr, #15169	; 0x3b41
    2d28:	mvnle	r2, r0, asr #24
    2d2c:	ldrdeq	lr, [sl, -sp]
    2d30:	smlabteq	r0, sp, r9, lr
    2d34:			; <UNDEFINED> instruction: 0xf8df2001
    2d38:	ldrbtmi	r1, [r9], #-1976	; 0xfffff848
    2d3c:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    2d40:	movwcc	r6, #6187	; 0x182b
    2d44:			; <UNDEFINED> instruction: 0xf89b602b
    2d48:			; <UNDEFINED> instruction: 0xf89b2029
    2d4c:			; <UNDEFINED> instruction: 0xf89b102a
    2d50:	andseq	r0, r2, #43	; 0x2b
    2d54:	bl	9d228 <ntfs_context@@Base+0x7d024>
    2d58:			; <UNDEFINED> instruction: 0xf89b4201
    2d5c:	bl	86e04 <ntfs_context@@Base+0x66c00>
    2d60:	strmi	r6, [sl], #-512	; 0xfffffe00
    2d64:			; <UNDEFINED> instruction: 0xf000429a
    2d68:			; <UNDEFINED> instruction: 0xf8df82cd
    2d6c:	andcs	r1, r1, r8, lsl #15
    2d70:			; <UNDEFINED> instruction: 0xf7fe4479
    2d74:	stmdavs	sl!, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    2d78:	andcc	r2, r1, #0, 6
    2d7c:	adds	r6, r0, #42	; 0x2a
    2d80:			; <UNDEFINED> instruction: 0xf43f2a38
    2d84:			; <UNDEFINED> instruction: 0xf8dfad8a
    2d88:	andcs	r1, r1, r0, ror r7
    2d8c:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    2d90:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2d94:	movwcc	r6, #6187	; 0x182b
    2d98:	ldrb	r6, [lr, #-43]!	; 0xffffffd5
    2d9c:	stcl	7, cr15, [sl], {254}	; 0xfe
    2da0:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    2da4:			; <UNDEFINED> instruction: 0xf0002800
    2da8:			; <UNDEFINED> instruction: 0xf8df8311
    2dac:	andscs	r0, lr, #84, 14	; 0x1500000
    2db0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2db4:	blls	9482c <ntfs_context@@Base+0x74628>
    2db8:			; <UNDEFINED> instruction: 0xf853460e
    2dbc:			; <UNDEFINED> instruction: 0xf8d8800c
    2dc0:			; <UNDEFINED> instruction: 0xf7fe3000
    2dc4:	ldrtmi	lr, [r8], -r0, asr #26
    2dc8:	movwls	r2, #13056	; 0x3300
    2dcc:	stcl	7, cr15, [r0], {254}	; 0xfe
    2dd0:	stmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dd4:			; <UNDEFINED> instruction: 0x072cf8df
    2dd8:	tstcs	r1, r4, lsl r2
    2ddc:			; <UNDEFINED> instruction: 0xf7fe4478
    2de0:			; <UNDEFINED> instruction: 0xf7ffed32
    2de4:	bcs	eb1a54 <opt_e@@Base+0xe003fc>
    2de8:	movwcs	fp, #32524	; 0x7f0c
    2dec:			; <UNDEFINED> instruction: 0xf7ff230c
    2df0:	blls	1b15a0 <opt_e@@Base+0xfff48>
    2df4:	strcc	r4, [r1, #-1576]	; 0xfffff9d8
    2df8:	movweq	lr, #14926	; 0x3a4e
    2dfc:			; <UNDEFINED> instruction: 0xf7ff9306
    2e00:	andcs	fp, r1, #315392	; 0x4d000
    2e04:	andls	r2, sp, #134217728	; 0x8000000
    2e08:	ldmiblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e0c:			; <UNDEFINED> instruction: 0xf04f2301
    2e10:	movwls	r0, #14336	; 0x3800
    2e14:	ldmdblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e18:	usatcs	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    2e1c:			; <UNDEFINED> instruction: 0xf8df2101
    2e20:			; <UNDEFINED> instruction: 0xf85806dc
    2e24:	ldrbtmi	r3, [sl], #-3
    2e28:	svcls	0x00029703
    2e2c:			; <UNDEFINED> instruction: 0xf857460e
    2e30:			; <UNDEFINED> instruction: 0xf8d88000
    2e34:			; <UNDEFINED> instruction: 0xf7fe0000
    2e38:			; <UNDEFINED> instruction: 0xf7ffeddc
    2e3c:			; <UNDEFINED> instruction: 0xf89bb817
    2e40:			; <UNDEFINED> instruction: 0xf10b201a
    2e44:			; <UNDEFINED> instruction: 0xf89b041b
    2e48:			; <UNDEFINED> instruction: 0xf89b1019
    2e4c:	ldreq	r0, [r2], #-27	; 0xffffffe5
    2e50:	andcs	lr, r1, #2048	; 0x800
    2e54:	mulsne	r8, fp, r8
    2e58:	andvs	lr, r0, #2048	; 0x800
    2e5c:	addsmi	r4, r6, #167772160	; 0xa000000
    2e60:	blge	ff0c0064 <opt_e@@Base+0xff00ea0c>
    2e64:			; <UNDEFINED> instruction: 0xf43f2b00
    2e68:			; <UNDEFINED> instruction: 0xf89babc8
    2e6c:			; <UNDEFINED> instruction: 0xf64f9012
    2e70:			; <UNDEFINED> instruction: 0xf89b73fe
    2e74:	vmov.i32	d18, #1	; 0x00000001
    2e78:			; <UNDEFINED> instruction: 0xf89b0303
    2e7c:	b	13c6ed0 <opt_e@@Base+0x1315878>
    2e80:	stmdals	r7, {r0, r3, r8, fp, lr}
    2e84:	stmdbcs	r2, {r0, r3, r8, r9, fp, sp, lr, pc}
    2e88:	mulscs	r0, fp, r8
    2e8c:	stmdbvs	r1, {r0, r3, r8, r9, fp, sp, lr, pc}
    2e90:	ldrmi	r3, [r1], #1
    2e94:			; <UNDEFINED> instruction: 0xf1099007
    2e98:	addsmi	r3, sl, #-268435441	; 0xf000000f
    2e9c:	sbchi	pc, r5, #0, 4
    2ea0:			; <UNDEFINED> instruction: 0x1668f8df
    2ea4:	andcs	r4, r1, sl, asr #12
    2ea8:	ldrcs	lr, [r9], -pc, asr #20
    2eac:			; <UNDEFINED> instruction: 0xf7fe4479
    2eb0:	blls	13e520 <opt_e@@Base+0x8cec8>
    2eb4:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    2eb8:			; <UNDEFINED> instruction: 0xf0002b00
    2ebc:	blx	17e396c <opt_e@@Base+0x1732314>
    2ec0:	andscs	pc, r8, #143654912	; 0x8900000
    2ec4:	strcc	pc, [r6], -r2, lsl #22
    2ec8:	ldmdbeq	sl, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr}
    2ecc:			; <UNDEFINED> instruction: 0xf0420795
    2ed0:	vrhadd.u32	d16, d1, d4
    2ed4:	ldrbvc	r1, [r3, #775]!	; 0x307
    2ed8:	msrhi	CPSR_s, r0
    2edc:	mulscs	r6, fp, r8
    2ee0:	mulsne	r5, fp, r8
    2ee4:	mulscc	r7, fp, r8
    2ee8:	bl	83f38 <ntfs_context@@Base+0x63d34>
    2eec:			; <UNDEFINED> instruction: 0xf89b2201
    2ef0:	bl	86f48 <ntfs_context@@Base+0x66d44>
    2ef4:	ldmvs	r3!, {r0, r1, r9, sp, lr}^
    2ef8:	addsmi	r4, sl, #167772160	; 0xa000000
    2efc:			; <UNDEFINED> instruction: 0xf8dfd008
    2f00:	andcs	r1, r1, r0, lsl r6
    2f04:			; <UNDEFINED> instruction: 0xf7fe4479
    2f08:	ldmdavs	fp!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    2f0c:	eorsvs	r3, fp, r1, lsl #6
    2f10:	andcs	r4, r0, #174063616	; 0xa600000
    2f14:			; <UNDEFINED> instruction: 0xf04f2300
    2f18:			; <UNDEFINED> instruction: 0xf8140c00
    2f1c:	tstcs	r0, r1, lsl #30
    2f20:	streq	pc, [r0, #-460]!	; 0xfffffe34
    2f24:	smlabteq	sl, sp, r9, lr
    2f28:	msreq	CPSR_, ip, lsr #3
    2f2c:	blx	28f5c <ntfs_context@@Base+0x8d58>
    2f30:	blx	83f33c <opt_e@@Base+0x78dce4>
    2f34:	blx	40350 <ntfs_context@@Base+0x2014c>
    2f38:	msrmi	CPSR_fc, #12
    2f3c:			; <UNDEFINED> instruction: 0xf10c1812
    2f40:	bl	1045f68 <opt_e@@Base+0xf94910>
    2f44:			; <UNDEFINED> instruction: 0xf1bc0303
    2f48:	mvnle	r0, r0, asr #30
    2f4c:	strmi	lr, [r0, #-2518]	; 0xfffff62a
    2f50:	svclt	0x000842ab
    2f54:	eorle	r4, r6, r2, lsr #5
    2f58:	ldrmi	r2, [r3], -r0, lsl #4
    2f5c:	svceq	0x0001f81e
    2f60:			; <UNDEFINED> instruction: 0xf1c82100
    2f64:	stmib	sp, {r5, sl, fp}^
    2f68:			; <UNDEFINED> instruction: 0xf1a8010a
    2f6c:	stmdals	sl, {r5, r8}
    2f70:			; <UNDEFINED> instruction: 0xf101fa00
    2f74:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    2f78:			; <UNDEFINED> instruction: 0xf008fa00
    2f7c:	tsteq	ip, r1, asr #20
    2f80:			; <UNDEFINED> instruction: 0xf1081812
    2f84:	bl	1044fac <opt_e@@Base+0xf93954>
    2f88:			; <UNDEFINED> instruction: 0xf1b80303
    2f8c:	mvnle	r0, r0, asr #30
    2f90:	strne	pc, [r0, #2271]	; 0x8df
    2f94:	stmib	sp, {r0, sp}^
    2f98:	ldrbtmi	r4, [r9], #-1280	; 0xfffffb00
    2f9c:	stc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2fa0:	movwcc	r6, #6203	; 0x183b
    2fa4:			; <UNDEFINED> instruction: 0xf89b603b
    2fa8:			; <UNDEFINED> instruction: 0xf89b2026
    2fac:			; <UNDEFINED> instruction: 0xf89b1025
    2fb0:	ldreq	r0, [r2], #-39	; 0xffffffd9
    2fb4:	bl	9d488 <ntfs_context@@Base+0x7d284>
    2fb8:			; <UNDEFINED> instruction: 0xf89b2201
    2fbc:	bl	87054 <ntfs_context@@Base+0x66e50>
    2fc0:	strmi	r6, [sl], #-512	; 0xfffffe00
    2fc4:			; <UNDEFINED> instruction: 0xf000429a
    2fc8:			; <UNDEFINED> instruction: 0xf8df822d
    2fcc:	andcs	r1, r1, ip, asr #10
    2fd0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2fd4:			; <UNDEFINED> instruction: 0xf7fe4479
    2fd8:	ldmdavs	fp!, {r1, r2, r8, sl, fp, sp, lr, pc}
    2fdc:	eorsvs	r3, fp, r1, lsl #6
    2fe0:			; <UNDEFINED> instruction: 0xf8dfe0eb
    2fe4:	tstcs	r1, r8, lsl r5
    2fe8:	tstls	r3, r2, lsl #30
    2fec:			; <UNDEFINED> instruction: 0xf8df4684
    2ff0:			; <UNDEFINED> instruction: 0xf857252c
    2ff4:	blls	36302c <opt_e@@Base+0x2b19d4>
    2ff8:			; <UNDEFINED> instruction: 0xf8d8447a
    2ffc:			; <UNDEFINED> instruction: 0xf7fe0000
    3000:			; <UNDEFINED> instruction: 0xf8dfecf8
    3004:	ldmpl	fp!, {r2, r3, r4, r8, sl, ip, sp}^
    3008:			; <UNDEFINED> instruction: 0xf0036818
    300c:			; <UNDEFINED> instruction: 0xf7fef803
    3010:			; <UNDEFINED> instruction: 0xf006bf2d
    3014:	strmi	pc, [r6], -r9, lsl #18
    3018:	svclt	0x0028f7fe
    301c:	movwls	r2, #54016	; 0xd300
    3020:	stmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3024:	svclt	0x000c2a00
    3028:	movwcs	r2, #779	; 0x30b
    302c:	stmialt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3030:			; <UNDEFINED> instruction: 0xf47f2a3a
    3034:			; <UNDEFINED> instruction: 0xf1b9a913
    3038:			; <UNDEFINED> instruction: 0xf04f0f02
    303c:			; <UNDEFINED> instruction: 0xf04f3bff
    3040:	rsble	r0, fp, r7, lsl #6
    3044:	svceq	0x0008f1b9
    3048:	popge	{r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    304c:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3050:	ldmlt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3054:			; <UNDEFINED> instruction: 0xf43f2a30
    3058:			; <UNDEFINED> instruction: 0xf8dfaa83
    305c:	andcs	r1, r1, r8, asr #9
    3060:			; <UNDEFINED> instruction: 0xf7fe4479
    3064:	ldmdavs	sl!, {r6, r7, sl, fp, sp, lr, pc}
    3068:	andcc	r2, r1, #0, 6
    306c:			; <UNDEFINED> instruction: 0xf7ff603a
    3070:			; <UNDEFINED> instruction: 0x464bba77
    3074:	stmdbls	pc, {r1, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    3078:			; <UNDEFINED> instruction: 0xf7fe2001
    307c:	ldmdavs	sl!, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    3080:	andcc	r2, r1, #0, 6
    3084:			; <UNDEFINED> instruction: 0xf7ff603a
    3088:			; <UNDEFINED> instruction: 0x2601ba1b
    308c:	bllt	fea81090 <opt_e@@Base+0xfe9cfa38>
    3090:	bl	1441090 <opt_e@@Base+0x138fa38>
    3094:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3098:	biclt	r4, r0, r7, lsl #12
    309c:	streq	pc, [r8], #2271	; 0x8df
    30a0:	tstcs	r1, lr, lsl r2
    30a4:	svcls	0x00024478
    30a8:			; <UNDEFINED> instruction: 0xf8579103
    30ac:			; <UNDEFINED> instruction: 0xf8d88003
    30b0:			; <UNDEFINED> instruction: 0xf7fe3000
    30b4:			; <UNDEFINED> instruction: 0xf7feebc8
    30b8:			; <UNDEFINED> instruction: 0xf8dfbed9
    30bc:			; <UNDEFINED> instruction: 0x46392470
    30c0:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    30c4:	eorcc	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    30c8:			; <UNDEFINED> instruction: 0x9603447a
    30cc:			; <UNDEFINED> instruction: 0xf8dfe6ad
    30d0:	andscs	r0, ip, #96, 8	; 0x60000000
    30d4:	ldrtmi	r2, [lr], -r1, lsl #2
    30d8:			; <UNDEFINED> instruction: 0xe7e44478
    30dc:	stcls	13, cr9, [lr], {10}
    30e0:	svceq	0x0000f1bb
    30e4:	svccs	0x0000d009
    30e8:	cmnhi	fp, r0	; <UNPREDICTABLE>
    30ec:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    30f0:	andcs	r4, r1, sl, lsr r6
    30f4:			; <UNDEFINED> instruction: 0xf7fe4479
    30f8:	stmdals	sp, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    30fc:			; <UNDEFINED> instruction: 0xf0022600
    3100:			; <UNDEFINED> instruction: 0xf7fefcdb
    3104:			; <UNDEFINED> instruction: 0xf1a9beb3
    3108:			; <UNDEFINED> instruction: 0xf0230310
    310c:	addslt	r0, fp, #16, 6	; 0x40000000
    3110:	svclt	0x000c2b00
    3114:	movwcs	r2, #17158	; 0x4306
    3118:	ldmdalt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    311c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3120:	ldmdalt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3124:	ldreq	pc, [r0], #-2271	; 0xfffff721
    3128:			; <UNDEFINED> instruction: 0xf7fe4478
    312c:			; <UNDEFINED> instruction: 0xf89bebbe
    3130:			; <UNDEFINED> instruction: 0xf89b2016
    3134:	movwcs	r0, #21
    3138:	mulsne	r7, fp, r8
    313c:	ldreq	r4, [r2], #-1702	; 0xfffff95a
    3140:	bl	94bb8 <ntfs_context@@Base+0x749b4>
    3144:			; <UNDEFINED> instruction: 0xf89b2200
    3148:	bl	831a0 <ntfs_context@@Base+0x62f9c>
    314c:	ldmdavs	r9!, {r0, r9, sp, lr}
    3150:	rscsvs	r4, r2, r2, lsl #8
    3154:	eorsvs	r3, r9, r1, lsl #2
    3158:	svceq	0x0001f81e
    315c:			; <UNDEFINED> instruction: 0xf1c82100
    3160:	stmib	sp, {r5, sl}^
    3164:			; <UNDEFINED> instruction: 0xf1a8010a
    3168:	stmdals	sl, {r5, r8}
    316c:			; <UNDEFINED> instruction: 0xf101fa00
    3170:	vst1.8	{d15-d16}, [r4 :128], r0
    3174:			; <UNDEFINED> instruction: 0xf008fa00
    3178:	ldmdane	fp, {r0, r5, r8, r9, lr}
    317c:	stmdaeq	r8, {r3, r8, ip, sp, lr, pc}
    3180:			; <UNDEFINED> instruction: 0x0c01eb4c
    3184:	svceq	0x0040f1b8
    3188:	stmib	r6, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    318c:	stmdbls	ip, {sl, fp, ip, sp}
    3190:	mlacc	r6, fp, r8, pc	; <UNPREDICTABLE>
    3194:	mlagt	r5, fp, r8, pc	; <UNPREDICTABLE>
    3198:	mlaeq	r7, fp, r8, pc	; <UNPREDICTABLE>
    319c:	stmdavs	r9, {r0, r1, r3, r4, sl}
    31a0:	movwcs	lr, #51971	; 0xcb03
    31a4:	mlagt	r4, fp, r8, pc	; <UNPREDICTABLE>
    31a8:	movwvs	lr, #2819	; 0xb03
    31ac:	teqvs	r3, r3, ror #8
    31b0:			; <UNDEFINED> instruction: 0xf0402900
    31b4:			; <UNDEFINED> instruction: 0xf04f80a9
    31b8:	blls	1851c4 <opt_e@@Base+0xd3b6c>
    31bc:	mulsls	r2, fp, r8
    31c0:	movwls	r4, #25667	; 0x6443
    31c4:	mulscc	r1, fp, r8
    31c8:	mulscs	r3, fp, r8
    31cc:	stmdbmi	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    31d0:	stmdbcs	r3, {r0, r3, r8, r9, fp, sp, lr, pc}
    31d4:	mulscc	r0, fp, r8
    31d8:	stmdbvs	r2, {r0, r3, r8, r9, fp, sp, lr, pc}
    31dc:			; <UNDEFINED> instruction: 0xf7ff4499
    31e0:	ldmmi	r6, {r3, r4, r6, r8, fp, ip, sp, pc}^
    31e4:			; <UNDEFINED> instruction: 0xf0034478
    31e8:	blls	281e0c <opt_e@@Base+0x1d07b4>
    31ec:	blcs	1d260 <_IO_stdin_used@@Base+0x11d98>
    31f0:	cfstrsge	mvf15, [r9], {63}	; 0x3f
    31f4:	ldrbtmi	r4, [r8], #-2258	; 0xfffff72e
    31f8:	bl	15c11f8 <opt_e@@Base+0x150fba0>
    31fc:	ldmmi	r1, {r0, r1, sl, sp, lr, pc}^
    3200:	strbmi	r4, [ip], -r7, asr #12
    3204:			; <UNDEFINED> instruction: 0xf7fe4478
    3208:			; <UNDEFINED> instruction: 0xf89beb50
    320c:			; <UNDEFINED> instruction: 0xf89b3019
    3210:			; <UNDEFINED> instruction: 0xf89b201a
    3214:	andseq	r0, fp, #27
    3218:	movwmi	lr, #11011	; 0x2b03
    321c:	mulscs	r8, fp, r8
    3220:	movwvs	lr, #2819	; 0xb03
    3224:	ldrmi	r6, [r3], #-2088	; 0xfffff7d8
    3228:	rscsvs	r2, r3, r0, lsl #4
    322c:	andcc	r4, r1, r3, lsl r6
    3230:			; <UNDEFINED> instruction: 0xf8176028
    3234:			; <UNDEFINED> instruction: 0xf1a48f01
    3238:			; <UNDEFINED> instruction: 0xf1c40120
    323c:	blx	2062c4 <opt_e@@Base+0x154c6c>
    3240:	blx	23f258 <opt_e@@Base+0x18dc00>
    3244:	blx	a3f650 <opt_e@@Base+0x98dff8>
    3248:	ldmdane	r2, {r2, r3, sl, fp, ip, sp, lr, pc}
    324c:	tsteq	ip, r1, asr #20
    3250:	streq	pc, [r8], #-260	; 0xfffffefc
    3254:	movweq	lr, #15169	; 0x3b41
    3258:	mvnle	r2, r0, asr #24
    325c:	movwcs	lr, #2502	; 0x9c6
    3260:			; <UNDEFINED> instruction: 0xf89b980c
    3264:			; <UNDEFINED> instruction: 0xf89b1029
    3268:			; <UNDEFINED> instruction: 0xf89b702a
    326c:	andeq	ip, r9, #43	; 0x2b
    3270:	bl	5d278 <ntfs_context@@Base+0x3d074>
    3274:			; <UNDEFINED> instruction: 0xf89b4107
    3278:	bl	5f320 <ntfs_context@@Base+0x3f11c>
    327c:	ldrtmi	r6, [r9], #-268	; 0xfffffef4
    3280:	stmdacs	r0, {r0, r4, r5, r8, sp, lr}
    3284:	addshi	pc, r5, r0, asr #32
    3288:	and	r2, sl, r1, lsl #6
    328c:	ldrtmi	r4, [sl], -lr, lsr #19
    3290:	ldrbtmi	r2, [r9], #-1
    3294:	bl	fe9c1294 <opt_e@@Base+0xfe90fc3c>
    3298:	movwcs	r9, #2312	; 0x908
    329c:	andcc	r6, r1, #655360	; 0xa0000
    32a0:	bls	19b2d0 <opt_e@@Base+0xe9c78>
    32a4:	mulsls	r1, fp, r8
    32a8:	mulsne	r2, fp, r8
    32ac:			; <UNDEFINED> instruction: 0xf89b441a
    32b0:			; <UNDEFINED> instruction: 0xf89b3015
    32b4:	b	13c3308 <opt_e@@Base+0x1311cb0>
    32b8:	andls	r2, r6, #147456	; 0x24000
    32bc:	stmdbmi	r1, {r0, r3, r8, r9, fp, sp, lr, pc}
    32c0:	mulscs	r6, fp, r8
    32c4:			; <UNDEFINED> instruction: 0xf89b021b
    32c8:	bl	24732c <opt_e@@Base+0x195cd4>
    32cc:			; <UNDEFINED> instruction: 0xf89b6900
    32d0:	bl	c3328 <opt_e@@Base+0x11cd0>
    32d4:			; <UNDEFINED> instruction: 0xf89b4302
    32d8:	bl	cb320 <opt_e@@Base+0x19cc8>
    32dc:	strmi	r6, [r3], #-769	; 0xfffffcff
    32e0:	movwls	r4, #42129	; 0xa491
    32e4:	blt	11412e8 <opt_e@@Base+0x108fc90>
    32e8:			; <UNDEFINED> instruction: 0xf7fe9811
    32ec:			; <UNDEFINED> instruction: 0xf7ffeade
    32f0:			; <UNDEFINED> instruction: 0x4638ba7f
    32f4:	ldc2l	0, cr15, [lr], #-8
    32f8:			; <UNDEFINED> instruction: 0xf8539b04
    32fc:	blcs	f39c <_IO_stdin_used@@Base+0x3ed4>
    3300:	cfstrsge	mvf15, [lr], #508	; 0x1fc
    3304:	strb	r2, [ip, r0, lsl #6]
    3308:	mulcs	r1, r0, r9
    330c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3310:			; <UNDEFINED> instruction: 0xf7fe4479
    3314:	stmibmi	lr, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    3318:	movwcs	lr, #2518	; 0x9d6
    331c:	ldrbtmi	r2, [r9], #-1
    3320:	bl	1841320 <opt_e@@Base+0x178fcc8>
    3324:	ldmdbvs	r2!, {r0, r1, r3, r7, r8, fp, lr}
    3328:	ldrbtmi	r2, [r9], #-1
    332c:	bl	16c132c <opt_e@@Base+0x160fcd4>
    3330:	ldmdami	r2!, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
    3334:	bmi	fe20b740 <opt_e@@Base+0xfe15a0e8>
    3338:	blls	394b78 <opt_e@@Base+0x2e3520>
    333c:	stmdals	r2, {r2, r7, r9, sl, lr}
    3340:			; <UNDEFINED> instruction: 0xf850447a
    3344:			; <UNDEFINED> instruction: 0xf8d8800c
    3348:			; <UNDEFINED> instruction: 0xf7fe0000
    334c:			; <UNDEFINED> instruction: 0xf8d8eb52
    3350:			; <UNDEFINED> instruction: 0xf0020000
    3354:	ldr	pc, [r6, #-3679]!	; 0xfffff1a1
    3358:	ldrtmi	r4, [r3], -r0, lsl #17
    335c:	ldrbtmi	r4, [r8], #-2688	; 0xfffff580
    3360:	ldrbtmi	r9, [sl], #-2308	; 0xfffff6fc
    3364:			; <UNDEFINED> instruction: 0xf7fe6800
    3368:	strmi	lr, [r0], sl, lsr #20
    336c:			; <UNDEFINED> instruction: 0xf7feb9a8
    3370:	stmdavs	r3, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3374:	andsle	r2, r0, r4, lsl fp
    3378:	bls	115968 <opt_e@@Base+0x64310>
    337c:	andcs	r4, r1, r9, ror r4
    3380:	bl	c41380 <opt_e@@Base+0xb8fd28>
    3384:	blmi	19a9b94 <opt_e@@Base+0x18f853c>
    3388:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    338c:	cdp2	0, 4, cr15, cr2, cr2, {0}
    3390:	ldmdavs	r3, {r0, r2, r9, fp, ip, pc}
    3394:	andsvs	r3, r3, r1, lsl #6
    3398:	strbmi	lr, [r2], -r4, lsr #8
    339c:	stmdals	r4, {r0, r3, r4, r5, r9, sl, lr}
    33a0:			; <UNDEFINED> instruction: 0xf934f004
    33a4:			; <UNDEFINED> instruction: 0xf47f2800
    33a8:	stmdbmi	pc!, {r0, r2, r3, r4, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    33ac:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
    33b0:	stmdbmi	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    33b4:	ldrbtmi	r2, [r9], #-1
    33b8:	bl	5413b8 <opt_e@@Base+0x48fd60>
    33bc:	ldmdbvs	r2!, {r2, r3, r5, r6, r8, fp, lr}
    33c0:	ldrbtmi	r2, [r9], #-1
    33c4:	bl	3c13c4 <opt_e@@Base+0x30fd6c>
    33c8:	strb	r2, [sl, -r1, lsl #6]!
    33cc:	andscs	r4, ip, #6881280	; 0x690000
    33d0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    33d4:	stmdami	r8!, {r1, r2, r3, r5, r6, r7, sl, sp, lr, pc}^
    33d8:			; <UNDEFINED> instruction: 0xf7fe4478
    33dc:			; <UNDEFINED> instruction: 0xf7ffea66
    33e0:	stmdami	r6!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, pc}^
    33e4:			; <UNDEFINED> instruction: 0xf7fe4478
    33e8:	str	lr, [r6], r0, ror #20
    33ec:	cdpeq	0, 0, cr15, cr2, cr14, {2}
    33f0:			; <UNDEFINED> instruction: 0xf7fe4633
    33f4:	stmdami	r2!, {r3, r5, r6, r7, r9, sl, fp, ip, sp, pc}^
    33f8:			; <UNDEFINED> instruction: 0xf7fe4478
    33fc:			; <UNDEFINED> instruction: 0xf7ffea56
    3400:			; <UNDEFINED> instruction: 0xf7feb985
    3404:			; <UNDEFINED> instruction: 0x2601eab2
    3408:	strls	r2, [r3, -ip, lsl #6]
    340c:			; <UNDEFINED> instruction: 0xf7fe6003
    3410:	strbmi	fp, [r8], -sp, lsr #26
    3414:	blx	ffbbf426 <opt_e@@Base+0xffb0ddce>
    3418:			; <UNDEFINED> instruction: 0xf8539b04
    341c:	blcs	f4bc <_IO_stdin_used@@Base+0x3ff4>
    3420:	cfstrdge	mvd15, [sp, #-508]	; 0xfffffe04
    3424:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3428:	ldmdbmi	r6, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}^
    342c:	andcs	r4, r1, sl, asr #12
    3430:			; <UNDEFINED> instruction: 0xf7fe4479
    3434:	bls	23df9c <opt_e@@Base+0x18c944>
    3438:	movwcc	r6, #6163	; 0x1813
    343c:	ssat	r6, #29, r3
    3440:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3444:	mrclt	7, 5, APSR_nzcv, cr15, cr14, {7}
    3448:	stmdbeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    344c:			; <UNDEFINED> instruction: 0xf7fe2303
    3450:			; <UNDEFINED> instruction: 0xf04fbeba
    3454:	movwcs	r0, #14608	; 0x3910
    3458:	mrclt	7, 5, APSR_nzcv, cr5, cr14, {7}
    345c:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3460:			; <UNDEFINED> instruction: 0xf7fe2303
    3464:	stmdals	pc, {r4, r5, r7, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    3468:	mcrlt	7, 5, pc, cr3, cr14, {7}	; <UNPREDICTABLE>
    346c:	andeq	fp, r0, r4, lsr #17
    3470:			; <UNDEFINED> instruction: 0x0000b8b0
    3474:	andeq	fp, r0, ip, lsr #17
    3478:	andeq	sp, r1, lr, lsr #21
    347c:	andeq	fp, r0, r4, lsr #17
    3480:	ldrdeq	fp, [r0], -r0
    3484:	andeq	fp, r0, r0, asr r8
    3488:	andeq	fp, r0, ip, lsl #11
    348c:	andeq	fp, r0, r6, ror r5
    3490:	andeq	fp, r0, r2, ror #10
    3494:	andeq	fp, r0, sl, ror #15
    3498:	andeq	fp, r0, r8, lsl #11
    349c:	andeq	fp, r0, r6, lsl #11
    34a0:	andeq	fp, r0, r8, lsr #11
    34a4:	andeq	fp, r0, r2, lsr r5
    34a8:	andeq	fp, r0, r0, lsr #14
    34ac:	andeq	fp, r0, r8, lsl #15
    34b0:	muleq	r0, r4, r7
    34b4:	andeq	fp, r0, r4, lsl r8
    34b8:	andeq	fp, r0, r2, lsr #5
    34bc:	andeq	sl, r0, ip, lsr r0
    34c0:	andeq	fp, r0, ip, ror #15
    34c4:	andeq	fp, r0, lr, asr #4
    34c8:	andeq	fp, r0, sl, asr r7
    34cc:	ldrdeq	fp, [r0], -r6
    34d0:	strdeq	fp, [r0], -lr
    34d4:	strdeq	fp, [r0], -lr
    34d8:	strdeq	fp, [r0], -r6
    34dc:	andeq	fp, r0, lr, ror #13
    34e0:	andeq	r9, r0, r2, lsr #30
    34e4:	andeq	fp, r0, r8, asr #14
    34e8:	andeq	fp, r0, lr, ror #4
    34ec:	andeq	fp, r0, r2, lsr r2
    34f0:			; <UNDEFINED> instruction: 0x0000b1be
    34f4:	andeq	fp, r0, r0, lsl #7
    34f8:	andeq	fp, r0, sl, ror #5
    34fc:	andeq	r0, r0, ip, asr #3
    3500:	andeq	sl, r0, r2, lsr r0
    3504:	strdeq	fp, [r0], -r0
    3508:	andeq	fp, r0, r6, ror #8
    350c:	andeq	fp, r0, r0, lsl r0
    3510:	ldrdeq	sl, [r0], -r4
    3514:	andeq	sl, r0, lr, asr pc
    3518:	andeq	sl, r0, ip, asr #30
    351c:	ldrdeq	r9, [r0], -r0
    3520:	andeq	r0, r0, r4, ror #3
    3524:	muleq	r0, r0, sp
    3528:	andeq	r9, r0, r0, asr #26
    352c:	andeq	fp, r0, r4, asr #3
    3530:	andeq	r9, r0, ip, lsr #26
    3534:	andeq	fp, r0, ip, asr #2
    3538:	andeq	sl, r0, ip, lsl lr
    353c:	andeq	r8, r0, r4, lsl r7
    3540:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    3544:	andeq	sl, r0, ip, lsl #30
    3548:	andeq	r9, r0, r2, ror #29
    354c:	andeq	sl, r0, r8, asr ip
    3550:	andeq	sl, r0, sl, asr ip
    3554:	andeq	sl, r0, r2, ror #24
    3558:	andeq	r9, r0, r8, lsl #21
    355c:	andeq	ip, r1, r2, lsr #29
    3560:	andeq	r0, r0, pc, ror r6
    3564:	strdeq	r9, [r0], -r8
    3568:	andeq	r9, r0, sl, lsr #31
    356c:	andeq	sl, r0, r2, asr #23
    3570:	andeq	sl, r0, sl, asr #23
    3574:	andeq	r9, r0, r2, lsr sl
    3578:	andeq	sl, r0, r8, ror #26
    357c:	andeq	sl, r0, r0, lsl #29
    3580:	andeq	sl, r0, r4, lsr #23
    3584:	andeq	r9, r0, r4, asr #26
    3588:	bleq	3f6cc <ntfs_context@@Base+0x1f4c8>
    358c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3590:	strbtmi	fp, [sl], -r2, lsl #24
    3594:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3598:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    359c:	ldrmi	sl, [sl], #776	; 0x308
    35a0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    35a4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    35a8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    35ac:			; <UNDEFINED> instruction: 0xf85a4b06
    35b0:	stmdami	r6, {r0, r1, ip, sp}
    35b4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    35b8:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35bc:	b	fecc15bc <opt_e@@Base+0xfec0ff64>
    35c0:	andeq	ip, r1, r4, lsr r8
    35c4:	muleq	r0, ip, r1
    35c8:	andeq	r0, r0, r0, ror #3
    35cc:	andeq	r0, r0, ip, ror #3
    35d0:	ldr	r3, [pc, #20]	; 35ec <__snprintf_chk@plt+0x1a98>
    35d4:	ldr	r2, [pc, #20]	; 35f0 <__snprintf_chk@plt+0x1a9c>
    35d8:	add	r3, pc, r3
    35dc:	ldr	r2, [r3, r2]
    35e0:	cmp	r2, #0
    35e4:	bxeq	lr
    35e8:	b	18f0 <__gmon_start__@plt>
    35ec:	andeq	ip, r1, r4, lsl r8
    35f0:	ldrdeq	r0, [r0], -r8
    35f4:	blmi	1d5614 <opt_e@@Base+0x123fbc>
    35f8:	bmi	1d47e0 <opt_e@@Base+0x123188>
    35fc:	addmi	r4, r3, #2063597568	; 0x7b000000
    3600:	andle	r4, r3, sl, ror r4
    3604:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3608:	ldrmi	fp, [r8, -r3, lsl #2]
    360c:	svclt	0x00004770
    3610:	andeq	ip, r1, r4, lsl #24
    3614:	andeq	ip, r1, r0, lsl #24
    3618:	strdeq	ip, [r1], -r0
    361c:	andeq	r0, r0, ip, lsr #3
    3620:	blmi	255648 <opt_e@@Base+0x1a3ff0>
    3624:	bmi	25480c <opt_e@@Base+0x1a31b4>
    3628:	bne	65481c <opt_e@@Base+0x5a31c4>
    362c:	addne	r4, r9, sl, ror r4
    3630:	bicsvc	lr, r1, r1, lsl #22
    3634:	andle	r1, r3, r9, asr #32
    3638:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    363c:	ldrmi	fp, [r8, -r3, lsl #2]
    3640:	svclt	0x00004770
    3644:	ldrdeq	ip, [r1], -r8
    3648:	ldrdeq	ip, [r1], -r4
    364c:	andeq	ip, r1, r4, asr #15
    3650:	andeq	r0, r0, r4, lsl #4
    3654:	blmi	2b0a7c <opt_e@@Base+0x1ff424>
    3658:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    365c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3660:	blmi	271c14 <opt_e@@Base+0x1c05bc>
    3664:	ldrdlt	r5, [r3, -r3]!
    3668:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    366c:			; <UNDEFINED> instruction: 0xf7fe6818
    3670:			; <UNDEFINED> instruction: 0xf7ffe83c
    3674:	blmi	1c3578 <opt_e@@Base+0x111f20>
    3678:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    367c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3680:	andeq	ip, r1, r2, lsr #23
    3684:	muleq	r1, r4, r7
    3688:	andeq	r0, r0, r4, lsr #3
    368c:	muleq	r1, r6, r9
    3690:	andeq	ip, r1, r2, lsl #23
    3694:	svclt	0x0000e7c4
    3698:	cfstrsvc	mvf11, [r4], {240}	; 0xf0
    369c:	mcrrvc	12, 0, r7, r2, cr1
    36a0:	bl	629b4 <ntfs_context@@Base+0x427b0>
    36a4:	bl	53abc <ntfs_context@@Base+0x338b8>
    36a8:	bl	44bab8 <opt_e@@Base+0x39a460>
    36ac:	svclt	0x00086103
    36b0:	andsle	r4, fp, sp, lsl #12
    36b4:	ldmdbvc	sl, {r0, r1, r6, fp, ip}^
    36b8:	mulgt	r4, r3, r8
    36bc:			; <UNDEFINED> instruction: 0x2c02eb0c
    36c0:			; <UNDEFINED> instruction: 0xf1bc4665
    36c4:	andsle	r0, r1, r0, lsl #30
    36c8:	andcs	r2, r8, #0, 8
    36cc:	stmne	fp, {r0, r2, r5, r9, sl, lr}
    36d0:	strmi	r3, [r3], #-1025	; 0xfffffbff
    36d4:	ldmvc	lr, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr}
    36d8:	svceq	0x0003f017
    36dc:	ldrtmi	r7, [r2], #-2267	; 0xfffff725
    36e0:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    36e4:	bl	94d7c <ntfs_context@@Base+0x74b78>
    36e8:	mvnsle	r2, r3, lsl #4
    36ec:	ldcllt	6, cr4, [r0], #160	; 0xa0
    36f0:	svclt	0x00004770
    36f4:	andcs	r4, r0, r1, lsl #12
    36f8:			; <UNDEFINED> instruction: 0xf811b410
    36fc:			; <UNDEFINED> instruction: 0xf1a33b01
    3700:			; <UNDEFINED> instruction: 0xf1a30230
    3704:	bcs	244890 <opt_e@@Base+0x193238>
    3708:	bl	b3570 <opt_e@@Base+0x1f18>
    370c:	ldmible	r4!, {ip}^
    3710:			; <UNDEFINED> instruction: 0xf1a32c05
    3714:			; <UNDEFINED> instruction: 0xf1a30457
    3718:	svclt	0x00980241
    371c:	andne	lr, r0, r4, lsl #22
    3720:	teqeq	r7, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
    3724:	bcs	179ed0 <opt_e@@Base+0xc8878>
    3728:	bl	f9738 <opt_e@@Base+0x480e0>
    372c:	strb	r1, [r4, r0]!
    3730:	blmi	1418ac <opt_e@@Base+0x90254>
    3734:	svclt	0x00004770
    3738:	strcs	fp, [r0], #-1264	; 0xfffffb10
    373c:	ands	r4, r2, r5, lsr #12
    3740:	subseq	pc, r7, #-1073741784	; 0xc0000028
    3744:			; <UNDEFINED> instruction: 0xf0842e05
    3748:			; <UNDEFINED> instruction: 0xf1a30104
    374c:	blx	85458 <ntfs_context@@Base+0x65254>
    3750:	ldmdble	r4, {r0, r9, ip, sp, lr, pc}
    3754:	svccs	0x00053b37
    3758:	andeq	pc, r4, #132	; 0x84
    375c:	vpmax.u8	d15, d2, d3
    3760:	tstmi	sp, #983040	; 0xf0000
    3764:			; <UNDEFINED> instruction: 0xf8103404
    3768:			; <UNDEFINED> instruction: 0xf0843b01
    376c:			; <UNDEFINED> instruction: 0xf1a30104
    3770:			; <UNDEFINED> instruction: 0xf1a30230
    3774:	bcs	245100 <opt_e@@Base+0x193aa8>
    3778:	vpmax.s8	d15, d1, d2
    377c:	tstmi	r5, #224, 16	; 0xe00000
    3780:			; <UNDEFINED> instruction: 0x4628e7f0
    3784:			; <UNDEFINED> instruction: 0x4770bcf0
    3788:	blle	f4db90 <opt_e@@Base+0xe9c538>
    378c:			; <UNDEFINED> instruction: 0xf101b430
    3790:	addsmi	r0, r4, #251658240	; 0xf000000
    3794:	svclt	0x00ac4603
    3798:	andcs	r2, r1, r0
    379c:	ble	c541e8 <opt_e@@Base+0xba2b90>
    37a0:	ble	d541f8 <opt_e@@Base+0xca2ba0>
    37a4:	stmdbcc	r1, {r2, r3, r4, r6, r9, sl, fp, ip}
    37a8:	vqshl.s8	d20, d9, d0
    37ac:	strtmi	r4, [r2], #-1283	; 0xfffffafd
    37b0:	streq	pc, [r8, #-705]	; 0xfffffd3f
    37b4:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    37b8:	blcs	97b7ec <opt_e@@Base+0x8ca194>
    37bc:	stmdacs	sl, {r0, r4, r8, ip, lr, pc}
    37c0:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    37c4:	andcs	fp, r1, ip, lsl #30
    37c8:	addsmi	r2, r1, #0
    37cc:	movwcc	sp, #4122	; 0x101a
    37d0:	blcs	72fed8 <opt_e@@Base+0x67e880>
    37d4:	svceq	0x0001f811
    37d8:	blx	979b9c <opt_e@@Base+0x8c8544>
    37dc:	strbeq	pc, [r4, r3, lsl #8]!	; <UNPREDICTABLE>
    37e0:			; <UNDEFINED> instruction: 0xf1a0d4ed
    37e4:	cfstrscs	mvf0, [r9], {48}	; 0x30
    37e8:	addsmi	sp, r1, #196608	; 0x30000
    37ec:	movwcc	sp, #4110	; 0x100e
    37f0:			; <UNDEFINED> instruction: 0xf020e7ef
    37f4:	stmdacc	r1, {r5}^
    37f8:	svclt	0x008c2805
    37fc:	andcs	r2, r1, r0
    3800:			; <UNDEFINED> instruction: 0xd1e44291
    3804:			; <UNDEFINED> instruction: 0x4770bc30
    3808:	ldrbmi	r2, [r0, -r0]!
    380c:	ldrb	r2, [r9, r1]!
    3810:	ldrb	r2, [r7, r0]!
    3814:	stmdbcs	r0, {r4, r5, r6, sl, ip, sp, pc}
    3818:	ldmib	r0, {r0, r3, r4, r6, ip, lr, pc}^
    381c:	strmi	r2, [sl], #-258	; 0xfffffefe
    3820:	addsmi	r3, r1, #4096	; 0x1000
    3824:	stclne	12, cr13, [fp], {87}	; 0x57
    3828:	strteq	pc, [r0], #-256	; 0xffffff00
    382c:	bl	10bc34 <opt_e@@Base+0x5a5dc>
    3830:	bl	4b40 <__snprintf_chk@plt+0x2fec>
    3834:	strmi	r0, [sp], -r3, asr #7
    3838:	ldmdahi	sl, {r3, r9, sl, lr}
    383c:	bcs	7d2048 <opt_e@@Base+0x7209f0>
    3840:	ldm	pc, {r0, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3844:	bne	9bf854 <opt_e@@Base+0x90e1fc>
    3848:	ldrne	r3, [r4], #-2068	; 0xfffff7ec
    384c:	ldrne	r2, [r4], #-3092	; 0xfffff3ec
    3850:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    3854:	ldrne	r3, [r4], #-3604	; 0xfffff1ec
    3858:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    385c:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    3860:	ldrne	r1, [r4], #-1044	; 0xfffffbec
    3864:	ldmdahi	sl, {r2, r4, ip}^
    3868:	andeq	pc, r7, #2
    386c:	movwcc	r4, #33553	; 0x8311
    3870:	mvnle	r4, r3, lsr #5
    3874:	ldcllt	6, cr4, [r0], #-32	; 0xffffffe0
    3878:	stmdacs	r1, {r4, r5, r6, r8, r9, sl, lr}
    387c:	ldmdahi	sl, {r0, r1, r2, sl, fp, ip, lr, pc}^
    3880:	streq	lr, [r0], r0, lsr #23
    3884:			; <UNDEFINED> instruction: 0xf0023618
    3888:	adcsmi	r0, r2, r7, lsl #4
    388c:	andcc	r4, r1, r1, lsl r3
    3890:	ldmdahi	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3894:	vst4.32	{d0,d2,d4,d6}, [r2 :64], r2
    3898:	tstmi	r1, #224, 4
    389c:	stccs	7, cr14, [r1, #-924]	; 0xfffffc64
    38a0:	ldmdahi	sl, {r0, r1, r2, sl, fp, ip, lr, pc}^
    38a4:	streq	lr, [r5], r5, lsr #23
    38a8:			; <UNDEFINED> instruction: 0xf0023612
    38ac:	adcsmi	r0, r2, r7, lsl #4
    38b0:	strcc	r4, [r1, #-785]	; 0xfffffcef
    38b4:	ldmdahi	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    38b8:			; <UNDEFINED> instruction: 0xf00200d2
    38bc:	tstmi	r1, #56, 4	; 0x80000003
    38c0:	ldmdahi	sl, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    38c4:	vst2.8	{d0-d3}, [r2 :64], r2
    38c8:	tstmi	r1, #224, 4
    38cc:	stmdavs	r4, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    38d0:	addsmi	r1, r1, #1568	; 0x620
    38d4:	smlatbcs	r0, r7, sp, sp
    38d8:	ldcllt	6, cr4, [r0], #-32	; 0xffffffe0
    38dc:	svclt	0x00004770
    38e0:	svclt	0x00181c0b
    38e4:	stmdacs	r0, {r0, r8, r9, sp}
    38e8:	movwcs	fp, #3848	; 0xf08
    38ec:	stmdavs	r2, {r0, r1, r3, r4, r8, ip, sp, pc}
    38f0:	addsmi	r6, sl, #720896	; 0xb0000
    38f4:	andcs	sp, r0, r1
    38f8:	ldrblt	r4, [r0, #1904]!	; 0x770
    38fc:			; <UNDEFINED> instruction: 0xf8d0684b
    3900:	ldrmi	lr, [lr, #4]
    3904:	andcs	sp, r0, r1
    3908:			; <UNDEFINED> instruction: 0xf8d0bdf0
    390c:	stmvs	fp, {r3, lr, pc}
    3910:			; <UNDEFINED> instruction: 0xd1f8459c
    3914:	stmiavs	fp, {r2, r6, r7, fp, sp, lr}^
    3918:			; <UNDEFINED> instruction: 0xd1f4429c
    391c:	bhi	2e612c <opt_e@@Base+0x234ad4>
    3920:			; <UNDEFINED> instruction: 0xd1f0429a
    3924:	bhi	fe2e6334 <opt_e@@Base+0xfe234cdc>
    3928:			; <UNDEFINED> instruction: 0xd1ec429a
    392c:	svceq	0x0000f1be
    3930:	strmi	fp, [r2], -r2, asr #31
    3934:	strcs	r4, [r0, #-1547]	; 0xfffff9f5
    3938:	blhi	5fad84 <opt_e@@Base+0x54972c>
    393c:	adcsmi	r8, r7, #30720	; 0x7800
    3940:	blhi	15f80cc <opt_e@@Base+0x1546a74>
    3944:	adcsmi	r8, r7, #96256	; 0x17800
    3948:	ldmibvs	r7, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    394c:	adcsmi	r6, r7, #3637248	; 0x378000
    3950:	strcc	sp, [r1, #-473]	; 0xfffffe27
    3954:	strmi	r3, [lr, #520]!	; 0x208
    3958:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    395c:	bl	338118 <opt_e@@Base+0x286ac0>
    3960:	adcmi	r0, ip, #4, 10	; 0x1000000
    3964:	rsceq	sp, r3, r4, lsl sl
    3968:	ldrmi	r4, [r9], #-1048	; 0xfffffbe8
    396c:	blhi	2e657c <opt_e@@Base+0x234f24>
    3970:			; <UNDEFINED> instruction: 0xd1c8429a
    3974:	blhi	12e6684 <opt_e@@Base+0x123502c>
    3978:			; <UNDEFINED> instruction: 0xd1c4429a
    397c:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
    3980:			; <UNDEFINED> instruction: 0xd1c0429a
    3984:	andcc	r3, r8, r1, lsl #8
    3988:			; <UNDEFINED> instruction: 0xf10142a5
    398c:	mvnle	r0, r8, lsl #2
    3990:	ldcllt	0, cr2, [r0, #4]!
    3994:	mvnsmi	lr, #737280	; 0xb4000
    3998:	strbtvc	pc, [r0], #1103	; 0x44f	; <UNPREDICTABLE>
    399c:			; <UNDEFINED> instruction: 0x6708e9dd
    39a0:	adcsmi	r2, r4, #0, 10
    39a4:	movweq	lr, #31605	; 0x7b75
    39a8:	strcs	fp, [r0], #-4024	; 0xfffff048
    39ac:	bl	5ba5e4 <opt_e@@Base+0x508f8c>
    39b0:			; <UNDEFINED> instruction: 0xf1470802
    39b4:	strbmi	r0, [r4, #-2304]	; 0xfffff700
    39b8:	movweq	lr, #39797	; 0x9b75
    39bc:			; <UNDEFINED> instruction: 0xf5c6bfbc
    39c0:	andcc	r7, r1, #224, 4
    39c4:	ldmdblt	r2, {r2, r4, r9, sl, lr}
    39c8:	pop	{r5, r9, sl, lr}
    39cc:	blmi	1249b4 <opt_e@@Base+0x7335c>
    39d0:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
    39d4:			; <UNDEFINED> instruction: 0xf7fd1999
    39d8:	strtmi	lr, [r0], -lr, asr #29
    39dc:	mvnshi	lr, #12386304	; 0xbd0000
    39e0:	andeq	ip, r1, r2, lsr r6
    39e4:	svcmi	0x00f0e92d
    39e8:	mrrcmi	6, 0, r4, r2, cr7
    39ec:	ldmdami	r2, {r0, r2, r3, r9, sl, lr}^
    39f0:	ldrbtmi	fp, [ip], #-131	; 0xffffff7d
    39f4:	stmdaeq	r0, {r1, r4, r5, r7, r8, ip, sp, lr, pc}
    39f8:	strtmi	r5, [r1], -r6, lsr #16
    39fc:	tstls	r1, r1, lsr r8
    3a00:			; <UNDEFINED> instruction: 0xf8b5dd1e
    3a04:			; <UNDEFINED> instruction: 0xf1bee000
    3a08:	andsle	r0, r9, r0, lsl #30
    3a0c:			; <UNDEFINED> instruction: 0xf1052400
    3a10:	bl	146a20 <opt_e@@Base+0x953c8>
    3a14:	strtmi	r0, [r1], -r8, asr #18
    3a18:	biclt	r4, r9, r2, ror r6
    3a1c:	andspl	pc, r0, #8388608	; 0x800000
    3a20:			; <UNDEFINED> instruction: 0xf5b2b292
    3a24:	svclt	0x00286f80
    3a28:	andle	r4, r2, #8, 12	; 0x800000
    3a2c:	strcc	r2, [r4], #-256	; 0xffffff00
    3a30:	strbmi	r4, [ip, #1544]	; 0x608
    3a34:			; <UNDEFINED> instruction: 0xf83cd02a
    3a38:	teqlt	sl, #2048	; 0x800
    3a3c:	rscle	r2, ip, r0, lsl #16
    3a40:	andcs	r9, r0, r1, lsl #20
    3a44:	addsmi	r6, sl, #3342336	; 0x330000
    3a48:	andlt	sp, r3, r2, ror r1
    3a4c:	svchi	0x00f0e8bd
    3a50:	svclt	0x009c2a7f
    3a54:	strmi	r3, [r8], -r1, lsl #8
    3a58:			; <UNDEFINED> instruction: 0xf5b2d9eb
    3a5c:	svclt	0x003c6f00
    3a60:	strmi	r3, [r8], -r2, lsl #8
    3a64:			; <UNDEFINED> instruction: 0xf5b2d3e5
    3a68:	movwle	r4, #44888	; 0xaf58
    3a6c:	svcmi	0x005cf5b2
    3a70:			; <UNDEFINED> instruction: 0x4608bf3c
    3a74:	bicsle	r2, ip, #1073741824	; 0x40000000
    3a78:	svcmi	0x0060f5b2
    3a7c:	andcs	fp, r1, r8, lsr pc
    3a80:	strbmi	sp, [ip, #983]	; 0x3d7
    3a84:	streq	pc, [r3], #-260	; 0xfffffefc
    3a88:	bicsle	r4, r4, r8, lsl #12
    3a8c:	andeq	lr, r0, #331776	; 0x51000
    3a90:	blcc	b81f0 <opt_e@@Base+0x6b98>
    3a94:	movwcs	fp, #7960	; 0x1f18
    3a98:	svclt	0x00082f00
    3a9c:	stccs	3, cr2, [r0], {-0}
    3aa0:	movwcs	fp, #3848	; 0xf08
    3aa4:	sbcle	r2, fp, r0, lsl #22
    3aa8:	svceq	0x0002f1b8
    3aac:			; <UNDEFINED> instruction: 0xf1bedc02
    3ab0:	eorsle	r0, r6, lr, lsr #30
    3ab4:	ldrdlt	pc, [r4], -r7
    3ab8:			; <UNDEFINED> instruction: 0xf7fd4658
    3abc:			; <UNDEFINED> instruction: 0x4681ef3e
    3ac0:	andeq	pc, sl, r4, lsl #2
    3ac4:			; <UNDEFINED> instruction: 0xf7fd4448
    3ac8:			; <UNDEFINED> instruction: 0x4682eefc
    3acc:	adcsle	r2, r7, r0, lsl #16
    3ad0:			; <UNDEFINED> instruction: 0xf1091d03
    3ad4:	ldrbmi	r0, [r9], -r1, lsl #8
    3ad8:	ldrmi	r4, [r8], -r2, lsr #12
    3adc:	mcr	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3ae0:	andeq	lr, r9, #10240	; 0x2800
    3ae4:	bcs	be1e34 <opt_e@@Base+0xb307dc>
    3ae8:	bmi	537b04 <opt_e@@Base+0x4864ac>
    3aec:	ldmdahi	r2, {r1, r3, r4, r5, r6, sl, lr}
    3af0:	andcs	pc, r9, r0, lsr #16
    3af4:	vst1.32	{d20-d22}, [pc :128], r1
    3af8:	strbtmi	r5, [sl], -r0, lsl #7
    3afc:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    3b00:	strtmi	r4, [r8], -r1, asr #12
    3b04:	streq	lr, [r9], #-2826	; 0xfffff4f6
    3b08:			; <UNDEFINED> instruction: 0xf7fd9400
    3b0c:	ldmdavs	fp!, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    3b10:			; <UNDEFINED> instruction: 0xf8c72200
    3b14:	b	82bb1c <opt_e@@Base+0x77a4c4>
    3b18:	strtpl	r7, [r2], #-224	; 0xffffff20
    3b1c:	andcc	pc, r0, sl, asr #17
    3b20:			; <UNDEFINED> instruction: 0xf1b8e78e
    3b24:	orrle	r0, fp, r2, lsl #30
    3b28:	blcs	ba5cdc <opt_e@@Base+0xaf4684>
    3b2c:	str	sp, [r7, r2, asr #3]
    3b30:	mrc	7, 2, APSR_nzcv, cr12, cr13, {7}
    3b34:	strdeq	ip, [r1], -lr
    3b38:			; <UNDEFINED> instruction: 0x000001b4
    3b3c:	andeq	r7, r0, ip, lsl #28
    3b40:			; <UNDEFINED> instruction: 0xf7fdb508
    3b44:	blmi	2ff7dc <opt_e@@Base+0x24e184>
    3b48:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    3b4c:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    3b50:	strmi	r2, [r1], -r1, lsl #20
    3b54:	bmi	277b74 <opt_e@@Base+0x1c651c>
    3b58:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}^
    3b5c:			; <UNDEFINED> instruction: 0x4008e8bd
    3b60:	svclt	0x00b4f7fd
    3b64:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    3b68:			; <UNDEFINED> instruction: 0xf7fd6818
    3b6c:	b	83f3b4 <opt_e@@Base+0x78dd5c>
    3b70:	stclt	0, cr7, [r8, #-896]	; 0xfffffc80
    3b74:	andeq	ip, r1, r6, lsr #5
    3b78:	andeq	r0, r0, r4, asr #3
    3b7c:	strdeq	r0, [r0], -r4
    3b80:	muleq	r1, sl, r6
    3b84:	strlt	r4, [r8, #-2572]	; 0xfffff5f4
    3b88:	blmi	314d78 <opt_e@@Base+0x263720>
    3b8c:	ldmpl	r3, {r0, r7, fp, sp, lr}^
    3b90:	ldmdavs	fp, {r0, sl, lr}
    3b94:	andle	r2, r6, r1, lsl #22
    3b98:	ldmpl	r3, {r0, r3, r8, r9, fp, lr}^
    3b9c:	pop	{r3, r4, r7, fp, sp, lr}
    3ba0:			; <UNDEFINED> instruction: 0xf7fd4008
    3ba4:	blmi	1f39d8 <opt_e@@Base+0x142380>
    3ba8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    3bac:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3bb0:	rscvc	lr, r0, r0, lsr #20
    3bb4:	svclt	0x0000bd08
    3bb8:	andeq	ip, r1, r8, ror #4
    3bbc:	andeq	r0, r0, r4, asr #3
    3bc0:	strdeq	r0, [r0], -r4
    3bc4:	andeq	ip, r1, r8, asr r6
    3bc8:			; <UNDEFINED> instruction: 0xf7fd6800
    3bcc:	svclt	0x0000bda5
    3bd0:	svcmi	0x00f0e92d
    3bd4:	addlt	r1, r3, lr, lsl #28
    3bd8:			; <UNDEFINED> instruction: 0xf106dd3f
    3bdc:			; <UNDEFINED> instruction: 0xf8df39ff
    3be0:	svcmi	0x0020b080
    3be4:	stmdbeq	pc, {r0, r3, r5, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3be8:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3bec:	ldrbtmi	r4, [pc], #-1275	; 3bf4 <__snprintf_chk@plt+0x20a0>
    3bf0:	ldmdbeq	pc, {r0, r3, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3bf4:	strcs	r4, [pc, #-1272]	; 3704 <__snprintf_chk@plt+0x1bb0>
    3bf8:	andcs	lr, r0, sp, asr #19
    3bfc:	bls	c884 <_IO_stdin_used@@Base+0x13bc>
    3c00:	andcs	r4, r1, r9, asr r6
    3c04:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3c08:	streq	pc, [pc], #-421	; 3c10 <__snprintf_chk@plt+0x20bc>
    3c0c:	andcs	r4, r1, r7, lsl r9
    3c10:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    3c14:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3c18:	ble	6146f0 <opt_e@@Base+0x563098>
    3c1c:	blcc	42a828 <opt_e@@Base+0x3791d0>
    3c20:	beq	17e834 <opt_e@@Base+0xcd1dc>
    3c24:	svceq	0x0003f014
    3c28:			; <UNDEFINED> instruction: 0xf81a4639
    3c2c:			; <UNDEFINED> instruction: 0xf04f2f01
    3c30:	svclt	0x00080001
    3c34:	strcc	r4, [r1], #-1601	; 0xfffff9bf
    3c38:	mrc	7, 6, APSR_nzcv, cr4, cr13, {7}
    3c3c:	svclt	0x00d442ac
    3c40:	movwcs	r2, #769	; 0x301
    3c44:	svclt	0x00d842a6
    3c48:	blcs	c850 <_IO_stdin_used@@Base+0x1388>
    3c4c:	ldrcc	sp, [r0, #-490]	; 0xfffffe16
    3c50:			; <UNDEFINED> instruction: 0xf7fd200a
    3c54:	strbmi	lr, [sp, #-3766]	; 0xfffff14a
    3c58:	ldrdlt	sp, [r3], -r0
    3c5c:	svchi	0x00f0e8bd
    3c60:	andeq	r7, r0, r0, lsr #26
    3c64:	andeq	r7, r0, lr, lsl #26
    3c68:	andeq	r7, r0, r0, lsl sp
    3c6c:	strdeq	r7, [r0], -lr
    3c70:	svcmi	0x00f0e92d
    3c74:			; <UNDEFINED> instruction: 0xf8dfb087
    3c78:	strmi	r4, [pc], -r8, lsr #10
    3c7c:	strpl	pc, [r4, #-2271]!	; 0xfffff721
    3c80:	ldrbtmi	r1, [ip], #-3526	; 0xfffff23a
    3c84:	tstcc	r1, r2, lsl #2
    3c88:	ldrtmi	r4, [lr], #-1666	; 0xfffff97e
    3c8c:			; <UNDEFINED> instruction: 0xf810461f
    3c90:	strmi	r8, [r1], #-1
    3c94:	strcs	r5, [r0, #-2400]	; 0xfffff6a0
    3c98:	andls	r2, r5, #0, 8
    3c9c:	blcs	5dcb0 <ntfs_context@@Base+0x3daac>
    3ca0:			; <UNDEFINED> instruction: 0x2323bf0c
    3ca4:	movwls	r2, #13088	; 0x3320
    3ca8:	svccs	0x0001f811
    3cac:	b	13c4554 <opt_e@@Base+0x1312efc>
    3cb0:	b	100ecc8 <opt_e@@Base+0xf5d670>
    3cb4:	bl	49bd0c <opt_e@@Base+0x3ea6b4>
    3cb8:			; <UNDEFINED> instruction: 0xf04f040c
    3cbc:	bl	10c48c4 <opt_e@@Base+0x101326c>
    3cc0:	addmi	r0, lr, #0, 10
    3cc4:	bls	b848c <opt_e@@Base+0x6e34>
    3cc8:	tstls	r4, r9, ror r2
    3ccc:	andcc	pc, r2, sl, lsl r8	; <UNPREDICTABLE>
    3cd0:	tstle	fp, r1, lsl #22
    3cd4:	svclt	0x00082d00
    3cd8:	svclt	0x00342c64
    3cdc:	movwcs	r2, #769	; 0x301
    3ce0:	svceq	0x0000f1b8
    3ce4:	movwcs	fp, #3848	; 0xf08
    3ce8:	cmnle	r4, r0, lsl #22
    3cec:	ldrdls	pc, [ip], -sp
    3cf0:	svcls	0x00042001
    3cf4:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3cf8:	ldrtmi	r4, [sl], -fp, asr #12
    3cfc:			; <UNDEFINED> instruction: 0xf7fd4479
    3d00:	mcrls	14, 0, lr, cr2, cr2, {3}
    3d04:	strbmi	r9, [fp], -r5, lsl #18
    3d08:			; <UNDEFINED> instruction: 0xf81a463a
    3d0c:	tstls	r0, r6
    3d10:	ldrne	pc, [r8], #2271	; 0x8df
    3d14:	andcs	r9, r1, r1
    3d18:			; <UNDEFINED> instruction: 0xf7fd4479
    3d1c:			; <UNDEFINED> instruction: 0xf8dfee64
    3d20:			; <UNDEFINED> instruction: 0x46221490
    3d24:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    3d28:			; <UNDEFINED> instruction: 0xf7fd2001
    3d2c:			; <UNDEFINED> instruction: 0xf1b8ee5c
    3d30:			; <UNDEFINED> instruction: 0xf0000f00
    3d34:	strcc	r8, [r8], -r5, lsl #2
    3d38:	ldrbtls	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3d3c:			; <UNDEFINED> instruction: 0xf04f4456
    3d40:	ldrbtmi	r0, [r9], #2816	; 0xb00
    3d44:	movwcs	r4, #1591	; 0x637
    3d48:			; <UNDEFINED> instruction: 0x461a4638
    3d4c:	blne	81d94 <ntfs_context@@Base+0x61b90>
    3d50:	movwcc	r4, #32921	; 0x8099
    3d54:	strmi	r2, [sl], #-2848	; 0xfffff4e0
    3d58:			; <UNDEFINED> instruction: 0xf10bd1f8
    3d5c:	strbmi	r0, [r9], -r1, lsl #22
    3d60:	strcc	r2, [r4, -r1]
    3d64:	mrc	7, 1, APSR_nzcv, cr14, cr13, {7}
    3d68:	cfstr64le	mvdx4, [ip], #864	; 0x360
    3d6c:	strcs	r2, [r0, -sl]
    3d70:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3d74:			; <UNDEFINED> instruction: 0xf8df9b02
    3d78:			; <UNDEFINED> instruction: 0xf81a1440
    3d7c:	ldrbtmi	r0, [r9], #-3
    3d80:	andls	r9, r1, r5, lsl #22
    3d84:	movwls	r2, #1
    3d88:	andcc	lr, r3, #3620864	; 0x374000
    3d8c:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3d90:	strtne	pc, [r8], #-2271	; 0xfffff721
    3d94:	strtmi	r4, [fp], -r2, lsr #12
    3d98:	andcs	r4, r1, r9, ror r4
    3d9c:	mcr	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3da0:	ldrmi	pc, [ip], #-2271	; 0xfffff721
    3da4:	movwcs	r4, #1148	; 0x47c
    3da8:			; <UNDEFINED> instruction: 0x461a4630
    3dac:	blne	81df4 <ntfs_context@@Base+0x61bf0>
    3db0:	movwcc	r4, #32921	; 0x8099
    3db4:	strmi	r2, [sl], #-2848	; 0xfffff4e0
    3db8:			; <UNDEFINED> instruction: 0x3701d1f8
    3dbc:	andcs	r4, r1, r1, lsr #12
    3dc0:			; <UNDEFINED> instruction: 0xf7fd3604
    3dc4:	ldrmi	lr, [r8, #3600]!	; 0xe10
    3dc8:	andcs	sp, sl, sp, ror #25
    3dcc:	pop	{r0, r1, r2, ip, sp, pc}
    3dd0:			; <UNDEFINED> instruction: 0xf7fd4ff0
    3dd4:	ldclne	13, cr11, [r1, #972]	; 0x3cc
    3dd8:	ldrbmi	r2, [r1], #-768	; 0xfffffd00
    3ddc:	streq	pc, [r8], -r2, lsl #2
    3de0:			; <UNDEFINED> instruction: 0xf8114618
    3de4:	addsmi	r2, sl, r1, lsl #30
    3de8:	blcs	810a10 <opt_e@@Base+0x75f3b8>
    3dec:	mvnsle	r4, r0, lsl r4
    3df0:	svceq	0x0001f1b8
    3df4:	addhi	pc, sp, r0
    3df8:	svceq	0x0000f1b8
    3dfc:			; <UNDEFINED> instruction: 0xf1b8d06a
    3e00:	eorle	r0, lr, r2, lsl #30
    3e04:	vldrne	d9, [r9, #-8]
    3e08:	bl	4ca10 <ntfs_context@@Base+0x2c80c>
    3e0c:	ldrmi	r0, [pc], -r8, lsl #3
    3e10:			; <UNDEFINED> instruction: 0xf8114451
    3e14:	addsmi	r2, sl, r1, lsl #22
    3e18:	blcs	810a40 <opt_e@@Base+0x75f3e8>
    3e1c:	mvnsle	r4, r7, lsl r4
    3e20:	svclt	0x00062d00
    3e24:	movwcs	r2, #7173	; 0x1c05
    3e28:	ldmdacs	r5, {r8, r9, sp}
    3e2c:	movwcs	fp, #3860	; 0xf14
    3e30:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3e34:			; <UNDEFINED> instruction: 0xf5a7b37b
    3e38:	blcs	3a0e28 <opt_e@@Base+0x2ef7d0>
    3e3c:			; <UNDEFINED> instruction: 0x81a7f200
    3e40:			; <UNDEFINED> instruction: 0xf013e8df
    3e44:			; <UNDEFINED> instruction: 0x0195019d
    3e48:			; <UNDEFINED> instruction: 0x01a501a5
    3e4c:			; <UNDEFINED> instruction: 0x01a501a5
    3e50:			; <UNDEFINED> instruction: 0x01a501a5
    3e54:			; <UNDEFINED> instruction: 0x01a501a5
    3e58:			; <UNDEFINED> instruction: 0x01a501a5
    3e5c:	orreq	r0, r5, sp, lsl #3
    3e60:	blls	8445c <ntfs_context@@Base+0x64258>
    3e64:	tsteq	fp, r3, lsl #2	; <UNPREDICTABLE>
    3e68:	ldrbmi	r2, [r1], #-768	; 0xfffffd00
    3e6c:			; <UNDEFINED> instruction: 0xf811461f
    3e70:	addsmi	r2, sl, r1, lsl #30
    3e74:	blcs	810a9c <opt_e@@Base+0x75f444>
    3e78:	mvnsle	r4, r7, lsl r4
    3e7c:	svclt	0x00062d00
    3e80:	movwcs	r2, #7173	; 0x1c05
    3e84:	stmdacs	r0!, {r8, r9, sp}
    3e88:	movwcs	fp, #3860	; 0xf14
    3e8c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3e90:			; <UNDEFINED> instruction: 0xf0402b00
    3e94:			; <UNDEFINED> instruction: 0xf8dd80d5
    3e98:	andcs	r9, r1, ip
    3e9c:	stmibmi	r9, {r2, r8, r9, sl, fp, ip, pc}^
    3ea0:	ldrtmi	r4, [sl], -fp, asr #12
    3ea4:			; <UNDEFINED> instruction: 0xf7fd4479
    3ea8:	stmdbls	r2, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    3eac:	ldrtmi	r4, [sl], -fp, asr #12
    3eb0:	andeq	pc, r1, sl, lsl r8	; <UNPREDICTABLE>
    3eb4:	andls	r9, r1, r5, lsl #18
    3eb8:	tstls	r0, r1
    3ebc:	ldrbtmi	r4, [r9], #-2498	; 0xfffff63e
    3ec0:	ldc	7, cr15, [r0, #1012]	; 0x3f4
    3ec4:	strtmi	r4, [r2], -r1, asr #19
    3ec8:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    3ecc:			; <UNDEFINED> instruction: 0xf7fd2001
    3ed0:	ldr	lr, [r1, -sl, lsl #27]!
    3ed4:	ldrdls	pc, [ip], -sp
    3ed8:	svcls	0x00042001
    3edc:			; <UNDEFINED> instruction: 0x464b49bc
    3ee0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3ee4:	ldcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3ee8:	strbmi	r9, [fp], -r2, lsl #18
    3eec:			; <UNDEFINED> instruction: 0xf81a463a
    3ef0:	stmdbls	r5, {r0}
    3ef4:	andcs	r9, r1, r1
    3ef8:	ldmibmi	r6!, {r8, ip, pc}
    3efc:			; <UNDEFINED> instruction: 0xf7fd4479
    3f00:	ldmibmi	r5!, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    3f04:	strtmi	r4, [fp], -r2, lsr #12
    3f08:	andcs	r4, r1, r9, ror r4
    3f0c:	stcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    3f10:	stccs	7, cr14, [r0, #-72]	; 0xffffffb8
    3f14:	stccs	15, cr11, [r6], {8}
    3f18:	sfmcs	f5, 1, [r5], {220}	; 0xdc
    3f1c:	movwge	sp, #10458	; 0x28da
    3f20:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    3f24:			; <UNDEFINED> instruction: 0x47184413
    3f28:	andeq	r0, r0, r3, lsl #2
    3f2c:	andeq	r0, r0, sp, ror #1
    3f30:			; <UNDEFINED> instruction: 0xffffffad
    3f34:	andeq	r0, r0, sp, lsr #1
    3f38:			; <UNDEFINED> instruction: 0xffffffad
    3f3c:	andeq	r0, r0, r3, asr r0
    3f40:			; <UNDEFINED> instruction: 0xf7fd200a
    3f44:	blls	bf444 <opt_e@@Base+0xddec>
    3f48:			; <UNDEFINED> instruction: 0xf81a49a4
    3f4c:	ldrbtmi	r0, [r9], #-3
    3f50:	andls	r9, r1, r5, lsl #22
    3f54:	movwls	r2, #1
    3f58:	andcc	lr, r3, #3620864	; 0x374000
    3f5c:	stcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    3f60:			; <UNDEFINED> instruction: 0x4622499f
    3f64:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    3f68:			; <UNDEFINED> instruction: 0xf7fd2001
    3f6c:	andcs	lr, sl, ip, lsr sp
    3f70:	pop	{r0, r1, r2, ip, sp, pc}
    3f74:			; <UNDEFINED> instruction: 0xf7fd4ff0
    3f78:	stmdacc	r1, {r0, r5, r8, sl, fp, ip, sp, pc}
    3f7c:			; <UNDEFINED> instruction: 0xf63f2811
    3f80:	movwge	sl, #11957	; 0x2eb5
    3f84:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    3f88:			; <UNDEFINED> instruction: 0x47184413
    3f8c:	andeq	r0, r0, r3, lsl #3
    3f90:	andeq	r0, r0, r3, ror r1
    3f94:	andeq	r0, r0, r3, ror #2
    3f98:	andeq	r0, r0, r3, asr r1
    3f9c:			; <UNDEFINED> instruction: 0xfffffd61
    3fa0:	andeq	r0, r0, r3, asr #2
    3fa4:	andeq	r0, r0, r3, lsr r1
    3fa8:			; <UNDEFINED> instruction: 0xfffffd61
    3fac:			; <UNDEFINED> instruction: 0xfffffd61
    3fb0:			; <UNDEFINED> instruction: 0xfffffd61
    3fb4:	andeq	r0, r0, r3, lsr #2
    3fb8:			; <UNDEFINED> instruction: 0xfffffd61
    3fbc:	andeq	r0, r0, r3, lsl r1
    3fc0:	andeq	r0, r0, r3, lsr #3
    3fc4:			; <UNDEFINED> instruction: 0xfffffd61
    3fc8:			; <UNDEFINED> instruction: 0xfffffd61
    3fcc:			; <UNDEFINED> instruction: 0xfffffd61
    3fd0:	muleq	r0, r3, r1
    3fd4:	suble	r2, r6, r0, lsl #16
    3fd8:			; <UNDEFINED> instruction: 0xf47f2801
    3fdc:	stmibmi	r1, {r0, r1, r2, r7, r9, sl, fp, sp, pc}
    3fe0:	andcc	lr, r3, #3620864	; 0x374000
    3fe4:			; <UNDEFINED> instruction: 0xf7fd4479
    3fe8:	blls	bf3e8 <opt_e@@Base+0xdd90>
    3fec:	bls	14bff8 <opt_e@@Base+0x9a9a0>
    3ff0:			; <UNDEFINED> instruction: 0xf81a497d
    3ff4:	ldrbtmi	r7, [r9], #-3
    3ff8:	andls	r9, r0, #3072	; 0xc00
    3ffc:	bls	129c08 <opt_e@@Base+0x785b0>
    4000:	ldcl	7, cr15, [r0], #1012	; 0x3f4
    4004:			; <UNDEFINED> instruction: 0x46224979
    4008:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    400c:			; <UNDEFINED> instruction: 0xf7fd2001
    4010:	ldr	lr, [r1], sl, ror #25
    4014:			; <UNDEFINED> instruction: 0xf47f2800
    4018:	ldmdbmi	r5!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
    401c:	ldmib	sp, {r0, sp}^
    4020:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4024:	ldcl	7, cr15, [lr], {253}	; 0xfd
    4028:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    402c:	svcge	0x0033f47f
    4030:	andcs	r4, r1, r0, ror r9
    4034:	andcc	lr, r3, #3620864	; 0x374000
    4038:			; <UNDEFINED> instruction: 0xf7fd4479
    403c:			; <UNDEFINED> instruction: 0xe7d4ecd4
    4040:	msrcs	CPSR_c, #64, 4
    4044:	mlale	r2, pc, r2, r4	; <UNPREDICTABLE>
    4048:	msrcs	CPSR_x, #64, 4
    404c:	ldmib	sp, {r0, r1, r2, r3, r4, r7, r9, lr}^
    4050:	andsle	r3, r6, r3, lsl #4
    4054:	svcvc	0x0008f5b7
    4058:	stmdbmi	r7!, {r0, r2, r3, ip, lr, pc}^
    405c:	ldrbtmi	r2, [r9], #-1
    4060:	stcl	7, cr15, [r0], {253}	; 0xfd
    4064:	stmdbmi	r5!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}^
    4068:	ldmib	sp, {r0, sp}^
    406c:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4070:	ldc	7, cr15, [r8], #1012	; 0x3f4
    4074:	stmdbmi	r2!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    4078:	ldrbtmi	r2, [r9], #-1
    407c:	ldc	7, cr15, [r2], #1012	; 0x3f4
    4080:	stmdbmi	r0!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    4084:	ldrbtmi	r2, [r9], #-1
    4088:	stc	7, cr15, [ip], #1012	; 0x3f4
    408c:	ldmdbmi	lr, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    4090:	ldmib	sp, {r0, sp}^
    4094:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4098:	stc	7, cr15, [r4], #1012	; 0x3f4
    409c:	ldmdbmi	fp, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
    40a0:	ldmib	sp, {r0, sp}^
    40a4:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    40a8:	ldc	7, cr15, [ip], {253}	; 0xfd
    40ac:	ldmdbmi	r8, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    40b0:	ldmib	sp, {r0, sp}^
    40b4:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    40b8:	ldc	7, cr15, [r4], {253}	; 0xfd
    40bc:	ldmdbmi	r5, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    40c0:	ldmib	sp, {r0, sp}^
    40c4:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    40c8:	stc	7, cr15, [ip], {253}	; 0xfd
    40cc:	ldmdbmi	r2, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    40d0:	ldmib	sp, {r0, sp}^
    40d4:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    40d8:	stc	7, cr15, [r4], {253}	; 0xfd
    40dc:	stmdbmi	pc, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    40e0:	ldmib	sp, {r0, sp}^
    40e4:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    40e8:	ldcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    40ec:	stmdbmi	ip, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    40f0:	ldmib	sp, {r0, sp}^
    40f4:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    40f8:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    40fc:	stmdbmi	r9, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    4100:	ldmib	sp, {r0, sp}^
    4104:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4108:	stcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    410c:	stmdbmi	r6, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    4110:	ldmib	sp, {r0, sp}^
    4114:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4118:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    411c:	stmdbmi	r3, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    4120:	ldmib	sp, {r0, sp}^
    4124:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4128:	mrrc	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    412c:	stmdbmi	r0, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    4130:	ldmib	sp, {r0, sp}^
    4134:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4138:	mrrc	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    413c:	ldmdbmi	sp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    4140:	ldmib	sp, {r0, sp}^
    4144:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4148:	mcrr	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    414c:	ldmdbmi	sl!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    4150:	ldmib	sp, {r0, sp}^
    4154:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4158:	mcrr	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    415c:	ldmdbmi	r7!, {r0, r2, r6, r8, r9, sl, sp, lr, pc}
    4160:	ldmib	sp, {r0, sp}^
    4164:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4168:	ldc	7, cr15, [ip], #-1012	; 0xfffffc0c
    416c:	ldmdbmi	r4!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    4170:	ldmib	sp, {r0, sp}^
    4174:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4178:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    417c:	ldmdbmi	r1!, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    4180:	ldmib	sp, {r0, sp}^
    4184:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4188:	stc	7, cr15, [ip], #-1012	; 0xfffffc0c
    418c:	stmdbmi	lr!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    4190:	strls	r2, [r0, -r1]
    4194:	andcc	lr, r3, #3620864	; 0x374000
    4198:			; <UNDEFINED> instruction: 0xf7fd4479
    419c:	str	lr, [r4, -r4, lsr #24]!
    41a0:	andeq	ip, r1, lr, ror #2
    41a4:	ldrdeq	r0, [r0], -r4
    41a8:	andeq	r7, r0, r0, lsr #28
    41ac:	andeq	r7, r0, r4, lsl lr
    41b0:	andeq	r7, r0, r6, lsl lr
    41b4:	andeq	r7, r0, r2, lsl #28
    41b8:	ldrdeq	r7, [r0], -r6
    41bc:	andeq	r7, r0, ip, asr #27
    41c0:	andeq	r7, r0, r8, lsr #27
    41c4:	andeq	r7, r0, r8, ror ip
    41c8:	andeq	r7, r0, lr, ror #24
    41cc:	andeq	r7, r0, r2, ror ip
    41d0:	andeq	r7, r0, sl, lsr ip
    41d4:	andeq	r7, r0, r0, lsr ip
    41d8:	andeq	r7, r0, r4, lsr ip
    41dc:	andeq	r7, r0, r6, lsl #24
    41e0:	strdeq	r7, [r0], -lr
    41e4:	andeq	r7, r0, ip, ror #18
    41e8:	andeq	r7, r0, r6, lsr fp
    41ec:	andeq	r7, r0, r2, lsr fp
    41f0:	andeq	r7, r0, r6, lsl #18
    41f4:	andeq	r7, r0, r0, ror #17
    41f8:	andeq	r7, r0, r2, lsr #20
    41fc:	andeq	r7, r0, sl, asr #17
    4200:	andeq	r7, r0, lr, asr #19
    4204:	andeq	r7, r0, sl, ror #19
    4208:	andeq	r7, r0, sl, asr #19
    420c:	andeq	r7, r0, r6, asr #18
    4210:	andeq	r7, r0, sl, lsl r9
    4214:	strdeq	r7, [r0], -r6
    4218:	ldrdeq	r7, [r0], -r6
    421c:			; <UNDEFINED> instruction: 0x000078b2
    4220:	muleq	r0, r2, r8
    4224:	andeq	r7, r0, r2, ror r8
    4228:	andeq	r7, r0, r2, asr r8
    422c:	andeq	r7, r0, sl, lsl #18
    4230:	ldrdeq	r7, [r0], -r6
    4234:	andeq	r7, r0, r6, lsr #19
    4238:	andeq	r7, r0, lr, ror r9
    423c:	andeq	r7, r0, r6, asr r9
    4240:	andeq	r7, r0, r6, lsr r9
    4244:	andeq	r7, r0, lr, lsl #18
    4248:	andeq	r7, r0, ip, ror #18
    424c:	bmi	556ea4 <opt_e@@Base+0x4a584c>
    4250:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    4254:	ldmpl	fp, {r0, r2, r9, sl, lr}
    4258:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    425c:	svclt	0x000c2b01
    4260:			; <UNDEFINED> instruction: 0x23202323
    4264:	ldmdami	r0, {r0, r5, r7, r8, fp, ip, sp, pc}
    4268:			; <UNDEFINED> instruction: 0xf7fd4478
    426c:	stmibvc	sl!, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    4270:	strtmi	r7, [r8], -ip, lsr #18
    4274:			; <UNDEFINED> instruction: 0x1d337969
    4278:	bl	122a34 <opt_e@@Base+0x713dc>
    427c:	bmi	2d528c <opt_e@@Base+0x223c34>
    4280:	tstcs	r1, r4, lsl #22
    4284:	tstvs	r5, r1, lsl #22
    4288:	pop	{r1, r3, r4, r5, r6, sl, lr}
    428c:	strbt	r4, [pc], #112	; 4294 <__snprintf_chk@plt+0x2740>
    4290:	stmdbmi	r7, {r1, r3, r6, r9, lr}
    4294:	ldrbtmi	r2, [r9], #-1
    4298:	bl	fe942294 <opt_e@@Base+0xfe890c3c>
    429c:	svclt	0x0000e7e3
    42a0:	andeq	fp, r1, r0, lsr #23
    42a4:	ldrdeq	r0, [r0], -r4
    42a8:	andeq	r7, r0, r4, lsl #18
    42ac:	strdeq	r7, [r0], -r0
    42b0:	andeq	r7, r0, r6, ror r6
    42b4:	bmi	556f0c <opt_e@@Base+0x4a58b4>
    42b8:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    42bc:	ldmpl	fp, {r0, r2, r9, sl, lr}
    42c0:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    42c4:	svclt	0x000c2b01
    42c8:			; <UNDEFINED> instruction: 0x23202323
    42cc:	ldmdami	r0, {r0, r5, r7, r8, fp, ip, sp, pc}
    42d0:			; <UNDEFINED> instruction: 0xf7fd4478
    42d4:	bvc	feabee84 <opt_e@@Base+0xfea0d82c>
    42d8:	strtmi	r7, [r8], -ip, lsr #20
    42dc:	vldmdbne	r3!, {s14-s118}
    42e0:	bl	122e9c <opt_e@@Base+0x71844>
    42e4:	bmi	2d52f4 <opt_e@@Base+0x223c9c>
    42e8:	tstcs	r1, r4, lsl #22
    42ec:	tstvs	r5, r1, lsl #22
    42f0:	pop	{r1, r3, r4, r5, r6, sl, lr}
    42f4:	ldrt	r4, [fp], #112	; 0x70
    42f8:	stmdbmi	r7, {r1, r3, r6, r9, lr}
    42fc:	ldrbtmi	r2, [r9], #-1
    4300:	bl	1c422fc <opt_e@@Base+0x1b90ca4>
    4304:	svclt	0x0000e7e3
    4308:	andeq	fp, r1, r8, lsr fp
    430c:	ldrdeq	r0, [r0], -r4
    4310:	andeq	r7, r0, ip, lsr #17
    4314:	muleq	r0, r8, r8
    4318:	andeq	r7, r0, lr, lsl #12
    431c:	bmi	fe2d714c <opt_e@@Base+0xfe225af4>
    4320:	ldrblt	r4, [r0, #1147]!	; 0x47b
    4324:	ldmpl	fp, {r0, r2, r9, sl, lr}
    4328:	strmi	fp, [ip], -r3, lsl #1
    432c:	blcs	5e3a0 <ntfs_context@@Base+0x3e19c>
    4330:	strcs	fp, [r3, -ip, lsl #30]!
    4334:	stmdbcs	r0, {r5, r8, r9, sl, sp}
    4338:	addhi	pc, sp, r0, asr #32
    433c:			; <UNDEFINED> instruction: 0xf06f4884
    4340:	blne	d85b54 <opt_e@@Base+0xcd44fc>
    4344:			; <UNDEFINED> instruction: 0xf7fd4478
    4348:	stmdavc	r8!, {r4, r5, r7, r9, fp, sp, lr, pc}
    434c:	ldrtmi	r4, [fp], -r1, lsl #19
    4350:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    4354:	andcs	r9, r1, r0
    4358:	bl	1142354 <opt_e@@Base+0x1090cfc>
    435c:	stmiavc	ip!, {r3, r5, r6, r7, fp, ip, sp, lr}
    4360:	ldmdbmi	sp!, {r0, r1, r3, r4, r5, r9, sl, lr}^
    4364:	bl	115c34 <opt_e@@Base+0x645dc>
    4368:	andcs	r2, r1, r0, lsl #8
    436c:	strls	r4, [r0], #-1145	; 0xfffffb87
    4370:	bl	e4236c <opt_e@@Base+0xd90d14>
    4374:			; <UNDEFINED> instruction: 0xf10007e3
    4378:	sbfxeq	r8, pc, #1, #1
    437c:	sbcshi	pc, r4, r0, lsl #2
    4380:			; <UNDEFINED> instruction: 0xf1000761
    4384:	streq	r8, [r2, -r9, asr #1]!
    4388:	adcshi	pc, lr, r0, lsl #2
    438c:			; <UNDEFINED> instruction: 0xf10006e3
    4390:			; <UNDEFINED> instruction: 0x06a080b3
    4394:	adchi	pc, r8, r0, lsl #2
    4398:			; <UNDEFINED> instruction: 0xf10005e1
    439c:	streq	r8, [r2, #157]!	; 0x9d
    43a0:	addshi	pc, r2, r0, lsl #2
    43a4:			; <UNDEFINED> instruction: 0xf1000563
    43a8:	streq	r8, [r0, #-135]!	; 0xffffff79
    43ac:	strbteq	sp, [r1], #1148	; 0x47c
    43b0:	strteq	sp, [r2], #1138	; 0x472
    43b4:	strteq	sp, [r3], #-1128	; 0xfffffb98
    43b8:	vqshl.s8	<illegal reg q14.5>, q7, q2
    43bc:	andsmi	r3, ip, fp, ror #7
    43c0:	stmibvc	ip!, {r0, r4, r6, r8, ip, lr, pc}
    43c4:	stmdbvc	r9!, {r0, r1, r3, r4, r5, r9, sl, lr}^
    43c8:	stmdbvc	r8!, {r1, r4, r5, r9, sl, lr}
    43cc:	andmi	lr, r4, r0, lsl #22
    43d0:	bl	22b88 <ntfs_context@@Base+0x2984>
    43d4:	stmdbmi	r1!, {r0, sp}^
    43d8:	andvs	lr, r4, r0, lsl #22
    43dc:	andls	r4, r0, r9, ror r4
    43e0:			; <UNDEFINED> instruction: 0xf7fd2001
    43e4:	bvc	feb3efec <opt_e@@Base+0xfea8d994>
    43e8:	ldrtmi	r7, [fp], -r9, ror #20
    43ec:	ldrtmi	r7, [r2], -r8, lsr #20
    43f0:	andmi	lr, r4, r0, lsl #22
    43f4:	bl	22fac <ntfs_context@@Base+0x2da8>
    43f8:	ldmdbmi	r9, {r0, sp}^
    43fc:	andvs	lr, r4, r0, lsl #22
    4400:	andls	r4, r0, r9, ror r4
    4404:			; <UNDEFINED> instruction: 0xf7fd2001
    4408:	blvc	feb3efc8 <opt_e@@Base+0xfea8d970>
    440c:	ldrtmi	r7, [fp], -r9, ror #22
    4410:	ldrtmi	r7, [r2], -r8, lsr #22
    4414:	andmi	lr, r4, r0, lsl #22
    4418:	bl	233d0 <ntfs_context@@Base+0x31cc>
    441c:	ldmdbmi	r1, {r0, sp}^
    4420:	andvs	lr, r4, r0, lsl #22
    4424:	andls	r4, r0, r9, ror r4
    4428:			; <UNDEFINED> instruction: 0xf7fd2001
    442c:	vstmiavc	r9!, {s28-s247}
    4430:	ldrtmi	r7, [fp], -ip, lsr #24
    4434:	ldrtmi	r7, [r2], -pc, ror #24
    4438:	bl	1237f4 <opt_e@@Base+0x7219c>
    443c:	stmdbmi	sl, {r0, sl, lr}^
    4440:	bl	10c44c <opt_e@@Base+0x5adf4>
    4444:	ldrbtmi	r2, [r9], #-1031	; 0xfffffbf9
    4448:	strvs	lr, [r5], #-2820	; 0xfffff4fc
    444c:			; <UNDEFINED> instruction: 0xf7fd9400
    4450:	andlt	lr, r3, sl, asr #21
    4454:	submi	fp, sl, #240, 26	; 0x3c00
    4458:	ldrtmi	r4, [fp], -r4, asr #18
    445c:	ldrbtmi	r2, [r9], #-1
    4460:	b	ff04245c <opt_e@@Base+0xfef90e04>
    4464:	stmdbmi	r2, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    4468:	strls	r4, [r0], #-1595	; 0xfffff9c5
    446c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    4470:			; <UNDEFINED> instruction: 0xf7fd2001
    4474:			; <UNDEFINED> instruction: 0xe7a4eab8
    4478:			; <UNDEFINED> instruction: 0x463b493e
    447c:	andcs	r4, r1, r2, lsr r6
    4480:			; <UNDEFINED> instruction: 0xf7fd4479
    4484:			; <UNDEFINED> instruction: 0xe798eab0
    4488:			; <UNDEFINED> instruction: 0x463b493b
    448c:	andcs	r4, r1, r2, lsr r6
    4490:			; <UNDEFINED> instruction: 0xf7fd4479
    4494:	str	lr, [lr, r8, lsr #21]
    4498:			; <UNDEFINED> instruction: 0x463b4938
    449c:	andcs	r4, r1, r2, lsr r6
    44a0:			; <UNDEFINED> instruction: 0xf7fd4479
    44a4:	str	lr, [r4, r0, lsr #21]
    44a8:			; <UNDEFINED> instruction: 0x463b4935
    44ac:	andcs	r4, r1, r2, lsr r6
    44b0:			; <UNDEFINED> instruction: 0xf7fd4479
    44b4:			; <UNDEFINED> instruction: 0xe77aea98
    44b8:			; <UNDEFINED> instruction: 0x463b4932
    44bc:	andcs	r4, r1, r2, lsr r6
    44c0:			; <UNDEFINED> instruction: 0xf7fd4479
    44c4:			; <UNDEFINED> instruction: 0xe770ea90
    44c8:	ldrtmi	r4, [fp], -pc, lsr #18
    44cc:	andcs	r4, r1, r2, lsr r6
    44d0:			; <UNDEFINED> instruction: 0xf7fd4479
    44d4:	strb	lr, [r5, -r8, lsl #21]!
    44d8:	ldrtmi	r4, [fp], -ip, lsr #18
    44dc:	andcs	r4, r1, r2, lsr r6
    44e0:			; <UNDEFINED> instruction: 0xf7fd4479
    44e4:	ldrb	lr, [sl, -r0, lsl #21]
    44e8:	ldrtmi	r4, [fp], -r9, lsr #18
    44ec:	andcs	r4, r1, r2, lsr r6
    44f0:			; <UNDEFINED> instruction: 0xf7fd4479
    44f4:	smlsldx	lr, pc, r8, sl	; <UNPREDICTABLE>
    44f8:	ldrtmi	r4, [fp], -r6, lsr #18
    44fc:	andcs	r4, r1, r2, lsr r6
    4500:			; <UNDEFINED> instruction: 0xf7fd4479
    4504:	smlsldx	lr, r4, r0, sl
    4508:	ldrtmi	r4, [fp], -r3, lsr #18
    450c:	andcs	r4, r1, r2, lsr r6
    4510:			; <UNDEFINED> instruction: 0xf7fd4479
    4514:	ldr	lr, [r9, -r8, ror #20]!
    4518:	ldrtmi	r4, [fp], -r0, lsr #18
    451c:	andcs	r4, r1, r2, lsr r6
    4520:			; <UNDEFINED> instruction: 0xf7fd4479
    4524:	str	lr, [lr, -r0, ror #20]!
    4528:			; <UNDEFINED> instruction: 0x463b491d
    452c:	andcs	r4, r1, r2, lsr r6
    4530:			; <UNDEFINED> instruction: 0xf7fd4479
    4534:			; <UNDEFINED> instruction: 0xe723ea58
    4538:			; <UNDEFINED> instruction: 0x463b491a
    453c:	andcs	r4, r1, r2, lsr r6
    4540:			; <UNDEFINED> instruction: 0xf7fd4479
    4544:			; <UNDEFINED> instruction: 0xe718ea50
    4548:	ldrdeq	fp, [r1], -r0
    454c:	ldrdeq	r0, [r0], -r4
    4550:	andeq	r7, r0, r8, asr #16
    4554:	andeq	r7, r0, sl, asr #16
    4558:	andeq	r7, r0, r0, asr #16
    455c:	ldrdeq	r7, [r0], -ip
    4560:	andeq	r7, r0, ip, asr #19
    4564:			; <UNDEFINED> instruction: 0x000079bc
    4568:	andeq	r7, r0, lr, lsr #19
    456c:	andeq	r7, r0, lr, lsr #9
    4570:	andeq	r7, r0, r6, lsr #18
    4574:	strdeq	r7, [r0], -r0
    4578:	andeq	r7, r0, ip, lsr #17
    457c:	andeq	r7, r0, r8, ror #16
    4580:	andeq	r7, r0, ip, lsr #16
    4584:	strdeq	r7, [r0], -r0
    4588:			; <UNDEFINED> instruction: 0x000077b8
    458c:	andeq	r7, r0, r0, lsl #15
    4590:	andeq	r7, r0, r4, asr r7
    4594:	andeq	r7, r0, ip, lsr #14
    4598:	andeq	r7, r0, r0, lsl #14
    459c:	ldrdeq	r7, [r0], -r8
    45a0:	andeq	r7, r0, ip, lsr #13
    45a4:	andeq	r7, r0, r0, lsl #13
    45a8:	bmi	1d1737c <opt_e@@Base+0x1c65d24>
    45ac:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    45b0:	strdlt	r4, [r9], r0
    45b4:	movwls	r5, #18587	; 0x489b
    45b8:	movwls	r6, #30747	; 0x781b
    45bc:			; <UNDEFINED> instruction: 0xf0002800
    45c0:			; <UNDEFINED> instruction: 0x460680d3
    45c4:	stmdami	lr!, {r0, r2, r6, fp, sp, lr}^
    45c8:	stmdbmi	r2, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    45cc:			; <UNDEFINED> instruction: 0xf7fd4478
    45d0:	stmdbmi	ip!, {r2, r3, r5, r6, r8, fp, sp, lr, pc}^
    45d4:	andcs	r4, r1, sl, lsr #12
    45d8:	stmdbne	pc!, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    45dc:	b	c25d8 <opt_e@@Base+0x10f80>
    45e0:	strtmi	r4, [r2], -r9, ror #18
    45e4:	ldrbtmi	r2, [r9], #-1
    45e8:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45ec:	strbmi	r4, [sl], -r7, ror #18
    45f0:	ldrbtmi	r2, [r9], #-1
    45f4:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45f8:	ldmdavs	r2!, {r0, r2, r5, r6, r8, fp, lr}
    45fc:	ldrbtmi	r2, [r9], #-1
    4600:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4604:	bhi	c96b98 <opt_e@@Base+0xbe5540>
    4608:	ldrbtmi	r2, [r9], #-1
    460c:	stmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4610:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    4614:	stmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4618:			; <UNDEFINED> instruction: 0x7d324960
    461c:	ldrbtmi	r2, [r9], #-1
    4620:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4624:			; <UNDEFINED> instruction: 0x7d72495e
    4628:	ldrbtmi	r2, [r9], #-1
    462c:	ldmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4630:	ldclle	15, cr2, [fp, #-0]
    4634:	ldrdge	pc, [ip, #-143]!	; 0xffffff71
    4638:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    463c:	ldrdlt	pc, [r8, #-143]!	; 0xffffff71
    4640:	blmi	168d648 <opt_e@@Base+0x15dbff0>
    4644:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    4648:	movwls	r4, #21627	; 0x547b
    464c:	svclt	0x00da42a5
    4650:	andeq	lr, r5, #173056	; 0x2a400
    4654:			; <UNDEFINED> instruction: 0x46221912
    4658:	vstmiaeq	r2, {d30-<overflow reg d32>}
    465c:			; <UNDEFINED> instruction: 0x1018f8bc
    4660:			; <UNDEFINED> instruction: 0x001af8bc
    4664:	subsle	r2, r9, r0, asr #18
    4668:	svceq	0x0004f010
    466c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4670:	ands	pc, fp, sp, lsl #17
    4674:	cmncs	r2, #20, 30	; 0x50
    4678:			; <UNDEFINED> instruction: 0xf010232d
    467c:			; <UNDEFINED> instruction: 0xf88d0f02
    4680:	svclt	0x00143018
    4684:			; <UNDEFINED> instruction: 0x232d2377
    4688:	svceq	0x0001f010
    468c:	andscc	pc, r9, sp, lsl #17
    4690:	cmncs	r8, #20, 30	; 0x50
    4694:	adcmi	r2, r5, #-1275068416	; 0xb4000000
    4698:	andscc	pc, sl, sp, lsl #17
    469c:	blmi	113b81c <opt_e@@Base+0x108a1c4>
    46a0:	stmdbcc	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    46a4:	ldmdale	r7!, {r0, r1, r2, r3, r4, r8, fp, sp}
    46a8:			; <UNDEFINED> instruction: 0xf001e8df
    46ac:	teqcc	r6, #40	; 0x28
    46b0:	eorscc	r3, r6, r6, lsr r6
    46b4:			; <UNDEFINED> instruction: 0x36363636
    46b8:	ldccs	6, cr3, [r6, #-216]!	; 0xffffff28
    46bc:			; <UNDEFINED> instruction: 0x36363636
    46c0:			; <UNDEFINED> instruction: 0x36363636
    46c4:			; <UNDEFINED> instruction: 0x36363636
    46c8:	blcs	d91fa8 <opt_e@@Base+0xce0950>
    46cc:	stmib	sp, {r0, r4, r6, r9, sl, lr}^
    46d0:	strcc	r0, [r1], #-2050	; 0xfffff7fe
    46d4:			; <UNDEFINED> instruction: 0xc01cf8dc
    46d8:	tstls	r0, r1
    46dc:			; <UNDEFINED> instruction: 0xf8cd4935
    46e0:	ldrbtmi	ip, [r9], #-4
    46e4:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46e8:			; <UNDEFINED> instruction: 0xd1af42bc
    46ec:	bls	1eb304 <opt_e@@Base+0x139cac>
    46f0:	addsmi	r6, sl, #1769472	; 0x1b0000
    46f4:	andlt	sp, r9, sp, lsr r1
    46f8:	svchi	0x00f0e8bd
    46fc:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
    4700:	stmdbls	r5, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4704:	pushmi	{r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4708:			; <UNDEFINED> instruction: 0xe7e04479
    470c:	ldrbtmi	r4, [r9], #-2348	; 0xfffff6d4
    4710:	stmdbmi	ip!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4714:			; <UNDEFINED> instruction: 0xe7da4479
    4718:			; <UNDEFINED> instruction: 0xe7d84659
    471c:	svcvc	0x0000f410
    4720:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4724:	andsne	pc, fp, sp, lsl #17
    4728:	cmncs	r3, #20, 30	; 0x50
    472c:			; <UNDEFINED> instruction: 0xf410232d
    4730:			; <UNDEFINED> instruction: 0xf88d6f00
    4734:	svclt	0x00143018
    4738:			; <UNDEFINED> instruction: 0x232d2375
    473c:	svcvs	0x0080f410
    4740:	andscc	pc, r9, sp, lsl #17
    4744:	cmncs	r7, #20, 30	; 0x50
    4748:	adcmi	r2, r5, #-1275068416	; 0xb4000000
    474c:	andscc	pc, sl, sp, lsl #17
    4750:	blmi	77bb74 <opt_e@@Base+0x6ca51c>
    4754:	ldmdbmi	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4758:			; <UNDEFINED> instruction: 0xe7b84479
    475c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    4760:	blmi	73e5e4 <opt_e@@Base+0x68cf8c>
    4764:			; <UNDEFINED> instruction: 0xe7f6447b
    4768:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    476c:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4770:			; <UNDEFINED> instruction: 0xf7fde7bc
    4774:	svclt	0x0000e83c
    4778:	andeq	fp, r1, r4, asr #16
    477c:			; <UNDEFINED> instruction: 0x000001b4
    4780:	andeq	r7, r0, ip, lsl #17
    4784:	muleq	r0, r4, r8
    4788:	muleq	r0, r6, r8
    478c:	muleq	r0, sl, r8
    4790:	andeq	r7, r0, r2, lsr #17
    4794:	andeq	r7, r0, sl, lsr #17
    4798:			; <UNDEFINED> instruction: 0x00008cb6
    479c:	andeq	r7, r0, lr, lsr #17
    47a0:			; <UNDEFINED> instruction: 0x000078b2
    47a4:	ldrdeq	r7, [r0], -ip
    47a8:	ldrdeq	r7, [r0], -r2
    47ac:	strdeq	r7, [r0], -r8
    47b0:	andeq	r7, r0, r0, ror r7
    47b4:	andeq	r7, r0, lr, lsl #16
    47b8:	andeq	r7, r0, r2, asr r7
    47bc:	andeq	r7, r0, r0, lsr r7
    47c0:	andeq	r7, r0, sl, lsl r7
    47c4:	andeq	r7, r0, ip, lsl r7
    47c8:			; <UNDEFINED> instruction: 0x000076b4
    47cc:	strdeq	r7, [r0], -r0
    47d0:	andeq	r7, r0, sl, lsr #13
    47d4:	andeq	r7, r0, ip, lsr #13
    47d8:	andeq	r7, r0, sl, lsr #15
    47dc:	svcmi	0x00f0e92d
    47e0:			; <UNDEFINED> instruction: 0xf8df4680
    47e4:	addslt	r6, r5, ip, lsr #14
    47e8:			; <UNDEFINED> instruction: 0x0728f8df
    47ec:	ldrbtmi	r4, [lr], #-604	; 0xfffffda4
    47f0:	strls	r9, [fp], #-271	; 0xfffffef1
    47f4:	ldmdapl	r0!, {r0, r1, r3, r4, r7, r9, sl, lr}
    47f8:	bl	2160cc <opt_e@@Base+0x164a74>
    47fc:			; <UNDEFINED> instruction: 0xf8180501
    4800:	andsls	r1, r0, #1
    4804:	andls	r4, sl, r2, lsr #12
    4808:	blls	28c814 <opt_e@@Base+0x1db1bc>
    480c:	stmiavc	pc!, {r0, r5, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    4810:	ldmdavs	fp, {r1, r2, r3, r5, r7, fp, ip, sp, lr}
    4814:	bl	1a8c1c <opt_e@@Base+0xf75c4>
    4818:	addmi	r2, r3, #117440512	; 0x7000000
    481c:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    4820:	svclt	0x000c940c
    4824:			; <UNDEFINED> instruction: 0x23202323
    4828:			; <UNDEFINED> instruction: 0x461f4479
    482c:			; <UNDEFINED> instruction: 0xf7fd930e
    4830:			; <UNDEFINED> instruction: 0xf8dfe8da
    4834:	ldrtmi	r1, [fp], -r8, ror #13
    4838:	strls	r4, [r0], #-1610	; 0xfffff9b6
    483c:	andcs	r4, r1, r9, ror r4
    4840:	ldm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4844:	stmdbvc	r8!, {r1, r2, r3, r5, r6, r8, fp, ip, sp, lr}
    4848:			; <UNDEFINED> instruction: 0xf8df463b
    484c:			; <UNDEFINED> instruction: 0x464a16d4
    4850:	strcs	lr, [r6, #-2816]	; 0xfffff500
    4854:	ldrbtmi	r2, [r9], #-1
    4858:	strls	r9, [sp, #-1280]	; 0xfffffb00
    485c:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4860:	svclt	0x00182d00
    4864:			; <UNDEFINED> instruction: 0xf3402c08
    4868:			; <UNDEFINED> instruction: 0xf8df8147
    486c:			; <UNDEFINED> instruction: 0xf10b36b8
    4870:			; <UNDEFINED> instruction: 0xf10b0a04
    4874:	strcs	r0, [r8], -r8, lsl #4
    4878:	tstls	r2, #2063597568	; 0x7b000000
    487c:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    4880:	ldrbtmi	r9, [fp], #-529	; 0xfffffdef
    4884:			; <UNDEFINED> instruction: 0xf06f9313
    4888:	bl	fe8c549c <opt_e@@Base+0xfe813e44>
    488c:	bl	fe8c6cbc <opt_e@@Base+0xfe815664>
    4890:	movwcs	r0, #2827	; 0xb0b
    4894:	movwvs	lr, #14797	; 0x39cd
    4898:	andcs	r9, r1, r4, lsl #22
    489c:	stmdbls	r3, {r0, r1, r2, r3, r9, fp, ip, pc}
    48a0:	movwls	r3, #17153	; 0x4301
    48a4:	movwls	r1, #2135	; 0x857
    48a8:	blls	3ab0dc <opt_e@@Base+0x2f9a84>
    48ac:	smladls	r1, r2, r9, r9
    48b0:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48b4:	ldrbmi	r9, [sl], -sl, lsl #22
    48b8:	ldmdavs	r9, {r0, sp}
    48bc:	andcc	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
    48c0:	ldmdbls	r3, {r0, r8, fp, sp}
    48c4:	strcs	fp, [r3, #-3852]!	; 0xfffff0f4
    48c8:	movwls	r2, #1312	; 0x520
    48cc:	movweq	lr, #31496	; 0x7b08
    48d0:	strtmi	r9, [fp], -r6, lsl #6
    48d4:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48d8:	andeq	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
    48dc:			; <UNDEFINED> instruction: 0xf0002801
    48e0:	stmdacs	r0, {r0, r1, r4, r5, r9, pc}
    48e4:	eorshi	pc, r7, #0
    48e8:			; <UNDEFINED> instruction: 0xf0002802
    48ec:			; <UNDEFINED> instruction: 0xf8df8225
    48f0:			; <UNDEFINED> instruction: 0x462b163c
    48f4:	andcs	r4, r1, sl, asr #12
    48f8:			; <UNDEFINED> instruction: 0xf7fd4479
    48fc:	blls	1bead4 <opt_e@@Base+0x10d47c>
    4900:			; <UNDEFINED> instruction: 0xf8df465a
    4904:	andcs	r1, r1, ip, lsr #12
    4908:	ldrbtmi	r7, [r9], #-2142	; 0xfffff7a2
    490c:	strls	r4, [r0], -fp, lsr #12
    4910:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4914:			; <UNDEFINED> instruction: 0xf10007f4
    4918:			; <UNDEFINED> instruction: 0x07b08197
    491c:	orrhi	pc, ip, r0, lsl #2
    4920:			; <UNDEFINED> instruction: 0xf1000771
    4924:			; <UNDEFINED> instruction: 0xf0168181
    4928:	movwls	r0, #29448	; 0x7308
    492c:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
    4930:			; <UNDEFINED> instruction: 0xf10006f2
    4934:	ldrbteq	r8, [r3], -r9, ror #2
    4938:	cmphi	r4, r0, lsl #2	; <UNPREDICTABLE>
    493c:			; <UNDEFINED> instruction: 0xf1000634
    4940:	ldfnep	f0, [ip], #364	; 0x16c
    4944:	strls	r1, [r9], #-3257	; 0xfffff347
    4948:			; <UNDEFINED> instruction: 0xf8181cbb
    494c:	ldrbmi	ip, [sl], -r4
    4950:	andne	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
    4954:	movwls	r4, #33860	; 0x8444
    4958:	bl	4c964 <ntfs_context@@Base+0x2c760>
    495c:	tstls	r0, ip, lsl #2
    4960:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    4964:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    4968:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    496c:	strtmi	r2, [r1], -r0, lsl #6
    4970:			; <UNDEFINED> instruction: 0xf811461c
    4974:	addsmi	r2, sl, r1, lsl #30
    4978:	blcs	8115a0 <opt_e@@Base+0x75ff48>
    497c:	mvnsle	r4, r4, lsl r4
    4980:	ldrne	pc, [r4, #2271]!	; 0x8df
    4984:	ldrbmi	r4, [sl], -fp, lsr #12
    4988:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    498c:			; <UNDEFINED> instruction: 0xf7fd2001
    4990:			; <UNDEFINED> instruction: 0xf8dfe82a
    4994:	adclt	r1, r2, #168, 10	; 0x2a000000
    4998:	andls	r4, r0, #45088768	; 0x2b00000
    499c:			; <UNDEFINED> instruction: 0x464a4479
    49a0:			; <UNDEFINED> instruction: 0xf7fd2001
    49a4:	bls	43ea2c <opt_e@@Base+0x38d3d4>
    49a8:	movweq	pc, #4100	; 0x1004	; <UNPREDICTABLE>
    49ac:			; <UNDEFINED> instruction: 0xf0002a00
    49b0:	blcs	24d90 <ntfs_context@@Base+0x4b8c>
    49b4:	addshi	pc, fp, #64	; 0x40
    49b8:			; <UNDEFINED> instruction: 0xf10007a0
    49bc:	strbeq	r8, [r1, -sp, lsl #5]!
    49c0:	rsbshi	pc, pc, #0, 2
    49c4:			; <UNDEFINED> instruction: 0xf1000722
    49c8:			; <UNDEFINED> instruction: 0x06e38271
    49cc:	mvnshi	pc, r0, lsl #2
    49d0:			; <UNDEFINED> instruction: 0xf10006a0
    49d4:	strbteq	r8, [r1], -fp, ror #3
    49d8:	bicshi	pc, sp, r0, lsl #2
    49dc:			; <UNDEFINED> instruction: 0xf1000622
    49e0:	strbeq	r8, [r3, #450]!	; 0x1c2
    49e4:	bichi	pc, ip, r0, lsl #2
    49e8:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    49ec:	andmi	pc, r6, #196, 6	; 0x10000003
    49f0:	andls	r4, r0, #45088768	; 0x2b00000
    49f4:			; <UNDEFINED> instruction: 0x464a4479
    49f8:			; <UNDEFINED> instruction: 0xf7fc2001
    49fc:	mvneq	lr, #244, 30	; 0x3d0
    4a00:	orrhi	pc, pc, r0, lsl #2
    4a04:			; <UNDEFINED> instruction: 0xf10003a0
    4a08:	cmneq	r1, #1073741856	; 0x40000020
    4a0c:	cmnhi	r3, r0, lsl #2	; <UNPREDICTABLE>
    4a10:			; <UNDEFINED> instruction: 0xf1000322
    4a14:	rsceq	r8, r3, #1073741849	; 0x40000019
    4a18:	cmphi	r7, r0, lsl #2	; <UNPREDICTABLE>
    4a1c:			; <UNDEFINED> instruction: 0xf1000220
    4a20:	rsceq	r8, r1, ip, asr #2
    4a24:	mrshi	pc, (UNDEF: 81)	; <UNPREDICTABLE>
    4a28:			; <UNDEFINED> instruction: 0xf10000a2
    4a2c:	rsbeq	r8, r3, r6, lsr r1
    4a30:	msrhi	CPSR_c, r0, lsl #2
    4a34:	vmull.s8	q9, d0, d0
    4a38:			; <UNDEFINED> instruction: 0xf1078128
    4a3c:			; <UNDEFINED> instruction: 0xf8df0308
    4a40:	andcs	r1, r1, r4, lsl #10
    4a44:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    4a48:	andls	r4, r5, #45088768	; 0x2b00000
    4a4c:	ldrbmi	r9, [sl], -r0, lsl #4
    4a50:	svc	0x00c8f7fc
    4a54:	ldrbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4a58:			; <UNDEFINED> instruction: 0x46409b11
    4a5c:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    4a60:			; <UNDEFINED> instruction: 0xf906f7ff
    4a64:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4a68:	ldrbmi	r4, [sl], -fp, lsr #12
    4a6c:	andcs	r4, r1, r9, ror r4
    4a70:	svc	0x00b8f7fc
    4a74:	andeq	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
    4a78:			; <UNDEFINED> instruction: 0xf0002800
    4a7c:	stmdacs	r1, {r0, r2, r3, r5, r6, r7, pc}
    4a80:	rscshi	pc, r4, r0
    4a84:	vsubw.s8	q9, q7, d23
    4a88:	andsmi	r0, ip, #0, 6
    4a8c:	eorcs	sp, r0, r7, lsr r0
    4a90:	svc	0x0096f7fc
    4a94:	vsubw.s8	q9, q4, d1
    4a98:	andsmi	r0, ip, #0, 6
    4a9c:	andhi	pc, r2, #64	; 0x40
    4aa0:	vsubw.s8	q9, q2, d6
    4aa4:	andsmi	r0, ip, #0, 6
    4aa8:	mvnhi	pc, r0, asr #32
    4aac:	vsubw.s8	q9, q1, d16
    4ab0:	andsmi	r0, ip, #0, 6
    4ab4:	mvnshi	pc, r0, asr #32
    4ab8:	svceq	0x000bf016
    4abc:	blls	1f8f64 <opt_e@@Base+0x14790c>
    4ac0:	andcs	fp, sl, fp, ror r3
    4ac4:	svc	0x007cf7fc
    4ac8:	bls	26b6f0 <opt_e@@Base+0x1ba098>
    4acc:			; <UNDEFINED> instruction: 0xf8189903
    4ad0:			; <UNDEFINED> instruction: 0xf8183003
    4ad4:	strmi	r2, [fp], #-2
    4ad8:	stmdals	ip, {r2, r8, fp, ip, pc}
    4adc:	andcs	lr, r2, #3072	; 0xc00
    4ae0:	andls	r9, r3, #13312	; 0x3400
    4ae4:	svclt	0x00ac4299
    4ae8:	movwcs	r2, #4864	; 0x1300
    4aec:	svclt	0x00d84290
    4af0:	blcs	d6f8 <_IO_stdin_used@@Base+0x2230>
    4af4:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {3}
    4af8:	pop	{r0, r2, r4, ip, sp, pc}
    4afc:			; <UNDEFINED> instruction: 0xf8df8ff0
    4b00:	andcs	r1, r1, r0, asr r4
    4b04:			; <UNDEFINED> instruction: 0xf7fc4479
    4b08:			; <UNDEFINED> instruction: 0xf016ef6e
    4b0c:	sbcsle	r0, r6, fp, lsl #30
    4b10:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4b14:	ldrbtmi	r2, [r9], #-1
    4b18:	svc	0x0064f7fc
    4b1c:	blcs	2b740 <ntfs_context@@Base+0xb53c>
    4b20:			; <UNDEFINED> instruction: 0xf8dfd1cf
    4b24:	andcs	r1, r1, r4, lsr r4
    4b28:			; <UNDEFINED> instruction: 0xf7fc4479
    4b2c:	blls	1c08a4 <opt_e@@Base+0x10f24c>
    4b30:	mulne	r5, r8, r8
    4b34:	muleq	r6, r8, r8
    4b38:	blls	1634b0 <opt_e@@Base+0xb1e58>
    4b3c:			; <UNDEFINED> instruction: 0xf8980209
    4b40:	strcc	r2, [r2], #-7
    4b44:	bl	55c58 <ntfs_context@@Base+0x35a54>
    4b48:	adceq	r4, r4, r0, lsl #2
    4b4c:			; <UNDEFINED> instruction: 0xf898461e
    4b50:	bl	50b68 <ntfs_context@@Base+0x30964>
    4b54:	ldrtmi	r6, [r0], -r2, lsl #2
    4b58:			; <UNDEFINED> instruction: 0x46224419
    4b5c:			; <UNDEFINED> instruction: 0xf7fc4441
    4b60:	stmdacs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    4b64:	bichi	pc, lr, r0
    4b68:	mulcc	r9, r8, r8
    4b6c:			; <UNDEFINED> instruction: 0xf8984622
    4b70:	ldrtmi	r5, [r0], -sl
    4b74:	mulmi	fp, r8, r8
    4b78:			; <UNDEFINED> instruction: 0xf8980219
    4b7c:	bl	50ba4 <ntfs_context@@Base+0x309a0>
    4b80:	bl	54f9c <ntfs_context@@Base+0x34d98>
    4b84:	ldrmi	r6, [r9], #-260	; 0xfffffefc
    4b88:			; <UNDEFINED> instruction: 0xf7fc4441
    4b8c:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
    4b90:	ldmibmi	r2!, {r0, r1, r2, r4, r7, r8, ip, lr, pc}^
    4b94:	ldrbtmi	r2, [r9], #-1
    4b98:	svc	0x0024f7fc
    4b9c:	blcs	3e9e8 <ntfs_context@@Base+0x1e7e4>
    4ba0:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    4ba4:			; <UNDEFINED> instruction: 0xf10007a0
    4ba8:	strbeq	r8, [r1, -r4, lsr #2]!
    4bac:	msrhi	CPSR_fsx, r0, lsl #2
    4bb0:			; <UNDEFINED> instruction: 0xf1000722
    4bb4:			; <UNDEFINED> instruction: 0x06e38138
    4bb8:	mrshi	pc, (UNDEF: 82)	; <UNPREDICTABLE>
    4bbc:			; <UNDEFINED> instruction: 0xf10006a0
    4bc0:	strteq	r8, [r1], -ip, asr #2
    4bc4:	cmphi	r6, r0, lsl #2	; <UNPREDICTABLE>
    4bc8:			; <UNDEFINED> instruction: 0xf57f05e2
    4bcc:	stmibmi	r4!, {r0, r2, r3, r8, r9, sl, fp, sp, pc}^
    4bd0:	andeq	pc, r7, #111	; 0x6f
    4bd4:	bl	fe896488 <opt_e@@Base+0xfe7e4e30>
    4bd8:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4bdc:			; <UNDEFINED> instruction: 0xf7fc2001
    4be0:	str	lr, [r1, -r2, lsl #30]
    4be4:			; <UNDEFINED> instruction: 0x462b49df
    4be8:	andcs	r4, r1, sl, asr #12
    4bec:			; <UNDEFINED> instruction: 0xf7fc4479
    4bf0:			; <UNDEFINED> instruction: 0x0634eefa
    4bf4:	mcrge	5, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    4bf8:			; <UNDEFINED> instruction: 0x462b49db
    4bfc:	andcs	r4, r1, sl, asr #12
    4c00:			; <UNDEFINED> instruction: 0xf7fc4479
    4c04:			; <UNDEFINED> instruction: 0xe69ceef0
    4c08:			; <UNDEFINED> instruction: 0x462b49d8
    4c0c:	andcs	r4, r1, sl, asr #12
    4c10:			; <UNDEFINED> instruction: 0xf7fc4479
    4c14:	str	lr, [lr], r8, ror #29
    4c18:			; <UNDEFINED> instruction: 0x462b49d5
    4c1c:	andcs	r4, r1, sl, asr #12
    4c20:			; <UNDEFINED> instruction: 0xf7fc4479
    4c24:	str	lr, [r3], r0, ror #29
    4c28:			; <UNDEFINED> instruction: 0x462b49d2
    4c2c:	andcs	r4, r1, sl, asr #12
    4c30:			; <UNDEFINED> instruction: 0xf7fc4479
    4c34:			; <UNDEFINED> instruction: 0xe676eed8
    4c38:	strtmi	r4, [fp], -pc, asr #19
    4c3c:	andcs	r4, r1, sl, asr #12
    4c40:			; <UNDEFINED> instruction: 0xf7fc4479
    4c44:			; <UNDEFINED> instruction: 0xe66beed0
    4c48:	strtmi	r4, [fp], -ip, asr #19
    4c4c:	andcs	r4, r1, sl, asr #12
    4c50:			; <UNDEFINED> instruction: 0xf7fc4479
    4c54:	strbt	lr, [r0], -r8, asr #29
    4c58:	andcs	r4, r1, r9, asr #19
    4c5c:			; <UNDEFINED> instruction: 0xf7fc4479
    4c60:			; <UNDEFINED> instruction: 0xf818eec2
    4c64:	stmdacs	r1, {r0, r1, r2}
    4c68:	svcge	0x000cf47f
    4c6c:	ldrbtmi	r4, [r9], #-2501	; 0xfffff63b
    4c70:	mrc	7, 5, APSR_nzcv, cr8, cr12, {7}
    4c74:	stmibmi	r4, {r1, r2, r8, r9, sl, sp, lr, pc}^
    4c78:	strbmi	r4, [sl], -fp, lsr #12
    4c7c:	ldrbtmi	r2, [r9], #-1
    4c80:	mrc	7, 5, APSR_nzcv, cr0, cr12, {7}
    4c84:			; <UNDEFINED> instruction: 0xf6bf2c00
    4c88:	stmibmi	r0, {r3, r4, r6, r7, r9, sl, fp, sp, pc}^
    4c8c:	strbmi	r4, [sl], -fp, lsr #12
    4c90:	ldrbtmi	r2, [r9], #-1
    4c94:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4c98:	ldmibmi	sp!, {r0, r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}
    4c9c:	strbmi	r4, [sl], -fp, lsr #12
    4ca0:	ldrbtmi	r2, [r9], #-1
    4ca4:	mrc	7, 4, APSR_nzcv, cr14, cr12, {7}
    4ca8:	ldmibmi	sl!, {r0, r6, r7, r9, sl, sp, lr, pc}
    4cac:	strbmi	r4, [sl], -fp, lsr #12
    4cb0:	ldrbtmi	r2, [r9], #-1
    4cb4:	mrc	7, 4, APSR_nzcv, cr6, cr12, {7}
    4cb8:	ldmibmi	r7!, {r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}
    4cbc:	strbmi	r4, [sl], -fp, lsr #12
    4cc0:	ldrbtmi	r2, [r9], #-1
    4cc4:	mcr	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4cc8:	ldmibmi	r4!, {r0, r1, r3, r5, r7, r9, sl, sp, lr, pc}
    4ccc:	andeq	pc, r7, #111	; 0x6f
    4cd0:	bl	fe896584 <opt_e@@Base+0xfe7e4f2c>
    4cd4:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4cd8:			; <UNDEFINED> instruction: 0xf7fc2001
    4cdc:	ldr	lr, [sp], r4, lsl #29
    4ce0:			; <UNDEFINED> instruction: 0xf06f49af
    4ce4:	strtmi	r0, [fp], -r7, lsl #4
    4ce8:	andeq	lr, sl, #165888	; 0x28800
    4cec:	andcs	r4, r1, r9, ror r4
    4cf0:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    4cf4:	stmibmi	fp!, {r0, r1, r2, r3, r7, r9, sl, sp, lr, pc}
    4cf8:	andeq	pc, r7, #111	; 0x6f
    4cfc:	bl	fe8965b0 <opt_e@@Base+0xfe7e4f58>
    4d00:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4d04:			; <UNDEFINED> instruction: 0xf7fc2001
    4d08:	str	lr, [r1], lr, ror #28
    4d0c:			; <UNDEFINED> instruction: 0xf06f49a6
    4d10:	strtmi	r0, [fp], -r7, lsl #4
    4d14:	andeq	lr, sl, #165888	; 0x28800
    4d18:	andcs	r4, r1, r9, ror r4
    4d1c:	mcr	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4d20:	stmibmi	r2!, {r0, r1, r4, r5, r6, r9, sl, sp, lr, pc}
    4d24:	andeq	pc, r7, #111	; 0x6f
    4d28:	bl	fe8965dc <opt_e@@Base+0xfe7e4f84>
    4d2c:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4d30:			; <UNDEFINED> instruction: 0xf7fc2001
    4d34:			; <UNDEFINED> instruction: 0xe665ee58
    4d38:			; <UNDEFINED> instruction: 0x462b499d
    4d3c:	andcs	r4, r1, sl, asr #12
    4d40:			; <UNDEFINED> instruction: 0xf7fc4479
    4d44:	ldrb	lr, [sl, #3664]	; 0xe50
    4d48:			; <UNDEFINED> instruction: 0x462b499a
    4d4c:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    4d50:	mcr	7, 2, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4d54:	ldmibmi	r8, {r0, r1, r4, r6, r7, r8, sl, sp, lr, pc}
    4d58:	strbmi	r4, [sl], -fp, lsr #12
    4d5c:	ldrbtmi	r2, [r9], #-1
    4d60:	mcr	7, 2, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4d64:	ldmibmi	r5, {r0, r1, r3, r6, r7, r8, sl, sp, lr, pc}
    4d68:			; <UNDEFINED> instruction: 0xf06f462b
    4d6c:	andcs	r0, r1, r7, lsl #4
    4d70:	andeq	lr, sl, #165888	; 0x28800
    4d74:			; <UNDEFINED> instruction: 0xf7fc4479
    4d78:	strbeq	lr, [r3, #3638]!	; 0xe36
    4d7c:	mrcge	5, 1, APSR_nzcv, cr4, cr15, {3}
    4d80:			; <UNDEFINED> instruction: 0xf06f498f
    4d84:	strtmi	r0, [fp], -r7, lsl #4
    4d88:	andeq	lr, sl, #165888	; 0x28800
    4d8c:	andcs	r4, r1, r9, ror r4
    4d90:	mcr	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4d94:	stmibmi	fp, {r3, r5, r9, sl, sp, lr, pc}
    4d98:	andeq	pc, r7, #111	; 0x6f
    4d9c:	bl	fe896650 <opt_e@@Base+0xfe7e4ff8>
    4da0:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4da4:			; <UNDEFINED> instruction: 0xf7fc2001
    4da8:			; <UNDEFINED> instruction: 0xe617ee1e
    4dac:			; <UNDEFINED> instruction: 0xf06f4986
    4db0:	strtmi	r0, [fp], -r7, lsl #4
    4db4:	andeq	lr, sl, #165888	; 0x28800
    4db8:	andcs	r4, r1, r9, ror r4
    4dbc:	mrc	7, 0, APSR_nzcv, cr2, cr12, {7}
    4dc0:	stmibmi	r2, {r0, r3, r9, sl, sp, lr, pc}
    4dc4:	andeq	pc, r7, #111	; 0x6f
    4dc8:	bl	fe89667c <opt_e@@Base+0xfe7e5024>
    4dcc:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4dd0:			; <UNDEFINED> instruction: 0xf7fc2001
    4dd4:	ldrb	lr, [fp, #3592]!	; 0xe08
    4dd8:			; <UNDEFINED> instruction: 0xf06f497d
    4ddc:	strtmi	r0, [fp], -r7, lsl #4
    4de0:	andeq	lr, sl, #165888	; 0x28800
    4de4:	andcs	r4, r1, r9, ror r4
    4de8:	ldcl	7, cr15, [ip, #1008]!	; 0x3f0
    4dec:			; <UNDEFINED> instruction: 0xf57f07a0
    4df0:	ldmdbmi	r8!, {r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}^
    4df4:	andeq	pc, r7, #111	; 0x6f
    4df8:	bl	fe8966ac <opt_e@@Base+0xfe7e5054>
    4dfc:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4e00:			; <UNDEFINED> instruction: 0xf7fc2001
    4e04:			; <UNDEFINED> instruction: 0x0761edf0
    4e08:	mrcge	5, 6, APSR_nzcv, cr2, cr15, {3}
    4e0c:			; <UNDEFINED> instruction: 0xf06f4972
    4e10:	strtmi	r0, [fp], -r7, lsl #4
    4e14:	andeq	lr, sl, #165888	; 0x28800
    4e18:	andcs	r4, r1, r9, ror r4
    4e1c:	stcl	7, cr15, [r2, #1008]!	; 0x3f0
    4e20:			; <UNDEFINED> instruction: 0xf57f0722
    4e24:	stmdbmi	sp!, {r3, r6, r7, r9, sl, fp, sp, pc}^
    4e28:			; <UNDEFINED> instruction: 0xf06f462b
    4e2c:	andcs	r0, r1, r7, lsl #4
    4e30:	andeq	lr, sl, #165888	; 0x28800
    4e34:			; <UNDEFINED> instruction: 0xf7fc4479
    4e38:	usateq	lr, #3, r6, asr #27
    4e3c:	mrcge	5, 5, APSR_nzcv, cr14, cr15, {3}
    4e40:			; <UNDEFINED> instruction: 0xf06f4967
    4e44:	strtmi	r0, [fp], -r7, lsl #4
    4e48:	andeq	lr, sl, #165888	; 0x28800
    4e4c:	andcs	r4, r1, r9, ror r4
    4e50:	stcl	7, cr15, [r8, #1008]	; 0x3f0
    4e54:			; <UNDEFINED> instruction: 0xf57f06a0
    4e58:	stmdbmi	r2!, {r2, r4, r5, r7, r9, sl, fp, sp, pc}^
    4e5c:	andeq	pc, r7, #111	; 0x6f
    4e60:	bl	fe896714 <opt_e@@Base+0xfe7e50bc>
    4e64:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4e68:			; <UNDEFINED> instruction: 0xf7fc2001
    4e6c:			; <UNDEFINED> instruction: 0x0621edbc
    4e70:	mcrge	5, 5, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    4e74:			; <UNDEFINED> instruction: 0xf06f495c
    4e78:	strtmi	r0, [fp], -r7, lsl #4
    4e7c:	andeq	lr, sl, #165888	; 0x28800
    4e80:	andcs	r4, r1, r9, ror r4
    4e84:	stc	7, cr15, [lr, #1008]!	; 0x3f0
    4e88:			; <UNDEFINED> instruction: 0x2077e69e
    4e8c:	ldc	7, cr15, [r8, #1008]	; 0x3f0
    4e90:	vsubw.s8	q9, q1, d16
    4e94:	andsmi	r0, ip, #0, 6
    4e98:	cfmvdhrge	mvd14, pc
    4e9c:			; <UNDEFINED> instruction: 0xf7fc2078
    4ea0:			; <UNDEFINED> instruction: 0xe609ed90
    4ea4:			; <UNDEFINED> instruction: 0xf7fc2072
    4ea8:	ldrb	lr, [r9, #3468]!	; 0xd8c
    4eac:			; <UNDEFINED> instruction: 0xf06f494f
    4eb0:	strtmi	r0, [fp], -r7, lsl #4
    4eb4:	andeq	lr, sl, #165888	; 0x28800
    4eb8:	andcs	r4, r1, r9, ror r4
    4ebc:	ldc	7, cr15, [r2, #1008]	; 0x3f0
    4ec0:	stmdbmi	fp, {r0, r1, r7, r8, sl, sp, lr, pc}^
    4ec4:	andeq	pc, r7, #111	; 0x6f
    4ec8:	bl	fe89677c <opt_e@@Base+0xfe7e5124>
    4ecc:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4ed0:			; <UNDEFINED> instruction: 0xf7fc2001
    4ed4:	ldrb	lr, [r5, #-3464]!	; 0xfffff278
    4ed8:			; <UNDEFINED> instruction: 0xf06f4946
    4edc:	strtmi	r0, [fp], -r7, lsl #4
    4ee0:	andeq	lr, sl, #165888	; 0x28800
    4ee4:	andcs	r4, r1, r9, ror r4
    4ee8:	ldcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    4eec:	stmdbmi	r2, {r0, r1, r2, r5, r6, r8, sl, sp, lr, pc}^
    4ef0:	andeq	pc, r7, #111	; 0x6f
    4ef4:	bl	fe8967a8 <opt_e@@Base+0xfe7e5150>
    4ef8:	ldrbtmi	r0, [r9], #-522	; 0xfffffdf6
    4efc:			; <UNDEFINED> instruction: 0xf7fc2001
    4f00:	ldrb	lr, [r9, #-3442]	; 0xfffff28e
    4f04:	andcs	r4, r1, sp, lsr r9
    4f08:			; <UNDEFINED> instruction: 0xf7fc4479
    4f0c:	strt	lr, [fp], -ip, ror #26
    4f10:	andeq	fp, r1, r2, lsl #12
    4f14:	ldrdeq	r0, [r0], -r4
    4f18:	andeq	r7, r0, r4, ror r3
    4f1c:	andeq	r7, r0, r4, ror #13
    4f20:	ldrdeq	r7, [r0], -sl
    4f24:	andeq	r7, r0, r8, asr #13
    4f28:	ldrdeq	r7, [r0], -r2
    4f2c:	andeq	r7, r0, r8, lsr #13
    4f30:	andeq	r7, r0, r2, lsr #5
    4f34:	strdeq	r7, [r0], -lr
    4f38:	andeq	r7, r0, lr, ror #13
    4f3c:	strdeq	r7, [r0], -r0
    4f40:	muleq	r0, ip, r7
    4f44:	andeq	r7, r0, lr, lsl r8
    4f48:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    4f4c:	andeq	r7, r0, r8, lsl #16
    4f50:	muleq	r0, r0, r7
    4f54:	andeq	r7, r0, r6, lsl #15
    4f58:	andeq	r7, r0, r0, lsl #15
    4f5c:	andeq	r7, r0, sl, lsr #14
    4f60:	andeq	r7, r0, r2, ror #10
    4f64:	andeq	r7, r0, r8, asr #8
    4f68:	andeq	r7, r0, ip, asr #8
    4f6c:	andeq	r7, r0, ip, lsl #8
    4f70:	andeq	r7, r0, r4, ror #7
    4f74:			; <UNDEFINED> instruction: 0x000073b0
    4f78:	andeq	r7, r0, r4, lsl #7
    4f7c:	andeq	r7, r0, ip, asr r3
    4f80:	andeq	r7, r0, r8, lsr #12
    4f84:	andeq	r7, r0, lr, lsl r6
    4f88:			; <UNDEFINED> instruction: 0x000075be
    4f8c:			; <UNDEFINED> instruction: 0x000075be
    4f90:	andeq	r7, r0, r6, lsl #11
    4f94:	andeq	r7, r0, r6, ror #10
    4f98:	andeq	r7, r0, sl, lsr r5
    4f9c:	andeq	r7, r0, r6, lsl r5
    4fa0:	strdeq	r7, [r0], -r0
    4fa4:	andeq	r7, r0, sl, asr #9
    4fa8:	andeq	r7, r0, r0, lsr #9
    4fac:	andeq	r7, r0, lr, ror r4
    4fb0:	andeq	r7, r0, ip, asr #4
    4fb4:	andeq	r7, r0, sl, lsr #4
    4fb8:	andeq	r7, r0, r6, lsl #4
    4fbc:			; <UNDEFINED> instruction: 0x000073b4
    4fc0:			; <UNDEFINED> instruction: 0x000073b0
    4fc4:	andeq	r7, r0, r2, ror r3
    4fc8:	andeq	r7, r0, ip, asr #6
    4fcc:	andeq	r7, r0, r6, lsr #6
    4fd0:	andeq	r7, r0, r0, ror r3
    4fd4:	andeq	r7, r0, r6, ror #6
    4fd8:	andeq	r7, r0, ip, asr r3
    4fdc:			; <UNDEFINED> instruction: 0x000072b4
    4fe0:	andeq	r7, r0, r8, lsr #5
    4fe4:	andeq	r7, r0, lr, lsl r3
    4fe8:	andeq	r7, r0, r8, lsr #5
    4fec:	andeq	r7, r0, r0, lsr r2
    4ff0:	andeq	r7, r0, r2, lsl #4
    4ff4:	ldrdeq	r7, [r0], -ip
    4ff8:			; <UNDEFINED> instruction: 0x000071b2
    4ffc:	andeq	r7, r0, ip, lsr #7
    5000:	mvnsmi	lr, sp, lsr #18
    5004:	ldcmi	6, cr4, [sp], {5}
    5008:	ldmdami	sp, {r0, r1, r2, r3, r9, sl, lr}
    500c:	ldrbtmi	r4, [ip], #-1558	; 0xfffff9ea
    5010:			; <UNDEFINED> instruction: 0xf8957cab
    5014:			; <UNDEFINED> instruction: 0x4621c011
    5018:	ldreq	r5, [sl], #-2081	; 0xfffff7df
    501c:	bl	a43c4 <ntfs_context@@Base+0x841c0>
    5020:	sfmvc	f2, 4, [ip], #-48	; 0xffffffd0
    5024:	bl	9f058 <ntfs_context@@Base+0x7ee54>
    5028:	blcs	5d830 <ntfs_context@@Base+0x3d62c>
    502c:			; <UNDEFINED> instruction: 0x2323bf0c
    5030:	ldmdbne	r4, {r5, r8, r9, sp}
    5034:	ldmiblt	r6, {r2, r3, ip, lr, pc}
    5038:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    503c:	ldc	7, cr15, [r4], #-1008	; 0xfffffc10
    5040:			; <UNDEFINED> instruction: 0x463a1d33
    5044:	strtmi	r4, [r8], -r1, lsr #12
    5048:	ldrhmi	lr, [r0, #141]!	; 0x8d
    504c:	bllt	ff1c3050 <opt_e@@Base+0xff1119f8>
    5050:	stmdami	sp, {r1, r2, r5, r6, r8, fp, ip, sp, pc}
    5054:	ldrhmi	lr, [r0, #141]!	; 0x8d
    5058:			; <UNDEFINED> instruction: 0xf7fc4478
    505c:	stmdbmi	fp, {r0, r1, r5, sl, fp, ip, sp, pc}
    5060:	andcs	r4, r1, r2, ror r2
    5064:			; <UNDEFINED> instruction: 0xf7fc4479
    5068:			; <UNDEFINED> instruction: 0xe7e5ecbe
    506c:	rsbsmi	r4, r2, #8, 18	; 0x20000
    5070:	ldrbtmi	r2, [r9], #-1
    5074:	ldc	7, cr15, [r6], #1008	; 0x3f0
    5078:	svclt	0x0000e7eb
    507c:	andeq	sl, r1, r2, ror #27
    5080:	ldrdeq	r0, [r0], -r4
    5084:	muleq	r0, r2, r2
    5088:	andeq	r7, r0, ip, ror r2
    508c:	andeq	r6, r0, r8, lsr #17
    5090:	muleq	r0, sl, r8
    5094:	mvnsmi	lr, sp, lsr #18
    5098:	ldcmi	6, cr4, [sp], {5}
    509c:	ldmdami	sp, {r0, r1, r2, r3, r9, sl, lr}
    50a0:	ldrbtmi	r4, [ip], #-1558	; 0xfffff9ea
    50a4:			; <UNDEFINED> instruction: 0xf8957bab
    50a8:	strtmi	ip, [r1], -sp
    50ac:	ldreq	r5, [sl], #-2081	; 0xfffff7df
    50b0:	bl	a4058 <ntfs_context@@Base+0x83e54>
    50b4:	blvc	b0d8ec <opt_e@@Base+0xa5c294>
    50b8:	bl	9f0ec <ntfs_context@@Base+0x7eee8>
    50bc:	blcs	5d8c4 <ntfs_context@@Base+0x3d6c0>
    50c0:			; <UNDEFINED> instruction: 0x2323bf0c
    50c4:	ldmdbne	r4, {r5, r8, r9, sp}
    50c8:	ldmiblt	r6, {r2, r3, ip, lr, pc}
    50cc:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    50d0:	bl	ffac30c8 <opt_e@@Base+0xffa11a70>
    50d4:			; <UNDEFINED> instruction: 0x463a1d33
    50d8:	strtmi	r4, [r8], -r1, lsr #12
    50dc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    50e0:	bllt	1f430e4 <opt_e@@Base+0x1e91a8c>
    50e4:	stmdami	sp, {r1, r2, r5, r6, r8, fp, ip, sp, pc}
    50e8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    50ec:			; <UNDEFINED> instruction: 0xf7fc4478
    50f0:	stmdbmi	fp, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    50f4:	andcs	r4, r1, r2, ror r2
    50f8:			; <UNDEFINED> instruction: 0xf7fc4479
    50fc:			; <UNDEFINED> instruction: 0xe7e5ec74
    5100:	rsbsmi	r4, r2, #8, 18	; 0x20000
    5104:	ldrbtmi	r2, [r9], #-1
    5108:	stcl	7, cr15, [ip], #-1008	; 0xfffffc10
    510c:	svclt	0x0000e7eb
    5110:	andeq	sl, r1, lr, asr #26
    5114:	ldrdeq	r0, [r0], -r4
    5118:	andeq	r7, r0, lr, lsl #4
    511c:	strdeq	r7, [r0], -r8
    5120:	andeq	r6, r0, r4, lsl r8
    5124:	andeq	r6, r0, r6, lsl #16
    5128:	svcmi	0x00f0e92d
    512c:	blmi	13f1340 <opt_e@@Base+0x133fce8>
    5130:			; <UNDEFINED> instruction: 0xf8df4607
    5134:			; <UNDEFINED> instruction: 0xf04fa13c
    5138:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    513c:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    5140:	ldrbtmi	r9, [sl], #769	; 0x301
    5144:	ldrbtmi	r4, [r9], #2892	; 0xb4c
    5148:	movwls	r4, #1147	; 0x47b
    514c:	svceq	0x0001f1b8
    5150:			; <UNDEFINED> instruction: 0xf1b8d028
    5154:	tstle	r5, r2, lsl #30
    5158:			; <UNDEFINED> instruction: 0x4638797d
    515c:	ldmibvc	sl!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr}^
    5160:	ldmdbvc	fp!, {r0, r2, r3, r5, r9}
    5164:	strmi	lr, [r1, #-2821]	; 0xfffff4fb
    5168:	strvs	lr, [r2, #-2821]	; 0xfffff4fb
    516c:			; <UNDEFINED> instruction: 0xf7fc441d
    5170:	ldmdbne	r9!, {r1, r2, r3, sl, fp, sp, lr, pc}^
    5174:			; <UNDEFINED> instruction: 0xf7fc4604
    5178:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    517c:	andlt	sp, r3, r0, ror r0
    5180:	svchi	0x00f0e8bd
    5184:	ldmibvc	r9!, {r2, r3, r4, r5, r6, r8, fp, ip, sp, lr}
    5188:	eoreq	r7, r4, #4096000	; 0x3e8000
    518c:	bl	123680 <opt_e@@Base+0x72028>
    5190:	bl	11619c <opt_e@@Base+0x64b44>
    5194:	ldrmi	r6, [ip], #-1026	; 0xfffffbfe
    5198:	svclt	0x001c193c
    519c:			; <UNDEFINED> instruction: 0xf04f9a00
    51a0:	tstle	pc, r1, lsl #16
    51a4:	bvc	1e63c9c <opt_e@@Base+0x1db2644>
    51a8:	strteq	r7, [r4], #-2810	; 0xfffff506
    51ac:	bl	123aa0 <opt_e@@Base+0x72448>
    51b0:	bl	10e1bc <opt_e@@Base+0x5cb64>
    51b4:	ldrmi	r6, [ip], #-1026	; 0xfffffbfe
    51b8:	svclt	0x001c193c
    51bc:			; <UNDEFINED> instruction: 0xf04f4652
    51c0:	sbcle	r0, r9, r2, lsl #16
    51c4:	strcs	r4, [r0, #-1700]	; 0xfffff95c
    51c8:	svcvs	0x0001f81c
    51cc:	mvfeqs	f7, f4
    51d0:			; <UNDEFINED> instruction: 0xf81c46ab
    51d4:	b	13c8de0 <opt_e@@Base+0x1317788>
    51d8:	eoreq	r2, fp, #11264	; 0x2c00
    51dc:	blvs	57fb10 <opt_e@@Base+0x4ce4b8>
    51e0:			; <UNDEFINED> instruction: 0xf04f18c5
    51e4:	bl	10455ec <opt_e@@Base+0xf93f94>
    51e8:	ldrbmi	r0, [r4, #2827]!	; 0xb0b
    51ec:	stmdbmi	r3!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    51f0:			; <UNDEFINED> instruction: 0xf8597823
    51f4:	stmdavs	r8, {r0, ip}
    51f8:	eorle	r2, ip, r1, lsl #16
    51fc:	andcs	r4, r1, r0, lsr #18
    5200:			; <UNDEFINED> instruction: 0xf7fc4479
    5204:	ldmdbmi	pc, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    5208:	ldrbmi	r4, [fp], -sl, lsr #12
    520c:	ldrbtmi	r2, [r9], #-1
    5210:	bl	ffa43208 <opt_e@@Base+0xff991bb0>
    5214:	ldfmid	f3, [ip, #-696]	; 0xfffffd48
    5218:	bl	112240 <opt_e@@Base+0x60be8>
    521c:	ldrbtmi	r0, [sp], #-1670	; 0xfffff97a
    5220:	strtmi	r2, [r0], -r0, lsl #6
    5224:			; <UNDEFINED> instruction: 0xf810461a
    5228:	addsmi	r1, r9, r1, lsl #22
    522c:	blcs	811e54 <opt_e@@Base+0x7607fc>
    5230:	mvnsle	r4, sl, lsl #8
    5234:	strtmi	r3, [r9], -r4, lsl #8
    5238:			; <UNDEFINED> instruction: 0xf7fc2001
    523c:	adcmi	lr, r6, #212, 22	; 0x35000
    5240:	andcs	sp, sl, lr, ror #3
    5244:	bl	fef4323c <opt_e@@Base+0xfee91be4>
    5248:	svceq	0x0003f1b8
    524c:	svcge	0x007ef47f
    5250:	pop	{r0, r1, ip, sp, pc}
    5254:	stmdbmi	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5258:			; <UNDEFINED> instruction: 0xf7fc4479
    525c:	ldrb	lr, [r2, r4, asr #23]
    5260:	addle	r2, ip, r0, lsl #24
    5264:			; <UNDEFINED> instruction: 0xf04f9a01
    5268:	str	r0, [fp, r3, lsl #16]!
    526c:	ldrdeq	r7, [r0], -r2
    5270:	andeq	r7, r0, sl, lsr #3
    5274:	andeq	sl, r1, sl, lsr #25
    5278:			; <UNDEFINED> instruction: 0x000071b4
    527c:	ldrdeq	r0, [r0], -r4
    5280:	andeq	r7, r0, ip, lsr #2
    5284:	andeq	r6, r0, r6, asr r9
    5288:	andeq	r6, r0, lr, lsr #18
    528c:	andeq	r7, r0, r8, asr #1
    5290:	svcmi	0x00f0e92d
    5294:	cdpmi	6, 12, cr4, cr9, cr5, {0}
    5298:	stmiami	r9, {r0, r2, r3, r4, r7, ip, sp, pc}^
    529c:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    52a0:	blmi	ff2164a0 <opt_e@@Base+0xff164e48>
    52a4:	msrge	CPSR_, #14614528	; 0xdf0000
    52a8:	strcc	pc, [r0], #1103	; 0x44f
    52ac:	ldrbtmi	r5, [fp], #-2096	; 0xfffff7d0
    52b0:	andcs	r4, r1, #-100663296	; 0xfa000000
    52b4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    52b8:	andls	r4, r2, pc, lsl #12
    52bc:	blls	9f324 <ntfs_context@@Base+0x7f120>
    52c0:	andhi	pc, r4, sp, asr #17
    52c4:	eorls	pc, r0, sp, asr #17
    52c8:	ldrdgt	pc, [r0], -r3
    52cc:	strls	r4, [r0], #-1619	; 0xfffff9ad
    52d0:	eorls	pc, r4, sp, asr #17
    52d4:	rsbgt	pc, ip, sp, asr #17
    52d8:	bl	ff0432d0 <opt_e@@Base+0xfef91c78>
    52dc:			; <UNDEFINED> instruction: 0xf0002800
    52e0:			; <UNDEFINED> instruction: 0xf89a80f0
    52e4:			; <UNDEFINED> instruction: 0xf89a4006
    52e8:			; <UNDEFINED> instruction: 0xf89a1005
    52ec:	strteq	r2, [r4], #-4
    52f0:	mulcc	r7, sl, r8
    52f4:	strcs	lr, [r1], #-2820	; 0xfffff4fc
    52f8:	bl	516350 <opt_e@@Base+0x464cf8>
    52fc:	cmnle	sl, r3, lsl #8
    5300:	stmib	sp, {r1, r5, r7, r9, sl, lr}^
    5304:	bmi	fec56318 <opt_e@@Base+0xfeba4cc0>
    5308:	orrcc	pc, r0, pc, asr #8
    530c:	stmib	sp, {r3, r8, r9, fp, sp, pc}^
    5310:	ldrbtmi	r1, [sl], #-768	; 0xfffffd00
    5314:	ldrtmi	r4, [r9], -fp, lsr #12
    5318:	andcs	r6, r8, #16, 16	; 0x100000
    531c:	bl	fe7c3314 <opt_e@@Base+0xfe711cbc>
    5320:	blmi	feaf3868 <opt_e@@Base+0xfea42210>
    5324:	rscvs	r2, r8, r4, lsl r2
    5328:	andcs	r9, r1, #8, 4	; 0x80000000
    532c:	ldmpl	r3!, {r1, r3, r5, sp, lr}^
    5330:	addsmi	r6, r3, #1769472	; 0x1b0000
    5334:	sbchi	pc, fp, r0, lsl #6
    5338:			; <UNDEFINED> instruction: 0xf04f4ba6
    533c:			; <UNDEFINED> instruction: 0xf8df0900
    5340:	vst1.32	{d27-d30}, [pc :64], r8
    5344:	ldrbtmi	r3, [fp], #-3200	; 0xfffff380
    5348:	andhi	pc, r4, sp, asr #17
    534c:			; <UNDEFINED> instruction: 0xf8c544fb
    5350:	ldmdavs	r8, {r4, ip, pc}
    5354:	ldrtmi	r2, [r9], -r4, lsl #4
    5358:			; <UNDEFINED> instruction: 0xf8cd465b
    535c:			; <UNDEFINED> instruction: 0xf8cdc000
    5360:			; <UNDEFINED> instruction: 0xf7fc9024
    5364:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    5368:	blls	2394f8 <opt_e@@Base+0x187ea0>
    536c:	movwls	r4, #22042	; 0x561a
    5370:	ldrmi	r9, [sl], #-2825	; 0xfffff4f7
    5374:	andls	r3, r6, #20, 20	; 0x14000
    5378:	svccc	0x0080f5b2
    537c:	adchi	pc, ip, r0, asr #4
    5380:	movwls	r2, #13057	; 0x3301
    5384:	rsbvs	r2, fp, r0, lsl #6
    5388:	strcs	r4, [r0], #-2964	; 0xfffff46c
    538c:	subsls	pc, r0, #14614528	; 0xdf0000
    5390:	cfstrscc	mvf15, [r0], {79}	; 0x4f
    5394:			; <UNDEFINED> instruction: 0xf8cd447b
    5398:	ldrbtmi	r8, [r9], #4
    539c:	ldmdavs	r8, {r2, r3, r5, r7, sp, lr}
    53a0:	ldrtmi	r2, [r9], -r2, lsl #4
    53a4:			; <UNDEFINED> instruction: 0xf8cd464b
    53a8:	strls	ip, [r9], #-0
    53ac:	bl	15c33a4 <opt_e@@Base+0x1511d4c>
    53b0:	rsble	r2, sp, r0, lsl #16
    53b4:	blge	23fb30 <opt_e@@Base+0x18e4d8>
    53b8:	stmdaeq	fp, {r1, r3, r8, r9, fp, sp, lr, pc}
    53bc:	ldmdaeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    53c0:	svccc	0x0080f5b8
    53c4:	adcshi	pc, r6, r0, asr #4
    53c8:	vst2.32	{d20,d22}, [pc], r6
    53cc:	andcs	r3, r1, r0, lsl #5
    53d0:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    53d4:	bl	1c33cc <opt_e@@Base+0x111d74>
    53d8:	ldmpl	r2!, {r0, r1, r7, r8, r9, fp, lr}^
    53dc:	movwcc	r6, #6163	; 0x1813
    53e0:	blls	9d434 <ntfs_context@@Base+0x7d230>
    53e4:	bls	6d6c6c <opt_e@@Base+0x625614>
    53e8:	addsmi	r6, sl, #1769472	; 0x1b0000
    53ec:	rschi	pc, r3, r0, asr #32
    53f0:	pop	{r0, r2, r3, r4, ip, sp, pc}
    53f4:			; <UNDEFINED> instruction: 0xf89a8ff0
    53f8:	bl	10d40c <opt_e@@Base+0x5bdb4>
    53fc:			; <UNDEFINED> instruction: 0xf89a0b0a
    5400:	ldrbmi	r3, [r8], -r2
    5404:	movwcs	lr, #11011	; 0x2b03
    5408:	movwls	fp, #17051	; 0x429b
    540c:	ldmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5410:	strmi	r2, [r2], r4, asr #16
    5414:	movwcs	fp, #8132	; 0x1fc4
    5418:			; <UNDEFINED> instruction: 0xf73f9303
    541c:			; <UNDEFINED> instruction: 0x4602af74
    5420:	movtcs	r4, #18009	; 0x4659
    5424:			; <UNDEFINED> instruction: 0xf8cda80a
    5428:			; <UNDEFINED> instruction: 0xf7fc900c
    542c:	strb	lr, [sl, -r4, lsl #20]!
    5430:			; <UNDEFINED> instruction: 0xf5b39b09
    5434:	stmiale	r3!, {r7, r8, r9, sl, fp, ip, sp}
    5438:	ldmpl	r3!, {r2, r3, r5, r6, r8, r9, fp, lr}^
    543c:	blcs	5f4b0 <ntfs_context@@Base+0x3f2ac>
    5440:	adchi	pc, r4, r0
    5444:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    5448:	b	bc3440 <opt_e@@Base+0xb11de8>
    544c:	ldmpl	r2!, {r1, r2, r5, r6, r8, r9, fp, lr}^
    5450:	movwcc	r6, #6163	; 0x1813
    5454:	blls	dd4a8 <opt_e@@Base+0x2be50>
    5458:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    545c:	svclt	0x00142c00
    5460:	strcs	r4, [r0], #-1564	; 0xfffff9e4
    5464:	addle	r2, sp, r0, lsl #24
    5468:	ldrbmi	r9, [r2], -r8, lsl #24
    546c:	stmdbne	r8!, {r1, r3, r8, fp, sp, pc}
    5470:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5474:	stmiavc	r9!, {r3, r5, r6, r7, fp, ip, sp, lr}
    5478:	bl	6c090 <ntfs_context@@Base+0x4be8c>
    547c:	rsbvs	r2, ip, r0, lsl #2
    5480:	andeq	pc, r1, #3
    5484:	movweq	lr, #43780	; 0xab04
    5488:	movwls	r4, #33546	; 0x830a
    548c:	ldrb	r8, [fp, -sl, rrx]!
    5490:			; <UNDEFINED> instruction: 0xf5b39b09
    5494:	ldmle	r7, {r7, r8, r9, sl, fp, ip, sp}
    5498:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
    549c:	b	143494 <opt_e@@Base+0x91e3c>
    54a0:	ldmpl	r2!, {r0, r4, r6, r8, r9, fp, lr}^
    54a4:	movwcc	r6, #6163	; 0x1813
    54a8:	blls	dd4fc <opt_e@@Base+0x2bea4>
    54ac:	orrle	r2, fp, r0, lsl #22
    54b0:	stmdbls	r8, {r3, r5, r9, sl, lr}
    54b4:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54b8:	stmdacs	r0, {r2, r9, sl, lr}
    54bc:	stcls	0, cr13, [r8], {111}	; 0x6f
    54c0:	stmdbmi	sp, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    54c4:	ldrtmi	r4, [sl], -r4, lsl #12
    54c8:	ldrbtmi	r2, [r9], #-1
    54cc:	stmdami	fp, {r1, r7, r8, r9, sl, sp, lr, pc}^
    54d0:			; <UNDEFINED> instruction: 0xf7fc4478
    54d4:	str	lr, [pc, -sl, ror #19]!
    54d8:	andseq	pc, r4, #-1073741784	; 0xc0000028
    54dc:	blls	16a100 <opt_e@@Base+0xb8aa8>
    54e0:	tsteq	r4, fp, lsl #2	; <UNPREDICTABLE>
    54e4:			; <UNDEFINED> instruction: 0xf7fc18e8
    54e8:	blls	1ffa08 <opt_e@@Base+0x14e3b0>
    54ec:	ldmdble	r2, {r2, r4, r8, r9, fp, sp}^
    54f0:			; <UNDEFINED> instruction: 0xf3c39b05
    54f4:	vaddl.u8	q9, d3, d7
    54f8:	sbcslt	r4, r9, #7, 28	; 0x70
    54fc:	ldmdbvs	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    5500:	vpadd.i8	d20, d1, d31
    5504:	strtvc	r4, [r9], #-516	; 0xfffffdfc
    5508:			; <UNDEFINED> instruction: 0xf895447b
    550c:	strbtvc	ip, [r8], #-3
    5510:	ldmvc	fp, {r0, r3, r4, r6, r7, fp, ip, sp, lr}
    5514:	bl	e37bc <opt_e@@Base+0x32164>
    5518:			; <UNDEFINED> instruction: 0xf8852301
    551c:	andsmi	lr, r3, r2, lsl r0
    5520:	bl	2bd40 <ntfs_context@@Base+0xbb3c>
    5524:			; <UNDEFINED> instruction: 0xf8852c0c
    5528:	b	10e957c <opt_e@@Base+0x1037f24>
    552c:	rsbhi	r0, fp, ip, lsl #6
    5530:	ldr	r9, [r0, r8, lsl #4]
    5534:	tsteq	r4, r9, lsl #2	; <UNPREDICTABLE>
    5538:	andseq	pc, r4, #-1073741782	; 0xc000002a
    553c:	andeq	lr, sl, r5, lsl #22
    5540:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5544:			; <UNDEFINED> instruction: 0xf1bb492f
    5548:			; <UNDEFINED> instruction: 0xf8950f14
    554c:	ldrbtmi	lr, [r9], #-3
    5550:	blx	17f5388 <opt_e@@Base+0x1743d30>
    5554:	strtmi	pc, [r3], -sl, lsl #7
    5558:	svclt	0x008478aa
    555c:	stccs	3, cr15, [r7], {202}	; 0xca
    5560:	andmi	pc, r7, sl, asr #7
    5564:	andcs	lr, lr, #2048	; 0x800
    5568:	b	13f53a8 <opt_e@@Base+0x1343d50>
    556c:			; <UNDEFINED> instruction: 0x4620641a
    5570:	rscvc	r4, ip, #164, 12	; 0xa400000
    5574:	eorhi	pc, r0, sp, asr #17
    5578:	stmvc	fp, {r0, r1, r3, r5, r9, ip, sp, lr}
    557c:	andgt	pc, r9, r5, lsl #17
    5580:	movweq	pc, #8195	; 0x2003	; <UNPREDICTABLE>
    5584:	tstmi	r3, #168, 4	; 0x8000000a
    5588:	str	r8, [lr, fp, rrx]
    558c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    5590:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5594:			; <UNDEFINED> instruction: 0x46cee75a
    5598:	strbmi	r4, [r9], -r8, asr #12
    559c:	ldmdbmi	fp, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    55a0:	andcs	r4, r1, sl, lsr r6
    55a4:			; <UNDEFINED> instruction: 0xf7fc4479
    55a8:	blmi	67fe28 <opt_e@@Base+0x5ce7d0>
    55ac:	ldmdavs	r3, {r1, r4, r5, r6, r7, fp, ip, lr}
    55b0:	andsvs	r3, r3, r1, lsl #6
    55b4:			; <UNDEFINED> instruction: 0xf7fce715
    55b8:	svclt	0x0000e91a
    55bc:	andeq	sl, r1, r0, asr fp
    55c0:			; <UNDEFINED> instruction: 0x000001b4
    55c4:	andeq	sl, r1, r2, asr pc
    55c8:	andeq	sl, r6, r4, asr pc
    55cc:	andeq	sl, r1, lr, ror #29
    55d0:			; <UNDEFINED> instruction: 0x000001bc
    55d4:			; <UNDEFINED> instruction: 0x0001aeba
    55d8:			; <UNDEFINED> instruction: 0x0006aeb8
    55dc:	andeq	sl, r1, ip, ror #28
    55e0:	andeq	sl, r6, sl, ror #28
    55e4:	andeq	r6, r0, r6, asr #31
    55e8:	andeq	r0, r0, r0, lsr #3
    55ec:	ldrdeq	r0, [r0], -r4
    55f0:	andeq	r6, r0, sl, lsr #30
    55f4:	andeq	r6, r0, r2, lsr #30
    55f8:	andeq	r6, r0, sl, lsr #30
    55fc:	andeq	r6, r0, r8, ror #28
    5600:	strdeq	sl, [r6], -ip
    5604:			; <UNDEFINED> instruction: 0x0006acb6
    5608:			; <UNDEFINED> instruction: 0x00006db6
    560c:	andeq	r6, r0, ip, lsr #28
    5610:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5614:	mvnsmi	lr, #737280	; 0xb4000
    5618:	stmvs	r6, {r0, r1, r7, ip, sp, pc}
    561c:	strmi	r4, [pc], -r4, lsl #12
    5620:	ldrdls	pc, [r4], -r0
    5624:			; <UNDEFINED> instruction: 0xf7fc4406
    5628:			; <UNDEFINED> instruction: 0x4d22e9b2
    562c:	ldrbtmi	r4, [sp], #-2850	; 0xfffff4de
    5630:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5634:	strmi	r2, [r0], r5, lsl #22
    5638:	blmi	839a8c <opt_e@@Base+0x788434>
    563c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5640:	andsle	r2, sp, r1, lsl #22
    5644:			; <UNDEFINED> instruction: 0x4621481e
    5648:			; <UNDEFINED> instruction: 0x46424633
    564c:	strls	r5, [r0, -r8, lsr #16]
    5650:			; <UNDEFINED> instruction: 0xf7fc3004
    5654:			; <UNDEFINED> instruction: 0x4604e9bc
    5658:			; <UNDEFINED> instruction: 0x4620b1fc
    565c:	pop	{r0, r1, ip, sp, pc}
    5660:	bl	126628 <opt_e@@Base+0x74fd0>
    5664:			; <UNDEFINED> instruction: 0xf7fc0109
    5668:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    566c:	ldmdami	r5, {r0, r2, r5, r6, r7, r8, ip, lr, pc}
    5670:			; <UNDEFINED> instruction: 0xf7fc4478
    5674:	blmi	47fae4 <opt_e@@Base+0x3ce48c>
    5678:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    567c:	mvnle	r2, r1, lsl #22
    5680:			; <UNDEFINED> instruction: 0x46214811
    5684:	ldrtmi	r9, [r3], -r0, lsl #14
    5688:			; <UNDEFINED> instruction: 0x46424478
    568c:	andcc	r6, r8, r0, lsl #16
    5690:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5694:	stccs	6, cr4, [r0], {4}
    5698:	stmdami	ip, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    569c:			; <UNDEFINED> instruction: 0xf7fc4478
    56a0:	blmi	2ffab8 <opt_e@@Base+0x24e460>
    56a4:	stmiapl	sl!, {r5, r9, sl, lr}^
    56a8:	movwcc	r6, #6163	; 0x1813
    56ac:	andlt	r6, r3, r3, lsl r0
    56b0:	mvnshi	lr, #12386304	; 0xbd0000
    56b4:	andeq	sl, r1, r2, asr #15
    56b8:	ldrdeq	r0, [r0], -r4
    56bc:	andeq	r0, r0, r4, asr #3
    56c0:	strdeq	r0, [r0], -r4
    56c4:	andeq	r6, r0, r4, lsr #27
    56c8:	andeq	sl, r1, r8, ror fp
    56cc:	andeq	r6, r0, r8, lsr #27
    56d0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    56d4:	blmi	1c326fc <opt_e@@Base+0x1b810a4>
    56d8:	svcmi	0x00f0e92d
    56dc:	addlt	r4, ip, fp, ror r4
    56e0:	movwls	r4, #38424	; 0x9618
    56e4:	andls	r4, r2, #111616	; 0x1b400
    56e8:	stmiapl	r3, {r0, r2, r8, ip, pc}^
    56ec:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
    56f0:	stmdbcs	r0, {r0, r1, r3, r8, r9, ip, pc}
    56f4:	adcshi	pc, r0, r0
    56f8:			; <UNDEFINED> instruction: 0xf7fc4608
    56fc:	andls	lr, r7, lr, ror r8
    5700:	stmdals	r2, {r0, r1, ip, pc}
    5704:			; <UNDEFINED> instruction: 0xf0002800
    5708:			; <UNDEFINED> instruction: 0xf7fc80a3
    570c:	andls	lr, r8, r6, ror r8
    5710:	blls	569728 <opt_e@@Base+0x4b80d0>
    5714:	bls	cd7bc <opt_e@@Base+0x1c164>
    5718:	andcs	pc, r3, r0, lsl #22
    571c:	andscc	r9, ip, r4, lsl #22
    5720:			; <UNDEFINED> instruction: 0xf7fc4418
    5724:	strmi	lr, [r5], -lr, lsl #16
    5728:			; <UNDEFINED> instruction: 0xf0002800
    572c:	blls	565998 <opt_e@@Base+0x4b4340>
    5730:	addvc	r2, r2, r4, lsl #4
    5734:	strvc	r2, [r2, #-514]	; 0xfffffdfe
    5738:	movwcs	r8, #4867	; 0x1303
    573c:	movwcs	r7, #3
    5740:	strbvc	r7, [r3, #-67]	; 0xffffffbd
    5744:	strbvc	r7, [r3, #1411]	; 0x583
    5748:	strbvc	r7, [r3], r3, lsl #13
    574c:	msreq	SPSR_fsxc, #111	; 0x6f
    5750:	blge	5a1a64 <opt_e@@Base+0x4f040c>
    5754:	blls	56a384 <opt_e@@Base+0x4b8d2c>
    5758:			; <UNDEFINED> instruction: 0xf0002b00
    575c:	ldcge	0, cr8, [sl], {149}	; 0x95
    5760:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5764:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5768:	movwne	lr, #15108	; 0x3b04
    576c:			; <UNDEFINED> instruction: 0xf8549301
    5770:	bl	14c7a8 <opt_e@@Base+0x9b150>
    5774:			; <UNDEFINED> instruction: 0xf8540708
    5778:			; <UNDEFINED> instruction: 0xf8546c10
    577c:	strmi	sl, [r8], -r8, lsl #24
    5780:	stclt	8, cr15, [r4], {84}	; 0x54
    5784:	strls	r9, [sl], #-256	; 0xffffff00
    5788:	ldmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    578c:			; <UNDEFINED> instruction: 0xf386fab6
    5790:	ldrcc	r9, [r0], #-2304	; 0xfffff700
    5794:			; <UNDEFINED> instruction: 0xf805095b
    5798:			; <UNDEFINED> instruction: 0xf8873008
    579c:			; <UNDEFINED> instruction: 0xf8c7a001
    57a0:			; <UNDEFINED> instruction: 0xf100b004
    57a4:	strmi	r0, [r2], -r8, lsl #12
    57a8:			; <UNDEFINED> instruction: 0xf107807e
    57ac:			; <UNDEFINED> instruction: 0xf7fb0008
    57b0:	blls	81740 <ntfs_context@@Base+0x6153c>
    57b4:	ldrtmi	r4, [r0], #1201	; 0x4b1
    57b8:			; <UNDEFINED> instruction: 0xd1d8429c
    57bc:			; <UNDEFINED> instruction: 0x712b2300
    57c0:			; <UNDEFINED> instruction: 0x71ab716b
    57c4:	eorvc	r7, fp, #-1073741766	; 0xc000003a
    57c8:	adcvc	r7, fp, #-1342177274	; 0xb0000006
    57cc:	blls	162380 <opt_e@@Base+0xb0d28>
    57d0:	bls	f1cc4 <opt_e@@Base+0x4066c>
    57d4:	bl	157040 <opt_e@@Base+0xa59e8>
    57d8:			; <UNDEFINED> instruction: 0xf7fb0008
    57dc:			; <UNDEFINED> instruction: 0xf8c5efcc
    57e0:	blls	1e57f8 <opt_e@@Base+0x1341a0>
    57e4:	ldrmi	r4, [r8], r3, asr #8
    57e8:	teqlt	fp, r2, lsl #22
    57ec:	ldrmi	r9, [r9], -r4, lsl #20
    57f0:	andeq	lr, r8, r5, lsl #22
    57f4:	svc	0x00bef7fb
    57f8:	andhi	pc, r8, r5, asr #17
    57fc:	movwcs	r9, #2581	; 0xa15
    5800:	cmnvc	fp, #-1409286144	; 0xac000000
    5804:	mvnvc	r7, #-1409286142	; 0xac000002
    5808:	blls	573f58 <opt_e@@Base+0x4c2900>
    580c:	blls	5628c0 <opt_e@@Base+0x4b1268>
    5810:	blls	5629c4 <opt_e@@Base+0x4b136c>
    5814:	blls	562ac8 <opt_e@@Base+0x4b1470>
    5818:	blls	222bcc <opt_e@@Base+0x171574>
    581c:	strbmi	r4, [r3], #-1576	; 0xfffff9d8
    5820:			; <UNDEFINED> instruction: 0xf7fc4619
    5824:			; <UNDEFINED> instruction: 0x4604e834
    5828:	blls	1b2010 <opt_e@@Base+0x1009b8>
    582c:	bls	2d70d4 <opt_e@@Base+0x225a7c>
    5830:	addsmi	r6, sl, #1769472	; 0x1b0000
    5834:	andlt	sp, ip, sp, lsr #2
    5838:	svcmi	0x00f0e8bd
    583c:	ldrbmi	fp, [r0, -r1]!
    5840:			; <UNDEFINED> instruction: 0xf8a52214
    5844:	strbtvc	r9, [fp], #-22	; 0xffffffea
    5848:	strbtvc	r7, [fp], #1195	; 0x4ab
    584c:	strb	r7, [r4, sl, lsr #8]!
    5850:	movwls	r9, #19202	; 0x4b02
    5854:	ldrb	r9, [ip, -r8, lsl #6]
    5858:	movwls	r9, #15109	; 0x3b05
    585c:	ldrb	r9, [r0, -r7, lsl #6]
    5860:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5864:	andvs	r2, r3, ip, lsl #6
    5868:	stmdami	sp, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    586c:			; <UNDEFINED> instruction: 0xf7fc4478
    5870:			; <UNDEFINED> instruction: 0x4628e81c
    5874:	svc	0x006cf7fb
    5878:	bls	2584a8 <opt_e@@Base+0x1a6e50>
    587c:	ldmpl	r2, {r0, r2, r5, r9, sl, lr}^
    5880:	movwcc	r6, #6163	; 0x1813
    5884:	bfi	r6, r3, #0, #17
    5888:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    588c:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5890:			; <UNDEFINED> instruction: 0xf7fbe794
    5894:	svclt	0x0000efac
    5898:	andeq	sl, r1, r4, lsl r7
    589c:			; <UNDEFINED> instruction: 0x000001b4
    58a0:	andeq	r6, r0, r0, lsl #24
    58a4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    58a8:	andcs	r4, r7, #103424	; 0x19400
    58ac:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    58b0:	tstcs	r1, r4, ror #24
    58b4:	ldmdbpl	ip, {r2, r5, r6, fp, lr}
    58b8:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    58bc:	svc	0x00c2f7fb
    58c0:	stmdavs	r3!, {r1, r5, r6, fp, lr}
    58c4:	tstcs	r1, r3, lsl r2
    58c8:			; <UNDEFINED> instruction: 0xf7fb4478
    58cc:	stmdami	r0!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    58d0:	andscs	r6, r0, #2293760	; 0x230000
    58d4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    58d8:	svc	0x00b4f7fb
    58dc:	stmdavs	r3!, {r0, r2, r3, r4, r6, fp, lr}
    58e0:	tstcs	r1, sl, lsl r2
    58e4:			; <UNDEFINED> instruction: 0xf7fb4478
    58e8:	ldmdami	fp, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    58ec:	eorcs	r6, sl, #2293760	; 0x230000
    58f0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    58f4:	svc	0x00a6f7fb
    58f8:	stmdavs	r3!, {r3, r4, r6, fp, lr}
    58fc:	tstcs	r1, lr, lsl r2
    5900:			; <UNDEFINED> instruction: 0xf7fb4478
    5904:	ldmdami	r6, {r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    5908:	andscs	r6, r2, #2293760	; 0x230000
    590c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5910:	svc	0x0098f7fb
    5914:	stmdavs	r3!, {r0, r1, r4, r6, fp, lr}
    5918:	tstcs	r1, r1, lsr #4
    591c:			; <UNDEFINED> instruction: 0xf7fb4478
    5920:	ldmdami	r1, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    5924:	eorcs	r6, r9, #2293760	; 0x230000
    5928:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    592c:	svc	0x008af7fb
    5930:	stmdavs	r3!, {r1, r2, r3, r6, fp, lr}
    5934:	tstcs	r1, r7, lsr #4
    5938:			; <UNDEFINED> instruction: 0xf7fb4478
    593c:	stmdami	ip, {r2, r7, r8, r9, sl, fp, sp, lr, pc}^
    5940:	eorscs	r6, r7, #2293760	; 0x230000
    5944:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5948:	svc	0x007cf7fb
    594c:	stmdavs	r3!, {r0, r3, r6, fp, lr}
    5950:	tstcs	r1, r7, lsr #4
    5954:			; <UNDEFINED> instruction: 0xf7fb4478
    5958:	stmdami	r7, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    595c:	eorscs	r6, sp, #2293760	; 0x230000
    5960:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5964:	svc	0x006ef7fb
    5968:	stmdavs	r3!, {r2, r6, fp, lr}
    596c:	tstcs	r1, fp, lsr #4
    5970:			; <UNDEFINED> instruction: 0xf7fb4478
    5974:	stmdami	r2, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    5978:	subcs	r6, r0, #2293760	; 0x230000
    597c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5980:	svc	0x0060f7fb
    5984:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, fp, lr}
    5988:	tstcs	r1, fp, lsr r2
    598c:			; <UNDEFINED> instruction: 0xf7fb4478
    5990:	ldmdami	sp!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    5994:	eorcs	r6, r2, #2293760	; 0x230000
    5998:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    599c:	svc	0x0052f7fb
    59a0:	stmdavs	r3!, {r1, r3, r4, r5, fp, lr}
    59a4:	tstcs	r1, lr, lsr #4
    59a8:			; <UNDEFINED> instruction: 0xf7fb4478
    59ac:	ldmdami	r8!, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    59b0:	eorcs	r6, sp, #2293760	; 0x230000
    59b4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    59b8:	svc	0x0044f7fb
    59bc:	stmdavs	r3!, {r0, r2, r4, r5, fp, lr}
    59c0:	tstcs	r1, ip, lsr r2
    59c4:			; <UNDEFINED> instruction: 0xf7fb4478
    59c8:	ldmdami	r3!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    59cc:	eorcs	r6, ip, #2293760	; 0x230000
    59d0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    59d4:	svc	0x0036f7fb
    59d8:	stmdavs	r3!, {r4, r5, fp, lr}
    59dc:	tstcs	r1, r0, lsr #4
    59e0:			; <UNDEFINED> instruction: 0xf7fb4478
    59e4:	stmdami	lr!, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    59e8:	eorscs	r6, r8, #2293760	; 0x230000
    59ec:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    59f0:	svc	0x0028f7fb
    59f4:	stmdavs	r3!, {r0, r1, r3, r5, fp, lr}
    59f8:	tstcs	r1, r2, lsr #4
    59fc:			; <UNDEFINED> instruction: 0xf7fb4478
    5a00:	stmdami	r9!, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    5a04:	eorscs	r6, r3, #2293760	; 0x230000
    5a08:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5a0c:	svc	0x001af7fb
    5a10:	stmdavs	r3!, {r1, r2, r5, fp, lr}
    5a14:	tstcs	r1, r0, asr #4
    5a18:			; <UNDEFINED> instruction: 0xf7fb4478
    5a1c:	stmdami	r4!, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    5a20:	eorscs	r6, fp, #2293760	; 0x230000
    5a24:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5a28:	svc	0x000cf7fb
    5a2c:	stmdavs	r3!, {r0, r5, fp, lr}
    5a30:	tstcs	r1, r2, lsr r2
    5a34:	pop	{r3, r4, r5, r6, sl, lr}
    5a38:			; <UNDEFINED> instruction: 0xf7fb4010
    5a3c:	svclt	0x0000bf01
    5a40:	andeq	sl, r1, r2, asr #10
    5a44:	andeq	r0, r0, ip, asr #3
    5a48:	ldrdeq	r6, [r0], -r0
    5a4c:	andeq	r6, r0, r8, asr #23
    5a50:	andeq	r6, r0, lr, asr #23
    5a54:	ldrdeq	r6, [r0], -r4
    5a58:	andeq	r6, r0, r2, ror #23
    5a5c:	andeq	r6, r0, r0, lsl #24
    5a60:	andeq	r6, r0, r2, lsl ip
    5a64:	andeq	r6, r0, r8, lsl ip
    5a68:	andeq	r6, r0, lr, lsr #24
    5a6c:	andeq	r6, r0, ip, asr #24
    5a70:	andeq	r6, r0, r6, ror #24
    5a74:	muleq	r0, r0, ip
    5a78:	andeq	r6, r0, sl, lsr #25
    5a7c:	ldrdeq	r6, [r0], -ip
    5a80:	strdeq	r6, [r0], -sl
    5a84:	andeq	r6, r0, r0, lsr sp
    5a88:	andeq	r6, r0, lr, asr sp
    5a8c:	andeq	r6, r0, r4, ror sp
    5a90:	muleq	r0, r6, sp
    5a94:			; <UNDEFINED> instruction: 0x00006db8
    5a98:	andeq	r6, r0, sl, ror #27
    5a9c:	andeq	r6, r0, ip, lsl #28
    5aa0:	andeq	r6, r0, r2, lsr #28
    5aa4:	andeq	r6, r0, r0, asr lr
    5aa8:	andeq	r6, r0, r6, ror #28
    5aac:	andeq	r6, r0, ip, lsl #29
    5ab0:	andeq	r6, r0, r2, asr #29
    5ab4:	strdeq	r6, [r0], -r0
    5ab8:	ldrblt	r4, [r0, #-2577]!	; 0xfffff5ef
    5abc:			; <UNDEFINED> instruction: 0x4606447a
    5ac0:	ldmdavs	r0, {r4, r8, sl, fp, lr}
    5ac4:	svc	0x00d0f7fb
    5ac8:			; <UNDEFINED> instruction: 0x4604447d
    5acc:	stmdami	lr, {r4, r5, r6, r8, ip, sp, pc}
    5ad0:	bmi	3973a4 <opt_e@@Base+0x2e5d4c>
    5ad4:	stmdapl	r8!, {r0, r8, sp}
    5ad8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5adc:	svc	0x0088f7fb
    5ae0:	andcs	r4, r0, #11264	; 0x2c00
    5ae4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    5ae8:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
    5aec:	ldrtmi	r4, [r3], -r6, lsl #16
    5af0:	tstcs	r1, r8, lsl #20
    5af4:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    5af8:			; <UNDEFINED> instruction: 0xf7fb6800
    5afc:			; <UNDEFINED> instruction: 0xe7efef7a
    5b00:	andeq	sl, r1, r4, asr #14
    5b04:	andeq	sl, r1, r8, lsr #6
    5b08:	andeq	r0, r0, ip, asr #3
    5b0c:	andeq	r6, r0, r0, lsl #29
    5b10:	andeq	sl, r1, sl, lsl r7
    5b14:	andeq	r6, r0, r2, ror lr
    5b18:	mvnsmi	lr, #737280	; 0xb4000
    5b1c:	cdpmi	0, 2, cr11, cr10, cr3, {4}
    5b20:	ldrbtmi	r4, [lr], #-3370	; 0xfffff2d6
    5b24:	ldmdavs	r4!, {r0, r2, r3, r4, r5, r6, sl, lr}
    5b28:	blmi	a720c0 <opt_e@@Base+0x9c0a68>
    5b2c:	stmdami	r9!, {r0, r3, r4, r9, sp}
    5b30:	stmiapl	fp!, {r0, r8, sp}^
    5b34:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    5b38:	mcr	7, 4, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    5b3c:	andlt	r2, r3, r0
    5b40:	mvnshi	lr, #12386304	; 0xbd0000
    5b44:	strmi	r4, [r9], r7, lsl #12
    5b48:	mrc	7, 7, APSR_nzcv, cr0, cr11, {7}
    5b4c:	eorsvs	r4, r0, r0, lsl #13
    5b50:	blmi	7f2838 <opt_e@@Base+0x7411e0>
    5b54:	andeq	pc, r9, #536870916	; 0x20000004
    5b58:			; <UNDEFINED> instruction: 0xf6c06801
    5b5c:	stmiapl	fp!, {r2, r9, ip}^
    5b60:	ldmdavs	r8, {r0, r4, r7, r9, lr}
    5b64:			; <UNDEFINED> instruction: 0xf1b9d111
    5b68:	tstle	r7, r0, lsl #30
    5b6c:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    5b70:	tstcs	r1, sl, lsl sl
    5b74:	ldrtmi	r9, [fp], -r0, lsl #6
    5b78:			; <UNDEFINED> instruction: 0xf7fb447a
    5b7c:	blmi	64186c <opt_e@@Base+0x590214>
    5b80:	ldrmi	r2, [r0], -r1, lsl #4
    5b84:	andsvs	r5, sl, fp, ror #17
    5b88:			; <UNDEFINED> instruction: 0x4603e7d9
    5b8c:	eorscs	r4, r8, #1376256	; 0x150000
    5b90:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5b94:	mrc	7, 2, APSR_nzcv, cr6, cr11, {7}
    5b98:	ldrb	r4, [r0, r0, lsr #12]
    5b9c:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    5ba0:	stmdami	fp, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5ba4:	bmi	457498 <opt_e@@Base+0x3a5e40>
    5ba8:	stmdapl	ip!, {r0, r8, sp}
    5bac:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    5bb0:	svc	0x001ef7fb
    5bb4:	ldrtmi	r4, [fp], -lr, lsl #20
    5bb8:	tstcs	r1, r0, lsr #16
    5bbc:			; <UNDEFINED> instruction: 0xf7fb447a
    5bc0:			; <UNDEFINED> instruction: 0x4640ef18
    5bc4:	svclt	0x0000e7bb
    5bc8:	ldrdeq	sl, [r1], -lr
    5bcc:	andeq	sl, r1, ip, asr #5
    5bd0:	andeq	r0, r0, ip, asr #3
    5bd4:	andeq	r6, r0, r8, ror #29
    5bd8:	andeq	r6, r0, lr, lsl lr
    5bdc:	andeq	r6, r0, ip, asr lr
    5be0:	andeq	r0, r0, r4, asr #3
    5be4:	andeq	r6, r0, r6, lsl #28
    5be8:	andeq	r6, r0, r2, ror #27
    5bec:	andeq	r6, r0, r8, lsr lr
    5bf0:	andeq	r6, r0, r0, asr #28
    5bf4:	bmi	398830 <opt_e@@Base+0x2e71d8>
    5bf8:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    5bfc:	ldmpl	sp, {r1, r2, r9, ip}
    5c00:	eormi	pc, r6, r5, asr r8	; <UNPREDICTABLE>
    5c04:	ldfltp	f3, [r0, #-16]!
    5c08:	sbcpl	pc, r0, pc, asr #8
    5c0c:	mrc	7, 2, APSR_nzcv, cr8, cr11, {7}
    5c10:	eoreq	pc, r6, r5, asr #16
    5c14:	rscsle	r2, r6, r0, lsl #16
    5c18:	sbcpl	pc, r0, #0, 10
    5c1c:	andscc	r6, r8, r4, asr #2
    5c20:	ldcmi	8, cr15, [r0], {64}	; 0x40
    5c24:			; <UNDEFINED> instruction: 0xd1f94290
    5c28:	svclt	0x0000bd70
    5c2c:	strdeq	sl, [r1], -r8
    5c30:	strdeq	r0, [r0], -r8
    5c34:	mvnsmi	lr, #737280	; 0xb4000
    5c38:	stmvs	r5, {r2, r9, sl, lr}
    5c3c:			; <UNDEFINED> instruction: 0xf8d04688
    5c40:	strmi	r9, [r5], #-4
    5c44:	mcr	7, 5, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    5c48:	blmi	5594a0 <opt_e@@Base+0x4a7e48>
    5c4c:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5c50:	blcs	15fcc4 <opt_e@@Base+0xae66c>
    5c54:	tstle	sl, r7, lsl #12
    5c58:	strbmi	r4, [r3], -r0, lsr #12
    5c5c:	ldrtmi	r4, [r9], -sl, lsr #12
    5c60:	stc	7, cr15, [lr, #1004]	; 0x3ec
    5c64:	blle	34d47c <opt_e@@Base+0x29be24>
    5c68:	pop	{r5, r9, sl, lr}
    5c6c:	bl	126c54 <opt_e@@Base+0x755fc>
    5c70:			; <UNDEFINED> instruction: 0xf7fb0109
    5c74:	stmdacs	r0, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    5c78:	stmdami	sl, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    5c7c:			; <UNDEFINED> instruction: 0xf7fb4478
    5c80:			; <UNDEFINED> instruction: 0xe7e9ee14
    5c84:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    5c88:	mcr	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5c8c:	strtmi	r4, [r0], -r7, lsl #22
    5c90:	ldmdavs	r3, {r1, r4, r5, r6, r7, fp, ip, lr}
    5c94:	andsvs	r3, r3, r1, lsl #6
    5c98:	mvnshi	lr, #12386304	; 0xbd0000
    5c9c:	andeq	sl, r1, r4, lsr #3
    5ca0:	ldrdeq	r0, [r0], -r4
    5ca4:	muleq	r0, r8, r7
    5ca8:			; <UNDEFINED> instruction: 0x00006db2
    5cac:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5cb0:	smlabtcs	r0, r7, sl, r4
    5cb4:	push	{r0, r1, r2, r6, r7, r8, r9, fp, lr}
    5cb8:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    5cbc:	stclmi	0, cr11, [r6], {159}	; 0x9f
    5cc0:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5cc4:	andls	r4, r1, #128, 12	; 0x8000000
    5cc8:	tstls	r3, ip, ror r4
    5ccc:	tstls	r2, r4, lsl #8
    5cd0:	movwls	r5, #22739	; 0x58d3
    5cd4:	tstls	sp, #1769472	; 0x1b0000
    5cd8:	ldrbcc	pc, [pc, #79]!	; 5d2f <__snprintf_chk@plt+0x41db>	; <UNPREDICTABLE>
    5cdc:	bleq	41e20 <ntfs_context@@Base+0x21c1c>
    5ce0:			; <UNDEFINED> instruction: 0xf7fb4640
    5ce4:	svceq	0x00ebef26
    5ce8:	svclt	0x000c2820
    5cec:			; <UNDEFINED> instruction: 0xf0032300
    5cf0:	blcs	68fc <__snprintf_chk@plt+0x4da8>
    5cf4:	uadd16mi	fp, sp, r8
    5cf8:	rsble	r1, sl, r2, asr #24
    5cfc:	svclt	0x001f280d
    5d00:	ldrbmi	sl, [fp], #-2846	; 0xfffff4e2
    5d04:	bleq	82138 <ntfs_context@@Base+0x61f34>
    5d08:	mrrceq	8, 0, pc, r8, cr3	; <UNPREDICTABLE>
    5d0c:			; <UNDEFINED> instruction: 0x060af1b0
    5d10:			; <UNDEFINED> instruction: 0x2601bf18
    5d14:	svceq	0x004ff1bb
    5d18:	strcs	fp, [r0], -r8, asr #31
    5d1c:	bicsle	r2, pc, r0, lsl #28
    5d20:	ldrbmi	r4, [sl], -r4, lsl #12
    5d24:	strbmi	r4, [r8], -r9, lsr #12
    5d28:	stc2	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    5d2c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5d30:	blls	fa29c <opt_e@@Base+0x48c44>
    5d34:			; <UNDEFINED> instruction: 0xf383fab3
    5d38:	bls	882ac <ntfs_context@@Base+0x680a8>
    5d3c:	ldmdale	r4!, {r0, r1, r4, r9, fp, sp}^
    5d40:	svclt	0x00183700
    5d44:	andsmi	r2, pc, #262144	; 0x40000
    5d48:	movwcs	fp, #3868	; 0xf1c
    5d4c:	subsle	r9, r3, r2, lsl #6
    5d50:	ldrbmi	r3, [sp, #-1288]	; 0xfffffaf8
    5d54:	vstmiami	r1!, {s26-s114}
    5d58:	ldrbtmi	r9, [ip], #-3842	; 0xfffff0fe
    5d5c:	bl	256e54 <opt_e@@Base+0x1a57fc>
    5d60:	strcc	r0, [r9, #-5]
    5d64:	stc2l	7, cr15, [r8], #1012	; 0x3f4
    5d68:			; <UNDEFINED> instruction: 0xf107455d
    5d6c:			; <UNDEFINED> instruction: 0xf8440704
    5d70:	blle	ffd08988 <opt_e@@Base+0xffc57330>
    5d74:	stmdbls	r4, {r1, r8, r9, sl, ip, pc}
    5d78:			; <UNDEFINED> instruction: 0xf7fb2001
    5d7c:	bmi	fe641654 <opt_e@@Base+0xfe58fffc>
    5d80:			; <UNDEFINED> instruction: 0xf10d9b01
    5d84:	ldmpl	pc, {r0, r1, r2, r3, r4, r8, sl}	; <UNPREDICTABLE>
    5d88:			; <UNDEFINED> instruction: 0xf105786c
    5d8c:	ldmdavs	r9!, {r0, r9, fp}
    5d90:	strtmi	r3, [r0], -r2, lsl #10
    5d94:	mrc	7, 3, APSR_nzcv, cr10, cr11, {7}
    5d98:	movweq	lr, #39845	; 0x9ba5
    5d9c:			; <UNDEFINED> instruction: 0x4655455b
    5da0:			; <UNDEFINED> instruction: 0xf086dbf2
    5da4:	stccs	3, cr0, [sl], {1}
    5da8:	strcs	fp, [r0], #-3852	; 0xfffff0f4
    5dac:	streq	pc, [r1], #-3
    5db0:			; <UNDEFINED> instruction: 0x4640b37c
    5db4:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    5db8:	strmi	r1, [r4], -r3, asr #24
    5dbc:	strcs	fp, [r1], -r8, lsl #30
    5dc0:	bls	7a184 <ntfs_context@@Base+0x59f80>
    5dc4:	blmi	fe18f5cc <opt_e@@Base+0xfe0ddf74>
    5dc8:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    5dcc:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    5dd0:	strmi	lr, [r4], -r7, ror #15
    5dd4:			; <UNDEFINED> instruction: 0x4629465a
    5dd8:			; <UNDEFINED> instruction: 0xf7fd4648
    5ddc:			; <UNDEFINED> instruction: 0x2601fcd5
    5de0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5de4:	bl	27a080 <opt_e@@Base+0x1c8a28>
    5de8:			; <UNDEFINED> instruction: 0xf7fd0005
    5dec:	andls	pc, r3, r3, lsl #25
    5df0:			; <UNDEFINED> instruction: 0xf0002800
    5df4:	strcs	r8, [r1, -r6, asr #1]
    5df8:	andcc	lr, r2, #3620864	; 0x374000
    5dfc:	svclt	0x00144293
    5e00:			; <UNDEFINED> instruction: 0xf0072700
    5e04:	svccs	0x00000701
    5e08:			; <UNDEFINED> instruction: 0xf1bbd1a2
    5e0c:	sbcle	r0, r8, r0, lsl #30
    5e10:	mcrcs	7, 0, lr, cr0, cr1, {5}
    5e14:	svcge	0x0060f43f
    5e18:	bls	76ca34 <opt_e@@Base+0x6bb3dc>
    5e1c:	addsmi	r6, sl, #1769472	; 0x1b0000
    5e20:	adcshi	pc, r1, r0, asr #32
    5e24:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    5e28:	stmdbmi	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    5e2c:	stmibvc	sl, {r0, r3, r4, r5, r6, sl, lr}
    5e30:	mul	r5, r1, r8
    5e34:			; <UNDEFINED> instruction: 0xf89179c8
    5e38:	ldreq	ip, [r2], #-4
    5e3c:	andcs	lr, lr, #2048	; 0x800
    5e40:	bl	96fd0 <ntfs_context@@Base+0x76dcc>
    5e44:	stmdals	r2, {r9, sp, lr}
    5e48:			; <UNDEFINED> instruction: 0xf67f4290
    5e4c:	bvc	fe2b1c38 <opt_e@@Base+0xfe2005e0>
    5e50:	mul	r9, r1, r8
    5e54:			; <UNDEFINED> instruction: 0xf8917ac8
    5e58:	ldreq	ip, [r2], #-8
    5e5c:	andcs	lr, lr, #2048	; 0x800
    5e60:	bl	96ff0 <ntfs_context@@Base+0x76dec>
    5e64:	stmdals	r2, {r9, sp, lr}
    5e68:			; <UNDEFINED> instruction: 0xf67f4290
    5e6c:	blvc	fe2b1c18 <opt_e@@Base+0xfe2005c0>
    5e70:	mul	sp, r1, r8
    5e74:			; <UNDEFINED> instruction: 0xf8917bc8
    5e78:	ldreq	ip, [r2], #-12
    5e7c:	andcs	lr, lr, #2048	; 0x800
    5e80:	bl	97010 <ntfs_context@@Base+0x76e0c>
    5e84:	stmdals	r2, {r9, sp, lr}
    5e88:			; <UNDEFINED> instruction: 0xf67f4290
    5e8c:	stcvc	15, cr10, [sl], {89}	; 0x59
    5e90:	muls	r1, r1, r8
    5e94:			; <UNDEFINED> instruction: 0xf8917cc8
    5e98:	ldreq	ip, [r2], #-16
    5e9c:	andcs	lr, lr, #2048	; 0x800
    5ea0:	bl	97030 <ntfs_context@@Base+0x76e2c>
    5ea4:	stmdals	r2, {r9, sp, lr}
    5ea8:			; <UNDEFINED> instruction: 0xf67f4290
    5eac:	strmi	sl, [r8], -r9, asr #30
    5eb0:	tstls	r6, r7, lsl #6
    5eb4:	stc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    5eb8:	addsmi	r9, r8, #2048	; 0x800
    5ebc:	movwne	lr, #27101	; 0x69dd
    5ec0:	svcge	0x003ef63f
    5ec4:			; <UNDEFINED> instruction: 0xf7fb4608
    5ec8:			; <UNDEFINED> instruction: 0xf04fed1a
    5ecc:	stmdbls	r6, {sl, fp}
    5ed0:	blls	1d7860 <opt_e@@Base+0x126208>
    5ed4:			; <UNDEFINED> instruction: 0xf851e005
    5ed8:			; <UNDEFINED> instruction: 0xf10ceb04
    5edc:	bl	388ef4 <opt_e@@Base+0x2d789c>
    5ee0:	strbmi	r7, [r0, #-626]!	; 0xfffffd8e
    5ee4:	stmdbmi	r0, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
    5ee8:	movwls	r2, #28673	; 0x7001
    5eec:			; <UNDEFINED> instruction: 0xf7fb4479
    5ef0:	ldmdami	lr!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    5ef4:			; <UNDEFINED> instruction: 0xf7fd4478
    5ef8:	blls	204e3c <opt_e@@Base+0x1537e4>
    5efc:	stmdacs	r0, {r1, r2, ip, pc}
    5f00:	bmi	efa414 <opt_e@@Base+0xe48dbc>
    5f04:	ldmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
    5f08:	movwls	r2, #28673	; 0x7001
    5f0c:			; <UNDEFINED> instruction: 0xf7fb4479
    5f10:	ldmdami	r9!, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    5f14:	ldrbtmi	r9, [r8], #-2306	; 0xfffff6fe
    5f18:	ldc	7, cr15, [r8], #1004	; 0x3ec
    5f1c:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
    5f20:			; <UNDEFINED> instruction: 0xf8dfd049
    5f24:	ldrdcs	sl, [r4, -r8]
    5f28:	ldrbtmi	r9, [sl], #770	; 0x302
    5f2c:			; <UNDEFINED> instruction: 0xf7fe4650
    5f30:			; <UNDEFINED> instruction: 0x4650f9f5
    5f34:			; <UNDEFINED> instruction: 0xf7fe2104
    5f38:	ldrbmi	pc, [r0], -r9, lsl #19	; <UNPREDICTABLE>
    5f3c:			; <UNDEFINED> instruction: 0xf7fe2104
    5f40:			; <UNDEFINED> instruction: 0x4650f9b9
    5f44:	stmdbls	r6, {r2, r9, sp}
    5f48:			; <UNDEFINED> instruction: 0xf85af7ff
    5f4c:	stmdbls	r6, {r2, r9, sp}
    5f50:			; <UNDEFINED> instruction: 0xf7ff4650
    5f54:			; <UNDEFINED> instruction: 0x4650f89f
    5f58:			; <UNDEFINED> instruction: 0xf8e6f7ff
    5f5c:	ldrbmi	r9, [r0], -r6, lsl #18
    5f60:	mcr2	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    5f64:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
    5f68:	andcs	r4, r1, r2, lsl #12
    5f6c:	ldc	7, cr15, [sl, #-1004]!	; 0xfffffc14
    5f70:	bmi	92cb7c <opt_e@@Base+0x87b524>
    5f74:	blls	9c1e4 <ntfs_context@@Base+0x7bfe0>
    5f78:	stmdblt	sl, {r1, r4, fp, sp, lr}^
    5f7c:	andls	r2, r2, #0, 4
    5f80:	movwcs	lr, #5854	; 0x16de
    5f84:			; <UNDEFINED> instruction: 0xf7fbe6d9
    5f88:	bmi	801058 <opt_e@@Base+0x74fa00>
    5f8c:			; <UNDEFINED> instruction: 0xe7ba447a
    5f90:	stmdbls	r6, {r4, r6, r9, sl, lr}
    5f94:			; <UNDEFINED> instruction: 0xf7ff9302
    5f98:	blls	c4c94 <opt_e@@Base+0x1363c>
    5f9c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5fa0:	movwls	sp, #24812	; 0x60ec
    5fa4:	blx	43fa6 <ntfs_context@@Base+0x23da2>
    5fa8:			; <UNDEFINED> instruction: 0xf7fb4650
    5fac:	movwcs	lr, #3026	; 0xbd2
    5fb0:	blls	1aabc0 <opt_e@@Base+0xf9568>
    5fb4:	ldmdami	r5, {r2, r6, r7, r9, sl, sp, lr, pc}
    5fb8:	ldrbtmi	r9, [r8], #-770	; 0xfffffcfe
    5fbc:	ldcl	7, cr15, [r4], #-1004	; 0xfffffc14
    5fc0:	blls	58814 <ntfs_context@@Base+0x38610>
    5fc4:	blls	9c230 <ntfs_context@@Base+0x7c02c>
    5fc8:	andcc	r6, r1, #655360	; 0xa0000
    5fcc:	str	r6, [r8, sl]!
    5fd0:	andeq	sl, r1, r6, lsr r1
    5fd4:			; <UNDEFINED> instruction: 0x000001b4
    5fd8:	andeq	r6, r0, ip, lsr #28
    5fdc:	andeq	sl, r5, sl, lsr #9
    5fe0:	andeq	r0, r0, r4, ror #3
    5fe4:	ldrdeq	sl, [r5], -r8
    5fe8:	andeq	r6, r0, r0, lsl #23
    5fec:	andeq	sl, r5, r0, lsl r3
    5ff0:	andeq	r6, r0, r0, ror #22
    5ff4:	andeq	r6, r0, ip, ror fp
    5ff8:	andeq	sl, r5, lr, ror #5
    5ffc:	ldrdeq	sl, [r5], -sl	; <UNPREDICTABLE>
    6000:	andeq	r6, r0, lr, ror #22
    6004:	andeq	r0, r0, r4, asr #3
    6008:	andeq	r6, r0, ip, asr #21
    600c:	andeq	r6, r0, sl, ror #21
    6010:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6014:	addlt	fp, r2, r0, ror r5
    6018:			; <UNDEFINED> instruction: 0xf7fb4606
    601c:	stmdavs	r4, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    6020:	andlt	fp, r2, ip, lsl #18
    6024:			; <UNDEFINED> instruction: 0x4605bd70
    6028:			; <UNDEFINED> instruction: 0xf7fb4620
    602c:	bmi	4411a4 <opt_e@@Base+0x38fb4c>
    6030:	tstcs	r1, r3, lsr #12
    6034:	andls	r4, r0, sl, ror r4
    6038:			; <UNDEFINED> instruction: 0xf7fb4630
    603c:	stmdavs	fp!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    6040:	tstle	r9, sp, lsl #22
    6044:	ldrtmi	r4, [r3], -fp, lsl #16
    6048:	tstcs	r1, r7, lsr #4
    604c:	andlt	r4, r2, r8, ror r4
    6050:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6054:	bllt	ffd44048 <opt_e@@Base+0xffc929f0>
    6058:	mvnle	r2, r0, lsl fp
    605c:	ldrtmi	r4, [r3], -r6, lsl #16
    6060:	tstcs	r1, lr, lsr #4
    6064:	andlt	r4, r2, r8, ror r4
    6068:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    606c:	bllt	ffa44060 <opt_e@@Base+0xff992a08>
    6070:	andeq	r6, r0, r4, asr #21
    6074:	andeq	r6, r0, r0, asr #21
    6078:	ldrdeq	r6, [r0], -r0
    607c:	svcmi	0x00f0e92d
    6080:			; <UNDEFINED> instruction: 0xf8dfb089
    6084:	strmi	r4, [r6], -r4, lsl #13
    6088:	pkhtbcs	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    608c:	ldrbtmi	r4, [ip], #-1673	; 0xfffff977
    6090:			; <UNDEFINED> instruction: 0x367cf8df
    6094:	andls	r5, r3, #10616832	; 0xa20000
    6098:	andls	r6, r7, #1179648	; 0x120000
    609c:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    60a0:	ldrdcc	pc, [r0], -r8
    60a4:			; <UNDEFINED> instruction: 0xf0402b00
    60a8:			; <UNDEFINED> instruction: 0xf8df80c8
    60ac:	stmiapl	r7!, {r3, r5, r6, r9, sl, ip, sp}^
    60b0:	blcs	601a4 <ntfs_context@@Base+0x3ffa0>
    60b4:	sbchi	pc, r1, r0
    60b8:			; <UNDEFINED> instruction: 0x765cf8df
    60bc:	addcc	pc, r0, #1325400064	; 0x4f000000
    60c0:	stmib	sp, {r1, r2, r8, r9, fp, sp, pc}^
    60c4:	ldrbtmi	r2, [pc], #-768	; 60cc <__snprintf_chk@plt+0x4578>
    60c8:			; <UNDEFINED> instruction: 0x3650f8df
    60cc:	ldrtmi	r2, [r1], -r1, lsl #4
    60d0:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}
    60d4:	strls	r2, [r6, #-1280]	; 0xfffffb00
    60d8:	stcl	7, cr15, [r0], {251}	; 0xfb
    60dc:			; <UNDEFINED> instruction: 0x46054631
    60e0:			; <UNDEFINED> instruction: 0xf7fb6838
    60e4:			; <UNDEFINED> instruction: 0xf1b0eb08
    60e8:			; <UNDEFINED> instruction: 0x46823fff
    60ec:	bicshi	pc, r6, r0
    60f0:	svccs	0x0080f5b5
    60f4:	sfmcs	f5, 1, [r0, #-504]	; 0xfffffe08
    60f8:	eorshi	pc, r6, #0
    60fc:			; <UNDEFINED> instruction: 0x3620f8df
    6100:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    6104:			; <UNDEFINED> instruction: 0xf0002a00
    6108:			; <UNDEFINED> instruction: 0xf8df81d3
    610c:	eorne	r3, r9, #24, 12	; 0x1800000
    6110:			; <UNDEFINED> instruction: 0xf85358e3
    6114:	blcs	121a0 <_IO_stdin_used@@Base+0x6cd8>
    6118:	bicshi	pc, r0, r0
    611c:	blx	fe184aa2 <opt_e@@Base+0xfe0d344a>
    6120:	blx	4e58a <ntfs_context@@Base+0x2e386>
    6124:			; <UNDEFINED> instruction: 0xf8bb3b0b
    6128:	blcs	12180 <_IO_stdin_used@@Base+0x6cb8>
    612c:	bichi	pc, r6, r0
    6130:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6134:			; <UNDEFINED> instruction: 0xf8ab3301
    6138:	stmdapl	r7!, {r2, r4, ip, sp}^
    613c:	blcs	60230 <ntfs_context@@Base+0x4002c>
    6140:	mvnhi	pc, r0
    6144:			; <UNDEFINED> instruction: 0xf0402a00
    6148:			; <UNDEFINED> instruction: 0xf1b981cc
    614c:			; <UNDEFINED> instruction: 0xf0400f00
    6150:			; <UNDEFINED> instruction: 0xf8df82c9
    6154:	ldrbtmi	r2, [sl], #-1492	; 0xfffffa2c
    6158:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    615c:	ldrbtmi	r2, [r9], #-1
    6160:	mcrr	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    6164:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    6168:	stmiapl	r3!, {r4, r5, r9, sl, lr}^
    616c:			; <UNDEFINED> instruction: 0xf7fb6819
    6170:			; <UNDEFINED> instruction: 0xf8dfecce
    6174:	strtmi	r1, [sl], -r0, asr #11
    6178:	ldrbtmi	r2, [r9], #-1
    617c:	ldc	7, cr15, [r2], #-1004	; 0xfffffc14
    6180:	blcs	60274 <ntfs_context@@Base+0x40070>
    6184:			; <UNDEFINED> instruction: 0xf8d8d850
    6188:	blcs	12190 <_IO_stdin_used@@Base+0x6cc8>
    618c:			; <UNDEFINED> instruction: 0xf8dbd04c
    6190:	blcs	121b8 <_IO_stdin_used@@Base+0x6cf0>
    6194:			; <UNDEFINED> instruction: 0xf1b9d048
    6198:			; <UNDEFINED> instruction: 0xf0400f00
    619c:			; <UNDEFINED> instruction: 0xf8df82ac
    61a0:	ldrbtmi	r2, [sl], #-1432	; 0xfffffa68
    61a4:	ldrne	pc, [r4, #2271]	; 0x8df
    61a8:	ldrbtmi	r2, [r9], #-1
    61ac:	ldc	7, cr15, [sl], {251}	; 0xfb
    61b0:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    61b4:	stmiapl	r3!, {r4, r5, r9, sl, lr}^
    61b8:			; <UNDEFINED> instruction: 0xf7fb6819
    61bc:			; <UNDEFINED> instruction: 0xf8dbeca8
    61c0:	strtmi	r4, [r0], -r8
    61c4:	bl	fe6c41b8 <opt_e@@Base+0xfe612b60>
    61c8:	vsub.i8	d18, d0, d0
    61cc:	stmdacc	r1, {r0, r3, r4, r7, r9, pc}
    61d0:			; <UNDEFINED> instruction: 0xf0201f23
    61d4:	andcs	r0, r0, #3
    61d8:			; <UNDEFINED> instruction: 0xf8534420
    61dc:	addsmi	r1, r8, #4, 30
    61e0:	rsbsvc	lr, r2, #1024	; 0x400
    61e4:			; <UNDEFINED> instruction: 0xf8dfd1f9
    61e8:	andcs	r1, r1, r8, asr r5
    61ec:			; <UNDEFINED> instruction: 0xf7fb4479
    61f0:			; <UNDEFINED> instruction: 0xe019ebfa
    61f4:	ldrdcc	pc, [r0], -r8
    61f8:	eorsle	r2, r9, r0, lsl #22
    61fc:			; <UNDEFINED> instruction: 0xf5b31c6b
    6200:	vmax.f32	d18, d16, d0
    6204:			; <UNDEFINED> instruction: 0xf8df81e4
    6208:			; <UNDEFINED> instruction: 0x462a153c
    620c:	ldrbtmi	r2, [r9], #-1
    6210:	bl	ffa44204 <opt_e@@Base+0xff992bac>
    6214:	ldreq	pc, [r0, #-2271]!	; 0xfffff721
    6218:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    621c:			; <UNDEFINED> instruction: 0xf838f7ff
    6220:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    6224:	orrshi	pc, r7, r0, asr #32
    6228:	bls	1ece3c <opt_e@@Base+0x13b7e4>
    622c:	addsmi	r6, sl, #1769472	; 0x1b0000
    6230:	rsbhi	pc, r8, #64	; 0x40
    6234:	pop	{r0, r3, ip, sp, pc}
    6238:			; <UNDEFINED> instruction: 0xf1b98ff0
    623c:	tstle	r3, r0, lsl #30
    6240:	strcs	pc, [r8, #-2271]	; 0xfffff721
    6244:			; <UNDEFINED> instruction: 0xf8df447a
    6248:	andcs	r1, r1, r8, lsl #10
    624c:			; <UNDEFINED> instruction: 0xf7fb4479
    6250:			; <UNDEFINED> instruction: 0xf8dfebca
    6254:			; <UNDEFINED> instruction: 0x463034dc
    6258:	stmdavs	r9!, {r0, r2, r5, r6, r7, fp, ip, lr}
    625c:	mrrc	7, 15, pc, r6, cr11	; <UNPREDICTABLE>
    6260:			; <UNDEFINED> instruction: 0xf7fb200a
    6264:	str	lr, [r7, -lr, lsr #23]!
    6268:	strbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    626c:			; <UNDEFINED> instruction: 0xe7ea447a
    6270:	strtcc	pc, [r0], #2271	; 0x8df
    6274:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    6278:	adcsle	r2, pc, r1, lsl #22
    627c:	svceq	0x0000f1b9
    6280:	msrhi	CPSR_fs, r0, asr #32
    6284:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    6288:			; <UNDEFINED> instruction: 0xf8df447a
    628c:	ldrdcs	r1, [r1], -r0
    6290:			; <UNDEFINED> instruction: 0xf7fb4479
    6294:			; <UNDEFINED> instruction: 0xf8dfeba8
    6298:			; <UNDEFINED> instruction: 0x46303498
    629c:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    62a0:	ldc	7, cr15, [r4], #-1004	; 0xfffffc14
    62a4:			; <UNDEFINED> instruction: 0xf5b31c6b
    62a8:	vmax.f32	d2, d16, d0
    62ac:	stfnep	f0, [r9], #-628	; 0xfffffd8c
    62b0:	bichi	pc, r6, r0
    62b4:	strtne	pc, [r8], #2271	; 0x8df
    62b8:	andcs	r4, r1, sl, lsr #12
    62bc:			; <UNDEFINED> instruction: 0xf7fb4479
    62c0:			; <UNDEFINED> instruction: 0xf8dfeb92
    62c4:	ldrtmi	r0, [r1], -r0, lsr #9
    62c8:			; <UNDEFINED> instruction: 0xf7fe4478
    62cc:	strmi	pc, [r3], r1, ror #31
    62d0:	adcle	r2, r9, r0, lsl #16
    62d4:			; <UNDEFINED> instruction: 0xf64f1e6b
    62d8:	vrshr.s64	<illegal reg q11.5>, q15, #64
    62dc:	movwls	r0, #16899	; 0x4203
    62e0:	vqsub.s8	d4, d16, d3
    62e4:			; <UNDEFINED> instruction: 0xf8df813a
    62e8:	eorne	r2, pc, #60, 8	; 0x3c000000
    62ec:			; <UNDEFINED> instruction: 0xf85358a3
    62f0:	movwls	sl, #20519	; 0x5027
    62f4:	svceq	0x0000f1ba
    62f8:	orrhi	pc, ip, r0
    62fc:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    6300:	andscs	fp, r8, sp, ror #5
    6304:	ldrdne	pc, [r0], -r8
    6308:	bge	184f10 <opt_e@@Base+0xd38b8>
    630c:	ldmdavs	sl!, {r0, r1, r2, r5, r7, fp, ip, lr}
    6310:	vpmax.s8	d18, d0, d1
    6314:	movtlt	r8, #4506	; 0x119a
    6318:	svceq	0x0000f1ba
    631c:			; <UNDEFINED> instruction: 0xf8dad006
    6320:			; <UNDEFINED> instruction: 0xf0222014
    6324:	vld1.16	{d6-d9}, [r2 :256]
    6328:	ldmiblt	r2!, {r4, r5, r6, r9, sp}^
    632c:	ldrtpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6330:	ldrbmi	r2, [r9], -r8, lsl #4
    6334:			; <UNDEFINED> instruction: 0x4628447d
    6338:	mcrr2	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    633c:	svceq	0x0000f1bb
    6340:	bichi	pc, fp, r0, asr #6
    6344:	rscscc	pc, pc, fp, lsl #2
    6348:			; <UNDEFINED> instruction: 0xf0201f29
    634c:	andcs	r0, r0, #3
    6350:			; <UNDEFINED> instruction: 0xf8514405
    6354:	adcmi	r3, r9, #4, 30
    6358:	rsbsvc	lr, r2, #3072	; 0xc00
    635c:			; <UNDEFINED> instruction: 0xf8dfd1f9
    6360:	andcs	r1, r1, ip, lsl #8
    6364:			; <UNDEFINED> instruction: 0xf7fb4479
    6368:			; <UNDEFINED> instruction: 0xf8dfeb3e
    636c:	ldrbmi	r5, [r9], -r4, lsl #8
    6370:			; <UNDEFINED> instruction: 0x4628447d
    6374:	b	fe2c4368 <opt_e@@Base+0xfe212d10>
    6378:			; <UNDEFINED> instruction: 0xf0002800
    637c:	strtmi	r8, [r8], -r2, ror #1
    6380:			; <UNDEFINED> instruction: 0xf7ff4649
    6384:	strmi	pc, [r5], -r7, asr #18
    6388:	smlabblt	r8, r3, r6, r4
    638c:	ldrdlt	pc, [r0], -r0
    6390:			; <UNDEFINED> instruction: 0x46314bf8
    6394:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    6398:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    639c:	ldrdcs	pc, [r0], -r8
    63a0:	strmi	r2, [r3], -r1, lsl #20
    63a4:	msrhi	SP_und, r0
    63a8:	ldrdls	r4, [r5], -sl
    63ac:	stmiapl	r7!, {r1, r4, r5, r6, r7, r9, sl, fp, lr}
    63b0:	ldmdavs	sl!, {r1, r2, r3, r4, r5, r6, sl, lr}
    63b4:	bcs	57c7c <ntfs_context@@Base+0x37a78>
    63b8:			; <UNDEFINED> instruction: 0xf04fbf0c
    63bc:			; <UNDEFINED> instruction: 0xf04f0804
    63c0:	strbmi	r0, [r1], -r0, lsl #16
    63c4:			; <UNDEFINED> instruction: 0xffaaf7fd
    63c8:	ldrtmi	r4, [r0], -r1, asr #12
    63cc:			; <UNDEFINED> instruction: 0xff3ef7fd
    63d0:	ldrtmi	r4, [r0], -r1, asr #12
    63d4:			; <UNDEFINED> instruction: 0xff6ef7fd
    63d8:	strbmi	r4, [r9], -r2, asr #12
    63dc:			; <UNDEFINED> instruction: 0xf7fe4630
    63e0:	strbmi	pc, [r2], -pc, lsl #28	; <UNPREDICTABLE>
    63e4:	ldrtmi	r4, [r0], -r9, asr #12
    63e8:	mrc2	7, 2, pc, cr4, cr14, {7}
    63ec:	mrrcne	11, 0, r9, sl, cr5
    63f0:	stmibmi	r2!, {r0, r2, ip, lr, pc}^
    63f4:	andcs	r4, r1, sl, lsl r6
    63f8:			; <UNDEFINED> instruction: 0xf7fb4479
    63fc:			; <UNDEFINED> instruction: 0x4ee0eaf4
    6400:			; <UNDEFINED> instruction: 0x4630447e
    6404:	blx	fe744402 <opt_e@@Base+0xfe692daa>
    6408:	ldrtmi	r4, [r0], -r0, lsl #13
    640c:	blx	feec440a <opt_e@@Base+0xfee12db2>
    6410:	ldrdls	pc, [r0], -r7
    6414:	svceq	0x0001f1b9
    6418:	ldrtmi	r9, [r0], -r5
    641c:	rschi	pc, lr, r0
    6420:	mcr2	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    6424:			; <UNDEFINED> instruction: 0xf8cd49d7
    6428:	strbmi	fp, [r2], -r0
    642c:	ldrbtmi	r9, [r9], #-2821	; 0xfffff4fb
    6430:			; <UNDEFINED> instruction: 0xf7fb2001
    6434:	ldrdlt	lr, [sp, #-168]!	; 0xffffff58
    6438:	blcs	6052c <ntfs_context@@Base+0x40328>
    643c:	stmiavs	fp!, {r0, r1, r2, ip, lr, pc}
    6440:	cmnle	sl, r0, lsl #22
    6444:			; <UNDEFINED> instruction: 0xf0038a2b
    6448:	blcs	70b8 <__snprintf_chk@plt+0x5564>
    644c:			; <UNDEFINED> instruction: 0x4628d175
    6450:	ldmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6454:	stmiapl	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}^
    6458:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    645c:	blcs	60550 <ntfs_context@@Base+0x4034c>
    6460:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    6464:			; <UNDEFINED> instruction: 0xf64f9a04
    6468:	vrsra.s64	<illegal reg q11.5>, q15, #64
    646c:	addsmi	r0, sl, #201326592	; 0xc000000
    6470:	andcs	fp, r0, #140, 30	; 0x230
    6474:			; <UNDEFINED> instruction: 0xf1ba2201
    6478:	svclt	0x00080f00
    647c:	bcs	ec84 <_IO_stdin_used@@Base+0x37bc>
    6480:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {1}
    6484:			; <UNDEFINED> instruction: 0x3014f8ba
    6488:			; <UNDEFINED> instruction: 0x2016f8ba
    648c:			; <UNDEFINED> instruction: 0xf8aa3301
    6490:	vqadd.u32	d19, d11, d4
    6494:			; <UNDEFINED> instruction: 0xf8aa020b
    6498:			; <UNDEFINED> instruction: 0xe6c52016
    649c:	ldrbtmi	r4, [r8], #-2234	; 0xfffff746
    64a0:	b	c4494 <opt_e@@Base+0x12e3c>
    64a4:	stmiapl	r2!, {r0, r3, r4, r5, r7, r8, r9, fp, lr}^
    64a8:	movwcc	r6, #6163	; 0x1813
    64ac:			; <UNDEFINED> instruction: 0xe61f6013
    64b0:	stmiapl	r7!, {r3, r4, r7, r8, r9, fp, lr}^
    64b4:	blcs	605a8 <ntfs_context@@Base+0x403a4>
    64b8:	mcrge	4, 1, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    64bc:	ldrdcc	pc, [r0], -r8
    64c0:	blmi	fe534974 <opt_e@@Base+0xfe48331c>
    64c4:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    64c8:			; <UNDEFINED> instruction: 0xf47f2b01
    64cc:	ldmibmi	r0!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, sp, pc}
    64d0:	andcs	r4, r1, sl, lsr #12
    64d4:			; <UNDEFINED> instruction: 0xf7fb4479
    64d8:	ldrbt	lr, [r2], r6, lsl #21
    64dc:	ldrbtmi	r4, [sl], #-2733	; 0xfffff553
    64e0:			; <UNDEFINED> instruction: 0xf8d8e6d3
    64e4:	ldmiblt	fp, {ip, sp}
    64e8:	svceq	0x0000f1b9
    64ec:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
    64f0:	ldrbtmi	r4, [sl], #-2729	; 0xfffff557
    64f4:	andcs	r4, r1, r9, lsr #19
    64f8:			; <UNDEFINED> instruction: 0xf7fb4479
    64fc:	blmi	fe340ed4 <opt_e@@Base+0xfe28f87c>
    6500:	stmiapl	r3!, {r4, r5, r9, sl, lr}^
    6504:			; <UNDEFINED> instruction: 0xf7fb6819
    6508:	andcs	lr, sl, r2, lsl #22
    650c:	b	1644500 <opt_e@@Base+0x1592ea8>
    6510:			; <UNDEFINED> instruction: 0x3016f8bb
    6514:	stmibmi	r2!, {r1, r3, r5, r9, sl, lr}
    6518:	vaddl.u8	q9, d3, d1
    651c:	ldrbtmi	r0, [r9], #-779	; 0xfffffcf5
    6520:	b	1844514 <opt_e@@Base+0x1792ebc>
    6524:	svccc	0x00fff1ba
    6528:	mcrge	4, 1, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    652c:			; <UNDEFINED> instruction: 0x4652499d
    6530:	ldrbtmi	r2, [r9], #-1
    6534:	b	15c4528 <opt_e@@Base+0x1512ed0>
    6538:	strtmi	lr, [r8], -r2, lsr #12
    653c:			; <UNDEFINED> instruction: 0xf834f7fe
    6540:	ldmmi	r9, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    6544:			; <UNDEFINED> instruction: 0xf7fb4478
    6548:	blmi	fe440c10 <opt_e@@Base+0xfe38f5b8>
    654c:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    6550:	andsvs	r3, r3, r1, lsl #6
    6554:	cdpne	6, 6, cr14, cr11, cr8, {3}
    6558:			; <UNDEFINED> instruction: 0xf8d89304
    655c:	bcs	e564 <_IO_stdin_used@@Base+0x309c>
    6560:			; <UNDEFINED> instruction: 0xf04fd03a
    6564:	strbt	r0, [r1], r0, lsl #20
    6568:	ldrdcc	pc, [r0], -r8
    656c:	blmi	1a74c40 <opt_e@@Base+0x19c35e8>
    6570:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6574:	andsle	r2, r1, r1, lsl #22
    6578:	svceq	0x0000f1b9
    657c:	adcshi	pc, r5, r0, asr #32
    6580:	ldrbtmi	r4, [sl], #-2698	; 0xfffff576
    6584:	andcs	r4, r1, sl, lsl #19
    6588:			; <UNDEFINED> instruction: 0xf7fb4479
    658c:	blmi	1a40e44 <opt_e@@Base+0x198f7ec>
    6590:	stmiapl	r5!, {r4, r5, r9, sl, lr}^
    6594:			; <UNDEFINED> instruction: 0xf7fb6829
    6598:			; <UNDEFINED> instruction: 0xe001eaba
    659c:	stmiapl	r5!, {r2, r5, r6, r8, r9, fp, lr}^
    65a0:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    65a4:	stmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    65a8:	andcs	r4, r1, r3, lsl #19
    65ac:			; <UNDEFINED> instruction: 0xf7fb4479
    65b0:	stmdavs	r9!, {r1, r3, r4, r9, fp, sp, lr, pc}
    65b4:			; <UNDEFINED> instruction: 0xf7fb4630
    65b8:	stmibmi	r0, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    65bc:	andcs	r9, r1, r6, lsl #20
    65c0:			; <UNDEFINED> instruction: 0xf7fb4479
    65c4:	stmdavs	r8!, {r4, r9, fp, sp, lr, pc}
    65c8:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    65cc:	ldmdami	ip!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    65d0:			; <UNDEFINED> instruction: 0xf7fb4478
    65d4:	ldr	lr, [sp], -sl, ror #18
    65d8:	ldrmi	r4, [r2], lr, asr #18
    65dc:	ldmdavs	r9!, {r0, r1, r2, r5, r6, fp, ip, lr}
    65e0:			; <UNDEFINED> instruction: 0xf47f2901
    65e4:	strt	sl, [r1], r2, asr #29
    65e8:			; <UNDEFINED> instruction: 0x462a4976
    65ec:	ldrbtmi	r2, [r9], #-1
    65f0:	ldmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65f4:	bmi	11ffe34 <opt_e@@Base+0x114e7dc>
    65f8:	ldrbt	r5, [r8], r7, lsr #17
    65fc:	ldc2	7, cr15, [r4, #1016]	; 0x3f8
    6600:			; <UNDEFINED> instruction: 0xf8cd4971
    6604:	strbmi	fp, [r2], -r0
    6608:	strbmi	r9, [r8], -r5, lsl #22
    660c:			; <UNDEFINED> instruction: 0xf7fb4479
    6610:	ldr	lr, [r0, -sl, ror #19]
    6614:			; <UNDEFINED> instruction: 0xf7ff4628
    6618:	blls	1851d4 <opt_e@@Base+0xd3b7c>
    661c:	eorge	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    6620:	svceq	0x0000f1ba
    6624:	mcrge	4, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    6628:	ldrdcs	pc, [r0], -r8
    662c:			; <UNDEFINED> instruction: 0xf47f2a00
    6630:	bmi	e3202c <opt_e@@Base+0xd809d4>
    6634:	ldmdavs	sl!, {r0, r1, r2, r5, r7, fp, ip, lr}
    6638:			; <UNDEFINED> instruction: 0xf47f2a01
    663c:			; <UNDEFINED> instruction: 0xe675ae96
    6640:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    6644:	ldmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6648:	stmdbcs	r0, {r2, r5, r6, r7, r8, sl, sp, lr, pc}
    664c:			; <UNDEFINED> instruction: 0xf1bad041
    6650:			; <UNDEFINED> instruction: 0xf43f0f00
    6654:	ldrbmi	sl, [r8], -fp, ror #28
    6658:	ldmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    665c:			; <UNDEFINED> instruction: 0xf1b94605
    6660:	teqle	ip, r0, lsl #30
    6664:	ldrbtmi	r4, [sl], #-2650	; 0xfffff5a6
    6668:	andcs	r4, r1, sl, asr r9
    666c:			; <UNDEFINED> instruction: 0xf7fb4479
    6670:	bmi	c00d60 <opt_e@@Base+0xb4f708>
    6674:	stmiapl	r2!, {r4, r5, r9, sl, lr}
    6678:			; <UNDEFINED> instruction: 0xf7fb6811
    667c:			; <UNDEFINED> instruction: 0xf1bbea48
    6680:	ldcle	15, cr0, [fp, #-0]
    6684:			; <UNDEFINED> instruction: 0xf10b4954
    6688:			; <UNDEFINED> instruction: 0xf02c3cff
    668c:	andcs	r0, r0, #768	; 0x300
    6690:	strmi	r4, [ip], #1145	; 0x479
    6694:			; <UNDEFINED> instruction: 0xf8513904
    6698:	strmi	r3, [ip, #3844]	; 0xf04
    669c:	rsbsvc	lr, r2, #3072	; 0xc00
    66a0:	stmdbmi	lr, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    66a4:	ldrbtmi	r2, [r9], #-1
    66a8:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66ac:	stmdbmi	ip, {r0, r2, r3, r4, r5, r8, ip, sp, pc}^
    66b0:			; <UNDEFINED> instruction: 0x4628465a
    66b4:			; <UNDEFINED> instruction: 0xf7fb4479
    66b8:			; <UNDEFINED> instruction: 0xf8cae85e
    66bc:			; <UNDEFINED> instruction: 0xf8d85008
    66c0:	bcs	e6c8 <_IO_stdin_used@@Base+0x3200>
    66c4:	mcrge	4, 1, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    66c8:	bcs	607b8 <ntfs_context@@Base+0x405b4>
    66cc:	mcrge	4, 2, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    66d0:	bcs	7ff6c <ntfs_context@@Base+0x5fd68>
    66d4:	mcrge	4, 2, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    66d8:	andcs	lr, r0, #31457280	; 0x1e00000
    66dc:	bmi	107ffe0 <opt_e@@Base+0xfce988>
    66e0:			; <UNDEFINED> instruction: 0xe7c1447a
    66e4:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    66e8:	bmi	103fbc8 <opt_e@@Base+0xf8e570>
    66ec:	smlsldx	r4, r9, sl, r4
    66f0:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
    66f4:	bmi	10002f4 <opt_e@@Base+0xf4ec9c>
    66f8:	ldrb	r4, [r3, #-1146]	; 0xfffffb86
    66fc:	ldrb	r2, [r0, r0, lsl #4]
    6700:	ldrb	r2, [r0, #-512]!	; 0xfffffe00
    6704:	ldmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6708:	andeq	r9, r1, r2, ror #26
    670c:			; <UNDEFINED> instruction: 0x000001b4
    6710:			; <UNDEFINED> instruction: 0x000001bc
    6714:	ldrdeq	r0, [r0], -r4
    6718:	andeq	sl, r1, sl, lsr r1
    671c:	andeq	sl, r8, r4, lsr r1
    6720:	andeq	r0, r0, r8, asr #3
    6724:	strdeq	r0, [r0], -r8
    6728:	andeq	r6, r0, sl, lsl sl
    672c:	andeq	r6, r0, sl, lsl sl
    6730:	andeq	r0, r0, r4, ror #3
    6734:	muleq	r0, sl, sl
    6738:	andeq	r6, r0, lr, asr #19
    673c:	andeq	r6, r0, sl, ror sl
    6740:	andeq	r6, r0, r0, asr #20
    6744:	andeq	r6, r0, lr, lsl #19
    6748:	andeq	r9, r7, sl, ror #31
    674c:	andeq	r6, r0, ip, lsr #18
    6750:	andeq	r6, r0, ip, lsr #18
    6754:	strdeq	r6, [r0], -r8
    6758:	andeq	r6, r0, r8, ror #17
    675c:	andeq	r6, r0, r8, ror #17
    6760:	andeq	r6, r0, r8, asr r9
    6764:	andeq	r9, r7, ip, lsr pc
    6768:	ldrdeq	r9, [r7], -r0
    676c:	ldrdeq	r6, [r0], -r8
    6770:	muleq	r7, r4, lr
    6774:	andeq	r9, r1, ip, ror #28
    6778:	andeq	r9, r7, r4, asr lr
    677c:	andeq	r6, r0, r0, ror #16
    6780:	andeq	r9, r7, r4, lsl #28
    6784:	andeq	r6, r0, r6, ror r8
    6788:	ldrdeq	r6, [r0], -lr
    678c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6790:	andeq	r6, r0, r0, lsl #14
    6794:	andeq	r6, r0, r6, lsl #13
    6798:	andeq	r6, r0, lr, ror r6
    679c:	andeq	r6, r0, r0, lsl #13
    67a0:	ldrdeq	r6, [r0], -lr
    67a4:	andeq	r6, r0, r6, lsr #14
    67a8:	muleq	r0, r4, r7
    67ac:	andeq	r6, r0, lr, ror #11
    67b0:	strdeq	r6, [r0], -r0
    67b4:	andeq	r6, r0, lr, lsl #15
    67b8:	muleq	r0, r0, r7
    67bc:	andeq	r6, r0, r0, lsr #15
    67c0:	strdeq	r6, [r0], -r0
    67c4:	strdeq	r6, [r0], -lr
    67c8:	andeq	r6, r0, r4, ror #12
    67cc:	andeq	r6, r0, r6, asr #11
    67d0:	andeq	r6, r0, sl, lsl #10
    67d4:			; <UNDEFINED> instruction: 0x000065b8
    67d8:	andeq	r9, r7, r4, ror fp
    67dc:	andeq	r6, r0, r6, lsl #11
    67e0:	andeq	r9, r7, r0, asr fp
    67e4:	andeq	r6, r0, r4, lsl #9
    67e8:	andeq	r6, r0, lr, ror r4
    67ec:	andeq	r6, r0, r8, ror r4
    67f0:	andeq	r6, r0, r2, ror r4
    67f4:	andeq	r6, r0, ip, ror #8
    67f8:			; <UNDEFINED> instruction: 0x4601b5f0
    67fc:			; <UNDEFINED> instruction: 0x46064d3d
    6800:	addlt	r4, r5, sp, lsr ip
    6804:	ldmdami	sp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    6808:	blge	59104 <ntfs_context@@Base+0x38f00>
    680c:	ldrbtmi	r5, [r8], #-2351	; 0xfffff6d1
    6810:			; <UNDEFINED> instruction: 0xf04f447a
    6814:	stmdavs	r0, {sl, fp}
    6818:			; <UNDEFINED> instruction: 0x9602683c
    681c:	andgt	pc, r4, sp, asr #17
    6820:			; <UNDEFINED> instruction: 0xf7fa9403
    6824:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6828:			; <UNDEFINED> instruction: 0x4604d130
    682c:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6830:	blcs	520844 <opt_e@@Base+0x46f1ec>
    6834:	ldmdbmi	r3!, {r1, r2, r4, ip, lr, pc}
    6838:	andcs	r4, r1, r2, lsr r6
    683c:			; <UNDEFINED> instruction: 0xf7fb4479
    6840:	blmi	c80b90 <opt_e@@Base+0xbcf538>
    6844:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6848:	blx	ff94484e <opt_e@@Base+0xff8931f6>
    684c:	stmiapl	sl!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
    6850:	movwcc	r6, #6163	; 0x1813
    6854:	bls	de8a8 <opt_e@@Base+0x2d250>
    6858:	ldmdavs	fp!, {r5, r9, sl, lr}
    685c:			; <UNDEFINED> instruction: 0xd147429a
    6860:	ldcllt	0, cr11, [r0, #20]!
    6864:	ldrtmi	r4, [r0], -r1, lsr #12
    6868:	stc2	7, cr15, [r8], {255}	; 0xff
    686c:	stmiapl	fp!, {r3, r5, r8, r9, fp, lr}^
    6870:	blcs	208e4 <ntfs_context@@Base+0x6e0>
    6874:	blmi	9fa93c <opt_e@@Base+0x9492e4>
    6878:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    687c:	eorsle	r2, r2, r1, lsl #24
    6880:	strcs	r4, [r1], #-2085	; 0xfffff7db
    6884:			; <UNDEFINED> instruction: 0xf7fb4478
    6888:			; <UNDEFINED> instruction: 0xe7e4e810
    688c:	tstcs	r1, r0, lsr r6
    6890:	blx	ffd44896 <opt_e@@Base+0xffc9323e>
    6894:	stmiapl	fp!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    6898:	cmplt	r3, fp, lsl r8
    689c:	stmiapl	fp!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    68a0:	blcs	60914 <ntfs_context@@Base+0x40710>
    68a4:	ldmdami	sp, {r1, r3, r4, ip, lr, pc}
    68a8:			; <UNDEFINED> instruction: 0xf7fa4478
    68ac:	stcls	15, cr14, [r1, #-1016]	; 0xfffffc08
    68b0:	orrlt	r2, sp, r0, lsl #8
    68b4:			; <UNDEFINED> instruction: 0xf7ff1d28
    68b8:	blls	8673c <ntfs_context@@Base+0x66538>
    68bc:	movwls	r6, #6171	; 0x181b
    68c0:	strtmi	r2, [r8], -r0, lsl #16
    68c4:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    68c8:	svc	0x0042f7fa
    68cc:	stccs	13, cr9, [r0, #-4]
    68d0:			; <UNDEFINED> instruction: 0xf084d1f0
    68d4:	ldr	r0, [lr, r1, lsl #8]!
    68d8:	ldr	r2, [ip, r1, lsl #8]!
    68dc:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    68e0:	svc	0x00e2f7fa
    68e4:	stmdami	pc, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    68e8:			; <UNDEFINED> instruction: 0xf7fa4478
    68ec:	sbfx	lr, lr, #31, #19
    68f0:	svc	0x007cf7fa
    68f4:	andeq	r9, r1, ip, ror #11
    68f8:			; <UNDEFINED> instruction: 0x000001b4
    68fc:	strdeq	r9, [r1], -r2
    6900:			; <UNDEFINED> instruction: 0xffffd1d1
    6904:	andeq	r6, r0, r8, lsr r5
    6908:	andeq	r0, r0, r4, ror #3
    690c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6910:			; <UNDEFINED> instruction: 0x000001bc
    6914:	ldrdeq	r0, [r0], -r4
    6918:	strdeq	r6, [r0], -r8
    691c:	ldrdeq	r6, [r0], -r4
    6920:	muleq	r0, r2, r4
    6924:	andeq	r6, r0, r8, lsl #9
    6928:	mvnsmi	lr, #737280	; 0xb4000
    692c:			; <UNDEFINED> instruction: 0xf8dfb083
    6930:			; <UNDEFINED> instruction: 0x460580f8
    6934:	andcs	r4, r0, sp, lsr fp
    6938:			; <UNDEFINED> instruction: 0x460c44f8
    693c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6940:	movwls	r6, #6195	; 0x1833
    6944:	svc	0x002ef7fa
    6948:	strbtmi	r9, [r8], -r0
    694c:	svc	0x0048f7fa
    6950:			; <UNDEFINED> instruction: 0xf7fa4681
    6954:	bllt	fe24251c <opt_e@@Base+0xfe190ec4>
    6958:	tstcs	r1, r7, lsl #12
    695c:			; <UNDEFINED> instruction: 0xf7ff4628
    6960:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6964:	ldmdbmi	r2!, {r0, r1, r3, r6, ip, lr, pc}
    6968:	andcs	r4, r1, sl, asr #12
    696c:			; <UNDEFINED> instruction: 0xf7fb4479
    6970:			; <UNDEFINED> instruction: 0x4620e83a
    6974:			; <UNDEFINED> instruction: 0xff40f7ff
    6978:	ldrtmi	r4, [sl], -lr, lsr #22
    697c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6980:			; <UNDEFINED> instruction: 0xf6031f1f
    6984:			; <UNDEFINED> instruction: 0x46047cfc
    6988:	strbmi	lr, [r7, #-1]!
    698c:			; <UNDEFINED> instruction: 0xf857d00d
    6990:	blcs	165a8 <_IO_stdin_used@@Base+0xb0e0>
    6994:			; <UNDEFINED> instruction: 0xf503d0f9
    6998:	bhi	fe65aca0 <opt_e@@Base+0xfe5a9648>
    699c:	andcc	fp, r1, #1073741824	; 0x40000000
    69a0:	addsmi	r3, r8, #24, 6	; 0x60000000
    69a4:	strbmi	sp, [r7, #-505]!	; 0xfffffe07
    69a8:	stmdbmi	r3!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    69ac:	ldrbtmi	r2, [r9], #-1
    69b0:	ldmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    69b4:			; <UNDEFINED> instruction: 0xf7ff4628
    69b8:	and	pc, sp, pc, ror r8	; <UNPREDICTABLE>
    69bc:	mrc	7, 5, APSR_nzcv, cr10, cr10, {7}
    69c0:	stmiblt	r8, {r1, r2, r3, r4, r8, r9, fp, lr}
    69c4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    69c8:	ldmdami	sp, {r0, r8, sp}
    69cc:			; <UNDEFINED> instruction: 0x460c221c
    69d0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    69d4:	svc	0x0036f7fa
    69d8:	strtmi	r9, [r0], -r1, lsl #20
    69dc:	addsmi	r6, sl, #3342336	; 0x330000
    69e0:	andlt	sp, r3, pc, lsl r1
    69e4:	mvnshi	lr, #12386304	; 0xbd0000
    69e8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    69ec:	ldmdami	r5, {r0, r8, sp}
    69f0:			; <UNDEFINED> instruction: 0x460c221e
    69f4:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    69f8:	svc	0x0024f7fa
    69fc:	stmdami	pc, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    6a00:	bmi	4582b4 <opt_e@@Base+0x3a6c5c>
    6a04:	strmi	r2, [ip], -r1, lsl #2
    6a08:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    6a0c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    6a10:	svc	0x00eef7fa
    6a14:			; <UNDEFINED> instruction: 0xf8584b0d
    6a18:	ldmdavs	r8, {r0, r1, ip, sp}
    6a1c:	blx	ffec4a20 <opt_e@@Base+0xffe133c8>
    6a20:			; <UNDEFINED> instruction: 0xf7fae7da
    6a24:	svclt	0x0000eee4
    6a28:			; <UNDEFINED> instruction: 0x000194b8
    6a2c:			; <UNDEFINED> instruction: 0x000001b4
    6a30:	andeq	r6, r0, r0, lsr #8
    6a34:	strdeq	r0, [r0], -r8
    6a38:	andeq	r6, r0, r6, lsl #8
    6a3c:	andeq	r0, r0, ip, asr #3
    6a40:	andeq	r6, r0, r4, lsr r4
    6a44:	andeq	r6, r0, lr, ror #7
    6a48:			; <UNDEFINED> instruction: 0x000063bc
    6a4c:	andeq	r0, r0, r4, ror #3
    6a50:	svcmi	0x00f0e92d
    6a54:	strmi	fp, [r6], -r5, lsl #1
    6a58:	andls	r4, r3, sp, lsl #12
    6a5c:	mcr	7, 3, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    6a60:	ldrbtmi	r4, [ip], #-3148	; 0xfffff3b4
    6a64:	cmple	fp, r0, lsl #16
    6a68:	tstcs	r1, r7, lsl #12
    6a6c:			; <UNDEFINED> instruction: 0xf7ff4630
    6a70:	stmdblt	r8!, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    6a74:	bleq	82bb8 <ntfs_context@@Base+0x629b4>
    6a78:	andlt	r4, r5, r8, asr r6
    6a7c:	svchi	0x00f0e8bd
    6a80:	stmiapl	r3!, {r0, r2, r6, r8, r9, fp, lr}^
    6a84:	ldrdlt	pc, [r0], -r3
    6a88:	svceq	0x0000f1bb
    6a8c:	stmdami	r3, {r4, r6, ip, lr, pc}^
    6a90:	beq	1002c54 <opt_e@@Base+0xf515fc>
    6a94:	ldrdhi	pc, [r8, -pc]
    6a98:			; <UNDEFINED> instruction: 0xf7fa4478
    6a9c:	strtmi	lr, [r8], -r6, lsl #30
    6aa0:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    6aa4:			; <UNDEFINED> instruction: 0x468344f8
    6aa8:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    6aac:	mrc	7, 7, APSR_nzcv, cr12, cr10, {7}
    6ab0:	stmiapl	r3!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}^
    6ab4:			; <UNDEFINED> instruction: 0xf6031f1e
    6ab8:	blx	2a52b2 <opt_e@@Base+0x1f3c5a>
    6abc:	and	pc, r1, r3, lsl #20
    6ac0:	suble	r4, sp, lr, asr #10
    6ac4:	svccs	0x0004f856
    6ac8:	rscsle	r2, r9, r0, lsl #20
    6acc:	strne	lr, [r6, #2826]	; 0xb0a
    6ad0:	and	r2, r5, r0, lsl #8
    6ad4:	svcpl	0x00c0f5b4
    6ad8:	streq	pc, [r1, #-261]	; 0xfffffefb
    6adc:	ldmdavs	r2!, {r4, r5, r6, r7, ip, lr, pc}
    6ae0:	ldrcc	r4, [r8], #-1058	; 0xfffffbde
    6ae4:	blcs	29538 <ntfs_context@@Base+0x9334>
    6ae8:	bhi	ff43aec0 <opt_e@@Base+0xff389868>
    6aec:	strtmi	r4, [sl], -r1, asr #12
    6af0:	andeq	pc, fp, r0, asr #7
    6af4:	andcs	r9, r1, r0
    6af8:			; <UNDEFINED> instruction: 0xf7fa4407
    6afc:			; <UNDEFINED> instruction: 0xe7e9ef74
    6b00:	mrc	7, 0, APSR_nzcv, cr8, cr10, {7}
    6b04:	cmplt	r8, r9, lsr #22
    6b08:	smlattcs	r1, r3, r8, r5
    6b0c:	andscs	r4, lr, #40, 16	; 0x280000
    6b10:	ldmdavs	fp, {r0, r1, r3, r7, r9, sl, lr}
    6b14:			; <UNDEFINED> instruction: 0xf7fa4478
    6b18:			; <UNDEFINED> instruction: 0xe7adee96
    6b1c:	smlattcs	r1, r3, r8, r5
    6b20:	andscs	r4, ip, #36, 16	; 0x240000
    6b24:	ldmdavs	fp, {r0, r1, r3, r7, r9, sl, lr}
    6b28:			; <UNDEFINED> instruction: 0xf7fa4478
    6b2c:	str	lr, [r3, ip, lsl #29]!
    6b30:	ldrbmi	r4, [fp], -r1, lsr #16
    6b34:	strtmi	r4, [r9], -r1, lsr #20
    6b38:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6b3c:			; <UNDEFINED> instruction: 0xf7fa6800
    6b40:			; <UNDEFINED> instruction: 0x4606ee3e
    6b44:			; <UNDEFINED> instruction: 0xf7fab920
    6b48:	stmdavs	r3, {r4, r8, r9, sl, fp, sp, lr, pc}
    6b4c:	tstle	lr, r4, lsl fp
    6b50:			; <UNDEFINED> instruction: 0x46284631
    6b54:	blx	fe4c4b58 <opt_e@@Base+0xfe413500>
    6b58:			; <UNDEFINED> instruction: 0xf7fe9803
    6b5c:	str	pc, [fp, sp, lsr #31]
    6b60:			; <UNDEFINED> instruction: 0x463a4917
    6b64:	ldrbtmi	r2, [r9], #-1
    6b68:	svc	0x003cf7fa
    6b6c:	ldmdbmi	r5, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6b70:	andcs	r4, r1, sl, lsr #12
    6b74:	sxtab16mi	r4, r3, r9, ror #8
    6b78:	svc	0x0034f7fa
    6b7c:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
    6b80:			; <UNDEFINED> instruction: 0xf7ff6818
    6b84:	blmi	4854a8 <opt_e@@Base+0x3d3e50>
    6b88:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    6b8c:	andsvs	r4, r3, fp, asr r4
    6b90:	svclt	0x0000e7e2
    6b94:	andeq	r9, r1, lr, lsl #7
    6b98:	andeq	r0, r0, r8, asr #3
    6b9c:	andeq	r6, r0, ip, lsl #7
    6ba0:	andeq	r6, r0, r0, lsr #7
    6ba4:	muleq	r0, r2, r3
    6ba8:	strdeq	r0, [r0], -r8
    6bac:	andeq	r0, r0, ip, asr #3
    6bb0:	ldrdeq	r6, [r0], -r0
    6bb4:	ldrdeq	r6, [r0], -ip
    6bb8:	andeq	r9, r1, r8, asr #13
    6bbc:			; <UNDEFINED> instruction: 0xffffcea7
    6bc0:	andeq	r6, r0, r2, lsl #6
    6bc4:	andeq	r6, r0, r0, lsl #4
    6bc8:	andeq	r0, r0, r4, ror #3
    6bcc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6bd0:	svcmi	0x00f0e92d
    6bd4:			; <UNDEFINED> instruction: 0xf8dfb097
    6bd8:	ldrbtmi	r3, [fp], #-2372	; 0xfffff6bc
    6bdc:	movweq	lr, #27085	; 0x69cd
    6be0:	suble	r2, r9, r0, lsl #16
    6be4:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6be8:	orrcs	pc, r0, #1325400064	; 0x4f000000
    6bec:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
    6bf0:	mrc	7, 2, APSR_nzcv, cr10, cr10, {7}
    6bf4:	stmdbhi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6bf8:			; <UNDEFINED> instruction: 0xf8df2214
    6bfc:	ldrbtmi	r0, [r8], #2348	; 0x92c
    6c00:	ldrbtmi	r9, [r8], #-2820	; 0xfffff4fc
    6c04:	stmdavs	r0, {r0, r6, r9, sl, lr}
    6c08:	stcl	7, cr15, [r6, #1000]	; 0x3e8
    6c0c:			; <UNDEFINED> instruction: 0x46042814
    6c10:	stmdacs	r0, {r3, r4, r6, ip, lr, pc}
    6c14:	blls	1bd8fc <opt_e@@Base+0x10c2a4>
    6c18:			; <UNDEFINED> instruction: 0xf8df2001
    6c1c:	blcs	d064 <_IO_stdin_used@@Base+0x1b9c>
    6c20:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    6c24:	streq	pc, [r0], #-79	; 0xffffffb1
    6c28:	andcs	fp, r2, #20, 30	; 0x50
    6c2c:	strls	r2, [sp], #-513	; 0xfffffdff
    6c30:	mrc	7, 6, APSR_nzcv, cr8, cr10, {7}
    6c34:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6c38:	andls	r2, r5, #268435456	; 0x10000000
    6c3c:	strls	r9, [fp], #-2567	; 0xfffff5f9
    6c40:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    6c44:	andsvs	r3, r3, r1, lsl #6
    6c48:	bllt	1eed868 <opt_e@@Base+0x1e3c210>
    6c4c:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6c50:	blls	34ec5c <opt_e@@Base+0x29d604>
    6c54:	ldrbtmi	r9, [r9], #-2571	; 0xfffff5f5
    6c58:			; <UNDEFINED> instruction: 0xf7fa9000
    6c5c:	teqcs	r1, #196, 28	; 0xc40
    6c60:	andcs	r9, r1, r5, lsl #24
    6c64:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6c68:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    6c6c:	mrc	7, 5, APSR_nzcv, cr10, cr10, {7}
    6c70:	andslt	r4, r7, r0, lsr #12
    6c74:	svchi	0x00f0e8bd
    6c78:			; <UNDEFINED> instruction: 0xf8df9b06
    6c7c:	ldrbtmi	r0, [r8], #-2240	; 0xfffff740
    6c80:			; <UNDEFINED> instruction: 0xf7fa9304
    6c84:			; <UNDEFINED> instruction: 0xe7b5ee12
    6c88:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6c8c:	blcs	17e0ca0 <opt_e@@Base+0x172f648>
    6c90:	blls	1bb39c <opt_e@@Base+0x109d44>
    6c94:			; <UNDEFINED> instruction: 0xf8df2001
    6c98:	blcs	cf40 <_IO_stdin_used@@Base+0x1a78>
    6c9c:	svclt	0x000c4479
    6ca0:	andcs	r2, r2, #268435456	; 0x10000000
    6ca4:	mrc	7, 4, APSR_nzcv, cr14, cr10, {7}
    6ca8:	strb	r2, [r2, r0]!
    6cac:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6cb0:	blls	34ecc0 <opt_e@@Base+0x29d668>
    6cb4:	ldrbtmi	r9, [r9], #-0
    6cb8:	andcs	r9, r1, fp, lsl #20
    6cbc:	mrc	7, 4, APSR_nzcv, cr2, cr10, {7}
    6cc0:			; <UNDEFINED> instruction: 0xe7cd2332
    6cc4:			; <UNDEFINED> instruction: 0xf8df9b06
    6cc8:	blcs	2ced0 <ntfs_context@@Base+0xcccc>
    6ccc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6cd0:	movwls	r4, #54521	; 0xd4f9
    6cd4:	andcs	fp, r2, #20, 30	; 0x50
    6cd8:	andsls	r2, r3, #268435456	; 0x10000000
    6cdc:	andsls	fp, r4, #536870917	; 0x20000005
    6ce0:	andseq	pc, r4, #8, 2
    6ce4:			; <UNDEFINED> instruction: 0xf109920c
    6ce8:	stmib	sp, {r2, r4, r9}^
    6cec:	svclt	0x0008230a
    6cf0:			; <UNDEFINED> instruction: 0xf8df4619
    6cf4:	svclt	0x00182858
    6cf8:	movwls	r2, #20737	; 0x5101
    6cfc:	ldrbtmi	r9, [sl], #-782	; 0xfffffcf2
    6d00:	tstls	r5, r4, lsl r3
    6d04:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    6d08:	movwls	r9, #37394	; 0x9212
    6d0c:	mulspl	r2, r8, r8
    6d10:	mulsne	r1, r8, r8
    6d14:	mulscc	r3, r8, r8
    6d18:	mulscs	r0, r8, r8
    6d1c:	bl	147dd8 <opt_e@@Base+0x96780>
    6d20:	ldrmi	r2, [r5], #-1281	; 0xfffffaff
    6d24:	strvs	lr, [r3, #-2821]	; 0xfffff4fb
    6d28:			; <UNDEFINED> instruction: 0xf1059b09
    6d2c:			; <UNDEFINED> instruction: 0xf04b3bff
    6d30:			; <UNDEFINED> instruction: 0xf10b0b0f
    6d34:	ldrmi	r0, [fp, #2817]	; 0xb01
    6d38:	addshi	pc, ip, r0, lsl #4
    6d3c:			; <UNDEFINED> instruction: 0x465a9812
    6d40:			; <UNDEFINED> instruction: 0xf1a59b04
    6d44:	stmdbls	ip, {r2, r4, r9, sl}
    6d48:	stmdavs	r0, {r2, r4, r8, r9, ip, sp}
    6d4c:	stc	7, cr15, [r4, #-1000]!	; 0xfffffc18
    6d50:	ubfxcc	pc, pc, #17, #29
    6d54:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    6d58:	ldmdavs	fp, {r3, r8, r9, ip, pc}
    6d5c:	blcs	18574 <_IO_stdin_used@@Base+0xd0ac>
    6d60:	addshi	pc, r3, r0, asr #32
    6d64:	vrshr.s64	d20, d16, #64
    6d68:			; <UNDEFINED> instruction: 0xf899816b
    6d6c:			; <UNDEFINED> instruction: 0xf8993002
    6d70:			; <UNDEFINED> instruction: 0xf8991001
    6d74:			; <UNDEFINED> instruction: 0xf8992006
    6d78:	ldreq	r7, [fp], #-5
    6d7c:	muleq	r0, r9, r8
    6d80:	movwcs	lr, #6915	; 0x1b03
    6d84:			; <UNDEFINED> instruction: 0xf8990412
    6d88:	bl	8ad9c <ntfs_context@@Base+0x6ab98>
    6d8c:	strmi	r2, [r3], #-519	; 0xfffffdf9
    6d90:	mulvc	r4, r9, r8
    6d94:	muleq	r7, r9, r8
    6d98:	movwvs	lr, #6915	; 0x1b03
    6d9c:	bl	97e8c <ntfs_context@@Base+0x77c88>
    6da0:	tstmi	r3, #0, 4
    6da4:	addhi	pc, lr, r0
    6da8:			; <UNDEFINED> instruction: 0xf7fa980a
    6dac:	andscc	lr, r4, r8, lsr #27
    6db0:	vhsub.s8	d4, d16, d24
    6db4:	stmdals	sl, {r1, r2, r3, r6, r8, pc}
    6db8:	stc	7, cr15, [r0, #1000]!	; 0x3e8
    6dbc:	adcmi	r3, r8, #20
    6dc0:	stmdals	sl, {r0, r4, r9, ip, lr, pc}
    6dc4:	ldc	7, cr15, [sl, #1000]	; 0x3e8
    6dc8:			; <UNDEFINED> instruction: 0x1788f8df
    6dcc:			; <UNDEFINED> instruction: 0xf1004479
    6dd0:	andcs	r0, r1, r4, lsl r2
    6dd4:	mcr	7, 0, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    6dd8:			; <UNDEFINED> instruction: 0x377cf8df
    6ddc:	ldmpl	r2, {r0, r1, r2, r9, fp, ip, pc}^
    6de0:	movwcc	r6, #6163	; 0x1813
    6de4:			; <UNDEFINED> instruction: 0xf8df6013
    6de8:			; <UNDEFINED> instruction: 0x46217774
    6dec:			; <UNDEFINED> instruction: 0xf107447f
    6df0:			; <UNDEFINED> instruction: 0x46200414
    6df4:	stcl	7, cr15, [sl, #-1000]	; 0xfffffc18
    6df8:			; <UNDEFINED> instruction: 0xf0002800
    6dfc:	cdpcs	3, 0, cr8, cr0, cr15, {1}
    6e00:	movwcs	fp, #4056	; 0xfd8
    6e04:			; <UNDEFINED> instruction: 0xf1a5dd0d
    6e08:			; <UNDEFINED> instruction: 0xf1070015
    6e0c:			; <UNDEFINED> instruction: 0xf0200110
    6e10:	movwcs	r0, #3
    6e14:			; <UNDEFINED> instruction: 0xf8514404
    6e18:	addmi	r2, ip, #4, 30
    6e1c:	cmnvc	r3, #2048	; 0x800
    6e20:			; <UNDEFINED> instruction: 0xf8dfd1f9
    6e24:	ldrbtmi	r1, [r9], #-1852	; 0xfffff8c4
    6e28:	stmdavc	ip, {r1, r3, r7, fp, ip, sp, lr}^
    6e2c:	ldreq	r7, [r2], #-2056	; 0xfffff7f8
    6e30:	bl	a515c <ntfs_context@@Base+0x84f58>
    6e34:	strmi	r2, [r2], #-516	; 0xfffffdfc
    6e38:	andvs	lr, r1, #2048	; 0x800
    6e3c:			; <UNDEFINED> instruction: 0xf0004293
    6e40:			; <UNDEFINED> instruction: 0xf8df820e
    6e44:	ldrbtmi	r1, [r9], #-1824	; 0xfffff8e0
    6e48:			; <UNDEFINED> instruction: 0xf7fa2001
    6e4c:			; <UNDEFINED> instruction: 0xf8dfedcc
    6e50:	bls	1d49d8 <opt_e@@Base+0x123380>
    6e54:	stmdavs	r3!, {r2, r4, r6, r7, fp, ip, lr}
    6e58:	eorvs	r3, r3, r1, lsl #6
    6e5c:			; <UNDEFINED> instruction: 0x0708f8df
    6e60:	ldrbtmi	r9, [r8], #-2821	; 0xfffff4fb
    6e64:	movwls	r3, #21249	; 0x5301
    6e68:	ldc	7, cr15, [lr, #-1000]	; 0xfffffc18
    6e6c:	movwcc	r6, #6179	; 0x1823
    6e70:	strbt	r6, [r9], r3, lsr #32
    6e74:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    6e78:	blls	1587e8 <opt_e@@Base+0xa7190>
    6e7c:	ldrbtmi	r2, [r9], #-1
    6e80:	movwls	r4, #21507	; 0x5403
    6e84:	stc	7, cr15, [lr, #1000]!	; 0x3e8
    6e88:			; <UNDEFINED> instruction: 0xf8dfe6de
    6e8c:	strmi	r1, [r3], -r4, ror #13
    6e90:	andcs	r9, r1, r4, lsl #20
    6e94:			; <UNDEFINED> instruction: 0xf7fa4479
    6e98:	adcsmi	lr, r4, #10624	; 0x2980
    6e9c:	sbcshi	pc, r0, r0, asr #5
    6ea0:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    6ea4:			; <UNDEFINED> instruction: 0xf43f2b00
    6ea8:			; <UNDEFINED> instruction: 0xf8dfaf60
    6eac:	strtmi	r1, [sl], -r8, asr #13
    6eb0:	ldrbtmi	r2, [r9], #-1
    6eb4:	ldc	7, cr15, [r6, #1000]	; 0x3e8
    6eb8:	strtmi	r2, [r1], -r8, lsl #4
    6ebc:			; <UNDEFINED> instruction: 0xf7fc980c
    6ec0:	ldrb	pc, [r2, -r7, lsl #29]	; <UNPREDICTABLE>
    6ec4:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    6ec8:	bls	10eed4 <opt_e@@Base+0x5d87c>
    6ecc:			; <UNDEFINED> instruction: 0xf7fa4479
    6ed0:			; <UNDEFINED> instruction: 0xf8dfed8a
    6ed4:	ldrbtmi	r2, [sl], #-1704	; 0xfffff958
    6ed8:	ldmdavc	r7, {r0, r1, r4, r7, fp, ip, sp, lr}^
    6edc:	ldmdbvc	r4, {r0, r4, r7, r8, fp, ip, sp, lr}^
    6ee0:	ldmdavc	r0, {r0, r1, r3, r4, sl}
    6ee4:	movwcs	lr, #31491	; 0x7b03
    6ee8:	ldmvc	r7, {r0, r3, sl}^
    6eec:	ldmdbvc	r0, {r0, r1, sl, lr}
    6ef0:	bl	65640 <ntfs_context@@Base+0x4543c>
    6ef4:	stmdane	ip, {r2, r8, sp}
    6ef8:	movwvs	lr, #31491	; 0x7b03
    6efc:	strvs	lr, [r2], #-2820	; 0xfffff4fc
    6f00:			; <UNDEFINED> instruction: 0xf0404323
    6f04:	blls	367254 <opt_e@@Base+0x2b5bfc>
    6f08:	movwls	r3, #54017	; 0xd301
    6f0c:	blls	20ff14 <opt_e@@Base+0x15e8bc>
    6f10:	ldmdavs	fp, {r0, r2, r9, fp, ip, pc}
    6f14:	andls	r4, r5, #570425344	; 0x22000000
    6f18:	fldmdbxle	sl!, {d2-d1}	;@ Deprecated
    6f1c:			; <UNDEFINED> instruction: 0x0660f8df
    6f20:	andscc	r4, r4, r8, ror r4
    6f24:	blx	fee44f1e <opt_e@@Base+0xfed938c6>
    6f28:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6f2c:	addshi	pc, fp, #64	; 0x40
    6f30:			; <UNDEFINED> instruction: 0x2650f8df
    6f34:			; <UNDEFINED> instruction: 0xf8df447a
    6f38:	andcs	r4, r1, r0, asr r6
    6f3c:			; <UNDEFINED> instruction: 0x164cf8df
    6f40:	ldrcc	r4, [r4], #-1148	; 0xfffffb84
    6f44:			; <UNDEFINED> instruction: 0xf7fa4479
    6f48:	tstcs	r0, lr, asr #26
    6f4c:			; <UNDEFINED> instruction: 0xf7fd4620
    6f50:	strtmi	pc, [r0], -r5, ror #19
    6f54:			; <UNDEFINED> instruction: 0xf7fd2100
    6f58:			; <UNDEFINED> instruction: 0x4620f979
    6f5c:			; <UNDEFINED> instruction: 0xf7fd2100
    6f60:	strtmi	pc, [r0], -r9, lsr #19
    6f64:	strtmi	r2, [r9], -r0, lsl #4
    6f68:			; <UNDEFINED> instruction: 0xf84af7fe
    6f6c:	strtmi	r2, [r9], -r0, lsl #4
    6f70:			; <UNDEFINED> instruction: 0xf7fe4620
    6f74:	strtmi	pc, [r0], -pc, lsl #17
    6f78:			; <UNDEFINED> instruction: 0xf8d6f7fe
    6f7c:	strtmi	r4, [r0], -r9, lsr #12
    6f80:	mrc2	7, 2, pc, cr8, cr14, {7}
    6f84:			; <UNDEFINED> instruction: 0x1608f8df
    6f88:			; <UNDEFINED> instruction: 0x46024479
    6f8c:			; <UNDEFINED> instruction: 0xf7fa2001
    6f90:			; <UNDEFINED> instruction: 0xf8dfed2a
    6f94:	blls	11879c <opt_e@@Base+0x67144>
    6f98:	ldrbmi	r4, [fp], #-1148	; 0xfffffb84
    6f9c:	movwls	r4, #17571	; 0x44a3
    6fa0:	ldm	fp!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip}
    6fa4:	strtmi	r0, [r5], -pc
    6fa8:			; <UNDEFINED> instruction: 0xf89479a6
    6fac:			; <UNDEFINED> instruction: 0xf894e005
    6fb0:	ldrteq	ip, [r6], #-4
    6fb4:	strgt	r7, [pc, #-2532]	; 65d8 <__snprintf_chk@plt+0x4a84>
    6fb8:	strcs	lr, [lr], -r6, lsl #22
    6fbc:	ldrdcc	pc, [r0], -fp
    6fc0:	bl	198160 <opt_e@@Base+0xe6b08>
    6fc4:	tstls	lr, r4, lsl #2
    6fc8:	cmplt	r3, fp, lsr #32
    6fcc:	b	1bed7e4 <opt_e@@Base+0x1b3c18c>
    6fd0:	b	1bd7e34 <opt_e@@Base+0x1b267dc>
    6fd4:			; <UNDEFINED> instruction: 0xf1c24383
    6fd8:	ldrmi	r0, [r3], #-513	; 0xfffffdff
    6fdc:			; <UNDEFINED> instruction: 0xf63f2b13
    6fe0:	blls	232a3c <opt_e@@Base+0x1813e4>
    6fe4:	ldrbmi	lr, [r7, pc, ror #20]
    6fe8:	b	1bed808 <opt_e@@Base+0x1b3c1b0>
    6fec:	ldmdavs	fp, {r0, r1, r2, r6, r7, r8, r9, sl, lr}
    6ff0:			; <UNDEFINED> instruction: 0xf0002a00
    6ff4:			; <UNDEFINED> instruction: 0xf507812e
    6ff8:	andcc	r2, r1, #128, 4
    6ffc:	teqlt	fp, r4, lsl #4
    7000:	ldrne	pc, [r4, #2271]	; 0x8df
    7004:	blls	10f010 <opt_e@@Base+0x5d9b8>
    7008:	ldrbtmi	r9, [r9], #-2579	; 0xfffff5ed
    700c:	stcl	7, cr15, [sl], #1000	; 0x3e8
    7010:	streq	pc, [r8, #2271]	; 0x8df
    7014:			; <UNDEFINED> instruction: 0xf8df2214
    7018:	ldrbtmi	r1, [r8], #-1416	; 0xfffffa78
    701c:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
    7020:			; <UNDEFINED> instruction: 0xf7fa6800
    7024:	ldmdacs	r4, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    7028:	mrcge	4, 3, APSR_nzcv, cr0, cr15, {1}
    702c:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    7030:			; <UNDEFINED> instruction: 0xf8dfb133
    7034:			; <UNDEFINED> instruction: 0x46021570
    7038:	ldrbtmi	r2, [r9], #-1
    703c:	ldcl	7, cr15, [r2], {250}	; 0xfa
    7040:	bls	2edc5c <opt_e@@Base+0x23c604>
    7044:	andeq	lr, r2, r3, asr #20
    7048:	tstmi	r8, #13312	; 0x3400
    704c:	mrcge	4, 0, APSR_nzcv, cr1, cr15, {1}
    7050:			; <UNDEFINED> instruction: 0xf109e5fa
    7054:			; <UNDEFINED> instruction: 0xf7fa0028
    7058:			; <UNDEFINED> instruction: 0xf8dfec52
    705c:	ldrbtmi	r1, [r9], #-1356	; 0xfffffab4
    7060:	andcs	r4, r1, r2, lsl #12
    7064:	ldc	7, cr15, [lr], #1000	; 0x3e8
    7068:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    706c:	stmdals	sl, {r0, r1, r2, r9, fp, ip, pc}
    7070:	stmdavs	r3!, {r2, r4, r6, r7, fp, ip, lr}
    7074:	eorvs	r3, r3, r1, lsl #6
    7078:	mcrr	7, 15, pc, r0, cr10	; <UNPREDICTABLE>
    707c:	adcmi	r3, r8, #20
    7080:	mcrge	4, 7, pc, cr12, cr15, {5}	; <UNPREDICTABLE>
    7084:			; <UNDEFINED> instruction: 0xf7fa980a
    7088:			; <UNDEFINED> instruction: 0xf8dfec3a
    708c:	ldrbtmi	r1, [r9], #-1312	; 0xfffffae0
    7090:	andseq	pc, r4, #0, 2
    7094:			; <UNDEFINED> instruction: 0xf7fa2001
    7098:			; <UNDEFINED> instruction: 0xf8dfeca6
    709c:	bls	1d4394 <opt_e@@Base+0x122d3c>
    70a0:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    70a4:	andsvs	r3, r3, r1, lsl #6
    70a8:			; <UNDEFINED> instruction: 0xf64fe6d8
    70ac:	mcrne	3, 3, r7, cr2, cr14, {7}
    70b0:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
    70b4:	addsmi	r9, sl, #180224	; 0x2c000
    70b8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    70bc:	stmdble	pc, {r0, r1, r3, r8, ip, pc}	; <UNPREDICTABLE>
    70c0:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    70c4:	andcs	r4, r1, r2, lsr #12
    70c8:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    70cc:	stc	7, cr15, [sl], {250}	; 0xfa
    70d0:	strcc	pc, [r4], #2271	; 0x8df
    70d4:	ldmpl	r2, {r0, r1, r2, r9, fp, ip, pc}^
    70d8:	movwcc	r6, #6163	; 0x1813
    70dc:			; <UNDEFINED> instruction: 0xe7166013
    70e0:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    70e4:	bls	118978 <opt_e@@Base+0x67320>
    70e8:	ldrbtmi	r2, [r9], #-1
    70ec:	bcs	541a30 <opt_e@@Base+0x4903d8>
    70f0:	ldcl	7, cr15, [r8], #-1000	; 0xfffffc18
    70f4:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    70f8:	ldmpl	r7, {r0, r1, r2, r9, fp, ip, pc}^
    70fc:	eorcc	pc, sl, r7, asr r8	; <UNPREDICTABLE>
    7100:			; <UNDEFINED> instruction: 0xf0002b00
    7104:	rsclt	r8, r4, #-2147483589	; 0x8000003b
    7108:			; <UNDEFINED> instruction: 0xf04f2e00
    710c:	blx	289976 <opt_e@@Base+0x1d831e>
    7110:	vpmax.u8	d19, d0, d4
    7114:			; <UNDEFINED> instruction: 0xf8df8201
    7118:			; <UNDEFINED> instruction: 0xf1a534a4
    711c:			; <UNDEFINED> instruction: 0xf0210115
    7120:	strcs	r0, [r0, #-259]	; 0xfffffefd
    7124:			; <UNDEFINED> instruction: 0xf103447b
    7128:	tstcc	r0, #20, 4	; 0x40000001
    712c:			; <UNDEFINED> instruction: 0xf8534411
    7130:	addsmi	r2, r9, #4, 30
    7134:	ldrbvc	lr, [r5, #-2818]!	; 0xfffff4fe
    7138:			; <UNDEFINED> instruction: 0xf89ad1f9
    713c:	usateq	r6, #19, r7
    7140:	orrshi	pc, r4, r0, asr #2
    7144:	ldrdcs	pc, [ip], -sl
    7148:			; <UNDEFINED> instruction: 0xf0004295
    714c:			; <UNDEFINED> instruction: 0xf8df81d3
    7150:			; <UNDEFINED> instruction: 0x462b1470
    7154:	strcs	r2, [r1], #-1
    7158:			; <UNDEFINED> instruction: 0xf7fa4479
    715c:	blmi	ffd42274 <opt_e@@Base+0xffc90c1c>
    7160:	ldmpl	r2, {r0, r1, r2, r9, fp, ip, pc}^
    7164:	strtmi	r6, [r3], #-2067	; 0xfffff7ed
    7168:			; <UNDEFINED> instruction: 0xf8df6013
    716c:	andcs	r7, r0, r8, asr r4
    7170:	movwcs	lr, #2522	; 0x9da
    7174:	ldrbtmi	r2, [pc], #-256	; 717c <__snprintf_chk@plt+0x5628>
    7178:	strcc	r2, [r7, -r0, lsl #10]
    717c:	movwcs	lr, #59853	; 0xe9cd
    7180:			; <UNDEFINED> instruction: 0xf816463e
    7184:	movwcs	r2, #3841	; 0xf01
    7188:	stfeqd	f7, [r0], #-788	; 0xfffffcec
    718c:	movwcs	lr, #10701	; 0x29cd
    7190:	msreq	CPSR_, #1073741865	; 0x40000029
    7194:	blx	ad9a4 <ntfs_context@@Base+0x8d7a0>
    7198:	blx	8c3dac <opt_e@@Base+0x812754>
    719c:	adcmi	pc, sl, ip, lsl #24
    71a0:	movweq	lr, #51779	; 0xca43
    71a4:			; <UNDEFINED> instruction: 0xf1051880
    71a8:	bl	10c85d0 <opt_e@@Base+0x1016f78>
    71ac:	stfcse	f0, [r0, #-4]
    71b0:	ldmib	sp, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    71b4:	addmi	r2, fp, #939524096	; 0x38000000
    71b8:	addmi	fp, r2, #8, 30
    71bc:	tstcs	r0, r9, lsr #32
    71c0:	strmi	r4, [r8], -sp, lsl #12
    71c4:	svccs	0x0001f817
    71c8:			; <UNDEFINED> instruction: 0xf1c12300
    71cc:	stmib	sp, {r5, r9, sl}^
    71d0:			; <UNDEFINED> instruction: 0xf1a12302
    71d4:	bls	87e5c <ntfs_context@@Base+0x67c58>
    71d8:	vpmax.u8	d15, d3, d2
    71dc:			; <UNDEFINED> instruction: 0xf606fa22
    71e0:	teqmi	r3, #138	; 0x8a
    71e4:			; <UNDEFINED> instruction: 0xf10118ad
    71e8:	bl	10c7610 <opt_e@@Base+0x1015fb8>
    71ec:	stmdbcs	r0, {}^	; <UNPREDICTABLE>
    71f0:	ldmibmi	r5!, {r3, r5, r6, r7, r8, ip, lr, pc}^
    71f4:	movwcs	lr, #59869	; 0xe9dd
    71f8:	ldrbtmi	r9, [r9], #-1
    71fc:	strls	r2, [r0, #-1]
    7200:			; <UNDEFINED> instruction: 0xf7fa4404
    7204:	blmi	ff2c21cc <opt_e@@Base+0xff210b74>
    7208:	ldmpl	r2, {r0, r1, r2, r9, fp, ip, pc}^
    720c:	movwcc	r6, #6163	; 0x1813
    7210:	stmibmi	lr!, {r0, r1, r4, sp, lr}^
    7214:			; <UNDEFINED> instruction: 0x2010f8da
    7218:	cfstrsvc	mvf4, [fp], {121}	; 0x79
    721c:	stcvc	12, cr7, [r8], {77}	; 0x4d
    7220:	cfstrdvc	mvd0, [r9], {27}
    7224:	movwcs	lr, #23299	; 0x5b03
    7228:	bl	d823c <opt_e@@Base+0x26be4>
    722c:	addsmi	r6, sl, #67108864	; 0x4000000
    7230:	msrhi	SPSR_x, r0
    7234:	andcs	r4, r1, r6, ror #19
    7238:	ldrbtmi	r3, [r9], #-1025	; 0xfffffbff
    723c:	bl	ff4c522c <opt_e@@Base+0xff413bd4>
    7240:	bls	1da134 <opt_e@@Base+0x128adc>
    7244:	mulsvs	r7, sl, r8
    7248:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    724c:	andsvs	r3, r3, r1, lsl #6
    7250:	ldfnep	f6, [sl], #-252	; 0xffffff04
    7254:	blcs	2ba6c <ntfs_context@@Base+0xb868>
    7258:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {3}
    725c:	bls	240dc4 <opt_e@@Base+0x18f76c>
    7260:	bcs	612b0 <ntfs_context@@Base+0x410ac>
    7264:	ldmibmi	fp, {r0, r2, r8, sl, fp, ip, lr, pc}^
    7268:	andcs	r4, r1, sl, lsl r6
    726c:			; <UNDEFINED> instruction: 0xf7fa4479
    7270:	blls	1c2160 <opt_e@@Base+0x110b08>
    7274:			; <UNDEFINED> instruction: 0xf0002b00
    7278:	ldclmi	0, cr8, [r7], {162}	; 0xa2
    727c:	strmi	r2, [r8], -r0, lsl #2
    7280:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
    7284:			; <UNDEFINED> instruction: 0xf8143407
    7288:	movwcs	r2, #3841	; 0xf01
    728c:	stfeqd	f7, [r0], #-772	; 0xfffffcfc
    7290:	movwcs	lr, #10701	; 0x29cd
    7294:	msreq	CPSR_, #1073741864	; 0x40000028
    7298:	blx	adaa8 <ntfs_context@@Base+0x8d8a4>
    729c:	blx	8c3eb0 <opt_e@@Base+0x812858>
    72a0:	addmi	pc, sl, ip, lsl #24
    72a4:	movweq	lr, #51779	; 0xca43
    72a8:			; <UNDEFINED> instruction: 0xf1011880
    72ac:	bl	10c76d4 <opt_e@@Base+0x101607c>
    72b0:	stmdbcs	r0, {r0, r1, r2, r8, r9, sl}^
    72b4:			; <UNDEFINED> instruction: 0xf510d1e7
    72b8:	tstls	r0, #128, 6
    72bc:	movweq	pc, #327	; 0x147	; <UNPREDICTABLE>
    72c0:	blls	12bf0c <opt_e@@Base+0x7a8b4>
    72c4:	ldrmi	r2, [r9], -r0, lsl #4
    72c8:			; <UNDEFINED> instruction: 0x460a4613
    72cc:			; <UNDEFINED> instruction: 0x0110e9dd
    72d0:	svclt	0x0008428b
    72d4:			; <UNDEFINED> instruction: 0xf0004282
    72d8:	stclmi	0, cr8, [r0], {151}	; 0x97
    72dc:	ldrtmi	r2, [sl], -r0, lsl #14
    72e0:	ldrbtmi	r4, [ip], #-1595	; 0xfffff9c5
    72e4:	strtmi	r3, [r4], r7, lsl #8
    72e8:	svceq	0x0001f81c
    72ec:			; <UNDEFINED> instruction: 0xf1c72100
    72f0:	stmib	sp, {r5, r9, sl, fp}^
    72f4:			; <UNDEFINED> instruction: 0xf1a70102
    72f8:	stmdals	r2, {r5, r8}
    72fc:			; <UNDEFINED> instruction: 0xf101fa00
    7300:	vseleq.f32	s30, s28, s1
    7304:	b	10575ec <opt_e@@Base+0xfa5f94>
    7308:	ldmdane	r2, {r1, r2, r3, r8}
    730c:	streq	pc, [r8, -r7, lsl #2]
    7310:	movweq	lr, #15169	; 0x3b41
    7314:	mvnle	r2, r0, asr #30
    7318:	stmdbcs	r0, {r1, r2, r8, fp, ip, pc}
    731c:			; <UNDEFINED> instruction: 0xf04fd07f
    7320:	strbtmi	r0, [r7], -r0, lsl #24
    7324:			; <UNDEFINED> instruction: 0xf81446e6
    7328:	tstcs	r0, r1, lsl #30
    732c:	beq	843a64 <opt_e@@Base+0x79240c>
    7330:	smlabteq	r2, sp, r9, lr
    7334:	msreq	CPSR_, ip, lsr #3
    7338:	blx	2d348 <ntfs_context@@Base+0xd144>
    733c:	blx	843748 <opt_e@@Base+0x7920f0>
    7340:	blx	45b70 <ntfs_context@@Base+0x2596c>
    7344:	b	108337c <opt_e@@Base+0xfd1d24>
    7348:	ldmdane	pc!, {r1, r3, r8}	; <UNPREDICTABLE>
    734c:	stfeqd	f7, [r8], {12}
    7350:	vmlseq.f64	d14, d1, d14
    7354:	svceq	0x0040f1bc
    7358:			; <UNDEFINED> instruction: 0xf5b7d1e5
    735c:			; <UNDEFINED> instruction: 0xf14e2780
    7360:	ldmibmi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}	; <UNPREDICTABLE>
    7364:	stmib	sp, {r0, sp}^
    7368:	ldrbtmi	r7, [r9], #-3584	; 0xfffff200
    736c:	bl	ec535c <opt_e@@Base+0xe13d04>
    7370:	bls	1da134 <opt_e@@Base+0x128adc>
    7374:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    7378:	andsvs	r3, r3, r1, lsl #6
    737c:	blls	219de8 <opt_e@@Base+0x168790>
    7380:	ldmibvc	r4, {r1, r3, r4, r5, r6, sl, lr}
    7384:	ldmdavs	fp, {r4, r6, r8, fp, ip, sp, lr}
    7388:	strteq	r7, [r4], #-2321	; 0xfffff6ef
    738c:	bl	125adc <opt_e@@Base+0x74484>
    7390:	blcs	50398 <ntfs_context@@Base+0x30194>
    7394:	bl	1183cc <opt_e@@Base+0x66d74>
    7398:	cfstrsle	mvf6, [r5, #-8]
    739c:			; <UNDEFINED> instruction: 0x46224992
    73a0:	ldrbtmi	r2, [r9], #-1
    73a4:	bl	7c5394 <opt_e@@Base+0x713d3c>
    73a8:	adcmi	r9, r3, #14336	; 0x3800
    73ac:	cfldrsge	mvf15, [r1, #1020]	; 0x3fc
    73b0:			; <UNDEFINED> instruction: 0xf43f2c00
    73b4:	stmibmi	sp, {r1, r2, r3, r7, r8, sl, fp, sp, pc}
    73b8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    73bc:	stmmi	ip, {r2, r6, r8, sl, sp, lr, pc}
    73c0:	stmdbls	r6, {sl, sp}
    73c4:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    73c8:	andcc	r4, r7, pc, lsr #12
    73cc:	ldrmi	r4, [ip], -r5, lsr #12
    73d0:	svccs	0x0001f810
    73d4:			; <UNDEFINED> instruction: 0xf1c12300
    73d8:	stmib	sp, {r5, sl, fp}^
    73dc:			; <UNDEFINED> instruction: 0xf1a12302
    73e0:	bls	88068 <ntfs_context@@Base+0x67e64>
    73e4:	vpmax.u8	d15, d3, d2
    73e8:	stc2	10, cr15, [ip], {34}	; 0x22	; <UNPREDICTABLE>
    73ec:	b	10d761c <opt_e@@Base+0x1025fc4>
    73f0:	stmiane	r4!, {r2, r3, r8, r9}
    73f4:	tsteq	r8, r1, lsl #2	; <UNPREDICTABLE>
    73f8:	streq	lr, [r5, #-2883]	; 0xfffff4bd
    73fc:	mvnle	r2, r0, asr #18
    7400:	ldrmi	lr, [r0, #-2509]	; 0xfffff633
    7404:	smmlar	ip, sp, r6, r4
    7408:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    740c:			; <UNDEFINED> instruction: 0xddb52b01
    7410:	andcs	r4, r1, r8, ror r9
    7414:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
    7418:	b	ff945408 <opt_e@@Base+0xff893db0>
    741c:			; <UNDEFINED> instruction: 0xf8dde7ae
    7420:	smladcs	r0, r8, r0, ip
    7424:			; <UNDEFINED> instruction: 0xf81446be
    7428:	tstcs	r0, r1, lsl #30
    742c:	beq	843b64 <opt_e@@Base+0x79250c>
    7430:	smlabteq	r2, sp, r9, lr
    7434:	msreq	CPSR_, ip, lsr #3
    7438:	blx	2d448 <ntfs_context@@Base+0xd244>
    743c:	blx	843848 <opt_e@@Base+0x7921f0>
    7440:	blx	45c70 <ntfs_context@@Base+0x25a6c>
    7444:	b	108347c <opt_e@@Base+0xfd1e24>
    7448:	ldmdane	pc!, {r1, r3, r8}	; <UNPREDICTABLE>
    744c:	stfeqd	f7, [r8], {12}
    7450:	vmlseq.f64	d14, d1, d14
    7454:	svceq	0x0040f1bc
    7458:	str	sp, [r2, r5, ror #3]
    745c:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
    7460:	b	8c5450 <opt_e@@Base+0x813df8>
    7464:	bmi	1980838 <opt_e@@Base+0x18cf1e0>
    7468:	strb	r4, [r4, #-1146]!	; 0xfffffb86
    746c:	blcs	2e08c <ntfs_context@@Base+0xde88>
    7470:	stfmip	f5, [r3], #-276	; 0xfffffeec
    7474:			; <UNDEFINED> instruction: 0xf8ca2100
    7478:	strmi	r5, [r8], -ip
    747c:			; <UNDEFINED> instruction: 0x460d447c
    7480:			; <UNDEFINED> instruction: 0xf8143407
    7484:	movwcs	r2, #3841	; 0xf01
    7488:	streq	pc, [r0, -r1, asr #3]!
    748c:	movwcs	lr, #10701	; 0x29cd
    7490:	msreq	CPSR_, #1073741864	; 0x40000028
    7494:	blx	adca4 <ntfs_context@@Base+0x8daa0>
    7498:	blx	8c40ac <opt_e@@Base+0x812a54>
    749c:	addmi	pc, sl, r7, lsl #14
    74a0:	stmne	r0, {r0, r1, r3, r4, r5, r8, r9, lr}
    74a4:	tsteq	r8, r1, lsl #2	; <UNPREDICTABLE>
    74a8:	streq	lr, [r5, #-2883]	; 0xfffff4bd
    74ac:	mvnle	r2, r0, asr #18
    74b0:	stmib	sl, {r2, r4, r6, r9, fp, lr}^
    74b4:	ldrbtmi	r0, [sl], #-1280	; 0xfffffb00
    74b8:	ldcvc	12, cr9, [r3], {21}
    74bc:	ldcvc	12, cr7, [r1], {80}	; 0x50
    74c0:	cfldrdvc	mvd0, [r2], {27}
    74c4:	movwcs	lr, #2819	; 0xb03
    74c8:	bl	d84fc <opt_e@@Base+0x26ea4>
    74cc:			; <UNDEFINED> instruction: 0xf8ca6302
    74d0:	blls	513518 <opt_e@@Base+0x461ec0>
    74d4:	tstne	r6, #274432	; 0x43000
    74d8:	strne	pc, [r7], -r3, ror #6
    74dc:	andsvs	pc, r7, sl, lsl #17
    74e0:			; <UNDEFINED> instruction: 0x4620e515
    74e4:	blx	fe1c54e6 <opt_e@@Base+0xfe113e8e>
    74e8:	eorcc	pc, sl, r7, asr r8	; <UNPREDICTABLE>
    74ec:			; <UNDEFINED> instruction: 0xf43f2b00
    74f0:	str	sl, [r8], -sp, lsl #26
    74f4:	ldrt	r2, [r8], -r0, lsl #8
    74f8:	mulsvs	r7, sl, r8
    74fc:	stmdami	r2, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    7500:			; <UNDEFINED> instruction: 0xf7fa4478
    7504:	blmi	2c1c54 <opt_e@@Base+0x2105fc>
    7508:			; <UNDEFINED> instruction: 0xf89a9a07
    750c:	ldmpl	r2, {r0, r1, r2, r4, sp, lr}^
    7510:	movwcc	r6, #6163	; 0x1813
    7514:			; <UNDEFINED> instruction: 0xe7ac6013
    7518:	str	r2, [lr], -r0, lsl #10
    751c:	andeq	r9, r1, r6, lsl r2
    7520:	andeq	r6, r0, lr, lsl #5
    7524:	andeq	r9, r9, r6, lsl #12
    7528:	strdeq	r9, [r1], -lr
    752c:	andeq	r6, r0, sl, lsr #5
    7530:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7534:	andeq	r6, r0, r2, asr #11
    7538:	muleq	r0, r6, r5
    753c:	andeq	r6, r0, r2, lsl r2
    7540:	andeq	r6, r0, r8, lsl #4
    7544:	andeq	r6, r0, r2, ror #10
    7548:	andeq	r9, r9, r4, lsr r5
    754c:	andeq	r9, r1, r2, lsl #10
    7550:			; <UNDEFINED> instruction: 0x000001bc
    7554:	andeq	r6, r0, r0, lsr #9
    7558:	andeq	r0, r0, r0, lsr #3
    755c:	andeq	r9, r9, r8, lsl r4
    7560:	ldrdeq	r9, [r9], -lr
    7564:	andeq	r6, r0, sl, lsl #3
    7568:	andeq	r6, r0, r2, ror #7
    756c:	muleq	r0, r2, r0
    7570:	andeq	r6, r0, ip, asr r0
    7574:	muleq	r0, sl, r0
    7578:	muleq	r0, r8, r0
    757c:	andeq	r9, r9, lr, lsr #6
    7580:	andeq	r9, r9, r4, ror #5
    7584:	andeq	r5, r0, r0, lsr fp
    7588:	andeq	r9, r9, r4, asr #5
    758c:	andeq	r6, r0, r4, asr r2
    7590:	andeq	r5, r0, ip, asr #22
    7594:	andeq	r9, r9, ip, ror #4
    7598:	andeq	r6, r0, r6, lsr #3
    759c:	andeq	r9, r1, r6, ror #3
    75a0:	andeq	r9, r9, r6, ror #3
    75a4:	andeq	r6, r0, r2, lsr #3
    75a8:	andeq	r5, r0, r2, lsr #30
    75ac:	ldrdeq	r6, [r0], -lr
    75b0:	andeq	r6, r0, sl, lsr #1
    75b4:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    75b8:	strdeq	r0, [r0], -r8
    75bc:	andeq	r9, r9, r0, ror #1
    75c0:	andeq	r5, r0, r4, asr pc
    75c4:	andeq	r9, r9, lr, lsl #1
    75c8:	andeq	r5, r0, lr, ror #29
    75cc:	andeq	r8, r9, ip, ror #31
    75d0:	andeq	r5, r0, r2, ror #29
    75d4:	andeq	r5, r0, ip, lsl #27
    75d8:	andeq	r8, r9, r2, lsl #31
    75dc:	andeq	r8, r9, r2, lsr #30
    75e0:	andeq	r5, r0, r6, asr #25
    75e4:	andeq	r8, r9, r4, lsl #29
    75e8:			; <UNDEFINED> instruction: 0x00005cb6
    75ec:	andeq	r5, r0, sl, lsr #25
    75f0:	andeq	r8, r9, lr, lsr lr
    75f4:	strdeq	r5, [r0], -lr
    75f8:	andeq	r5, r0, lr, asr #22
    75fc:	strdeq	r5, [r0], -r0
    7600:	andeq	r8, r9, r8, lsl #27
    7604:	andeq	r8, r9, lr, asr #26
    7608:	andeq	r5, r0, r0, asr ip
    760c:	svcmi	0x00f0e92d
    7610:	stcmi	6, cr4, [lr], {5}
    7614:	strmi	fp, [lr], -r5, lsl #1
    7618:	ldrbtmi	r4, [ip], #-1680	; 0xfffff970
    761c:	bmi	fe335e0c <opt_e@@Base+0xfe2847b4>
    7620:	stmibmi	ip, {r1, r3, r4, r5, r6, sl, lr}
    7624:	ldrbtmi	r2, [r9], #-1
    7628:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    762c:	strtmi	r4, [r8], -sl, lsl #23
    7630:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    7634:			; <UNDEFINED> instruction: 0xf7fa9303
    7638:	ldmdavs	r3!, {r1, r3, r5, r6, r9, fp, sp, lr, pc}^
    763c:	mulcs	sl, r3, r1
    7640:	ldmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7644:	andsls	pc, r4, #14614528	; 0xdf0000
    7648:	ldrbtmi	r4, [r9], #1577	; 0x629
    764c:			; <UNDEFINED> instruction: 0xf7fd4648
    7650:	ldmdblt	r0!, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
    7654:	strtmi	r2, [r8], -r0, lsl #10
    7658:	pop	{r0, r2, ip, sp, pc}
    765c:	bmi	fe02b624 <opt_e@@Base+0xfdf79fcc>
    7660:			; <UNDEFINED> instruction: 0xe7de447a
    7664:	andcs	r4, r1, pc, ror r9
    7668:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
    766c:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7670:	strbmi	lr, [r8], -r8, ror #15
    7674:			; <UNDEFINED> instruction: 0xf7fd4641
    7678:	blmi	1f075b4 <opt_e@@Base+0x1e55f5c>
    767c:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    7680:	ldrdcc	pc, [r0], -sl
    7684:	strmi	r2, [r7], -r1, lsl #22
    7688:	svccs	0x0000dc56
    768c:	ldmvs	r3!, {r1, r5, r6, r7, ip, lr, pc}
    7690:	bhi	cf5b04 <opt_e@@Base+0xc444ac>
    7694:	bleq	6c36e8 <opt_e@@Base+0x612090>
    7698:			; <UNDEFINED> instruction: 0x4639d056
    769c:			; <UNDEFINED> instruction: 0xf7fa4630
    76a0:	strmi	lr, [r3], ip, asr #19
    76a4:			; <UNDEFINED> instruction: 0xf7fa4638
    76a8:			; <UNDEFINED> instruction: 0xf8dae854
    76ac:	blcs	136b4 <_IO_stdin_used@@Base+0x81ec>
    76b0:			; <UNDEFINED> instruction: 0xf1bbd154
    76b4:	sbcle	r0, sp, r0, lsl #30
    76b8:	ldrbtmi	r4, [fp], #-2924	; 0xfffff494
    76bc:			; <UNDEFINED> instruction: 0x46186859
    76c0:	stmiane	pc, {r1, r2, r3, r4, r7, fp, sp, lr}^	; <UNPREDICTABLE>
    76c4:			; <UNDEFINED> instruction: 0xf7fa441e
    76c8:	ldrtmi	lr, [r9], -r2, ror #18
    76cc:			; <UNDEFINED> instruction: 0xf7f94681
    76d0:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    76d4:	adchi	pc, r1, r0
    76d8:	stmiapl	r3!, {r0, r2, r5, r6, r8, r9, fp, lr}^
    76dc:	blcs	61750 <ntfs_context@@Base+0x4154c>
    76e0:	addhi	pc, pc, r0
    76e4:	strbmi	r4, [fp], -r3, ror #16
    76e8:	ldrbmi	r4, [r9], -r2, asr #12
    76ec:	strls	r5, [r0], -r0, lsr #16
    76f0:			; <UNDEFINED> instruction: 0xf7fa3004
    76f4:	strmi	lr, [r6], -r0, asr #17
    76f8:			; <UNDEFINED> instruction: 0xf7fa4658
    76fc:	cdpcs	8, 0, cr14, cr0, cr10, {1}
    7700:	ldrtmi	sp, [r0], -r8, lsr #1
    7704:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7708:	ldrdcc	pc, [r0], -sl
    770c:	blcs	19118 <_IO_stdin_used@@Base+0xdc50>
    7710:	ldmdami	r9, {r0, r2, r3, r4, r5, r8, ip, lr, pc}^
    7714:	andcs	r4, r7, #53477376	; 0x3300000
    7718:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    771c:			; <UNDEFINED> instruction: 0xf7fa6800
    7720:	strmi	lr, [r3], -r6, lsl #19
    7724:	rsbsle	r2, sp, r0, lsl #16
    7728:	ldrtmi	r2, [r0], -r1, lsl #10
    772c:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7730:	andlt	r4, r5, r8, lsr #12
    7734:	svchi	0x00f0e8bd
    7738:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    773c:	ldm	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7740:			; <UNDEFINED> instruction: 0xf7fc4638
    7744:			; <UNDEFINED> instruction: 0xe7a0ff31
    7748:			; <UNDEFINED> instruction: 0x46386831
    774c:	stmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7750:			; <UNDEFINED> instruction: 0xf8dab960
    7754:	ldrtmi	r3, [fp], r0
    7758:	adcle	r2, sp, r0, lsl #22
    775c:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    7760:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7764:			; <UNDEFINED> instruction: 0xf7fc4658
    7768:			; <UNDEFINED> instruction: 0xe7a2ff1f
    776c:			; <UNDEFINED> instruction: 0xf7f94638
    7770:			; <UNDEFINED> instruction: 0xf8daeff0
    7774:	blcs	1377c <_IO_stdin_used@@Base+0x82b4>
    7778:	svcge	0x006cf43f
    777c:	ldrbmi	r4, [sp], -r1, asr #16
    7780:			; <UNDEFINED> instruction: 0xf7fa4478
    7784:			; <UNDEFINED> instruction: 0x4658e892
    7788:			; <UNDEFINED> instruction: 0xff0ef7fc
    778c:	ldmdami	lr!, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
    7790:			; <UNDEFINED> instruction: 0xf7fa4478
    7794:	strbmi	lr, [r9], -sl, lsl #17
    7798:	ldrtmi	r2, [r0], -r4, lsl #4
    779c:	blx	645794 <opt_e@@Base+0x59413c>
    77a0:	ldrdcc	pc, [r0], -sl
    77a4:			; <UNDEFINED> instruction: 0xddb42b01
    77a8:			; <UNDEFINED> instruction: 0xf7fa4630
    77ac:	stmdacs	r0, {r3, r5, r7, fp, sp, lr, pc}
    77b0:	stmdacc	r1, {r0, r3, r6, r8, sl, fp, ip, lr, pc}
    77b4:			; <UNDEFINED> instruction: 0xf0201f33
    77b8:	andcs	r0, r0, #3
    77bc:			; <UNDEFINED> instruction: 0xf8534430
    77c0:	addmi	r1, r3, #4, 30
    77c4:	rsbsvc	lr, r2, #1024	; 0x400
    77c8:	ldmdbmi	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    77cc:	ldrbtmi	r2, [r9], #-1
    77d0:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77d4:	tstcs	r0, r0, lsr r6
    77d8:	stc2	7, cr15, [r0, #1008]!	; 0x3f0
    77dc:	tstcs	r0, r0, lsr r6
    77e0:	ldc2	7, cr15, [r4, #-1008]!	; 0xfffffc10
    77e4:	tstcs	r0, r0, lsr r6
    77e8:	stc2l	7, cr15, [r4, #-1008]!	; 0xfffffc10
    77ec:	ldrtmi	r4, [r0], -r1, asr #12
    77f0:			; <UNDEFINED> instruction: 0xf7fd2200
    77f4:	strbmi	pc, [r1], -r5, lsl #24	; <UNPREDICTABLE>
    77f8:	ldrtmi	r2, [r0], -r0, lsl #4
    77fc:	mcrr2	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    7800:	stmdami	r3!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
    7804:	strls	r4, [r0], -fp, asr #12
    7808:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    780c:	stmdavs	r0, {r0, r3, r4, r6, r9, sl, lr}
    7810:			; <UNDEFINED> instruction: 0xf7fa3008
    7814:			; <UNDEFINED> instruction: 0x4606e830
    7818:	ldmdami	lr, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    781c:			; <UNDEFINED> instruction: 0xf7fa4478
    7820:	ldrb	lr, [r9, -r4, asr #16]
    7824:			; <UNDEFINED> instruction: 0x462a491c
    7828:	ldrmi	r2, [sp], -r1
    782c:			; <UNDEFINED> instruction: 0xf7fa4479
    7830:	blls	101ba0 <opt_e@@Base+0x50548>
    7834:			; <UNDEFINED> instruction: 0xf7fe6818
    7838:	blmi	6467f4 <opt_e@@Base+0x59519c>
    783c:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    7840:	andsvs	r3, r3, r1, lsl #6
    7844:	andcs	lr, r0, #29622272	; 0x1c40000
    7848:	svclt	0x0000e7bf
    784c:	ldrdeq	r8, [r1], -r6
    7850:	andeq	r5, r0, r0, asr r5
    7854:	andeq	r5, r0, r2, asr r5
    7858:	andeq	r0, r0, r4, ror #3
    785c:			; <UNDEFINED> instruction: 0x00048bba
    7860:	andeq	r5, r0, r4, lsl #10
    7864:	andeq	r5, r0, lr, asr r6
    7868:			; <UNDEFINED> instruction: 0x000001bc
    786c:	andeq	r8, r4, sl, asr #22
    7870:	andeq	r0, r0, r4, asr #3
    7874:	strdeq	r0, [r0], -r4
    7878:	andeq	r8, r1, r6, ror #21
    787c:	andeq	r5, r0, sl, ror #22
    7880:	andeq	r5, r0, r6, ror #22
    7884:	andeq	r5, r0, r4, asr #22
    7888:	andeq	r5, r0, r4, ror #22
    788c:	andeq	r5, r0, r6, asr #22
    7890:	strdeq	r8, [r1], -r6
    7894:			; <UNDEFINED> instruction: 0x00005ab8
    7898:	andeq	r5, r0, r4, lsl #22
    789c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    78a0:	mvnsmi	lr, sp, lsr #18
    78a4:	ldcmi	6, cr4, [r9, #-24]!	; 0xffffffe8
    78a8:	ldcmi	0, cr11, [r9], #-528	; 0xfffffdf0
    78ac:	ldrbtmi	r4, [sp], #-1551	; 0xfffff9f1
    78b0:	bmi	e59998 <opt_e@@Base+0xda8340>
    78b4:			; <UNDEFINED> instruction: 0xf8554631
    78b8:	ldrbtmi	r8, [r8], #-4
    78bc:	ldrbtmi	sl, [sl], #-2817	; 0xfffff4ff
    78c0:			; <UNDEFINED> instruction: 0xf04f6800
    78c4:			; <UNDEFINED> instruction: 0xf8d80c00
    78c8:	strls	r4, [r2], -r0
    78cc:	andgt	pc, r4, sp, asr #17
    78d0:			; <UNDEFINED> instruction: 0xf7f99403
    78d4:	bllt	e436ac <opt_e@@Base+0xd92054>
    78d8:			; <UNDEFINED> instruction: 0xf7fa4604
    78dc:	stmdavs	r3, {r1, r2, r6, fp, sp, lr, pc}
    78e0:	andsle	r2, r8, r4, lsl fp
    78e4:	ldrtmi	r4, [r2], -sp, lsr #18
    78e8:	andcs	r4, r1, r9, ror r4
    78ec:	ldmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78f0:	stmiapl	fp!, {r0, r1, r3, r5, r8, r9, fp, lr}^
    78f4:			; <UNDEFINED> instruction: 0xf7fe6818
    78f8:	blmi	ac6734 <opt_e@@Base+0xa150dc>
    78fc:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    7900:	andsvs	r3, r3, r1, lsl #6
    7904:	strtmi	r9, [r0], -r3, lsl #20
    7908:	ldrdcc	pc, [r0], -r8
    790c:	teqle	sl, sl	; <illegal shifter operand>
    7910:	pop	{r2, ip, sp, pc}
    7914:			; <UNDEFINED> instruction: 0x462281f0
    7918:			; <UNDEFINED> instruction: 0x46304639
    791c:	mrc2	7, 3, pc, cr6, cr15, {7}
    7920:	movtlt	r4, #1540	; 0x604
    7924:	strb	r2, [sp, r1, lsl #8]!
    7928:	ldrtmi	r2, [r9], -r1, lsl #4
    792c:			; <UNDEFINED> instruction: 0xf7ff4630
    7930:	strmi	pc, [r4], -sp, ror #28
    7934:	blmi	73459c <opt_e@@Base+0x682f44>
    7938:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    793c:	andsle	r2, r5, r1, lsl #22
    7940:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    7944:	svc	0x00b0f7f9
    7948:	stccs	12, cr9, [r0], {1}
    794c:	ldrtmi	sp, [r9], -sl, ror #1
    7950:			; <UNDEFINED> instruction: 0xf7ff1d20
    7954:	blls	877f0 <ntfs_context@@Base+0x675ec>
    7958:	ldmdavs	fp, {r5, r9, sl, lr}
    795c:			; <UNDEFINED> instruction: 0xf7f99301
    7960:	stcls	14, cr14, [r1], {248}	; 0xf8
    7964:	mvnsle	r2, r0, lsl #24
    7968:	strb	r2, [fp, r1, lsl #8]
    796c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    7970:	svc	0x009af7f9
    7974:	stmdbmi	pc, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7978:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    797c:	stmdbmi	lr, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    7980:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    7984:			; <UNDEFINED> instruction: 0xf7f9e7b1
    7988:	svclt	0x0000ef32
    798c:	andeq	r8, r1, r2, asr #10
    7990:			; <UNDEFINED> instruction: 0x000001b4
    7994:	andeq	r8, r1, r6, asr #18
    7998:			; <UNDEFINED> instruction: 0xffffc123
    799c:	andeq	r5, r0, ip, lsl #9
    79a0:	andeq	r0, r0, r4, ror #3
    79a4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    79a8:	ldrdeq	r0, [r0], -r4
    79ac:	andeq	r5, r0, sl, lsr r0
    79b0:	andeq	r5, r0, r2, lsl #8
    79b4:	ldrdeq	r5, [r0], -lr
    79b8:	ldrdeq	r5, [r0], -r6
    79bc:	svcmi	0x00f0e92d
    79c0:			; <UNDEFINED> instruction: 0xf8dfb085
    79c4:			; <UNDEFINED> instruction: 0x260081b4
    79c8:	strmi	r4, [r2], ip, ror #20
    79cc:	blmi	1b18db4 <opt_e@@Base+0x1a6775c>
    79d0:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    79d4:	ldrdcs	pc, [r0], -r9
    79d8:			; <UNDEFINED> instruction: 0xf8589203
    79dc:	stmib	r7, {r0, r1, ip, sp, lr}^
    79e0:	stmdacs	r0, {r0, r9, sl, sp, lr}
    79e4:	adchi	pc, r7, r0
    79e8:	addpl	pc, r0, pc, asr #8
    79ec:			; <UNDEFINED> instruction: 0xf7f99602
    79f0:	strmi	lr, [r5], -r8, ror #30
    79f4:			; <UNDEFINED> instruction: 0x4601b350
    79f8:	addpl	pc, r0, #1325400064	; 0x4f000000
    79fc:			; <UNDEFINED> instruction: 0xf7f94650
    7a00:	stmdacs	r0, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    7a04:	addhi	pc, r5, r0
    7a08:	strtmi	r2, [r8], -pc, lsr #2
    7a0c:	ldmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a10:	stmdacs	r0, {r2, r9, sl, lr}
    7a14:			; <UNDEFINED> instruction: 0xf8dfd07d
    7a18:	ldrbtmi	fp, [fp], #364	; 0x16c
    7a1c:	ldm	ip!, {r2, r3, r4, r6, r7, r9, sl, lr}
    7a20:	eorvs	r0, r0, pc
    7a24:			; <UNDEFINED> instruction: 0xe004f8bc
    7a28:	ldrdeq	pc, [r0], -ip
    7a2c:	tstcs	r0, r1, rrx
    7a30:			; <UNDEFINED> instruction: 0x612060a2
    7a34:	rscvs	r4, r3, r8, lsr #12
    7a38:	ands	pc, r4, r4, lsr #17
    7a3c:	svc	0x002cf7f9
    7a40:	andls	r2, r2, r0, lsl #16
    7a44:			; <UNDEFINED> instruction: 0x4628dd5b
    7a48:	mcr	7, 4, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    7a4c:	blcs	2e65c <ntfs_context@@Base+0xe458>
    7a50:	mcrrmi	12, 3, sp, sp, cr4
    7a54:			; <UNDEFINED> instruction: 0xf504447c
    7a58:	strtmi	r7, [r0], -r2, ror #9
    7a5c:	mcr	7, 6, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    7a60:			; <UNDEFINED> instruction: 0xf7f94606
    7a64:	strmi	lr, [r5], -lr, ror #28
    7a68:	suble	r2, r4, r0, lsl #16
    7a6c:	ldrtmi	r4, [r2], -r1, lsr #12
    7a70:	mcr	7, 4, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    7a74:			; <UNDEFINED> instruction: 0xf7f92014
    7a78:	strmi	lr, [r4], -r4, ror #28
    7a7c:	eorsle	r2, sl, r0, lsl #16
    7a80:			; <UNDEFINED> instruction: 0xf7f92014
    7a84:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    7a88:	adcvs	sp, r5, r5, lsr r0
    7a8c:	stmib	r4, {r8, r9, sp}^
    7a90:	stmib	r0, {r8, r9, ip, sp}^
    7a94:	addvs	r3, r5, r0, lsl #6
    7a98:	andmi	lr, r1, r7, asr #19
    7a9c:	andcs	r4, r2, #60416	; 0xec00
    7aa0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7aa4:	bls	dfb14 <opt_e@@Base+0x2e4bc>
    7aa8:			; <UNDEFINED> instruction: 0xf084fab4
    7aac:	ldrdcc	pc, [r0], -r9
    7ab0:	addsmi	r0, sl, #64, 18	; 0x100000
    7ab4:	andlt	sp, r5, sl, asr r1
    7ab8:	svchi	0x00f0e8bd
    7abc:	stmdbge	r2, {r2, r4, r5, fp, lr}
    7ac0:			; <UNDEFINED> instruction: 0xf7f94478
    7ac4:	strmi	lr, [r4], -ip, asr #28
    7ac8:			; <UNDEFINED> instruction: 0xf7fa9802
    7acc:	stccs	8, cr14, [r0], {56}	; 0x38
    7ad0:			; <UNDEFINED> instruction: 0x4620d0bf
    7ad4:	mcr	7, 5, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    7ad8:	strtmi	r4, [r0], -r5, lsl #12
    7adc:	mrc	7, 0, APSR_nzcv, cr0, cr9, {7}
    7ae0:	cmnlt	r8, #335544322	; 0x14000002
    7ae4:	andpl	lr, r1, r7, asr #19
    7ae8:	strtmi	r6, [r0], -r5, lsr #16
    7aec:	mrc	7, 1, APSR_nzcv, cr0, cr9, {7}
    7af0:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
    7af4:	ldmdavs	ip!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    7af8:	sbcsle	r2, r4, r0, lsl #24
    7afc:	eorvc	lr, r6, lr, asr #15
    7b00:	strtmi	r2, [r8], -pc, lsr #2
    7b04:	svc	0x009ef7f9
    7b08:	strmi	r4, [r4], -r5, lsl #5
    7b0c:	stmdacs	r0, {r4, r5, ip, lr, pc}
    7b10:	strtmi	sp, [r8], -r4, lsl #3
    7b14:	mrc	7, 0, APSR_nzcv, cr12, cr9, {7}
    7b18:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    7b1c:	mcr	7, 6, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    7b20:	mulcc	r0, sl, r8
    7b24:	tstle	ip, pc, lsr #22
    7b28:			; <UNDEFINED> instruction: 0xf8584b1b
    7b2c:	ldmdavs	r3, {r0, r1, sp}
    7b30:	andsvs	r3, r3, r1, lsl #6
    7b34:	strmi	lr, [r1], -sl, lsl #15
    7b38:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    7b3c:	mcr	7, 0, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    7b40:	strb	r4, [r4, r4, lsl #12]
    7b44:	andcs	r4, r0, #1441792	; 0x160000
    7b48:	orrcs	r4, r0, #360448	; 0x58000
    7b4c:	andls	r4, r1, r8, ror r4
    7b50:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    7b54:	vhsub.s8	d25, d0, d0
    7b58:	ldrbtmi	r7, [r8], #-679	; 0xfffffd59
    7b5c:	ldc	7, cr15, [r8, #996]!	; 0x3e4
    7b60:	ldmdami	r2, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    7b64:			; <UNDEFINED> instruction: 0xf7f94478
    7b68:	ldrb	lr, [sp, r0, lsr #29]
    7b6c:	mrc	7, 1, APSR_nzcv, cr14, cr9, {7}
    7b70:	stcl	7, cr15, [lr, #996]!	; 0x3e4
    7b74:	svclt	0x0000e7d0
    7b78:	andeq	r8, r1, r4, lsr #8
    7b7c:			; <UNDEFINED> instruction: 0x000001b4
    7b80:	strdeq	r0, [r0], -r4
    7b84:	andeq	r5, r0, r6, asr r9
    7b88:			; <UNDEFINED> instruction: 0x000185b0
    7b8c:	andeq	r0, r0, r4, asr #3
    7b90:			; <UNDEFINED> instruction: 0xffffc105
    7b94:	andeq	r5, r0, lr, ror #16
    7b98:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7b9c:			; <UNDEFINED> instruction: 0xffffbe57
    7ba0:	muleq	r0, r4, r8
    7ba4:	andeq	r5, r0, lr, ror r8
    7ba8:	andeq	r3, r0, lr, ror #18
    7bac:	andeq	r5, r0, ip, asr #16
    7bb0:			; <UNDEFINED> instruction: 0x4604b538
    7bb4:	ldc2l	7, cr15, [r0, #-1004]!	; 0xfffffc14
    7bb8:	strmi	r2, [r5], -r0, lsl #2
    7bbc:			; <UNDEFINED> instruction: 0xf7fc4620
    7bc0:	strtmi	pc, [r0], -sp, lsr #23
    7bc4:			; <UNDEFINED> instruction: 0xf7fc2100
    7bc8:	strtmi	pc, [r0], -r1, asr #22
    7bcc:			; <UNDEFINED> instruction: 0xf7fc2100
    7bd0:			; <UNDEFINED> instruction: 0x4629fb71
    7bd4:	andcs	r4, r0, #32, 12	; 0x2000000
    7bd8:	blx	4c5bd4 <opt_e@@Base+0x41457c>
    7bdc:	strtmi	r4, [r0], -r9, lsr #12
    7be0:	pop	{r9, sp}
    7be4:			; <UNDEFINED> instruction: 0xf7fd4038
    7be8:	svclt	0x0000ba55
    7bec:	svcmi	0x00f0e92d
    7bf0:	lfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    7bf4:	blpl	ffa45f78 <opt_e@@Base+0xff994920>
    7bf8:	teqls	r6, #56, 22	; 0xe000
    7bfc:	ldrbtmi	sl, [sp], #-3135	; 0xfffff3c1
    7c00:			; <UNDEFINED> instruction: 0xf105469c
    7c04:			; <UNDEFINED> instruction: 0xf1050714
    7c08:	tstls	lr, #48, 6	; 0xc0000000
    7c0c:	bvc	ff4c5048 <opt_e@@Base+0xff4139f0>
    7c10:			; <UNDEFINED> instruction: 0xf50dcf0f
    7c14:			; <UNDEFINED> instruction: 0xf8df79a8
    7c18:			; <UNDEFINED> instruction: 0xf1056bcc
    7c1c:			; <UNDEFINED> instruction: 0xf8df084c
    7c20:			; <UNDEFINED> instruction: 0xf50debc8
    7c24:	ldrbtmi	r7, [lr], #-2839	; 0xfffff4e9
    7c28:	strtls	r9, [r6], #-1072	; 0xfffffbd0
    7c2c:	ldrtls	sl, [r1], -r6, asr #24
    7c30:	andvs	pc, lr, r6, asr r8	; <UNPREDICTABLE>
    7c34:	cdpmi	2, 1, cr15, cr4, cr13, {0}
    7c38:	andeq	lr, pc, ip, lsr #17
    7c3c:	ldm	r7, {r0, r1, r3, r4, r6, r8, r9, fp, sp, pc}
    7c40:	ldrtls	r0, [r7], -r7
    7c44:	cfstrdge	mvd9, [sp], {32}
    7c48:	addls	pc, r4, sp, asr #17
    7c4c:	andeq	lr, r7, ip, lsl #17
    7c50:	ldrdls	pc, [r0], -r6
    7c54:	blge	18ac8d0 <opt_e@@Base+0x17fb278>
    7c58:	ldrbmi	r9, [r7], -r4, lsr #14
    7c5c:			; <UNDEFINED> instruction: 0xf8cd931f
    7c60:			; <UNDEFINED> instruction: 0xf50da09c
    7c64:	strtls	r7, [r5], #-2565	; 0xfffff5fb
    7c68:	addge	pc, ip, sp, asr #17
    7c6c:	bvc	c850a8 <opt_e@@Base+0xbd3a50>
    7c70:	addge	pc, r8, sp, asr #17
    7c74:	mcrls	12, 1, r9, cr6, cr14, {0}
    7c78:	strtls	pc, [ip], #-2253	; 0xfffff733
    7c7c:	ldmdbvc	fp, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    7c80:			; <UNDEFINED> instruction: 0xf8cdcc0f
    7c84:			; <UNDEFINED> instruction: 0xf50d90b8
    7c88:	strgt	r7, [pc], -lr, ror #19
    7c8c:	ldm	r4, {r0, r1, r4, r5, r9, sl, lr}
    7c90:	ldrls	r0, [lr], #-7
    7c94:	blmi	1546018 <opt_e@@Base+0x14949c0>
    7c98:	andeq	lr, r7, r3, lsl #17
    7c9c:			; <UNDEFINED> instruction: 0x000fe8b8
    7ca0:	andeq	lr, pc, lr, lsr #17
    7ca4:	muleq	r3, r8, r8
    7ca8:	andeq	lr, r3, lr, lsl #17
    7cac:			; <UNDEFINED> instruction: 0xf7ff2000
    7cb0:			; <UNDEFINED> instruction: 0xf105fe85
    7cb4:			; <UNDEFINED> instruction: 0xf8dd0e64
    7cb8:			; <UNDEFINED> instruction: 0xf1058080
    7cbc:	ldm	lr!, {r7, sl, fp}
    7cc0:	cdpls	0, 3, cr0, cr1, cr15, {0}
    7cc4:	strcs	r5, [r3], #-2358	; 0xfffff6ca
    7cc8:	andeq	lr, pc, r8, lsr #17
    7ccc:	muleq	r7, lr, r8
    7cd0:			; <UNDEFINED> instruction: 0xe094f8dd
    7cd4:			; <UNDEFINED> instruction: 0xf1056034
    7cd8:			; <UNDEFINED> instruction: 0xf105049c
    7cdc:	stm	r8, {r3, r4, r5, r7, r9, sl}
    7ce0:	ldm	ip!, {r0, r1, r2}
    7ce4:	stmia	lr!, {r0, r1, r2, r3}
    7ce8:	ldm	ip, {r0, r1, r2, r3}
    7cec:			; <UNDEFINED> instruction: 0xf8dd0007
    7cf0:	stm	lr, {r2, r7, lr, pc}
    7cf4:			; <UNDEFINED> instruction: 0xf1050007
    7cf8:	stcgt	14, cr0, [pc], {20}
    7cfc:	andeq	lr, pc, ip, lsr #17
    7d00:	muleq	r7, r4, r8
    7d04:	stm	ip, {r0, r2, r3, r4, sl, fp, ip, pc}
    7d08:	ldm	lr!, {r0, r1, r2}
    7d0c:			; <UNDEFINED> instruction: 0xf105000f
    7d10:			; <UNDEFINED> instruction: 0xf8dd0e30
    7d14:	strgt	ip, [pc], #-124	; 7d1c <__snprintf_chk@plt+0x61c8>
    7d18:	ldm	r3, {r2, r5, r8, r9, fp, ip, pc}
    7d1c:	stm	r4, {r0, r1, r2}
    7d20:	strcs	r0, [r1], #-7
    7d24:			; <UNDEFINED> instruction: 0x000fe8be
    7d28:			; <UNDEFINED> instruction: 0xf8df46be
    7d2c:	ldrbtmi	r7, [pc], #-2756	; 7d34 <__snprintf_chk@plt+0x61e0>
    7d30:	andeq	lr, pc, ip, lsr #17
    7d34:			; <UNDEFINED> instruction: 0x971e9b1e
    7d38:	bvc	fee460bc <opt_e@@Base+0xfed94a64>
    7d3c:	muleq	r7, r3, r8
    7d40:	andeq	lr, r7, ip, lsl #17
    7d44:	stmia	lr!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    7d48:	cdpgt	0, 0, cr0, cr15, cr15, {0}
    7d4c:	andeq	lr, pc, lr, lsr #17
    7d50:	stmia	lr!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    7d54:	subcs	r0, r8, #15
    7d58:	muleq	r3, r6, r8
    7d5c:	stm	lr, {r1, r2, r3, r6, r9, sl, lr}
    7d60:			; <UNDEFINED> instruction: 0xf1050003
    7d64:	stmdals	r3!, {r4, r5, r6, r7, r8}
    7d68:	stc	7, cr15, [r4, #-996]	; 0xfffffc1c
    7d6c:	orrsvc	pc, ip, r5, lsl #10
    7d70:	stmdals	r2!, {r3, r4, r6, r9, sp}
    7d74:	ldcl	7, cr15, [lr], #996	; 0x3e4
    7d78:	bicvc	pc, r8, r5, lsl #10
    7d7c:	ldrbmi	r2, [r8], -r8, asr #4
    7d80:	ldcl	7, cr15, [r8], #996	; 0x3e4
    7d84:	mvnvc	pc, r5, lsl #10
    7d88:	strvc	pc, [ip, #-1285]	; 0xfffffafb
    7d8c:	stmdals	lr!, {r3, r4, r6, r9, sp}
    7d90:	ldcl	7, cr15, [r0], #996	; 0x3e4
    7d94:	strgt	ip, [pc], -pc, lsl #26
    7d98:	strgt	ip, [pc], -pc, lsl #26
    7d9c:	strgt	ip, [pc], -pc, lsl #26
    7da0:	muleq	r3, r5, r8
    7da4:			; <UNDEFINED> instruction: 0xf8df9a31
    7da8:	stm	r6, {r4, r6, r9, fp, ip, sp}
    7dac:			; <UNDEFINED> instruction: 0xf8df0003
    7db0:	ldrbtmi	r1, [r9], #-2636	; 0xfffff5b4
    7db4:	ldmibpl	r1, {r2, r5, r8, ip, pc}^
    7db8:			; <UNDEFINED> instruction: 0xf8529132
    7dbc:			; <UNDEFINED> instruction: 0xf8dfa003
    7dc0:			; <UNDEFINED> instruction: 0xf8cd3a40
    7dc4:	strmi	r9, [r9], r0, lsr #1
    7dc8:			; <UNDEFINED> instruction: 0x9326447b
    7dcc:	blcs	18f860 <opt_e@@Base+0xde208>
    7dd0:	strbhi	pc, [fp, r0, lsl #4]	; <UNPREDICTABLE>
    7dd4:			; <UNDEFINED> instruction: 0xf003e8df
    7dd8:			; <UNDEFINED> instruction: 0x909faebc
    7ddc:	sbceq	r0, pc, r2, ror r4	; <UNPREDICTABLE>
    7de0:	andcs	r9, r0, #3136	; 0xc40
    7de4:	bcc	746168 <opt_e@@Base+0x694b10>
    7de8:	andeq	pc, r4, r9, lsl #2
    7dec:			; <UNDEFINED> instruction: 0xf8dd9f2e
    7df0:	stmiapl	fp!, {r4, r7, pc}^
    7df4:	ldmdavs	fp, {r0, r3, r4, r5, r9, sl, lr}
    7df8:			; <UNDEFINED> instruction: 0xf7f99300
    7dfc:			; <UNDEFINED> instruction: 0x4605ed3c
    7e00:	rsble	r2, sl, r0, lsl #26
    7e04:	strtmi	r2, [r8], -r0, lsl #2
    7e08:	stc2	7, cr15, [r4], {253}	; 0xfd
    7e0c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7e10:	ldrhi	pc, [sl, r0]
    7e14:	ldrtmi	r4, [r8], -r1, lsl #12
    7e18:	stc2l	7, cr15, [r2, #-1004]!	; 0xfffffc14
    7e1c:			; <UNDEFINED> instruction: 0xf7f9b9b8
    7e20:			; <UNDEFINED> instruction: 0xf8dfeda4
    7e24:	strbmi	r1, [r2], -r4, ror #19
    7e28:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
    7e2c:			; <UNDEFINED> instruction: 0xf7f92001
    7e30:			; <UNDEFINED> instruction: 0x4638edda
    7e34:	blx	fee45e2e <opt_e@@Base+0xfed947d6>
    7e38:			; <UNDEFINED> instruction: 0xf7ff4628
    7e3c:			; <UNDEFINED> instruction: 0x4630feb9
    7e40:	blx	fecc5e3a <opt_e@@Base+0xfec147e2>
    7e44:	ldrdcc	pc, [r0], -sl
    7e48:			; <UNDEFINED> instruction: 0xf8ca3301
    7e4c:	strtmi	r3, [r8], -r0
    7e50:			; <UNDEFINED> instruction: 0xf7f93401
    7e54:			; <UNDEFINED> instruction: 0x4630ec7e
    7e58:	ldcl	7, cr15, [sl], #-996	; 0xfffffc1c
    7e5c:			; <UNDEFINED> instruction: 0xd1b52c09
    7e60:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7e64:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7e68:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7e6c:	bicne	pc, r0, r7, asr #4
    7e70:	addslt	pc, r8, sp, asr #17
    7e74:			; <UNDEFINED> instruction: 0xf8dd447b
    7e78:	ldrbtmi	fp, [sl], #-196	; 0xffffff3c
    7e7c:	vsubw.s8	<illegal reg q12.5>, q0, d23
    7e80:			; <UNDEFINED> instruction: 0xf5035100
    7e84:	eorls	r7, r9, #32, 6	; 0x80000000
    7e88:			; <UNDEFINED> instruction: 0xf5029328
    7e8c:	vqsub.s8	d23, d7, d13
    7e90:	ldrdls	r1, [fp, -r9]!
    7e94:	tsteq	ip, #192, 4	; <UNPREDICTABLE>
    7e98:			; <UNDEFINED> instruction: 0x932c922a
    7e9c:	movweq	pc, #8617	; 0x21a9	; <UNPREDICTABLE>
    7ea0:	vqdmulh.s<illegal width 8>	d2, d0, d8
    7ea4:	ldm	pc, {r1, r4, r5, r6, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    7ea8:	msreq	SPSR_fsx, r3, lsl r0
    7eac:	teqeq	r0, pc, asr r1
    7eb0:	sbcseq	r0, r0, r4, lsl r1
    7eb4:	rsbseq	r0, r4, r4, ror r0
    7eb8:	orrseq	r0, r2, r7, asr #3
    7ebc:	andcs	r9, r0, #31744	; 0x7c00
    7ec0:			; <UNDEFINED> instruction: 0xf1099f2e
    7ec4:			; <UNDEFINED> instruction: 0xf8dd0004
    7ec8:	movwls	r8, #152	; 0x98
    7ecc:	blls	7597b8 <opt_e@@Base+0x6a8160>
    7ed0:	ldcl	7, cr15, [r0], {249}	; 0xf9
    7ed4:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    7ed8:			; <UNDEFINED> instruction: 0xf7f9d194
    7edc:			; <UNDEFINED> instruction: 0xf8dfed46
    7ee0:			; <UNDEFINED> instruction: 0x46421934
    7ee4:	ldrbtmi	r4, [r9], #-1582	; 0xfffff9d2
    7ee8:	andcs	r6, r1, r3, lsl #16
    7eec:	ldcl	7, cr15, [sl, #-996]!	; 0xfffffc1c
    7ef0:			; <UNDEFINED> instruction: 0xf7fc4638
    7ef4:	sbfx	pc, r9, #22, #6
    7ef8:	andcs	r9, r0, #31744	; 0x7c00
    7efc:			; <UNDEFINED> instruction: 0xf1094659
    7f00:			; <UNDEFINED> instruction: 0xf8df0004
    7f04:			; <UNDEFINED> instruction: 0x465f8914
    7f08:	blls	76cb10 <opt_e@@Base+0x6bb4b8>
    7f0c:			; <UNDEFINED> instruction: 0xf7f944f8
    7f10:			; <UNDEFINED> instruction: 0x4605ecb2
    7f14:	blls	801cec <opt_e@@Base+0x750694>
    7f18:	svcls	0x00222200
    7f1c:	andeq	pc, r4, r9, lsl #2
    7f20:	ldmhi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7f24:	ldrtmi	r9, [r9], -r0, lsl #6
    7f28:			; <UNDEFINED> instruction: 0xf7f99b1d
    7f2c:	ldrbtmi	lr, [r8], #3236	; 0xca4
    7f30:	strb	r4, [r5, -r5, lsl #12]!
    7f34:	andcs	r9, r0, #31744	; 0x7c00
    7f38:			; <UNDEFINED> instruction: 0xf1099f23
    7f3c:			; <UNDEFINED> instruction: 0xf8df0004
    7f40:	movwls	r8, #2272	; 0x8e0
    7f44:	ldrbtmi	r4, [r8], #1593	; 0x639
    7f48:	ldc	7, cr15, [r4], {249}	; 0xf9
    7f4c:	ldrb	r4, [r7, -r5, lsl #12]
    7f50:	andcs	r9, r0, #3136	; 0xc40
    7f54:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7f58:	andeq	pc, r4, r9, lsl #2
    7f5c:			; <UNDEFINED> instruction: 0xf8df9f27
    7f60:	stmiapl	fp!, {r2, r6, r7, fp, pc}^
    7f64:			; <UNDEFINED> instruction: 0x46399d1f
    7f68:	strls	r4, [r0, #-1272]	; 0xfffffb08
    7f6c:			; <UNDEFINED> instruction: 0xf7f9681b
    7f70:	strmi	lr, [r5], -r2, lsl #25
    7f74:	blls	801c8c <opt_e@@Base+0x750634>
    7f78:	svcls	0x00282200
    7f7c:	andeq	pc, r4, r9, lsl #2
    7f80:	ldrsbthi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    7f84:	ldrtmi	r9, [r9], -r0, lsl #6
    7f88:			; <UNDEFINED> instruction: 0xf7f99b1d
    7f8c:			; <UNDEFINED> instruction: 0x4605ec74
    7f90:			; <UNDEFINED> instruction: 0xf8dfe736
    7f94:	andcs	r2, r1, r0, ror r8
    7f98:	stmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7f9c:	ldrbtne	pc, [pc], #576	; 7fa4 <__snprintf_chk@plt+0x6450>	; <UNPREDICTABLE>
    7fa0:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d16
    7fa4:			; <UNDEFINED> instruction: 0xf85b041f
    7fa8:	ldrbtmi	r2, [fp], #-2
    7fac:	tstvc	sl, #12582912	; 0xc00000	; <UNPREDICTABLE>
    7fb0:	strls	r9, [r1, #-773]	; 0xfffffcfb
    7fb4:	ldmdavs	r1, {r9, sl, sp}
    7fb8:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    7fbc:	andls	r4, r0, r3
    7fc0:	tstls	r5, r2, lsl #12
    7fc4:	strls	r9, [sp, #-265]	; 0xfffffef7
    7fc8:	tstls	r1, #128, 12	; 0x8000000
    7fcc:	strls	r2, [fp], #-774	; 0xfffffcfa
    7fd0:	strbvc	pc, [r0, #1103]!	; 0x44f	; <UNPREDICTABLE>
    7fd4:			; <UNDEFINED> instruction: 0xf04f9407
    7fd8:	andls	r5, ip, r0, lsl #9
    7fdc:	ldrls	r4, [r7], #-1583	; 0xfffff9d1
    7fe0:	strls	r9, [pc], #-1043	; 7fe8 <__snprintf_chk@plt+0x6494>
    7fe4:	andls	r2, r8, fp, lsl #8
    7fe8:	strls	r9, [sl], -lr, lsl #8
    7fec:	ldrls	r9, [r6], #-1542	; 0xfffff9fa
    7ff0:	andsls	r9, r4, r2, lsl r4
    7ff4:			; <UNDEFINED> instruction: 0xf7fd9010
    7ff8:	ldrls	pc, [lr, #-2925]	; 0xfffff493
    7ffc:			; <UNDEFINED> instruction: 0xf1094604
    8000:	ldrmi	r0, [lr], -r1, lsl #6
    8004:			; <UNDEFINED> instruction: 0x4641b1fc
    8008:			; <UNDEFINED> instruction: 0xf7fd4620
    800c:	adcsmi	pc, r8, #304	; 0x130
    8010:	ldrhi	pc, [r4, #0]!
    8014:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8018:	strbmi	r4, [sl], -r3, lsl #12
    801c:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    8020:			; <UNDEFINED> instruction: 0xf7f92001
    8024:	strtmi	lr, [r0], -r0, ror #25
    8028:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
    802c:	ldrdcc	pc, [r0], -sl
    8030:			; <UNDEFINED> instruction: 0xf8ca3301
    8034:	strtmi	r3, [r0], -r0
    8038:	bl	fe2c6024 <opt_e@@Base+0xfe2149cc>
    803c:			; <UNDEFINED> instruction: 0xf0002e0b
    8040:			; <UNDEFINED> instruction: 0xf109813e
    8044:	ldrmi	r0, [r9], r1, lsl #6
    8048:			; <UNDEFINED> instruction: 0xf8dfe728
    804c:	strcs	r3, [r1], #-1976	; 0xfffff848
    8050:	strtmi	r9, [r0], -r0, lsr #30
    8054:			; <UNDEFINED> instruction: 0x57d8f8df
    8058:			; <UNDEFINED> instruction: 0xf85b26a9
    805c:	movwcs	r2, #28675	; 0x7003
    8060:	ldrbtmi	r9, [sp], #-2333	; 0xfffff6e3
    8064:	ldrvc	pc, [sl, #-1285]	; 0xfffffafb
    8068:	strls	r9, [r0], #-1793	; 0xfffff8ff
    806c:	ldreq	pc, [r2], -r0, asr #5
    8070:	ldrdgt	pc, [r0], -r2
    8074:	tstls	r9, sl, lsr #12
    8078:	strls	r4, [sp, -r9, lsr #12]
    807c:	ldrls	r4, [r1, #-1696]	; 0xfffff960
    8080:	vst3.8	{d25,d27,d29}, [pc], r5
    8084:	ldrls	r7, [fp], -r0, ror #11
    8088:	ldrbtne	pc, [pc], r0, asr #4	; <UNPREDICTABLE>
    808c:	vmov.i32	d25, #524288	; 0x00080000
    8090:	ldrls	r0, [r4], #-1567	; 0xfffff9e1
    8094:	ldrls	r4, [r0], #-1583	; 0xfffff9d1
    8098:	strls	r9, [r8], #-1036	; 0xfffffbf4
    809c:	strcs	r9, [r3], #-1028	; 0xfffffbfc
    80a0:	subsgt	pc, r4, sp, asr #17
    80a4:	strcs	r9, [fp], #-1050	; 0xfffffbe6
    80a8:	eorgt	pc, r4, sp, asr #17
    80ac:	ldrls	r9, [r2], #-1046	; 0xfffffbea
    80b0:	strcs	r9, [r0], #-1038	; 0xfffffbf2
    80b4:	strls	r9, [sl], #-1559	; 0xfffff9e9
    80b8:	strls	r9, [r2], #-1030	; 0xfffffbfa
    80bc:			; <UNDEFINED> instruction: 0x960f9613
    80c0:	strls	r9, [r7], -fp, lsl #12
    80c4:			; <UNDEFINED> instruction: 0xf7fd9603
    80c8:	blls	b06ce4 <opt_e@@Base+0xa5568c>
    80cc:			; <UNDEFINED> instruction: 0x4604931e
    80d0:			; <UNDEFINED> instruction: 0xf8dfe795
    80d4:	andcs	r2, r1, r0, lsr r7
    80d8:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    80dc:	ldrbtne	pc, [pc], #576	; 80e4 <__snprintf_chk@plt+0x6590>	; <UNPREDICTABLE>
    80e0:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d16
    80e4:			; <UNDEFINED> instruction: 0xf85b041f
    80e8:	ldrbtmi	r2, [fp], #-2
    80ec:	tstvc	sl, #12582912	; 0xc00000	; <UNPREDICTABLE>
    80f0:	strls	r9, [r1, #-773]	; 0xfffffcfb
    80f4:	ldmdavs	r1, {r9, sl, sp}
    80f8:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    80fc:	andls	r4, r0, r3
    8100:	tstls	r9, r5, lsl r1
    8104:			; <UNDEFINED> instruction: 0x96024619
    8108:			; <UNDEFINED> instruction: 0xf8dfe75d
    810c:	tstcs	r0, ip, lsr #14
    8110:	stmib	sp, {r5, r9, sp}^
    8114:	svcls	0x001f120e
    8118:			; <UNDEFINED> instruction: 0xf85b2201
    811c:	strmi	r3, [r8], -r3
    8120:	vrhadd.s8	d25, d0, d10
    8124:			; <UNDEFINED> instruction: 0x91061699
    8128:	ldreq	pc, [pc], -r0, asr #5
    812c:			; <UNDEFINED> instruction: 0x460d681b
    8130:	strmi	r9, [r0], r1, lsr #24
    8134:	tstcs	r3, r2, lsl #2
    8138:	blls	76cd74 <opt_e@@Base+0x6bb71c>
    813c:	strcs	r9, [r2], #-1033	; 0xfffffbf7
    8140:	movwls	r9, #5893	; 0x1705
    8144:	andls	r2, ip, #4, 6	; 0x10000000
    8148:	andls	r9, r4, #8, 4	; 0x80000000
    814c:	ldrtmi	r9, [sl], -r0, lsl #4
    8150:	vrhadd.s8	d25, d0, d11
    8154:	strls	r1, [r7], #-2009	; 0xfffff827
    8158:	ldmdbls	sp, {r0, r1, r9, sl, ip, pc}
    815c:	blx	feec6158 <opt_e@@Base+0xfee14b00>
    8160:	tstls	lr, #44, 22	; 0xb000
    8164:	strb	r4, [sl, -r4, lsl #12]
    8168:	bls	7d0d70 <opt_e@@Base+0x71f718>
    816c:	andcs	r9, r1, sp, lsl r9
    8170:	strbtvc	pc, [r0], #1103	; 0x44f	; <UNPREDICTABLE>
    8174:			; <UNDEFINED> instruction: 0xf7fd941e
    8178:	strtmi	pc, [r7], -sp, lsr #21
    817c:			; <UNDEFINED> instruction: 0xf04f2500
    8180:	strmi	r0, [r4], -r1, lsl #16
    8184:			; <UNDEFINED> instruction: 0xf8dfe73b
    8188:	vmin.s8	d17, d16, d16
    818c:			; <UNDEFINED> instruction: 0xf8df13ff
    8190:	vmvn.i32	q9, #67108864	; 0x04000000
    8194:	andcs	r0, r1, pc, lsl r3
    8198:			; <UNDEFINED> instruction: 0xf85b240b
    819c:	strcs	r1, [r0, #-1]
    81a0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    81a4:	movwls	r4, #30336	; 0x7680
    81a8:	ldmdavs	r1, {r1, r2, r3, fp, sp, lr}
    81ac:	movwcs	r9, #8963	; 0x2303
    81b0:	strls	r9, [r2, #-1030]	; 0xfffffbfa
    81b4:	ldrbne	pc, [pc, #576]!	; 83fc <__snprintf_chk@plt+0x68a8>	; <UNPREDICTABLE>
    81b8:	strtmi	r9, [pc], -r5, lsl #12
    81bc:	andls	r9, r4, r1, lsl #12
    81c0:	bls	86c1c8 <opt_e@@Base+0x7bab70>
    81c4:	blx	fe1c61c0 <opt_e@@Base+0xfe114b68>
    81c8:			; <UNDEFINED> instruction: 0x4604951e
    81cc:	blls	a41e30 <opt_e@@Base+0x9907d8>
    81d0:			; <UNDEFINED> instruction: 0xf8df2101
    81d4:	adccs	r0, r9, #48, 12	; 0x3000000
    81d8:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d23
    81dc:	movwls	r0, #53778	; 0xd212
    81e0:	ldrbne	pc, [pc, r0, asr #4]!	; <UNPREDICTABLE>
    81e4:			; <UNDEFINED> instruction: 0xf505920f
    81e8:	andscs	r7, r0, #436207616	; 0x1a000000
    81ec:	andls	r9, lr, #12, 2
    81f0:	mvnsne	pc, #64, 4
    81f4:	vsubl.s8	<illegal reg q12.5>, d0, d10
    81f8:	andls	r0, r6, #2080374784	; 0x7c000000
    81fc:	tstls	r8, r7, lsl #6
    8200:			; <UNDEFINED> instruction: 0xf5059409
    8204:	smladls	fp, sp, r4, r7
    8208:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    820c:	movwls	r9, #15645	; 0x3d1d
    8210:	tstls	r4, r4, lsl #6
    8214:	andls	r6, r2, #0, 16
    8218:	tstls	r0, sl, lsr #12
    821c:	andls	r4, r5, r9, lsr #12
    8220:	strls	r2, [r1], #-0
    8224:	blx	15c6220 <opt_e@@Base+0x1514bc8>
    8228:	stmdacs	r0, {r2, r9, sl, lr}
    822c:	strcs	sp, [r0, #-71]	; 0xffffffb9
    8230:	ssatmi	r9, #9, lr, lsl #14
    8234:	strbt	r2, [r6], fp, lsl #12
    8238:	andcs	r9, r1, sl, lsr #28
    823c:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    8240:	svcls	0x00292513
    8244:	strls	r2, [lr, #-768]	; 0xfffffd00
    8248:	movweq	pc, #4814	; 0x12ce	; <UNPREDICTABLE>
    824c:			; <UNDEFINED> instruction: 0xf507950a
    8250:	tstls	r7, #32, 8	; 0x20000000
    8254:	adcsne	pc, pc, #64, 4
    8258:	vabal.s8	<illegal reg q12.5>, d0, d6
    825c:	strls	r0, [sp], #-531	; 0xfffffded
    8260:	andsls	r2, r3, #-1543503870	; 0xa4000002
    8264:	tsteq	r2, #192, 4	; <UNPREDICTABLE>
    8268:	vmin.s8	d25, d0, d5
    826c:	movwls	r1, #62207	; 0xf2ff
    8270:	andseq	pc, pc, #192, 4
    8274:	tstcs	fp, #17825792	; 0x1100000
    8278:	strcs	r9, [r3], #-523	; 0xfffffdf5
    827c:	strmi	r9, [r0], r7, lsl #4
    8280:	tstcs	r0, #1476395008	; 0x58000000
    8284:	tstls	r2, #20
    8288:	tstvc	sl, #29360128	; 0x1c00000	; <UNPREDICTABLE>
    828c:	movwls	r9, #36880	; 0x9010
    8290:	andls	r2, ip, r6, lsl #6
    8294:			; <UNDEFINED> instruction: 0xf85b9008
    8298:	ldcls	0, cr1, [sp, #-4]
    829c:	andls	r9, r4, r3, lsl #4
    82a0:	strtmi	r6, [sl], -r9, lsl #16
    82a4:	andls	r9, r0, r2, lsl #8
    82a8:	strtmi	r9, [r9], -r5, lsl #2
    82ac:	vmax.s8	d25, d0, d1
    82b0:			; <UNDEFINED> instruction: 0xf7fd15ff
    82b4:	strtmi	pc, [pc], -pc, lsl #20
    82b8:			; <UNDEFINED> instruction: 0x4604951e
    82bc:	vmin.s8	d30, d24, d15
    82c0:			; <UNDEFINED> instruction: 0xf8dd531f
    82c4:			; <UNDEFINED> instruction: 0x461ab098
    82c8:	rscne	pc, fp, #1342177292	; 0x5000000c
    82cc:	bge	ff6acb70 <opt_e@@Base+0xff5fb518>
    82d0:			; <UNDEFINED> instruction: 0xf04f9226
    82d4:			; <UNDEFINED> instruction: 0xf8df0900
    82d8:			; <UNDEFINED> instruction: 0xf8cd2564
    82dc:	ldrbtmi	fp, [sl], #-180	; 0xffffff4c
    82e0:			; <UNDEFINED> instruction: 0xf8df922b
    82e4:			; <UNDEFINED> instruction: 0xf8da255c
    82e8:			; <UNDEFINED> instruction: 0xf8dd3000
    82ec:	ldrbtmi	fp, [sl], #-196	; 0xffffff3c
    82f0:			; <UNDEFINED> instruction: 0xf8df922c
    82f4:	ldrbtmi	r2, [sl], #-1360	; 0xfffffab0
    82f8:	blcs	26cba4 <opt_e@@Base+0x1bb54c>
    82fc:	tsthi	lr, #0, 4	; <UNPREDICTABLE>
    8300:	svceq	0x0008f019
    8304:	cdpeq	0, 0, cr15, cr1, cr9, {0}
    8308:	strthi	pc, [r0], #-64	; 0xffffffc0
    830c:	svceq	0x0002f019
    8310:	ldrbthi	pc, [pc], #-0	; 8318 <__snprintf_chk@plt+0x67c4>	; <UNPREDICTABLE>
    8314:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    8318:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    831c:			; <UNDEFINED> instruction: 0x9321681b
    8320:	svceq	0x0004f019
    8324:	strhi	pc, [lr], #-0
    8328:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    832c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8330:			; <UNDEFINED> instruction: 0x9323681b
    8334:			; <UNDEFINED> instruction: 0xf04f9b2b
    8338:	svcls	0x00220800
    833c:	cfstr32vc	mvfx15, [r4], #-12
    8340:	strvc	pc, [lr, #-1283]!	; 0xfffffafd
    8344:	ldm	ip!, {r1, r2, r3, r5, sl, fp, ip, pc}
    8348:			; <UNDEFINED> instruction: 0xf8df000f
    834c:			; <UNDEFINED> instruction: 0xf8cd64fc
    8350:			; <UNDEFINED> instruction: 0xf8cd8080
    8354:	ldrbtmi	r8, [lr], #-120	; 0xffffff88
    8358:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    835c:	stmib	sp, {r0, r1, r2, r3}^
    8360:			; <UNDEFINED> instruction: 0xf8cd6824
    8364:	smlsdxgt	pc, ip, r0, r8	; <UNPREDICTABLE>
    8368:	muleq	r3, ip, r8
    836c:	andeq	lr, r3, r7, lsl #17
    8370:	strgt	ip, [pc], #-3343	; 8378 <__snprintf_chk@plt+0x6824>
    8374:			; <UNDEFINED> instruction: 0xf8cdcd0f
    8378:			; <UNDEFINED> instruction: 0xf8cd8074
    837c:	strgt	r8, [pc], #-160	; 8384 <__snprintf_chk@plt+0x6830>
    8380:	muleq	r3, r5, r8
    8384:	ldrbtmi	r4, [r0], r5, asr #12
    8388:	andeq	lr, r3, r4, lsl #17
    838c:			; <UNDEFINED> instruction: 0xf7f9e021
    8390:			; <UNDEFINED> instruction: 0x4601eab6
    8394:			; <UNDEFINED> instruction: 0xf7f94620
    8398:	bllt	1442d88 <opt_e@@Base+0x1391730>
    839c:	strbmi	r4, [sl], -fp, lsr #12
    83a0:	andcs	r9, r1, r9, lsr #18
    83a4:	bl	7c6390 <opt_e@@Base+0x714d38>
    83a8:	strtcc	pc, [r0], #2271	; 0x8df
    83ac:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    83b0:	blcs	22484 <ntfs_context@@Base+0x2280>
    83b4:	msrhi	SPSR_sc, #64	; 0x40
    83b8:	ldrdcc	pc, [r0], -sl
    83bc:			; <UNDEFINED> instruction: 0xf8ca3301
    83c0:	strcc	r3, [r1, #-0]
    83c4:	svcpl	0x0080f5b5
    83c8:			; <UNDEFINED> instruction: 0xf8dad058
    83cc:	blcs	2543d4 <opt_e@@Base+0x1a2d7c>
    83d0:	blls	8fe528 <opt_e@@Base+0x84ced0>
    83d4:	bls	859ce0 <opt_e@@Base+0x7a8688>
    83d8:			; <UNDEFINED> instruction: 0xf7f94628
    83dc:			; <UNDEFINED> instruction: 0x4604eb3a
    83e0:	bicsle	r2, r4, r0, lsl #16
    83e4:	strbmi	r4, [sl], -fp, lsr #12
    83e8:	andcs	r9, r1, ip, lsr #18
    83ec:	b	ffec63d8 <opt_e@@Base+0xffe14d80>
    83f0:	stmdbvs	r3!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    83f4:	bls	759c7c <opt_e@@Base+0x6a8624>
    83f8:	ldmhi	fp, {r0, r1, r5, sl, lr}
    83fc:	andsls	r4, sp, #436207616	; 0x1a000000
    8400:	b	1f463ec <opt_e@@Base+0x1e94d94>
    8404:	stcle	8, cr2, [lr, #-0]
    8408:	svcne	0x00233801
    840c:	andeq	pc, r3, r0, lsr #32
    8410:	strtmi	r2, [r0], #-512	; 0xfffffe00
    8414:	svcne	0x0004f853
    8418:	bl	58e80 <ntfs_context@@Base+0x38c7c>
    841c:	mvnsle	r7, r2, ror r2
    8420:	ldrmi	r9, [r3], #-2847	; 0xfffff4e1
    8424:			; <UNDEFINED> instruction: 0x4641931f
    8428:			; <UNDEFINED> instruction: 0xf7fd4620
    842c:	blls	7c6800 <opt_e@@Base+0x7151a8>
    8430:	tstls	lr, #67108864	; 0x4000000
    8434:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8438:	orrshi	pc, lr, #0
    843c:	adcmi	r6, lr, #393216	; 0x60000
    8440:	mvnhi	pc, #0
    8444:	stmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8448:	strtmi	r9, [fp], -r0, lsl #12
    844c:	stmdbls	r4!, {r1, r3, r6, r9, sl, lr}
    8450:			; <UNDEFINED> instruction: 0xf7f92001
    8454:	blmi	fff82f7c <opt_e@@Base+0xffed1924>
    8458:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    845c:	blcs	22530 <ntfs_context@@Base+0x232c>
    8460:	orrshi	pc, fp, r0, asr #32
    8464:	ldrdcc	pc, [r0], -sl
    8468:	strcc	r4, [r1, #-1568]	; 0xfffff9e0
    846c:			; <UNDEFINED> instruction: 0xf8ca3301
    8470:			; <UNDEFINED> instruction: 0xf7f93000
    8474:			; <UNDEFINED> instruction: 0xf5b5e96e
    8478:			; <UNDEFINED> instruction: 0xd1a65f80
    847c:	strbcs	r9, [r4, #-3613]!	; 0xfffff1e3
    8480:	ldclmi	15, cr9, [r3], #120	; 0x78
    8484:			; <UNDEFINED> instruction: 0xf006fb05
    8488:			; <UNDEFINED> instruction: 0xf0024639
    848c:	blls	a07f68 <opt_e@@Base+0x956910>
    8490:			; <UNDEFINED> instruction: 0xf8dd447c
    8494:	blx	fe8e871e <opt_e@@Base+0xfe8370c6>
    8498:	strmi	r1, [r2], -r0, lsl #6
    849c:			; <UNDEFINED> instruction: 0x46304639
    84a0:	blx	14aa16 <opt_e@@Base+0x993be>
    84a4:	movwls	r2, #4883	; 0x1313
    84a8:	cdp2	0, 10, cr15, cr6, cr2, {0}
    84ac:	ldrtmi	r4, [r3], -r1, lsr #12
    84b0:	andls	r4, r0, sl, lsr r6
    84b4:			; <UNDEFINED> instruction: 0xf7f92001
    84b8:	blls	8c2f18 <opt_e@@Base+0x8118c0>
    84bc:	eormi	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    84c0:			; <UNDEFINED> instruction: 0xd00b42b4
    84c4:	strtmi	r4, [r3], -r3, ror #19
    84c8:	andcs	r4, r1, r2, lsr r6
    84cc:			; <UNDEFINED> instruction: 0xf7f94479
    84d0:			; <UNDEFINED> instruction: 0xf8daea8a
    84d4:	movwcc	r3, #4096	; 0x1000
    84d8:	andcc	pc, r0, sl, asr #17
    84dc:	bls	7ef17c <opt_e@@Base+0x73db24>
    84e0:	svcpl	0x0004f853
    84e4:			; <UNDEFINED> instruction: 0x93264295
    84e8:	ldmibmi	fp, {r1, r3, ip, lr, pc}^
    84ec:	andcs	r4, r1, fp, lsr #12
    84f0:			; <UNDEFINED> instruction: 0xf7f94479
    84f4:			; <UNDEFINED> instruction: 0xf8daea78
    84f8:	movwcc	r3, #4096	; 0x1000
    84fc:	andcc	pc, r0, sl, asr #17
    8500:	strbcs	r9, [r4, -r0, lsr #28]!
    8504:	blx	1d9e12 <opt_e@@Base+0x1287ba>
    8508:			; <UNDEFINED> instruction: 0xf002f006
    850c:	blls	a07ee8 <opt_e@@Base+0x956890>
    8510:	blx	fe8edd9a <opt_e@@Base+0xfe83c742>
    8514:	strmi	r1, [r2], -r0, lsl #6
    8518:	ldrtmi	r4, [r0], -r1, asr #12
    851c:	ldrbtmi	r4, [lr], #-3791	; 0xfffff131
    8520:	blx	1caa96 <opt_e@@Base+0x11943e>
    8524:	movwls	r2, #4883	; 0x1313
    8528:	cdp2	0, 6, cr15, cr6, cr2, {0}
    852c:	mcrls	6, 1, r4, cr0, cr1, {1}
    8530:	ldrtmi	r4, [r3], -r2, asr #12
    8534:	andcs	r9, r1, r0
    8538:	b	1546524 <opt_e@@Base+0x1494ecc>
    853c:			; <UNDEFINED> instruction: 0x463242b4
    8540:	stmibmi	r7, {r1, r3, ip, lr, pc}^
    8544:	andcs	r4, r1, r3, lsr #12
    8548:			; <UNDEFINED> instruction: 0xf7f94479
    854c:			; <UNDEFINED> instruction: 0xf8daea4c
    8550:	movwcc	r3, #4096	; 0x1000
    8554:	andcc	pc, r0, sl, asr #17
    8558:	addsmi	r9, sp, #37888	; 0x9400
    855c:			; <UNDEFINED> instruction: 0xf8dabf08
    8560:	andle	r3, fp, r0
    8564:			; <UNDEFINED> instruction: 0x462b49bf
    8568:	andcs	r9, r1, r5, lsr #20
    856c:			; <UNDEFINED> instruction: 0xf7f94479
    8570:			; <UNDEFINED> instruction: 0xf8daea3a
    8574:	movwcc	r3, #4096	; 0x1000
    8578:	andcc	pc, r0, sl, asr #17
    857c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8580:	svceq	0x000af1b9
    8584:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {3}
    8588:	tstmi	r3, #-805306368	; 0xd0000000	; <UNPREDICTABLE>
    858c:	vcgt.s8	d9, d13, d21
    8590:	teqls	r5, #-1409286144	; 0xac000000
    8594:			; <UNDEFINED> instruction: 0xf8dd4bb4
    8598:	ldrbtmi	fp, [fp], #-180	; 0xffffff4c
    859c:	blmi	feced270 <opt_e@@Base+0xfec3bc18>
    85a0:	teqls	r4, #2063597568	; 0x7b000000
    85a4:			; <UNDEFINED> instruction: 0x46d3465b
    85a8:			; <UNDEFINED> instruction: 0xf8db469a
    85ac:	blcs	2545b4 <opt_e@@Base+0x1a2f5c>
    85b0:	bichi	pc, r3, r0, lsl #4
    85b4:			; <UNDEFINED> instruction: 0xf8139b25
    85b8:			; <UNDEFINED> instruction: 0xf0199f01
    85bc:			; <UNDEFINED> instruction: 0x93250f08
    85c0:	movweq	pc, #4105	; 0x1009	; <UNPREDICTABLE>
    85c4:			; <UNDEFINED> instruction: 0xf040931d
    85c8:			; <UNDEFINED> instruction: 0xf0198282
    85cc:			; <UNDEFINED> instruction: 0xf0000f02
    85d0:	blmi	fe3290dc <opt_e@@Base+0xfe277a84>
    85d4:	ldmpl	r3, {r0, r4, r5, r9, fp, ip, pc}^
    85d8:			; <UNDEFINED> instruction: 0x932c681b
    85dc:	svceq	0x0004f019
    85e0:	rsbshi	pc, r2, #0
    85e4:	bls	c5b408 <opt_e@@Base+0xba9db0>
    85e8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    85ec:	stcmi	3, cr9, [r0], #180	; 0xb4
    85f0:	stmdals	r2!, {r3, r5, r7, r9, sp}
    85f4:			; <UNDEFINED> instruction: 0xf504447c
    85f8:			; <UNDEFINED> instruction: 0xf7f97138
    85fc:			; <UNDEFINED> instruction: 0xf504e8bc
    8600:	adccs	r7, r8, #-2147483624	; 0x80000018
    8604:			; <UNDEFINED> instruction: 0xf7f9982e
    8608:	movwcs	lr, #2230	; 0x8b6
    860c:	andcc	pc, r0, sl, asr #17
    8610:	andcc	pc, r8, sl, asr #17
    8614:	nopeq	{25}
    8618:			; <UNDEFINED> instruction: 0xf0009326
    861c:	movwcs	r8, #16987	; 0x425b
    8620:			; <UNDEFINED> instruction: 0xf8ca2235
    8624:			; <UNDEFINED> instruction: 0xf8ca3004
    8628:			; <UNDEFINED> instruction: 0xf8aa300c
    862c:	movwcs	r3, #8224	; 0x2020
    8630:	andscs	pc, r0, sl, lsr #17
    8634:			; <UNDEFINED> instruction: 0xf8ca2201
    8638:			; <UNDEFINED> instruction: 0xf04f3014
    863c:			; <UNDEFINED> instruction: 0xf8aa33ff
    8640:	andscs	r2, r0, #24
    8644:	andscc	pc, ip, sl, asr #17
    8648:	eorcc	pc, r4, sl, asr #17
    864c:	eorcc	pc, ip, sl, asr #17
    8650:	eorscc	pc, r4, sl, asr #17
    8654:			; <UNDEFINED> instruction: 0xf8aa2320
    8658:	andcs	r2, r3, #40	; 0x28
    865c:	eorscc	pc, r0, sl, lsr #17
    8660:			; <UNDEFINED> instruction: 0xf8cd9224
    8664:			; <UNDEFINED> instruction: 0x46d190bc
    8668:	stmib	sp, {r9, sl, sp}^
    866c:	stmib	sp, {r1, r2, r3, r4, r9, sl, sp, lr}^
    8670:	blls	7a1ef8 <opt_e@@Base+0x6f08a0>
    8674:	beq	847b8 <ntfs_context@@Base+0x645b4>
    8678:			; <UNDEFINED> instruction: 0x932700db
    867c:	ldrbmi	r4, [r1], fp, asr #12
    8680:			; <UNDEFINED> instruction: 0x469b46da
    8684:			; <UNDEFINED> instruction: 0xf8abe055
    8688:			; <UNDEFINED> instruction: 0xf8ab1022
    868c:			; <UNDEFINED> instruction: 0xf8ab202a
    8690:	blls	b54760 <opt_e@@Base+0xaa3108>
    8694:	ldmdals	r2!, {r0, r3, r4, r6, r9, sl, lr}
    8698:	movwls	r9, #2589	; 0xa1d
    869c:	blls	b146b4 <opt_e@@Base+0xa6305c>
    86a0:	stmia	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86a4:	stmdacs	r0, {r2, r9, sl, lr}
    86a8:	orrhi	pc, sp, r0
    86ac:	stmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86b0:	strtmi	r4, [r0], -r1, lsl #12
    86b4:	stmia	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86b8:			; <UNDEFINED> instruction: 0xf0402800
    86bc:	stmdami	sp!, {r0, r1, r4, r6, r8, pc}^
    86c0:			; <UNDEFINED> instruction: 0xf7f94478
    86c4:	stmdami	ip!, {r1, r4, r5, r6, r7, fp, sp, lr, pc}^
    86c8:			; <UNDEFINED> instruction: 0xf7f94478
    86cc:	ldrbmi	lr, [r8], -lr, ror #17
    86d0:			; <UNDEFINED> instruction: 0xff6af7fb
    86d4:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    86d8:	stmia	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86dc:	ldmdbls	sp, {r2, r9, sp}
    86e0:			; <UNDEFINED> instruction: 0xf7fc4620
    86e4:	stmdami	r6!, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
    86e8:			; <UNDEFINED> instruction: 0xf7f94478
    86ec:			; <UNDEFINED> instruction: 0xf8dae8de
    86f0:	movwcc	r3, #4096	; 0x1000
    86f4:	andcc	pc, r0, sl, asr #17
    86f8:			; <UNDEFINED> instruction: 0xf7f94620
    86fc:	blls	9427ac <opt_e@@Base+0x891154>
    8700:	addsmi	r3, lr, #1048576	; 0x100000
    8704:	blls	93fbc0 <opt_e@@Base+0x88e568>
    8708:	adcmi	r3, fp, #4194304	; 0x400000
    870c:			; <UNDEFINED> instruction: 0xf109da26
    8710:			; <UNDEFINED> instruction: 0xf1b90901
    8714:	tstle	r6, r8, lsl #30
    8718:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    871c:	svceq	0x0007f1b8
    8720:			; <UNDEFINED> instruction: 0xf8ddd10f
    8724:			; <UNDEFINED> instruction: 0xf109908c
    8728:			; <UNDEFINED> instruction: 0xf1b90901
    872c:			; <UNDEFINED> instruction: 0xf0000f07
    8730:	blls	9e89ec <opt_e@@Base+0x937394>
    8734:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8738:	addls	pc, ip, sp, asr #17
    873c:	orrne	lr, r9, #274432	; 0x43000
    8740:			; <UNDEFINED> instruction: 0xf04f9328
    8744:	blls	a0ab4c <opt_e@@Base+0x9594f4>
    8748:	b	10d1b5c <opt_e@@Base+0x1020504>
    874c:			; <UNDEFINED> instruction: 0x93290309
    8750:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    8754:	blmi	132d404 <opt_e@@Base+0x127bdac>
    8758:			; <UNDEFINED> instruction: 0x932b447b
    875c:	sbcsle	r2, r2, r4, lsl #26
    8760:	cfmadd32cs	mvax0, mvfx2, mvfx4, mvfx3
    8764:	blls	a7ca98 <opt_e@@Base+0x9cb440>
    8768:			; <UNDEFINED> instruction: 0xf188fa1f
    876c:			; <UNDEFINED> instruction: 0xf8bd9826
    8770:			; <UNDEFINED> instruction: 0xf8cb2078
    8774:	blls	8d477c <opt_e@@Base+0x823124>
    8778:	andscc	pc, sl, fp, lsr #17
    877c:	vshll.u8	<illegal reg q7.5>, d15, #1
    8780:	orrle	r2, r0, r0, lsl #16
    8784:	eorpl	pc, r2, fp, lsr #17
    8788:	eorne	pc, sl, fp, lsr #17
    878c:	eorsvs	pc, r2, fp, lsr #17
    8790:	eorscs	pc, sl, fp, lsr #17
    8794:	subcc	pc, r2, fp, lsr #17
    8798:			; <UNDEFINED> instruction: 0x4620e77b
    879c:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87a0:	strmi	r2, [r1], -r8, lsl #4
    87a4:			; <UNDEFINED> instruction: 0xf7fb4620
    87a8:	ldmdavs	r3!, {r0, r1, r4, r9, fp, ip, sp, lr, pc}
    87ac:			; <UNDEFINED> instruction: 0xf77f2b01
    87b0:			; <UNDEFINED> instruction: 0x4620ae59
    87b4:			; <UNDEFINED> instruction: 0xf7fb2104
    87b8:			; <UNDEFINED> instruction: 0x4620fdb1
    87bc:			; <UNDEFINED> instruction: 0xf7fb2104
    87c0:	strtmi	pc, [r0], -r5, asr #26
    87c4:			; <UNDEFINED> instruction: 0xf7fb2104
    87c8:			; <UNDEFINED> instruction: 0x4641fd75
    87cc:	andcs	r4, r4, #32, 12	; 0x2000000
    87d0:	ldc2	7, cr15, [r6], {252}	; 0xfc
    87d4:	strbmi	r2, [r1], -r4, lsl #4
    87d8:			; <UNDEFINED> instruction: 0xf7fc4620
    87dc:			; <UNDEFINED> instruction: 0xe641fc5b
    87e0:	andeq	r3, r0, sl, asr #17
    87e4:	andeq	r8, r1, sl, asr #3
    87e8:			; <UNDEFINED> instruction: 0x000001b4
    87ec:	andeq	r0, r0, r4, asr #3
    87f0:	ldrdeq	r5, [r0], -lr
    87f4:	strdeq	r0, [r0], -r4
    87f8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    87fc:			; <UNDEFINED> instruction: 0x000056ba
    8800:	muleq	r0, r4, r6
    8804:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8808:	andeq	r5, r0, r4, lsr r9
    880c:	andeq	r3, r0, r4, asr r6
    8810:	andeq	r3, r0, lr, asr #12
    8814:	andeq	r5, r0, r6, ror r8
    8818:	andeq	r5, r0, r4, asr #10
    881c:	andeq	r5, r0, r6, lsl r5
    8820:	strdeq	r5, [r0], -r2
    8824:	andeq	r5, r0, r0, asr #9
    8828:	andeq	r3, r0, lr, lsl r5
    882c:	andeq	r5, r0, lr, asr r4
    8830:	andeq	r3, r0, r6, ror #8
    8834:	ldrdeq	r3, [r0], -lr
    8838:	andeq	r0, r0, r8, lsl #4
    883c:	andeq	r3, r0, sl, ror #3
    8840:	andeq	r5, r0, sl, lsl #10
    8844:	andeq	r5, r0, r2, lsl #10
    8848:	strdeq	r5, [r0], -r6
    884c:			; <UNDEFINED> instruction: 0x000001bc
    8850:	strdeq	r5, [r0], -ip
    8854:	andeq	r5, r0, r0, lsl #2
    8858:	andeq	r5, r0, r8, lsl #2
    885c:	andeq	r5, r0, r2, lsl r1
    8860:	andeq	r5, r0, r4, lsl #1
    8864:	andeq	r5, r0, ip, lsl #1
    8868:	ldrdeq	r5, [r0], -lr
    886c:	andeq	r5, r0, ip, lsl r1
    8870:	ldrdeq	r2, [r0], -r4
    8874:	strheq	r5, [r0], -r8
    8878:	ldrdeq	r4, [r0], -r0
    887c:	andeq	r4, r0, r6, ror #31
    8880:	strheq	r5, [r0], -r0
    8884:	andeq	r4, r0, r6, asr #30
    8888:	andeq	r5, r0, r0, asr r0
    888c:			; <UNDEFINED> instruction: 0x46d99b1e
    8890:	movwcc	r4, #5843	; 0x16d3
    8894:	blcs	22d514 <opt_e@@Base+0x17bebc>
    8898:	mcrge	4, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    889c:			; <UNDEFINED> instruction: 0x7620e9dd
    88a0:			; <UNDEFINED> instruction: 0xf8dd2564
    88a4:	uxtab16mi	r8, sl, ip
    88a8:	strmi	pc, [r0, #-2271]!	; 0xfffff721
    88ac:			; <UNDEFINED> instruction: 0xf007fb05
    88b0:			; <UNDEFINED> instruction: 0xf0024641
    88b4:			; <UNDEFINED> instruction: 0xf248fca1
    88b8:	vorr.i32	d21, #24320	; 0x00005f00
    88bc:	strbmi	r1, [r1], -fp, ror #7
    88c0:			; <UNDEFINED> instruction: 0xf8dd447c
    88c4:			; <UNDEFINED> instruction: 0x460290bc
    88c8:	movweq	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    88cc:	ldmdbeq	fp, {r3, r4, r5, r9, sl, lr}^
    88d0:	ldrcs	pc, [r3, #-2821]	; 0xfffff4fb
    88d4:			; <UNDEFINED> instruction: 0xf0029501
    88d8:	strbmi	pc, [r2], -pc, lsl #25	; <UNPREDICTABLE>
    88dc:			; <UNDEFINED> instruction: 0x4621463b
    88e0:	andcs	r9, r1, r0
    88e4:	ldmda	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    88e8:			; <UNDEFINED> instruction: 0xf8539b22
    88ec:	adcsmi	r2, sl, #41	; 0x29
    88f0:			; <UNDEFINED> instruction: 0xf8dfd00a
    88f4:	ldrdcs	r1, [r1], -ip
    88f8:			; <UNDEFINED> instruction: 0xf7f94479
    88fc:			; <UNDEFINED> instruction: 0xf8dbe874
    8900:	movwcc	r3, #4096	; 0x1000
    8904:	andcc	pc, r0, fp, asr #17
    8908:	orrvs	pc, r6, #54525952	; 0x3400000
    890c:	orreq	lr, r9, #3072	; 0xc00
    8910:	stclcc	8, cr15, [r4], {83}	; 0x53
    8914:			; <UNDEFINED> instruction: 0xd00b42b3
    8918:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    891c:	andcs	r4, r1, r2, lsr r6
    8920:			; <UNDEFINED> instruction: 0xf7f94479
    8924:			; <UNDEFINED> instruction: 0xf8dbe860
    8928:	movwcc	r3, #4096	; 0x1000
    892c:	andcc	pc, r0, fp, asr #17
    8930:	bls	d6f5cc <opt_e@@Base+0xcbdf74>
    8934:			; <UNDEFINED> instruction: 0xf47f4293
    8938:			; <UNDEFINED> instruction: 0x46daae38
    893c:	andcc	r9, r4, r2, lsr r8
    8940:	svc	0x0012f7f8
    8944:	ldrdcc	pc, [r0], -sl
    8948:	vqdmulh.s<illegal width 8>	d2, d0, d9
    894c:	blls	de8f78 <opt_e@@Base+0xd37920>
    8950:	strtcs	pc, [ip], #-2269	; 0xfffff723
    8954:	addsmi	r6, sl, #1769472	; 0x1b0000
    8958:	mvnshi	pc, r0, asr #32
    895c:	lfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    8960:	svchi	0x00f0e8bd
    8964:	strtmi	r6, [r0], -r3, lsr #18
    8968:	strtmi	r9, [r3], #-2592	; 0xfffff5e0
    896c:	ldrmi	r8, [sl], #-2203	; 0xfffff765
    8970:			; <UNDEFINED> instruction: 0xf7f89220
    8974:	stmdacs	r0, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8978:	stmdacc	r1, {r1, r2, r3, r8, sl, fp, ip, lr, pc}
    897c:			; <UNDEFINED> instruction: 0xf0201f22
    8980:	movwcs	r0, #3
    8984:			; <UNDEFINED> instruction: 0xf8524420
    8988:	addsmi	r1, r0, #4, 30
    898c:	cmnvc	r3, #1024	; 0x400
    8990:	bls	87d17c <opt_e@@Base+0x7cbb24>
    8994:	eorls	r4, r1, #436207616	; 0x1a000000
    8998:			; <UNDEFINED> instruction: 0x4620991d
    899c:	mrc2	7, 1, pc, cr10, cr12, {7}
    89a0:	movwcc	r9, #6943	; 0x1b1f
    89a4:			; <UNDEFINED> instruction: 0x4607931f
    89a8:	rsble	r2, r0, r0, lsl #16
    89ac:	mcr	7, 4, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    89b0:	subsle	r2, r2, r0, lsl #16
    89b4:			; <UNDEFINED> instruction: 0x46584639
    89b8:			; <UNDEFINED> instruction: 0xff92f7fa
    89bc:	ldrtmi	fp, [r8], -r0, ror #3
    89c0:	mcr	7, 6, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    89c4:	ldmdals	r3!, {r3, r4, r7, r9, sl, sp, lr, pc}
    89c8:	svc	0x006ef7f8
    89cc:			; <UNDEFINED> instruction: 0xf7f8982a
    89d0:	ldrbmi	lr, [r8], -ip, ror #30
    89d4:	stc2l	7, cr15, [r8, #1004]!	; 0x3ec
    89d8:			; <UNDEFINED> instruction: 0xf7f89834
    89dc:	stmdals	fp!, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    89e0:	svc	0x0062f7f8
    89e4:	ldrbtmi	r4, [r8], #-2300	; 0xfffff704
    89e8:	svc	0x005ef7f8
    89ec:	ldrdcc	pc, [r0], -sl
    89f0:			; <UNDEFINED> instruction: 0xf8ca3301
    89f4:	str	r3, [r2], r0
    89f8:	ldrbtmi	r4, [r8], #-2296	; 0xfffff708
    89fc:	svc	0x0054f7f8
    8a00:	ldrbtmi	r4, [r8], #-2295	; 0xfffff709
    8a04:	svc	0x0050f7f8
    8a08:			; <UNDEFINED> instruction: 0xf7fb4658
    8a0c:	ldmmi	r5!, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    8a10:			; <UNDEFINED> instruction: 0xf7f84478
    8a14:	tstcs	r4, sl, asr #30
    8a18:			; <UNDEFINED> instruction: 0xf7fb4620
    8a1c:	ldmmi	r2!, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}^
    8a20:			; <UNDEFINED> instruction: 0xf7f84478
    8a24:	tstcs	r4, r2, asr #30
    8a28:			; <UNDEFINED> instruction: 0xf7fb4620
    8a2c:	stmiami	pc!, {r0, r1, r6, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8a30:			; <UNDEFINED> instruction: 0xf7f84478
    8a34:	andcs	lr, r4, #58, 30	; 0xe8
    8a38:			; <UNDEFINED> instruction: 0x4620991d
    8a3c:	blx	ff846a34 <opt_e@@Base+0xff7953dc>
    8a40:	ldrbtmi	r4, [r8], #-2283	; 0xfffff715
    8a44:	svc	0x0030f7f8
    8a48:			; <UNDEFINED> instruction: 0xf7fb4638
    8a4c:			; <UNDEFINED> instruction: 0xf8dafdad
    8a50:	movwcc	r3, #4096	; 0x1000
    8a54:	andcc	pc, r0, sl, asr #17
    8a58:	stmiami	r6!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    8a5c:			; <UNDEFINED> instruction: 0xf7f84478
    8a60:			; <UNDEFINED> instruction: 0xf8daef24
    8a64:	movwcc	r3, #4096	; 0x1000
    8a68:	andcc	pc, r0, sl, asr #17
    8a6c:	stmiami	r2!, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
    8a70:			; <UNDEFINED> instruction: 0xf7f84478
    8a74:			; <UNDEFINED> instruction: 0xf8daef1a
    8a78:	movwcc	r3, #4096	; 0x1000
    8a7c:	andcc	pc, r0, sl, asr #17
    8a80:			; <UNDEFINED> instruction: 0x4620e63a
    8a84:	svc	0x003af7f8
    8a88:	strmi	r2, [r1], -r8, lsl #4
    8a8c:			; <UNDEFINED> instruction: 0xf7fb4620
    8a90:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    8a94:			; <UNDEFINED> instruction: 0xf77f2b01
    8a98:	strtmi	sl, [r0], -pc, lsl #25
    8a9c:			; <UNDEFINED> instruction: 0xf7fb2104
    8aa0:			; <UNDEFINED> instruction: 0x4620fc3d
    8aa4:			; <UNDEFINED> instruction: 0xf7fb2104
    8aa8:			; <UNDEFINED> instruction: 0x4620fbd1
    8aac:			; <UNDEFINED> instruction: 0xf7fb2104
    8ab0:	strbmi	pc, [r1], -r1, lsl #24	; <UNPREDICTABLE>
    8ab4:	andcs	r4, r4, #32, 12	; 0x2000000
    8ab8:	blx	fe8c6ab0 <opt_e@@Base+0xfe815458>
    8abc:	andcs	r4, r4, #32, 12	; 0x2000000
    8ac0:			; <UNDEFINED> instruction: 0xf7fc4641
    8ac4:	ldrbt	pc, [r7], #-2791	; 0xfffff519	; <UNPREDICTABLE>
    8ac8:			; <UNDEFINED> instruction: 0x932d9b30
    8acc:	blls	c42110 <opt_e@@Base+0xb90ab8>
    8ad0:	str	r9, [r3, #812]	; 0x32c
    8ad4:	svceq	0x0010f019
    8ad8:	movweq	pc, #24655	; 0x604f	; <UNPREDICTABLE>
    8adc:	andeq	pc, r1, #79	; 0x4f
    8ae0:	andcc	pc, r4, sl, asr #17
    8ae4:	andcc	pc, ip, sl, asr #17
    8ae8:	teqeq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8aec:	andscs	pc, r8, sl, lsr #17
    8af0:	andscc	pc, r0, sl, lsr #17
    8af4:	movweq	pc, #8271	; 0x204f	; <UNPREDICTABLE>
    8af8:	andscc	pc, r4, sl, asr #17
    8afc:	eorcc	pc, r0, sl, lsr #17
    8b00:	mvnscc	pc, #79	; 0x4f
    8b04:	andscc	pc, ip, sl, asr #17
    8b08:	stmdals	r6!, {r0, r1, r2, r5, ip, lr, pc}
    8b0c:			; <UNDEFINED> instruction: 0xf8ca2104
    8b10:	andcs	r3, r8, #44	; 0x2c
    8b14:	eorne	pc, r8, sl, lsr #17
    8b18:			; <UNDEFINED> instruction: 0xf8ca4603
    8b1c:			; <UNDEFINED> instruction: 0xf8aa0024
    8b20:	andcs	r2, r6, #48	; 0x30
    8b24:	eorscc	pc, r4, sl, asr #17
    8b28:	tstcs	r0, #36, 4	; 0x40000002
    8b2c:	eorscc	pc, r8, sl, lsr #17
    8b30:	mvnscc	pc, #79	; 0x4f
    8b34:	eorscc	pc, ip, sl, asr #17
    8b38:	subcc	pc, r4, sl, asr #17
    8b3c:			; <UNDEFINED> instruction: 0xf8aa2320
    8b40:	str	r3, [lr, #64]	; 0x40
    8b44:			; <UNDEFINED> instruction: 0x93239b30
    8b48:	bllt	ffd46b4c <opt_e@@Base+0xffc954f4>
    8b4c:			; <UNDEFINED> instruction: 0x93219b30
    8b50:	bllt	ff9c6b54 <opt_e@@Base+0xff9154fc>
    8b54:			; <UNDEFINED> instruction: 0x932c9b36
    8b58:			; <UNDEFINED> instruction: 0xf8cae540
    8b5c:	vst4.8	{d19-d22}, [pc :128], ip
    8b60:			; <UNDEFINED> instruction: 0xf8ca737a
    8b64:	movwcs	r3, #16420	; 0x4024
    8b68:	eorcc	pc, r8, sl, lsr #17
    8b6c:			; <UNDEFINED> instruction: 0xf8aa2308
    8b70:	vqadd.s8	d19, d0, d16
    8b74:	ldrb	r3, [r4, sl, ror #7]
    8b78:	strbt	r4, [r5], #-1542	; 0xfffff9fa
    8b7c:	strtmi	r4, [r0], -r1, asr #12
    8b80:	stc2l	7, cr15, [r8, #-1008]	; 0xfffffc10
    8b84:	stmdacs	r0, {r7, r9, sl, lr}
    8b88:	bge	1585c8c <opt_e@@Base+0x14d4634>
    8b8c:			; <UNDEFINED> instruction: 0xf7fa2100
    8b90:	tstcs	r1, r1, asr #28	; <UNPREDICTABLE>
    8b94:	strbmi	r9, [r0], -r3, lsr #32
    8b98:	mrc2	7, 1, pc, cr12, cr10, {7}
    8b9c:			; <UNDEFINED> instruction: 0x3010f8b8
    8ba0:	msreq	CPSR_sc, #35	; 0x23
    8ba4:	cmplt	fp, r4, lsr #32
    8ba8:			; <UNDEFINED> instruction: 0xf6409b23
    8bac:	b	1e52d0 <opt_e@@Base+0x133c78>
    8bb0:	beq	16c93bc <opt_e@@Base+0x1617d64>
    8bb4:	teqeq	r8, #3	; <UNPREDICTABLE>
    8bb8:	streq	lr, [r2, -r3, asr #20]
    8bbc:	ldrdcc	pc, [r0], -r8
    8bc0:			; <UNDEFINED> instruction: 0xd10642bb
    8bc4:	ldmdbls	lr, {r0, r1, r5, r9, fp, ip, pc}
    8bc8:	smlabble	r2, sl, r2, r4
    8bcc:	adcmi	r9, sl, #36, 20	; 0x24000
    8bd0:	stmibmi	sl, {r1, r3, r4, ip, lr, pc}
    8bd4:	strls	r4, [r0, -sl, asr #12]
    8bd8:	ldrbtmi	r2, [r9], #-1
    8bdc:	svc	0x0002f7f8
    8be0:	blls	79b204 <opt_e@@Base+0x6e9bac>
    8be4:	bls	8d0bf0 <opt_e@@Base+0x81f598>
    8be8:			; <UNDEFINED> instruction: 0xf7f84479
    8bec:	stmibmi	r5, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    8bf0:	bls	91a4a4 <opt_e@@Base+0x868e4c>
    8bf4:	andcs	r4, r1, r9, ror r4
    8bf8:	mrc	7, 7, APSR_nzcv, cr4, cr8, {7}
    8bfc:			; <UNDEFINED> instruction: 0xf7fe4620
    8c00:			; <UNDEFINED> instruction: 0x4640ffd7
    8c04:	ldc2l	7, cr15, [r0], {251}	; 0xfb
    8c08:			; <UNDEFINED> instruction: 0xf7f84640
    8c0c:			; <UNDEFINED> instruction: 0xf7ffeda2
    8c10:	blls	db7460 <opt_e@@Base+0xd05e08>
    8c14:			; <UNDEFINED> instruction: 0xf7ff9321
    8c18:	blls	8f7a2c <opt_e@@Base+0x8463d4>
    8c1c:	ldmdals	r2!, {r0, r9, sl, lr}
    8c20:	movwls	r4, #1602	; 0x642
    8c24:	blls	854c3c <opt_e@@Base+0x7a35e4>
    8c28:	mcr	7, 1, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    8c2c:	cmplt	r0, r6, lsl #12
    8c30:			; <UNDEFINED> instruction: 0xf7f84620
    8c34:	strtmi	lr, [r1], -r4, ror #28
    8c38:	ldrtmi	r4, [r0], -r2, lsl #12
    8c3c:	ldc	7, cr15, [r8, #992]!	; 0x3e0
    8c40:			; <UNDEFINED> instruction: 0x4620b198
    8c44:	stc	7, cr15, [r4, #992]	; 0x3e0
    8c48:			; <UNDEFINED> instruction: 0xf7f84638
    8c4c:	stmdbmi	lr!, {r1, r7, r8, sl, fp, sp, lr, pc}^
    8c50:	strbmi	r4, [sl], -fp, lsr #12
    8c54:	andcs	r4, r1, r9, ror r4
    8c58:	mcr	7, 6, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    8c5c:	bllt	feb46c60 <opt_e@@Base+0xfea95608>
    8c60:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    8c64:	mcr	7, 1, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    8c68:	eorls	lr, sl, r1, ror r6
    8c6c:	stmdbvs	r3!, {r5, r9, sl, lr}
    8c70:	strtmi	r9, [r3], #-2592	; 0xfffff5e0
    8c74:	ldrmi	r8, [sl], #-2203	; 0xfffff765
    8c78:			; <UNDEFINED> instruction: 0xf7f89220
    8c7c:	stmdbls	sl!, {r6, r9, sl, fp, sp, lr, pc}
    8c80:	ldclle	8, cr2, [sp, #-0]
    8c84:	svcne	0x00223801
    8c88:	andeq	pc, r3, r0, lsr #32
    8c8c:	strtmi	r4, [r0], #-1547	; 0xfffff9f5
    8c90:	svcne	0x0004f852
    8c94:	bl	596a4 <ntfs_context@@Base+0x394a0>
    8c98:	mvnsle	r7, r3, ror r3
    8c9c:	strbmi	r9, [r1], -r5, lsr #20
    8ca0:	ldrmi	r4, [sl], #-1584	; 0xfffff9d0
    8ca4:	eorls	r9, r5, #40, 22	; 0xa000
    8ca8:			; <UNDEFINED> instruction: 0x93283301
    8cac:			; <UNDEFINED> instruction: 0xffc2f7fc
    8cb0:	eorls	r4, sl, r8, lsr #5
    8cb4:			; <UNDEFINED> instruction: 0x4620d039
    8cb8:	stcl	7, cr15, [sl, #-992]	; 0xfffffc20
    8cbc:			; <UNDEFINED> instruction: 0xf7f84638
    8cc0:	blls	ac41e8 <opt_e@@Base+0xa12b90>
    8cc4:			; <UNDEFINED> instruction: 0x464a4952
    8cc8:	movwls	r2, #1
    8ccc:			; <UNDEFINED> instruction: 0x462b4479
    8cd0:	mcr	7, 4, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    8cd4:			; <UNDEFINED> instruction: 0xf85b4b4f
    8cd8:	stmdavs	r3!, {r0, r1, lr}
    8cdc:			; <UNDEFINED> instruction: 0xf43f2b00
    8ce0:	ldrtmi	sl, [r0], -fp, ror #22
    8ce4:	mcr	7, 0, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    8ce8:	strmi	r2, [r1], -r8, lsl #4
    8cec:			; <UNDEFINED> instruction: 0xf7fa4630
    8cf0:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8cf4:			; <UNDEFINED> instruction: 0xf77f2b01
    8cf8:			; <UNDEFINED> instruction: 0x4630ab5f
    8cfc:			; <UNDEFINED> instruction: 0xf7fb2104
    8d00:	ldrtmi	pc, [r0], -sp, lsl #22	; <UNPREDICTABLE>
    8d04:			; <UNDEFINED> instruction: 0xf7fb2104
    8d08:	ldrtmi	pc, [r0], -r1, lsr #21	; <UNPREDICTABLE>
    8d0c:			; <UNDEFINED> instruction: 0xf7fb2104
    8d10:			; <UNDEFINED> instruction: 0x4641fad1
    8d14:	andcs	r4, r4, #48, 12	; 0x3000000
    8d18:			; <UNDEFINED> instruction: 0xf972f7fc
    8d1c:	andcs	r4, r4, #48, 12	; 0x3000000
    8d20:			; <UNDEFINED> instruction: 0xf7fc4641
    8d24:			; <UNDEFINED> instruction: 0xf7fff9b7
    8d28:	ldrtmi	fp, [r0], -r7, asr #22
    8d2c:	ldc	7, cr15, [r0, #-992]	; 0xfffffc20
    8d30:			; <UNDEFINED> instruction: 0xf7f84620
    8d34:	ldrtmi	lr, [r8], -lr, lsl #26
    8d38:	stc	7, cr15, [sl, #-992]	; 0xfffffc20
    8d3c:	bllt	1086d40 <opt_e@@Base+0xfd56e8>
    8d40:	str	r4, [fp, fp, lsl #12]!
    8d44:	ldcl	7, cr15, [r2, #-992]	; 0xfffffc20
    8d48:	mcr	7, 0, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    8d4c:			; <UNDEFINED> instruction: 0x46424932
    8d50:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
    8d54:			; <UNDEFINED> instruction: 0xf7f82001
    8d58:	ldrtmi	lr, [r8], -r6, asr #28
    8d5c:	stc2	7, cr15, [r4], #-1004	; 0xfffffc14
    8d60:			; <UNDEFINED> instruction: 0xf7fe4628
    8d64:			; <UNDEFINED> instruction: 0xf7ffff25
    8d68:	blls	7f6f24 <opt_e@@Base+0x7458cc>
    8d6c:	svcls	0x00272200
    8d70:	andeq	pc, r4, r9, lsl #2
    8d74:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
    8d78:	ldrtmi	r9, [r9], -r0, lsl #6
    8d7c:			; <UNDEFINED> instruction: 0xf7f89b1d
    8d80:	ldrbtmi	lr, [r8], #3450	; 0xd7a
    8d84:			; <UNDEFINED> instruction: 0xf7ff4605
    8d88:	bmi	976e7c <opt_e@@Base+0x8c5824>
    8d8c:	vrhadd.s8	d18, d0, d3
    8d90:	strdls	r1, [r2, -pc]
    8d94:	tsteq	pc, #192, 4	; <UNPREDICTABLE>
    8d98:			; <UNDEFINED> instruction: 0xf85b9303
    8d9c:	strcs	r4, [r1, #-2]
    8da0:	strtmi	r9, [fp], -r0, lsl #10
    8da4:	bls	95a64c <opt_e@@Base+0x8a8ff4>
    8da8:	bl	262e40 <opt_e@@Base+0x1b17e8>
    8dac:	stmdbls	r0!, {r0, r2, r9, sl}
    8db0:			; <UNDEFINED> instruction: 0xf7fc9401
    8db4:	strmi	pc, [r4], -pc, lsl #25
    8db8:			; <UNDEFINED> instruction: 0xf43f2800
    8dbc:	vmul.i8	d26, d0, d31
    8dc0:			; <UNDEFINED> instruction: 0x46a817ff
    8dc4:	strcs	r9, [r0, #-1822]	; 0xfffff8e2
    8dc8:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8dcc:	andeq	r4, r0, r0, ror sp
    8dd0:	andeq	r4, r0, ip, lsl lr
    8dd4:	ldrdeq	r4, [r0], -r8
    8dd8:			; <UNDEFINED> instruction: 0x00004db2
    8ddc:	andeq	r4, r0, lr, ror ip
    8de0:	muleq	r0, r6, ip
    8de4:	muleq	r0, r4, ip
    8de8:	muleq	r0, r0, ip
    8dec:	andeq	r4, r0, ip, lsl #25
    8df0:	andeq	r4, r0, r6, lsl #25
    8df4:	andeq	r4, r0, r8, ror ip
    8df8:	andeq	r4, r0, r4, lsl #25
    8dfc:	ldrdeq	r4, [r0], -r6
    8e00:	strdeq	r4, [r0], -ip
    8e04:	andeq	r4, r0, r4, lsr #18
    8e08:	andeq	r4, r0, r0, ror #22
    8e0c:	ldrdeq	r4, [r0], -r6
    8e10:	andeq	r4, r0, r0, lsl #17
    8e14:			; <UNDEFINED> instruction: 0x000001bc
    8e18:	andeq	r4, r0, ip, lsl #20
    8e1c:	muleq	r0, r6, r6
    8e20:	andeq	r0, r0, r8, lsl #4
    8e24:	svcmi	0x00f0e92d
    8e28:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    8e2c:	ldrdlt	r4, [r5], lr
    8e30:			; <UNDEFINED> instruction: 0xf50d4bde
    8e34:	ldrbtmi	r5, [pc], #-644	; 8e3c <__snprintf_chk@plt+0x72e8>
    8e38:	andcc	r9, ip, #2
    8e3c:	ldmpl	fp!, {r2, r3, r4, r6, r7, r8, sl, fp, lr}^
    8e40:			; <UNDEFINED> instruction: 0xf105447d
    8e44:	movwls	r0, #22791	; 0x5907
    8e48:	andsvs	r6, r3, fp, lsl r8
    8e4c:	ldcl	7, cr15, [r2], #-992	; 0xfffffc20
    8e50:			; <UNDEFINED> instruction: 0xf7f89006
    8e54:	stmibvc	fp!, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    8e58:	stmdbvc	lr!, {r8, sp}^
    8e5c:	ldreq	r7, [fp], #-2348	; 0xfffff6d4
    8e60:	bl	e7610 <opt_e@@Base+0x35fb8>
    8e64:	strtmi	r2, [r3], #-774	; 0xfffffcfa
    8e68:	blvs	c3a7c <opt_e@@Base+0x12424>
    8e6c:	streq	pc, [r1], -fp, lsl #2
    8e70:	stmdaeq	fp, {r0, r3, r8, r9, fp, sp, lr, pc}
    8e74:			; <UNDEFINED> instruction: 0x0c05eb06
    8e78:	andcs	r9, r0, r7
    8e7c:	svccs	0x0001f81c
    8e80:	b	13c96b8 <opt_e@@Base+0x1318060>
    8e84:	b	111468c <opt_e@@Base+0x1063034>
    8e88:	bl	4a1ed0 <opt_e@@Base+0x3f0878>
    8e8c:			; <UNDEFINED> instruction: 0xf04f000e
    8e90:	bl	10c9a98 <opt_e@@Base+0x1018440>
    8e94:	strbmi	r0, [r0, #260]!	; 0x104
    8e98:			; <UNDEFINED> instruction: 0xf8dfd1f0
    8e9c:	andcs	sl, r0, #24, 6	; 0x60000000
    8ea0:	movwcs	r5, #3444	; 0xd74
    8ea4:	strls	r4, [r3], #-1274	; 0xfffffb06
    8ea8:	mulmi	sl, sl, r8
    8eac:	mulgt	r9, sl, r8
    8eb0:	mulvs	r8, sl, r8
    8eb4:			; <UNDEFINED> instruction: 0xf89a0424
    8eb8:	bl	11ceec <opt_e@@Base+0x6b894>
    8ebc:	ldrtmi	r2, [r4], #-1036	; 0xfffffbf4
    8ec0:	stmdavs	r5, {r2, r8, r9, fp, sp, lr, pc}
    8ec4:	streq	pc, [r1], #-264	; 0xfffffef8
    8ec8:	bl	11a1d4 <opt_e@@Base+0x68b7c>
    8ecc:	strls	r0, [r4], #-3082	; 0xfffff3f6
    8ed0:	svcmi	0x0001f81c
    8ed4:	b	13c9754 <opt_e@@Base+0x13180fc>
    8ed8:	b	11946e8 <opt_e@@Base+0x10e3090>
    8edc:	bl	52272c <opt_e@@Base+0x4710d4>
    8ee0:			; <UNDEFINED> instruction: 0xf04f020e
    8ee4:	bl	114a2ec <opt_e@@Base+0x1098c94>
    8ee8:	strbmi	r0, [r1, #774]!	; 0x306
    8eec:	stflsd	f5, [r4], {240}	; 0xf0
    8ef0:			; <UNDEFINED> instruction: 0xf8149d03
    8ef4:	stccs	0, cr4, [r5], {10}
    8ef8:	stccs	15, cr11, [r5, #-32]	; 0xffffffe0
    8efc:	stmdbcs	r0, {r0, r3, r8, ip, lr, pc}
    8f00:	stmdacs	r5, {r1, r3, r8, r9, sl, fp, ip, sp, pc}
    8f04:	mrscs	r2, (UNDEF: 17)
    8f08:	svclt	0x000c2b00
    8f0c:	tstcs	r0, r5, lsl #20
    8f10:	stmibmi	r9!, {r0, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    8f14:	strcs	r2, [r1], #-1
    8f18:			; <UNDEFINED> instruction: 0xf7f84479
    8f1c:	blmi	fea044b4 <opt_e@@Base+0xfe952e5c>
    8f20:	ldmpl	fp!, {r1, fp, ip, pc}^
    8f24:			; <UNDEFINED> instruction: 0xf7f86819
    8f28:	stmiami	r5!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    8f2c:			; <UNDEFINED> instruction: 0xf7f84478
    8f30:			; <UNDEFINED> instruction: 0xf50decbc
    8f34:	strtmi	r5, [r0], -r4, lsl #7
    8f38:	ldmdavs	sl, {r2, r3, r8, r9, ip, sp}
    8f3c:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    8f40:			; <UNDEFINED> instruction: 0xf040429a
    8f44:			; <UNDEFINED> instruction: 0xf50d812f
    8f48:	andlt	r5, r5, r4, lsl #27
    8f4c:	svchi	0x00f0e8bd
    8f50:			; <UNDEFINED> instruction: 0xf10b499c
    8f54:	movwcs	r0, #519	; 0x207
    8f58:	streq	pc, [r8], #-267	; 0xfffffef5
    8f5c:			; <UNDEFINED> instruction: 0x46184479
    8f60:			; <UNDEFINED> instruction: 0xf8114411
    8f64:	addsmi	r2, sl, r1, lsl #30
    8f68:	blcs	815b90 <opt_e@@Base+0x764538>
    8f6c:	mvnsle	r4, r0, lsl r4
    8f70:	bicle	r2, lr, r5, lsl r8
    8f74:			; <UNDEFINED> instruction: 0xf1084994
    8f78:	movwcs	r0, #519	; 0x207
    8f7c:	streq	pc, [r8, #-264]	; 0xfffffef8
    8f80:			; <UNDEFINED> instruction: 0x46184479
    8f84:			; <UNDEFINED> instruction: 0xf8114411
    8f88:	addsmi	r2, sl, r1, lsl #30
    8f8c:	blcs	815bb4 <opt_e@@Base+0x76455c>
    8f90:	mvnsle	r4, r0, lsl r4
    8f94:			; <UNDEFINED> instruction: 0xd1bc2815
    8f98:	ldrbtmi	r4, [r8], #-2188	; 0xfffff774
    8f9c:	stc	7, cr15, [r4], {248}	; 0xf8
    8fa0:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
    8fa4:	stc	7, cr15, [r0], {248}	; 0xf8
    8fa8:	bcs	2f7c8 <ntfs_context@@Base+0xf5c4>
    8fac:	rschi	pc, lr, r0
    8fb0:	andcs	r4, r1, r8, lsl #19
    8fb4:			; <UNDEFINED> instruction: 0xf7f84479
    8fb8:	blmi	fe204418 <opt_e@@Base+0xfe152dc0>
    8fbc:	tstcs	r0, r5
    8fc0:	smlabteq	r0, sp, r9, lr
    8fc4:	stmibmi	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
    8fc8:	andsls	pc, r4, #14614528	; 0xdf0000
    8fcc:	ldrbtmi	r2, [r9], #-1
    8fd0:	andcs	pc, r3, fp, lsl r8	; <UNPREDICTABLE>
    8fd4:			; <UNDEFINED> instruction: 0x2605441c
    8fd8:			; <UNDEFINED> instruction: 0xf7f844f9
    8fdc:	movwcs	lr, #3332	; 0xd04
    8fe0:	ldrmi	r4, [sl], -r0, lsr #12
    8fe4:	blne	8702c <ntfs_context@@Base+0x66e28>
    8fe8:	movwcc	r4, #32921	; 0x8099
    8fec:	strmi	r2, [sl], #-2848	; 0xfffff4e0
    8ff0:			; <UNDEFINED> instruction: 0x4649d1f8
    8ff4:			; <UNDEFINED> instruction: 0xf7f82001
    8ff8:	mcrcc	12, 0, lr, cr1, cr6, {7}
    8ffc:	streq	pc, [r4], #-260	; 0xfffffefc
    9000:	andcs	sp, sl, sp, ror #3
    9004:	ldcl	7, cr15, [ip], {248}	; 0xf8
    9008:	bcs	2f82c <ntfs_context@@Base+0xf628>
    900c:	sbchi	pc, r4, r0
    9010:	andcs	r4, r1, r4, ror r9
    9014:			; <UNDEFINED> instruction: 0xf7f84479
    9018:			; <UNDEFINED> instruction: 0xf8dfece6
    901c:	andcs	sl, r5, #204, 2	; 0x33
    9020:	movwcs	r4, #2418	; 0x972
    9024:	stmib	sp, {r1, r3, r4, r5, r6, r7, sl, lr}^
    9028:	andcs	r2, r1, r0, lsl #6
    902c:			; <UNDEFINED> instruction: 0xf8184479
    9030:	ldrbmi	r2, [r5], #-10
    9034:	ldcl	7, cr15, [r6], {248}	; 0xf8
    9038:			; <UNDEFINED> instruction: 0x91b4f8df
    903c:	strtmi	r2, [lr], -r5, lsl #8
    9040:	movwcs	r4, #1273	; 0x4f9
    9044:			; <UNDEFINED> instruction: 0x461a4630
    9048:	blne	87090 <ntfs_context@@Base+0x66e8c>
    904c:	movwcc	r4, #32921	; 0x8099
    9050:	strmi	r2, [sl], #-2848	; 0xfffff4e0
    9054:			; <UNDEFINED> instruction: 0x4649d1f8
    9058:			; <UNDEFINED> instruction: 0xf7f82001
    905c:	stccc	12, cr14, [r1], {196}	; 0xc4
    9060:	streq	pc, [r4], -r6, lsl #2
    9064:	andcs	sp, sl, sp, ror #3
    9068:			; <UNDEFINED> instruction: 0xf7f82404
    906c:	andcs	lr, r5, sl, lsr #25
    9070:			; <UNDEFINED> instruction: 0xf8182100
    9074:	stmib	sp, {r1, r3, sp}^
    9078:	andcs	r0, r1, r0, lsl #2
    907c:	ldrbtmi	r4, [r9], #-2397	; 0xfffff6a3
    9080:	ldc	7, cr15, [r0], #992	; 0x3e0
    9084:	strtmi	r2, [r8], -r0, lsl #6
    9088:			; <UNDEFINED> instruction: 0xf810461a
    908c:	addsmi	r1, r9, r1, lsl #22
    9090:	blcs	815cb8 <opt_e@@Base+0x764660>
    9094:	mvnsle	r4, sl, lsl #8
    9098:	andcs	r4, r1, r9, asr #12
    909c:	stc	7, cr15, [r2], #992	; 0x3e0
    90a0:			; <UNDEFINED> instruction: 0xf1053c01
    90a4:	mvnle	r0, r4, lsl #10
    90a8:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    90ac:	bl	fff47094 <opt_e@@Base+0xffe95a3c>
    90b0:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    90b4:	bl	ffe4709c <opt_e@@Base+0xffd95a44>
    90b8:	blcs	2fcd8 <ntfs_context@@Base+0xfad4>
    90bc:	blls	1fd1fc <opt_e@@Base+0x14bba4>
    90c0:	suble	r2, fp, r0, lsl #22
    90c4:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    90c8:	bl	ffbc70b0 <opt_e@@Base+0xffb15a58>
    90cc:			; <UNDEFINED> instruction: 0xf10d484d
    90d0:	ldrbtmi	r0, [r8], #-2188	; 0xfffff774
    90d4:	bl	ffa470bc <opt_e@@Base+0xff995a64>
    90d8:	strbmi	r9, [r1], -r2, lsl #16
    90dc:	addpl	pc, r0, #1325400064	; 0x4f000000
    90e0:	bl	ff0c70c8 <opt_e@@Base+0xff015a70>
    90e4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    90e8:	svcge	0x0023f43f
    90ec:			; <UNDEFINED> instruction: 0xf04fad08
    90f0:	and	r0, ip, r0, lsl #18
    90f4:	andls	pc, r0, r0, lsl #17
    90f8:	ldrtmi	r2, [r0], -pc, lsr #2
    90fc:	stc	7, cr15, [r2], #-992	; 0xfffffc20
    9100:	tstcs	r8, #3489792	; 0x354000
    9104:	blcs	35d8c <ntfs_context@@Base+0x15b88>
    9108:	bcs	178d30 <opt_e@@Base+0xc76d8>
    910c:			; <UNDEFINED> instruction: 0x4641d010
    9110:	andcs	r4, r3, sl, lsr #12
    9114:	ldc	7, cr15, [r8, #-992]	; 0xfffffc20
    9118:	ldrtmi	r2, [r0], -pc, lsr #2
    911c:	ldc	7, cr15, [r2], {248}	; 0xf8
    9120:	rscle	r2, r9, r0, lsl #16
    9124:	tstcs	r8, #3489792	; 0x354000
    9128:	svclt	0x00082b00
    912c:	mvnle	r2, r5, lsl #20
    9130:	andcs	r4, r1, r5, lsr r9
    9134:			; <UNDEFINED> instruction: 0xf7f84479
    9138:	blmi	844298 <opt_e@@Base+0x792c40>
    913c:	ldmpl	fp!, {r4, r5, r9, sl, lr}^
    9140:			; <UNDEFINED> instruction: 0xf7f86819
    9144:	ldmdami	r1!, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    9148:			; <UNDEFINED> instruction: 0xf7f84478
    914c:	ldrbt	lr, [r0], lr, lsr #23
    9150:	svclt	0x00082b00
    9154:			; <UNDEFINED> instruction: 0xf47f2a05
    9158:	strb	sl, [r9, ip, ror #29]!
    915c:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    9160:	bl	fe8c7148 <opt_e@@Base+0xfe815af0>
    9164:	andcs	r4, r1, fp, lsr #18
    9168:			; <UNDEFINED> instruction: 0xf7f84479
    916c:	blmi	504264 <opt_e@@Base+0x452c0c>
    9170:	ldmpl	fp!, {r1, fp, ip, pc}^
    9174:			; <UNDEFINED> instruction: 0xf7f86819
    9178:	stmdami	r7!, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    917c:			; <UNDEFINED> instruction: 0xf7f84478
    9180:	stmdami	r6!, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    9184:			; <UNDEFINED> instruction: 0xf7f84478
    9188:			; <UNDEFINED> instruction: 0xe79feb90
    918c:	andcs	r4, r1, r4, lsr #18
    9190:			; <UNDEFINED> instruction: 0xf7f84479
    9194:	ldr	lr, [r0, -r8, lsr #24]
    9198:	andcs	r4, r1, r2, lsr #18
    919c:			; <UNDEFINED> instruction: 0xf7f84479
    91a0:	ldr	lr, [sl, -r2, lsr #24]!
    91a4:	bl	8c718c <opt_e@@Base+0x815b34>
    91a8:			; <UNDEFINED> instruction: 0x00016fba
    91ac:			; <UNDEFINED> instruction: 0x000001b4
    91b0:	andeq	r7, r2, r4, asr #7
    91b4:	andeq	r7, r2, r0, ror #6
    91b8:	strdeq	r4, [r0], -r8
    91bc:	andeq	r0, r0, r4, ror #3
    91c0:	strdeq	r4, [r0], -r8
    91c4:	andeq	r7, r2, r8, lsr #5
    91c8:	andeq	r7, r2, r4, lsl #5
    91cc:	muleq	r0, sl, r8
    91d0:	andeq	r4, r0, lr, lsr #17
    91d4:	ldrdeq	r4, [r0], -r0
    91d8:	andeq	r7, r2, r0, asr #4
    91dc:	andeq	r4, r0, r6, asr #17
    91e0:	andeq	r2, r0, r4, ror fp
    91e4:	andeq	r4, r0, ip, lsl #17
    91e8:	andeq	r7, r2, r0, ror #3
    91ec:	andeq	r4, r0, r8, ror #16
    91f0:	andeq	r2, r0, ip, lsl #22
    91f4:	andeq	r4, r0, r2, lsr r8
    91f8:	andeq	r4, r0, r2, lsl r8
    91fc:	muleq	r0, lr, r7
    9200:			; <UNDEFINED> instruction: 0x000048b2
    9204:	andeq	r4, r0, sl, ror #17
    9208:	andeq	r4, r0, ip, asr #17
    920c:	andeq	r4, r0, r8, lsr #4
    9210:	andeq	r4, r0, r6, ror #14
    9214:	muleq	r0, r4, r7
    9218:	andeq	r4, r0, ip, lsr #15
    921c:	andeq	r4, r0, ip, lsr #15
    9220:	strdeq	r4, [r0], -ip
    9224:	andeq	r4, r0, ip, lsl #14
    9228:	svcmi	0x00f0e92d
    922c:	stclmi	0, cr11, [r8], #644	; 0x284
    9230:	bmi	ffa1aa50 <opt_e@@Base+0xff9693f8>
    9234:	ldrbtmi	r4, [ip], #-1537	; 0xfffff9ff
    9238:	andcs	r4, r3, r7, ror #23
    923c:	ldmdavs	sl!, {r0, r1, r2, r5, r7, fp, ip, lr}
    9240:	bge	12dac4 <opt_e@@Base+0x7c46c>
    9244:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    9248:	ldrdcc	pc, [r0], -r9
    924c:			; <UNDEFINED> instruction: 0xf0002b06
    9250:			; <UNDEFINED> instruction: 0xf7f880c1
    9254:	stmdacs	r0, {r4, r6, sl, fp, sp, lr, pc}
    9258:	adchi	pc, ip, r0, asr #32
    925c:			; <UNDEFINED> instruction: 0xf4039b08
    9260:			; <UNDEFINED> instruction: 0xf5b84870
    9264:			; <UNDEFINED> instruction: 0xf0004f80
    9268:	bmi	ff729624 <opt_e@@Base+0xff677fcc>
    926c:	ldmibmi	ip, {r1, r3, r4, r5, r6, sl, lr}^
    9270:			; <UNDEFINED> instruction: 0xf8df2001
    9274:	ldrbtmi	sl, [r9], #-880	; 0xfffffc90
    9278:	bl	fed47260 <opt_e@@Base+0xfec95c08>
    927c:			; <UNDEFINED> instruction: 0x46304bda
    9280:	stmiapl	r3!, {r1, r3, r4, r5, r6, r7, sl, lr}^
    9284:			; <UNDEFINED> instruction: 0xf7f86819
    9288:	andcs	lr, sl, r2, asr #24
    928c:	bl	fe647274 <opt_e@@Base+0xfe595c1c>
    9290:			; <UNDEFINED> instruction: 0x465249d6
    9294:	orrcc	pc, r0, #1325400064	; 0x4f000000
    9298:			; <UNDEFINED> instruction: 0x46304479
    929c:	b	ff647284 <opt_e@@Base+0xff595c2c>
    92a0:	vcge.f32	d17, d0, d5
    92a4:	blmi	ff4a95f4 <opt_e@@Base+0xff3f7f9c>
    92a8:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    92ac:	ldrdcc	pc, [r0], -fp
    92b0:			; <UNDEFINED> instruction: 0xf0402b00
    92b4:	stmibmi	pc, {r0, r2, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    92b8:	bge	d1ed0 <opt_e@@Base+0x20878>
    92bc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    92c0:	b	ff1c72a8 <opt_e@@Base+0xff115c50>
    92c4:			; <UNDEFINED> instruction: 0xf0002804
    92c8:	stmiami	fp, {r2, r6, r7, pc}^
    92cc:			; <UNDEFINED> instruction: 0xf7f84478
    92d0:	blmi	ff2c3e88 <opt_e@@Base+0xff212830>
    92d4:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    92d8:	andsvs	r3, r3, r1, lsl #6
    92dc:	msrge	CPSR_, #14614528	; 0xdf0000
    92e0:	ldrbtmi	r4, [sl], #1577	; 0x629
    92e4:			; <UNDEFINED> instruction: 0xf7f84650
    92e8:			; <UNDEFINED> instruction: 0x4605ead2
    92ec:			; <UNDEFINED> instruction: 0xf0002800
    92f0:			; <UNDEFINED> instruction: 0xf5a8809f
    92f4:	ldrtmi	r4, [r0], -r0, lsl #7
    92f8:	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, ip, sp, lr, pc}
    92fc:	stmdaeq	r3, {r3, r6, r8, r9, fp, sp, lr, pc}
    9300:	blx	1747302 <opt_e@@Base+0x1695caa>
    9304:	stmdacs	r0, {r1, r2, r9, sl, lr}
    9308:	sbchi	pc, r2, r0, asr #32
    930c:			; <UNDEFINED> instruction: 0x46414650
    9310:			; <UNDEFINED> instruction: 0xf980f7fc
    9314:	tstlt	r0, r5, lsl #12
    9318:			; <UNDEFINED> instruction: 0xf8db6806
    931c:	blcs	55324 <ntfs_context@@Base+0x35120>
    9320:	rschi	pc, fp, r0, asr #6
    9324:	ldrdcc	pc, [r0], -r9
    9328:			; <UNDEFINED> instruction: 0xf0002b01
    932c:			; <UNDEFINED> instruction: 0xf8df8111
    9330:	ldrdcs	r9, [r0, -r4]
    9334:			; <UNDEFINED> instruction: 0x464844f9
    9338:			; <UNDEFINED> instruction: 0xfff0f7fa
    933c:	tstcs	r0, r8, asr #12
    9340:			; <UNDEFINED> instruction: 0xff84f7fa
    9344:	tstcs	r0, r8, asr #12
    9348:			; <UNDEFINED> instruction: 0xffb4f7fa
    934c:	andcs	r4, r0, #72, 12	; 0x4800000
    9350:			; <UNDEFINED> instruction: 0xf7fb4641
    9354:			; <UNDEFINED> instruction: 0x4648fe55
    9358:	andcs	r4, r0, #68157440	; 0x4100000
    935c:	mrc2	7, 4, pc, cr10, cr11, {7}
    9360:			; <UNDEFINED> instruction: 0xf7fb4648
    9364:			; <UNDEFINED> instruction: 0xf8dffee1
    9368:	ldrbtmi	r8, [r8], #672	; 0x2a0
    936c:			; <UNDEFINED> instruction: 0xf7fa4640
    9370:	strmi	pc, [r1], r7, ror #23
    9374:			; <UNDEFINED> instruction: 0xf7fa4640
    9378:	stmibmi	r4!, {r0, r2, sl, fp, ip, sp, lr, pc}
    937c:	strls	r4, [r0], -sl, asr #12
    9380:			; <UNDEFINED> instruction: 0x46034479
    9384:			; <UNDEFINED> instruction: 0xf7f82001
    9388:	cmnlt	r5, lr, lsr #22
    938c:	blcs	23640 <ntfs_context@@Base+0x343c>
    9390:	sbchi	pc, r3, r0, asr #32
    9394:			; <UNDEFINED> instruction: 0xf0038a2b
    9398:	blcs	a008 <__snprintf_chk@plt+0x84b4>
    939c:	adcshi	pc, sp, r0, asr #32
    93a0:			; <UNDEFINED> instruction: 0xf7f84628
    93a4:	blmi	fe6c3b04 <opt_e@@Base+0xfe6124ac>
    93a8:	stmiapl	r0!, {r8, sl, sp}^
    93ac:			; <UNDEFINED> instruction: 0xf7f83004
    93b0:	ldrd	lr, [r6], -ip
    93b4:	mulcs	r1, r7, r9
    93b8:			; <UNDEFINED> instruction: 0x46054632
    93bc:			; <UNDEFINED> instruction: 0xf7f84479
    93c0:	bls	804010 <opt_e@@Base+0x7529b8>
    93c4:	ldmdavs	fp!, {r3, r5, r9, sl, lr}
    93c8:			; <UNDEFINED> instruction: 0xf040429a
    93cc:	strdlt	r8, [r1], -lr	; <UNPREDICTABLE>
    93d0:	svchi	0x00f0e8bd
    93d4:	bl	fe3c73bc <opt_e@@Base+0xfe315d64>
    93d8:	bllt	21abf4 <opt_e@@Base+0x16959c>
    93dc:	eorshi	pc, r8, #14614528	; 0xdf0000
    93e0:	orrcc	pc, r0, #1325400064	; 0x4f000000
    93e4:	ldrtmi	r4, [r0], -sp, lsl #19
    93e8:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    93ec:			; <UNDEFINED> instruction: 0xf7f84642
    93f0:			; <UNDEFINED> instruction: 0xf1b0ea30
    93f4:	vmls.i8	d16, d0, d0
    93f8:	blmi	1f69650 <opt_e@@Base+0x1eb7ff8>
    93fc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9400:			; <UNDEFINED> instruction: 0xf0402b00
    9404:	stmmi	r6, {r0, r4, r7, pc}
    9408:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    940c:	b	fc73f4 <opt_e@@Base+0xf15d9c>
    9410:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9414:	ldrtmi	sp, [r0], -lr, rrx
    9418:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    941c:	ldrb	r4, [r0, r5, lsl #12]
    9420:	ldrtmi	r4, [r2], -r0, lsl #19
    9424:	ldrbtmi	r2, [r9], #-1
    9428:			; <UNDEFINED> instruction: 0xf7f84605
    942c:			; <UNDEFINED> instruction: 0xe7c8eadc
    9430:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    9434:	b	e4741c <opt_e@@Base+0xd95dc4>
    9438:	stmiapl	r2!, {r4, r5, r6, r8, r9, fp, lr}^
    943c:	movwcc	r6, #6163	; 0x1813
    9440:			; <UNDEFINED> instruction: 0xe7be6013
    9444:	ldrbtmi	r4, [sl], #-2681	; 0xfffff587
    9448:	ldmdami	r9!, {r0, r4, r8, r9, sl, sp, lr, pc}^
    944c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    9450:	ldmdbmi	r8!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    9454:	bls	d1460 <opt_e@@Base+0x1fe08>
    9458:			; <UNDEFINED> instruction: 0xf7f84479
    945c:	ldr	lr, [sp, -r4, asr #21]!
    9460:	ldrbmi	r2, [r0], -r8, lsl #4
    9464:			; <UNDEFINED> instruction: 0xf7fa4629
    9468:	vmovne.8	d26[5], pc
    946c:	andeq	pc, r3, #34	; 0x22
    9470:	movweq	pc, #16810	; 0x41aa	; <UNPREDICTABLE>
    9474:	andcs	r4, r0, #-1845493760	; 0x92000000
    9478:	svcne	0x0004f853
    947c:	bl	5a9d0 <ntfs_context@@Base+0x3a7cc>
    9480:	mvnsle	r7, r2, ror r2
    9484:	andcs	r4, r1, ip, ror #18
    9488:			; <UNDEFINED> instruction: 0xf7f84479
    948c:	ldr	lr, [r2, -ip, lsr #21]
    9490:	ldrbmi	r4, [r0], -r1, asr #12
    9494:	blx	ff3c748e <opt_e@@Base+0xff315e36>
    9498:	stmdami	r8!, {r2, r9, sl, lr}^
    949c:			; <UNDEFINED> instruction: 0xf7f84478
    94a0:			; <UNDEFINED> instruction: 0xf8dbea04
    94a4:	blcs	554ac <ntfs_context@@Base+0x352a8>
    94a8:			; <UNDEFINED> instruction: 0xf8d9dd2c
    94ac:	stccs	0, cr5, [r1, #-0]
    94b0:	tstcs	r0, fp, rrx
    94b4:			; <UNDEFINED> instruction: 0xf7fa4650
    94b8:	tstcs	r0, r1, lsr pc	; <UNPREDICTABLE>
    94bc:			; <UNDEFINED> instruction: 0xf7fa4650
    94c0:	smlabtcs	r0, r5, lr, pc	; <UNPREDICTABLE>
    94c4:			; <UNDEFINED> instruction: 0xf7fa4650
    94c8:	andcs	pc, r0, #3920	; 0xf50
    94cc:	ldrbmi	r4, [r0], -r1, asr #12
    94d0:	ldc2	7, cr15, [r6, #1004]	; 0x3ec
    94d4:	andcs	r4, r0, #68157440	; 0x4100000
    94d8:			; <UNDEFINED> instruction: 0xf7fb4650
    94dc:			; <UNDEFINED> instruction: 0x4650fddb
    94e0:	mcr2	7, 1, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    94e4:			; <UNDEFINED> instruction: 0x46224956
    94e8:	ldrbtmi	r2, [r9], #-1
    94ec:	b	1ec74d4 <opt_e@@Base+0x1e15e7c>
    94f0:	strb	r2, [r6, -r0, lsl #10]!
    94f4:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    94f8:	ldmdami	r3, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    94fc:			; <UNDEFINED> instruction: 0xf7fb4478
    9500:	udiv	r0, r3, lr
    9504:	strcs	r4, [r0, #-1616]	; 0xfffff9b0
    9508:	mcr2	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    950c:	strtmi	r4, [r2], -pc, asr #18
    9510:	ldrbtmi	r2, [r9], #-1
    9514:	b	19c74fc <opt_e@@Base+0x1915ea4>
    9518:			; <UNDEFINED> instruction: 0x4628e753
    951c:			; <UNDEFINED> instruction: 0xf844f7fb
    9520:	stmdami	fp, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    9524:			; <UNDEFINED> instruction: 0xe7854478
    9528:	strbmi	r2, [r9], -r8, lsl #4
    952c:			; <UNDEFINED> instruction: 0xf7fa4640
    9530:	strbmi	pc, [r3], -pc, asr #22	; <UNPREDICTABLE>
    9534:	strcc	r4, [r4, #-1578]	; 0xfffff9d6
    9538:	blne	14768c <opt_e@@Base+0x96034>
    953c:	bl	5aa78 <ntfs_context@@Base+0x3a874>
    9540:	blle	ffe25f10 <opt_e@@Base+0xffd748b8>
    9544:	andcs	r4, r1, r3, asr #18
    9548:			; <UNDEFINED> instruction: 0xf7f84479
    954c:	ldrb	lr, [sl, -ip, asr #20]
    9550:	ldrdls	pc, [r4, -pc]
    9554:	ldrbtmi	r2, [r9], #260	; 0x104
    9558:			; <UNDEFINED> instruction: 0xf7fa4648
    955c:			; <UNDEFINED> instruction: 0x4648fedf
    9560:			; <UNDEFINED> instruction: 0xf7fa2104
    9564:			; <UNDEFINED> instruction: 0x4648fe73
    9568:			; <UNDEFINED> instruction: 0xf7fa2104
    956c:	strbmi	pc, [r8], -r3, lsr #29	; <UNPREDICTABLE>
    9570:	andcs	r4, r4, #68157440	; 0x4100000
    9574:	stc2l	7, cr15, [r4, #-1004]	; 0xfffffc14
    9578:	strbmi	r4, [r1], -r8, asr #12
    957c:			; <UNDEFINED> instruction: 0xf7fb2204
    9580:	strbmi	pc, [r8], -r9, lsl #27	; <UNPREDICTABLE>
    9584:	ldc2l	7, cr15, [r0, #1004]	; 0x3ec
    9588:	ldrbmi	lr, [r0], -sp, ror #13
    958c:			; <UNDEFINED> instruction: 0xf7fa2104
    9590:	ldrbmi	pc, [r0], -r5, asr #29	; <UNPREDICTABLE>
    9594:			; <UNDEFINED> instruction: 0xf7fa2104
    9598:			; <UNDEFINED> instruction: 0x4650fe59
    959c:			; <UNDEFINED> instruction: 0xf7fa2104
    95a0:	strbmi	pc, [r1], -r9, lsl #29	; <UNPREDICTABLE>
    95a4:	andcs	r4, r4, #80, 12	; 0x5000000
    95a8:	stc2	7, cr15, [sl, #-1004]!	; 0xfffffc14
    95ac:	andcs	r4, r4, #68157440	; 0x4100000
    95b0:			; <UNDEFINED> instruction: 0xf7fb4650
    95b4:	ldrbmi	pc, [r0], -pc, ror #26	; <UNPREDICTABLE>
    95b8:	ldc2	7, cr15, [r6, #1004]!	; 0x3ec
    95bc:	strtmi	r4, [r2], -r7, lsr #18
    95c0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    95c4:	b	3c75ac <opt_e@@Base+0x315f54>
    95c8:			; <UNDEFINED> instruction: 0xf7f8e792
    95cc:	svclt	0x0000e910
    95d0:			; <UNDEFINED> instruction: 0x00016bba
    95d4:			; <UNDEFINED> instruction: 0x000001b4
    95d8:	ldrdeq	r0, [r0], -r4
    95dc:	andeq	r3, r0, r4, lsl #18
    95e0:	andeq	r3, r0, r2, lsl #18
    95e4:	andeq	r6, r1, r4, lsl #31
    95e8:	andeq	r0, r0, r4, ror #3
    95ec:			; <UNDEFINED> instruction: 0x000047b0
    95f0:			; <UNDEFINED> instruction: 0x000001bc
    95f4:	muleq	r0, sl, r7
    95f8:			; <UNDEFINED> instruction: 0x000038b0
    95fc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9600:	andeq	r6, r1, r2, lsr #30
    9604:	ldrdeq	r6, [r1], -r0
    9608:	muleq	r1, sl, lr
    960c:	andeq	r3, r0, r4, lsr #18
    9610:	strdeq	r0, [r0], -r4
    9614:	andeq	r4, r0, r0, lsr #14
    9618:	andeq	r6, r2, ip, lsl lr
    961c:	andeq	r4, r0, lr, asr r6
    9620:	strdeq	r6, [r2], -sl
    9624:			; <UNDEFINED> instruction: 0x000046b6
    9628:			; <UNDEFINED> instruction: 0x000046be
    962c:	andeq	r3, r0, lr, lsl r7
    9630:	andeq	r4, r0, lr, asr #12
    9634:	andeq	r3, r0, r0, lsl #16
    9638:			; <UNDEFINED> instruction: 0x000037b4
    963c:	ldrdeq	r4, [r0], -r0
    9640:	andeq	r4, r0, r6, lsr #12
    9644:	strdeq	r4, [r0], -r6
    9648:	andeq	r6, r1, r8, lsl #26
    964c:	strdeq	r4, [r0], -lr
    9650:	andeq	r4, r0, r8, ror r5
    9654:	strdeq	r3, [r0], -r4
    9658:	andeq	r6, r1, lr, lsr #25
    965c:	andeq	r4, r0, lr, asr #10
    9660:	svcmi	0x00f0e92d
    9664:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
    9668:			; <UNDEFINED> instruction: 0x466cf8df
    966c:			; <UNDEFINED> instruction: 0xf8dfb08f
    9670:			; <UNDEFINED> instruction: 0xf50d166c
    9674:	ldrbtmi	r5, [ip], #-1666	; 0xfffff97e
    9678:	strls	r2, [r0], #-768	; 0xfffffd00
    967c:	movwls	r3, #5656	; 0x1618
    9680:			; <UNDEFINED> instruction: 0x9603ad1e
    9684:	strls	r4, [r7, #-1667]	; 0xfffff97d
    9688:	rscscc	pc, pc, pc, asr #32
    968c:			; <UNDEFINED> instruction: 0xf10d5861
    9690:	andls	r0, r8, ip, lsr sl
    9694:	andpl	pc, r1, sp, lsl #10
    9698:			; <UNDEFINED> instruction: 0x2644f8df
    969c:	tstls	sp, r4, lsr r0
    96a0:	movwls	r6, #43017	; 0xa809
    96a4:	movwcc	lr, #22989	; 0x59cd
    96a8:	movwls	r9, #8964	; 0x2304
    96ac:	stmiapl	r2!, {r0, sp, lr}
    96b0:	andls	r7, ip, #51	; 0x33
    96b4:			; <UNDEFINED> instruction: 0xf04f6013
    96b8:	strcs	r3, [r0, #-2559]	; 0xfffff601
    96bc:	ldreq	pc, [r7, -r1, asr #4]
    96c0:			; <UNDEFINED> instruction: 0xf7f84658
    96c4:	b	1403fa4 <opt_e@@Base+0x135294c>
    96c8:	stmdacs	r0!, {r0, r3, r4, r6, r7, r8, r9, ip, sp, lr}
    96cc:	movwcs	fp, #3852	; 0xf0c
    96d0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    96d4:	svclt	0x00182b00
    96d8:	mcrrne	6, 10, r4, r3, cr9
    96dc:	sbcshi	pc, r6, r0
    96e0:	svclt	0x001c280d
    96e4:	andeq	pc, r5, sl, lsl #16
    96e8:			; <UNDEFINED> instruction: 0xf1b03501
    96ec:	svclt	0x0018060a
    96f0:	adcsmi	r2, sp, #1048576	; 0x100000
    96f4:	strcs	fp, [r0], -r8, asr #31
    96f8:	mvnle	r2, r0, lsl #28
    96fc:	strtmi	r4, [sl], -r4, lsl #12
    9700:	ldrbmi	r4, [r0], -r9, asr #12
    9704:			; <UNDEFINED> instruction: 0xf840f7fa
    9708:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    970c:	sbchi	pc, r9, r0, asr #32
    9710:	bls	b0330 <ntfs_context@@Base+0x9012c>
    9714:			; <UNDEFINED> instruction: 0xf383fab3
    9718:	bcs	bc8c <_IO_stdin_used@@Base+0x7c4>
    971c:	andhi	pc, r2, #0
    9720:	strbeq	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    9724:	ldrbtmi	r9, [r8], #-2306	; 0xfffff6fe
    9728:			; <UNDEFINED> instruction: 0xf7f89309
    972c:	blls	2839f4 <opt_e@@Base+0x1d239c>
    9730:			; <UNDEFINED> instruction: 0xf0002800
    9734:			; <UNDEFINED> instruction: 0xf8df81f7
    9738:	stmdbls	r0, {r4, r5, r7, r8, sl, sp}
    973c:	andls	r5, r9, #9043968	; 0x8a0000
    9740:	bcs	63790 <ntfs_context@@Base+0x4358c>
    9744:	mvnhi	pc, r0, asr #6
    9748:	strhi	pc, [r0, #2271]!	; 0x8df
    974c:	ldrbtmi	r9, [r8], #769	; 0x301
    9750:			; <UNDEFINED> instruction: 0xf7f84640
    9754:	blls	83aac <ntfs_context@@Base+0x638a8>
    9758:	vsub.i8	d18, d0, d0
    975c:	stmdacc	r1, {r4, r7, r9, pc}
    9760:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    9764:	andeq	pc, r3, r0, lsr #32
    9768:	strmi	r2, [r0], #512	; 0x200
    976c:	svceq	0x0004f851
    9770:	bl	1ac7c <_IO_stdin_used@@Base+0xf7b4>
    9774:	mvnsle	r7, r2, ror r2
    9778:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    977c:	movwls	r2, #8193	; 0x2001
    9780:			; <UNDEFINED> instruction: 0xf7f84479
    9784:			; <UNDEFINED> instruction: 0xf8dfe930
    9788:	ldrbtmi	r0, [r8], #-1388	; 0xfffffa94
    978c:			; <UNDEFINED> instruction: 0xff84f7f9
    9790:	andls	r9, r1, r2, lsl #22
    9794:			; <UNDEFINED> instruction: 0xf0402800
    9798:			; <UNDEFINED> instruction: 0xf8df826f
    979c:	ldrbtmi	r2, [sl], #-1372	; 0xfffffaa4
    97a0:	ldrbhi	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    97a4:			; <UNDEFINED> instruction: 0xf8df2001
    97a8:	ldrbtmi	r1, [r8], #1368	; 0x558
    97ac:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    97b0:	ldmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97b4:	strbmi	r2, [r0], -r4, lsl #2
    97b8:	ldc2	7, cr15, [r0, #1000]!	; 0x3e8
    97bc:	tstcs	r4, r0, asr #12
    97c0:	stc2l	7, cr15, [r4, #-1000]	; 0xfffffc18
    97c4:	tstcs	r4, r0, asr #12
    97c8:	ldc2l	7, cr15, [r4, #-1000]!	; 0xfffffc18
    97cc:	andcs	r4, r4, #64, 12	; 0x4000000
    97d0:			; <UNDEFINED> instruction: 0xf7fb9901
    97d4:	andcs	pc, r4, #5376	; 0x1500
    97d8:	stmdbls	r1, {r6, r9, sl, lr}
    97dc:	mrrc2	7, 15, pc, sl, cr11	; <UNPREDICTABLE>
    97e0:	strbmi	r9, [r0], -r1, lsl #18
    97e4:	blx	9c77dc <opt_e@@Base+0x916184>
    97e8:	strbmi	r9, [r0], -r1
    97ec:	ldc2	7, cr15, [ip], {251}	; 0xfb
    97f0:	ldrne	pc, [r0, #-2271]	; 0xfffff721
    97f4:	andcs	r9, r1, r1, lsl #20
    97f8:			; <UNDEFINED> instruction: 0xf7f84479
    97fc:	ldcne	8, cr14, [sl], #-976	; 0xfffffc30
    9800:	svclt	0x00189b02
    9804:	andsmi	r2, sl, #268435456	; 0x10000000
    9808:	cmnhi	pc, r0	; <UNPREDICTABLE>
    980c:	stceq	0, cr15, [r1], {79}	; 0x4f
    9810:	stmib	sp, {r8, r9, sp}^
    9814:			; <UNDEFINED> instruction: 0xf109c301
    9818:	strbmi	r0, [r5, #-2056]	; 0xfffff7f8
    981c:			; <UNDEFINED> instruction: 0xf8dfdd53
    9820:	blls	aebc8 <ntfs_context@@Base+0x8e9c4>
    9824:	strls	r4, [fp], #-1273	; 0xfffffb07
    9828:			; <UNDEFINED> instruction: 0x464c4499
    982c:	bl	29b298 <opt_e@@Base+0x1e9c40>
    9830:	cps	#8
    9834:			; <UNDEFINED> instruction: 0xf7f90809
    9838:	strbmi	pc, [r5, #-3967]	; 0xfffff081	; <UNPREDICTABLE>
    983c:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    9840:	bleq	147958 <opt_e@@Base+0x96300>
    9844:	blls	280c18 <opt_e@@Base+0x1cf5c0>
    9848:	andls	pc, r8, sp, asr #17
    984c:	ldmdavs	fp, {r0, r1, r3, sl, fp, ip, pc}
    9850:	eorsle	r2, sp, r0, lsl #22
    9854:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    9858:	ldrbmi	r2, [r1], r1
    985c:			; <UNDEFINED> instruction: 0xf7f84479
    9860:			; <UNDEFINED> instruction: 0xf8dfe8c2
    9864:	stmdbls	r0, {r2, r3, r5, r7, sl, sp}
    9868:	movweq	lr, #23306	; 0x5b0a
    986c:	andhi	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    9870:	strbmi	r9, [r4], -r9, lsl #10
    9874:			; <UNDEFINED> instruction: 0xf8194698
    9878:	stmdavs	r1!, {r0, r8, r9, fp, ip, lr}
    987c:			; <UNDEFINED> instruction: 0xf7f84628
    9880:	strbmi	lr, [r8, #2310]	; 0x906
    9884:			; <UNDEFINED> instruction: 0x462cd1f7
    9888:	eor	r9, r1, r9, lsl #26
    988c:	strtmi	r4, [sl], -r4, lsl #12
    9890:	ldrbmi	r4, [r0], -r9, asr #12
    9894:			; <UNDEFINED> instruction: 0xff78f7f9
    9898:	strmi	r2, [r7], -r1, lsl #12
    989c:			; <UNDEFINED> instruction: 0xf43f2800
    98a0:	bl	2b5584 <opt_e@@Base+0x203f2c>
    98a4:			; <UNDEFINED> instruction: 0xf7f90009
    98a8:	andls	pc, r6, r5, lsr #30
    98ac:			; <UNDEFINED> instruction: 0xf0002800
    98b0:	blls	aa058 <ntfs_context@@Base+0x89e54>
    98b4:	addsmi	r9, r3, #24576	; 0x6000
    98b8:	mvnhi	pc, r0
    98bc:	strtcc	pc, [r8], #-2271	; 0xfffff721
    98c0:	ldmpl	r3, {r9, fp, ip, pc}^
    98c4:	blls	26e4f0 <opt_e@@Base+0x1bce98>
    98c8:	blcs	2393c <ntfs_context@@Base+0x3738>
    98cc:	msrhi	CPSR_fx, r0, asr #32
    98d0:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
    98d4:	svclt	0x000c2c0a
    98d8:			; <UNDEFINED> instruction: 0xf0032400
    98dc:	biclt	r0, r4, r1, lsl #8
    98e0:			; <UNDEFINED> instruction: 0xf7f84658
    98e4:	strmi	lr, [r4], -r6, lsr #18
    98e8:	svclt	0x00083001
    98ec:	rscle	r2, pc, r1, lsl #12
    98f0:	blmi	fff75db4 <opt_e@@Base+0xffec475c>
    98f4:	ldmpl	r3, {r9, fp, ip, pc}^
    98f8:	mcrcs	8, 0, r6, cr0, cr14, {0}
    98fc:	bls	3dca4 <ntfs_context@@Base+0x1daa0>
    9900:			; <UNDEFINED> instruction: 0xf8df4620
    9904:	strcs	r3, [r0], -ip, lsl #8
    9908:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    990c:	ldm	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9910:			; <UNDEFINED> instruction: 0xf80ae7de
    9914:			; <UNDEFINED> instruction: 0xb1ad4005
    9918:	movweq	lr, #23306	; 0x5b0a
    991c:	stccc	8, cr15, [r1], {19}
    9920:	svclt	0x00182b0a
    9924:	tstle	sp, sp, lsl #22
    9928:	ldrbmi	r3, [r5], #-3329	; 0xfffff2ff
    992c:			; <UNDEFINED> instruction: 0xf815e005
    9930:	blcs	358d3c <opt_e@@Base+0x2a76e4>
    9934:	blcs	2b959c <opt_e@@Base+0x207f44>
    9938:	strmi	sp, [sl, #260]!	; 0x104
    993c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9940:	mvnsle	r7, fp, lsr #32
    9944:	andscs	r4, r2, #3981312	; 0x3cc000
    9948:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    994c:	stmia	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9950:			; <UNDEFINED> instruction: 0xf0002800
    9954:	ldmibmi	r0!, {r1, r4, r5, r6, r7, pc}^
    9958:			; <UNDEFINED> instruction: 0x46502211
    995c:			; <UNDEFINED> instruction: 0xf7f84479
    9960:	stmdacs	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    9964:	rschi	pc, r2, r0
    9968:	andscs	r4, r3, #236, 18	; 0x3b0000
    996c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    9970:	ldm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9974:			; <UNDEFINED> instruction: 0xf0002800
    9978:	ldmdblt	lr!, {r0, r3, r5, r7, pc}^
    997c:	andcs	r4, r5, #232, 18	; 0x3a0000
    9980:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    9984:	stmia	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9988:	stmibmi	r6!, {r6, r8, ip, sp, pc}^
    998c:	ldrbmi	r2, [r0], -sl, lsl #4
    9990:			; <UNDEFINED> instruction: 0xf7f84479
    9994:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
    9998:	mcrge	4, 4, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    999c:	bls	1705a8 <opt_e@@Base+0xbef50>
    99a0:	svclt	0x00082a00
    99a4:	blcs	125ac <_IO_stdin_used@@Base+0x70e4>
    99a8:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    99ac:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
    99b0:	rsbsle	r2, r5, r0, lsl #22
    99b4:	ldrbtmi	r4, [sl], #-2780	; 0xfffff524
    99b8:	ldrbeq	r8, [r9, #-2131]	; 0xfffff7ad
    99bc:			; <UNDEFINED> instruction: 0xf443bf44
    99c0:	subshi	r7, r3, r0, lsl #7
    99c4:			; <UNDEFINED> instruction: 0xf64f9a04
    99c8:	vrsra.s64	<illegal reg q11.5>, q15, #64
    99cc:	bcc	4a5e0 <ntfs_context@@Base+0x2a3dc>
    99d0:	vqsub.s8	d4, d16, d10
    99d4:	bls	129ce0 <opt_e@@Base+0x78688>
    99d8:	andsne	r4, r5, #212, 22	; 0x35000
    99dc:	ldmpl	r4, {r9, fp, ip, pc}^
    99e0:	eorcc	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    99e4:			; <UNDEFINED> instruction: 0xf0002b00
    99e8:			; <UNDEFINED> instruction: 0xf89d80af
    99ec:	andscs	r5, r8, #16
    99f0:	strcc	pc, [r5, #-2818]	; 0xfffff4fe
    99f4:	blmi	ff3b021c <opt_e@@Base+0xff2febc4>
    99f8:	bls	10b50 <_IO_stdin_used@@Base+0x5688>
    99fc:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    9a00:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9a04:	ldrdcc	pc, [r0], -r9
    9a08:	svclt	0x00082b00
    9a0c:	cfstrscs	mvf2, [r0], {-0}
    9a10:	rschi	pc, ip, r0, asr #32
    9a14:	blcs	30620 <ntfs_context@@Base+0x1041c>
    9a18:	adchi	pc, lr, r0
    9a1c:			; <UNDEFINED> instruction: 0xf0002d00
    9a20:	svcmi	0x00c480c6
    9a24:			; <UNDEFINED> instruction: 0x4638447f
    9a28:	svc	0x0068f7f7
    9a2c:	svc	0x0048f7f7
    9a30:	stmdacs	r0, {r7, r9, sl, lr}
    9a34:	adcshi	pc, fp, r0
    9a38:			; <UNDEFINED> instruction: 0xf7f74638
    9a3c:	ldrtmi	lr, [r9], -r0, ror #30
    9a40:	strbmi	r4, [r0], -r2, lsl #12
    9a44:	mrc	7, 4, APSR_nzcv, cr6, cr7, {7}
    9a48:			; <UNDEFINED> instruction: 0xf8c5463b
    9a4c:	ldmmi	sl!, {r3, pc}
    9a50:	stmdbls	r3, {r0, r1, r2, r3, r9, sp}
    9a54:	stmdavs	r0, {r3, r4, r5, r6, sl, lr}
    9a58:	svc	0x00e8f7f7
    9a5c:			; <UNDEFINED> instruction: 0xf0002800
    9a60:	blmi	fe869e24 <opt_e@@Base+0xfe7b87cc>
    9a64:	ldmpl	r3, {r9, fp, ip, pc}^
    9a68:			; <UNDEFINED> instruction: 0xb1b3681b
    9a6c:	ldrdcc	pc, [r0], -r9
    9a70:	stfcsd	f3, [r0], {19}
    9a74:	rscshi	pc, sl, r0
    9a78:			; <UNDEFINED> instruction: 0x200149b0
    9a7c:			; <UNDEFINED> instruction: 0xf7f74479
    9a80:	blmi	fe905950 <opt_e@@Base+0xfe8542f8>
    9a84:	stmdals	r3, {r9, fp, ip, pc}
    9a88:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9a8c:	ldrdne	pc, [r0], -r8
    9a90:	ldmda	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a94:			; <UNDEFINED> instruction: 0xf7f7200a
    9a98:	blls	2c58f0 <opt_e@@Base+0x214298>
    9a9c:	movwls	r3, #41729	; 0xa301
    9aa0:	stmibmi	r7!, {r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}
    9aa4:	bls	291ab0 <opt_e@@Base+0x1e0458>
    9aa8:			; <UNDEFINED> instruction: 0xf7f74479
    9aac:			; <UNDEFINED> instruction: 0xf50def9c
    9ab0:	teqcc	r4, #67108864	; 0x4000000
    9ab4:	ldmdavs	sl, {sp}
    9ab8:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    9abc:			; <UNDEFINED> instruction: 0xf040429a
    9ac0:			; <UNDEFINED> instruction: 0xf50d80ed
    9ac4:	andlt	r5, pc, r1, lsl #26
    9ac8:	svchi	0x00f0e8bd
    9acc:			; <UNDEFINED> instruction: 0xf1a39b07
    9ad0:			; <UNDEFINED> instruction: 0xf7f90029
    9ad4:	andls	pc, r8, pc, lsl #28
    9ad8:	ldmibmi	sl, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    9adc:	ldrbmi	r2, [r0], -r5, lsl #4
    9ae0:			; <UNDEFINED> instruction: 0xf7f84479
    9ae4:	andls	lr, r4, sl, lsl r8
    9ae8:	teqle	r7, r0, lsl #16
    9aec:	vqdmulh.s<illegal width 8>	d25, d1, d7
    9af0:	stmdals	r3, {r0, r3, r4, r9}
    9af4:	teqeq	r7, r3, lsr #3	; <UNPREDICTABLE>
    9af8:	strls	r9, [r5], -r1, lsl #12
    9afc:	mcr	7, 6, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    9b00:	mvnscc	pc, #79	; 0x4f
    9b04:	ldrb	r9, [r6, #776]	; 0x308
    9b08:	blls	19b3f8 <opt_e@@Base+0xe9da0>
    9b0c:	svclt	0x00182b00
    9b10:	bcs	12318 <_IO_stdin_used@@Base+0x6e50>
    9b14:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {3}
    9b18:			; <UNDEFINED> instruction: 0xf0402f00
    9b1c:	movwcs	r8, #4289	; 0x10c1
    9b20:	movwls	r9, #5890	; 0x1702
    9b24:			; <UNDEFINED> instruction: 0xf43f2d00
    9b28:			; <UNDEFINED> instruction: 0xe693aed3
    9b2c:			; <UNDEFINED> instruction: 0xf1a39b07
    9b30:			; <UNDEFINED> instruction: 0xf7f9002b
    9b34:	ldrdls	pc, [r4], -pc	; <UNPREDICTABLE>
    9b38:	blls	203798 <opt_e@@Base+0x152140>
    9b3c:	eoreq	pc, sl, r3, lsr #3
    9b40:	ldc2l	7, cr15, [r8, #996]	; 0x3e4
    9b44:	str	r9, [r6, -r5]
    9b48:			; <UNDEFINED> instruction: 0xf7fc9804
    9b4c:			; <UNDEFINED> instruction: 0xf854f853
    9b50:	blcs	15bec <_IO_stdin_used@@Base+0xa724>
    9b54:	svcge	0x0049f47f
    9b58:	strb	r2, [fp, -r0, lsl #10]
    9b5c:	vmla.i8	d25, d1, d7
    9b60:	stmdals	r3, {r0, r3, r4, r9}
    9b64:			; <UNDEFINED> instruction: 0x96013932
    9b68:	strvs	lr, [r4], -sp, asr #19
    9b6c:	mcr	7, 4, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    9b70:	mvnscc	pc, #79	; 0x4f
    9b74:	ldr	r9, [lr, #776]	; 0x308
    9b78:	stmiavs	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}
    9b7c:			; <UNDEFINED> instruction: 0xf47f2b00
    9b80:	ldmdbmi	r1!, {r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}^
    9b84:	ldrbtmi	r2, [r9], #-1
    9b88:	svc	0x002cf7f7
    9b8c:	bls	1c914 <_IO_stdin_used@@Base+0x1144c>
    9b90:			; <UNDEFINED> instruction: 0xf8529803
    9b94:			; <UNDEFINED> instruction: 0xf8d88003
    9b98:			; <UNDEFINED> instruction: 0xf7f71000
    9b9c:			; <UNDEFINED> instruction: 0x200aefb8
    9ba0:	svc	0x000ef7f7
    9ba4:	ldmdavs	r3, {r2, r3, r9, fp, ip, pc}
    9ba8:	andsvs	r3, r3, r1, lsl #6
    9bac:	blmi	1a03994 <opt_e@@Base+0x195233c>
    9bb0:	smlsldx	r4, ip, fp, r4
    9bb4:	ldrbtmi	r4, [ip], #-3174	; 0xfffff39a
    9bb8:			; <UNDEFINED> instruction: 0xf7f74620
    9bbc:	stmdacs	r0, {r5, r7, r9, sl, fp, sp, lr, pc}
    9bc0:	stmdacc	r1, {r0, r1, r2, r3, r8, sl, fp, ip, lr, pc}
    9bc4:			; <UNDEFINED> instruction: 0xf0201f23
    9bc8:	andcs	r0, r0, #3
    9bcc:			; <UNDEFINED> instruction: 0xf8534420
    9bd0:	addsmi	r1, r8, #4, 30
    9bd4:	rsbsvc	lr, r2, #1024	; 0x400
    9bd8:	blls	17e3c4 <opt_e@@Base+0xccd6c>
    9bdc:			; <UNDEFINED> instruction: 0xf43f4293
    9be0:	ldmdami	ip, {r0, r2, r5, r6, r7, r9, sl, fp, sp, pc}^
    9be4:			; <UNDEFINED> instruction: 0xf7f74478
    9be8:	ldrb	lr, [fp, r0, ror #28]
    9bec:	strcs	r4, [r0], #-2906	; 0xfffff4a6
    9bf0:	ldrbtmi	r9, [fp], #-2568	; 0xfffff5f8
    9bf4:	ldmdavs	r8, {r0, r1, r8, fp, ip, pc}
    9bf8:	svc	0x004ef7f7
    9bfc:			; <UNDEFINED> instruction: 0xf47f2800
    9c00:	ldmdbmi	r6, {r0, r3, r8, r9, sl, fp, sp, pc}^
    9c04:	strcs	r2, [r1], #-1
    9c08:			; <UNDEFINED> instruction: 0xf7f74479
    9c0c:	blmi	10457c4 <opt_e@@Base+0xf9416c>
    9c10:	stmdals	r3, {r8, r9, sl, fp, ip, pc}
    9c14:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    9c18:	ldrdne	pc, [r0], -r8
    9c1c:	svc	0x0076f7f7
    9c20:	bls	21c164 <opt_e@@Base+0x16ab0c>
    9c24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9c28:	mrc	7, 6, APSR_nzcv, cr12, cr7, {7}
    9c2c:	ldrdeq	pc, [r0], -r8
    9c30:			; <UNDEFINED> instruction: 0xf9f0f7fc
    9c34:	ldmpl	sl!, {r0, r1, r3, r6, r8, r9, fp, lr}^
    9c38:	strtmi	r6, [r3], #-2067	; 0xfffff7ed
    9c3c:	usat	r6, #9, r3
    9c40:	andcs	r4, r1, r9, asr #18
    9c44:			; <UNDEFINED> instruction: 0xf7f74479
    9c48:	blmi	c85788 <opt_e@@Base+0xbd4130>
    9c4c:	stmdals	r3, {r9, fp, ip, pc}
    9c50:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9c54:	ldrdne	pc, [r0], -r8
    9c58:	svc	0x0058f7f7
    9c5c:			; <UNDEFINED> instruction: 0xf7f7200a
    9c60:			; <UNDEFINED> instruction: 0xf8d8eeb0
    9c64:			; <UNDEFINED> instruction: 0xf7fc0000
    9c68:			; <UNDEFINED> instruction: 0xe79bf9d5
    9c6c:	andcs	r4, r1, pc, lsr r9
    9c70:			; <UNDEFINED> instruction: 0xf7f74479
    9c74:			; <UNDEFINED> instruction: 0xe704eeb8
    9c78:	ldrbtmi	r4, [sl], #-2621	; 0xfffff5c3
    9c7c:	andcs	lr, r0, #144, 10	; 0x24000000
    9c80:	blls	c3270 <opt_e@@Base+0x11c18>
    9c84:	movwls	fp, #27011	; 0x6983
    9c88:	blls	1c4ec <_IO_stdin_used@@Base+0x11024>
    9c8c:	movwls	r5, #39067	; 0x989b
    9c90:	bmi	58339c <opt_e@@Base+0x4d1d44>
    9c94:	ldmpl	fp, {r8, r9, fp, ip, pc}
    9c98:	ldr	r9, [ip, #777]!	; 0x309
    9c9c:	stc	7, cr15, [r6, #988]!	; 0x3dc
    9ca0:	andls	r2, r2, #67108864	; 0x4000000
    9ca4:	str	r9, [lr], -r1, lsl #6
    9ca8:	stmdbls	r2, {r1, r4, r5, fp, lr}
    9cac:			; <UNDEFINED> instruction: 0xf7f74478
    9cb0:	bmi	385470 <opt_e@@Base+0x2d3e18>
    9cb4:	cmplt	r0, r2
    9cb8:	ldmpl	fp, {r8, r9, fp, ip, pc}
    9cbc:	movwls	r6, #38938	; 0x981a
    9cc0:			; <UNDEFINED> instruction: 0xf77f2a01
    9cc4:	movwcs	sl, #7587	; 0x1da3
    9cc8:	blls	c31c8 <opt_e@@Base+0x11b70>
    9ccc:	blls	2e8ec <ntfs_context@@Base+0xe6e8>
    9cd0:	movwls	r5, #39067	; 0x989b
    9cd4:	svclt	0x0000e59f
    9cd8:	andeq	r6, r1, sl, ror r7
    9cdc:			; <UNDEFINED> instruction: 0x000001b4
    9ce0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9ce4:	ldrdeq	r6, [r3], -lr
    9ce8:			; <UNDEFINED> instruction: 0x000001bc
    9cec:			; <UNDEFINED> instruction: 0x00036ab6
    9cf0:	andeq	r3, r0, ip, ror #5
    9cf4:	andeq	r6, r3, sl, ror sl
    9cf8:	andeq	r3, r0, r6, asr #5
    9cfc:	andeq	r6, r3, sl, asr sl
    9d00:	ldrdeq	r3, [r0], -sl
    9d04:	ldrdeq	r3, [r0], -ip
    9d08:	andeq	r6, r3, r0, ror #19
    9d0c:	muleq	r0, r8, r2
    9d10:	andeq	r0, r0, r4, ror #3
    9d14:	andeq	r4, r0, r2, lsl #4
    9d18:	andeq	r4, r0, r4, lsl #4
    9d1c:	andeq	r4, r0, r6, lsl #4
    9d20:	andeq	r4, r0, r6, lsl #4
    9d24:	andeq	r4, r0, r0, lsl #4
    9d28:	andeq	r6, r3, lr, asr #16
    9d2c:	strdeq	r0, [r0], -r8
    9d30:	strdeq	r0, [r0], -ip
    9d34:	andeq	r6, r3, r0, ror #15
    9d38:	andeq	r6, r1, ip, lsr #15
    9d3c:	andeq	r4, r0, r8, asr #3
    9d40:	ldrdeq	r4, [r0], -r8
    9d44:	andeq	r4, r0, r8, lsr #1
    9d48:	ldrdeq	r4, [r0], -sl
    9d4c:	andeq	r6, r3, r4, asr r6
    9d50:	andeq	r6, r3, lr, asr #12
    9d54:			; <UNDEFINED> instruction: 0x00003fb8
    9d58:	andeq	r6, r1, lr, lsl #12
    9d5c:	andeq	r3, r0, r4, asr #31
    9d60:	andeq	r3, r0, sl, asr #31
    9d64:	andeq	r0, r0, r0, lsr #3
    9d68:			; <UNDEFINED> instruction: 0x00003fb8
    9d6c:	andeq	r3, r0, ip, lsr #31
    9d70:	ldrdeq	r2, [r0], -lr
    9d74:	andeq	r6, r3, r8, asr r5
    9d78:			; <UNDEFINED> instruction: 0x4606b570
    9d7c:			; <UNDEFINED> instruction: 0xf7f7460d
    9d80:	ldcmi	12, cr14, [r6], {218}	; 0xda
    9d84:	stmiblt	r8!, {r2, r3, r4, r5, r6, sl, lr}^
    9d88:	ldrtmi	r4, [r0], -r1, lsl #12
    9d8c:	mcr2	7, 6, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    9d90:	ldmdami	r3, {r4, r5, r6, r8, fp, ip, sp, pc}
    9d94:	bmi	4d21a0 <opt_e@@Base+0x420b48>
    9d98:			; <UNDEFINED> instruction: 0x460d4633
    9d9c:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
    9da0:			; <UNDEFINED> instruction: 0xf7f76820
    9da4:	stmdavs	r0!, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    9da8:			; <UNDEFINED> instruction: 0xf934f7fc
    9dac:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    9db0:			; <UNDEFINED> instruction: 0xf7ff4628
    9db4:	stcne	12, cr15, [r5], {85}	; 0x55
    9db8:	svclt	0x00184630
    9dbc:			; <UNDEFINED> instruction: 0xf7fb2501
    9dc0:			; <UNDEFINED> instruction: 0xe7f3fe7b
    9dc4:	tstcs	r1, r6, lsl #22
    9dc8:	eorcs	r4, r1, #458752	; 0x70000
    9dcc:	stmiapl	r3!, {r0, r2, r3, r9, sl, lr}^
    9dd0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    9dd4:	ldc	7, cr15, [r6, #-988]!	; 0xfffffc24
    9dd8:	svclt	0x0000e7e8
    9ddc:	andeq	r6, r1, ip, rrx
    9de0:	andeq	r0, r0, ip, asr #3
    9de4:	andeq	r3, r0, sl, lsr #32
    9de8:	andeq	r3, r0, ip, asr #29
    9dec:	andcs	r4, r6, pc, lsl #18
    9df0:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
    9df4:			; <UNDEFINED> instruction: 0xf7f7b085
    9df8:	tstlt	r0, lr, lsl #28
    9dfc:	andlt	r2, r5, r0
    9e00:			; <UNDEFINED> instruction: 0x4604bd30
    9e04:	andcs	r4, r6, r1, lsl #12
    9e08:			; <UNDEFINED> instruction: 0xf7f74d09
    9e0c:	stmdbmi	r9, {r2, r9, sl, fp, sp, lr, pc}
    9e10:	strls	r4, [r0], #-1149	; 0xfffffb83
    9e14:	addcs	r2, sp, #128, 6
    9e18:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    9e1c:	stmdami	r6, {r0, ip, lr}
    9e20:			; <UNDEFINED> instruction: 0xf7f74478
    9e24:	andcs	lr, r1, r6, asr ip
    9e28:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9e2c:	andeq	r2, r0, r6, lsl #24
    9e30:	andeq	r4, r0, ip, lsr #14
    9e34:	andeq	r4, r0, ip, lsl r7
    9e38:	andeq	r4, r0, r4, asr #12
    9e3c:	push	{r5, r8, r9, fp, lr}
    9e40:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    9e44:	addlt	r4, r2, pc, lsl ip
    9e48:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    9e4c:	cmnlt	r9, #67108864	; 0x4000000
    9e50:	strmi	r6, [r8], fp, lsl #16
    9e54:			; <UNDEFINED> instruction: 0x4669b31b
    9e58:	ldrmi	r2, [r7], -r0, lsl #6
    9e5c:			; <UNDEFINED> instruction: 0xf7f79300
    9e60:	mcrne	14, 0, lr, cr5, cr0, {0}
    9e64:			; <UNDEFINED> instruction: 0x1c6edb13
    9e68:			; <UNDEFINED> instruction: 0xf8d842bd
    9e6c:	b	13c9e74 <opt_e@@Base+0x131881c>
    9e70:	blle	14b790 <opt_e@@Base+0x9a138>
    9e74:			; <UNDEFINED> instruction: 0xf7f74631
    9e78:	asrlt	lr, r6, #25
    9e7c:	andeq	pc, r0, r8, asr #17
    9e80:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
    9e84:	ldcl	7, cr15, [r6], #-988	; 0xfffffc24
    9e88:			; <UNDEFINED> instruction: 0xf7f79800
    9e8c:	bls	8501c <ntfs_context@@Base+0x64e18>
    9e90:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    9e94:			; <UNDEFINED> instruction: 0xd110429a
    9e98:	pop	{r1, ip, sp, pc}
    9e9c:			; <UNDEFINED> instruction: 0xf7f781f0
    9ea0:			; <UNDEFINED> instruction: 0x4605edf0
    9ea4:			; <UNDEFINED> instruction: 0xf04fe7f3
    9ea8:			; <UNDEFINED> instruction: 0xe7ed35ff
    9eac:	ldcl	7, cr15, [ip, #-988]	; 0xfffffc24
    9eb0:	ldrbcc	pc, [pc, #79]!	; 9f07 <__snprintf_chk@plt+0x83b3>	; <UNPREDICTABLE>
    9eb4:	andvs	r2, r3, r6, lsl r3
    9eb8:			; <UNDEFINED> instruction: 0xf7f7e7e9
    9ebc:	svclt	0x0000ec98
    9ec0:	andeq	r5, r1, lr, lsr #31
    9ec4:			; <UNDEFINED> instruction: 0x000001b4
    9ec8:	bmi	16dcc38 <opt_e@@Base+0x162b5e0>
    9ecc:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    9ed0:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
    9ed4:			; <UNDEFINED> instruction: 0x2600589d
    9ed8:	strls	r4, [r5], -r4, lsl #12
    9edc:			; <UNDEFINED> instruction: 0x9321682b
    9ee0:	suble	r2, r1, r0, lsl #16
    9ee4:	bge	19b728 <opt_e@@Base+0xea0d0>
    9ee8:	andcs	r4, r3, r1, lsl #12
    9eec:	mcr	7, 0, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    9ef0:	eorle	r3, r3, r1
    9ef4:	strtmi	sl, [r0], -r5, lsl #18
    9ef8:	stc	7, cr15, [sl], {247}	; 0xf7
    9efc:	cmple	r8, r0, lsl #16
    9f00:	ldrbeq	r9, [fp, r5, lsl #22]
    9f04:	strcs	fp, [r1], #-3928	; 0xfffff0a8
    9f08:	svccs	0x0000d510
    9f0c:	stmdbmi	fp, {r2, r5, r6, ip, lr, pc}^
    9f10:	mcrrmi	3, 4, r2, fp, cr0
    9f14:	ldrbtmi	r2, [r9], #-760	; 0xfffffd08
    9f18:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    9f1c:			; <UNDEFINED> instruction: 0xf1010400
    9f20:	stmdbmi	r8, {r2, r4}^
    9f24:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    9f28:	bl	ff4c7f0c <opt_e@@Base+0xff4168b4>
    9f2c:	strtmi	r9, [r0], -r1, lsr #20
    9f30:	addsmi	r6, sl, #2818048	; 0x2b0000
    9f34:	eorlt	sp, r3, ip, ror r1
    9f38:	mvnshi	lr, #12386304	; 0xbd0000
    9f3c:	ldc	7, cr15, [r4, #-988]	; 0xfffffc24
    9f40:	blcs	a3f54 <ntfs_context@@Base+0x83d50>
    9f44:	stmdbmi	r0, {r0, r2, r4, ip, lr, pc}^
    9f48:	orrvc	pc, r0, #1325400064	; 0x4f000000
    9f4c:	rsccs	r4, r2, #4128768	; 0x3f0000
    9f50:	tstls	r1, r9, ror r4
    9f54:	ldrbtmi	r4, [r8], #-2366	; 0xfffff6c2
    9f58:	andscc	r9, r4, r2, lsl #8
    9f5c:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    9f60:	bl	fedc7f44 <opt_e@@Base+0xfed168ec>
    9f64:			; <UNDEFINED> instruction: 0xe7e14634
    9f68:	ldcl	7, cr15, [lr], #988	; 0x3dc
    9f6c:	andvs	r2, r3, r6, lsl r3
    9f70:	ldmdbmi	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9f74:	ldmdami	r8!, {r7, r8, r9, sp}
    9f78:	ldrbtmi	r2, [r9], #-735	; 0xfffffd21
    9f7c:	ldmdbmi	r7!, {r0, r8, ip, pc}
    9f80:	strls	r4, [r2], #-1144	; 0xfffffb88
    9f84:			; <UNDEFINED> instruction: 0x96003014
    9f88:			; <UNDEFINED> instruction: 0xf7f74479
    9f8c:	ldrtmi	lr, [r4], -r2, lsr #23
    9f90:			; <UNDEFINED> instruction: 0xf8dfe7cc
    9f94:	vst4.<illegal width 64>	{d24-d27}, [pc], ip
    9f98:			; <UNDEFINED> instruction: 0xf8df7380
    9f9c:	rsccs	r9, r9, #200	; 0xc8
    9fa0:			; <UNDEFINED> instruction: 0xf8df44f8
    9fa4:	ldrbtmi	ip, [r9], #196	; 0xc4
    9fa8:	ldmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    9fac:	strls	r4, [r2], #-1276	; 0xfffffb04
    9fb0:	strbmi	r9, [r0], -r0, lsl #12
    9fb4:			; <UNDEFINED> instruction: 0xf8cd4649
    9fb8:			; <UNDEFINED> instruction: 0xf7f7c004
    9fbc:	cmplt	pc, #141312	; 0x22800
    9fc0:	strbmi	r4, [r9], -sl, lsr #24
    9fc4:	strbmi	r9, [r0], -r0, lsl #12
    9fc8:	movtcs	r4, #1148	; 0x47c
    9fcc:	rsccs	r9, pc, #16777216	; 0x1000000
    9fd0:	bl	1fc7fb4 <opt_e@@Base+0x1f1695c>
    9fd4:	str	r2, [r9, r1, lsl #8]!
    9fd8:	orrcs	r4, r0, #9472	; 0x2500
    9fdc:	rscscs	r4, r2, #592	; 0x250
    9fe0:			; <UNDEFINED> instruction: 0xf8df447c
    9fe4:	ldrcc	lr, [r4], #-148	; 0xffffff6c
    9fe8:			; <UNDEFINED> instruction: 0xf8df447e
    9fec:	ldrbtmi	ip, [lr], #144	; 0x90
    9ff0:	ldrtmi	r4, [r1], -r0, lsr #12
    9ff4:			; <UNDEFINED> instruction: 0x970044fc
    9ff8:	vmlsgt.f16	s28, s3, s26	; <UNPREDICTABLE>
    9ffc:	bl	1a47fe0 <opt_e@@Base+0x1996988>
    a000:			; <UNDEFINED> instruction: 0x46204a1f
    a004:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    a008:	andls	r9, r1, #0, 14
    a00c:	rscscs	r2, r5, #128, 6
    a010:			; <UNDEFINED> instruction: 0xf7f7463c
    a014:			; <UNDEFINED> instruction: 0xe789eb5e
    a018:			; <UNDEFINED> instruction: 0x46494c1a
    a01c:	strbmi	r9, [r0], -r0, lsl #14
    a020:	orrcs	r4, r0, #124, 8	; 0x7c000000
    a024:	rsccs	r9, ip, #16777216	; 0x1000000
    a028:	bl	14c800c <opt_e@@Base+0x14169b4>
    a02c:			; <UNDEFINED> instruction: 0xe77d463c
    a030:	bl	ff748014 <opt_e@@Base+0xff6969bc>
    a034:	andeq	r5, r1, r4, lsr #30
    a038:			; <UNDEFINED> instruction: 0x000001b4
    a03c:	andeq	r4, r0, lr, asr #10
    a040:	andeq	r4, r0, ip, ror #13
    a044:	andeq	r4, r0, lr, lsl #12
    a048:	andeq	r4, r0, r8, lsr r6
    a04c:	andeq	r4, r0, lr, lsl #10
    a050:	ldrdeq	r4, [r0], -r6
    a054:	andeq	r4, r0, lr, ror #11
    a058:	andeq	r4, r0, r4, ror #9
    a05c:	andeq	r4, r0, ip, lsr #11
    a060:	andeq	r4, r0, r4, asr #9
    a064:	andeq	r4, r0, lr, lsl #11
    a068:	andeq	r4, r0, r0, lsl #12
    a06c:	andeq	r4, r0, ip, lsr r6
    a070:	andeq	r4, r0, r4, lsl #9
    a074:	andeq	r4, r0, ip, asr #10
    a078:	andeq	r4, r0, lr, lsr #12
    a07c:			; <UNDEFINED> instruction: 0x000045b4
    a080:	andeq	r4, r0, lr, ror #13
    a084:			; <UNDEFINED> instruction: 0x000045b8
    a088:	mvnsmi	lr, sp, lsr #18
    a08c:	addlt	r4, r4, r6, lsl #12
    a090:			; <UNDEFINED> instruction: 0xf001b348
    a094:	strmi	r5, [ip], -r0, lsl #11
    a098:			; <UNDEFINED> instruction: 0xf7ff4629
    a09c:	mvnlt	pc, r5, lsl pc	; <UNPREDICTABLE>
    a0a0:	ldrtmi	r4, [r0], -r1, lsr #12
    a0a4:	ldc	7, cr15, [ip], #988	; 0x3dc
    a0a8:	stmdacs	r0, {r2, r9, sl, lr}
    a0ac:	bhi	10fe1a0 <opt_e@@Base+0x104cb48>
    a0b0:	strle	r0, [pc, #-2011]	; 98dd <__snprintf_chk@plt+0x7d89>
    a0b4:	ldmdbmi	r9, {r0, r2, r8, r9, ip, sp, pc}^
    a0b8:	ldmdami	r9, {r9, sp}^
    a0bc:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    a0c0:	ldmdbmi	r8, {r0, r8, ip, pc}^
    a0c4:	andls	r4, r0, #120, 8	; 0x78000000
    a0c8:	vhadd.s8	d19, d0, d24
    a0cc:	ldrbtmi	r1, [r9], #-569	; 0xfffffdc7
    a0d0:	b	fffc80b4 <opt_e@@Base+0xfff16a5c>
    a0d4:	andlt	r4, r4, r0, lsr #12
    a0d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a0dc:	strtmi	r2, [r0], -r0, lsl #8
    a0e0:	pop	{r2, ip, sp, pc}
    a0e4:			; <UNDEFINED> instruction: 0xf7f781f0
    a0e8:	ldrtmi	lr, [r4], -r0, asr #24
    a0ec:	andvs	r2, r3, r6, lsl r3
    a0f0:	andlt	r4, r4, r0, lsr #12
    a0f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a0f8:	orrcs	r4, r0, #1228800	; 0x12c000
    a0fc:	vst2.16	{d20-d21}, [pc], fp
    a100:	ldrbtmi	r7, [r9], #-666	; 0xfffffd66
    a104:	tstls	r1, sl, asr #28
    a108:	stmdbmi	sl, {r3, r4, r5, r6, sl, lr}^
    a10c:	strls	r4, [r0, #-1150]	; 0xfffffb82
    a110:	strls	r3, [r2], -r8, lsr #32
    a114:			; <UNDEFINED> instruction: 0xf7f74479
    a118:			; <UNDEFINED> instruction: 0x4629eadc
    a11c:	strtmi	r4, [ip], -r0, lsr #12
    a120:	b	ff748104 <opt_e@@Base+0xff696aac>
    a124:	stclmi	7, cr14, [r4, #-856]	; 0xfffffca8
    a128:	orrvc	pc, r0, #1325400064	; 0x4f000000
    a12c:	ldrdhi	pc, [ip, -pc]
    a130:	addvc	pc, pc, #1325400064	; 0x4f000000
    a134:	svcmi	0x0042447d
    a138:	strcc	r4, [r8, #-1272]!	; 0xfffffb08
    a13c:	ldrbtmi	r9, [pc], #-0	; a144 <__snprintf_chk@plt+0x85f0>
    a140:	strls	r4, [r2], -r1, asr #12
    a144:	strls	r4, [r1, -r8, lsr #12]
    a148:	b	ff0c812c <opt_e@@Base+0xff016ad4>
    a14c:	stc	7, cr15, [ip], {247}	; 0xf7
    a150:	blcs	5a4164 <opt_e@@Base+0x4f2b0c>
    a154:	blcs	17e1bc <opt_e@@Base+0xccb64>
    a158:	blcs	7e1ec <ntfs_context@@Base+0x5dfe8>
    a15c:	blcs	17fe224 <opt_e@@Base+0x174cbcc>
    a160:	blcs	43e25c <opt_e@@Base+0x38cc04>
    a164:	blcs	1be294 <opt_e@@Base+0x10cc3c>
    a168:	bmi	dbe850 <opt_e@@Base+0xd0d1f8>
    a16c:	cfmsuba32mi	mvax2, mvax4, mvfx6, mvfx1
    a170:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    a174:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    a178:	orrcs	r9, r0, #536870912	; 0x20000000
    a17c:	addsvc	pc, r5, #1325400064	; 0x4f000000
    a180:			; <UNDEFINED> instruction: 0xf7f79601
    a184:	str	lr, [r5, r6, lsr #21]!
    a188:			; <UNDEFINED> instruction: 0x46414a30
    a18c:	strtmi	r9, [r8], -r2, lsl #12
    a190:	strls	r4, [r0], #-1146	; 0xfffffb86
    a194:	orrcs	r9, r0, #268435456	; 0x10000000
    a198:	addsvc	pc, r0, #1325400064	; 0x4f000000
    a19c:	b	fe648180 <opt_e@@Base+0xfe596b28>
    a1a0:	bmi	b04008 <opt_e@@Base+0xa529b0>
    a1a4:	cfmadda32mi	mvax2, mvax4, mvfx11, mvfx1
    a1a8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    a1ac:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    a1b0:	orrcs	r9, r0, #536870912	; 0x20000000
    a1b4:	addsvc	pc, r1, #1325400064	; 0x4f000000
    a1b8:			; <UNDEFINED> instruction: 0xf7f79601
    a1bc:	str	lr, [r9, sl, lsl #21]
    a1c0:	strbmi	r4, [r1], -r5, lsr #20
    a1c4:	strtmi	r4, [r8], -r5, lsr #28
    a1c8:	strls	r4, [r0], #-1146	; 0xfffffb86
    a1cc:	andls	r4, r2, #2113929216	; 0x7e000000
    a1d0:	vst2.32	{d18-d21}, [pc], r0
    a1d4:			; <UNDEFINED> instruction: 0x96017292
    a1d8:	b	1ec81bc <opt_e@@Base+0x1e16b64>
    a1dc:	bmi	843fcc <opt_e@@Base+0x792974>
    a1e0:	cfmadda32mi	mvax2, mvax4, mvfx0, mvfx1
    a1e4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    a1e8:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    a1ec:	orrcs	r9, r0, #536870912	; 0x20000000
    a1f0:	addsvc	pc, r3, #1325400064	; 0x4f000000
    a1f4:			; <UNDEFINED> instruction: 0xf7f79601
    a1f8:	strb	lr, [fp, -ip, ror #20]!
    a1fc:			; <UNDEFINED> instruction: 0x46414a1a
    a200:			; <UNDEFINED> instruction: 0x46284e1a
    a204:	strls	r4, [r0], #-1146	; 0xfffffb86
    a208:	andls	r4, r2, #2113929216	; 0x7e000000
    a20c:	vst2.32	{d18-d21}, [pc], r0
    a210:			; <UNDEFINED> instruction: 0x96017294
    a214:	b	17481f8 <opt_e@@Base+0x1696ba0>
    a218:	svclt	0x0000e75c
    a21c:	andeq	r4, r0, sl, lsr #26
    a220:	andeq	r4, r0, r0, lsr #7
    a224:	andeq	r4, r0, r6, ror #8
    a228:	andeq	r4, r0, r6, lsr #9
    a22c:	andeq	r4, r0, ip, asr r3
    a230:	andeq	r4, r0, ip, lsr fp
    a234:	andeq	r4, r0, r0, lsr #8
    a238:	andeq	r4, r0, r0, lsr r3
    a23c:	strdeq	r4, [r0], -ip
    a240:	andeq	r4, r0, r2, lsr #12
    a244:	andeq	r4, r0, r2, lsl #20
    a248:	andeq	r4, r0, r2, lsr r4
    a24c:	andeq	r4, r0, r8, ror #11
    a250:	andeq	r4, r0, r2, lsl #13
    a254:	strdeq	r4, [r0], -sl
    a258:	andeq	r4, r0, r0, lsl r7
    a25c:	ldrdeq	r4, [r0], -ip
    a260:	andeq	r4, r0, sl, ror #14
    a264:			; <UNDEFINED> instruction: 0x000043be
    a268:	andeq	r4, r0, r8, lsl r4
    a26c:	andeq	r4, r0, r0, lsr #7
    a270:	ldrbmi	lr, [r0, sp, lsr #18]!
    a274:			; <UNDEFINED> instruction: 0xf381fab1
    a278:			; <UNDEFINED> instruction: 0x46914d79
    a27c:	ldmdbeq	fp, {r0, r3, r4, r5, r6, r9, sl, fp, lr}^
    a280:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    a284:	sadd16mi	fp, sl, r4
    a288:	addlt	r2, r6, r1, lsl #4
    a28c:	stmibpl	sp!, {sl, sp}
    a290:	stmdavs	fp!, {r2, sl, ip, pc}
    a294:	cmnlt	r2, r5, lsl #6
    a298:	bl	19c827c <opt_e@@Base+0x1916c24>
    a29c:	andvs	r2, r3, r6, lsl r3
    a2a0:	strtmi	r9, [r0], -r5, lsl #20
    a2a4:	addsmi	r6, sl, #2818048	; 0x2b0000
    a2a8:	sbcshi	pc, r7, r0, asr #32
    a2ac:	pop	{r1, r2, ip, sp, pc}
    a2b0:			; <UNDEFINED> instruction: 0x468887f0
    a2b4:	strmi	sl, [r2], r4, lsl #18
    a2b8:	b	ff44829c <opt_e@@Base+0xff396c44>
    a2bc:	strmi	r2, [r6], -r0, lsl #16
    a2c0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    a2c4:	blle	16dbb08 <opt_e@@Base+0x162a4b0>
    a2c8:	bl	13c82ac <opt_e@@Base+0x1316c54>
    a2cc:	blcs	8a42e0 <opt_e@@Base+0x7f2c88>
    a2d0:	stcls	0, cr13, [r4], {86}	; 0x56
    a2d4:			; <UNDEFINED> instruction: 0xf0002c00
    a2d8:	stmdavc	r3!, {r1, r3, r4, r7, pc}
    a2dc:	svceq	0x0000f1b9
    a2e0:	blcs	137e400 <opt_e@@Base+0x12ccda8>
    a2e4:	ldmdble	r6!, {r0, r1, r3, r4, ip, lr, pc}^
    a2e8:	eorle	r2, ip, fp, ror #22
    a2ec:	blcs	154045c <opt_e@@Base+0x148ee04>
    a2f0:	blcs	19fe468 <opt_e@@Base+0x194ce10>
    a2f4:	cmneq	sl, r6, ror r1
    a2f8:	blne	fe6ca8cc <opt_e@@Base+0xfe619274>
    a2fc:	sbcsvs	lr, r6, #270336	; 0x42000
    a300:	andeq	lr, r7, #100352	; 0x18800
    a304:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    a308:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    a30c:	bl	11d0980 <opt_e@@Base+0x111f328>
    a310:	sbcseq	r0, r9, r2, lsl #4
    a314:	b	108a664 <opt_e@@Base+0xfd900c>
    a318:			; <UNDEFINED> instruction: 0x460e7253
    a31c:	cmneq	sl, r7, lsl r6
    a320:	blne	fe6ca8f4 <opt_e@@Base+0xfe61929c>
    a324:	sbcsvs	lr, r6, #270336	; 0x42000
    a328:	andeq	lr, r7, #100352	; 0x18800
    a32c:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    a330:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    a334:	bl	11d09a8 <opt_e@@Base+0x111f350>
    a338:	sbcseq	r0, r9, r2, lsl #4
    a33c:	b	108a68c <opt_e@@Base+0xfd9034>
    a340:			; <UNDEFINED> instruction: 0x460e7253
    a344:	cmneq	sl, r7, lsl r6
    a348:	blne	fe6ca91c <opt_e@@Base+0xfe6192c4>
    a34c:	sbcsvs	lr, r6, #270336	; 0x42000
    a350:	andeq	lr, r7, #100352	; 0x18800
    a354:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    a358:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    a35c:	bl	11d09d0 <opt_e@@Base+0x111f378>
    a360:	sbcseq	r0, r9, r2, lsl #4
    a364:	b	108a6b4 <opt_e@@Base+0xfd905c>
    a368:			; <UNDEFINED> instruction: 0x460e7253
    a36c:	and	r4, r3, r7, lsl r6
    a370:	svclt	0x00182b2d
    a374:	cmple	r9, r0, lsl #22
    a378:	stmib	r8, {r0, sl, sp}^
    a37c:	str	r6, [pc, r0, lsl #14]
    a380:	strcs	r4, [r0], #-2361	; 0xfffff6c7
    a384:	orrcs	r4, r0, #3735552	; 0x390000
    a388:	tstls	r1, r9, ror r4
    a38c:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
    a390:	andge	pc, r8, sp, asr #17
    a394:	rsbne	pc, r3, #64, 4
    a398:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    a39c:			; <UNDEFINED> instruction: 0xf7f7303c
    a3a0:			; <UNDEFINED> instruction: 0xe77de998
    a3a4:	adcsle	r2, sl, sp, ror #22
    a3a8:	tstle	fp, r4, ror fp
    a3ac:	cmneq	r3, sl, ror r1
    a3b0:	b	1091224 <opt_e@@Base+0xfdfbcc>
    a3b4:	bl	18a2f14 <opt_e@@Base+0x17f18bc>
    a3b8:	ldmne	fp, {r0, r1, r2, r9}^
    a3bc:	ldmne	fp, {r1, r4, r6, r8, lr}^
    a3c0:	ldmibne	fp, {r1, r4, r6, r8, lr}
    a3c4:	andeq	lr, r2, #72704	; 0x11c00
    a3c8:	ldrsbeq	r0, [r2], #9
    a3cc:	subsvc	lr, r3, #270336	; 0x42000
    a3d0:	ldrmi	r4, [r7], -lr, lsl #12
    a3d4:	blcs	b84218 <opt_e@@Base+0xad2bc0>
    a3d8:	ldmdble	r5, {r1, r2, r3, r6, r7, ip, lr, pc}
    a3dc:	addle	r2, sl, r7, asr #22
    a3e0:	adcsle	r2, r0, fp, asr #22
    a3e4:	strcs	r4, [r0], -r3, lsr #18
    a3e8:	orrcs	r4, r0, #2293760	; 0x230000
    a3ec:	tstls	r1, r9, ror r4
    a3f0:	ldrbtmi	r4, [r8], #-2338	; 0xfffff6de
    a3f4:	vshl.s8	d25, d2, d0
    a3f8:	eorscc	r1, ip, r5, ror r2
    a3fc:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    a400:			; <UNDEFINED> instruction: 0xf7f74634
    a404:	strb	lr, [fp, -r6, ror #18]
    a408:	adcsle	r2, r5, r0, lsl #22
    a40c:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a410:	ldmdami	ip, {r7, r8, r9, sp}
    a414:	adcsvc	pc, r4, #1325400064	; 0x4f000000
    a418:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    a41c:	ldmdbmi	sl, {r8, lr}
    a420:	eorscc	r4, ip, r8, ror r4
    a424:			; <UNDEFINED> instruction: 0xf7f74479
    a428:			; <UNDEFINED> instruction: 0xe739e954
    a42c:	bl	fe91c890 <opt_e@@Base+0xfe86b238>
    a430:	ldmdami	r7, {r1, r3, sl}
    a434:	ldrbtmi	r3, [r9], #-1025	; 0xfffffbff
    a438:	ldmdbmi	r6, {r0, r8, ip, pc}
    a43c:	strls	r4, [r2], #-1144	; 0xfffffb88
    a440:			; <UNDEFINED> instruction: 0xf8cd2380
    a444:	eorscc	sl, ip, ip
    a448:	andls	pc, r0, sp, asr #17
    a44c:	adcsvc	pc, sp, #1325400064	; 0x4f000000
    a450:			; <UNDEFINED> instruction: 0x464c4479
    a454:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a458:			; <UNDEFINED> instruction: 0xf7f7e722
    a45c:	svclt	0x0000e9c8
    a460:	andeq	r5, r1, r0, ror fp
    a464:			; <UNDEFINED> instruction: 0x000001b4
    a468:	andeq	r4, r0, r8, lsr #21
    a46c:	ldrdeq	r4, [r0], -r6
    a470:	muleq	r0, sl, r1
    a474:	andeq	r4, r0, ip, lsl #21
    a478:	andeq	r4, r0, r2, ror r0
    a47c:	andeq	r4, r0, r6, lsr r1
    a480:	andeq	r4, r0, ip, lsr #20
    a484:	andeq	r4, r0, r4, asr #32
    a488:	andeq	r4, r0, r0, lsl r1
    a48c:	andeq	r4, r0, r2, ror sl
    a490:	andeq	r4, r0, r8, lsr #32
    a494:	andeq	r4, r0, r4, ror #1
    a498:	mvnsmi	lr, #737280	; 0xb4000
    a49c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    a4a0:	ldrmi	r4, [r8], r9, lsr #26
    a4a4:	stmdbeq	r4!, {r0, r3, r5, r9, sl, fp, lr}^
    a4a8:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    a4ac:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    a4b0:	stmdacs	r0, {r0, r1, r2, r7, ip, sp, pc}
    a4b4:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    a4b8:	stmdavs	fp!, {r0, r2, r3, r5, r7, r8, fp, ip, lr}
    a4bc:	bllt	192f0d8 <opt_e@@Base+0x187da80>
    a4c0:	smlawbcs	sp, r9, r6, r4
    a4c4:	ldrmi	r4, [r7], -r6, lsl #12
    a4c8:	b	f484ac <opt_e@@Base+0xe96e54>
    a4cc:	strmi	r4, [r4], -r6, lsl #5
    a4d0:	ldrtmi	sp, [r0], -fp
    a4d4:	strbtmi	r4, [r9], -r2, asr #12
    a4d8:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    a4dc:	stmdblt	r4, {r3, r4, r8, r9, ip, sp, pc}^
    a4e0:	andne	lr, r0, #3620864	; 0x374000
    a4e4:	ldrmi	r4, [r0], -ip, lsl #12
    a4e8:	andcs	lr, r0, #10
    a4ec:	stmib	sp, {r8, r9, sp}^
    a4f0:	stmdavc	r3!, {r8, r9, sp}^
    a4f4:	stmdbls	r0, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
    a4f8:	strmi	pc, [r0], #-111	; 0xffffff91
    a4fc:	andcs	r9, r0, r1, lsl #20
    a500:	stmib	r9, {r0, r8, r9, sp}^
    a504:	stmib	r7, {r9, ip}^
    a508:	bls	15a510 <opt_e@@Base+0xa8eb8>
    a50c:	stmdavs	fp!, {r3, r4, r9, sl, lr}
    a510:			; <UNDEFINED> instruction: 0xd116429a
    a514:	pop	{r0, r1, r2, ip, sp, pc}
    a518:			; <UNDEFINED> instruction: 0xf7f783f0
    a51c:	andscs	lr, r6, #155648	; 0x26000
    a520:	andvs	r2, r2, r0, lsl #6
    a524:	movwcs	lr, #2033	; 0x7f1
    a528:	strbmi	lr, [r2], -pc, ror #15
    a52c:	stmdbge	r2, {r5, r6, sl, fp, ip}
    a530:	mrc2	7, 4, pc, cr14, cr15, {7}
    a534:	rscsle	r2, r6, r0, lsl #16
    a538:	andne	lr, r0, #3620864	; 0x374000
    a53c:	ldrdmi	lr, [r2], -sp
    a540:			; <UNDEFINED> instruction: 0xf7f7e7de
    a544:	svclt	0x0000e954
    a548:	andeq	r5, r1, r8, asr #18
    a54c:			; <UNDEFINED> instruction: 0x000001b4
    a550:			; <UNDEFINED> instruction: 0x460cb5f0
    a554:	orrlt	fp, r9, r7, lsl #1
    a558:	strcs	r2, [r0], -r0, lsl #10
    a55c:	smlabtpl	r3, sp, r9, lr
    a560:	strtmi	r2, [fp], -r0, lsl #14
    a564:	strtmi	r9, [sl], -r2, lsl #10
    a568:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    a56c:			; <UNDEFINED> instruction: 0xf7f76700
    a570:	ldmdblt	r0, {r5, r7, r9, fp, sp, lr, pc}^
    a574:	strtmi	r6, [r0], -r4, ror #16
    a578:	ldcllt	0, cr11, [r0, #28]!
    a57c:	ldmib	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a580:	andvs	r2, r3, r6, lsl r3
    a584:	andlt	r4, r7, r0, lsr #12
    a588:			; <UNDEFINED> instruction: 0x462cbdf0
    a58c:	andlt	r4, r7, r0, lsr #12
    a590:	svclt	0x0000bdf0
    a594:	addlt	fp, r2, r0, ror r5
    a598:	strmi	fp, [r6], -r1, lsl #3
    a59c:			; <UNDEFINED> instruction: 0xf7f72000
    a5a0:			; <UNDEFINED> instruction: 0x4604ea9e
    a5a4:			; <UNDEFINED> instruction: 0x4630b190
    a5a8:			; <UNDEFINED> instruction: 0xf7ff4621
    a5ac:			; <UNDEFINED> instruction: 0x4605ffd1
    a5b0:			; <UNDEFINED> instruction: 0xf7f74620
    a5b4:	strtmi	lr, [r8], -lr, asr #19
    a5b8:	ldcllt	0, cr11, [r0, #-8]!
    a5bc:			; <UNDEFINED> instruction: 0xf7f7460d
    a5c0:	tstcs	r6, #212, 18	; 0x350000
    a5c4:	strtmi	r6, [r8], -r3
    a5c8:	ldcllt	0, cr11, [r0, #-8]!
    a5cc:	orrcs	r4, r0, #114688	; 0x1c000
    a5d0:	vadd.i8	d20, d0, d7
    a5d4:	ldrbtmi	r1, [r9], #-753	; 0xfffffd0f
    a5d8:	stmdbmi	r6, {r0, r8, ip, pc}
    a5dc:	strls	r4, [r0], #-1144	; 0xfffffb88
    a5e0:	ldrbtmi	r3, [r9], #-80	; 0xffffffb0
    a5e4:			; <UNDEFINED> instruction: 0xf7f74625
    a5e8:			; <UNDEFINED> instruction: 0xe7e4e874
    a5ec:	andeq	r4, r0, sl, ror #17
    a5f0:	andeq	r3, r0, r8, lsl #29
    a5f4:	andeq	r3, r0, r2, asr pc
    a5f8:	push	{r0, r2, r4, r7, r8, r9, fp, lr}
    a5fc:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    a600:	umlallt	r4, r7, r4, ip
    a604:	blx	fec6ee44 <opt_e@@Base+0xfebbd7ec>
    a608:	smlabbls	sp, r1, r2, pc	; <UNPREDICTABLE>
    a60c:	ldmdbeq	r2, {r0, r1, r3, r4, r8, fp, ip, lr}^
    a610:	svclt	0x00142800
    a614:	strcs	r4, [r1], #-1556	; 0xfffff9ec
    a618:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
    a61c:	cmnlt	r4, r5, lsr #6
    a620:	stmib	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a624:	tstcs	r6, #0, 8
    a628:	blls	32263c <opt_e@@Base+0x270fe4>
    a62c:	bls	95beb4 <opt_e@@Base+0x8aa85c>
    a630:	addsmi	r6, sl, #1769472	; 0x1b0000
    a634:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    a638:	pop	{r0, r1, r2, r5, ip, sp, pc}
    a63c:			; <UNDEFINED> instruction: 0x46838ff0
    a640:	blge	424948 <opt_e@@Base+0x3732f0>
    a644:	subscs	r4, r4, #132, 26	; 0x2100
    a648:	andls	r4, fp, r1, lsr #12
    a64c:			; <UNDEFINED> instruction: 0x461e4618
    a650:	ldrbtmi	r9, [sp], #-783	; 0xfffffcf1
    a654:			; <UNDEFINED> instruction: 0xf7f79505
    a658:	blmi	fe044d10 <opt_e@@Base+0xfdf936b8>
    a65c:	strtmi	r4, [r2], r0, lsl #21
    a660:			; <UNDEFINED> instruction: 0xf04f447b
    a664:	ldrbtmi	r0, [sl], #-2309	; 0xfffff6fb
    a668:	andls	r9, r7, #167772160	; 0xa000000
    a66c:	rsbeq	pc, r8, #-1073741824	; 0xc0000000
    a670:	tstcs	r0, r6, lsl #4
    a674:			; <UNDEFINED> instruction: 0xf7f74658
    a678:			; <UNDEFINED> instruction: 0x4680ea32
    a67c:			; <UNDEFINED> instruction: 0xf0002800
    a680:			; <UNDEFINED> instruction: 0x270480d4
    a684:	stmdbls	r4, {r2, ip, pc}
    a688:			; <UNDEFINED> instruction: 0xf7ff2030
    a68c:	movwlt	pc, #3937	; 0xf61	; <UNPREDICTABLE>
    a690:	strmi	r8, [r4], #-2692	; 0xfffff57c
    a694:	umaalpl	pc, r1, r4, r8	; <UNPREDICTABLE>
    a698:	lfmle	f4, 2, [r4], #756	; 0x2f4
    a69c:			; <UNDEFINED> instruction: 0xf8d46830
    a6a0:			; <UNDEFINED> instruction: 0xf8d49000
    a6a4:	tstlt	r8, r4
    a6a8:	ldmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6ac:	eorsvs	r2, r3, r0, lsl #6
    a6b0:	ldrtmi	r2, [r2], -r0, lsl #6
    a6b4:	umaalne	pc, r0, r4, r8	; <UNPREDICTABLE>
    a6b8:	subeq	pc, r2, r4, lsl #2
    a6bc:	ldm	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6c0:	blle	ed46c8 <opt_e@@Base+0xe23070>
    a6c4:	stmdbls	r4, {r0, r1, r2, r3, r5, r9, sl, lr}
    a6c8:			; <UNDEFINED> instruction: 0xf7ff2030
    a6cc:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    a6d0:			; <UNDEFINED> instruction: 0xf8ddd1de
    a6d4:			; <UNDEFINED> instruction: 0x46408010
    a6d8:	ldmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a6dc:	tstlt	r3, sl, lsl #22
    a6e0:			; <UNDEFINED> instruction: 0xf7f74658
    a6e4:	blx	804d34 <opt_e@@Base+0x7536dc>
    a6e8:			; <UNDEFINED> instruction: 0xf8cdf38a
    a6ec:	movwls	r9, #36896	; 0x9020
    a6f0:	strcc	lr, [r8], #-2525	; 0xfffff623
    a6f4:	svclt	0x00082c00
    a6f8:	subsle	r2, r5, r5, lsl #22
    a6fc:	ldrbmi	r4, [r3], -sl, asr #12
    a700:			; <UNDEFINED> instruction: 0xf7f7980b
    a704:			; <UNDEFINED> instruction: 0x4683e9f2
    a708:	eorsle	r2, fp, r0, lsl #16
    a70c:	strcc	r9, [r4], -sl, lsl #22
    a710:	movwls	r3, #41729	; 0xa301
    a714:			; <UNDEFINED> instruction: 0xd1ac2b14
    a718:	strcs	r4, [r0], #-2386	; 0xfffff6ae
    a71c:	orrcs	r9, r0, #40960	; 0xa000
    a720:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    a724:	ldmdbmi	r1, {r0, r8, ip, pc}^
    a728:	andls	r4, r2, #120, 8	; 0x78000000
    a72c:	vhadd.s8	<illegal reg q9.5>, q0, q12
    a730:	strls	r2, [r0], #-609	; 0xfffffd9f
    a734:			; <UNDEFINED> instruction: 0xf7f64479
    a738:	ldrb	lr, [r6, -ip, asr #31]!
    a73c:	andcs	r9, r0, #7168	; 0x1c00
    a740:	ldrdne	lr, [r5], -sp
    a744:	vst1.8	{d25-d28}, [pc], r0
    a748:	movwls	r7, #4624	; 0x1210
    a74c:			; <UNDEFINED> instruction: 0xf7f62380
    a750:	andscs	lr, lr, r0, asr #31
    a754:	svc	0x00f4f7f6
    a758:	stmdacs	r0, {r2, r9, sl, lr}
    a75c:	svcge	0x0065f43f
    a760:	stmdavc	r0, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    a764:	mvnscc	pc, #79	; 0x4f
    a768:	ldrdgt	pc, [r4, -pc]
    a76c:	tstcs	lr, r1, lsl #4
    a770:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    a774:			; <UNDEFINED> instruction: 0xf8cd7802
    a778:	strtmi	ip, [pc], -r0
    a77c:	stmib	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a780:			; <UNDEFINED> instruction: 0xe7a06034
    a784:	orrcs	r4, r0, #966656	; 0xec000
    a788:	strmi	lr, [r8, #-2525]	; 0xfffff623
    a78c:	subscs	pc, sl, #64, 4
    a790:	ldrbtmi	r4, [r9], #-2105	; 0xfffff7c7
    a794:	smlabtlt	r0, sp, r9, lr
    a798:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
    a79c:	strmi	lr, [r2, #-2509]	; 0xfffff633
    a7a0:	ldrbtmi	r3, [r9], #-104	; 0xffffff98
    a7a4:	svc	0x0094f7f6
    a7a8:	ldrsbhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    a7ac:	strcs	sl, [r0, -r4, lsr #28]
    a7b0:	stmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    a7b4:	ldmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
    a7b8:			; <UNDEFINED> instruction: 0xf8cdba0e
    a7bc:			; <UNDEFINED> instruction: 0xf8dd8010
    a7c0:	and	r8, r0, r4, lsr r0
    a7c4:	ldrtmi	r4, [r4], -r6, lsr #12
    a7c8:	stmdbcc	r4, {r2, r4, r6, fp, ip, sp, lr, pc}
    a7cc:	bls	136de0 <opt_e@@Base+0x85788>
    a7d0:	streq	lr, [r7, #-2987]	; 0xfffff455
    a7d4:	movwls	lr, #6605	; 0x19cd
    a7d8:	andeq	lr, r7, r8, lsl #22
    a7dc:	mvnscc	pc, #79	; 0x4f
    a7e0:	andls	r4, r0, #42991616	; 0x2900000
    a7e4:			; <UNDEFINED> instruction: 0xf7f72201
    a7e8:	addmi	lr, r5, #2981888	; 0x2d8000
    a7ec:	strmi	sp, [r7], #-3341	; 0xfffff2f3
    a7f0:	mvnle	r4, r6, asr r5
    a7f4:	stcge	13, cr9, [pc], {15}
    a7f8:			; <UNDEFINED> instruction: 0xf854354c
    a7fc:			; <UNDEFINED> instruction: 0xf7f60f04
    a800:	adcmi	lr, r5, #168, 30	; 0x2a0
    a804:	strcs	sp, [r1], #-505	; 0xfffffe07
    a808:	ldmdbmi	lr, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    a80c:	ldmdami	lr, {r9, sp}
    a810:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    a814:	ldmdbmi	sp, {r0, r8, ip, pc}
    a818:	andls	r4, r0, #120, 8	; 0x78000000
    a81c:	vst4.16	{d19-d22}, [pc :128], r8
    a820:	ldrbtmi	r7, [r9], #-539	; 0xfffffde5
    a824:	svc	0x0054f7f6
    a828:	ldmdbmi	r9, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a82c:	ldmdami	r9, {r7, r8, r9, sp}
    a830:	eorcs	pc, r6, #64, 4
    a834:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    a838:	ldmdbmi	r7, {r8, pc}
    a83c:	rsbcc	r4, r8, r8, ror r4
    a840:	ldrbtmi	r4, [r9], #-1604	; 0xfffff9bc
    a844:	svc	0x0044f7f6
    a848:			; <UNDEFINED> instruction: 0xf7f6e6ef
    a84c:	svclt	0x0000efd0
    a850:	strdeq	r5, [r1], -r2
    a854:			; <UNDEFINED> instruction: 0x000001b4
    a858:	andeq	r3, r0, r2, ror #29
    a85c:	andeq	r3, r0, r4, lsl #28
    a860:	andeq	r4, r0, lr, ror r8
    a864:	andeq	r4, r0, lr, lsr r8
    a868:	andeq	r3, r0, ip, lsr sp
    a86c:	andeq	r3, r0, r0, lsl #28
    a870:	andeq	r4, r0, r4, lsr #15
    a874:	andeq	r4, r0, lr, lsl #15
    a878:	andeq	r3, r0, sl, asr #25
    a87c:	muleq	r0, r2, sp
    a880:	andeq	r4, r0, r8, lsl #15
    a884:	andeq	r4, r0, r2, lsr r7
    a888:	andeq	r3, r0, ip, asr #24
    a88c:	andeq	r3, r0, r2, lsl sp
    a890:	andeq	r4, r0, ip, lsl #13
    a894:	andeq	r3, r0, r8, lsr #24
    a898:	strdeq	r3, [r0], -r2
    a89c:	mvnsmi	lr, #737280	; 0xb4000
    a8a0:	mrrcmi	6, 1, r4, lr, cr14
    a8a4:			; <UNDEFINED> instruction: 0xf382fab2
    a8a8:	addlt	r4, r7, sp, asr sp
    a8ac:	ldmdbeq	fp, {r2, r3, r4, r5, r6, sl, lr}^
    a8b0:	stmdbcs	r0, {r0, r2, r5, r6, r8, fp, ip, lr}
    a8b4:	sadd16mi	fp, ip, r4
    a8b8:	stmdavs	fp!, {r0, sl, sp}
    a8bc:	cmnlt	r4, r5, lsl #6
    a8c0:	ldmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a8c4:	andvs	r2, r3, r6, lsl r3
    a8c8:	andcs	r9, r0, r5, lsl #20
    a8cc:	addsmi	r6, sl, #2818048	; 0x2b0000
    a8d0:	adchi	pc, r2, r0, asr #32
    a8d4:	pop	{r0, r1, r2, ip, sp, pc}
    a8d8:			; <UNDEFINED> instruction: 0x468883f0
    a8dc:	ldrmi	r6, [r7], -r9, lsl #16
    a8e0:	svc	0x0014f7f6
    a8e4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a8e8:	orrcs	sp, r0, r9, asr #32
    a8ec:			; <UNDEFINED> instruction: 0xf7f69404
    a8f0:	qsub16mi	lr, r3, r2
    a8f4:	strmi	sl, [r1], -r4, lsl #20
    a8f8:			; <UNDEFINED> instruction: 0xf7f64648
    a8fc:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a900:	bmi	1241660 <opt_e@@Base+0x1190008>
    a904:	blls	11c1d0 <opt_e@@Base+0x6ab78>
    a908:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    a90c:	stmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a910:	adcsmi	r4, r4, #4, 12	; 0x400000
    a914:			; <UNDEFINED> instruction: 0xf898da5b
    a918:	stmdbcs	r0, {r0, r3, ip}
    a91c:			; <UNDEFINED> instruction: 0xf04fd0d4
    a920:			; <UNDEFINED> instruction: 0xf8cd0900
    a924:			; <UNDEFINED> instruction: 0xf8b89010
    a928:	strbmi	r0, [fp], -sl
    a92c:	strtmi	sl, [r7], #-2564	; 0xfffff5fc
    a930:	blne	d9ba38 <opt_e@@Base+0xcea3e0>
    a934:	svc	0x00bef7f6
    a938:	blle	161be60 <opt_e@@Base+0x156a808>
    a93c:			; <UNDEFINED> instruction: 0xf04f9904
    a940:	ldcmi	3, cr3, [r9], #-1020	; 0xfffffc04
    a944:	ldrtmi	r2, [r8], -r1, lsl #4
    a948:	tstls	r1, ip, ror r4
    a94c:	ldrtmi	r9, [r1], -r0, lsl #8
    a950:	stmdb	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a954:	stmdals	r4, {r2, r9, sl, lr}
    a958:	mrc	7, 7, APSR_nzcv, cr10, cr6, {7}
    a95c:	lfmle	f4, 4, [r3], #664	; 0x298
    a960:	orrcs	r4, r0, #819200	; 0xc8000
    a964:	vst2.8	{d20-d21}, [pc :256], r2
    a968:	ldrbtmi	r7, [r9], #-558	; 0xfffffdd2
    a96c:	smlabtls	r0, sp, r9, lr
    a970:	ldrbtmi	r4, [r8], #-2352	; 0xfffff6d0
    a974:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    a978:	mcr	7, 5, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    a97c:			; <UNDEFINED> instruction: 0xf8d8e7a4
    a980:	orrcs	r4, r0, #0
    a984:	vst2.8	{d20,d22}, [pc :128], ip
    a988:	andls	r7, r0, r6, lsr #4
    a98c:	ldrbtmi	r4, [r9], #-2091	; 0xfffff7d5
    a990:	strne	lr, [r1], #-2509	; 0xfffff633
    a994:	stmdbmi	sl!, {r0, r3, sl, sp}
    a998:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
    a99c:			; <UNDEFINED> instruction: 0xf7f64479
    a9a0:	bmi	a46408 <opt_e@@Base+0x994db0>
    a9a4:			; <UNDEFINED> instruction: 0x46384631
    a9a8:			; <UNDEFINED> instruction: 0xf7f6447a
    a9ac:			; <UNDEFINED> instruction: 0xe7b0eff6
    a9b0:	orrcs	r4, r0, #606208	; 0x94000
    a9b4:	vadd.i8	d20, d0, d21
    a9b8:	ldrbtmi	r2, [r9], #-658	; 0xfffffd6e
    a9bc:	smlabtmi	r0, sp, r9, lr
    a9c0:	ldrbtmi	r4, [r8], #-2339	; 0xfffff6dd
    a9c4:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    a9c8:	mcr	7, 4, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    a9cc:	stmdbmi	r1!, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    a9d0:	stmdami	r1!, {r9, sp}
    a9d4:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    a9d8:	stmdbmi	r0!, {r0, r8, ip, pc}
    a9dc:	andls	r4, r0, #120, 8	; 0x78000000
    a9e0:	vqshl.s8	d20, d8, d0
    a9e4:	ldrbtmi	r2, [r9], #-669	; 0xfffffd63
    a9e8:	mrc	7, 3, APSR_nzcv, cr2, cr6, {7}
    a9ec:	ldmdbmi	ip, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    a9f0:	ldmdami	ip, {r7, r8, r9, sp}
    a9f4:	adccs	pc, lr, #64, 4
    a9f8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    a9fc:	ldmdbmi	sl, {r8, ip, pc}
    aa00:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
    aa04:			; <UNDEFINED> instruction: 0xf7f64479
    aa08:	bmi	6463a0 <opt_e@@Base+0x594d48>
    aa0c:			; <UNDEFINED> instruction: 0x46384631
    aa10:			; <UNDEFINED> instruction: 0xf7f6447a
    aa14:	ldrb	lr, [r7, -r2, asr #31]
    aa18:	mcr	7, 7, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    aa1c:	andeq	r5, r1, r4, asr #10
    aa20:			; <UNDEFINED> instruction: 0x000001b4
    aa24:	muleq	r0, lr, ip
    aa28:	andeq	r4, r0, r8, lsl r7
    aa2c:	strdeq	r4, [r0], -lr
    aa30:	strdeq	r3, [r0], -r2
    aa34:			; <UNDEFINED> instruction: 0x00003bbe
    aa38:	andeq	r4, r0, lr, asr #12
    aa3c:	andeq	r3, r0, ip, asr #21
    aa40:	muleq	r0, r8, fp
    aa44:	andeq	r4, r0, r4, asr r6
    aa48:	andeq	r4, r0, sl, ror #11
    aa4c:	andeq	r3, r0, r2, lsr #21
    aa50:	andeq	r3, r0, lr, ror #22
    aa54:	andeq	r4, r0, r2, lsr r6
    aa58:	andeq	r3, r0, r8, lsl #21
    aa5c:	andeq	r3, r0, lr, asr #22
    aa60:	andeq	r4, r0, r0, lsr r6
    aa64:	andeq	r3, r0, r4, ror #20
    aa68:	andeq	r3, r0, r0, lsr fp
    aa6c:	andeq	r4, r0, ip, ror #11
    aa70:	blmi	ffc44f2c <opt_e@@Base+0xffb938d4>
    aa74:	cdpmi	0, 4, cr11, cr2, cr4, {4}
    aa78:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    aa7c:	ldrmi	sp, [sp], -r7, rrx
    aa80:	ldrmi	r4, [r4], -r0, asr #22
    aa84:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    aa88:	ldrbmi	fp, [sl, #-3072]	; 0xfffff400
    aa8c:	movweq	lr, #52085	; 0xcb75
    aa90:			; <UNDEFINED> instruction: 0xf640db0b
    aa94:	bl	6e7298 <opt_e@@Base+0x635c40>
    aa98:			; <UNDEFINED> instruction: 0xf04f0801
    aa9c:	bl	130b2a4 <opt_e@@Base+0x1259c4c>
    aaa0:	strmi	r0, [r0, #2306]!	; 0x902
    aaa4:	movweq	lr, #23417	; 0x5b79
    aaa8:	bmi	e01368 <opt_e@@Base+0xd4fd10>
    aaac:	cdpvs	3, 8, cr2, cr0, cr0, {0}
    aab0:	ldmpl	r2!, {r7, r8, sp}
    aab4:	svc	0x005ef7f6
    aab8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    aabc:	blmi	cfebfc <opt_e@@Base+0xc4d5a4>
    aac0:	andvc	pc, r0, #1325400064	; 0x4f000000
    aac4:			; <UNDEFINED> instruction: 0x270021ff
    aac8:	vst3.16	{d20-d22}, [pc :256], fp
    aacc:			; <UNDEFINED> instruction: 0xf04f7800
    aad0:	ldrmi	r0, [r8], -r0, lsl #18
    aad4:	svc	0x006cf7f6
    aad8:	vld2.8	{d4,d6}, [r4 :128]!
    aadc:			; <UNDEFINED> instruction: 0x463b6c7f
    aae0:	stceq	0, cr15, [pc], {44}	; 0x2c
    aae4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    aae8:	b	13ecef0 <opt_e@@Base+0x133b898>
    aaec:	ldrdls	r0, [r2], -ip
    aaf0:	stmib	r1, {r4, r5, r9, sl, lr}^
    aaf4:			; <UNDEFINED> instruction: 0xf7f6c700
    aaf8:	stmdacs	r0, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    aafc:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    ab00:			; <UNDEFINED> instruction: 0x4630db10
    ab04:	mcr	7, 7, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    ab08:	vmlsl.u8	q10, d4, d18
    ab0c:	movwcs	r0, #4552	; 0x11c8
    ab10:	streq	pc, [r7], #-4
    ab14:	adcmi	r4, r3, sl, ror r4
    ab18:	andsmi	r5, ip, r4, asr ip
    ab1c:	andlt	r4, r4, r0, lsr #12
    ab20:	blhi	ffc44e1c <opt_e@@Base+0xffb937c4>
    ab24:	vst2.8	{d20,d22}, [pc :64], ip
    ab28:	ldmdami	ip, {r7, r8, r9, ip, sp, lr}
    ab2c:	rsccs	pc, pc, #64, 4
    ab30:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    ab34:	ldmdbmi	sl, {r8, ip, sp, lr}
    ab38:	addscc	r4, r4, r8, ror r4
    ab3c:	ldrbtcc	pc, [pc], #79	; ab44 <__snprintf_chk@plt+0x8ff0>	; <UNPREDICTABLE>
    ab40:			; <UNDEFINED> instruction: 0xf7f64479
    ab44:	ldrtmi	lr, [r0], -r6, asr #27
    ab48:	mcr	7, 6, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    ab4c:			; <UNDEFINED> instruction: 0xf7f6e7e6
    ab50:			; <UNDEFINED> instruction: 0xf04fef0c
    ab54:	tstcs	r6, #-16777216	; 0xff000000
    ab58:	ldrb	r6, [pc, r3]
    ab5c:	vst2.8	{d20,d22}, [pc :64], r1
    ab60:	ldmdami	r1, {r7, r8, r9, ip, sp, lr}
    ab64:	rsccs	pc, r5, #64, 4
    ab68:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    ab6c:	stmdbmi	pc, {r8, sp, lr}	; <UNPREDICTABLE>
    ab70:	addscc	r4, r4, r8, ror r4
    ab74:	ldrbtcc	pc, [pc], #79	; ab7c <__snprintf_chk@plt+0x9028>	; <UNPREDICTABLE>
    ab78:			; <UNDEFINED> instruction: 0xf7f64479
    ab7c:	strb	lr, [sp, sl, lsr #27]
    ab80:	andeq	r5, r1, r8, ror r3
    ab84:	andeq	r5, r1, r0, ror #14
    ab88:			; <UNDEFINED> instruction: 0x000001b0
    ab8c:	andeq	r5, sl, r0, asr r7
    ab90:	andeq	r5, r1, r0, lsl #14
    ab94:	andeq	r5, sl, r4, lsl #14
    ab98:	andeq	r4, r0, r0, ror r5
    ab9c:	andeq	r3, r0, ip, lsr #18
    aba0:	strdeq	r3, [r0], -r4
    aba4:	andeq	r4, r0, r0, lsr #10
    aba8:	strdeq	r3, [r0], -r4
    abac:			; <UNDEFINED> instruction: 0x000039bc
    abb0:	mvnsmi	lr, #737280	; 0xb4000
    abb4:	stmdacs	r0, {r0, r2, r7, ip, sp, pc}
    abb8:			; <UNDEFINED> instruction: 0x4614d05a
    abbc:	addslt	r4, r9, #48, 20	; 0x30000
    abc0:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    abc4:	stmdbhi	r2, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    abc8:	bl	1c5c0e0 <opt_e@@Base+0x1baaa88>
    abcc:	blle	6cb7f8 <opt_e@@Base+0x61a1a0>
    abd0:	ldclvc	6, cr15, [pc], #256	; acd8 <__snprintf_chk@plt+0x9184>
    abd4:			; <UNDEFINED> instruction: 0x060ceb18
    abd8:	andeq	pc, r0, #79	; 0x4f
    abdc:	streq	lr, [r2, -r9, asr #22]
    abe0:	bl	1ddb680 <opt_e@@Base+0x1d2a028>
    abe4:	blle	3cb7f0 <opt_e@@Base+0x31a198>
    abe8:			; <UNDEFINED> instruction: 0xf3c44b26
    abec:	andcs	r0, r1, #200, 2	; 0x32
    abf0:	streq	pc, [r7], #-4
    abf4:	adcmi	r4, r2, fp, ror r4
    abf8:			; <UNDEFINED> instruction: 0xf893440b
    abfc:	andsmi	r4, r4, r0, lsl #4
    ac00:	andlt	r4, r5, r0, lsr #12
    ac04:	mvnshi	lr, #12386304	; 0xbd0000
    ac08:			; <UNDEFINED> instruction: 0xf44f4b1f
    ac0c:	mrscs	r7, R8_usr
    ac10:	ldrbvs	pc, [pc, -r4, lsr #8]!	; <UNPREDICTABLE>
    ac14:			; <UNDEFINED> instruction: 0x460e447b
    ac18:			; <UNDEFINED> instruction: 0xf0274413
    ac1c:	ldrmi	r0, [r8], -pc, lsl #14
    ac20:	mcr	7, 6, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    ac24:	vst2.8	{d20,d22}, [pc :64], r9
    ac28:	movwcs	r7, #512	; 0x200
    ac2c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    ac30:	ldrtmi	r2, [r3], -r0, lsl #6
    ac34:	strdls	r0, [r2], -sl
    ac38:	strvc	lr, [r2], -r1, asr #19
    ac3c:	ldrdeq	pc, [r0], r5
    ac40:	mcr	7, 4, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    ac44:			; <UNDEFINED> instruction: 0xf1712800
    ac48:	ble	ff34b850 <opt_e@@Base+0xff29a1f8>
    ac4c:	vst2.8	{d20,d22}, [pc :64], r0
    ac50:	ldmdami	r0, {r7, r8, r9, ip, sp, lr}
    ac54:	eorcc	pc, r9, #64, 4
    ac58:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    ac5c:	stmdbmi	lr, {r8, sp, lr}
    ac60:	adccc	r4, ip, r8, ror r4
    ac64:	ldrbtcc	pc, [pc], #79	; ac6c <__snprintf_chk@plt+0x9118>	; <UNPREDICTABLE>
    ac68:			; <UNDEFINED> instruction: 0xf7f64479
    ac6c:			; <UNDEFINED> instruction: 0xe7c7ed32
    ac70:	mrc	7, 3, APSR_nzcv, cr10, cr6, {7}
    ac74:	ldrbtcc	pc, [pc], #79	; ac7c <__snprintf_chk@plt+0x9128>	; <UNPREDICTABLE>
    ac78:	andvs	r2, r3, r6, lsl r3
    ac7c:	svclt	0x0000e7c0
    ac80:	andeq	r5, r1, r2, lsr #12
    ac84:	andeq	r5, sl, r4, lsr #12
    ac88:	andeq	r5, sl, r4, lsl #12
    ac8c:			; <UNDEFINED> instruction: 0x000155b8
    ac90:	andeq	r4, r0, r0, ror #8
    ac94:	andeq	r3, r0, r4, lsl #16
    ac98:	andeq	r3, r0, ip, asr #17
    ac9c:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    aca0:	stmiavs	r4, {r0, r3, r6, ip, lr, pc}^
    aca4:	suble	r2, r2, r0, lsl #24
    aca8:	movwcs	lr, #2512	; 0x9d0
    acac:	svclt	0x00082b00
    acb0:	teqle	r9, #45056	; 0xb000
    acb4:	blcs	29d50 <ntfs_context@@Base+0x9b4c>
    acb8:	bcs	2fa8e0 <opt_e@@Base+0x249288>
    acbc:	streq	pc, [r3, #-421]	; 0xfffffe5b
    acc0:			; <UNDEFINED> instruction: 0xf585fab5
    acc4:	movwcs	fp, #3864	; 0xf18
    acc8:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
    accc:	strtmi	fp, [fp], -r8, lsl #30
    acd0:	stmvs	r1, {r0, r1, r4, r6, r8, r9, fp, ip, sp, pc}
    acd4:	bvs	2b7260 <opt_e@@Base+0x205c08>
    acd8:	b	14a560c <opt_e@@Base+0x13f3fb4>
    acdc:	andle	r0, r7, r3
    ace0:	svccs	0x0000b29f
    ace4:	bcs	2fa90c <opt_e@@Base+0x2492b4>
    ace8:	svclt	0x0018d31e
    acec:	ldmiblt	sp, {r8, sl, sp}^
    acf0:			; <UNDEFINED> instruction: 0xf7ff2030
    acf4:	bicslt	pc, r0, pc, asr #24
    acf8:	strmi	r8, [r8], #-2689	; 0xfffff57f
    acfc:	stmdavs	r2, {r0, r6, fp, sp, lr}
    ad00:	blcs	37734 <ntfs_context@@Base+0x17530>
    ad04:	bcs	17a91c <opt_e@@Base+0xc92c4>
    ad08:	andle	r2, lr, r0, lsl #6
    ad0c:	svclt	0x00082b00
    ad10:	movwle	r2, #39435	; 0x9a0b
    ad14:	svclt	0x000c7c22
    ad18:	movwcs	r2, #769	; 0x301
    ad1c:	svclt	0x00142a03
    ad20:			; <UNDEFINED> instruction: 0xf0032300
    ad24:	and	r0, r0, r1, lsl #6
    ad28:	ldrmi	r2, [r8], -r1, lsl #6
    ad2c:			; <UNDEFINED> instruction: 0xf04fbdf8
    ad30:			; <UNDEFINED> instruction: 0x461833ff
    ad34:			; <UNDEFINED> instruction: 0xf7f6bdf8
    ad38:			; <UNDEFINED> instruction: 0xf04fee18
    ad3c:	andscs	r3, r6, #-67108861	; 0xfc000003
    ad40:	ldrmi	r6, [r8], -r2
    ad44:	svclt	0x0000bdf8
    ad48:	svclt	0x00004770
    ad4c:			; <UNDEFINED> instruction: 0x4604b510
    ad50:	tstcs	r8, r8, ror #2
    ad54:			; <UNDEFINED> instruction: 0xf7f62001
    ad58:			; <UNDEFINED> instruction: 0xf04fecaa
    ad5c:			; <UNDEFINED> instruction: 0x460331ff
    ad60:			; <UNDEFINED> instruction: 0xf04f60c4
    ad64:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    ad68:	ldrmi	r0, [r8], -r4, lsl #2
    ad6c:			; <UNDEFINED> instruction: 0xf7f6bd10
    ad70:			; <UNDEFINED> instruction: 0x4623edfc
    ad74:	andvs	r2, r2, r6, lsl r2
    ad78:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    ad7c:	ldrlt	fp, [r0, #-336]	; 0xfffffeb0
    ad80:	stmvs	r0, {r2, r9, sl, lr}
    ad84:			; <UNDEFINED> instruction: 0xf7f6b108
    ad88:	strtmi	lr, [r0], -r0, asr #28
    ad8c:			; <UNDEFINED> instruction: 0x4010e8bd
    ad90:	ldcllt	7, cr15, [ip], {246}	; 0xf6
    ad94:	svclt	0x00004770
    ad98:	svcmi	0x00f0e92d
    ad9c:			; <UNDEFINED> instruction: 0xf8dfb08f
    ada0:	blmi	ffe6bd38 <opt_e@@Base+0xffdba6e0>
    ada4:			; <UNDEFINED> instruction: 0xf85844f8
    ada8:	movwls	r3, #32771	; 0x8003
    adac:	movwls	r6, #55323	; 0xd81b
    adb0:			; <UNDEFINED> instruction: 0xf0002800
    adb4:			; <UNDEFINED> instruction: 0x460481de
    adb8:	tstlt	r8, r0, lsl #17
    adbc:	mcr	7, 1, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    adc0:	adcvs	r2, r3, r0, lsl #6
    adc4:	svcvs	0x00c168e0
    adc8:	mlacc	r5, r0, r8, pc	; <UNPREDICTABLE>
    adcc:	ldrsbtgt	pc, [r0], -r1	; <UNPREDICTABLE>
    add0:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    add4:			; <UNDEFINED> instruction: 0xf1b36b49
    add8:	blx	b0c260 <opt_e@@Base+0xa5ac08>
    addc:	blx	895f0 <ntfs_context@@Base+0x693ec>
    ade0:	svclt	0x0058f202
    ade4:			; <UNDEFINED> instruction: 0xf505fa41
    ade8:	beq	c5718 <opt_e@@Base+0x140c0>
    adec:	blx	106527c <opt_e@@Base+0xfb3c24>
    adf0:	stmdbvs	r3!, {r0, r1, r8, r9, fp, ip, sp, lr, pc}^
    adf4:	b	12bab5c <opt_e@@Base+0x1209504>
    adf8:	mrrcne	10, 0, r0, r6, cr5
    adfc:	streq	pc, [r0, -r3, asr #2]
    ae00:	bl	1ddc360 <opt_e@@Base+0x1d2ad08>
    ae04:	stmib	r4, {r0, r1, r3, r8, r9}^
    ae08:	vabdl.s8	q3, d0, d4
    ae0c:	bmi	ff7eb290 <opt_e@@Base+0xff739c38>
    ae10:	stmibmi	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    ae14:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    ae18:	ldrbtmi	r3, [r9], #-704	; 0xfffffd40
    ae1c:	smlabtls	r9, r0, r3, r3
    ae20:	movwls	r9, #45578	; 0xb20a
    ae24:	andshi	pc, ip, sp, asr #17
    ae28:			; <UNDEFINED> instruction: 0xf04f4632
    ae2c:	ldrtmi	r0, [fp], -r0, lsl #18
    ae30:	andls	pc, r4, r4, asr #17
    ae34:	mrc2	7, 5, pc, cr12, cr15, {7}
    ae38:	strmi	r1, [r5], -r2, asr #24
    ae3c:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    ae40:	stmdacs	r0, {r0, r1, r5, r6, fp, sp, lr}
    ae44:			; <UNDEFINED> instruction: 0xf043d075
    ae48:	stmiavs	r0!, {r0, r8}^
    ae4c:	ldmib	r4, {r0, r5, r6, sp, lr}^
    ae50:			; <UNDEFINED> instruction: 0xf7f62304
    ae54:	strmi	lr, [r1], -sl, asr #28
    ae58:	stmdacs	r0, {r5, r7, sp, lr}
    ae5c:	sbchi	pc, sp, r0
    ae60:	andscs	r6, r0, r1, lsl #17
    ae64:	blx	fe5c8e6a <opt_e@@Base+0xfe517812>
    ae68:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
    ae6c:	eorcs	r4, r0, r1, lsl #13
    ae70:	blx	fe448e76 <opt_e@@Base+0xfe39781e>
    ae74:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
    ae78:	addcs	r4, r0, r5, lsl #12
    ae7c:	blx	fe2c8e82 <opt_e@@Base+0xfe21782a>
    ae80:			; <UNDEFINED> instruction: 0xf1b96863
    ae84:			; <UNDEFINED> instruction: 0xf0000f00
    ae88:			; <UNDEFINED> instruction: 0xf04380b5
    ae8c:	tstlt	sp, r0, asr #6
    ae90:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    ae94:	tstlt	r8, r3, rrx
    ae98:			; <UNDEFINED> instruction: 0xf0436863
    ae9c:	rsbvs	r0, r3, r4, lsl #6
    aea0:	stmiavs	r0!, {r0, r1, r5, fp, sp, lr}
    aea4:	strle	r0, [r4, #-1819]!	; 0xfffff8e5
    aea8:			; <UNDEFINED> instruction: 0xf7f62100
    aeac:			; <UNDEFINED> instruction: 0x4605ee18
    aeb0:			; <UNDEFINED> instruction: 0xf0002800
    aeb4:	ldmibmi	r8!, {r0, r2, r3, r6, r8, pc}
    aeb8:	stceq	0, cr15, [r0], {79}	; 0x4f
    aebc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aec0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aec4:	andcs	r4, r4, #103809024	; 0x6300000
    aec8:	stmdbls	r7, {r1, r2, r3, r7, r9, sl, lr}
    aecc:			; <UNDEFINED> instruction: 0xf8512090
    aed0:	strls	r1, [r4, #-14]
    aed4:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    aed8:			; <UNDEFINED> instruction: 0xcc02e9cd
    aedc:	stcl	7, cr15, [r8, #984]!	; 0x3d8
    aee0:	stmdavs	r3!, {r3, r4, r8, fp, ip, sp, pc}^
    aee4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    aee8:	strtmi	r6, [r8], -r3, rrx
    aeec:	ldc	7, cr15, [r0, #-984]!	; 0xfffffc28
    aef0:			; <UNDEFINED> instruction: 0xf7ff68a0
    aef4:	stmdavs	r3!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    aef8:	cmnle	r4, r0, lsl #16
    aefc:	nopeq	{67}	; 0x43
    af00:	stmdavs	r5!, {r0, r1, r5, r6, sp, lr}
    af04:	andsmi	r6, sp, r0, lsr #17
    af08:			; <UNDEFINED> instruction: 0xf7f6d160
    af0c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    af10:	adcshi	pc, r2, r0, asr #32
    af14:	ldmib	r4, {r5, r7, sp, lr}^
    af18:	lfmne	f3, 2, [lr], {4}
    af1c:	streq	pc, [r0, -r2, asr #2]
    af20:	bl	1ddc480 <opt_e@@Base+0x1d2ae28>
    af24:	stmib	r4, {r0, r1, r3, r8, r9}^
    af28:	vabdl.s8	q3, d0, d4
    af2c:	stmiavs	r0!, {r0, r1, r2, r3, r7, pc}^
    af30:			; <UNDEFINED> instruction: 0xf043e77a
    af34:	cmncs	r0, r2, lsl #6
    af38:	andcs	r6, r1, r3, rrx
    af3c:	bl	fedc8f1c <opt_e@@Base+0xfed178c4>
    af40:	adcvs	r4, r0, r1, lsl #13
    af44:			; <UNDEFINED> instruction: 0xf0002800
    af48:	ldmib	r4, {r0, r6, r7, pc}^
    af4c:	stmiavs	r1!, {r2, r8, r9, sp}^
    af50:	stmib	r9, {r3, r6, r7, r8, fp, sp, lr}^
    af54:			; <UNDEFINED> instruction: 0xf8c92300
    af58:			; <UNDEFINED> instruction: 0xf7f6100c
    af5c:	stmiavs	r3!, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    af60:	andeq	pc, r8, r9, asr #17
    af64:	bcs	251d4 <ntfs_context@@Base+0x4fd0>
    af68:	sbchi	pc, r1, r0
    af6c:	strtmi	r6, [fp], -r1, ror #17
    af70:	bmi	fe2b0f94 <opt_e@@Base+0xfe1ff93c>
    af74:	orrcs	r9, r0, r6, lsl #2
    af78:	stmdals	r6, {r1, r7, fp, ip, lr}
    af7c:			; <UNDEFINED> instruction: 0xf7f66f80
    af80:			; <UNDEFINED> instruction: 0x4681ecfa
    af84:			; <UNDEFINED> instruction: 0xf0002800
    af88:	ldmib	r4, {r3, r4, r5, r7, pc}^
    af8c:	stmiavs	r1!, {r0, r1, r9, ip, sp}
    af90:			; <UNDEFINED> instruction: 0xe014f8d4
    af94:			; <UNDEFINED> instruction: 0xc01cf8d3
    af98:	blx	fe8a51c6 <opt_e@@Base+0xfe7f3b6e>
    af9c:	stmib	sp, {r2, r3, r8, r9, sp}^
    afa0:	tstls	r2, r0, lsl #10
    afa4:	movwcc	pc, #60172	; 0xeb0c	; <UNPREDICTABLE>
    afa8:	ldcl	7, cr15, [r8], {246}	; 0xf6
    afac:	ldmibvs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}^
    afb0:	addsmi	r2, r0, #0, 6
    afb4:	movweq	lr, #15217	; 0x3b71
    afb8:	adcshi	pc, r1, r0, asr #5
    afbc:			; <UNDEFINED> instruction: 0xf7f64648
    afc0:	stmdavs	r3!, {r1, r2, r7, sl, fp, sp, lr, pc}^
    afc4:	stmiavs	r0!, {r0, r2, r5, fp, sp, lr}
    afc8:	addsle	r4, lr, sp, lsl r0
    afcc:			; <UNDEFINED> instruction: 0xf580fab0
    afd0:	blls	20d58c <opt_e@@Base+0x15bf34>
    afd4:	bls	35c87c <opt_e@@Base+0x2ab224>
    afd8:	addsmi	r6, sl, #1769472	; 0x1b0000
    afdc:	sbcshi	pc, r0, r0, asr #32
    afe0:	pop	{r0, r1, r2, r3, ip, sp, pc}
    afe4:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    afe8:			; <UNDEFINED> instruction: 0xf043bf04
    afec:	rsbvs	r0, r3, r0, lsl r3
    aff0:	str	sp, [r6, r4, lsl #3]
    aff4:	orreq	pc, r0, #67	; 0x43
    aff8:	andls	lr, r1, r9, asr #14
    affc:	movwls	sl, #2828	; 0xb0c
    b000:	movwcs	lr, #18900	; 0x49d4
    b004:	smlattls	ip, r0, r8, r6
    b008:	stcl	7, cr15, [r6], #984	; 0x3d8
    b00c:	ldmiblt	r0, {r2, r7, r9, sl, lr}^
    b010:	ldmib	r4, {r2, r3, r8, sl, fp, ip, pc}^
    b014:			; <UNDEFINED> instruction: 0xb1252304
    b018:	bvs	1a658c0 <opt_e@@Base+0x19b4268>
    b01c:	streq	lr, [r1, #-2640]	; 0xfffff5b0
    b020:	ldmdbmi	pc, {r0, r6, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    b024:	stmib	sp, {sp}^
    b028:	orrcs	r2, r0, #134217728	; 0x8000000
    b02c:	andls	r4, r0, r9, ror r4
    b030:	vrhadd.s8	d25, d0, d1
    b034:	ldmib	sp, {r0, r1, r4, r9, lr}^
    b038:			; <UNDEFINED> instruction: 0xf7f61009
    b03c:	stmdals	ip, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    b040:	bl	fe1c9020 <opt_e@@Base+0xfe1179c8>
    b044:	ldmib	r4, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    b048:	strb	r2, [sl, r4, lsl #6]!
    b04c:	ldr	r6, [sp, r0, lsr #17]!
    b050:	ldrdeq	lr, [r4, -r4]
    b054:	mrrcmi	3, 8, r2, r3, cr0
    b058:	addvs	pc, r0, #1325400064	; 0x4f000000
    b05c:	andls	pc, r0, sp, asr #17
    b060:	smlabteq	r2, sp, r9, lr
    b064:	ldmdami	r0, {r2, r3, r4, r5, r6, sl, lr}^
    b068:	ldrbtmi	r4, [r8], #-2384	; 0xfffff6b0
    b06c:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    b070:			; <UNDEFINED> instruction: 0xf7f630c0
    b074:	str	lr, [ip, lr, lsr #22]!
    b078:	ldrdeq	lr, [r4, -r4]
    b07c:	mcrrmi	3, 8, r2, ip, cr0
    b080:	rsbsmi	pc, r1, #64, 4
    b084:	stmib	sp, {r8, sl, ip, pc}^
    b088:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    b08c:	stmdbmi	sl, {r0, r3, r6, fp, lr}^
    b090:	strls	r4, [r1], #-1144	; 0xfffffb88
    b094:	sbccc	r4, r0, r9, ror r4
    b098:	bl	6c9078 <opt_e@@Base+0x617a20>
    b09c:	stcl	7, cr15, [r4], #-984	; 0xfffffc28
    b0a0:	rsbmi	r6, sp, #327680	; 0x50000
    b0a4:	addlt	lr, r9, #39059456	; 0x2540000
    b0a8:	tstls	r5, r4, asr #26
    b0ac:	ldrbtmi	r4, [sp], #-2372	; 0xfffff6bc
    b0b0:	movwcs	lr, #10701	; 0x29cd
    b0b4:	andls	r2, r4, r0, lsl #7
    b0b8:	andsmi	pc, sl, #64, 4
    b0bc:	andgt	pc, r0, sp, asr #17
    b0c0:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
    b0c4:			; <UNDEFINED> instruction: 0xf7f69501
    b0c8:	ldr	lr, [r8, r4, lsl #22]!
    b0cc:	orrcs	r4, r0, #999424	; 0xf4000
    b0d0:	vtst.8	d20, d0, d29
    b0d4:	ldrbtmi	r4, [r9], #-588	; 0xfffffdb4
    b0d8:	ldmdbmi	ip!, {r0, r8, ip, pc}
    b0dc:	strls	r4, [r0, #-1144]	; 0xfffffb88
    b0e0:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    b0e4:	ldrbcc	pc, [pc, #79]!	; b13b <__snprintf_chk@plt+0x95e7>	; <UNPREDICTABLE>
    b0e8:	b	ffcc90c8 <opt_e@@Base+0xffc17a70>
    b0ec:			; <UNDEFINED> instruction: 0x4618e771
    b0f0:	ldrbcc	pc, [pc, #79]!	; b147 <__snprintf_chk@plt+0x95f3>	; <UNPREDICTABLE>
    b0f4:	bl	b490d4 <opt_e@@Base+0xa97a7c>
    b0f8:	ldmdbmi	r5!, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    b0fc:	orrvc	pc, r0, #1325400064	; 0x4f000000
    b100:	vtst.8	d20, d0, d20
    b104:	ldrbtmi	r4, [r9], #-603	; 0xfffffda5
    b108:	ldmdbmi	r3!, {r0, r8, ip, pc}
    b10c:	strls	r4, [r0, #-1144]	; 0xfffffb88
    b110:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    b114:	ldrbcc	pc, [pc, #79]!	; b16b <__snprintf_chk@plt+0x9617>	; <UNPREDICTABLE>
    b118:	b	ff6c90f8 <opt_e@@Base+0xff617aa0>
    b11c:	ldmib	r4, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    b120:	vst4.8	{d16,d18,d20,d22}, [pc], r4
    b124:	stcmi	3, cr7, [sp], #-512	; 0xfffffe00
    b128:	rsbmi	pc, r2, #64, 4
    b12c:			; <UNDEFINED> instruction: 0xf04f9500
    b130:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    b134:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    b138:	stmdbmi	sl!, {r0, r3, r5, fp, lr}
    b13c:	strls	r4, [r1], #-1144	; 0xfffffb88
    b140:	sbccc	r4, r0, r9, ror r4
    b144:	b	ff149124 <opt_e@@Base+0xff097acc>
    b148:			; <UNDEFINED> instruction: 0xf7f64648
    b14c:	strb	lr, [r0, -r0, asr #23]
    b150:	orrcs	r4, r0, #606208	; 0x94000
    b154:	vadd.i8	d20, d0, d21
    b158:	ldrbtmi	r4, [r9], #-567	; 0xfffffdc9
    b15c:	stmdbmi	r4!, {r0, r8, ip, pc}
    b160:	strls	r4, [r0, #-1144]	; 0xfffffb88
    b164:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    b168:	ldrbcc	pc, [pc, #79]!	; b1bf <__snprintf_chk@plt+0x966b>	; <UNPREDICTABLE>
    b16c:	b	fec4914c <opt_e@@Base+0xfeb97af4>
    b170:			; <UNDEFINED> instruction: 0xf7f6e72f
    b174:			; <UNDEFINED> instruction: 0xf04febfa
    b178:	tstcs	r6, #1069547520	; 0x3fc00000
    b17c:	str	r6, [r8, -r3]!
    b180:	bl	d49160 <opt_e@@Base+0xc97b08>
    b184:	andeq	r5, r1, ip, asr #32
    b188:			; <UNDEFINED> instruction: 0x000001b4
    b18c:	andeq	r3, r0, r0, asr r6
    b190:	andeq	r3, r0, lr, asr #12
    b194:	andeq	r3, r0, sl, lsl r7
    b198:	andeq	r0, r0, r0, asr #3
    b19c:			; <UNDEFINED> instruction: 0x000001b0
    b1a0:	ldrdeq	r4, [r0], -r0
    b1a4:	andeq	r4, r0, r0, ror r0
    b1a8:	strdeq	r3, [r0], -sl
    b1ac:	andeq	r3, r0, r6, asr #9
    b1b0:	andeq	r4, r0, lr, lsl #2
    b1b4:	ldrdeq	r3, [r0], -r4
    b1b8:	andeq	r3, r0, r0, lsr #9
    b1bc:	andeq	r4, r0, sl, rrx
    b1c0:	andeq	r3, r0, r4, ror r4
    b1c4:	andeq	r4, r0, sl, rrx
    b1c8:	andeq	r3, r0, r8, lsl #7
    b1cc:	andeq	r3, r0, r2, asr r4
    b1d0:	andeq	r4, r0, r6, asr r0
    b1d4:	andeq	r3, r0, r8, asr r3
    b1d8:	andeq	r3, r0, r2, lsr #8
    b1dc:	andeq	r4, r0, r2, asr #32
    b1e0:	andeq	r3, r0, r8, lsr #6
    b1e4:	strdeq	r3, [r0], -r4
    b1e8:	andeq	r3, r0, r6, ror #26
    b1ec:	andeq	r3, r0, r4, lsl #6
    b1f0:	andeq	r3, r0, lr, asr #7
    b1f4:	andeq	r0, r0, r0
    b1f8:	svclt	0x00081e4a
    b1fc:			; <UNDEFINED> instruction: 0xf0c04770
    b200:	addmi	r8, r8, #36, 2
    b204:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    b208:			; <UNDEFINED> instruction: 0xf0004211
    b20c:	blx	fec2b670 <opt_e@@Base+0xfeb7a018>
    b210:	blx	fec88018 <opt_e@@Base+0xfebd69c0>
    b214:	bl	fe8c7c20 <opt_e@@Base+0xfe8165c8>
    b218:			; <UNDEFINED> instruction: 0xf1c30303
    b21c:	andge	r0, r4, #2080374784	; 0x7c000000
    b220:	movwne	lr, #15106	; 0x3b02
    b224:	andeq	pc, r0, #79	; 0x4f
    b228:	svclt	0x0000469f
    b22c:	andhi	pc, r0, pc, lsr #7
    b230:	svcvc	0x00c1ebb0
    b234:	bl	10bae3c <opt_e@@Base+0x10097e4>
    b238:	svclt	0x00280202
    b23c:	sbcvc	lr, r1, r0, lsr #23
    b240:	svcvc	0x0081ebb0
    b244:	bl	10bae4c <opt_e@@Base+0x10097f4>
    b248:	svclt	0x00280202
    b24c:	addvc	lr, r1, r0, lsr #23
    b250:	svcvc	0x0041ebb0
    b254:	bl	10bae5c <opt_e@@Base+0x1009804>
    b258:	svclt	0x00280202
    b25c:	subvc	lr, r1, r0, lsr #23
    b260:	svcvc	0x0001ebb0
    b264:	bl	10bae6c <opt_e@@Base+0x1009814>
    b268:	svclt	0x00280202
    b26c:	andvc	lr, r1, r0, lsr #23
    b270:	svcvs	0x00c1ebb0
    b274:	bl	10bae7c <opt_e@@Base+0x1009824>
    b278:	svclt	0x00280202
    b27c:	sbcvs	lr, r1, r0, lsr #23
    b280:	svcvs	0x0081ebb0
    b284:	bl	10bae8c <opt_e@@Base+0x1009834>
    b288:	svclt	0x00280202
    b28c:	addvs	lr, r1, r0, lsr #23
    b290:	svcvs	0x0041ebb0
    b294:	bl	10bae9c <opt_e@@Base+0x1009844>
    b298:	svclt	0x00280202
    b29c:	subvs	lr, r1, r0, lsr #23
    b2a0:	svcvs	0x0001ebb0
    b2a4:	bl	10baeac <opt_e@@Base+0x1009854>
    b2a8:	svclt	0x00280202
    b2ac:	andvs	lr, r1, r0, lsr #23
    b2b0:	svcpl	0x00c1ebb0
    b2b4:	bl	10baebc <opt_e@@Base+0x1009864>
    b2b8:	svclt	0x00280202
    b2bc:	sbcpl	lr, r1, r0, lsr #23
    b2c0:	svcpl	0x0081ebb0
    b2c4:	bl	10baecc <opt_e@@Base+0x1009874>
    b2c8:	svclt	0x00280202
    b2cc:	addpl	lr, r1, r0, lsr #23
    b2d0:	svcpl	0x0041ebb0
    b2d4:	bl	10baedc <opt_e@@Base+0x1009884>
    b2d8:	svclt	0x00280202
    b2dc:	subpl	lr, r1, r0, lsr #23
    b2e0:	svcpl	0x0001ebb0
    b2e4:	bl	10baeec <opt_e@@Base+0x1009894>
    b2e8:	svclt	0x00280202
    b2ec:	andpl	lr, r1, r0, lsr #23
    b2f0:	svcmi	0x00c1ebb0
    b2f4:	bl	10baefc <opt_e@@Base+0x10098a4>
    b2f8:	svclt	0x00280202
    b2fc:	sbcmi	lr, r1, r0, lsr #23
    b300:	svcmi	0x0081ebb0
    b304:	bl	10baf0c <opt_e@@Base+0x10098b4>
    b308:	svclt	0x00280202
    b30c:	addmi	lr, r1, r0, lsr #23
    b310:	svcmi	0x0041ebb0
    b314:	bl	10baf1c <opt_e@@Base+0x10098c4>
    b318:	svclt	0x00280202
    b31c:	submi	lr, r1, r0, lsr #23
    b320:	svcmi	0x0001ebb0
    b324:	bl	10baf2c <opt_e@@Base+0x10098d4>
    b328:	svclt	0x00280202
    b32c:	andmi	lr, r1, r0, lsr #23
    b330:	svccc	0x00c1ebb0
    b334:	bl	10baf3c <opt_e@@Base+0x10098e4>
    b338:	svclt	0x00280202
    b33c:	sbccc	lr, r1, r0, lsr #23
    b340:	svccc	0x0081ebb0
    b344:	bl	10baf4c <opt_e@@Base+0x10098f4>
    b348:	svclt	0x00280202
    b34c:	addcc	lr, r1, r0, lsr #23
    b350:	svccc	0x0041ebb0
    b354:	bl	10baf5c <opt_e@@Base+0x1009904>
    b358:	svclt	0x00280202
    b35c:	subcc	lr, r1, r0, lsr #23
    b360:	svccc	0x0001ebb0
    b364:	bl	10baf6c <opt_e@@Base+0x1009914>
    b368:	svclt	0x00280202
    b36c:	andcc	lr, r1, r0, lsr #23
    b370:	svccs	0x00c1ebb0
    b374:	bl	10baf7c <opt_e@@Base+0x1009924>
    b378:	svclt	0x00280202
    b37c:	sbccs	lr, r1, r0, lsr #23
    b380:	svccs	0x0081ebb0
    b384:	bl	10baf8c <opt_e@@Base+0x1009934>
    b388:	svclt	0x00280202
    b38c:	addcs	lr, r1, r0, lsr #23
    b390:	svccs	0x0041ebb0
    b394:	bl	10baf9c <opt_e@@Base+0x1009944>
    b398:	svclt	0x00280202
    b39c:	subcs	lr, r1, r0, lsr #23
    b3a0:	svccs	0x0001ebb0
    b3a4:	bl	10bafac <opt_e@@Base+0x1009954>
    b3a8:	svclt	0x00280202
    b3ac:	andcs	lr, r1, r0, lsr #23
    b3b0:	svcne	0x00c1ebb0
    b3b4:	bl	10bafbc <opt_e@@Base+0x1009964>
    b3b8:	svclt	0x00280202
    b3bc:	sbcne	lr, r1, r0, lsr #23
    b3c0:	svcne	0x0081ebb0
    b3c4:	bl	10bafcc <opt_e@@Base+0x1009974>
    b3c8:	svclt	0x00280202
    b3cc:	addne	lr, r1, r0, lsr #23
    b3d0:	svcne	0x0041ebb0
    b3d4:	bl	10bafdc <opt_e@@Base+0x1009984>
    b3d8:	svclt	0x00280202
    b3dc:	subne	lr, r1, r0, lsr #23
    b3e0:	svcne	0x0001ebb0
    b3e4:	bl	10bafec <opt_e@@Base+0x1009994>
    b3e8:	svclt	0x00280202
    b3ec:	andne	lr, r1, r0, lsr #23
    b3f0:	svceq	0x00c1ebb0
    b3f4:	bl	10baffc <opt_e@@Base+0x10099a4>
    b3f8:	svclt	0x00280202
    b3fc:	sbceq	lr, r1, r0, lsr #23
    b400:	svceq	0x0081ebb0
    b404:	bl	10bb00c <opt_e@@Base+0x10099b4>
    b408:	svclt	0x00280202
    b40c:	addeq	lr, r1, r0, lsr #23
    b410:	svceq	0x0041ebb0
    b414:	bl	10bb01c <opt_e@@Base+0x10099c4>
    b418:	svclt	0x00280202
    b41c:	subeq	lr, r1, r0, lsr #23
    b420:	svceq	0x0001ebb0
    b424:	bl	10bb02c <opt_e@@Base+0x10099d4>
    b428:	svclt	0x00280202
    b42c:	andeq	lr, r1, r0, lsr #23
    b430:			; <UNDEFINED> instruction: 0x47704610
    b434:	andcs	fp, r1, ip, lsl #30
    b438:	ldrbmi	r2, [r0, -r0]!
    b43c:			; <UNDEFINED> instruction: 0xf281fab1
    b440:	andseq	pc, pc, #-2147483600	; 0x80000030
    b444:			; <UNDEFINED> instruction: 0xf002fa20
    b448:	tstlt	r8, r0, ror r7
    b44c:	rscscc	pc, pc, pc, asr #32
    b450:	stmdalt	lr, {ip, sp, lr, pc}
    b454:	rscsle	r2, r8, r0, lsl #18
    b458:	andmi	lr, r3, sp, lsr #18
    b45c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    b460:			; <UNDEFINED> instruction: 0x4006e8bd
    b464:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    b468:	smlatbeq	r3, r1, fp, lr
    b46c:	svclt	0x00004770
    b470:			; <UNDEFINED> instruction: 0xf04fb502
    b474:			; <UNDEFINED> instruction: 0xf7f60008
    b478:	vstrlt.16	s28, [r2, #-76]	; 0xffffffb4	; <UNPREDICTABLE>
    b47c:	mvnsmi	lr, #737280	; 0xb4000
    b480:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    b484:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    b488:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    b48c:	ldm	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b490:	blne	1d9c68c <opt_e@@Base+0x1ceb034>
    b494:	strhle	r1, [sl], -r6
    b498:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    b49c:			; <UNDEFINED> instruction: 0xf8553401
    b4a0:	strbmi	r3, [sl], -r4, lsl #30
    b4a4:	ldrtmi	r4, [r8], -r1, asr #12
    b4a8:	adcmi	r4, r6, #152, 14	; 0x2600000
    b4ac:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b4b0:	svclt	0x000083f8
    b4b4:	muleq	r1, sl, r7
    b4b8:	muleq	r1, r0, r7
    b4bc:	svclt	0x00004770

Disassembly of section .fini:

0000b4c0 <.fini>:
    b4c0:	push	{r3, lr}
    b4c4:	pop	{r3, pc}
