// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Tue Apr 19 09:49:03 2022
// Host        : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/HLS_projects_OneDPS/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_0/design_1_nnlayer_0_0_sim_netlist.v
// Design      : design_1_nnlayer_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_nnlayer_0_0,nnlayer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "nnlayer,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_nnlayer_0_0
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [15:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [15:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 16, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [15:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [15:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "16" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "110'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "110'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "110'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "110'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "110'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state105 = "110'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state106 = "110'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "110'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "110'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "110'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state110 = "110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "110'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "110'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "110'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "110'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "110'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "110'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "110'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "110'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "110'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "110'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "110'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "110'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "110'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "110'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "110'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "110'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "110'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "110'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "110'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "110'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "110'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "110'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "110'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "110'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "110'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "110'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "110'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "110'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "110'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "110'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "110'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "110'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "110'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "110'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "110'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "110'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "110'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "110'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "110'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "110'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "110'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "110'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "110'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "110'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "110'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "110'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "110'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "110'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "110'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "110'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "110'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "110'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "110'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "110'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "110'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "110'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "110'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "110'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "110'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "110'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  design_1_nnlayer_0_0_nnlayer inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "16" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "nnlayer" *) 
(* ap_ST_fsm_state1 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state100 = "110'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state101 = "110'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state102 = "110'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state103 = "110'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state104 = "110'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state105 = "110'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state106 = "110'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state107 = "110'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state108 = "110'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state109 = "110'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state11 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state110 = "110'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state12 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "110'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "110'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "110'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "110'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "110'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "110'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "110'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "110'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "110'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "110'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "110'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "110'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "110'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "110'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "110'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "110'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "110'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "110'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "110'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "110'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "110'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "110'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "110'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "110'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "110'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "110'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "110'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "110'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "110'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "110'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "110'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "110'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "110'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "110'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "110'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "110'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state76 = "110'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "110'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "110'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state79 = "110'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "110'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state81 = "110'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "110'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "110'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state84 = "110'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "110'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state86 = "110'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state87 = "110'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "110'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state89 = "110'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state9 = "110'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "110'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state91 = "110'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state92 = "110'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "110'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state94 = "110'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state95 = "110'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "110'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state97 = "110'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state98 = "110'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "110'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module design_1_nnlayer_0_0_nnlayer
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [15:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [15:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [7:0]activation;
  wire [7:0]activation_read_reg_777;
  wire \ap_CS_fsm[109]_i_2_n_13 ;
  wire \ap_CS_fsm[1]_i_10_n_13 ;
  wire \ap_CS_fsm[1]_i_11_n_13 ;
  wire \ap_CS_fsm[1]_i_12_n_13 ;
  wire \ap_CS_fsm[1]_i_13_n_13 ;
  wire \ap_CS_fsm[1]_i_14_n_13 ;
  wire \ap_CS_fsm[1]_i_15_n_13 ;
  wire \ap_CS_fsm[1]_i_16_n_13 ;
  wire \ap_CS_fsm[1]_i_17_n_13 ;
  wire \ap_CS_fsm[1]_i_18_n_13 ;
  wire \ap_CS_fsm[1]_i_19_n_13 ;
  wire \ap_CS_fsm[1]_i_20_n_13 ;
  wire \ap_CS_fsm[1]_i_21_n_13 ;
  wire \ap_CS_fsm[1]_i_22_n_13 ;
  wire \ap_CS_fsm[1]_i_23_n_13 ;
  wire \ap_CS_fsm[1]_i_24_n_13 ;
  wire \ap_CS_fsm[1]_i_25_n_13 ;
  wire \ap_CS_fsm[1]_i_26_n_13 ;
  wire \ap_CS_fsm[1]_i_27_n_13 ;
  wire \ap_CS_fsm[1]_i_28_n_13 ;
  wire \ap_CS_fsm[1]_i_29_n_13 ;
  wire \ap_CS_fsm[1]_i_2_n_13 ;
  wire \ap_CS_fsm[1]_i_30_n_13 ;
  wire \ap_CS_fsm[1]_i_3_n_13 ;
  wire \ap_CS_fsm[1]_i_4_n_13 ;
  wire \ap_CS_fsm[1]_i_5_n_13 ;
  wire \ap_CS_fsm[1]_i_6_n_13 ;
  wire \ap_CS_fsm[1]_i_7_n_13 ;
  wire \ap_CS_fsm[1]_i_8_n_13 ;
  wire \ap_CS_fsm[1]_i_9_n_13 ;
  wire \ap_CS_fsm[48]_i_10_n_13 ;
  wire \ap_CS_fsm[48]_i_13_n_13 ;
  wire \ap_CS_fsm[48]_i_14_n_13 ;
  wire \ap_CS_fsm[48]_i_15_n_13 ;
  wire \ap_CS_fsm[48]_i_16_n_13 ;
  wire \ap_CS_fsm[48]_i_3_n_13 ;
  wire \ap_CS_fsm[48]_i_7_n_13 ;
  wire \ap_CS_fsm[48]_i_9_n_13 ;
  wire \ap_CS_fsm[5]_i_4_n_13 ;
  wire \ap_CS_fsm[5]_i_5_n_13 ;
  wire \ap_CS_fsm[5]_i_6_n_13 ;
  wire \ap_CS_fsm[5]_i_7_n_13 ;
  wire \ap_CS_fsm[5]_i_8_n_13 ;
  wire \ap_CS_fsm[5]_i_9_n_13 ;
  wire \ap_CS_fsm_reg[48]_i_4_n_16 ;
  wire \ap_CS_fsm_reg[48]_i_8_n_13 ;
  wire \ap_CS_fsm_reg[48]_i_8_n_14 ;
  wire \ap_CS_fsm_reg[48]_i_8_n_15 ;
  wire \ap_CS_fsm_reg[48]_i_8_n_16 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_15 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_16 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_13 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_14 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_15 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_16 ;
  wire \ap_CS_fsm_reg_n_13_[100] ;
  wire \ap_CS_fsm_reg_n_13_[101] ;
  wire \ap_CS_fsm_reg_n_13_[102] ;
  wire \ap_CS_fsm_reg_n_13_[103] ;
  wire \ap_CS_fsm_reg_n_13_[104] ;
  wire \ap_CS_fsm_reg_n_13_[105] ;
  wire \ap_CS_fsm_reg_n_13_[106] ;
  wire \ap_CS_fsm_reg_n_13_[107] ;
  wire \ap_CS_fsm_reg_n_13_[16] ;
  wire \ap_CS_fsm_reg_n_13_[17] ;
  wire \ap_CS_fsm_reg_n_13_[18] ;
  wire \ap_CS_fsm_reg_n_13_[19] ;
  wire \ap_CS_fsm_reg_n_13_[20] ;
  wire \ap_CS_fsm_reg_n_13_[21] ;
  wire \ap_CS_fsm_reg_n_13_[22] ;
  wire \ap_CS_fsm_reg_n_13_[23] ;
  wire \ap_CS_fsm_reg_n_13_[24] ;
  wire \ap_CS_fsm_reg_n_13_[25] ;
  wire \ap_CS_fsm_reg_n_13_[26] ;
  wire \ap_CS_fsm_reg_n_13_[27] ;
  wire \ap_CS_fsm_reg_n_13_[28] ;
  wire \ap_CS_fsm_reg_n_13_[29] ;
  wire \ap_CS_fsm_reg_n_13_[30] ;
  wire \ap_CS_fsm_reg_n_13_[31] ;
  wire \ap_CS_fsm_reg_n_13_[32] ;
  wire \ap_CS_fsm_reg_n_13_[33] ;
  wire \ap_CS_fsm_reg_n_13_[34] ;
  wire \ap_CS_fsm_reg_n_13_[35] ;
  wire \ap_CS_fsm_reg_n_13_[36] ;
  wire \ap_CS_fsm_reg_n_13_[37] ;
  wire \ap_CS_fsm_reg_n_13_[38] ;
  wire \ap_CS_fsm_reg_n_13_[39] ;
  wire \ap_CS_fsm_reg_n_13_[40] ;
  wire \ap_CS_fsm_reg_n_13_[41] ;
  wire \ap_CS_fsm_reg_n_13_[42] ;
  wire \ap_CS_fsm_reg_n_13_[43] ;
  wire \ap_CS_fsm_reg_n_13_[50] ;
  wire \ap_CS_fsm_reg_n_13_[51] ;
  wire \ap_CS_fsm_reg_n_13_[52] ;
  wire \ap_CS_fsm_reg_n_13_[53] ;
  wire \ap_CS_fsm_reg_n_13_[54] ;
  wire \ap_CS_fsm_reg_n_13_[55] ;
  wire \ap_CS_fsm_reg_n_13_[56] ;
  wire \ap_CS_fsm_reg_n_13_[57] ;
  wire \ap_CS_fsm_reg_n_13_[58] ;
  wire \ap_CS_fsm_reg_n_13_[59] ;
  wire \ap_CS_fsm_reg_n_13_[60] ;
  wire \ap_CS_fsm_reg_n_13_[61] ;
  wire \ap_CS_fsm_reg_n_13_[62] ;
  wire \ap_CS_fsm_reg_n_13_[63] ;
  wire \ap_CS_fsm_reg_n_13_[64] ;
  wire \ap_CS_fsm_reg_n_13_[65] ;
  wire \ap_CS_fsm_reg_n_13_[66] ;
  wire \ap_CS_fsm_reg_n_13_[67] ;
  wire \ap_CS_fsm_reg_n_13_[68] ;
  wire \ap_CS_fsm_reg_n_13_[69] ;
  wire \ap_CS_fsm_reg_n_13_[70] ;
  wire \ap_CS_fsm_reg_n_13_[71] ;
  wire \ap_CS_fsm_reg_n_13_[72] ;
  wire \ap_CS_fsm_reg_n_13_[73] ;
  wire \ap_CS_fsm_reg_n_13_[74] ;
  wire \ap_CS_fsm_reg_n_13_[75] ;
  wire \ap_CS_fsm_reg_n_13_[76] ;
  wire \ap_CS_fsm_reg_n_13_[77] ;
  wire \ap_CS_fsm_reg_n_13_[78] ;
  wire \ap_CS_fsm_reg_n_13_[79] ;
  wire \ap_CS_fsm_reg_n_13_[80] ;
  wire \ap_CS_fsm_reg_n_13_[81] ;
  wire \ap_CS_fsm_reg_n_13_[82] ;
  wire \ap_CS_fsm_reg_n_13_[83] ;
  wire \ap_CS_fsm_reg_n_13_[84] ;
  wire \ap_CS_fsm_reg_n_13_[85] ;
  wire \ap_CS_fsm_reg_n_13_[86] ;
  wire \ap_CS_fsm_reg_n_13_[87] ;
  wire \ap_CS_fsm_reg_n_13_[88] ;
  wire \ap_CS_fsm_reg_n_13_[89] ;
  wire \ap_CS_fsm_reg_n_13_[90] ;
  wire \ap_CS_fsm_reg_n_13_[91] ;
  wire \ap_CS_fsm_reg_n_13_[92] ;
  wire \ap_CS_fsm_reg_n_13_[93] ;
  wire \ap_CS_fsm_reg_n_13_[94] ;
  wire \ap_CS_fsm_reg_n_13_[95] ;
  wire \ap_CS_fsm_reg_n_13_[96] ;
  wire \ap_CS_fsm_reg_n_13_[97] ;
  wire \ap_CS_fsm_reg_n_13_[98] ;
  wire \ap_CS_fsm_reg_n_13_[99] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [109:0]ap_NS_fsm;
  wire ap_NS_fsm119_out;
  wire ap_NS_fsm125_out;
  wire ap_NS_fsm131_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_rst_reg_2_i_1_n_13;
  wire \cmp4_i19880_reg_825[0]_i_1_n_13 ;
  wire \cmp4_i19880_reg_825[0]_i_2_n_13 ;
  wire \cmp4_i19880_reg_825[0]_i_3_n_13 ;
  wire \cmp4_i19880_reg_825[0]_i_4_n_13 ;
  wire \cmp4_i19880_reg_825_reg_n_13_[0] ;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_35;
  wire control_s_axi_U_n_36;
  wire control_s_axi_U_n_37;
  wire control_s_axi_U_n_38;
  wire control_s_axi_U_n_39;
  wire control_s_axi_U_n_40;
  wire control_s_axi_U_n_41;
  wire control_s_axi_U_n_42;
  wire control_s_axi_U_n_43;
  wire control_s_axi_U_n_44;
  wire control_s_axi_U_n_45;
  wire control_s_axi_U_n_46;
  wire control_s_axi_U_n_47;
  wire control_s_axi_U_n_48;
  wire control_s_axi_U_n_49;
  wire control_s_axi_U_n_50;
  wire control_s_axi_U_n_51;
  wire control_s_axi_U_n_52;
  wire control_s_axi_U_n_53;
  wire control_s_axi_U_n_54;
  wire [25:0]dividend_tmp;
  wire done0;
  wire dout_i_32_n_13;
  wire dout_i_33_n_13;
  wire dout_i_34_n_13;
  wire dout_i_35_n_13;
  wire [15:0]fixed_V_fu_578_p3;
  wire [7:0]fixed_V_reg_931;
  wire \fixed_V_reg_931[0]_i_10_n_13 ;
  wire \fixed_V_reg_931[0]_i_11_n_13 ;
  wire \fixed_V_reg_931[0]_i_12_n_13 ;
  wire \fixed_V_reg_931[0]_i_14_n_13 ;
  wire \fixed_V_reg_931[0]_i_15_n_13 ;
  wire \fixed_V_reg_931[0]_i_16_n_13 ;
  wire \fixed_V_reg_931[0]_i_17_n_13 ;
  wire \fixed_V_reg_931[0]_i_19_n_13 ;
  wire \fixed_V_reg_931[0]_i_20_n_13 ;
  wire \fixed_V_reg_931[0]_i_21_n_13 ;
  wire \fixed_V_reg_931[0]_i_22_n_13 ;
  wire \fixed_V_reg_931[0]_i_24_n_13 ;
  wire \fixed_V_reg_931[0]_i_25_n_13 ;
  wire \fixed_V_reg_931[0]_i_26_n_13 ;
  wire \fixed_V_reg_931[0]_i_27_n_13 ;
  wire \fixed_V_reg_931[0]_i_29_n_13 ;
  wire \fixed_V_reg_931[0]_i_30_n_13 ;
  wire \fixed_V_reg_931[0]_i_31_n_13 ;
  wire \fixed_V_reg_931[0]_i_32_n_13 ;
  wire \fixed_V_reg_931[0]_i_34_n_13 ;
  wire \fixed_V_reg_931[0]_i_35_n_13 ;
  wire \fixed_V_reg_931[0]_i_36_n_13 ;
  wire \fixed_V_reg_931[0]_i_37_n_13 ;
  wire \fixed_V_reg_931[0]_i_39_n_13 ;
  wire \fixed_V_reg_931[0]_i_40_n_13 ;
  wire \fixed_V_reg_931[0]_i_41_n_13 ;
  wire \fixed_V_reg_931[0]_i_42_n_13 ;
  wire \fixed_V_reg_931[0]_i_43_n_13 ;
  wire \fixed_V_reg_931[0]_i_44_n_13 ;
  wire \fixed_V_reg_931[0]_i_45_n_13 ;
  wire \fixed_V_reg_931[0]_i_4_n_13 ;
  wire \fixed_V_reg_931[0]_i_5_n_13 ;
  wire \fixed_V_reg_931[0]_i_6_n_13 ;
  wire \fixed_V_reg_931[0]_i_7_n_13 ;
  wire \fixed_V_reg_931[0]_i_9_n_13 ;
  wire \fixed_V_reg_931[4]_i_3_n_13 ;
  wire \fixed_V_reg_931[4]_i_4_n_13 ;
  wire \fixed_V_reg_931[4]_i_5_n_13 ;
  wire \fixed_V_reg_931[4]_i_6_n_13 ;
  wire \fixed_V_reg_931[4]_i_7_n_13 ;
  wire \fixed_V_reg_931[7]_i_10_n_13 ;
  wire \fixed_V_reg_931[7]_i_11_n_13 ;
  wire \fixed_V_reg_931[7]_i_12_n_13 ;
  wire \fixed_V_reg_931[7]_i_13_n_13 ;
  wire \fixed_V_reg_931[7]_i_14_n_13 ;
  wire \fixed_V_reg_931[7]_i_15_n_13 ;
  wire \fixed_V_reg_931[7]_i_16_n_13 ;
  wire \fixed_V_reg_931[7]_i_3_n_13 ;
  wire \fixed_V_reg_931[7]_i_4_n_13 ;
  wire \fixed_V_reg_931[7]_i_5_n_13 ;
  wire \fixed_V_reg_931[7]_i_6_n_13 ;
  wire \fixed_V_reg_931[7]_i_9_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_13_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_13_n_14 ;
  wire \fixed_V_reg_931_reg[0]_i_13_n_15 ;
  wire \fixed_V_reg_931_reg[0]_i_13_n_16 ;
  wire \fixed_V_reg_931_reg[0]_i_18_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_18_n_14 ;
  wire \fixed_V_reg_931_reg[0]_i_18_n_15 ;
  wire \fixed_V_reg_931_reg[0]_i_18_n_16 ;
  wire \fixed_V_reg_931_reg[0]_i_23_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_23_n_14 ;
  wire \fixed_V_reg_931_reg[0]_i_23_n_15 ;
  wire \fixed_V_reg_931_reg[0]_i_23_n_16 ;
  wire \fixed_V_reg_931_reg[0]_i_28_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_28_n_14 ;
  wire \fixed_V_reg_931_reg[0]_i_28_n_15 ;
  wire \fixed_V_reg_931_reg[0]_i_28_n_16 ;
  wire \fixed_V_reg_931_reg[0]_i_2_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_2_n_14 ;
  wire \fixed_V_reg_931_reg[0]_i_2_n_15 ;
  wire \fixed_V_reg_931_reg[0]_i_2_n_16 ;
  wire \fixed_V_reg_931_reg[0]_i_33_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_33_n_14 ;
  wire \fixed_V_reg_931_reg[0]_i_33_n_15 ;
  wire \fixed_V_reg_931_reg[0]_i_33_n_16 ;
  wire \fixed_V_reg_931_reg[0]_i_38_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_38_n_14 ;
  wire \fixed_V_reg_931_reg[0]_i_38_n_15 ;
  wire \fixed_V_reg_931_reg[0]_i_38_n_16 ;
  wire \fixed_V_reg_931_reg[0]_i_3_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_3_n_14 ;
  wire \fixed_V_reg_931_reg[0]_i_3_n_15 ;
  wire \fixed_V_reg_931_reg[0]_i_3_n_16 ;
  wire \fixed_V_reg_931_reg[0]_i_8_n_13 ;
  wire \fixed_V_reg_931_reg[0]_i_8_n_14 ;
  wire \fixed_V_reg_931_reg[0]_i_8_n_15 ;
  wire \fixed_V_reg_931_reg[0]_i_8_n_16 ;
  wire \fixed_V_reg_931_reg[4]_i_2_n_13 ;
  wire \fixed_V_reg_931_reg[4]_i_2_n_14 ;
  wire \fixed_V_reg_931_reg[4]_i_2_n_15 ;
  wire \fixed_V_reg_931_reg[4]_i_2_n_16 ;
  wire \fixed_V_reg_931_reg[7]_i_2_n_13 ;
  wire \fixed_V_reg_931_reg[7]_i_2_n_14 ;
  wire \fixed_V_reg_931_reg[7]_i_2_n_15 ;
  wire \fixed_V_reg_931_reg[7]_i_2_n_16 ;
  wire \fixed_V_reg_931_reg[7]_i_7_n_13 ;
  wire \fixed_V_reg_931_reg[7]_i_7_n_14 ;
  wire \fixed_V_reg_931_reg[7]_i_7_n_15 ;
  wire \fixed_V_reg_931_reg[7]_i_7_n_16 ;
  wire \fixed_V_reg_931_reg[7]_i_8_n_13 ;
  wire \fixed_V_reg_931_reg[7]_i_8_n_14 ;
  wire \fixed_V_reg_931_reg[7]_i_8_n_15 ;
  wire \fixed_V_reg_931_reg[7]_i_8_n_16 ;
  wire grp_fu_766_ap_start;
  wire [55:24]grp_fu_766_p0;
  wire [14:8]grp_fu_766_p2;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_i_2_n_13;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_14;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_17;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_18;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_19;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_20;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_21;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_22;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_23;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_30;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_31;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_i_3_n_13;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_13;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_14;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_15;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_16;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_17;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_18;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_19;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_20;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_21;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_23;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_24;
  wire [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_r_address0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_i_2_n_13;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_n_21;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_n_22;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_n_23;
  wire [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_V_address0;
  wire [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0;
  wire [15:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_d0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_i_2_n_13;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_29;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_30;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_31;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_32;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_33;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_34;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_35;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_38;
  wire [7:0]grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg;
  wire [6:1]grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_bias_address0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_n_20;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_n_22;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_n_23;
  wire [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_output_V_address0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg_i_1_n_13;
  wire [6:1]grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_input_r_address0;
  wire [15:0]grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_lhs_out;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_n_13;
  wire [13:7]grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_weights_address0;
  wire [7:0]i_11_fu_742_p2;
  wire [7:0]i_12_fu_448_p2;
  wire [7:0]i_12_reg_874;
  wire \i_12_reg_874[7]_i_2_n_13 ;
  wire i_9_fu_1840;
  wire i_9_fu_18405_out;
  wire \i_9_fu_184[7]_i_10_n_13 ;
  wire \i_9_fu_184[7]_i_11_n_13 ;
  wire \i_9_fu_184[7]_i_12_n_13 ;
  wire \i_9_fu_184[7]_i_13_n_13 ;
  wire \i_9_fu_184[7]_i_14_n_13 ;
  wire \i_9_fu_184[7]_i_4_n_13 ;
  wire \i_9_fu_184[7]_i_5_n_13 ;
  wire \i_9_fu_184[7]_i_6_n_13 ;
  wire \i_9_fu_184[7]_i_7_n_13 ;
  wire \i_9_fu_184[7]_i_8_n_13 ;
  wire \i_9_fu_184[7]_i_9_n_13 ;
  wire [6:0]i_9_fu_184_reg;
  wire [7:7]i_9_fu_184_reg__0;
  wire \i_fu_180_reg_n_13_[0] ;
  wire \i_fu_180_reg_n_13_[1] ;
  wire \i_fu_180_reg_n_13_[2] ;
  wire \i_fu_180_reg_n_13_[3] ;
  wire \i_fu_180_reg_n_13_[4] ;
  wire \i_fu_180_reg_n_13_[5] ;
  wire \i_fu_180_reg_n_13_[6] ;
  wire \i_fu_180_reg_n_13_[7] ;
  wire icmp_ln1547_2_reg_948;
  wire icmp_ln1547_fu_459_p2;
  wire icmp_ln1547_reg_889;
  wire \icmp_ln1547_reg_889[0]_i_1_n_13 ;
  wire icmp_ln1548_fu_479_p2;
  wire icmp_ln1548_reg_900;
  wire \icmp_ln1548_reg_900[0]_i_10_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_1_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_5_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_6_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_9_n_13 ;
  wire icmp_ln52_fu_443_p2;
  wire icmp_ln87_fu_352_p2;
  wire icmp_ln87_fu_95_p2;
  wire \icmp_ln87_reg_814_reg_n_13_[0] ;
  wire icmp_ln96_fu_134_p2;
  wire [47:16]in;
  wire [15:0]input_r_q0;
  wire [31:24]\int_output_r/p_1_in ;
  wire interrupt;
  wire [15:0]lhs_reg_215;
  wire mul_32ns_26ns_42_1_1_U28_n_100;
  wire mul_32ns_26ns_42_1_1_U28_n_101;
  wire mul_32ns_26ns_42_1_1_U28_n_102;
  wire mul_32ns_26ns_42_1_1_U28_n_103;
  wire mul_32ns_26ns_42_1_1_U28_n_104;
  wire mul_32ns_26ns_42_1_1_U28_n_105;
  wire mul_32ns_26ns_42_1_1_U28_n_106;
  wire mul_32ns_26ns_42_1_1_U28_n_107;
  wire mul_32ns_26ns_42_1_1_U28_n_108;
  wire mul_32ns_26ns_42_1_1_U28_n_109;
  wire mul_32ns_26ns_42_1_1_U28_n_110;
  wire mul_32ns_26ns_42_1_1_U28_n_111;
  wire mul_32ns_26ns_42_1_1_U28_n_112;
  wire mul_32ns_26ns_42_1_1_U28_n_113;
  wire mul_32ns_26ns_42_1_1_U28_n_114;
  wire mul_32ns_26ns_42_1_1_U28_n_115;
  wire mul_32ns_26ns_42_1_1_U28_n_116;
  wire mul_32ns_26ns_42_1_1_U28_n_117;
  wire mul_32ns_26ns_42_1_1_U28_n_118;
  wire mul_32ns_26ns_42_1_1_U28_n_119;
  wire mul_32ns_26ns_42_1_1_U28_n_120;
  wire mul_32ns_26ns_42_1_1_U28_n_121;
  wire mul_32ns_26ns_42_1_1_U28_n_122;
  wire mul_32ns_26ns_42_1_1_U28_n_123;
  wire mul_32ns_26ns_42_1_1_U28_n_124;
  wire mul_32ns_26ns_42_1_1_U28_n_125;
  wire mul_32ns_26ns_42_1_1_U28_n_126;
  wire mul_32ns_26ns_42_1_1_U28_n_127;
  wire mul_32ns_26ns_42_1_1_U28_n_128;
  wire mul_32ns_26ns_42_1_1_U28_n_129;
  wire mul_32ns_26ns_42_1_1_U28_n_13;
  wire mul_32ns_26ns_42_1_1_U28_n_130;
  wire mul_32ns_26ns_42_1_1_U28_n_131;
  wire mul_32ns_26ns_42_1_1_U28_n_132;
  wire mul_32ns_26ns_42_1_1_U28_n_133;
  wire mul_32ns_26ns_42_1_1_U28_n_134;
  wire mul_32ns_26ns_42_1_1_U28_n_135;
  wire mul_32ns_26ns_42_1_1_U28_n_136;
  wire mul_32ns_26ns_42_1_1_U28_n_137;
  wire mul_32ns_26ns_42_1_1_U28_n_138;
  wire mul_32ns_26ns_42_1_1_U28_n_139;
  wire mul_32ns_26ns_42_1_1_U28_n_14;
  wire mul_32ns_26ns_42_1_1_U28_n_140;
  wire mul_32ns_26ns_42_1_1_U28_n_141;
  wire mul_32ns_26ns_42_1_1_U28_n_142;
  wire mul_32ns_26ns_42_1_1_U28_n_143;
  wire mul_32ns_26ns_42_1_1_U28_n_144;
  wire mul_32ns_26ns_42_1_1_U28_n_145;
  wire mul_32ns_26ns_42_1_1_U28_n_146;
  wire mul_32ns_26ns_42_1_1_U28_n_147;
  wire mul_32ns_26ns_42_1_1_U28_n_148;
  wire mul_32ns_26ns_42_1_1_U28_n_149;
  wire mul_32ns_26ns_42_1_1_U28_n_15;
  wire mul_32ns_26ns_42_1_1_U28_n_150;
  wire mul_32ns_26ns_42_1_1_U28_n_151;
  wire mul_32ns_26ns_42_1_1_U28_n_152;
  wire mul_32ns_26ns_42_1_1_U28_n_153;
  wire mul_32ns_26ns_42_1_1_U28_n_154;
  wire mul_32ns_26ns_42_1_1_U28_n_155;
  wire mul_32ns_26ns_42_1_1_U28_n_156;
  wire mul_32ns_26ns_42_1_1_U28_n_16;
  wire mul_32ns_26ns_42_1_1_U28_n_17;
  wire mul_32ns_26ns_42_1_1_U28_n_18;
  wire mul_32ns_26ns_42_1_1_U28_n_183;
  wire mul_32ns_26ns_42_1_1_U28_n_184;
  wire mul_32ns_26ns_42_1_1_U28_n_19;
  wire mul_32ns_26ns_42_1_1_U28_n_20;
  wire mul_32ns_26ns_42_1_1_U28_n_21;
  wire mul_32ns_26ns_42_1_1_U28_n_22;
  wire mul_32ns_26ns_42_1_1_U28_n_23;
  wire mul_32ns_26ns_42_1_1_U28_n_24;
  wire mul_32ns_26ns_42_1_1_U28_n_25;
  wire mul_32ns_26ns_42_1_1_U28_n_26;
  wire mul_32ns_26ns_42_1_1_U28_n_27;
  wire mul_32ns_26ns_42_1_1_U28_n_28;
  wire mul_32ns_26ns_42_1_1_U28_n_29;
  wire mul_32ns_26ns_42_1_1_U28_n_30;
  wire mul_32ns_26ns_42_1_1_U28_n_31;
  wire mul_32ns_26ns_42_1_1_U28_n_32;
  wire mul_32ns_26ns_42_1_1_U28_n_33;
  wire mul_32ns_26ns_42_1_1_U28_n_34;
  wire mul_32ns_26ns_42_1_1_U28_n_35;
  wire mul_32ns_26ns_42_1_1_U28_n_36;
  wire mul_32ns_26ns_42_1_1_U28_n_37;
  wire mul_32ns_26ns_42_1_1_U28_n_38;
  wire mul_32ns_26ns_42_1_1_U28_n_39;
  wire mul_32ns_26ns_42_1_1_U28_n_40;
  wire mul_32ns_26ns_42_1_1_U28_n_41;
  wire mul_32ns_26ns_42_1_1_U28_n_42;
  wire mul_32ns_26ns_42_1_1_U28_n_43;
  wire mul_32ns_26ns_42_1_1_U28_n_44;
  wire mul_32ns_26ns_42_1_1_U28_n_45;
  wire mul_32ns_26ns_42_1_1_U28_n_46;
  wire mul_32ns_26ns_42_1_1_U28_n_47;
  wire mul_32ns_26ns_42_1_1_U28_n_48;
  wire mul_32ns_26ns_42_1_1_U28_n_49;
  wire mul_32ns_26ns_42_1_1_U28_n_50;
  wire mul_32ns_26ns_42_1_1_U28_n_51;
  wire mul_32ns_26ns_42_1_1_U28_n_52;
  wire mul_32ns_26ns_42_1_1_U28_n_53;
  wire mul_32ns_26ns_42_1_1_U28_n_54;
  wire mul_32ns_26ns_42_1_1_U28_n_55;
  wire mul_32ns_26ns_42_1_1_U28_n_56;
  wire mul_32ns_26ns_42_1_1_U28_n_57;
  wire mul_32ns_26ns_42_1_1_U28_n_58;
  wire mul_32ns_26ns_42_1_1_U28_n_59;
  wire mul_32ns_26ns_42_1_1_U28_n_60;
  wire mul_32ns_26ns_42_1_1_U28_n_61;
  wire mul_32ns_26ns_42_1_1_U28_n_62;
  wire mul_32ns_26ns_42_1_1_U28_n_63;
  wire mul_32ns_26ns_42_1_1_U28_n_64;
  wire mul_32ns_26ns_42_1_1_U28_n_65;
  wire mul_32ns_26ns_42_1_1_U28_n_66;
  wire mul_32ns_26ns_42_1_1_U28_n_67;
  wire mul_32ns_26ns_42_1_1_U28_n_68;
  wire mul_32ns_26ns_42_1_1_U28_n_69;
  wire mul_32ns_26ns_42_1_1_U28_n_70;
  wire mul_32ns_26ns_42_1_1_U28_n_71;
  wire mul_32ns_26ns_42_1_1_U28_n_72;
  wire mul_32ns_26ns_42_1_1_U28_n_73;
  wire mul_32ns_26ns_42_1_1_U28_n_74;
  wire mul_32ns_26ns_42_1_1_U28_n_75;
  wire mul_32ns_26ns_42_1_1_U28_n_76;
  wire mul_32ns_26ns_42_1_1_U28_n_77;
  wire mul_32ns_26ns_42_1_1_U28_n_78;
  wire mul_32ns_26ns_42_1_1_U28_n_79;
  wire mul_32ns_26ns_42_1_1_U28_n_80;
  wire mul_32ns_26ns_42_1_1_U28_n_81;
  wire mul_32ns_26ns_42_1_1_U28_n_82;
  wire mul_32ns_26ns_42_1_1_U28_n_83;
  wire mul_32ns_26ns_42_1_1_U28_n_84;
  wire mul_32ns_26ns_42_1_1_U28_n_85;
  wire mul_32ns_26ns_42_1_1_U28_n_86;
  wire mul_32ns_26ns_42_1_1_U28_n_87;
  wire mul_32ns_26ns_42_1_1_U28_n_88;
  wire mul_32ns_26ns_42_1_1_U28_n_89;
  wire mul_32ns_26ns_42_1_1_U28_n_90;
  wire mul_32ns_26ns_42_1_1_U28_n_91;
  wire mul_32ns_26ns_42_1_1_U28_n_92;
  wire mul_32ns_26ns_42_1_1_U28_n_93;
  wire mul_32ns_26ns_42_1_1_U28_n_94;
  wire mul_32ns_26ns_42_1_1_U28_n_95;
  wire mul_32ns_26ns_42_1_1_U28_n_96;
  wire mul_32ns_26ns_42_1_1_U28_n_97;
  wire mul_32ns_26ns_42_1_1_U28_n_98;
  wire mul_32ns_26ns_42_1_1_U28_n_99;
  wire [13:7]mul_i_reg_837;
  wire [15:0]numOfInNeurons;
  wire [15:0]numOfInNeurons_read_reg_788;
  wire [15:0]numOfOutputNeurons_read_reg_781;
  wire [7:0]outNeurons_2_fu_380_p2;
  wire [7:0]outNeurons_2_reg_832;
  wire outNeurons_2_reg_8320;
  wire \outNeurons_2_reg_832[7]_i_3_n_13 ;
  wire \outNeurons_fu_172_reg_n_13_[0] ;
  wire \outNeurons_fu_172_reg_n_13_[1] ;
  wire \outNeurons_fu_172_reg_n_13_[2] ;
  wire \outNeurons_fu_172_reg_n_13_[3] ;
  wire \outNeurons_fu_172_reg_n_13_[4] ;
  wire \outNeurons_fu_172_reg_n_13_[5] ;
  wire \outNeurons_fu_172_reg_n_13_[6] ;
  wire \outNeurons_fu_172_reg_n_13_[7] ;
  wire output_V_U_n_100;
  wire output_V_U_n_101;
  wire output_V_U_n_108;
  wire output_V_U_n_109;
  wire output_V_U_n_46;
  wire output_V_U_n_47;
  wire output_V_U_n_48;
  wire output_V_U_n_49;
  wire output_V_U_n_50;
  wire output_V_U_n_51;
  wire output_V_U_n_52;
  wire output_V_U_n_53;
  wire output_V_U_n_54;
  wire output_V_U_n_55;
  wire output_V_U_n_56;
  wire output_V_U_n_57;
  wire output_V_U_n_58;
  wire output_V_U_n_59;
  wire output_V_U_n_60;
  wire output_V_U_n_61;
  wire output_V_U_n_62;
  wire output_V_U_n_63;
  wire output_V_U_n_64;
  wire output_V_U_n_65;
  wire output_V_U_n_66;
  wire output_V_U_n_67;
  wire output_V_U_n_68;
  wire output_V_U_n_70;
  wire output_V_U_n_71;
  wire output_V_U_n_72;
  wire output_V_U_n_73;
  wire output_V_U_n_74;
  wire output_V_U_n_75;
  wire output_V_U_n_80;
  wire output_V_U_n_81;
  wire output_V_U_n_82;
  wire output_V_U_n_83;
  wire output_V_U_n_84;
  wire output_V_U_n_85;
  wire output_V_U_n_86;
  wire output_V_U_n_91;
  wire output_V_U_n_92;
  wire output_V_U_n_93;
  wire output_V_U_n_94;
  wire output_V_U_n_95;
  wire output_V_U_n_96;
  wire output_V_U_n_97;
  wire output_V_U_n_98;
  wire output_V_U_n_99;
  wire [6:0]output_V_addr_1_reg_884;
  wire output_V_addr_reg_8420;
  wire [15:0]output_V_d0;
  wire [15:0]output_V_q0;
  wire output_V_we0;
  wire [6:1]output_r_address0;
  wire output_r_ce0;
  wire [15:0]output_r_d0;
  wire [30:0]p_1_in;
  wire p_2_out;
  wire [7:0]p_Result_s_reg_936;
  wire \p_Result_s_reg_936[4]_i_3_n_13 ;
  wire \p_Result_s_reg_936[4]_i_4_n_13 ;
  wire \p_Result_s_reg_936[4]_i_5_n_13 ;
  wire \p_Result_s_reg_936[4]_i_6_n_13 ;
  wire \p_Result_s_reg_936[7]_i_10_n_13 ;
  wire \p_Result_s_reg_936[7]_i_3_n_13 ;
  wire \p_Result_s_reg_936[7]_i_4_n_13 ;
  wire \p_Result_s_reg_936[7]_i_5_n_13 ;
  wire \p_Result_s_reg_936[7]_i_7_n_13 ;
  wire \p_Result_s_reg_936[7]_i_8_n_13 ;
  wire \p_Result_s_reg_936[7]_i_9_n_13 ;
  wire \p_Result_s_reg_936_reg[4]_i_2_n_13 ;
  wire \p_Result_s_reg_936_reg[4]_i_2_n_14 ;
  wire \p_Result_s_reg_936_reg[4]_i_2_n_15 ;
  wire \p_Result_s_reg_936_reg[4]_i_2_n_16 ;
  wire \p_Result_s_reg_936_reg[7]_i_2_n_15 ;
  wire \p_Result_s_reg_936_reg[7]_i_2_n_16 ;
  wire \p_Result_s_reg_936_reg[7]_i_6_n_14 ;
  wire \p_Result_s_reg_936_reg[7]_i_6_n_15 ;
  wire \p_Result_s_reg_936_reg[7]_i_6_n_16 ;
  wire reg_3430;
  wire \reg_343_reg_n_13_[0] ;
  wire \reg_343_reg_n_13_[10] ;
  wire \reg_343_reg_n_13_[11] ;
  wire \reg_343_reg_n_13_[12] ;
  wire \reg_343_reg_n_13_[13] ;
  wire \reg_343_reg_n_13_[14] ;
  wire \reg_343_reg_n_13_[1] ;
  wire \reg_343_reg_n_13_[2] ;
  wire \reg_343_reg_n_13_[3] ;
  wire \reg_343_reg_n_13_[4] ;
  wire \reg_343_reg_n_13_[5] ;
  wire \reg_343_reg_n_13_[6] ;
  wire \reg_343_reg_n_13_[7] ;
  wire \reg_343_reg_n_13_[8] ;
  wire \reg_343_reg_n_13_[9] ;
  wire [6:0]resArray_V_addr_1_reg_904;
  wire [16:15]ret_V_fu_158_p2;
  wire [15:12]ret_V_fu_474_p2;
  wire [15:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [15:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]sext_ln52_reg_852_reg;
  wire \storemerge8_reg_268[10]_i_2_n_13 ;
  wire \storemerge8_reg_268[11]_i_2_n_13 ;
  wire \storemerge8_reg_268[12]_i_2_n_13 ;
  wire \storemerge8_reg_268[13]_i_2_n_13 ;
  wire \storemerge8_reg_268[14]_i_2_n_13 ;
  wire \storemerge8_reg_268[15]_i_2_n_13 ;
  wire \storemerge8_reg_268[15]_i_3_n_13 ;
  wire \storemerge8_reg_268[16]_i_2_n_13 ;
  wire \storemerge8_reg_268[17]_i_2_n_13 ;
  wire \storemerge8_reg_268[18]_i_2_n_13 ;
  wire \storemerge8_reg_268[19]_i_2_n_13 ;
  wire \storemerge8_reg_268[19]_i_3_n_13 ;
  wire \storemerge8_reg_268[20]_i_2_n_13 ;
  wire \storemerge8_reg_268[20]_i_3_n_13 ;
  wire \storemerge8_reg_268[21]_i_2_n_13 ;
  wire \storemerge8_reg_268[21]_i_3_n_13 ;
  wire \storemerge8_reg_268[22]_i_2_n_13 ;
  wire \storemerge8_reg_268[22]_i_3_n_13 ;
  wire \storemerge8_reg_268[23]_i_2_n_13 ;
  wire \storemerge8_reg_268[23]_i_3_n_13 ;
  wire \storemerge8_reg_268[24]_i_2_n_13 ;
  wire \storemerge8_reg_268[25]_i_1_n_13 ;
  wire \storemerge8_reg_268[25]_i_3_n_13 ;
  wire \storemerge8_reg_268[25]_i_4_n_13 ;
  wire \storemerge8_reg_268[26]_i_2_n_13 ;
  wire \storemerge8_reg_268[26]_i_3_n_13 ;
  wire \storemerge8_reg_268[27]_i_2_n_13 ;
  wire \storemerge8_reg_268[27]_i_3_n_13 ;
  wire \storemerge8_reg_268[28]_i_2_n_13 ;
  wire \storemerge8_reg_268[28]_i_3_n_13 ;
  wire \storemerge8_reg_268[29]_i_2_n_13 ;
  wire \storemerge8_reg_268[29]_i_3_n_13 ;
  wire \storemerge8_reg_268[30]_i_2_n_13 ;
  wire \storemerge8_reg_268[30]_i_3_n_13 ;
  wire \storemerge8_reg_268[30]_i_4_n_13 ;
  wire \storemerge8_reg_268[31]_i_1_n_13 ;
  wire \storemerge8_reg_268[31]_i_2_n_13 ;
  wire \storemerge8_reg_268[31]_i_3_n_13 ;
  wire \storemerge8_reg_268[31]_i_4_n_13 ;
  wire \storemerge8_reg_268[31]_i_5_n_13 ;
  wire \storemerge8_reg_268[31]_i_6_n_13 ;
  wire \storemerge8_reg_268[31]_i_7_n_13 ;
  wire \storemerge8_reg_268[31]_i_8_n_13 ;
  wire \storemerge8_reg_268[31]_i_9_n_13 ;
  wire \storemerge8_reg_268[8]_i_2_n_13 ;
  wire \storemerge8_reg_268[9]_i_2_n_13 ;
  wire \storemerge8_reg_268[9]_i_3_n_13 ;
  wire [15:1]sub_ln1201_1_fu_572_p2;
  wire [47:32]sub_ln1201_fu_551_p2;
  wire [15:12]sub_ln712_fu_498_p2;
  wire \sum_V_fu_176[16]_i_2_n_13 ;
  wire \sum_V_fu_176[16]_i_3_n_13 ;
  wire \sum_V_fu_176[16]_i_4_n_13 ;
  wire \sum_V_fu_176[19]_i_2_n_13 ;
  wire \sum_V_fu_176[19]_i_3_n_13 ;
  wire \sum_V_fu_176[19]_i_4_n_13 ;
  wire \sum_V_fu_176[19]_i_5_n_13 ;
  wire \sum_V_fu_176[23]_i_2_n_13 ;
  wire \sum_V_fu_176[23]_i_3_n_13 ;
  wire \sum_V_fu_176[23]_i_4_n_13 ;
  wire \sum_V_fu_176[23]_i_5_n_13 ;
  wire \sum_V_fu_176[27]_i_2_n_13 ;
  wire \sum_V_fu_176[27]_i_3_n_13 ;
  wire \sum_V_fu_176[27]_i_4_n_13 ;
  wire \sum_V_fu_176[27]_i_5_n_13 ;
  wire \sum_V_fu_176[31]_i_2_n_13 ;
  wire \sum_V_fu_176[31]_i_3_n_13 ;
  wire \sum_V_fu_176[31]_i_4_n_13 ;
  wire \sum_V_fu_176[31]_i_5_n_13 ;
  wire \sum_V_fu_176[35]_i_2_n_13 ;
  wire \sum_V_fu_176[35]_i_3_n_13 ;
  wire \sum_V_fu_176[35]_i_4_n_13 ;
  wire \sum_V_fu_176[35]_i_5_n_13 ;
  wire \sum_V_fu_176[39]_i_2_n_13 ;
  wire \sum_V_fu_176[39]_i_3_n_13 ;
  wire \sum_V_fu_176[39]_i_4_n_13 ;
  wire \sum_V_fu_176[39]_i_5_n_13 ;
  wire \sum_V_fu_176[43]_i_2_n_13 ;
  wire \sum_V_fu_176[43]_i_3_n_13 ;
  wire \sum_V_fu_176[43]_i_4_n_13 ;
  wire \sum_V_fu_176[43]_i_5_n_13 ;
  wire \sum_V_fu_176[47]_i_2_n_13 ;
  wire [55:16]sum_V_fu_176_reg;
  wire \sum_V_fu_176_reg[16]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[16]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[16]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[16]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[16]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[16]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[16]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[19]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[19]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[19]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[19]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[19]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[19]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[19]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[19]_i_1_n_20 ;
  wire \sum_V_fu_176_reg[23]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[23]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[23]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[23]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[23]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[23]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[23]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[23]_i_1_n_20 ;
  wire \sum_V_fu_176_reg[27]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[27]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[27]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[27]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[27]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[27]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[27]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[27]_i_1_n_20 ;
  wire \sum_V_fu_176_reg[31]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[31]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[31]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[31]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[31]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[31]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[31]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[31]_i_1_n_20 ;
  wire \sum_V_fu_176_reg[35]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[35]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[35]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[35]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[35]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[35]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[35]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[35]_i_1_n_20 ;
  wire \sum_V_fu_176_reg[39]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[39]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[39]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[39]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[39]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[39]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[39]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[39]_i_1_n_20 ;
  wire \sum_V_fu_176_reg[43]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[43]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[43]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[43]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[43]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[43]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[43]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[43]_i_1_n_20 ;
  wire \sum_V_fu_176_reg[47]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[47]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[47]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[47]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[47]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[47]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[47]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[47]_i_1_n_20 ;
  wire \sum_V_fu_176_reg[51]_i_1_n_13 ;
  wire \sum_V_fu_176_reg[51]_i_1_n_14 ;
  wire \sum_V_fu_176_reg[51]_i_1_n_15 ;
  wire \sum_V_fu_176_reg[51]_i_1_n_16 ;
  wire \sum_V_fu_176_reg[51]_i_1_n_17 ;
  wire \sum_V_fu_176_reg[51]_i_1_n_18 ;
  wire \sum_V_fu_176_reg[51]_i_1_n_19 ;
  wire \sum_V_fu_176_reg[51]_i_1_n_20 ;
  wire \sum_V_fu_176_reg[55]_i_1_n_20 ;
  wire tmp_1_reg_914;
  wire \tmp_1_reg_914[0]_i_1_n_13 ;
  wire tmp_2_fu_636_p3;
  wire tmp_2_reg_952;
  wire \tmp_2_reg_952[0]_i_1_n_13 ;
  wire [15:0]tmp_3_cast_reg_925;
  wire \tmp_6_reg_971_reg[16]__0_n_13 ;
  wire tmp_6_reg_971_reg__0_n_100;
  wire tmp_6_reg_971_reg__0_n_101;
  wire tmp_6_reg_971_reg__0_n_102;
  wire tmp_6_reg_971_reg__0_n_103;
  wire tmp_6_reg_971_reg__0_n_104;
  wire tmp_6_reg_971_reg__0_n_105;
  wire tmp_6_reg_971_reg__0_n_106;
  wire tmp_6_reg_971_reg__0_n_107;
  wire tmp_6_reg_971_reg__0_n_108;
  wire tmp_6_reg_971_reg__0_n_109;
  wire tmp_6_reg_971_reg__0_n_110;
  wire tmp_6_reg_971_reg__0_n_111;
  wire tmp_6_reg_971_reg__0_n_112;
  wire tmp_6_reg_971_reg__0_n_113;
  wire tmp_6_reg_971_reg__0_n_114;
  wire tmp_6_reg_971_reg__0_n_115;
  wire tmp_6_reg_971_reg__0_n_116;
  wire tmp_6_reg_971_reg__0_n_117;
  wire tmp_6_reg_971_reg__0_n_118;
  wire tmp_6_reg_971_reg__0_n_71;
  wire tmp_6_reg_971_reg__0_n_72;
  wire tmp_6_reg_971_reg__0_n_73;
  wire tmp_6_reg_971_reg__0_n_74;
  wire tmp_6_reg_971_reg__0_n_75;
  wire tmp_6_reg_971_reg__0_n_76;
  wire tmp_6_reg_971_reg__0_n_77;
  wire tmp_6_reg_971_reg__0_n_78;
  wire tmp_6_reg_971_reg__0_n_79;
  wire tmp_6_reg_971_reg__0_n_80;
  wire tmp_6_reg_971_reg__0_n_81;
  wire tmp_6_reg_971_reg__0_n_82;
  wire tmp_6_reg_971_reg__0_n_83;
  wire tmp_6_reg_971_reg__0_n_84;
  wire tmp_6_reg_971_reg__0_n_85;
  wire tmp_6_reg_971_reg__0_n_86;
  wire tmp_6_reg_971_reg__0_n_87;
  wire tmp_6_reg_971_reg__0_n_88;
  wire tmp_6_reg_971_reg__0_n_89;
  wire tmp_6_reg_971_reg__0_n_90;
  wire tmp_6_reg_971_reg__0_n_91;
  wire tmp_6_reg_971_reg__0_n_92;
  wire tmp_6_reg_971_reg__0_n_93;
  wire tmp_6_reg_971_reg__0_n_94;
  wire tmp_6_reg_971_reg__0_n_95;
  wire tmp_6_reg_971_reg__0_n_96;
  wire tmp_6_reg_971_reg__0_n_97;
  wire tmp_6_reg_971_reg__0_n_98;
  wire tmp_6_reg_971_reg__0_n_99;
  wire tmp_6_reg_971_reg_n_100;
  wire tmp_6_reg_971_reg_n_101;
  wire tmp_6_reg_971_reg_n_102;
  wire tmp_6_reg_971_reg_n_103;
  wire tmp_6_reg_971_reg_n_104;
  wire tmp_6_reg_971_reg_n_105;
  wire tmp_6_reg_971_reg_n_106;
  wire tmp_6_reg_971_reg_n_107;
  wire tmp_6_reg_971_reg_n_108;
  wire tmp_6_reg_971_reg_n_109;
  wire tmp_6_reg_971_reg_n_110;
  wire tmp_6_reg_971_reg_n_111;
  wire tmp_6_reg_971_reg_n_112;
  wire tmp_6_reg_971_reg_n_113;
  wire tmp_6_reg_971_reg_n_114;
  wire tmp_6_reg_971_reg_n_115;
  wire tmp_6_reg_971_reg_n_116;
  wire tmp_6_reg_971_reg_n_117;
  wire tmp_6_reg_971_reg_n_118;
  wire \tmp_6_reg_971_reg_n_13_[0] ;
  wire \tmp_6_reg_971_reg_n_13_[10] ;
  wire \tmp_6_reg_971_reg_n_13_[11] ;
  wire \tmp_6_reg_971_reg_n_13_[12] ;
  wire \tmp_6_reg_971_reg_n_13_[13] ;
  wire \tmp_6_reg_971_reg_n_13_[14] ;
  wire \tmp_6_reg_971_reg_n_13_[15] ;
  wire \tmp_6_reg_971_reg_n_13_[16] ;
  wire \tmp_6_reg_971_reg_n_13_[1] ;
  wire \tmp_6_reg_971_reg_n_13_[2] ;
  wire \tmp_6_reg_971_reg_n_13_[3] ;
  wire \tmp_6_reg_971_reg_n_13_[4] ;
  wire \tmp_6_reg_971_reg_n_13_[5] ;
  wire \tmp_6_reg_971_reg_n_13_[6] ;
  wire \tmp_6_reg_971_reg_n_13_[7] ;
  wire \tmp_6_reg_971_reg_n_13_[8] ;
  wire \tmp_6_reg_971_reg_n_13_[9] ;
  wire tmp_6_reg_971_reg_n_71;
  wire tmp_6_reg_971_reg_n_72;
  wire tmp_6_reg_971_reg_n_73;
  wire tmp_6_reg_971_reg_n_74;
  wire tmp_6_reg_971_reg_n_75;
  wire tmp_6_reg_971_reg_n_76;
  wire tmp_6_reg_971_reg_n_77;
  wire tmp_6_reg_971_reg_n_78;
  wire tmp_6_reg_971_reg_n_79;
  wire tmp_6_reg_971_reg_n_80;
  wire tmp_6_reg_971_reg_n_81;
  wire tmp_6_reg_971_reg_n_82;
  wire tmp_6_reg_971_reg_n_83;
  wire tmp_6_reg_971_reg_n_84;
  wire tmp_6_reg_971_reg_n_85;
  wire tmp_6_reg_971_reg_n_86;
  wire tmp_6_reg_971_reg_n_87;
  wire tmp_6_reg_971_reg_n_88;
  wire tmp_6_reg_971_reg_n_89;
  wire tmp_6_reg_971_reg_n_90;
  wire tmp_6_reg_971_reg_n_91;
  wire tmp_6_reg_971_reg_n_92;
  wire tmp_6_reg_971_reg_n_93;
  wire tmp_6_reg_971_reg_n_94;
  wire tmp_6_reg_971_reg_n_95;
  wire tmp_6_reg_971_reg_n_96;
  wire tmp_6_reg_971_reg_n_97;
  wire tmp_6_reg_971_reg_n_98;
  wire tmp_6_reg_971_reg_n_99;
  wire [7:0]tmp_V_1_reg_943;
  wire [47:0]trunc_ln1201_fu_537_p1;
  wire [47:0]trunc_ln1201_reg_920;
  wire trunc_ln1201_reg_9200;
  wire udiv_26ns_26s_26_30_seq_1_U27_n_15;
  wire udiv_56ns_56ns_16_60_seq_1_U29_n_13;
  wire udiv_56ns_56ns_16_60_seq_1_U29_n_14;
  wire [15:0]weights_q0;
  wire [6:0]x_V_2_fu_146_p3;
  wire [14:7]x_V_2_fu_146_p3__0;
  wire [0:0]x_V_fu_485_p2;
  wire [15:12]x_V_fu_485_p2__0;
  wire \zext_ln80_reg_989_reg_n_13_[0] ;
  wire \zext_ln80_reg_989_reg_n_13_[1] ;
  wire \zext_ln80_reg_989_reg_n_13_[2] ;
  wire \zext_ln80_reg_989_reg_n_13_[3] ;
  wire \zext_ln80_reg_989_reg_n_13_[4] ;
  wire \zext_ln80_reg_989_reg_n_13_[5] ;
  wire \zext_ln80_reg_989_reg_n_13_[6] ;
  wire [3:2]\NLW_ap_CS_fsm_reg[48]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[48]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[48]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_931_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_931_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_931_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_931_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_931_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_931_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_931_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_931_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_p_Result_s_reg_936_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Result_s_reg_936_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Result_s_reg_936_reg[7]_i_6_CO_UNCONNECTED ;
  wire [0:0]\NLW_sum_V_fu_176_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_V_fu_176_reg[55]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_V_fu_176_reg[55]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_6_reg_971_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_reg_971_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_reg_971_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_971_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_6_reg_971_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_6_reg_971_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_6_reg_971_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_6_reg_971_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_971_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_6_reg_971_reg__0_PCOUT_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \activation_read_reg_777_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[0]),
        .Q(activation_read_reg_777[0]),
        .R(1'b0));
  FDRE \activation_read_reg_777_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[1]),
        .Q(activation_read_reg_777[1]),
        .R(1'b0));
  FDRE \activation_read_reg_777_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[2]),
        .Q(activation_read_reg_777[2]),
        .R(1'b0));
  FDRE \activation_read_reg_777_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[3]),
        .Q(activation_read_reg_777[3]),
        .R(1'b0));
  FDRE \activation_read_reg_777_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[4]),
        .Q(activation_read_reg_777[4]),
        .R(1'b0));
  FDRE \activation_read_reg_777_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[5]),
        .Q(activation_read_reg_777[5]),
        .R(1'b0));
  FDRE \activation_read_reg_777_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[6]),
        .Q(activation_read_reg_777[6]),
        .R(1'b0));
  FDRE \activation_read_reg_777_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[7]),
        .Q(activation_read_reg_777[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hD000D0D0)) 
    \ap_CS_fsm[109]_i_2 
       (.I0(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .I1(\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .I2(ap_CS_fsm_state3),
        .I3(output_V_U_n_75),
        .I4(activation_read_reg_777[0]),
        .O(\ap_CS_fsm[109]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_13_[30] ),
        .I1(\ap_CS_fsm_reg_n_13_[55] ),
        .I2(\ap_CS_fsm_reg_n_13_[16] ),
        .I3(\ap_CS_fsm_reg_n_13_[106] ),
        .I4(\ap_CS_fsm[1]_i_27_n_13 ),
        .O(\ap_CS_fsm[1]_i_10_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(ap_CS_fsm_state49),
        .I1(\ap_CS_fsm_reg_n_13_[32] ),
        .I2(\ap_CS_fsm_reg_n_13_[75] ),
        .I3(\ap_CS_fsm_reg_n_13_[94] ),
        .I4(\ap_CS_fsm[1]_i_28_n_13 ),
        .O(\ap_CS_fsm[1]_i_11_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_13_[28] ),
        .I1(\ap_CS_fsm_reg_n_13_[19] ),
        .I2(\ap_CS_fsm_reg_n_13_[31] ),
        .I3(\ap_CS_fsm_reg_n_13_[25] ),
        .O(\ap_CS_fsm[1]_i_12_n_13 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg_n_13_[67] ),
        .I1(\ap_CS_fsm_reg_n_13_[36] ),
        .I2(\ap_CS_fsm_reg_n_13_[65] ),
        .I3(\ap_CS_fsm_reg_n_13_[33] ),
        .O(\ap_CS_fsm[1]_i_13_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_13_[58] ),
        .I1(\ap_CS_fsm_reg_n_13_[27] ),
        .I2(\ap_CS_fsm_reg_n_13_[79] ),
        .I3(ap_CS_fsm_state109),
        .O(\ap_CS_fsm[1]_i_14_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_13_[96] ),
        .I1(\ap_CS_fsm_reg_n_13_[59] ),
        .I2(\ap_CS_fsm_reg_n_13_[93] ),
        .I3(\ap_CS_fsm_reg_n_13_[101] ),
        .O(\ap_CS_fsm[1]_i_15_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(ap_CS_fsm_state47),
        .I1(\ap_CS_fsm_reg_n_13_[37] ),
        .I2(\ap_CS_fsm_reg_n_13_[62] ),
        .I3(\ap_CS_fsm_reg_n_13_[82] ),
        .I4(\ap_CS_fsm[1]_i_29_n_13 ),
        .O(\ap_CS_fsm[1]_i_16_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(\ap_CS_fsm_reg_n_13_[63] ),
        .I1(ap_CS_fsm_state48),
        .I2(\ap_CS_fsm_reg_n_13_[98] ),
        .I3(ap_CS_fsm_state15),
        .O(\ap_CS_fsm[1]_i_17_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_18 
       (.I0(\ap_CS_fsm_reg_n_13_[34] ),
        .I1(\ap_CS_fsm_reg_n_13_[57] ),
        .I2(\ap_CS_fsm_reg_n_13_[56] ),
        .I3(\ap_CS_fsm_reg_n_13_[84] ),
        .I4(\ap_CS_fsm[1]_i_30_n_13 ),
        .O(\ap_CS_fsm[1]_i_18_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_19 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state46),
        .O(\ap_CS_fsm[1]_i_19_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_6_n_13 ),
        .I1(\ap_CS_fsm[1]_i_7_n_13 ),
        .I2(\ap_CS_fsm[1]_i_8_n_13 ),
        .I3(\ap_CS_fsm[1]_i_9_n_13 ),
        .I4(\ap_CS_fsm[1]_i_10_n_13 ),
        .I5(\ap_CS_fsm[1]_i_11_n_13 ),
        .O(\ap_CS_fsm[1]_i_2_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_20 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(\ap_CS_fsm_reg_n_13_[107] ),
        .I3(\ap_CS_fsm_reg_n_13_[90] ),
        .O(\ap_CS_fsm[1]_i_20_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_21 
       (.I0(\ap_CS_fsm_reg_n_13_[100] ),
        .I1(\ap_CS_fsm_reg_n_13_[83] ),
        .I2(\ap_CS_fsm_reg_n_13_[70] ),
        .I3(\ap_CS_fsm_reg_n_13_[39] ),
        .O(\ap_CS_fsm[1]_i_21_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_22 
       (.I0(\ap_CS_fsm_reg_n_13_[87] ),
        .I1(grp_fu_766_ap_start),
        .I2(\ap_CS_fsm_reg_n_13_[89] ),
        .I3(\ap_CS_fsm_reg_n_13_[20] ),
        .O(\ap_CS_fsm[1]_i_22_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_23 
       (.I0(\ap_CS_fsm_reg_n_13_[78] ),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm_reg_n_13_[26] ),
        .I3(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[1]_i_23_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_24 
       (.I0(\ap_CS_fsm_reg_n_13_[85] ),
        .I1(\ap_CS_fsm_reg_n_13_[61] ),
        .I2(\ap_CS_fsm_reg_n_13_[97] ),
        .I3(\ap_CS_fsm_reg_n_13_[18] ),
        .O(\ap_CS_fsm[1]_i_24_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_25 
       (.I0(\ap_CS_fsm_reg_n_13_[74] ),
        .I1(\ap_CS_fsm_reg_n_13_[66] ),
        .I2(\ap_CS_fsm_reg_n_13_[91] ),
        .I3(\ap_CS_fsm_reg_n_13_[53] ),
        .O(\ap_CS_fsm[1]_i_25_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_26 
       (.I0(\ap_CS_fsm_reg_n_13_[64] ),
        .I1(\ap_CS_fsm_reg_n_13_[54] ),
        .I2(\ap_CS_fsm_reg_n_13_[77] ),
        .I3(ap_CS_fsm_state45),
        .O(\ap_CS_fsm[1]_i_26_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_27 
       (.I0(\ap_CS_fsm_reg_n_13_[29] ),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg_n_13_[60] ),
        .I3(\ap_CS_fsm_reg_n_13_[17] ),
        .O(\ap_CS_fsm[1]_i_27_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_28 
       (.I0(\ap_CS_fsm_reg_n_13_[23] ),
        .I1(\ap_CS_fsm_reg_n_13_[21] ),
        .I2(\ap_CS_fsm_reg_n_13_[81] ),
        .I3(ap_CS_fsm_state10),
        .O(\ap_CS_fsm[1]_i_28_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_29 
       (.I0(\ap_CS_fsm_reg_n_13_[43] ),
        .I1(\ap_CS_fsm_reg_n_13_[42] ),
        .I2(\ap_CS_fsm_reg_n_13_[88] ),
        .I3(\ap_CS_fsm_reg_n_13_[52] ),
        .O(\ap_CS_fsm[1]_i_29_n_13 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_12_n_13 ),
        .I1(\ap_CS_fsm[1]_i_13_n_13 ),
        .I2(\ap_CS_fsm[1]_i_14_n_13 ),
        .I3(ap_CS_fsm_state8),
        .I4(\ap_CS_fsm_reg_n_13_[73] ),
        .I5(\ap_CS_fsm_reg_n_13_[35] ),
        .O(\ap_CS_fsm[1]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_30 
       (.I0(\ap_CS_fsm_reg_n_13_[72] ),
        .I1(\ap_CS_fsm_reg_n_13_[68] ),
        .I2(\ap_CS_fsm_reg_n_13_[95] ),
        .I3(\ap_CS_fsm_reg_n_13_[99] ),
        .O(\ap_CS_fsm[1]_i_30_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_15_n_13 ),
        .I1(\ap_CS_fsm_reg_n_13_[86] ),
        .I2(\ap_CS_fsm_reg_n_13_[92] ),
        .I3(\ap_CS_fsm_reg_n_13_[76] ),
        .I4(\ap_CS_fsm_reg_n_13_[71] ),
        .I5(\ap_CS_fsm[1]_i_16_n_13 ),
        .O(\ap_CS_fsm[1]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_17_n_13 ),
        .I1(\ap_CS_fsm_reg_n_13_[102] ),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm_reg_n_13_[41] ),
        .I4(ap_CS_fsm_state110),
        .I5(\ap_CS_fsm[1]_i_18_n_13 ),
        .O(\ap_CS_fsm[1]_i_5_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm[1]_i_19_n_13 ),
        .I1(\ap_CS_fsm[1]_i_20_n_13 ),
        .I2(\ap_CS_fsm_reg_n_13_[50] ),
        .I3(\ap_CS_fsm_reg_n_13_[40] ),
        .I4(\ap_CS_fsm_reg_n_13_[51] ),
        .I5(\ap_CS_fsm_reg_n_13_[38] ),
        .O(\ap_CS_fsm[1]_i_6_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_13_[105] ),
        .I1(\ap_CS_fsm_reg_n_13_[104] ),
        .I2(\ap_CS_fsm_reg_n_13_[22] ),
        .I3(\ap_CS_fsm_reg_n_13_[24] ),
        .I4(\ap_CS_fsm[1]_i_21_n_13 ),
        .O(\ap_CS_fsm[1]_i_7_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_13_[69] ),
        .I1(\ap_CS_fsm_reg_n_13_[80] ),
        .I2(ap_CS_fsm_state14),
        .I3(\ap_CS_fsm_reg_n_13_[103] ),
        .I4(\ap_CS_fsm[1]_i_22_n_13 ),
        .O(\ap_CS_fsm[1]_i_8_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm[1]_i_23_n_13 ),
        .I1(\ap_CS_fsm[1]_i_24_n_13 ),
        .I2(\ap_CS_fsm[1]_i_25_n_13 ),
        .I3(\ap_CS_fsm[1]_i_26_n_13 ),
        .O(\ap_CS_fsm[1]_i_9_n_13 ));
  LUT4 #(
    .INIT(16'hE2EE)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state16),
        .I2(udiv_26ns_26s_26_30_seq_1_U27_n_15),
        .I3(tmp_2_fu_636_p3),
        .O(ap_NS_fsm[46]));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[48]_i_10 
       (.I0(numOfOutputNeurons_read_reg_781[13]),
        .I1(numOfOutputNeurons_read_reg_781[14]),
        .I2(numOfOutputNeurons_read_reg_781[12]),
        .O(\ap_CS_fsm[48]_i_10_n_13 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[48]_i_13 
       (.I0(numOfOutputNeurons_read_reg_781[10]),
        .I1(numOfOutputNeurons_read_reg_781[11]),
        .I2(numOfOutputNeurons_read_reg_781[9]),
        .O(\ap_CS_fsm[48]_i_13_n_13 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \ap_CS_fsm[48]_i_14 
       (.I0(\i_fu_180_reg_n_13_[7] ),
        .I1(numOfOutputNeurons_read_reg_781[7]),
        .I2(numOfOutputNeurons_read_reg_781[8]),
        .I3(numOfOutputNeurons_read_reg_781[6]),
        .I4(\i_fu_180_reg_n_13_[6] ),
        .O(\ap_CS_fsm[48]_i_14_n_13 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[48]_i_15 
       (.I0(numOfOutputNeurons_read_reg_781[3]),
        .I1(\i_fu_180_reg_n_13_[3] ),
        .I2(\i_fu_180_reg_n_13_[5] ),
        .I3(numOfOutputNeurons_read_reg_781[5]),
        .I4(\i_fu_180_reg_n_13_[4] ),
        .I5(numOfOutputNeurons_read_reg_781[4]),
        .O(\ap_CS_fsm[48]_i_15_n_13 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[48]_i_16 
       (.I0(\i_fu_180_reg_n_13_[2] ),
        .I1(numOfOutputNeurons_read_reg_781[2]),
        .I2(\i_fu_180_reg_n_13_[0] ),
        .I3(numOfOutputNeurons_read_reg_781[0]),
        .I4(numOfOutputNeurons_read_reg_781[1]),
        .I5(\i_fu_180_reg_n_13_[1] ),
        .O(\ap_CS_fsm[48]_i_16_n_13 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[48]_i_3 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state109),
        .O(\ap_CS_fsm[48]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[48]_i_7 
       (.I0(activation_read_reg_777[0]),
        .I1(output_V_U_n_74),
        .O(\ap_CS_fsm[48]_i_7_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[48]_i_9 
       (.I0(numOfOutputNeurons_read_reg_781[15]),
        .O(\ap_CS_fsm[48]_i_9_n_13 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(ap_CS_fsm_state49),
        .I1(control_s_axi_U_n_51),
        .O(i_9_fu_18405_out));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(numOfOutputNeurons_read_reg_781[15]),
        .O(\ap_CS_fsm[5]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(numOfOutputNeurons_read_reg_781[13]),
        .I1(numOfOutputNeurons_read_reg_781[14]),
        .I2(numOfOutputNeurons_read_reg_781[12]),
        .O(\ap_CS_fsm[5]_i_5_n_13 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(numOfOutputNeurons_read_reg_781[10]),
        .I1(numOfOutputNeurons_read_reg_781[11]),
        .I2(numOfOutputNeurons_read_reg_781[9]),
        .O(\ap_CS_fsm[5]_i_6_n_13 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(numOfOutputNeurons_read_reg_781[6]),
        .I1(\outNeurons_fu_172_reg_n_13_[6] ),
        .I2(\outNeurons_fu_172_reg_n_13_[7] ),
        .I3(numOfOutputNeurons_read_reg_781[7]),
        .I4(numOfOutputNeurons_read_reg_781[8]),
        .O(\ap_CS_fsm[5]_i_7_n_13 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_8 
       (.I0(numOfOutputNeurons_read_reg_781[3]),
        .I1(\outNeurons_fu_172_reg_n_13_[3] ),
        .I2(\outNeurons_fu_172_reg_n_13_[5] ),
        .I3(numOfOutputNeurons_read_reg_781[5]),
        .I4(\outNeurons_fu_172_reg_n_13_[4] ),
        .I5(numOfOutputNeurons_read_reg_781[4]),
        .O(\ap_CS_fsm[5]_i_8_n_13 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(numOfOutputNeurons_read_reg_781[0]),
        .I1(\outNeurons_fu_172_reg_n_13_[0] ),
        .I2(\outNeurons_fu_172_reg_n_13_[2] ),
        .I3(numOfOutputNeurons_read_reg_781[2]),
        .I4(\outNeurons_fu_172_reg_n_13_[1] ),
        .I5(numOfOutputNeurons_read_reg_781[1]),
        .O(\ap_CS_fsm[5]_i_9_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h44040000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(output_V_U_n_75),
        .I1(activation_read_reg_777[0]),
        .I2(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .I3(\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .I4(ap_CS_fsm_state3),
        .O(ap_NS_fsm125_out));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state48),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln52_fu_443_p2),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[99] ),
        .Q(\ap_CS_fsm_reg_n_13_[100] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[100] ),
        .Q(\ap_CS_fsm_reg_n_13_[101] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[101] ),
        .Q(\ap_CS_fsm_reg_n_13_[102] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[102] ),
        .Q(\ap_CS_fsm_reg_n_13_[103] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[103] ),
        .Q(\ap_CS_fsm_reg_n_13_[104] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[104] ),
        .Q(\ap_CS_fsm_reg_n_13_[105] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[105] ),
        .Q(\ap_CS_fsm_reg_n_13_[106] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[106] ),
        .Q(\ap_CS_fsm_reg_n_13_[107] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[107] ),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[109]),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(\ap_CS_fsm_reg_n_13_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[16] ),
        .Q(\ap_CS_fsm_reg_n_13_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[17] ),
        .Q(\ap_CS_fsm_reg_n_13_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[18] ),
        .Q(\ap_CS_fsm_reg_n_13_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[19] ),
        .Q(\ap_CS_fsm_reg_n_13_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[20] ),
        .Q(\ap_CS_fsm_reg_n_13_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[21] ),
        .Q(\ap_CS_fsm_reg_n_13_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[22] ),
        .Q(\ap_CS_fsm_reg_n_13_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[23] ),
        .Q(\ap_CS_fsm_reg_n_13_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[24] ),
        .Q(\ap_CS_fsm_reg_n_13_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[25] ),
        .Q(\ap_CS_fsm_reg_n_13_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[26] ),
        .Q(\ap_CS_fsm_reg_n_13_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[27] ),
        .Q(\ap_CS_fsm_reg_n_13_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[28] ),
        .Q(\ap_CS_fsm_reg_n_13_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[29] ),
        .Q(\ap_CS_fsm_reg_n_13_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[30] ),
        .Q(\ap_CS_fsm_reg_n_13_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[31] ),
        .Q(\ap_CS_fsm_reg_n_13_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[32] ),
        .Q(\ap_CS_fsm_reg_n_13_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[33] ),
        .Q(\ap_CS_fsm_reg_n_13_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[34] ),
        .Q(\ap_CS_fsm_reg_n_13_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[35] ),
        .Q(\ap_CS_fsm_reg_n_13_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[36] ),
        .Q(\ap_CS_fsm_reg_n_13_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[37] ),
        .Q(\ap_CS_fsm_reg_n_13_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[38] ),
        .Q(\ap_CS_fsm_reg_n_13_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[39] ),
        .Q(\ap_CS_fsm_reg_n_13_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[40] ),
        .Q(\ap_CS_fsm_reg_n_13_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[41] ),
        .Q(\ap_CS_fsm_reg_n_13_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[42] ),
        .Q(\ap_CS_fsm_reg_n_13_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[43] ),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[48]_i_4 
       (.CI(\ap_CS_fsm_reg[48]_i_8_n_13 ),
        .CO({\NLW_ap_CS_fsm_reg[48]_i_4_CO_UNCONNECTED [3:2],icmp_ln52_fu_443_p2,\ap_CS_fsm_reg[48]_i_4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[48]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[48]_i_9_n_13 ,\ap_CS_fsm[48]_i_10_n_13 }));
  CARRY4 \ap_CS_fsm_reg[48]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[48]_i_8_n_13 ,\ap_CS_fsm_reg[48]_i_8_n_14 ,\ap_CS_fsm_reg[48]_i_8_n_15 ,\ap_CS_fsm_reg[48]_i_8_n_16 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[48]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[48]_i_13_n_13 ,\ap_CS_fsm[48]_i_14_n_13 ,\ap_CS_fsm[48]_i_15_n_13 ,\ap_CS_fsm[48]_i_16_n_13 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_9_fu_18405_out),
        .Q(grp_fu_766_ap_start),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_766_ap_start),
        .Q(\ap_CS_fsm_reg_n_13_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[50] ),
        .Q(\ap_CS_fsm_reg_n_13_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[51] ),
        .Q(\ap_CS_fsm_reg_n_13_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[52] ),
        .Q(\ap_CS_fsm_reg_n_13_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[53] ),
        .Q(\ap_CS_fsm_reg_n_13_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[54] ),
        .Q(\ap_CS_fsm_reg_n_13_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[55] ),
        .Q(\ap_CS_fsm_reg_n_13_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[56] ),
        .Q(\ap_CS_fsm_reg_n_13_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[57] ),
        .Q(\ap_CS_fsm_reg_n_13_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[58] ),
        .Q(\ap_CS_fsm_reg_n_13_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(\ap_CS_fsm_reg[5]_i_3_n_13 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED [3:2],\ap_CS_fsm_reg[5]_i_2_n_15 ,\ap_CS_fsm_reg[5]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4_n_13 ,\ap_CS_fsm[5]_i_5_n_13 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3_n_13 ,\ap_CS_fsm_reg[5]_i_3_n_14 ,\ap_CS_fsm_reg[5]_i_3_n_15 ,\ap_CS_fsm_reg[5]_i_3_n_16 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_6_n_13 ,\ap_CS_fsm[5]_i_7_n_13 ,\ap_CS_fsm[5]_i_8_n_13 ,\ap_CS_fsm[5]_i_9_n_13 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[59] ),
        .Q(\ap_CS_fsm_reg_n_13_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[60] ),
        .Q(\ap_CS_fsm_reg_n_13_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[61] ),
        .Q(\ap_CS_fsm_reg_n_13_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[62] ),
        .Q(\ap_CS_fsm_reg_n_13_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[63] ),
        .Q(\ap_CS_fsm_reg_n_13_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[64] ),
        .Q(\ap_CS_fsm_reg_n_13_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[65] ),
        .Q(\ap_CS_fsm_reg_n_13_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[66] ),
        .Q(\ap_CS_fsm_reg_n_13_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[67] ),
        .Q(\ap_CS_fsm_reg_n_13_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[68] ),
        .Q(\ap_CS_fsm_reg_n_13_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[69] ),
        .Q(\ap_CS_fsm_reg_n_13_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[70] ),
        .Q(\ap_CS_fsm_reg_n_13_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[71] ),
        .Q(\ap_CS_fsm_reg_n_13_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[72] ),
        .Q(\ap_CS_fsm_reg_n_13_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[73] ),
        .Q(\ap_CS_fsm_reg_n_13_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[74] ),
        .Q(\ap_CS_fsm_reg_n_13_[75] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[75] ),
        .Q(\ap_CS_fsm_reg_n_13_[76] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[76] ),
        .Q(\ap_CS_fsm_reg_n_13_[77] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[77] ),
        .Q(\ap_CS_fsm_reg_n_13_[78] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[78] ),
        .Q(\ap_CS_fsm_reg_n_13_[79] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[79] ),
        .Q(\ap_CS_fsm_reg_n_13_[80] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[80] ),
        .Q(\ap_CS_fsm_reg_n_13_[81] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[81] ),
        .Q(\ap_CS_fsm_reg_n_13_[82] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[82] ),
        .Q(\ap_CS_fsm_reg_n_13_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[83] ),
        .Q(\ap_CS_fsm_reg_n_13_[84] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[84] ),
        .Q(\ap_CS_fsm_reg_n_13_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[85] ),
        .Q(\ap_CS_fsm_reg_n_13_[86] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[86] ),
        .Q(\ap_CS_fsm_reg_n_13_[87] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[87] ),
        .Q(\ap_CS_fsm_reg_n_13_[88] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[88] ),
        .Q(\ap_CS_fsm_reg_n_13_[89] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[89] ),
        .Q(\ap_CS_fsm_reg_n_13_[90] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[90] ),
        .Q(\ap_CS_fsm_reg_n_13_[91] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[91] ),
        .Q(\ap_CS_fsm_reg_n_13_[92] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[92] ),
        .Q(\ap_CS_fsm_reg_n_13_[93] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[93] ),
        .Q(\ap_CS_fsm_reg_n_13_[94] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[94] ),
        .Q(\ap_CS_fsm_reg_n_13_[95] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[95] ),
        .Q(\ap_CS_fsm_reg_n_13_[96] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[96] ),
        .Q(\ap_CS_fsm_reg_n_13_[97] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[97] ),
        .Q(\ap_CS_fsm_reg_n_13_[98] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[98] ),
        .Q(\ap_CS_fsm_reg_n_13_[99] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_reg_2_i_1_n_13));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2_i_1_n_13),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0A0A3A0A0A0A0A)) 
    \cmp4_i19880_reg_825[0]_i_1 
       (.I0(\cmp4_i19880_reg_825_reg_n_13_[0] ),
        .I1(numOfInNeurons_read_reg_788[15]),
        .I2(ap_CS_fsm_state2),
        .I3(numOfInNeurons_read_reg_788[0]),
        .I4(\cmp4_i19880_reg_825[0]_i_2_n_13 ),
        .I5(\cmp4_i19880_reg_825[0]_i_3_n_13 ),
        .O(\cmp4_i19880_reg_825[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp4_i19880_reg_825[0]_i_2 
       (.I0(numOfInNeurons_read_reg_788[1]),
        .I1(numOfInNeurons_read_reg_788[6]),
        .I2(numOfInNeurons_read_reg_788[4]),
        .I3(numOfInNeurons_read_reg_788[8]),
        .I4(\cmp4_i19880_reg_825[0]_i_4_n_13 ),
        .O(\cmp4_i19880_reg_825[0]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp4_i19880_reg_825[0]_i_3 
       (.I0(numOfInNeurons_read_reg_788[14]),
        .I1(numOfInNeurons_read_reg_788[5]),
        .I2(numOfInNeurons_read_reg_788[11]),
        .I3(numOfInNeurons_read_reg_788[12]),
        .I4(numOfInNeurons_read_reg_788[2]),
        .I5(numOfInNeurons_read_reg_788[9]),
        .O(\cmp4_i19880_reg_825[0]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp4_i19880_reg_825[0]_i_4 
       (.I0(numOfInNeurons_read_reg_788[13]),
        .I1(numOfInNeurons_read_reg_788[10]),
        .I2(numOfInNeurons_read_reg_788[7]),
        .I3(numOfInNeurons_read_reg_788[3]),
        .O(\cmp4_i19880_reg_825[0]_i_4_n_13 ));
  FDRE \cmp4_i19880_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp4_i19880_reg_825[0]_i_1_n_13 ),
        .Q(\cmp4_i19880_reg_825_reg_n_13_[0] ),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_control_s_axi control_s_axi_U
       (.ADDRBWRADDR({grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_weights_address0,grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_input_r_address0}),
        .CO(icmp_ln87_fu_95_p2),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_bias_address0),
        .DIADI(output_r_d0),
        .DIBDI(\int_output_r/p_1_in ),
        .Q({ap_CS_fsm_state110,ap_CS_fsm_state49,ap_CS_fsm_state11,ap_CS_fsm_state6,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(ap_NS_fsm131_out),
        .WEBWE({p_2_out,grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_24}),
        .\activation_read_reg_777_reg[1] (control_s_axi_U_n_51),
        .\activation_read_reg_777_reg[1]_0 (control_s_axi_U_n_54),
        .\ap_CS_fsm[49]_i_2_0 (\icmp_ln87_reg_814_reg_n_13_[0] ),
        .\ap_CS_fsm[49]_i_2_1 ({i_9_fu_184_reg__0,i_9_fu_184_reg}),
        .\ap_CS_fsm_reg[0] ({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[109] (control_s_axi_U_n_53),
        .\ap_CS_fsm_reg[10] (output_V_d0),
        .\ap_CS_fsm_reg[2] (grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_n_22),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg_reg(control_s_axi_U_n_52),
        .grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .icmp_ln1547_reg_889(icmp_ln1547_reg_889),
        .icmp_ln87_fu_352_p2(icmp_ln87_fu_352_p2),
        .input_r_q0(input_r_q0),
        .\int_activation_reg[7]_0 (activation),
        .\int_bias_shift0_reg[0]_0 (control_s_axi_U_n_13),
        .\int_bias_shift0_reg[0]_1 (grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_n_20),
        .\int_numOfInNeurons_reg[15]_0 (numOfInNeurons),
        .\int_numOfOutputNeurons_reg[15]_0 ({control_s_axi_U_n_35,control_s_axi_U_n_36,control_s_axi_U_n_37,control_s_axi_U_n_38,control_s_axi_U_n_39,control_s_axi_U_n_40,control_s_axi_U_n_41,control_s_axi_U_n_42,control_s_axi_U_n_43,control_s_axi_U_n_44,control_s_axi_U_n_45,control_s_axi_U_n_46,control_s_axi_U_n_47,control_s_axi_U_n_48,control_s_axi_U_n_49,control_s_axi_U_n_50}),
        .\int_weights_shift0_reg[0]_0 (control_s_axi_U_n_14),
        .\int_weights_shift0_reg[0]_1 (grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_n_13),
        .interrupt(interrupt),
        .mem_reg(output_r_address0),
        .mem_reg_0(output_V_U_n_74),
        .mem_reg_1(activation_read_reg_777[1:0]),
        .output_r_ce0(output_r_ce0),
        .ram_reg(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_lhs_out),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .weights_q0(weights_q0));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_32
       (.I0(x_V_fu_485_p2__0[15]),
        .O(dout_i_32_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_33
       (.I0(x_V_fu_485_p2__0[14]),
        .O(dout_i_33_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_34
       (.I0(x_V_fu_485_p2__0[13]),
        .O(dout_i_34_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_35
       (.I0(x_V_fu_485_p2__0[12]),
        .O(dout_i_35_n_13));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_931[0]_i_1 
       (.I0(sub_ln1201_fu_551_p2[32]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[0]),
        .O(fixed_V_fu_578_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_10 
       (.I0(trunc_ln1201_reg_920[30]),
        .O(\fixed_V_reg_931[0]_i_10_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_11 
       (.I0(trunc_ln1201_reg_920[29]),
        .O(\fixed_V_reg_931[0]_i_11_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_12 
       (.I0(trunc_ln1201_reg_920[28]),
        .O(\fixed_V_reg_931[0]_i_12_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_14 
       (.I0(trunc_ln1201_reg_920[27]),
        .O(\fixed_V_reg_931[0]_i_14_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_15 
       (.I0(trunc_ln1201_reg_920[26]),
        .O(\fixed_V_reg_931[0]_i_15_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_16 
       (.I0(trunc_ln1201_reg_920[25]),
        .O(\fixed_V_reg_931[0]_i_16_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_17 
       (.I0(trunc_ln1201_reg_920[24]),
        .O(\fixed_V_reg_931[0]_i_17_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_19 
       (.I0(trunc_ln1201_reg_920[23]),
        .O(\fixed_V_reg_931[0]_i_19_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_20 
       (.I0(trunc_ln1201_reg_920[22]),
        .O(\fixed_V_reg_931[0]_i_20_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_21 
       (.I0(trunc_ln1201_reg_920[21]),
        .O(\fixed_V_reg_931[0]_i_21_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_22 
       (.I0(trunc_ln1201_reg_920[20]),
        .O(\fixed_V_reg_931[0]_i_22_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_24 
       (.I0(trunc_ln1201_reg_920[19]),
        .O(\fixed_V_reg_931[0]_i_24_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_25 
       (.I0(trunc_ln1201_reg_920[18]),
        .O(\fixed_V_reg_931[0]_i_25_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_26 
       (.I0(trunc_ln1201_reg_920[17]),
        .O(\fixed_V_reg_931[0]_i_26_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_27 
       (.I0(trunc_ln1201_reg_920[16]),
        .O(\fixed_V_reg_931[0]_i_27_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_29 
       (.I0(trunc_ln1201_reg_920[15]),
        .O(\fixed_V_reg_931[0]_i_29_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_30 
       (.I0(trunc_ln1201_reg_920[14]),
        .O(\fixed_V_reg_931[0]_i_30_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_31 
       (.I0(trunc_ln1201_reg_920[13]),
        .O(\fixed_V_reg_931[0]_i_31_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_32 
       (.I0(trunc_ln1201_reg_920[12]),
        .O(\fixed_V_reg_931[0]_i_32_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_34 
       (.I0(trunc_ln1201_reg_920[11]),
        .O(\fixed_V_reg_931[0]_i_34_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_35 
       (.I0(trunc_ln1201_reg_920[10]),
        .O(\fixed_V_reg_931[0]_i_35_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_36 
       (.I0(trunc_ln1201_reg_920[9]),
        .O(\fixed_V_reg_931[0]_i_36_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_37 
       (.I0(trunc_ln1201_reg_920[8]),
        .O(\fixed_V_reg_931[0]_i_37_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_39 
       (.I0(trunc_ln1201_reg_920[7]),
        .O(\fixed_V_reg_931[0]_i_39_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_4 
       (.I0(trunc_ln1201_reg_920[35]),
        .O(\fixed_V_reg_931[0]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_40 
       (.I0(trunc_ln1201_reg_920[6]),
        .O(\fixed_V_reg_931[0]_i_40_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_41 
       (.I0(trunc_ln1201_reg_920[5]),
        .O(\fixed_V_reg_931[0]_i_41_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_42 
       (.I0(trunc_ln1201_reg_920[4]),
        .O(\fixed_V_reg_931[0]_i_42_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_43 
       (.I0(trunc_ln1201_reg_920[3]),
        .O(\fixed_V_reg_931[0]_i_43_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_44 
       (.I0(trunc_ln1201_reg_920[2]),
        .O(\fixed_V_reg_931[0]_i_44_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_45 
       (.I0(trunc_ln1201_reg_920[1]),
        .O(\fixed_V_reg_931[0]_i_45_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_5 
       (.I0(trunc_ln1201_reg_920[34]),
        .O(\fixed_V_reg_931[0]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_6 
       (.I0(trunc_ln1201_reg_920[33]),
        .O(\fixed_V_reg_931[0]_i_6_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_7 
       (.I0(trunc_ln1201_reg_920[32]),
        .O(\fixed_V_reg_931[0]_i_7_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[0]_i_9 
       (.I0(trunc_ln1201_reg_920[31]),
        .O(\fixed_V_reg_931[0]_i_9_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_931[1]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[1]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[1]),
        .O(fixed_V_fu_578_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_931[2]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[2]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[2]),
        .O(fixed_V_fu_578_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_931[3]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[3]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[3]),
        .O(fixed_V_fu_578_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_931[4]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[4]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[4]),
        .O(fixed_V_fu_578_p3[4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \fixed_V_reg_931[4]_i_3 
       (.I0(tmp_3_cast_reg_925[0]),
        .I1(tmp_1_reg_914),
        .I2(sub_ln1201_fu_551_p2[32]),
        .O(\fixed_V_reg_931[4]_i_3_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_931[4]_i_4 
       (.I0(tmp_3_cast_reg_925[4]),
        .I1(sub_ln1201_fu_551_p2[36]),
        .I2(tmp_1_reg_914),
        .O(\fixed_V_reg_931[4]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_931[4]_i_5 
       (.I0(tmp_3_cast_reg_925[3]),
        .I1(sub_ln1201_fu_551_p2[35]),
        .I2(tmp_1_reg_914),
        .O(\fixed_V_reg_931[4]_i_5_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_931[4]_i_6 
       (.I0(tmp_3_cast_reg_925[2]),
        .I1(sub_ln1201_fu_551_p2[34]),
        .I2(tmp_1_reg_914),
        .O(\fixed_V_reg_931[4]_i_6_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_931[4]_i_7 
       (.I0(tmp_3_cast_reg_925[1]),
        .I1(sub_ln1201_fu_551_p2[33]),
        .I2(tmp_1_reg_914),
        .O(\fixed_V_reg_931[4]_i_7_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_931[5]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[5]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[5]),
        .O(fixed_V_fu_578_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_931[6]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[6]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[6]),
        .O(fixed_V_fu_578_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_931[7]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[7]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[7]),
        .O(fixed_V_fu_578_p3[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[7]_i_10 
       (.I0(trunc_ln1201_reg_920[42]),
        .O(\fixed_V_reg_931[7]_i_10_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[7]_i_11 
       (.I0(trunc_ln1201_reg_920[41]),
        .O(\fixed_V_reg_931[7]_i_11_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[7]_i_12 
       (.I0(trunc_ln1201_reg_920[40]),
        .O(\fixed_V_reg_931[7]_i_12_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[7]_i_13 
       (.I0(trunc_ln1201_reg_920[39]),
        .O(\fixed_V_reg_931[7]_i_13_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[7]_i_14 
       (.I0(trunc_ln1201_reg_920[38]),
        .O(\fixed_V_reg_931[7]_i_14_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[7]_i_15 
       (.I0(trunc_ln1201_reg_920[37]),
        .O(\fixed_V_reg_931[7]_i_15_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[7]_i_16 
       (.I0(trunc_ln1201_reg_920[36]),
        .O(\fixed_V_reg_931[7]_i_16_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_931[7]_i_3 
       (.I0(tmp_3_cast_reg_925[8]),
        .I1(sub_ln1201_fu_551_p2[40]),
        .I2(tmp_1_reg_914),
        .O(\fixed_V_reg_931[7]_i_3_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_931[7]_i_4 
       (.I0(tmp_3_cast_reg_925[7]),
        .I1(sub_ln1201_fu_551_p2[39]),
        .I2(tmp_1_reg_914),
        .O(\fixed_V_reg_931[7]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_931[7]_i_5 
       (.I0(tmp_3_cast_reg_925[6]),
        .I1(sub_ln1201_fu_551_p2[38]),
        .I2(tmp_1_reg_914),
        .O(\fixed_V_reg_931[7]_i_5_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_931[7]_i_6 
       (.I0(tmp_3_cast_reg_925[5]),
        .I1(sub_ln1201_fu_551_p2[37]),
        .I2(tmp_1_reg_914),
        .O(\fixed_V_reg_931[7]_i_6_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_931[7]_i_9 
       (.I0(trunc_ln1201_reg_920[43]),
        .O(\fixed_V_reg_931[7]_i_9_n_13 ));
  FDRE \fixed_V_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[0]),
        .Q(fixed_V_reg_931[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[0]_i_13 
       (.CI(\fixed_V_reg_931_reg[0]_i_18_n_13 ),
        .CO({\fixed_V_reg_931_reg[0]_i_13_n_13 ,\fixed_V_reg_931_reg[0]_i_13_n_14 ,\fixed_V_reg_931_reg[0]_i_13_n_15 ,\fixed_V_reg_931_reg[0]_i_13_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_931_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_931[0]_i_19_n_13 ,\fixed_V_reg_931[0]_i_20_n_13 ,\fixed_V_reg_931[0]_i_21_n_13 ,\fixed_V_reg_931[0]_i_22_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[0]_i_18 
       (.CI(\fixed_V_reg_931_reg[0]_i_23_n_13 ),
        .CO({\fixed_V_reg_931_reg[0]_i_18_n_13 ,\fixed_V_reg_931_reg[0]_i_18_n_14 ,\fixed_V_reg_931_reg[0]_i_18_n_15 ,\fixed_V_reg_931_reg[0]_i_18_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_931_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_931[0]_i_24_n_13 ,\fixed_V_reg_931[0]_i_25_n_13 ,\fixed_V_reg_931[0]_i_26_n_13 ,\fixed_V_reg_931[0]_i_27_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[0]_i_2 
       (.CI(\fixed_V_reg_931_reg[0]_i_3_n_13 ),
        .CO({\fixed_V_reg_931_reg[0]_i_2_n_13 ,\fixed_V_reg_931_reg[0]_i_2_n_14 ,\fixed_V_reg_931_reg[0]_i_2_n_15 ,\fixed_V_reg_931_reg[0]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_551_p2[35:32]),
        .S({\fixed_V_reg_931[0]_i_4_n_13 ,\fixed_V_reg_931[0]_i_5_n_13 ,\fixed_V_reg_931[0]_i_6_n_13 ,\fixed_V_reg_931[0]_i_7_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[0]_i_23 
       (.CI(\fixed_V_reg_931_reg[0]_i_28_n_13 ),
        .CO({\fixed_V_reg_931_reg[0]_i_23_n_13 ,\fixed_V_reg_931_reg[0]_i_23_n_14 ,\fixed_V_reg_931_reg[0]_i_23_n_15 ,\fixed_V_reg_931_reg[0]_i_23_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_931_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_931[0]_i_29_n_13 ,\fixed_V_reg_931[0]_i_30_n_13 ,\fixed_V_reg_931[0]_i_31_n_13 ,\fixed_V_reg_931[0]_i_32_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[0]_i_28 
       (.CI(\fixed_V_reg_931_reg[0]_i_33_n_13 ),
        .CO({\fixed_V_reg_931_reg[0]_i_28_n_13 ,\fixed_V_reg_931_reg[0]_i_28_n_14 ,\fixed_V_reg_931_reg[0]_i_28_n_15 ,\fixed_V_reg_931_reg[0]_i_28_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_931_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_931[0]_i_34_n_13 ,\fixed_V_reg_931[0]_i_35_n_13 ,\fixed_V_reg_931[0]_i_36_n_13 ,\fixed_V_reg_931[0]_i_37_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[0]_i_3 
       (.CI(\fixed_V_reg_931_reg[0]_i_8_n_13 ),
        .CO({\fixed_V_reg_931_reg[0]_i_3_n_13 ,\fixed_V_reg_931_reg[0]_i_3_n_14 ,\fixed_V_reg_931_reg[0]_i_3_n_15 ,\fixed_V_reg_931_reg[0]_i_3_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_931_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_931[0]_i_9_n_13 ,\fixed_V_reg_931[0]_i_10_n_13 ,\fixed_V_reg_931[0]_i_11_n_13 ,\fixed_V_reg_931[0]_i_12_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[0]_i_33 
       (.CI(\fixed_V_reg_931_reg[0]_i_38_n_13 ),
        .CO({\fixed_V_reg_931_reg[0]_i_33_n_13 ,\fixed_V_reg_931_reg[0]_i_33_n_14 ,\fixed_V_reg_931_reg[0]_i_33_n_15 ,\fixed_V_reg_931_reg[0]_i_33_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_931_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_931[0]_i_39_n_13 ,\fixed_V_reg_931[0]_i_40_n_13 ,\fixed_V_reg_931[0]_i_41_n_13 ,\fixed_V_reg_931[0]_i_42_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[0]_i_38 
       (.CI(1'b0),
        .CO({\fixed_V_reg_931_reg[0]_i_38_n_13 ,\fixed_V_reg_931_reg[0]_i_38_n_14 ,\fixed_V_reg_931_reg[0]_i_38_n_15 ,\fixed_V_reg_931_reg[0]_i_38_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_fixed_V_reg_931_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_931[0]_i_43_n_13 ,\fixed_V_reg_931[0]_i_44_n_13 ,\fixed_V_reg_931[0]_i_45_n_13 ,trunc_ln1201_reg_920[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[0]_i_8 
       (.CI(\fixed_V_reg_931_reg[0]_i_13_n_13 ),
        .CO({\fixed_V_reg_931_reg[0]_i_8_n_13 ,\fixed_V_reg_931_reg[0]_i_8_n_14 ,\fixed_V_reg_931_reg[0]_i_8_n_15 ,\fixed_V_reg_931_reg[0]_i_8_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_931_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_931[0]_i_14_n_13 ,\fixed_V_reg_931[0]_i_15_n_13 ,\fixed_V_reg_931[0]_i_16_n_13 ,\fixed_V_reg_931[0]_i_17_n_13 }));
  FDRE \fixed_V_reg_931_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[1]),
        .Q(fixed_V_reg_931[1]),
        .R(1'b0));
  FDRE \fixed_V_reg_931_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[2]),
        .Q(fixed_V_reg_931[2]),
        .R(1'b0));
  FDRE \fixed_V_reg_931_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[3]),
        .Q(fixed_V_reg_931[3]),
        .R(1'b0));
  FDRE \fixed_V_reg_931_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[4]),
        .Q(fixed_V_reg_931[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\fixed_V_reg_931_reg[4]_i_2_n_13 ,\fixed_V_reg_931_reg[4]_i_2_n_14 ,\fixed_V_reg_931_reg[4]_i_2_n_15 ,\fixed_V_reg_931_reg[4]_i_2_n_16 }),
        .CYINIT(\fixed_V_reg_931[4]_i_3_n_13 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_1_fu_572_p2[4:1]),
        .S({\fixed_V_reg_931[4]_i_4_n_13 ,\fixed_V_reg_931[4]_i_5_n_13 ,\fixed_V_reg_931[4]_i_6_n_13 ,\fixed_V_reg_931[4]_i_7_n_13 }));
  FDRE \fixed_V_reg_931_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[5]),
        .Q(fixed_V_reg_931[5]),
        .R(1'b0));
  FDRE \fixed_V_reg_931_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[6]),
        .Q(fixed_V_reg_931[6]),
        .R(1'b0));
  FDRE \fixed_V_reg_931_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[7]),
        .Q(fixed_V_reg_931[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[7]_i_2 
       (.CI(\fixed_V_reg_931_reg[4]_i_2_n_13 ),
        .CO({\fixed_V_reg_931_reg[7]_i_2_n_13 ,\fixed_V_reg_931_reg[7]_i_2_n_14 ,\fixed_V_reg_931_reg[7]_i_2_n_15 ,\fixed_V_reg_931_reg[7]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_1_fu_572_p2[8:5]),
        .S({\fixed_V_reg_931[7]_i_3_n_13 ,\fixed_V_reg_931[7]_i_4_n_13 ,\fixed_V_reg_931[7]_i_5_n_13 ,\fixed_V_reg_931[7]_i_6_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[7]_i_7 
       (.CI(\fixed_V_reg_931_reg[7]_i_8_n_13 ),
        .CO({\fixed_V_reg_931_reg[7]_i_7_n_13 ,\fixed_V_reg_931_reg[7]_i_7_n_14 ,\fixed_V_reg_931_reg[7]_i_7_n_15 ,\fixed_V_reg_931_reg[7]_i_7_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_551_p2[43:40]),
        .S({\fixed_V_reg_931[7]_i_9_n_13 ,\fixed_V_reg_931[7]_i_10_n_13 ,\fixed_V_reg_931[7]_i_11_n_13 ,\fixed_V_reg_931[7]_i_12_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_931_reg[7]_i_8 
       (.CI(\fixed_V_reg_931_reg[0]_i_2_n_13 ),
        .CO({\fixed_V_reg_931_reg[7]_i_8_n_13 ,\fixed_V_reg_931_reg[7]_i_8_n_14 ,\fixed_V_reg_931_reg[7]_i_8_n_15 ,\fixed_V_reg_931_reg[7]_i_8_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_551_p2[39:36]),
        .S({\fixed_V_reg_931[7]_i_13_n_13 ,\fixed_V_reg_931[7]_i_14_n_13 ,\fixed_V_reg_931[7]_i_15_n_13 ,\fixed_V_reg_931[7]_i_16_n_13 }));
  design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_116_1 grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318
       (.CO(icmp_ln52_fu_443_p2),
        .D({ap_NS_fsm[109],ap_NS_fsm[48]}),
        .Q({ap_CS_fsm_state110,ap_CS_fsm_state109,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state3}),
        .WEBWE(p_2_out),
        .\ap_CS_fsm_reg[109] (\ap_CS_fsm[109]_i_2_n_13 ),
        .\ap_CS_fsm_reg[109]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_16),
        .\ap_CS_fsm_reg[109]_1 (grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_n_22),
        .\ap_CS_fsm_reg[109]_2 (output_V_U_n_74),
        .\ap_CS_fsm_reg[109]_3 (activation_read_reg_777[1:0]),
        .\ap_CS_fsm_reg[2] (grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_31),
        .\ap_CS_fsm_reg[48] (\ap_CS_fsm[48]_i_3_n_13 ),
        .\ap_CS_fsm_reg[48]_0 (output_V_U_n_75),
        .\ap_CS_fsm_reg[48]_1 (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_17),
        .\ap_CS_fsm_reg[48]_2 (\ap_CS_fsm[48]_i_7_n_13 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_30),
        .ap_loop_init_int_reg(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_17),
        .ap_loop_init_int_reg_0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_19),
        .ap_loop_init_int_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_20),
        .ap_loop_init_int_reg_2(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_21),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp4_i19880_reg_825_reg[0] (grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_18),
        .\cmp4_i19880_reg_825_reg[0]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_22),
        .\cmp4_i19880_reg_825_reg[0]_1 (grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_23),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0(\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_i_2_n_13),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0),
        .mem_reg({\zext_ln80_reg_989_reg_n_13_[6] ,\zext_ln80_reg_989_reg_n_13_[5] ,\zext_ln80_reg_989_reg_n_13_[4] ,\zext_ln80_reg_989_reg_n_13_[3] ,\zext_ln80_reg_989_reg_n_13_[2] ,\zext_ln80_reg_989_reg_n_13_[1] ,\zext_ln80_reg_989_reg_n_13_[0] }),
        .mem_reg_0(control_s_axi_U_n_54),
        .mem_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_r_address0),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781[7:0]),
        .output_r_ce0(output_r_ce0),
        .ram_reg(output_V_U_n_72),
        .ram_reg_0(output_V_U_n_109),
        .ram_reg_1(\cmp4_i19880_reg_825_reg_n_13_[0] ),
        .ram_reg_2(output_V_U_n_70),
        .ram_reg_3(control_s_axi_U_n_53),
        .\zext_ln118_reg_123_reg[0]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_14),
        .\zext_ln80_reg_989_reg[6] (output_r_address0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_i_2
       (.I0(activation_read_reg_777[0]),
        .I1(activation_read_reg_777[1]),
        .I2(output_V_U_n_74),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_i_2_n_13));
  FDRE #(
    .INIT(1'b0)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_31),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1 grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309
       (.ADDRARDADDR({grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_13,grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_14,grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_15}),
        .DIADI(output_r_d0[15]),
        .DIBDI(\int_output_r/p_1_in ),
        .Q(activation_read_reg_777[1:0]),
        .WEBWE(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_24),
        .\activation_read_reg_777_reg[0] (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_16),
        .\activation_read_reg_777_reg[0]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_23),
        .\activation_read_reg_777_reg[1] (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_17),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_19),
        .ap_loop_init_int_reg_0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_20),
        .ap_loop_init_int_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_21),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp4_i19880_reg_825_reg[0] (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_18),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg(output_V_U_n_74),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_i_3_n_13),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0),
        .mem_reg(control_s_axi_U_n_54),
        .mem_reg_0(ap_CS_fsm_state109),
        .mem_reg_1(output_V_U_n_73),
        .mem_reg_10(output_V_U_n_50),
        .mem_reg_11(output_V_U_n_51),
        .mem_reg_12(output_V_U_n_52),
        .mem_reg_2(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_30),
        .mem_reg_3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_14),
        .mem_reg_4(\zext_ln80_reg_989_reg_n_13_[0] ),
        .mem_reg_5(output_V_U_n_46),
        .mem_reg_6(grp_fu_766_p2),
        .mem_reg_7(output_V_U_n_47),
        .mem_reg_8(output_V_U_n_48),
        .mem_reg_9(output_V_U_n_49),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781[7:0]),
        .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_r_address0),
        .output_r_ce0(output_r_ce0),
        .ram_reg(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_21),
        .ram_reg_0(output_V_U_n_65),
        .ram_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_33),
        .ram_reg_10(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_35),
        .ram_reg_11(output_V_U_n_80),
        .ram_reg_12(output_V_U_n_109),
        .ram_reg_13(\cmp4_i19880_reg_825_reg_n_13_[0] ),
        .ram_reg_14(output_V_U_n_70),
        .ram_reg_15(\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .ram_reg_2(output_V_U_n_108),
        .ram_reg_3(output_V_U_n_83),
        .ram_reg_4(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_20),
        .ram_reg_5(output_V_U_n_64),
        .ram_reg_6(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_34),
        .ram_reg_7(output_V_U_n_84),
        .ram_reg_8(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_19),
        .ram_reg_9(output_V_U_n_68));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .I2(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_i_3_n_13));
  FDRE #(
    .INIT(1'b0)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_23),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_30_1 grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300
       (.CO(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_n_21),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_V_address0),
        .O(ret_V_fu_158_p2),
        .Q(activation_read_reg_777[1:0]),
        .\ap_CS_fsm_reg[109] (output_V_U_n_74),
        .\ap_CS_fsm_reg[2] (grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_n_23),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter30_reg_0(udiv_56ns_56ns_16_60_seq_1_U29_n_14),
        .ap_loop_exit_ready_pp0_iter29_reg_reg__0_0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_n_22),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_i_2_n_13),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0(ap_CS_fsm_state3),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1(\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0),
        .lhs_reg_215(lhs_reg_215),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781[7:0]),
        .\ret_V_reg_228_reg[6]_0 (x_V_2_fu_146_p3),
        .\trunc_ln717_1_reg_243_reg[15]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_d0),
        .x_V_2_fu_146_p3(x_V_2_fu_146_p3__0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_i_2
       (.I0(activation_read_reg_777[0]),
        .I1(activation_read_reg_777[1]),
        .I2(output_V_U_n_74),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_i_2_n_13));
  FDRE #(
    .INIT(1'b0)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_n_23),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_45_1 grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292
       (.ADDRARDADDR({grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_29,grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_30,grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_31,grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_32}),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_V_address0),
        .DOADO(output_V_q0),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[2] (grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_38),
        .\ap_CS_fsm_reg[6] (ap_NS_fsm[7:6]),
        .ap_NS_fsm125_out(ap_NS_fsm125_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg(\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_i_2_n_13),
        .\i_fu_50_reg[0]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_35),
        .\i_fu_50_reg[3]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_33),
        .\i_fu_50_reg[4]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_34),
        .lhs_reg_215(lhs_reg_215),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781[7:0]),
        .overflow_4_out(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out),
        .ram_reg(output_V_U_n_108),
        .ram_reg_0(output_V_U_n_66),
        .ram_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_21),
        .ram_reg_10(output_V_U_n_67),
        .ram_reg_11(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_19),
        .ram_reg_12(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_18),
        .ram_reg_13(output_V_U_n_81),
        .ram_reg_14(output_V_U_n_61),
        .ram_reg_15(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_17),
        .ram_reg_16(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_18),
        .ram_reg_17(output_V_U_n_86),
        .ram_reg_2(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_23),
        .ram_reg_3(output_V_U_n_82),
        .ram_reg_4(output_V_U_n_73),
        .ram_reg_5(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_output_V_address0),
        .ram_reg_6(output_V_U_n_63),
        .ram_reg_7(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_20),
        .ram_reg_8(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_n_22),
        .ram_reg_9(output_V_U_n_85));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h08)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_i_2
       (.I0(activation_read_reg_777[0]),
        .I1(activation_read_reg_777[1]),
        .I2(output_V_U_n_74),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_i_2_n_13));
  FDRE #(
    .INIT(1'b0)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_38),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_87_1 grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282
       (.CO(icmp_ln87_fu_95_p2),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_bias_address0),
        .Q({ap_CS_fsm_state110,ap_CS_fsm_state11,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state2}),
        .SR(ap_NS_fsm131_out),
        .WEA(output_V_we0),
        .\ap_CS_fsm_reg[1] (ap_NS_fsm[1]),
        .\ap_CS_fsm_reg[1]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_n_22),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_2_n_13 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm[1]_i_3_n_13 ),
        .\ap_CS_fsm_reg[1]_3 (\ap_CS_fsm[1]_i_4_n_13 ),
        .\ap_CS_fsm_reg[1]_4 (\ap_CS_fsm[1]_i_5_n_13 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_n_23),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .\i_cast4_reg_127_reg[6]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_output_V_address0),
        .\i_fu_46_reg[0]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_n_20),
        .icmp_ln1548_reg_900(icmp_ln1548_reg_900),
        .\int_bias_shift0_reg[0] (control_s_axi_U_n_13),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781),
        .ram_reg(output_V_U_n_71),
        .ram_reg_0(output_V_U_n_62),
        .ram_reg_1(ap_NS_fsm[3]),
        .ram_reg_2(output_V_U_n_73),
        .ram_reg_3(output_V_U_n_75),
        .ram_reg_4(\cmp4_i19880_reg_825_reg_n_13_[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_52),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_96_2 grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327
       (.ADDRBWRADDR({grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_weights_address0,grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_input_r_address0}),
        .CO(icmp_ln96_fu_134_p2),
        .D(ap_NS_fsm[5:4]),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .\ap_CS_fsm_reg[5]_0 (\icmp_ln87_reg_814_reg_n_13_[0] ),
        .\ap_CS_fsm_reg[5]_1 (\cmp4_i19880_reg_825_reg_n_13_[0] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .\inNeurons_fu_62_reg[0]_0 (grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_n_13),
        .\inNeurons_fu_62_reg[15]_i_4 (numOfInNeurons_read_reg_788),
        .input_r_q0(input_r_q0),
        .\int_weights_shift0_reg[0] (control_s_axi_U_n_14),
        .\lhs_fu_66_reg[15]_0 ({tmp_2_fu_636_p3,\reg_343_reg_n_13_[14] ,\reg_343_reg_n_13_[13] ,\reg_343_reg_n_13_[12] ,\reg_343_reg_n_13_[11] ,\reg_343_reg_n_13_[10] ,\reg_343_reg_n_13_[9] ,\reg_343_reg_n_13_[8] ,\reg_343_reg_n_13_[7] ,\reg_343_reg_n_13_[6] ,\reg_343_reg_n_13_[5] ,\reg_343_reg_n_13_[4] ,\reg_343_reg_n_13_[3] ,\reg_343_reg_n_13_[2] ,\reg_343_reg_n_13_[1] ,\reg_343_reg_n_13_[0] }),
        .lhs_out(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_lhs_out),
        .mul_i_reg_837(mul_i_reg_837),
        .weights_q0(weights_q0));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln96_fu_134_p2),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg_i_1_n_13),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_12_reg_874[0]_i_1 
       (.I0(\i_fu_180_reg_n_13_[0] ),
        .O(i_12_fu_448_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_12_reg_874[1]_i_1 
       (.I0(\i_fu_180_reg_n_13_[0] ),
        .I1(\i_fu_180_reg_n_13_[1] ),
        .O(i_12_fu_448_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_12_reg_874[2]_i_1 
       (.I0(\i_fu_180_reg_n_13_[2] ),
        .I1(\i_fu_180_reg_n_13_[1] ),
        .I2(\i_fu_180_reg_n_13_[0] ),
        .O(i_12_fu_448_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_12_reg_874[3]_i_1 
       (.I0(\i_fu_180_reg_n_13_[3] ),
        .I1(\i_fu_180_reg_n_13_[0] ),
        .I2(\i_fu_180_reg_n_13_[1] ),
        .I3(\i_fu_180_reg_n_13_[2] ),
        .O(i_12_fu_448_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_12_reg_874[4]_i_1 
       (.I0(\i_fu_180_reg_n_13_[4] ),
        .I1(\i_fu_180_reg_n_13_[3] ),
        .I2(\i_fu_180_reg_n_13_[2] ),
        .I3(\i_fu_180_reg_n_13_[1] ),
        .I4(\i_fu_180_reg_n_13_[0] ),
        .O(i_12_fu_448_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_12_reg_874[5]_i_1 
       (.I0(\i_fu_180_reg_n_13_[5] ),
        .I1(\i_fu_180_reg_n_13_[0] ),
        .I2(\i_fu_180_reg_n_13_[1] ),
        .I3(\i_fu_180_reg_n_13_[2] ),
        .I4(\i_fu_180_reg_n_13_[3] ),
        .I5(\i_fu_180_reg_n_13_[4] ),
        .O(i_12_fu_448_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_12_reg_874[6]_i_1 
       (.I0(\i_fu_180_reg_n_13_[6] ),
        .I1(\i_12_reg_874[7]_i_2_n_13 ),
        .O(i_12_fu_448_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_12_reg_874[7]_i_1 
       (.I0(\i_fu_180_reg_n_13_[7] ),
        .I1(\i_12_reg_874[7]_i_2_n_13 ),
        .I2(\i_fu_180_reg_n_13_[6] ),
        .O(i_12_fu_448_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_12_reg_874[7]_i_2 
       (.I0(\i_fu_180_reg_n_13_[5] ),
        .I1(\i_fu_180_reg_n_13_[0] ),
        .I2(\i_fu_180_reg_n_13_[1] ),
        .I3(\i_fu_180_reg_n_13_[2] ),
        .I4(\i_fu_180_reg_n_13_[3] ),
        .I5(\i_fu_180_reg_n_13_[4] ),
        .O(\i_12_reg_874[7]_i_2_n_13 ));
  FDRE \i_12_reg_874_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_12_fu_448_p2[0]),
        .Q(i_12_reg_874[0]),
        .R(1'b0));
  FDRE \i_12_reg_874_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_12_fu_448_p2[1]),
        .Q(i_12_reg_874[1]),
        .R(1'b0));
  FDRE \i_12_reg_874_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_12_fu_448_p2[2]),
        .Q(i_12_reg_874[2]),
        .R(1'b0));
  FDRE \i_12_reg_874_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_12_fu_448_p2[3]),
        .Q(i_12_reg_874[3]),
        .R(1'b0));
  FDRE \i_12_reg_874_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_12_fu_448_p2[4]),
        .Q(i_12_reg_874[4]),
        .R(1'b0));
  FDRE \i_12_reg_874_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_12_fu_448_p2[5]),
        .Q(i_12_reg_874[5]),
        .R(1'b0));
  FDRE \i_12_reg_874_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_12_fu_448_p2[6]),
        .Q(i_12_reg_874[6]),
        .R(1'b0));
  FDRE \i_12_reg_874_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_12_fu_448_p2[7]),
        .Q(i_12_reg_874[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_9_fu_184[0]_i_1 
       (.I0(i_9_fu_184_reg[0]),
        .O(i_11_fu_742_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_9_fu_184[1]_i_1 
       (.I0(i_9_fu_184_reg[0]),
        .I1(i_9_fu_184_reg[1]),
        .O(i_11_fu_742_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_9_fu_184[2]_i_1 
       (.I0(i_9_fu_184_reg[2]),
        .I1(i_9_fu_184_reg[1]),
        .I2(i_9_fu_184_reg[0]),
        .O(i_11_fu_742_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_9_fu_184[3]_i_1 
       (.I0(i_9_fu_184_reg[3]),
        .I1(i_9_fu_184_reg[0]),
        .I2(i_9_fu_184_reg[1]),
        .I3(i_9_fu_184_reg[2]),
        .O(i_11_fu_742_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_9_fu_184[4]_i_1 
       (.I0(i_9_fu_184_reg[4]),
        .I1(i_9_fu_184_reg[2]),
        .I2(i_9_fu_184_reg[1]),
        .I3(i_9_fu_184_reg[0]),
        .I4(i_9_fu_184_reg[3]),
        .O(i_11_fu_742_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_9_fu_184[5]_i_1 
       (.I0(i_9_fu_184_reg[5]),
        .I1(i_9_fu_184_reg[3]),
        .I2(i_9_fu_184_reg[0]),
        .I3(i_9_fu_184_reg[1]),
        .I4(i_9_fu_184_reg[2]),
        .I5(i_9_fu_184_reg[4]),
        .O(i_11_fu_742_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_9_fu_184[6]_i_1 
       (.I0(i_9_fu_184_reg[6]),
        .I1(\i_9_fu_184[7]_i_4_n_13 ),
        .O(i_11_fu_742_p2[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_9_fu_184[7]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(icmp_ln52_fu_443_p2),
        .I2(icmp_ln1547_fu_459_p2),
        .O(i_9_fu_1840));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_184[7]_i_10 
       (.I0(sum_V_fu_176_reg[24]),
        .I1(sum_V_fu_176_reg[26]),
        .I2(sum_V_fu_176_reg[22]),
        .I3(sum_V_fu_176_reg[19]),
        .O(\i_9_fu_184[7]_i_10_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_184[7]_i_11 
       (.I0(sum_V_fu_176_reg[37]),
        .I1(sum_V_fu_176_reg[38]),
        .I2(sum_V_fu_176_reg[53]),
        .I3(sum_V_fu_176_reg[43]),
        .O(\i_9_fu_184[7]_i_11_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_184[7]_i_12 
       (.I0(sum_V_fu_176_reg[44]),
        .I1(sum_V_fu_176_reg[40]),
        .I2(sum_V_fu_176_reg[50]),
        .I3(sum_V_fu_176_reg[46]),
        .O(\i_9_fu_184[7]_i_12_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_184[7]_i_13 
       (.I0(sum_V_fu_176_reg[47]),
        .I1(sum_V_fu_176_reg[41]),
        .I2(sum_V_fu_176_reg[33]),
        .I3(sum_V_fu_176_reg[28]),
        .O(\i_9_fu_184[7]_i_13_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_184[7]_i_14 
       (.I0(sum_V_fu_176_reg[39]),
        .I1(sum_V_fu_176_reg[36]),
        .I2(sum_V_fu_176_reg[42]),
        .I3(sum_V_fu_176_reg[31]),
        .O(\i_9_fu_184[7]_i_14_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_9_fu_184[7]_i_2 
       (.I0(i_9_fu_184_reg__0),
        .I1(\i_9_fu_184[7]_i_4_n_13 ),
        .I2(i_9_fu_184_reg[6]),
        .O(i_11_fu_742_p2[7]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \i_9_fu_184[7]_i_3 
       (.I0(\i_9_fu_184[7]_i_5_n_13 ),
        .I1(\i_9_fu_184[7]_i_6_n_13 ),
        .I2(\i_9_fu_184[7]_i_7_n_13 ),
        .I3(\i_9_fu_184[7]_i_8_n_13 ),
        .I4(\i_9_fu_184[7]_i_9_n_13 ),
        .O(icmp_ln1547_fu_459_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_9_fu_184[7]_i_4 
       (.I0(i_9_fu_184_reg[5]),
        .I1(i_9_fu_184_reg[3]),
        .I2(i_9_fu_184_reg[0]),
        .I3(i_9_fu_184_reg[1]),
        .I4(i_9_fu_184_reg[2]),
        .I5(i_9_fu_184_reg[4]),
        .O(\i_9_fu_184[7]_i_4_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_9_fu_184[7]_i_5 
       (.I0(sum_V_fu_176_reg[45]),
        .I1(sum_V_fu_176_reg[51]),
        .I2(sum_V_fu_176_reg[23]),
        .I3(sum_V_fu_176_reg[49]),
        .I4(\i_9_fu_184[7]_i_10_n_13 ),
        .O(\i_9_fu_184[7]_i_5_n_13 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \i_9_fu_184[7]_i_6 
       (.I0(sum_V_fu_176_reg[30]),
        .I1(sum_V_fu_176_reg[35]),
        .I2(sum_V_fu_176_reg[21]),
        .I3(sum_V_fu_176_reg[34]),
        .I4(\i_9_fu_184[7]_i_11_n_13 ),
        .O(\i_9_fu_184[7]_i_6_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_9_fu_184[7]_i_7 
       (.I0(sum_V_fu_176_reg[27]),
        .I1(sum_V_fu_176_reg[32]),
        .I2(sum_V_fu_176_reg[16]),
        .I3(sum_V_fu_176_reg[20]),
        .I4(\i_9_fu_184[7]_i_12_n_13 ),
        .O(\i_9_fu_184[7]_i_7_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_9_fu_184[7]_i_8 
       (.I0(sum_V_fu_176_reg[18]),
        .I1(sum_V_fu_176_reg[54]),
        .I2(sum_V_fu_176_reg[17]),
        .I3(sum_V_fu_176_reg[55]),
        .I4(\i_9_fu_184[7]_i_13_n_13 ),
        .O(\i_9_fu_184[7]_i_8_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_9_fu_184[7]_i_9 
       (.I0(sum_V_fu_176_reg[48]),
        .I1(sum_V_fu_176_reg[52]),
        .I2(sum_V_fu_176_reg[25]),
        .I3(sum_V_fu_176_reg[29]),
        .I4(\i_9_fu_184[7]_i_14_n_13 ),
        .O(\i_9_fu_184[7]_i_9_n_13 ));
  FDRE \i_9_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_11_fu_742_p2[0]),
        .Q(i_9_fu_184_reg[0]),
        .R(i_9_fu_1840));
  FDRE \i_9_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_11_fu_742_p2[1]),
        .Q(i_9_fu_184_reg[1]),
        .R(i_9_fu_1840));
  FDRE \i_9_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_11_fu_742_p2[2]),
        .Q(i_9_fu_184_reg[2]),
        .R(i_9_fu_1840));
  FDRE \i_9_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_11_fu_742_p2[3]),
        .Q(i_9_fu_184_reg[3]),
        .R(i_9_fu_1840));
  FDRE \i_9_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_11_fu_742_p2[4]),
        .Q(i_9_fu_184_reg[4]),
        .R(i_9_fu_1840));
  FDRE \i_9_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_11_fu_742_p2[5]),
        .Q(i_9_fu_184_reg[5]),
        .R(i_9_fu_1840));
  FDRE \i_9_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_11_fu_742_p2[6]),
        .Q(i_9_fu_184_reg[6]),
        .R(i_9_fu_1840));
  FDRE \i_9_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_11_fu_742_p2[7]),
        .Q(i_9_fu_184_reg__0),
        .R(i_9_fu_1840));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_180[7]_i_1 
       (.I0(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm119_out));
  FDRE \i_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_12_reg_874[0]),
        .Q(\i_fu_180_reg_n_13_[0] ),
        .R(ap_NS_fsm119_out));
  FDRE \i_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_12_reg_874[1]),
        .Q(\i_fu_180_reg_n_13_[1] ),
        .R(ap_NS_fsm119_out));
  FDRE \i_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_12_reg_874[2]),
        .Q(\i_fu_180_reg_n_13_[2] ),
        .R(ap_NS_fsm119_out));
  FDRE \i_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_12_reg_874[3]),
        .Q(\i_fu_180_reg_n_13_[3] ),
        .R(ap_NS_fsm119_out));
  FDRE \i_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_12_reg_874[4]),
        .Q(\i_fu_180_reg_n_13_[4] ),
        .R(ap_NS_fsm119_out));
  FDRE \i_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_12_reg_874[5]),
        .Q(\i_fu_180_reg_n_13_[5] ),
        .R(ap_NS_fsm119_out));
  FDRE \i_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_12_reg_874[6]),
        .Q(\i_fu_180_reg_n_13_[6] ),
        .R(ap_NS_fsm119_out));
  FDRE \i_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_12_reg_874[7]),
        .Q(\i_fu_180_reg_n_13_[7] ),
        .R(ap_NS_fsm119_out));
  FDRE \icmp_ln1547_2_reg_948_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(udiv_26ns_26s_26_30_seq_1_U27_n_15),
        .Q(icmp_ln1547_2_reg_948),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln1547_reg_889[0]_i_1 
       (.I0(icmp_ln1547_fu_459_p2),
        .I1(icmp_ln52_fu_443_p2),
        .I2(ap_CS_fsm_state9),
        .I3(icmp_ln1547_reg_889),
        .O(\icmp_ln1547_reg_889[0]_i_1_n_13 ));
  FDRE \icmp_ln1547_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1547_reg_889[0]_i_1_n_13 ),
        .Q(icmp_ln1547_reg_889),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1548_reg_900[0]_i_1 
       (.I0(icmp_ln1548_fu_479_p2),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln1548_reg_900),
        .O(\icmp_ln1548_reg_900[0]_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1548_reg_900[0]_i_10 
       (.I0(ret_V_fu_474_p2[12]),
        .I1(ret_V_fu_474_p2[13]),
        .O(\icmp_ln1548_reg_900[0]_i_10_n_13 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln1548_reg_900[0]_i_5 
       (.I0(ret_V_fu_474_p2[15]),
        .I1(ret_V_fu_474_p2[14]),
        .O(\icmp_ln1548_reg_900[0]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln1548_reg_900[0]_i_6 
       (.I0(ret_V_fu_474_p2[13]),
        .I1(ret_V_fu_474_p2[12]),
        .O(\icmp_ln1548_reg_900[0]_i_6_n_13 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1548_reg_900[0]_i_9 
       (.I0(ret_V_fu_474_p2[14]),
        .I1(ret_V_fu_474_p2[15]),
        .O(\icmp_ln1548_reg_900[0]_i_9_n_13 ));
  FDRE \icmp_ln1548_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1548_reg_900[0]_i_1_n_13 ),
        .Q(icmp_ln1548_reg_900),
        .R(1'b0));
  FDRE \icmp_ln87_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln87_fu_352_p2),
        .Q(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_mul_24s_26ns_50_1_1 mul_24s_26ns_50_1_1_U26
       (.A({output_V_U_n_91,output_V_U_n_92,output_V_U_n_93,output_V_U_n_94,output_V_U_n_95,output_V_U_n_96,output_V_U_n_97,output_V_U_n_98,output_V_U_n_99,output_V_U_n_100,output_V_U_n_101,x_V_fu_485_p2}),
        .D(trunc_ln1201_fu_537_p1),
        .O(x_V_fu_485_p2__0),
        .Q(ap_CS_fsm_state13),
        .ap_clk(ap_clk),
        .sub_ln712_fu_498_p2(sub_ln712_fu_498_p2));
  design_1_nnlayer_0_0_nnlayer_mul_32ns_26ns_42_1_1 mul_32ns_26ns_42_1_1_U28
       (.ACOUT({mul_32ns_26ns_42_1_1_U28_n_78,mul_32ns_26ns_42_1_1_U28_n_79,mul_32ns_26ns_42_1_1_U28_n_80,mul_32ns_26ns_42_1_1_U28_n_81,mul_32ns_26ns_42_1_1_U28_n_82,mul_32ns_26ns_42_1_1_U28_n_83,mul_32ns_26ns_42_1_1_U28_n_84,mul_32ns_26ns_42_1_1_U28_n_85,mul_32ns_26ns_42_1_1_U28_n_86,mul_32ns_26ns_42_1_1_U28_n_87,mul_32ns_26ns_42_1_1_U28_n_88,mul_32ns_26ns_42_1_1_U28_n_89,mul_32ns_26ns_42_1_1_U28_n_90,mul_32ns_26ns_42_1_1_U28_n_91,mul_32ns_26ns_42_1_1_U28_n_92,mul_32ns_26ns_42_1_1_U28_n_93,mul_32ns_26ns_42_1_1_U28_n_94,mul_32ns_26ns_42_1_1_U28_n_95,mul_32ns_26ns_42_1_1_U28_n_96,mul_32ns_26ns_42_1_1_U28_n_97,mul_32ns_26ns_42_1_1_U28_n_98,mul_32ns_26ns_42_1_1_U28_n_99,mul_32ns_26ns_42_1_1_U28_n_100,mul_32ns_26ns_42_1_1_U28_n_101,mul_32ns_26ns_42_1_1_U28_n_102,mul_32ns_26ns_42_1_1_U28_n_103,mul_32ns_26ns_42_1_1_U28_n_104,mul_32ns_26ns_42_1_1_U28_n_105,mul_32ns_26ns_42_1_1_U28_n_106,mul_32ns_26ns_42_1_1_U28_n_107}),
        .B(dividend_tmp[16:0]),
        .D({mul_32ns_26ns_42_1_1_U28_n_13,mul_32ns_26ns_42_1_1_U28_n_14,mul_32ns_26ns_42_1_1_U28_n_15,mul_32ns_26ns_42_1_1_U28_n_16,mul_32ns_26ns_42_1_1_U28_n_17,mul_32ns_26ns_42_1_1_U28_n_18,mul_32ns_26ns_42_1_1_U28_n_19,mul_32ns_26ns_42_1_1_U28_n_20,mul_32ns_26ns_42_1_1_U28_n_21,mul_32ns_26ns_42_1_1_U28_n_22,mul_32ns_26ns_42_1_1_U28_n_23,mul_32ns_26ns_42_1_1_U28_n_24,mul_32ns_26ns_42_1_1_U28_n_25,mul_32ns_26ns_42_1_1_U28_n_26,mul_32ns_26ns_42_1_1_U28_n_27,mul_32ns_26ns_42_1_1_U28_n_28,mul_32ns_26ns_42_1_1_U28_n_29}),
        .P(mul_32ns_26ns_42_1_1_U28_n_108),
        .PCOUT({mul_32ns_26ns_42_1_1_U28_n_30,mul_32ns_26ns_42_1_1_U28_n_31,mul_32ns_26ns_42_1_1_U28_n_32,mul_32ns_26ns_42_1_1_U28_n_33,mul_32ns_26ns_42_1_1_U28_n_34,mul_32ns_26ns_42_1_1_U28_n_35,mul_32ns_26ns_42_1_1_U28_n_36,mul_32ns_26ns_42_1_1_U28_n_37,mul_32ns_26ns_42_1_1_U28_n_38,mul_32ns_26ns_42_1_1_U28_n_39,mul_32ns_26ns_42_1_1_U28_n_40,mul_32ns_26ns_42_1_1_U28_n_41,mul_32ns_26ns_42_1_1_U28_n_42,mul_32ns_26ns_42_1_1_U28_n_43,mul_32ns_26ns_42_1_1_U28_n_44,mul_32ns_26ns_42_1_1_U28_n_45,mul_32ns_26ns_42_1_1_U28_n_46,mul_32ns_26ns_42_1_1_U28_n_47,mul_32ns_26ns_42_1_1_U28_n_48,mul_32ns_26ns_42_1_1_U28_n_49,mul_32ns_26ns_42_1_1_U28_n_50,mul_32ns_26ns_42_1_1_U28_n_51,mul_32ns_26ns_42_1_1_U28_n_52,mul_32ns_26ns_42_1_1_U28_n_53,mul_32ns_26ns_42_1_1_U28_n_54,mul_32ns_26ns_42_1_1_U28_n_55,mul_32ns_26ns_42_1_1_U28_n_56,mul_32ns_26ns_42_1_1_U28_n_57,mul_32ns_26ns_42_1_1_U28_n_58,mul_32ns_26ns_42_1_1_U28_n_59,mul_32ns_26ns_42_1_1_U28_n_60,mul_32ns_26ns_42_1_1_U28_n_61,mul_32ns_26ns_42_1_1_U28_n_62,mul_32ns_26ns_42_1_1_U28_n_63,mul_32ns_26ns_42_1_1_U28_n_64,mul_32ns_26ns_42_1_1_U28_n_65,mul_32ns_26ns_42_1_1_U28_n_66,mul_32ns_26ns_42_1_1_U28_n_67,mul_32ns_26ns_42_1_1_U28_n_68,mul_32ns_26ns_42_1_1_U28_n_69,mul_32ns_26ns_42_1_1_U28_n_70,mul_32ns_26ns_42_1_1_U28_n_71,mul_32ns_26ns_42_1_1_U28_n_72,mul_32ns_26ns_42_1_1_U28_n_73,mul_32ns_26ns_42_1_1_U28_n_74,mul_32ns_26ns_42_1_1_U28_n_75,mul_32ns_26ns_42_1_1_U28_n_76,mul_32ns_26ns_42_1_1_U28_n_77}),
        .Q(ap_CS_fsm_state45),
        .S(\tmp_6_reg_971_reg[16]__0_n_13 ),
        .ap_clk(ap_clk),
        .done0(done0),
        .dout__0_0({mul_32ns_26ns_42_1_1_U28_n_109,mul_32ns_26ns_42_1_1_U28_n_110,mul_32ns_26ns_42_1_1_U28_n_111,mul_32ns_26ns_42_1_1_U28_n_112,mul_32ns_26ns_42_1_1_U28_n_113,mul_32ns_26ns_42_1_1_U28_n_114,mul_32ns_26ns_42_1_1_U28_n_115,mul_32ns_26ns_42_1_1_U28_n_116,mul_32ns_26ns_42_1_1_U28_n_117,mul_32ns_26ns_42_1_1_U28_n_118,mul_32ns_26ns_42_1_1_U28_n_119,mul_32ns_26ns_42_1_1_U28_n_120,mul_32ns_26ns_42_1_1_U28_n_121,mul_32ns_26ns_42_1_1_U28_n_122,mul_32ns_26ns_42_1_1_U28_n_123,mul_32ns_26ns_42_1_1_U28_n_124,mul_32ns_26ns_42_1_1_U28_n_125,mul_32ns_26ns_42_1_1_U28_n_126,mul_32ns_26ns_42_1_1_U28_n_127,mul_32ns_26ns_42_1_1_U28_n_128,mul_32ns_26ns_42_1_1_U28_n_129,mul_32ns_26ns_42_1_1_U28_n_130,mul_32ns_26ns_42_1_1_U28_n_131,mul_32ns_26ns_42_1_1_U28_n_132,mul_32ns_26ns_42_1_1_U28_n_133,mul_32ns_26ns_42_1_1_U28_n_134,mul_32ns_26ns_42_1_1_U28_n_135,mul_32ns_26ns_42_1_1_U28_n_136,mul_32ns_26ns_42_1_1_U28_n_137,mul_32ns_26ns_42_1_1_U28_n_138,mul_32ns_26ns_42_1_1_U28_n_139,mul_32ns_26ns_42_1_1_U28_n_140,mul_32ns_26ns_42_1_1_U28_n_141,mul_32ns_26ns_42_1_1_U28_n_142,mul_32ns_26ns_42_1_1_U28_n_143,mul_32ns_26ns_42_1_1_U28_n_144,mul_32ns_26ns_42_1_1_U28_n_145,mul_32ns_26ns_42_1_1_U28_n_146,mul_32ns_26ns_42_1_1_U28_n_147,mul_32ns_26ns_42_1_1_U28_n_148,mul_32ns_26ns_42_1_1_U28_n_149,mul_32ns_26ns_42_1_1_U28_n_150,mul_32ns_26ns_42_1_1_U28_n_151,mul_32ns_26ns_42_1_1_U28_n_152,mul_32ns_26ns_42_1_1_U28_n_153,mul_32ns_26ns_42_1_1_U28_n_154,mul_32ns_26ns_42_1_1_U28_n_155,mul_32ns_26ns_42_1_1_U28_n_156}),
        .dout_carry__3_0({\tmp_6_reg_971_reg_n_13_[16] ,\tmp_6_reg_971_reg_n_13_[15] ,\tmp_6_reg_971_reg_n_13_[14] ,\tmp_6_reg_971_reg_n_13_[13] ,\tmp_6_reg_971_reg_n_13_[12] ,\tmp_6_reg_971_reg_n_13_[11] ,\tmp_6_reg_971_reg_n_13_[10] ,\tmp_6_reg_971_reg_n_13_[9] ,\tmp_6_reg_971_reg_n_13_[8] ,\tmp_6_reg_971_reg_n_13_[7] ,\tmp_6_reg_971_reg_n_13_[6] ,\tmp_6_reg_971_reg_n_13_[5] ,\tmp_6_reg_971_reg_n_13_[4] ,\tmp_6_reg_971_reg_n_13_[3] ,\tmp_6_reg_971_reg_n_13_[2] ,\tmp_6_reg_971_reg_n_13_[1] ,\tmp_6_reg_971_reg_n_13_[0] }),
        .dout_carry__5_0({tmp_6_reg_971_reg__0_n_94,tmp_6_reg_971_reg__0_n_95,tmp_6_reg_971_reg__0_n_96,tmp_6_reg_971_reg__0_n_97,tmp_6_reg_971_reg__0_n_98,tmp_6_reg_971_reg__0_n_99,tmp_6_reg_971_reg__0_n_100,tmp_6_reg_971_reg__0_n_101,tmp_6_reg_971_reg__0_n_102,tmp_6_reg_971_reg__0_n_103,tmp_6_reg_971_reg__0_n_104,tmp_6_reg_971_reg__0_n_105,tmp_6_reg_971_reg__0_n_106,tmp_6_reg_971_reg__0_n_107,tmp_6_reg_971_reg__0_n_108,tmp_6_reg_971_reg__0_n_109,tmp_6_reg_971_reg__0_n_110,tmp_6_reg_971_reg__0_n_111,tmp_6_reg_971_reg__0_n_112,tmp_6_reg_971_reg__0_n_113,tmp_6_reg_971_reg__0_n_114,tmp_6_reg_971_reg__0_n_115,tmp_6_reg_971_reg__0_n_116,tmp_6_reg_971_reg__0_n_117,tmp_6_reg_971_reg__0_n_118}),
        .dout_carry__5_1({tmp_6_reg_971_reg_n_111,tmp_6_reg_971_reg_n_112,tmp_6_reg_971_reg_n_113,tmp_6_reg_971_reg_n_114,tmp_6_reg_971_reg_n_115,tmp_6_reg_971_reg_n_116,tmp_6_reg_971_reg_n_117,tmp_6_reg_971_reg_n_118}),
        .icmp_ln1547_2_reg_948(icmp_ln1547_2_reg_948),
        .p_Result_s_reg_936(p_Result_s_reg_936),
        .\p_Result_s_reg_936_reg[0] (mul_32ns_26ns_42_1_1_U28_n_183),
        .\p_Result_s_reg_936_reg[5] (mul_32ns_26ns_42_1_1_U28_n_184),
        .\storemerge8_reg_268_reg[10] (\storemerge8_reg_268[10]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[11] (\storemerge8_reg_268[11]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[12] (\storemerge8_reg_268[12]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[13] (\storemerge8_reg_268[13]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[14] (\storemerge8_reg_268[14]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[15] (\storemerge8_reg_268[15]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[16] (\storemerge8_reg_268[16]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[17] (\storemerge8_reg_268[17]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[18] (\storemerge8_reg_268[18]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[19] (\storemerge8_reg_268[19]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[20] (\storemerge8_reg_268[20]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[21] (\storemerge8_reg_268[21]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[22] (\storemerge8_reg_268[22]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[23] (\storemerge8_reg_268[23]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[24] (\storemerge8_reg_268[24]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[25] (\storemerge8_reg_268[26]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[25]_0 (\storemerge8_reg_268[30]_i_4_n_13 ),
        .\storemerge8_reg_268_reg[25]_1 (\storemerge8_reg_268[25]_i_3_n_13 ),
        .\storemerge8_reg_268_reg[25]_2 (\storemerge8_reg_268[30]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[25]_3 (\storemerge8_reg_268[25]_i_4_n_13 ),
        .\storemerge8_reg_268_reg[8] (\storemerge8_reg_268[8]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[8]_0 (tmp_V_1_reg_943[0]),
        .\storemerge8_reg_268_reg[9] (\storemerge8_reg_268[9]_i_2_n_13 ),
        .\storemerge8_reg_268_reg[9]_0 (\storemerge8_reg_268[9]_i_3_n_13 ),
        .tmp_2_reg_952(tmp_2_reg_952),
        .\tmp_V_1_reg_943_reg[7] (p_1_in[25:0]));
  LUT3 #(
    .INIT(8'h08)) 
    \mul_i_reg_837[7]_i_1 
       (.I0(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .I1(ap_CS_fsm_state3),
        .I2(\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .O(output_V_addr_reg_8420));
  FDRE \mul_i_reg_837_reg[10] 
       (.C(ap_clk),
        .CE(output_V_addr_reg_8420),
        .D(\outNeurons_fu_172_reg_n_13_[3] ),
        .Q(mul_i_reg_837[10]),
        .R(1'b0));
  FDRE \mul_i_reg_837_reg[11] 
       (.C(ap_clk),
        .CE(output_V_addr_reg_8420),
        .D(\outNeurons_fu_172_reg_n_13_[4] ),
        .Q(mul_i_reg_837[11]),
        .R(1'b0));
  FDRE \mul_i_reg_837_reg[12] 
       (.C(ap_clk),
        .CE(output_V_addr_reg_8420),
        .D(\outNeurons_fu_172_reg_n_13_[5] ),
        .Q(mul_i_reg_837[12]),
        .R(1'b0));
  FDRE \mul_i_reg_837_reg[13] 
       (.C(ap_clk),
        .CE(output_V_addr_reg_8420),
        .D(\outNeurons_fu_172_reg_n_13_[6] ),
        .Q(mul_i_reg_837[13]),
        .R(1'b0));
  FDRE \mul_i_reg_837_reg[7] 
       (.C(ap_clk),
        .CE(output_V_addr_reg_8420),
        .D(\outNeurons_fu_172_reg_n_13_[0] ),
        .Q(mul_i_reg_837[7]),
        .R(1'b0));
  FDRE \mul_i_reg_837_reg[8] 
       (.C(ap_clk),
        .CE(output_V_addr_reg_8420),
        .D(\outNeurons_fu_172_reg_n_13_[1] ),
        .Q(mul_i_reg_837[8]),
        .R(1'b0));
  FDRE \mul_i_reg_837_reg[9] 
       (.C(ap_clk),
        .CE(output_V_addr_reg_8420),
        .D(\outNeurons_fu_172_reg_n_13_[2] ),
        .Q(mul_i_reg_837[9]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[0]),
        .Q(numOfInNeurons_read_reg_788[0]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[10]),
        .Q(numOfInNeurons_read_reg_788[10]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[11]),
        .Q(numOfInNeurons_read_reg_788[11]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[12]),
        .Q(numOfInNeurons_read_reg_788[12]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[13]),
        .Q(numOfInNeurons_read_reg_788[13]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[14]),
        .Q(numOfInNeurons_read_reg_788[14]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[15]),
        .Q(numOfInNeurons_read_reg_788[15]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[1]),
        .Q(numOfInNeurons_read_reg_788[1]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[2]),
        .Q(numOfInNeurons_read_reg_788[2]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[3]),
        .Q(numOfInNeurons_read_reg_788[3]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[4]),
        .Q(numOfInNeurons_read_reg_788[4]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[5]),
        .Q(numOfInNeurons_read_reg_788[5]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[6]),
        .Q(numOfInNeurons_read_reg_788[6]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[7]),
        .Q(numOfInNeurons_read_reg_788[7]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[8]),
        .Q(numOfInNeurons_read_reg_788[8]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_788_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[9]),
        .Q(numOfInNeurons_read_reg_788[9]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_50),
        .Q(numOfOutputNeurons_read_reg_781[0]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_40),
        .Q(numOfOutputNeurons_read_reg_781[10]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_39),
        .Q(numOfOutputNeurons_read_reg_781[11]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_38),
        .Q(numOfOutputNeurons_read_reg_781[12]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_37),
        .Q(numOfOutputNeurons_read_reg_781[13]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_36),
        .Q(numOfOutputNeurons_read_reg_781[14]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_35),
        .Q(numOfOutputNeurons_read_reg_781[15]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_49),
        .Q(numOfOutputNeurons_read_reg_781[1]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_48),
        .Q(numOfOutputNeurons_read_reg_781[2]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_47),
        .Q(numOfOutputNeurons_read_reg_781[3]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_46),
        .Q(numOfOutputNeurons_read_reg_781[4]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_45),
        .Q(numOfOutputNeurons_read_reg_781[5]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_44),
        .Q(numOfOutputNeurons_read_reg_781[6]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_43),
        .Q(numOfOutputNeurons_read_reg_781[7]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_42),
        .Q(numOfOutputNeurons_read_reg_781[8]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_781_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_41),
        .Q(numOfOutputNeurons_read_reg_781[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \outNeurons_2_reg_832[0]_i_1 
       (.I0(\outNeurons_fu_172_reg_n_13_[0] ),
        .O(outNeurons_2_fu_380_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outNeurons_2_reg_832[1]_i_1 
       (.I0(\outNeurons_fu_172_reg_n_13_[0] ),
        .I1(\outNeurons_fu_172_reg_n_13_[1] ),
        .O(outNeurons_2_fu_380_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \outNeurons_2_reg_832[2]_i_1 
       (.I0(\outNeurons_fu_172_reg_n_13_[2] ),
        .I1(\outNeurons_fu_172_reg_n_13_[1] ),
        .I2(\outNeurons_fu_172_reg_n_13_[0] ),
        .O(outNeurons_2_fu_380_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \outNeurons_2_reg_832[3]_i_1 
       (.I0(\outNeurons_fu_172_reg_n_13_[3] ),
        .I1(\outNeurons_fu_172_reg_n_13_[2] ),
        .I2(\outNeurons_fu_172_reg_n_13_[0] ),
        .I3(\outNeurons_fu_172_reg_n_13_[1] ),
        .O(outNeurons_2_fu_380_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \outNeurons_2_reg_832[4]_i_1 
       (.I0(\outNeurons_fu_172_reg_n_13_[4] ),
        .I1(\outNeurons_fu_172_reg_n_13_[3] ),
        .I2(\outNeurons_fu_172_reg_n_13_[1] ),
        .I3(\outNeurons_fu_172_reg_n_13_[0] ),
        .I4(\outNeurons_fu_172_reg_n_13_[2] ),
        .O(outNeurons_2_fu_380_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \outNeurons_2_reg_832[5]_i_1 
       (.I0(\outNeurons_fu_172_reg_n_13_[5] ),
        .I1(\outNeurons_fu_172_reg_n_13_[4] ),
        .I2(\outNeurons_fu_172_reg_n_13_[2] ),
        .I3(\outNeurons_fu_172_reg_n_13_[0] ),
        .I4(\outNeurons_fu_172_reg_n_13_[1] ),
        .I5(\outNeurons_fu_172_reg_n_13_[3] ),
        .O(outNeurons_2_fu_380_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outNeurons_2_reg_832[6]_i_1 
       (.I0(\outNeurons_fu_172_reg_n_13_[6] ),
        .I1(\outNeurons_2_reg_832[7]_i_3_n_13 ),
        .O(outNeurons_2_fu_380_p2[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \outNeurons_2_reg_832[7]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln87_reg_814_reg_n_13_[0] ),
        .O(outNeurons_2_reg_8320));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \outNeurons_2_reg_832[7]_i_2 
       (.I0(\outNeurons_fu_172_reg_n_13_[7] ),
        .I1(\outNeurons_fu_172_reg_n_13_[6] ),
        .I2(\outNeurons_2_reg_832[7]_i_3_n_13 ),
        .O(outNeurons_2_fu_380_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \outNeurons_2_reg_832[7]_i_3 
       (.I0(\outNeurons_fu_172_reg_n_13_[4] ),
        .I1(\outNeurons_fu_172_reg_n_13_[2] ),
        .I2(\outNeurons_fu_172_reg_n_13_[0] ),
        .I3(\outNeurons_fu_172_reg_n_13_[1] ),
        .I4(\outNeurons_fu_172_reg_n_13_[3] ),
        .I5(\outNeurons_fu_172_reg_n_13_[5] ),
        .O(\outNeurons_2_reg_832[7]_i_3_n_13 ));
  FDRE \outNeurons_2_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(outNeurons_2_reg_8320),
        .D(outNeurons_2_fu_380_p2[0]),
        .Q(outNeurons_2_reg_832[0]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_832_reg[1] 
       (.C(ap_clk),
        .CE(outNeurons_2_reg_8320),
        .D(outNeurons_2_fu_380_p2[1]),
        .Q(outNeurons_2_reg_832[1]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_832_reg[2] 
       (.C(ap_clk),
        .CE(outNeurons_2_reg_8320),
        .D(outNeurons_2_fu_380_p2[2]),
        .Q(outNeurons_2_reg_832[2]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_832_reg[3] 
       (.C(ap_clk),
        .CE(outNeurons_2_reg_8320),
        .D(outNeurons_2_fu_380_p2[3]),
        .Q(outNeurons_2_reg_832[3]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_832_reg[4] 
       (.C(ap_clk),
        .CE(outNeurons_2_reg_8320),
        .D(outNeurons_2_fu_380_p2[4]),
        .Q(outNeurons_2_reg_832[4]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_832_reg[5] 
       (.C(ap_clk),
        .CE(outNeurons_2_reg_8320),
        .D(outNeurons_2_fu_380_p2[5]),
        .Q(outNeurons_2_reg_832[5]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_832_reg[6] 
       (.C(ap_clk),
        .CE(outNeurons_2_reg_8320),
        .D(outNeurons_2_fu_380_p2[6]),
        .Q(outNeurons_2_reg_832[6]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_832_reg[7] 
       (.C(ap_clk),
        .CE(outNeurons_2_reg_8320),
        .D(outNeurons_2_fu_380_p2[7]),
        .Q(outNeurons_2_reg_832[7]),
        .R(1'b0));
  FDRE \outNeurons_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(outNeurons_2_reg_832[0]),
        .Q(\outNeurons_fu_172_reg_n_13_[0] ),
        .R(ap_NS_fsm131_out));
  FDRE \outNeurons_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(outNeurons_2_reg_832[1]),
        .Q(\outNeurons_fu_172_reg_n_13_[1] ),
        .R(ap_NS_fsm131_out));
  FDRE \outNeurons_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(outNeurons_2_reg_832[2]),
        .Q(\outNeurons_fu_172_reg_n_13_[2] ),
        .R(ap_NS_fsm131_out));
  FDRE \outNeurons_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(outNeurons_2_reg_832[3]),
        .Q(\outNeurons_fu_172_reg_n_13_[3] ),
        .R(ap_NS_fsm131_out));
  FDRE \outNeurons_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(outNeurons_2_reg_832[4]),
        .Q(\outNeurons_fu_172_reg_n_13_[4] ),
        .R(ap_NS_fsm131_out));
  FDRE \outNeurons_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(outNeurons_2_reg_832[5]),
        .Q(\outNeurons_fu_172_reg_n_13_[5] ),
        .R(ap_NS_fsm131_out));
  FDRE \outNeurons_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(outNeurons_2_reg_832[6]),
        .Q(\outNeurons_fu_172_reg_n_13_[6] ),
        .R(ap_NS_fsm131_out));
  FDRE \outNeurons_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(outNeurons_2_reg_832[7]),
        .Q(\outNeurons_fu_172_reg_n_13_[7] ),
        .R(ap_NS_fsm131_out));
  design_1_nnlayer_0_0_nnlayer_output_V_RAM_AUTO_1R1W output_V_U
       (.A({output_V_U_n_91,output_V_U_n_92,output_V_U_n_93,output_V_U_n_94,output_V_U_n_95,output_V_U_n_96,output_V_U_n_97,output_V_U_n_98,output_V_U_n_99,output_V_U_n_100,output_V_U_n_101,x_V_fu_485_p2}),
        .ADDRARDADDR({grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_29,grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_30,grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_13,grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_14,grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_31,grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_n_32,grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_n_15}),
        .CO(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_n_21),
        .D(ap_NS_fsm[3]),
        .DI({\icmp_ln1548_reg_900[0]_i_5_n_13 ,\icmp_ln1548_reg_900[0]_i_6_n_13 }),
        .DOADO(output_V_q0),
        .O(ret_V_fu_158_p2),
        .Q({\outNeurons_fu_172_reg_n_13_[6] ,\outNeurons_fu_172_reg_n_13_[5] ,\outNeurons_fu_172_reg_n_13_[4] ,\outNeurons_fu_172_reg_n_13_[3] ,\outNeurons_fu_172_reg_n_13_[2] ,\outNeurons_fu_172_reg_n_13_[1] ,\outNeurons_fu_172_reg_n_13_[0] }),
        .S(dout_i_35_n_13),
        .WEA(output_V_we0),
        .\activation_read_reg_777_reg[1] (output_V_U_n_72),
        .\activation_read_reg_777_reg[1]_0 (output_V_U_n_75),
        .\activation_read_reg_777_reg[7] (output_V_U_n_74),
        .\ap_CS_fsm_reg[109] (output_V_U_n_73),
        .\ap_CS_fsm_reg[109]_0 (output_V_U_n_109),
        .\ap_CS_fsm_reg[2] (output_V_U_n_108),
        .\ap_CS_fsm_reg[3] (\cmp4_i19880_reg_825_reg_n_13_[0] ),
        .\ap_CS_fsm_reg[3]_0 (\icmp_ln87_reg_814_reg_n_13_[0] ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[5]_i_2_n_15 ),
        .\ap_CS_fsm_reg[5] (output_V_U_n_62),
        .\ap_CS_fsm_reg[8] (output_V_U_n_80),
        .\ap_CS_fsm_reg[8]_0 (output_V_U_n_81),
        .\ap_CS_fsm_reg[8]_1 (output_V_U_n_82),
        .\ap_CS_fsm_reg[8]_2 (output_V_U_n_83),
        .\ap_CS_fsm_reg[8]_3 (output_V_U_n_84),
        .\ap_CS_fsm_reg[8]_4 (output_V_U_n_85),
        .\ap_CS_fsm_reg[8]_5 (output_V_U_n_86),
        .ap_clk(ap_clk),
        .dout__0({dout_i_32_n_13,dout_i_33_n_13,dout_i_34_n_13}),
        .dout_i_34(sub_ln712_fu_498_p2),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg(output_V_U_n_71),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0(activation_read_reg_777),
        .\icmp_ln1548_reg_900_reg[0]_i_2_0 ({\icmp_ln1548_reg_900[0]_i_9_n_13 ,\icmp_ln1548_reg_900[0]_i_10_n_13 }),
        .\icmp_ln1548_reg_900_reg[0]_i_4_0 (icmp_ln1548_fu_479_p2),
        .\icmp_ln87_reg_814_reg[0] (output_V_U_n_70),
        .mem_reg(control_s_axi_U_n_53),
        .mem_reg_0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_d0[14:0]),
        .mem_reg_1(control_s_axi_U_n_54),
        .mul_i_reg_837(mul_i_reg_837),
        .\outNeurons_fu_172_reg[0] (output_V_U_n_68),
        .\outNeurons_fu_172_reg[1] (output_V_U_n_67),
        .\outNeurons_fu_172_reg[2] (output_V_U_n_66),
        .\outNeurons_fu_172_reg[3] (output_V_U_n_65),
        .\outNeurons_fu_172_reg[4] (output_V_U_n_64),
        .\outNeurons_fu_172_reg[5] (output_V_U_n_63),
        .\outNeurons_fu_172_reg[6] (output_V_U_n_61),
        .ram_reg_0(x_V_2_fu_146_p3),
        .ram_reg_1(x_V_2_fu_146_p3__0),
        .ram_reg_2(x_V_fu_485_p2__0),
        .ram_reg_3(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_n_23),
        .ram_reg_4(output_V_d0),
        .ram_reg_5({ap_CS_fsm_state110,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state3}),
        .ram_reg_6({\i_fu_180_reg_n_13_[6] ,\i_fu_180_reg_n_13_[5] ,\i_fu_180_reg_n_13_[4] ,\i_fu_180_reg_n_13_[3] ,\i_fu_180_reg_n_13_[2] ,\i_fu_180_reg_n_13_[1] ,\i_fu_180_reg_n_13_[0] }),
        .ram_reg_7(output_V_addr_1_reg_884),
        .sext_ln52_reg_852_reg(sext_ln52_reg_852_reg),
        .\sext_ln52_reg_852_reg[15] (ret_V_fu_474_p2),
        .\trunc_ln717_1_reg_243_reg[0] (output_V_U_n_60),
        .\trunc_ln717_1_reg_243_reg[10] (output_V_U_n_50),
        .\trunc_ln717_1_reg_243_reg[11] (output_V_U_n_49),
        .\trunc_ln717_1_reg_243_reg[12] (output_V_U_n_48),
        .\trunc_ln717_1_reg_243_reg[13] (output_V_U_n_47),
        .\trunc_ln717_1_reg_243_reg[14] (output_V_U_n_46),
        .\trunc_ln717_1_reg_243_reg[1] (output_V_U_n_59),
        .\trunc_ln717_1_reg_243_reg[2] (output_V_U_n_58),
        .\trunc_ln717_1_reg_243_reg[3] (output_V_U_n_57),
        .\trunc_ln717_1_reg_243_reg[4] (output_V_U_n_56),
        .\trunc_ln717_1_reg_243_reg[5] (output_V_U_n_55),
        .\trunc_ln717_1_reg_243_reg[6] (output_V_U_n_54),
        .\trunc_ln717_1_reg_243_reg[7] (output_V_U_n_53),
        .\trunc_ln717_1_reg_243_reg[8] (output_V_U_n_52),
        .\trunc_ln717_1_reg_243_reg[9] (output_V_U_n_51));
  FDRE \output_V_addr_1_reg_884_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\i_fu_180_reg_n_13_[0] ),
        .Q(output_V_addr_1_reg_884[0]),
        .R(1'b0));
  FDRE \output_V_addr_1_reg_884_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\i_fu_180_reg_n_13_[1] ),
        .Q(output_V_addr_1_reg_884[1]),
        .R(1'b0));
  FDRE \output_V_addr_1_reg_884_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\i_fu_180_reg_n_13_[2] ),
        .Q(output_V_addr_1_reg_884[2]),
        .R(1'b0));
  FDRE \output_V_addr_1_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\i_fu_180_reg_n_13_[3] ),
        .Q(output_V_addr_1_reg_884[3]),
        .R(1'b0));
  FDRE \output_V_addr_1_reg_884_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\i_fu_180_reg_n_13_[4] ),
        .Q(output_V_addr_1_reg_884[4]),
        .R(1'b0));
  FDRE \output_V_addr_1_reg_884_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\i_fu_180_reg_n_13_[5] ),
        .Q(output_V_addr_1_reg_884[5]),
        .R(1'b0));
  FDRE \output_V_addr_1_reg_884_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\i_fu_180_reg_n_13_[6] ),
        .Q(output_V_addr_1_reg_884[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_936[0]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[8]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[8]),
        .O(fixed_V_fu_578_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_936[1]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[9]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[9]),
        .O(fixed_V_fu_578_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_936[2]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[10]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[10]),
        .O(fixed_V_fu_578_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_936[3]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[11]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[11]),
        .O(fixed_V_fu_578_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_936[4]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[12]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[12]),
        .O(fixed_V_fu_578_p3[12]));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_936[4]_i_3 
       (.I0(tmp_3_cast_reg_925[12]),
        .I1(sub_ln1201_fu_551_p2[44]),
        .I2(tmp_1_reg_914),
        .O(\p_Result_s_reg_936[4]_i_3_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_936[4]_i_4 
       (.I0(tmp_3_cast_reg_925[11]),
        .I1(sub_ln1201_fu_551_p2[43]),
        .I2(tmp_1_reg_914),
        .O(\p_Result_s_reg_936[4]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_936[4]_i_5 
       (.I0(tmp_3_cast_reg_925[10]),
        .I1(sub_ln1201_fu_551_p2[42]),
        .I2(tmp_1_reg_914),
        .O(\p_Result_s_reg_936[4]_i_5_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_936[4]_i_6 
       (.I0(tmp_3_cast_reg_925[9]),
        .I1(sub_ln1201_fu_551_p2[41]),
        .I2(tmp_1_reg_914),
        .O(\p_Result_s_reg_936[4]_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_936[5]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[13]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[13]),
        .O(fixed_V_fu_578_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_936[6]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[14]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[14]),
        .O(fixed_V_fu_578_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_936[7]_i_1 
       (.I0(sub_ln1201_1_fu_572_p2[15]),
        .I1(tmp_1_reg_914),
        .I2(tmp_3_cast_reg_925[15]),
        .O(fixed_V_fu_578_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_s_reg_936[7]_i_10 
       (.I0(trunc_ln1201_reg_920[44]),
        .O(\p_Result_s_reg_936[7]_i_10_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_936[7]_i_3 
       (.I0(tmp_3_cast_reg_925[15]),
        .I1(sub_ln1201_fu_551_p2[47]),
        .I2(tmp_1_reg_914),
        .O(\p_Result_s_reg_936[7]_i_3_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_936[7]_i_4 
       (.I0(tmp_3_cast_reg_925[14]),
        .I1(sub_ln1201_fu_551_p2[46]),
        .I2(tmp_1_reg_914),
        .O(\p_Result_s_reg_936[7]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_936[7]_i_5 
       (.I0(tmp_3_cast_reg_925[13]),
        .I1(sub_ln1201_fu_551_p2[45]),
        .I2(tmp_1_reg_914),
        .O(\p_Result_s_reg_936[7]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_s_reg_936[7]_i_7 
       (.I0(trunc_ln1201_reg_920[47]),
        .O(\p_Result_s_reg_936[7]_i_7_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_s_reg_936[7]_i_8 
       (.I0(trunc_ln1201_reg_920[46]),
        .O(\p_Result_s_reg_936[7]_i_8_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_s_reg_936[7]_i_9 
       (.I0(trunc_ln1201_reg_920[45]),
        .O(\p_Result_s_reg_936[7]_i_9_n_13 ));
  FDRE \p_Result_s_reg_936_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[8]),
        .Q(p_Result_s_reg_936[0]),
        .R(1'b0));
  FDRE \p_Result_s_reg_936_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[9]),
        .Q(p_Result_s_reg_936[1]),
        .R(1'b0));
  FDRE \p_Result_s_reg_936_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[10]),
        .Q(p_Result_s_reg_936[2]),
        .R(1'b0));
  FDRE \p_Result_s_reg_936_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[11]),
        .Q(p_Result_s_reg_936[3]),
        .R(1'b0));
  FDRE \p_Result_s_reg_936_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[12]),
        .Q(p_Result_s_reg_936[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_s_reg_936_reg[4]_i_2 
       (.CI(\fixed_V_reg_931_reg[7]_i_2_n_13 ),
        .CO({\p_Result_s_reg_936_reg[4]_i_2_n_13 ,\p_Result_s_reg_936_reg[4]_i_2_n_14 ,\p_Result_s_reg_936_reg[4]_i_2_n_15 ,\p_Result_s_reg_936_reg[4]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_1_fu_572_p2[12:9]),
        .S({\p_Result_s_reg_936[4]_i_3_n_13 ,\p_Result_s_reg_936[4]_i_4_n_13 ,\p_Result_s_reg_936[4]_i_5_n_13 ,\p_Result_s_reg_936[4]_i_6_n_13 }));
  FDRE \p_Result_s_reg_936_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[13]),
        .Q(p_Result_s_reg_936[5]),
        .R(1'b0));
  FDRE \p_Result_s_reg_936_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[14]),
        .Q(p_Result_s_reg_936[6]),
        .R(1'b0));
  FDRE \p_Result_s_reg_936_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(fixed_V_fu_578_p3[15]),
        .Q(p_Result_s_reg_936[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_s_reg_936_reg[7]_i_2 
       (.CI(\p_Result_s_reg_936_reg[4]_i_2_n_13 ),
        .CO({\NLW_p_Result_s_reg_936_reg[7]_i_2_CO_UNCONNECTED [3:2],\p_Result_s_reg_936_reg[7]_i_2_n_15 ,\p_Result_s_reg_936_reg[7]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Result_s_reg_936_reg[7]_i_2_O_UNCONNECTED [3],sub_ln1201_1_fu_572_p2[15:13]}),
        .S({1'b0,\p_Result_s_reg_936[7]_i_3_n_13 ,\p_Result_s_reg_936[7]_i_4_n_13 ,\p_Result_s_reg_936[7]_i_5_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_s_reg_936_reg[7]_i_6 
       (.CI(\fixed_V_reg_931_reg[7]_i_7_n_13 ),
        .CO({\NLW_p_Result_s_reg_936_reg[7]_i_6_CO_UNCONNECTED [3],\p_Result_s_reg_936_reg[7]_i_6_n_14 ,\p_Result_s_reg_936_reg[7]_i_6_n_15 ,\p_Result_s_reg_936_reg[7]_i_6_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_551_p2[47:44]),
        .S({\p_Result_s_reg_936[7]_i_7_n_13 ,\p_Result_s_reg_936[7]_i_8_n_13 ,\p_Result_s_reg_936[7]_i_9_n_13 ,\p_Result_s_reg_936[7]_i_10_n_13 }));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_343[15]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state13),
        .O(reg_3430));
  FDRE \reg_343_reg[0] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[0]),
        .Q(\reg_343_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \reg_343_reg[10] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[10]),
        .Q(\reg_343_reg_n_13_[10] ),
        .R(1'b0));
  FDRE \reg_343_reg[11] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[11]),
        .Q(\reg_343_reg_n_13_[11] ),
        .R(1'b0));
  FDRE \reg_343_reg[12] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[12]),
        .Q(\reg_343_reg_n_13_[12] ),
        .R(1'b0));
  FDRE \reg_343_reg[13] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[13]),
        .Q(\reg_343_reg_n_13_[13] ),
        .R(1'b0));
  FDRE \reg_343_reg[14] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[14]),
        .Q(\reg_343_reg_n_13_[14] ),
        .R(1'b0));
  FDRE \reg_343_reg[15] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[15]),
        .Q(tmp_2_fu_636_p3),
        .R(1'b0));
  FDRE \reg_343_reg[1] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[1]),
        .Q(\reg_343_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \reg_343_reg[2] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[2]),
        .Q(\reg_343_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \reg_343_reg[3] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[3]),
        .Q(\reg_343_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \reg_343_reg[4] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[4]),
        .Q(\reg_343_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \reg_343_reg[5] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[5]),
        .Q(\reg_343_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \reg_343_reg[6] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[6]),
        .Q(\reg_343_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \reg_343_reg[7] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[7]),
        .Q(\reg_343_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \reg_343_reg[8] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[8]),
        .Q(\reg_343_reg_n_13_[8] ),
        .R(1'b0));
  FDRE \reg_343_reg[9] 
       (.C(ap_clk),
        .CE(reg_3430),
        .D(output_V_q0[9]),
        .Q(\reg_343_reg_n_13_[9] ),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_resArray_V_RAM_AUTO_1R1W resArray_V_U
       (.D(grp_fu_766_p0),
        .Q({ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state8}),
        .ap_clk(ap_clk),
        .ram_reg_0(i_9_fu_184_reg),
        .ram_reg_1(resArray_V_addr_1_reg_904),
        .ram_reg_2(in));
  FDRE \resArray_V_addr_1_reg_904_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(output_V_addr_1_reg_884[0]),
        .Q(resArray_V_addr_1_reg_904[0]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_904_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(output_V_addr_1_reg_884[1]),
        .Q(resArray_V_addr_1_reg_904[1]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_904_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(output_V_addr_1_reg_884[2]),
        .Q(resArray_V_addr_1_reg_904[2]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_904_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(output_V_addr_1_reg_884[3]),
        .Q(resArray_V_addr_1_reg_904[3]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_904_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(output_V_addr_1_reg_884[4]),
        .Q(resArray_V_addr_1_reg_904[4]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_904_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(output_V_addr_1_reg_884[5]),
        .Q(resArray_V_addr_1_reg_904[5]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_904_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(output_V_addr_1_reg_884[6]),
        .Q(resArray_V_addr_1_reg_904[6]),
        .R(1'b0));
  FDRE \sext_ln52_reg_852_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out[2]),
        .Q(sext_ln52_reg_852_reg[2]),
        .R(1'b0));
  FDRE \sext_ln52_reg_852_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out[3]),
        .Q(sext_ln52_reg_852_reg[3]),
        .R(1'b0));
  FDRE \sext_ln52_reg_852_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out[4]),
        .Q(sext_ln52_reg_852_reg[4]),
        .R(1'b0));
  FDRE \sext_ln52_reg_852_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out[5]),
        .Q(sext_ln52_reg_852_reg[5]),
        .R(1'b0));
  FDRE \sext_ln52_reg_852_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out[6]),
        .Q(sext_ln52_reg_852_reg[6]),
        .R(1'b0));
  FDRE \sext_ln52_reg_852_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out[7]),
        .Q(sext_ln52_reg_852_reg[7]),
        .R(1'b0));
  FDRE \sext_ln52_reg_852_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out[0]),
        .Q(sext_ln52_reg_852_reg[0]),
        .R(1'b0));
  FDRE \sext_ln52_reg_852_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_overflow_4_out[1]),
        .Q(sext_ln52_reg_852_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \storemerge8_reg_268[10]_i_2 
       (.I0(p_Result_s_reg_936[1]),
        .I1(p_Result_s_reg_936[2]),
        .I2(tmp_V_1_reg_943[1]),
        .I3(p_Result_s_reg_936[4]),
        .I4(p_Result_s_reg_936[3]),
        .O(\storemerge8_reg_268[10]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \storemerge8_reg_268[11]_i_2 
       (.I0(tmp_V_1_reg_943[0]),
        .I1(p_Result_s_reg_936[1]),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .I4(tmp_V_1_reg_943[2]),
        .I5(p_Result_s_reg_936[2]),
        .O(\storemerge8_reg_268[11]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \storemerge8_reg_268[12]_i_2 
       (.I0(tmp_V_1_reg_943[1]),
        .I1(p_Result_s_reg_936[1]),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .I4(tmp_V_1_reg_943[3]),
        .I5(p_Result_s_reg_936[2]),
        .O(\storemerge8_reg_268[12]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \storemerge8_reg_268[13]_i_2 
       (.I0(tmp_V_1_reg_943[2]),
        .I1(p_Result_s_reg_936[1]),
        .I2(tmp_V_1_reg_943[0]),
        .I3(p_Result_s_reg_936[2]),
        .I4(\storemerge8_reg_268[8]_i_2_n_13 ),
        .I5(tmp_V_1_reg_943[4]),
        .O(\storemerge8_reg_268[13]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \storemerge8_reg_268[14]_i_2 
       (.I0(tmp_V_1_reg_943[3]),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[8]_i_2_n_13 ),
        .I3(tmp_V_1_reg_943[5]),
        .I4(p_Result_s_reg_936[2]),
        .I5(tmp_V_1_reg_943[1]),
        .O(\storemerge8_reg_268[14]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hFFFF4700FFFF47FF)) 
    \storemerge8_reg_268[15]_i_2 
       (.I0(tmp_V_1_reg_943[0]),
        .I1(p_Result_s_reg_936[2]),
        .I2(tmp_V_1_reg_943[4]),
        .I3(p_Result_s_reg_936[1]),
        .I4(\storemerge8_reg_268[8]_i_2_n_13 ),
        .I5(\storemerge8_reg_268[15]_i_3_n_13 ),
        .O(\storemerge8_reg_268[15]_i_2_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_268[15]_i_3 
       (.I0(tmp_V_1_reg_943[2]),
        .I1(p_Result_s_reg_936[2]),
        .I2(tmp_V_1_reg_943[6]),
        .O(\storemerge8_reg_268[15]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hFFFF1D00FFFF1DFF)) 
    \storemerge8_reg_268[16]_i_2 
       (.I0(tmp_V_1_reg_943[5]),
        .I1(p_Result_s_reg_936[2]),
        .I2(tmp_V_1_reg_943[1]),
        .I3(p_Result_s_reg_936[1]),
        .I4(\storemerge8_reg_268[8]_i_2_n_13 ),
        .I5(\storemerge8_reg_268[31]_i_6_n_13 ),
        .O(\storemerge8_reg_268[16]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \storemerge8_reg_268[17]_i_2 
       (.I0(\storemerge8_reg_268[8]_i_2_n_13 ),
        .I1(tmp_V_1_reg_943[6]),
        .I2(p_Result_s_reg_936[2]),
        .I3(tmp_V_1_reg_943[2]),
        .I4(p_Result_s_reg_936[1]),
        .I5(\storemerge8_reg_268[19]_i_3_n_13 ),
        .O(\storemerge8_reg_268[17]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \storemerge8_reg_268[18]_i_2 
       (.I0(\storemerge8_reg_268[8]_i_2_n_13 ),
        .I1(tmp_V_1_reg_943[7]),
        .I2(p_Result_s_reg_936[2]),
        .I3(tmp_V_1_reg_943[3]),
        .I4(p_Result_s_reg_936[1]),
        .I5(\storemerge8_reg_268[20]_i_3_n_13 ),
        .O(\storemerge8_reg_268[18]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_268[19]_i_2 
       (.I0(\storemerge8_reg_268[19]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[21]_i_3_n_13 ),
        .O(\storemerge8_reg_268[19]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hFFDDCFCC)) 
    \storemerge8_reg_268[19]_i_3 
       (.I0(tmp_V_1_reg_943[4]),
        .I1(p_Result_s_reg_936[4]),
        .I2(tmp_V_1_reg_943[0]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[2]),
        .O(\storemerge8_reg_268[19]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_268[20]_i_2 
       (.I0(\storemerge8_reg_268[20]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[22]_i_3_n_13 ),
        .O(\storemerge8_reg_268[20]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hFFC7FFF7)) 
    \storemerge8_reg_268[20]_i_3 
       (.I0(tmp_V_1_reg_943[5]),
        .I1(p_Result_s_reg_936[2]),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .I4(tmp_V_1_reg_943[1]),
        .O(\storemerge8_reg_268[20]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_268[21]_i_2 
       (.I0(\storemerge8_reg_268[21]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[23]_i_3_n_13 ),
        .O(\storemerge8_reg_268[21]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hFFC7FFF7)) 
    \storemerge8_reg_268[21]_i_3 
       (.I0(tmp_V_1_reg_943[6]),
        .I1(p_Result_s_reg_936[2]),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .I4(tmp_V_1_reg_943[2]),
        .O(\storemerge8_reg_268[21]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \storemerge8_reg_268[22]_i_2 
       (.I0(\storemerge8_reg_268[22]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[26]_i_3_n_13 ),
        .I3(tmp_V_1_reg_943[5]),
        .I4(p_Result_s_reg_936[2]),
        .I5(tmp_V_1_reg_943[1]),
        .O(\storemerge8_reg_268[22]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hFFC7FFF7)) 
    \storemerge8_reg_268[22]_i_3 
       (.I0(tmp_V_1_reg_943[7]),
        .I1(p_Result_s_reg_936[2]),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .I4(tmp_V_1_reg_943[3]),
        .O(\storemerge8_reg_268[22]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \storemerge8_reg_268[23]_i_2 
       (.I0(\storemerge8_reg_268[23]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[26]_i_3_n_13 ),
        .I3(tmp_V_1_reg_943[6]),
        .I4(p_Result_s_reg_936[2]),
        .I5(tmp_V_1_reg_943[2]),
        .O(\storemerge8_reg_268[23]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hFFFF4733)) 
    \storemerge8_reg_268[23]_i_3 
       (.I0(tmp_V_1_reg_943[0]),
        .I1(p_Result_s_reg_936[2]),
        .I2(tmp_V_1_reg_943[4]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(\storemerge8_reg_268[23]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hFFFF1D00FFFF1DFF)) 
    \storemerge8_reg_268[24]_i_2 
       (.I0(tmp_V_1_reg_943[5]),
        .I1(p_Result_s_reg_936[2]),
        .I2(tmp_V_1_reg_943[1]),
        .I3(p_Result_s_reg_936[1]),
        .I4(\storemerge8_reg_268[26]_i_3_n_13 ),
        .I5(\storemerge8_reg_268[31]_i_6_n_13 ),
        .O(\storemerge8_reg_268[24]_i_2_n_13 ));
  LUT3 #(
    .INIT(8'h04)) 
    \storemerge8_reg_268[25]_i_1 
       (.I0(udiv_26ns_26s_26_30_seq_1_U27_n_15),
        .I1(ap_CS_fsm_state16),
        .I2(tmp_2_fu_636_p3),
        .O(\storemerge8_reg_268[25]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'h08)) 
    \storemerge8_reg_268[25]_i_3 
       (.I0(tmp_2_reg_952),
        .I1(ap_CS_fsm_state47),
        .I2(icmp_ln1547_2_reg_948),
        .O(\storemerge8_reg_268[25]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \storemerge8_reg_268[25]_i_4 
       (.I0(\storemerge8_reg_268[26]_i_3_n_13 ),
        .I1(tmp_V_1_reg_943[6]),
        .I2(p_Result_s_reg_936[2]),
        .I3(tmp_V_1_reg_943[2]),
        .I4(p_Result_s_reg_936[1]),
        .I5(\storemerge8_reg_268[27]_i_3_n_13 ),
        .O(\storemerge8_reg_268[25]_i_4_n_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \storemerge8_reg_268[26]_i_1 
       (.I0(\storemerge8_reg_268[26]_i_2_n_13 ),
        .I1(\storemerge8_reg_268[30]_i_2_n_13 ),
        .I2(\storemerge8_reg_268[27]_i_2_n_13 ),
        .I3(\storemerge8_reg_268[30]_i_4_n_13 ),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \storemerge8_reg_268[26]_i_2 
       (.I0(\storemerge8_reg_268[26]_i_3_n_13 ),
        .I1(tmp_V_1_reg_943[7]),
        .I2(p_Result_s_reg_936[2]),
        .I3(tmp_V_1_reg_943[3]),
        .I4(p_Result_s_reg_936[1]),
        .I5(\storemerge8_reg_268[28]_i_2_n_13 ),
        .O(\storemerge8_reg_268[26]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storemerge8_reg_268[26]_i_3 
       (.I0(p_Result_s_reg_936[4]),
        .I1(p_Result_s_reg_936[3]),
        .O(\storemerge8_reg_268[26]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h74FF747400FF0000)) 
    \storemerge8_reg_268[27]_i_1 
       (.I0(\storemerge8_reg_268[28]_i_2_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[28]_i_3_n_13 ),
        .I3(\storemerge8_reg_268[27]_i_2_n_13 ),
        .I4(\storemerge8_reg_268[30]_i_2_n_13 ),
        .I5(\storemerge8_reg_268[30]_i_4_n_13 ),
        .O(p_1_in[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_268[27]_i_2 
       (.I0(\storemerge8_reg_268[27]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[29]_i_3_n_13 ),
        .O(\storemerge8_reg_268[27]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hFF3FF50F)) 
    \storemerge8_reg_268[27]_i_3 
       (.I0(tmp_V_1_reg_943[0]),
        .I1(tmp_V_1_reg_943[4]),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .I4(p_Result_s_reg_936[2]),
        .O(\storemerge8_reg_268[27]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h7400FFFF74007400)) 
    \storemerge8_reg_268[28]_i_1 
       (.I0(\storemerge8_reg_268[28]_i_2_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[28]_i_3_n_13 ),
        .I3(\storemerge8_reg_268[30]_i_2_n_13 ),
        .I4(\storemerge8_reg_268[29]_i_2_n_13 ),
        .I5(\storemerge8_reg_268[30]_i_4_n_13 ),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hF7CFF7FF)) 
    \storemerge8_reg_268[28]_i_2 
       (.I0(tmp_V_1_reg_943[5]),
        .I1(p_Result_s_reg_936[2]),
        .I2(p_Result_s_reg_936[4]),
        .I3(p_Result_s_reg_936[3]),
        .I4(tmp_V_1_reg_943[1]),
        .O(\storemerge8_reg_268[28]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h00883000)) 
    \storemerge8_reg_268[28]_i_3 
       (.I0(tmp_V_1_reg_943[7]),
        .I1(p_Result_s_reg_936[2]),
        .I2(tmp_V_1_reg_943[3]),
        .I3(p_Result_s_reg_936[4]),
        .I4(p_Result_s_reg_936[3]),
        .O(\storemerge8_reg_268[28]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \storemerge8_reg_268[29]_i_1 
       (.I0(\storemerge8_reg_268[29]_i_2_n_13 ),
        .I1(\storemerge8_reg_268[30]_i_2_n_13 ),
        .I2(\storemerge8_reg_268[30]_i_4_n_13 ),
        .I3(\storemerge8_reg_268[30]_i_3_n_13 ),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_268[29]_i_2 
       (.I0(\storemerge8_reg_268[29]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[31]_i_8_n_13 ),
        .O(\storemerge8_reg_268[29]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hF7CFF7FF)) 
    \storemerge8_reg_268[29]_i_3 
       (.I0(tmp_V_1_reg_943[6]),
        .I1(p_Result_s_reg_936[2]),
        .I2(p_Result_s_reg_936[4]),
        .I3(p_Result_s_reg_936[3]),
        .I4(tmp_V_1_reg_943[2]),
        .O(\storemerge8_reg_268[29]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \storemerge8_reg_268[30]_i_1 
       (.I0(\storemerge8_reg_268[30]_i_2_n_13 ),
        .I1(\storemerge8_reg_268[30]_i_3_n_13 ),
        .I2(\storemerge8_reg_268[30]_i_4_n_13 ),
        .I3(\storemerge8_reg_268[31]_i_5_n_13 ),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \storemerge8_reg_268[30]_i_2 
       (.I0(\storemerge8_reg_268[25]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[0]),
        .I2(p_Result_s_reg_936[7]),
        .I3(p_Result_s_reg_936[6]),
        .I4(p_Result_s_reg_936[5]),
        .O(\storemerge8_reg_268[30]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \storemerge8_reg_268[30]_i_3 
       (.I0(\storemerge8_reg_268[28]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(tmp_V_1_reg_943[5]),
        .I3(p_Result_s_reg_936[2]),
        .I4(tmp_V_1_reg_943[1]),
        .I5(\storemerge8_reg_268[31]_i_9_n_13 ),
        .O(\storemerge8_reg_268[30]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \storemerge8_reg_268[30]_i_4 
       (.I0(\storemerge8_reg_268[25]_i_3_n_13 ),
        .I1(p_Result_s_reg_936[7]),
        .I2(p_Result_s_reg_936[6]),
        .I3(p_Result_s_reg_936[5]),
        .I4(p_Result_s_reg_936[0]),
        .O(\storemerge8_reg_268[30]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'h4040404040FF4040)) 
    \storemerge8_reg_268[31]_i_1 
       (.I0(icmp_ln1547_2_reg_948),
        .I1(ap_CS_fsm_state47),
        .I2(tmp_2_reg_952),
        .I3(tmp_2_fu_636_p3),
        .I4(ap_CS_fsm_state16),
        .I5(udiv_26ns_26s_26_30_seq_1_U27_n_15),
        .O(\storemerge8_reg_268[31]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \storemerge8_reg_268[31]_i_2 
       (.I0(ap_CS_fsm_state47),
        .I1(tmp_2_reg_952),
        .I2(icmp_ln1547_2_reg_948),
        .O(\storemerge8_reg_268[31]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hB0BBB0B0)) 
    \storemerge8_reg_268[31]_i_3 
       (.I0(icmp_ln1547_2_reg_948),
        .I1(tmp_2_reg_952),
        .I2(\storemerge8_reg_268[31]_i_4_n_13 ),
        .I3(mul_32ns_26ns_42_1_1_U28_n_184),
        .I4(\storemerge8_reg_268[31]_i_5_n_13 ),
        .O(\storemerge8_reg_268[31]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h0000000000C000A0)) 
    \storemerge8_reg_268[31]_i_4 
       (.I0(\storemerge8_reg_268[31]_i_6_n_13 ),
        .I1(\storemerge8_reg_268[31]_i_7_n_13 ),
        .I2(p_Result_s_reg_936[4]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[1]),
        .I5(mul_32ns_26ns_42_1_1_U28_n_183),
        .O(\storemerge8_reg_268[31]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'h4744474747444444)) 
    \storemerge8_reg_268[31]_i_5 
       (.I0(\storemerge8_reg_268[31]_i_8_n_13 ),
        .I1(p_Result_s_reg_936[1]),
        .I2(\storemerge8_reg_268[31]_i_9_n_13 ),
        .I3(tmp_V_1_reg_943[2]),
        .I4(p_Result_s_reg_936[2]),
        .I5(tmp_V_1_reg_943[6]),
        .O(\storemerge8_reg_268[31]_i_5_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_268[31]_i_6 
       (.I0(tmp_V_1_reg_943[3]),
        .I1(p_Result_s_reg_936[2]),
        .I2(tmp_V_1_reg_943[7]),
        .O(\storemerge8_reg_268[31]_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_268[31]_i_7 
       (.I0(tmp_V_1_reg_943[1]),
        .I1(p_Result_s_reg_936[2]),
        .I2(tmp_V_1_reg_943[5]),
        .O(\storemerge8_reg_268[31]_i_7_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hF34FF37F)) 
    \storemerge8_reg_268[31]_i_8 
       (.I0(tmp_V_1_reg_943[0]),
        .I1(p_Result_s_reg_936[2]),
        .I2(p_Result_s_reg_936[4]),
        .I3(p_Result_s_reg_936[3]),
        .I4(tmp_V_1_reg_943[4]),
        .O(\storemerge8_reg_268[31]_i_8_n_13 ));
  LUT2 #(
    .INIT(4'hB)) 
    \storemerge8_reg_268[31]_i_9 
       (.I0(p_Result_s_reg_936[3]),
        .I1(p_Result_s_reg_936[4]),
        .O(\storemerge8_reg_268[31]_i_9_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \storemerge8_reg_268[8]_i_2 
       (.I0(p_Result_s_reg_936[4]),
        .I1(p_Result_s_reg_936[3]),
        .O(\storemerge8_reg_268[8]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \storemerge8_reg_268[9]_i_2 
       (.I0(p_Result_s_reg_936[2]),
        .I1(tmp_V_1_reg_943[0]),
        .I2(p_Result_s_reg_936[4]),
        .I3(p_Result_s_reg_936[3]),
        .O(\storemerge8_reg_268[9]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \storemerge8_reg_268[9]_i_3 
       (.I0(p_Result_s_reg_936[1]),
        .I1(p_Result_s_reg_936[0]),
        .I2(p_Result_s_reg_936[7]),
        .I3(p_Result_s_reg_936[6]),
        .I4(p_Result_s_reg_936[5]),
        .O(\storemerge8_reg_268[9]_i_3_n_13 ));
  FDRE \storemerge8_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[0]),
        .Q(in[16]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[10]),
        .Q(in[26]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[11]),
        .Q(in[27]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[12]),
        .Q(in[28]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[13]),
        .Q(in[29]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[14]),
        .Q(in[30]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[15]),
        .Q(in[31]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDSE \storemerge8_reg_268_reg[16] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[16]),
        .Q(in[32]),
        .S(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[17] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[17]),
        .Q(in[33]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[18] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[18]),
        .Q(in[34]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[19] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[19]),
        .Q(in[35]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[1]),
        .Q(in[17]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[20] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[20]),
        .Q(in[36]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[21] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[21]),
        .Q(in[37]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[22] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[22]),
        .Q(in[38]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[23] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[23]),
        .Q(in[39]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[24] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[24]),
        .Q(in[40]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[25] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[25]),
        .Q(in[41]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[26] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[26]),
        .Q(in[42]),
        .R(\storemerge8_reg_268[31]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[27] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[27]),
        .Q(in[43]),
        .R(\storemerge8_reg_268[31]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[28] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[28]),
        .Q(in[44]),
        .R(\storemerge8_reg_268[31]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[29] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[29]),
        .Q(in[45]),
        .R(\storemerge8_reg_268[31]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[2]),
        .Q(in[18]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[30] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[30]),
        .Q(in[46]),
        .R(\storemerge8_reg_268[31]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[31] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(\storemerge8_reg_268[31]_i_3_n_13 ),
        .Q(in[47]),
        .R(\storemerge8_reg_268[31]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[3]),
        .Q(in[19]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[4]),
        .Q(in[20]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[5]),
        .Q(in[21]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[6]),
        .Q(in[22]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[7]),
        .Q(in[23]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[8]),
        .Q(in[24]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  FDRE \storemerge8_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_268[31]_i_2_n_13 ),
        .D(p_1_in[9]),
        .Q(in[25]),
        .R(\storemerge8_reg_268[25]_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[16]_i_2 
       (.I0(in[18]),
        .I1(sum_V_fu_176_reg[18]),
        .O(\sum_V_fu_176[16]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[16]_i_3 
       (.I0(in[17]),
        .I1(sum_V_fu_176_reg[17]),
        .O(\sum_V_fu_176[16]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[16]_i_4 
       (.I0(in[16]),
        .I1(sum_V_fu_176_reg[16]),
        .O(\sum_V_fu_176[16]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[19]_i_2 
       (.I0(in[22]),
        .I1(sum_V_fu_176_reg[22]),
        .O(\sum_V_fu_176[19]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[19]_i_3 
       (.I0(in[21]),
        .I1(sum_V_fu_176_reg[21]),
        .O(\sum_V_fu_176[19]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[19]_i_4 
       (.I0(in[20]),
        .I1(sum_V_fu_176_reg[20]),
        .O(\sum_V_fu_176[19]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[19]_i_5 
       (.I0(in[19]),
        .I1(sum_V_fu_176_reg[19]),
        .O(\sum_V_fu_176[19]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[23]_i_2 
       (.I0(in[26]),
        .I1(sum_V_fu_176_reg[26]),
        .O(\sum_V_fu_176[23]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[23]_i_3 
       (.I0(in[25]),
        .I1(sum_V_fu_176_reg[25]),
        .O(\sum_V_fu_176[23]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[23]_i_4 
       (.I0(in[24]),
        .I1(sum_V_fu_176_reg[24]),
        .O(\sum_V_fu_176[23]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[23]_i_5 
       (.I0(in[23]),
        .I1(sum_V_fu_176_reg[23]),
        .O(\sum_V_fu_176[23]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[27]_i_2 
       (.I0(in[30]),
        .I1(sum_V_fu_176_reg[30]),
        .O(\sum_V_fu_176[27]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[27]_i_3 
       (.I0(in[29]),
        .I1(sum_V_fu_176_reg[29]),
        .O(\sum_V_fu_176[27]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[27]_i_4 
       (.I0(in[28]),
        .I1(sum_V_fu_176_reg[28]),
        .O(\sum_V_fu_176[27]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[27]_i_5 
       (.I0(in[27]),
        .I1(sum_V_fu_176_reg[27]),
        .O(\sum_V_fu_176[27]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[31]_i_2 
       (.I0(in[34]),
        .I1(sum_V_fu_176_reg[34]),
        .O(\sum_V_fu_176[31]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[31]_i_3 
       (.I0(in[33]),
        .I1(sum_V_fu_176_reg[33]),
        .O(\sum_V_fu_176[31]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[31]_i_4 
       (.I0(in[32]),
        .I1(sum_V_fu_176_reg[32]),
        .O(\sum_V_fu_176[31]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[31]_i_5 
       (.I0(in[31]),
        .I1(sum_V_fu_176_reg[31]),
        .O(\sum_V_fu_176[31]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[35]_i_2 
       (.I0(in[38]),
        .I1(sum_V_fu_176_reg[38]),
        .O(\sum_V_fu_176[35]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[35]_i_3 
       (.I0(in[37]),
        .I1(sum_V_fu_176_reg[37]),
        .O(\sum_V_fu_176[35]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[35]_i_4 
       (.I0(in[36]),
        .I1(sum_V_fu_176_reg[36]),
        .O(\sum_V_fu_176[35]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[35]_i_5 
       (.I0(in[35]),
        .I1(sum_V_fu_176_reg[35]),
        .O(\sum_V_fu_176[35]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[39]_i_2 
       (.I0(in[42]),
        .I1(sum_V_fu_176_reg[42]),
        .O(\sum_V_fu_176[39]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[39]_i_3 
       (.I0(in[41]),
        .I1(sum_V_fu_176_reg[41]),
        .O(\sum_V_fu_176[39]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[39]_i_4 
       (.I0(in[40]),
        .I1(sum_V_fu_176_reg[40]),
        .O(\sum_V_fu_176[39]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[39]_i_5 
       (.I0(in[39]),
        .I1(sum_V_fu_176_reg[39]),
        .O(\sum_V_fu_176[39]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[43]_i_2 
       (.I0(in[46]),
        .I1(sum_V_fu_176_reg[46]),
        .O(\sum_V_fu_176[43]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[43]_i_3 
       (.I0(in[45]),
        .I1(sum_V_fu_176_reg[45]),
        .O(\sum_V_fu_176[43]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[43]_i_4 
       (.I0(in[44]),
        .I1(sum_V_fu_176_reg[44]),
        .O(\sum_V_fu_176[43]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[43]_i_5 
       (.I0(in[43]),
        .I1(sum_V_fu_176_reg[43]),
        .O(\sum_V_fu_176[43]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_176[47]_i_2 
       (.I0(in[47]),
        .I1(sum_V_fu_176_reg[47]),
        .O(\sum_V_fu_176[47]_i_2_n_13 ));
  FDRE \sum_V_fu_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[16]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[16]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\sum_V_fu_176_reg[16]_i_1_n_13 ,\sum_V_fu_176_reg[16]_i_1_n_14 ,\sum_V_fu_176_reg[16]_i_1_n_15 ,\sum_V_fu_176_reg[16]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({in[18:16],1'b0}),
        .O({\sum_V_fu_176_reg[16]_i_1_n_17 ,\sum_V_fu_176_reg[16]_i_1_n_18 ,\sum_V_fu_176_reg[16]_i_1_n_19 ,\NLW_sum_V_fu_176_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\sum_V_fu_176[16]_i_2_n_13 ,\sum_V_fu_176[16]_i_3_n_13 ,\sum_V_fu_176[16]_i_4_n_13 ,1'b0}));
  FDRE \sum_V_fu_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[16]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[17]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[16]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[18]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[19]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[19]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[19]_i_1 
       (.CI(\sum_V_fu_176_reg[16]_i_1_n_13 ),
        .CO({\sum_V_fu_176_reg[19]_i_1_n_13 ,\sum_V_fu_176_reg[19]_i_1_n_14 ,\sum_V_fu_176_reg[19]_i_1_n_15 ,\sum_V_fu_176_reg[19]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI(in[22:19]),
        .O({\sum_V_fu_176_reg[19]_i_1_n_17 ,\sum_V_fu_176_reg[19]_i_1_n_18 ,\sum_V_fu_176_reg[19]_i_1_n_19 ,\sum_V_fu_176_reg[19]_i_1_n_20 }),
        .S({\sum_V_fu_176[19]_i_2_n_13 ,\sum_V_fu_176[19]_i_3_n_13 ,\sum_V_fu_176[19]_i_4_n_13 ,\sum_V_fu_176[19]_i_5_n_13 }));
  FDRE \sum_V_fu_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[19]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[20]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[19]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[21]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[19]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[22]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[23]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[23]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[23]_i_1 
       (.CI(\sum_V_fu_176_reg[19]_i_1_n_13 ),
        .CO({\sum_V_fu_176_reg[23]_i_1_n_13 ,\sum_V_fu_176_reg[23]_i_1_n_14 ,\sum_V_fu_176_reg[23]_i_1_n_15 ,\sum_V_fu_176_reg[23]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI(in[26:23]),
        .O({\sum_V_fu_176_reg[23]_i_1_n_17 ,\sum_V_fu_176_reg[23]_i_1_n_18 ,\sum_V_fu_176_reg[23]_i_1_n_19 ,\sum_V_fu_176_reg[23]_i_1_n_20 }),
        .S({\sum_V_fu_176[23]_i_2_n_13 ,\sum_V_fu_176[23]_i_3_n_13 ,\sum_V_fu_176[23]_i_4_n_13 ,\sum_V_fu_176[23]_i_5_n_13 }));
  FDRE \sum_V_fu_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[23]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[24]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[23]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[25]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[23]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[26]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[27]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[27]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[27]_i_1 
       (.CI(\sum_V_fu_176_reg[23]_i_1_n_13 ),
        .CO({\sum_V_fu_176_reg[27]_i_1_n_13 ,\sum_V_fu_176_reg[27]_i_1_n_14 ,\sum_V_fu_176_reg[27]_i_1_n_15 ,\sum_V_fu_176_reg[27]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI(in[30:27]),
        .O({\sum_V_fu_176_reg[27]_i_1_n_17 ,\sum_V_fu_176_reg[27]_i_1_n_18 ,\sum_V_fu_176_reg[27]_i_1_n_19 ,\sum_V_fu_176_reg[27]_i_1_n_20 }),
        .S({\sum_V_fu_176[27]_i_2_n_13 ,\sum_V_fu_176[27]_i_3_n_13 ,\sum_V_fu_176[27]_i_4_n_13 ,\sum_V_fu_176[27]_i_5_n_13 }));
  FDRE \sum_V_fu_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[27]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[28]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[27]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[29]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[27]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[30]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[31]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[31]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[31]_i_1 
       (.CI(\sum_V_fu_176_reg[27]_i_1_n_13 ),
        .CO({\sum_V_fu_176_reg[31]_i_1_n_13 ,\sum_V_fu_176_reg[31]_i_1_n_14 ,\sum_V_fu_176_reg[31]_i_1_n_15 ,\sum_V_fu_176_reg[31]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI(in[34:31]),
        .O({\sum_V_fu_176_reg[31]_i_1_n_17 ,\sum_V_fu_176_reg[31]_i_1_n_18 ,\sum_V_fu_176_reg[31]_i_1_n_19 ,\sum_V_fu_176_reg[31]_i_1_n_20 }),
        .S({\sum_V_fu_176[31]_i_2_n_13 ,\sum_V_fu_176[31]_i_3_n_13 ,\sum_V_fu_176[31]_i_4_n_13 ,\sum_V_fu_176[31]_i_5_n_13 }));
  FDRE \sum_V_fu_176_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[31]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[32]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[31]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[33]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[31]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[34]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[35]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[35]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[35]_i_1 
       (.CI(\sum_V_fu_176_reg[31]_i_1_n_13 ),
        .CO({\sum_V_fu_176_reg[35]_i_1_n_13 ,\sum_V_fu_176_reg[35]_i_1_n_14 ,\sum_V_fu_176_reg[35]_i_1_n_15 ,\sum_V_fu_176_reg[35]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI(in[38:35]),
        .O({\sum_V_fu_176_reg[35]_i_1_n_17 ,\sum_V_fu_176_reg[35]_i_1_n_18 ,\sum_V_fu_176_reg[35]_i_1_n_19 ,\sum_V_fu_176_reg[35]_i_1_n_20 }),
        .S({\sum_V_fu_176[35]_i_2_n_13 ,\sum_V_fu_176[35]_i_3_n_13 ,\sum_V_fu_176[35]_i_4_n_13 ,\sum_V_fu_176[35]_i_5_n_13 }));
  FDRE \sum_V_fu_176_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[35]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[36]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[35]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[37]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[35]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[38]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[39]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[39]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[39]_i_1 
       (.CI(\sum_V_fu_176_reg[35]_i_1_n_13 ),
        .CO({\sum_V_fu_176_reg[39]_i_1_n_13 ,\sum_V_fu_176_reg[39]_i_1_n_14 ,\sum_V_fu_176_reg[39]_i_1_n_15 ,\sum_V_fu_176_reg[39]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI(in[42:39]),
        .O({\sum_V_fu_176_reg[39]_i_1_n_17 ,\sum_V_fu_176_reg[39]_i_1_n_18 ,\sum_V_fu_176_reg[39]_i_1_n_19 ,\sum_V_fu_176_reg[39]_i_1_n_20 }),
        .S({\sum_V_fu_176[39]_i_2_n_13 ,\sum_V_fu_176[39]_i_3_n_13 ,\sum_V_fu_176[39]_i_4_n_13 ,\sum_V_fu_176[39]_i_5_n_13 }));
  FDRE \sum_V_fu_176_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[39]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[40]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[39]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[41]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[39]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[42]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[43]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[43]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[43]_i_1 
       (.CI(\sum_V_fu_176_reg[39]_i_1_n_13 ),
        .CO({\sum_V_fu_176_reg[43]_i_1_n_13 ,\sum_V_fu_176_reg[43]_i_1_n_14 ,\sum_V_fu_176_reg[43]_i_1_n_15 ,\sum_V_fu_176_reg[43]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI(in[46:43]),
        .O({\sum_V_fu_176_reg[43]_i_1_n_17 ,\sum_V_fu_176_reg[43]_i_1_n_18 ,\sum_V_fu_176_reg[43]_i_1_n_19 ,\sum_V_fu_176_reg[43]_i_1_n_20 }),
        .S({\sum_V_fu_176[43]_i_2_n_13 ,\sum_V_fu_176[43]_i_3_n_13 ,\sum_V_fu_176[43]_i_4_n_13 ,\sum_V_fu_176[43]_i_5_n_13 }));
  FDRE \sum_V_fu_176_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[43]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[44]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[43]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[45]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[43]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[46]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[47]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[47]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[47]_i_1 
       (.CI(\sum_V_fu_176_reg[43]_i_1_n_13 ),
        .CO({\sum_V_fu_176_reg[47]_i_1_n_13 ,\sum_V_fu_176_reg[47]_i_1_n_14 ,\sum_V_fu_176_reg[47]_i_1_n_15 ,\sum_V_fu_176_reg[47]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,in[47]}),
        .O({\sum_V_fu_176_reg[47]_i_1_n_17 ,\sum_V_fu_176_reg[47]_i_1_n_18 ,\sum_V_fu_176_reg[47]_i_1_n_19 ,\sum_V_fu_176_reg[47]_i_1_n_20 }),
        .S({sum_V_fu_176_reg[50:48],\sum_V_fu_176[47]_i_2_n_13 }));
  FDRE \sum_V_fu_176_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[47]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[48]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[47]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[49]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[47]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[50]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[51]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[51]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[51]_i_1 
       (.CI(\sum_V_fu_176_reg[47]_i_1_n_13 ),
        .CO({\sum_V_fu_176_reg[51]_i_1_n_13 ,\sum_V_fu_176_reg[51]_i_1_n_14 ,\sum_V_fu_176_reg[51]_i_1_n_15 ,\sum_V_fu_176_reg[51]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sum_V_fu_176_reg[51]_i_1_n_17 ,\sum_V_fu_176_reg[51]_i_1_n_18 ,\sum_V_fu_176_reg[51]_i_1_n_19 ,\sum_V_fu_176_reg[51]_i_1_n_20 }),
        .S(sum_V_fu_176_reg[54:51]));
  FDRE \sum_V_fu_176_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[51]_i_1_n_19 ),
        .Q(sum_V_fu_176_reg[52]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[51]_i_1_n_18 ),
        .Q(sum_V_fu_176_reg[53]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[51]_i_1_n_17 ),
        .Q(sum_V_fu_176_reg[54]),
        .R(ap_NS_fsm119_out));
  FDRE \sum_V_fu_176_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state48),
        .D(\sum_V_fu_176_reg[55]_i_1_n_20 ),
        .Q(sum_V_fu_176_reg[55]),
        .R(ap_NS_fsm119_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_176_reg[55]_i_1 
       (.CI(\sum_V_fu_176_reg[51]_i_1_n_13 ),
        .CO(\NLW_sum_V_fu_176_reg[55]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum_V_fu_176_reg[55]_i_1_O_UNCONNECTED [3:1],\sum_V_fu_176_reg[55]_i_1_n_20 }),
        .S({1'b0,1'b0,1'b0,sum_V_fu_176_reg[55]}));
  LUT4 #(
    .INIT(16'h8F80)) 
    \tmp_1_reg_914[0]_i_1 
       (.I0(x_V_fu_485_p2__0[15]),
        .I1(sub_ln712_fu_498_p2[15]),
        .I2(ap_CS_fsm_state13),
        .I3(tmp_1_reg_914),
        .O(\tmp_1_reg_914[0]_i_1_n_13 ));
  FDRE \tmp_1_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_reg_914[0]_i_1_n_13 ),
        .Q(tmp_1_reg_914),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_2_reg_952[0]_i_1 
       (.I0(tmp_2_fu_636_p3),
        .I1(ap_CS_fsm_state16),
        .I2(udiv_26ns_26s_26_30_seq_1_U27_n_15),
        .I3(tmp_2_reg_952),
        .O(\tmp_2_reg_952[0]_i_1_n_13 ));
  FDRE \tmp_2_reg_952_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_reg_952[0]_i_1_n_13 ),
        .Q(tmp_2_reg_952),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[32]),
        .Q(tmp_3_cast_reg_925[0]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[42]),
        .Q(tmp_3_cast_reg_925[10]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[43]),
        .Q(tmp_3_cast_reg_925[11]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[44]),
        .Q(tmp_3_cast_reg_925[12]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[45]),
        .Q(tmp_3_cast_reg_925[13]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[46]),
        .Q(tmp_3_cast_reg_925[14]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[47]),
        .Q(tmp_3_cast_reg_925[15]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[33]),
        .Q(tmp_3_cast_reg_925[1]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[34]),
        .Q(tmp_3_cast_reg_925[2]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[35]),
        .Q(tmp_3_cast_reg_925[3]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[36]),
        .Q(tmp_3_cast_reg_925[4]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[37]),
        .Q(tmp_3_cast_reg_925[5]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[38]),
        .Q(tmp_3_cast_reg_925[6]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[39]),
        .Q(tmp_3_cast_reg_925[7]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[40]),
        .Q(tmp_3_cast_reg_925[8]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_925_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(trunc_ln1201_fu_537_p1[41]),
        .Q(tmp_3_cast_reg_925[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x10 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_reg_971_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_6_reg_971_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dividend_tmp[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_reg_971_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_reg_971_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_reg_971_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(ap_CS_fsm_state45),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state46),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_reg_971_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_reg_971_reg_OVERFLOW_UNCONNECTED),
        .P({tmp_6_reg_971_reg_n_71,tmp_6_reg_971_reg_n_72,tmp_6_reg_971_reg_n_73,tmp_6_reg_971_reg_n_74,tmp_6_reg_971_reg_n_75,tmp_6_reg_971_reg_n_76,tmp_6_reg_971_reg_n_77,tmp_6_reg_971_reg_n_78,tmp_6_reg_971_reg_n_79,tmp_6_reg_971_reg_n_80,tmp_6_reg_971_reg_n_81,tmp_6_reg_971_reg_n_82,tmp_6_reg_971_reg_n_83,tmp_6_reg_971_reg_n_84,tmp_6_reg_971_reg_n_85,tmp_6_reg_971_reg_n_86,tmp_6_reg_971_reg_n_87,tmp_6_reg_971_reg_n_88,tmp_6_reg_971_reg_n_89,tmp_6_reg_971_reg_n_90,tmp_6_reg_971_reg_n_91,tmp_6_reg_971_reg_n_92,tmp_6_reg_971_reg_n_93,tmp_6_reg_971_reg_n_94,tmp_6_reg_971_reg_n_95,tmp_6_reg_971_reg_n_96,tmp_6_reg_971_reg_n_97,tmp_6_reg_971_reg_n_98,tmp_6_reg_971_reg_n_99,tmp_6_reg_971_reg_n_100,tmp_6_reg_971_reg_n_101,tmp_6_reg_971_reg_n_102,tmp_6_reg_971_reg_n_103,tmp_6_reg_971_reg_n_104,tmp_6_reg_971_reg_n_105,tmp_6_reg_971_reg_n_106,tmp_6_reg_971_reg_n_107,tmp_6_reg_971_reg_n_108,tmp_6_reg_971_reg_n_109,tmp_6_reg_971_reg_n_110,tmp_6_reg_971_reg_n_111,tmp_6_reg_971_reg_n_112,tmp_6_reg_971_reg_n_113,tmp_6_reg_971_reg_n_114,tmp_6_reg_971_reg_n_115,tmp_6_reg_971_reg_n_116,tmp_6_reg_971_reg_n_117,tmp_6_reg_971_reg_n_118}),
        .PATTERNBDETECT(NLW_tmp_6_reg_971_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_reg_971_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32ns_26ns_42_1_1_U28_n_30,mul_32ns_26ns_42_1_1_U28_n_31,mul_32ns_26ns_42_1_1_U28_n_32,mul_32ns_26ns_42_1_1_U28_n_33,mul_32ns_26ns_42_1_1_U28_n_34,mul_32ns_26ns_42_1_1_U28_n_35,mul_32ns_26ns_42_1_1_U28_n_36,mul_32ns_26ns_42_1_1_U28_n_37,mul_32ns_26ns_42_1_1_U28_n_38,mul_32ns_26ns_42_1_1_U28_n_39,mul_32ns_26ns_42_1_1_U28_n_40,mul_32ns_26ns_42_1_1_U28_n_41,mul_32ns_26ns_42_1_1_U28_n_42,mul_32ns_26ns_42_1_1_U28_n_43,mul_32ns_26ns_42_1_1_U28_n_44,mul_32ns_26ns_42_1_1_U28_n_45,mul_32ns_26ns_42_1_1_U28_n_46,mul_32ns_26ns_42_1_1_U28_n_47,mul_32ns_26ns_42_1_1_U28_n_48,mul_32ns_26ns_42_1_1_U28_n_49,mul_32ns_26ns_42_1_1_U28_n_50,mul_32ns_26ns_42_1_1_U28_n_51,mul_32ns_26ns_42_1_1_U28_n_52,mul_32ns_26ns_42_1_1_U28_n_53,mul_32ns_26ns_42_1_1_U28_n_54,mul_32ns_26ns_42_1_1_U28_n_55,mul_32ns_26ns_42_1_1_U28_n_56,mul_32ns_26ns_42_1_1_U28_n_57,mul_32ns_26ns_42_1_1_U28_n_58,mul_32ns_26ns_42_1_1_U28_n_59,mul_32ns_26ns_42_1_1_U28_n_60,mul_32ns_26ns_42_1_1_U28_n_61,mul_32ns_26ns_42_1_1_U28_n_62,mul_32ns_26ns_42_1_1_U28_n_63,mul_32ns_26ns_42_1_1_U28_n_64,mul_32ns_26ns_42_1_1_U28_n_65,mul_32ns_26ns_42_1_1_U28_n_66,mul_32ns_26ns_42_1_1_U28_n_67,mul_32ns_26ns_42_1_1_U28_n_68,mul_32ns_26ns_42_1_1_U28_n_69,mul_32ns_26ns_42_1_1_U28_n_70,mul_32ns_26ns_42_1_1_U28_n_71,mul_32ns_26ns_42_1_1_U28_n_72,mul_32ns_26ns_42_1_1_U28_n_73,mul_32ns_26ns_42_1_1_U28_n_74,mul_32ns_26ns_42_1_1_U28_n_75,mul_32ns_26ns_42_1_1_U28_n_76,mul_32ns_26ns_42_1_1_U28_n_77}),
        .PCOUT(NLW_tmp_6_reg_971_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_reg_971_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_6_reg_971_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_29),
        .Q(\tmp_6_reg_971_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_19),
        .Q(\tmp_6_reg_971_reg_n_13_[10] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_18),
        .Q(\tmp_6_reg_971_reg_n_13_[11] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_17),
        .Q(\tmp_6_reg_971_reg_n_13_[12] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_16),
        .Q(\tmp_6_reg_971_reg_n_13_[13] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_15),
        .Q(\tmp_6_reg_971_reg_n_13_[14] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_14),
        .Q(\tmp_6_reg_971_reg_n_13_[15] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_13),
        .Q(\tmp_6_reg_971_reg_n_13_[16] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_108),
        .Q(\tmp_6_reg_971_reg[16]__0_n_13 ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_28),
        .Q(\tmp_6_reg_971_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_27),
        .Q(\tmp_6_reg_971_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_26),
        .Q(\tmp_6_reg_971_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_25),
        .Q(\tmp_6_reg_971_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_24),
        .Q(\tmp_6_reg_971_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_23),
        .Q(\tmp_6_reg_971_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_22),
        .Q(\tmp_6_reg_971_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_21),
        .Q(\tmp_6_reg_971_reg_n_13_[8] ),
        .R(1'b0));
  FDRE \tmp_6_reg_971_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(mul_32ns_26ns_42_1_1_U28_n_20),
        .Q(\tmp_6_reg_971_reg_n_13_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x10 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_6_reg_971_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({mul_32ns_26ns_42_1_1_U28_n_78,mul_32ns_26ns_42_1_1_U28_n_79,mul_32ns_26ns_42_1_1_U28_n_80,mul_32ns_26ns_42_1_1_U28_n_81,mul_32ns_26ns_42_1_1_U28_n_82,mul_32ns_26ns_42_1_1_U28_n_83,mul_32ns_26ns_42_1_1_U28_n_84,mul_32ns_26ns_42_1_1_U28_n_85,mul_32ns_26ns_42_1_1_U28_n_86,mul_32ns_26ns_42_1_1_U28_n_87,mul_32ns_26ns_42_1_1_U28_n_88,mul_32ns_26ns_42_1_1_U28_n_89,mul_32ns_26ns_42_1_1_U28_n_90,mul_32ns_26ns_42_1_1_U28_n_91,mul_32ns_26ns_42_1_1_U28_n_92,mul_32ns_26ns_42_1_1_U28_n_93,mul_32ns_26ns_42_1_1_U28_n_94,mul_32ns_26ns_42_1_1_U28_n_95,mul_32ns_26ns_42_1_1_U28_n_96,mul_32ns_26ns_42_1_1_U28_n_97,mul_32ns_26ns_42_1_1_U28_n_98,mul_32ns_26ns_42_1_1_U28_n_99,mul_32ns_26ns_42_1_1_U28_n_100,mul_32ns_26ns_42_1_1_U28_n_101,mul_32ns_26ns_42_1_1_U28_n_102,mul_32ns_26ns_42_1_1_U28_n_103,mul_32ns_26ns_42_1_1_U28_n_104,mul_32ns_26ns_42_1_1_U28_n_105,mul_32ns_26ns_42_1_1_U28_n_106,mul_32ns_26ns_42_1_1_U28_n_107}),
        .ACOUT(NLW_tmp_6_reg_971_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dividend_tmp[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_6_reg_971_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_6_reg_971_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_6_reg_971_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(ap_CS_fsm_state45),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state46),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_6_reg_971_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_6_reg_971_reg__0_OVERFLOW_UNCONNECTED),
        .P({tmp_6_reg_971_reg__0_n_71,tmp_6_reg_971_reg__0_n_72,tmp_6_reg_971_reg__0_n_73,tmp_6_reg_971_reg__0_n_74,tmp_6_reg_971_reg__0_n_75,tmp_6_reg_971_reg__0_n_76,tmp_6_reg_971_reg__0_n_77,tmp_6_reg_971_reg__0_n_78,tmp_6_reg_971_reg__0_n_79,tmp_6_reg_971_reg__0_n_80,tmp_6_reg_971_reg__0_n_81,tmp_6_reg_971_reg__0_n_82,tmp_6_reg_971_reg__0_n_83,tmp_6_reg_971_reg__0_n_84,tmp_6_reg_971_reg__0_n_85,tmp_6_reg_971_reg__0_n_86,tmp_6_reg_971_reg__0_n_87,tmp_6_reg_971_reg__0_n_88,tmp_6_reg_971_reg__0_n_89,tmp_6_reg_971_reg__0_n_90,tmp_6_reg_971_reg__0_n_91,tmp_6_reg_971_reg__0_n_92,tmp_6_reg_971_reg__0_n_93,tmp_6_reg_971_reg__0_n_94,tmp_6_reg_971_reg__0_n_95,tmp_6_reg_971_reg__0_n_96,tmp_6_reg_971_reg__0_n_97,tmp_6_reg_971_reg__0_n_98,tmp_6_reg_971_reg__0_n_99,tmp_6_reg_971_reg__0_n_100,tmp_6_reg_971_reg__0_n_101,tmp_6_reg_971_reg__0_n_102,tmp_6_reg_971_reg__0_n_103,tmp_6_reg_971_reg__0_n_104,tmp_6_reg_971_reg__0_n_105,tmp_6_reg_971_reg__0_n_106,tmp_6_reg_971_reg__0_n_107,tmp_6_reg_971_reg__0_n_108,tmp_6_reg_971_reg__0_n_109,tmp_6_reg_971_reg__0_n_110,tmp_6_reg_971_reg__0_n_111,tmp_6_reg_971_reg__0_n_112,tmp_6_reg_971_reg__0_n_113,tmp_6_reg_971_reg__0_n_114,tmp_6_reg_971_reg__0_n_115,tmp_6_reg_971_reg__0_n_116,tmp_6_reg_971_reg__0_n_117,tmp_6_reg_971_reg__0_n_118}),
        .PATTERNBDETECT(NLW_tmp_6_reg_971_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_6_reg_971_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32ns_26ns_42_1_1_U28_n_109,mul_32ns_26ns_42_1_1_U28_n_110,mul_32ns_26ns_42_1_1_U28_n_111,mul_32ns_26ns_42_1_1_U28_n_112,mul_32ns_26ns_42_1_1_U28_n_113,mul_32ns_26ns_42_1_1_U28_n_114,mul_32ns_26ns_42_1_1_U28_n_115,mul_32ns_26ns_42_1_1_U28_n_116,mul_32ns_26ns_42_1_1_U28_n_117,mul_32ns_26ns_42_1_1_U28_n_118,mul_32ns_26ns_42_1_1_U28_n_119,mul_32ns_26ns_42_1_1_U28_n_120,mul_32ns_26ns_42_1_1_U28_n_121,mul_32ns_26ns_42_1_1_U28_n_122,mul_32ns_26ns_42_1_1_U28_n_123,mul_32ns_26ns_42_1_1_U28_n_124,mul_32ns_26ns_42_1_1_U28_n_125,mul_32ns_26ns_42_1_1_U28_n_126,mul_32ns_26ns_42_1_1_U28_n_127,mul_32ns_26ns_42_1_1_U28_n_128,mul_32ns_26ns_42_1_1_U28_n_129,mul_32ns_26ns_42_1_1_U28_n_130,mul_32ns_26ns_42_1_1_U28_n_131,mul_32ns_26ns_42_1_1_U28_n_132,mul_32ns_26ns_42_1_1_U28_n_133,mul_32ns_26ns_42_1_1_U28_n_134,mul_32ns_26ns_42_1_1_U28_n_135,mul_32ns_26ns_42_1_1_U28_n_136,mul_32ns_26ns_42_1_1_U28_n_137,mul_32ns_26ns_42_1_1_U28_n_138,mul_32ns_26ns_42_1_1_U28_n_139,mul_32ns_26ns_42_1_1_U28_n_140,mul_32ns_26ns_42_1_1_U28_n_141,mul_32ns_26ns_42_1_1_U28_n_142,mul_32ns_26ns_42_1_1_U28_n_143,mul_32ns_26ns_42_1_1_U28_n_144,mul_32ns_26ns_42_1_1_U28_n_145,mul_32ns_26ns_42_1_1_U28_n_146,mul_32ns_26ns_42_1_1_U28_n_147,mul_32ns_26ns_42_1_1_U28_n_148,mul_32ns_26ns_42_1_1_U28_n_149,mul_32ns_26ns_42_1_1_U28_n_150,mul_32ns_26ns_42_1_1_U28_n_151,mul_32ns_26ns_42_1_1_U28_n_152,mul_32ns_26ns_42_1_1_U28_n_153,mul_32ns_26ns_42_1_1_U28_n_154,mul_32ns_26ns_42_1_1_U28_n_155,mul_32ns_26ns_42_1_1_U28_n_156}),
        .PCOUT(NLW_tmp_6_reg_971_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_6_reg_971_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_V_1_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(fixed_V_reg_931[0]),
        .Q(tmp_V_1_reg_943[0]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_943_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(fixed_V_reg_931[1]),
        .Q(tmp_V_1_reg_943[1]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_943_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(fixed_V_reg_931[2]),
        .Q(tmp_V_1_reg_943[2]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_943_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(fixed_V_reg_931[3]),
        .Q(tmp_V_1_reg_943[3]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_943_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(fixed_V_reg_931[4]),
        .Q(tmp_V_1_reg_943[4]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_943_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(fixed_V_reg_931[5]),
        .Q(tmp_V_1_reg_943[5]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_943_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(fixed_V_reg_931[6]),
        .Q(tmp_V_1_reg_943[6]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_943_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(fixed_V_reg_931[7]),
        .Q(tmp_V_1_reg_943[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1201_reg_920[47]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(tmp_1_reg_914),
        .O(trunc_ln1201_reg_9200));
  FDRE \trunc_ln1201_reg_920_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[0]),
        .Q(trunc_ln1201_reg_920[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[10]),
        .Q(trunc_ln1201_reg_920[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[11]),
        .Q(trunc_ln1201_reg_920[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[12]),
        .Q(trunc_ln1201_reg_920[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[13]),
        .Q(trunc_ln1201_reg_920[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[14]),
        .Q(trunc_ln1201_reg_920[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[15]),
        .Q(trunc_ln1201_reg_920[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[16]),
        .Q(trunc_ln1201_reg_920[16]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[17]),
        .Q(trunc_ln1201_reg_920[17]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[18]),
        .Q(trunc_ln1201_reg_920[18]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[19]),
        .Q(trunc_ln1201_reg_920[19]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[1]),
        .Q(trunc_ln1201_reg_920[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[20]),
        .Q(trunc_ln1201_reg_920[20]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[21]),
        .Q(trunc_ln1201_reg_920[21]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[22]),
        .Q(trunc_ln1201_reg_920[22]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[23]),
        .Q(trunc_ln1201_reg_920[23]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[24]),
        .Q(trunc_ln1201_reg_920[24]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[25]),
        .Q(trunc_ln1201_reg_920[25]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[26]),
        .Q(trunc_ln1201_reg_920[26]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[27]),
        .Q(trunc_ln1201_reg_920[27]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[28]),
        .Q(trunc_ln1201_reg_920[28]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[29]),
        .Q(trunc_ln1201_reg_920[29]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[2]),
        .Q(trunc_ln1201_reg_920[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[30]),
        .Q(trunc_ln1201_reg_920[30]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[31]),
        .Q(trunc_ln1201_reg_920[31]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[32]),
        .Q(trunc_ln1201_reg_920[32]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[33]),
        .Q(trunc_ln1201_reg_920[33]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[34]),
        .Q(trunc_ln1201_reg_920[34]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[35]),
        .Q(trunc_ln1201_reg_920[35]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[36]),
        .Q(trunc_ln1201_reg_920[36]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[37]),
        .Q(trunc_ln1201_reg_920[37]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[38]),
        .Q(trunc_ln1201_reg_920[38]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[39]),
        .Q(trunc_ln1201_reg_920[39]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[3]),
        .Q(trunc_ln1201_reg_920[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[40]),
        .Q(trunc_ln1201_reg_920[40]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[41]),
        .Q(trunc_ln1201_reg_920[41]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[42]),
        .Q(trunc_ln1201_reg_920[42]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[43]),
        .Q(trunc_ln1201_reg_920[43]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[44]),
        .Q(trunc_ln1201_reg_920[44]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[45]),
        .Q(trunc_ln1201_reg_920[45]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[46]),
        .Q(trunc_ln1201_reg_920[46]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[47]),
        .Q(trunc_ln1201_reg_920[47]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[4]),
        .Q(trunc_ln1201_reg_920[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[5]),
        .Q(trunc_ln1201_reg_920[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[6]),
        .Q(trunc_ln1201_reg_920[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[7]),
        .Q(trunc_ln1201_reg_920[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[8]),
        .Q(trunc_ln1201_reg_920[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_920_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_9200),
        .D(trunc_ln1201_fu_537_p1[9]),
        .Q(trunc_ln1201_reg_920[9]),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_udiv_26ns_26s_26_30_seq_1 udiv_26ns_26s_26_30_seq_1_U27
       (.CO(udiv_26ns_26s_26_30_seq_1_U27_n_15),
        .D(ap_NS_fsm[16]),
        .Q({tmp_2_fu_636_p3,\reg_343_reg_n_13_[14] ,\reg_343_reg_n_13_[13] ,\reg_343_reg_n_13_[12] ,\reg_343_reg_n_13_[11] ,\reg_343_reg_n_13_[10] ,\reg_343_reg_n_13_[9] ,\reg_343_reg_n_13_[8] ,\reg_343_reg_n_13_[7] ,\reg_343_reg_n_13_[6] ,\reg_343_reg_n_13_[5] ,\reg_343_reg_n_13_[4] ,\reg_343_reg_n_13_[3] ,\reg_343_reg_n_13_[2] ,\reg_343_reg_n_13_[1] ,\reg_343_reg_n_13_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dividend_tmp(dividend_tmp),
        .\divisor0_reg[7]_0 (fixed_V_reg_931),
        .done0(done0),
        .\r_stage_reg[26] (udiv_56ns_56ns_16_60_seq_1_U29_n_13),
        .start0_reg_0(ap_CS_fsm_state16));
  design_1_nnlayer_0_0_nnlayer_udiv_56ns_56ns_16_60_seq_1 udiv_56ns_56ns_16_60_seq_1_U29
       (.D(output_V_q0[15]),
        .DIADI(output_r_d0),
        .Q({ap_CS_fsm_state109,grp_fu_766_ap_start}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[55] (grp_fu_766_p0),
        .dout(grp_fu_766_p2),
        .mem_reg(output_V_U_n_46),
        .mem_reg_0(output_V_U_n_47),
        .mem_reg_1(output_V_U_n_48),
        .mem_reg_10(output_V_U_n_57),
        .mem_reg_11(output_V_U_n_58),
        .mem_reg_12(output_V_U_n_59),
        .mem_reg_13(output_V_U_n_60),
        .mem_reg_14(control_s_axi_U_n_53),
        .mem_reg_15(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_d0[15]),
        .mem_reg_16(control_s_axi_U_n_54),
        .mem_reg_2(output_V_U_n_49),
        .mem_reg_3(output_V_U_n_50),
        .mem_reg_4(output_V_U_n_51),
        .mem_reg_5(output_V_U_n_52),
        .mem_reg_6(output_V_U_n_53),
        .mem_reg_7(output_V_U_n_54),
        .mem_reg_8(output_V_U_n_55),
        .mem_reg_9(output_V_U_n_56),
        .out(sum_V_fu_176_reg),
        .r_stage_reg_r_23(udiv_56ns_56ns_16_60_seq_1_U29_n_13),
        .r_stage_reg_r_26(udiv_56ns_56ns_16_60_seq_1_U29_n_14));
  FDRE \zext_ln80_reg_989_reg[0] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_9_fu_184_reg[0]),
        .Q(\zext_ln80_reg_989_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_989_reg[1] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_9_fu_184_reg[1]),
        .Q(\zext_ln80_reg_989_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_989_reg[2] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_9_fu_184_reg[2]),
        .Q(\zext_ln80_reg_989_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_989_reg[3] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_9_fu_184_reg[3]),
        .Q(\zext_ln80_reg_989_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_989_reg[4] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_9_fu_184_reg[4]),
        .Q(\zext_ln80_reg_989_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_989_reg[5] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_9_fu_184_reg[5]),
        .Q(\zext_ln80_reg_989_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_989_reg[6] 
       (.C(ap_clk),
        .CE(i_9_fu_18405_out),
        .D(i_9_fu_184_reg[6]),
        .Q(\zext_ln80_reg_989_reg_n_13_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi
   (\int_bias_shift0_reg[0]_0 ,
    \int_weights_shift0_reg[0]_0 ,
    \ap_CS_fsm_reg[0] ,
    icmp_ln87_fu_352_p2,
    \ap_CS_fsm_reg[10] ,
    SR,
    \int_numOfOutputNeurons_reg[15]_0 ,
    \activation_read_reg_777_reg[1] ,
    grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg_reg,
    \ap_CS_fsm_reg[109] ,
    \activation_read_reg_777_reg[1]_0 ,
    \int_numOfInNeurons_reg[15]_0 ,
    \int_activation_reg[7]_0 ,
    s_axi_control_RDATA,
    s_axi_control_WREADY,
    s_axi_control_RVALID,
    s_axi_control_ARREADY,
    s_axi_control_AWREADY,
    interrupt,
    s_axi_control_BVALID,
    input_r_q0,
    weights_q0,
    ap_clk,
    grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    output_r_ce0,
    mem_reg,
    DIADI,
    DIBDI,
    WEBWE,
    grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg,
    D,
    ap_rst_n_inv,
    \int_bias_shift0_reg[0]_1 ,
    \int_weights_shift0_reg[0]_1 ,
    Q,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_AWADDR,
    \ap_CS_fsm_reg[2] ,
    ram_reg,
    mem_reg_0,
    mem_reg_1,
    icmp_ln1547_reg_889,
    \ap_CS_fsm[49]_i_2_0 ,
    \ap_CS_fsm[49]_i_2_1 ,
    CO,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY,
    s_axi_control_RREADY);
  output \int_bias_shift0_reg[0]_0 ;
  output \int_weights_shift0_reg[0]_0 ;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output icmp_ln87_fu_352_p2;
  output [15:0]\ap_CS_fsm_reg[10] ;
  output [0:0]SR;
  output [15:0]\int_numOfOutputNeurons_reg[15]_0 ;
  output \activation_read_reg_777_reg[1] ;
  output grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg_reg;
  output \ap_CS_fsm_reg[109] ;
  output \activation_read_reg_777_reg[1]_0 ;
  output [15:0]\int_numOfInNeurons_reg[15]_0 ;
  output [7:0]\int_activation_reg[7]_0 ;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_WREADY;
  output s_axi_control_RVALID;
  output s_axi_control_ARREADY;
  output s_axi_control_AWREADY;
  output interrupt;
  output s_axi_control_BVALID;
  output [15:0]input_r_q0;
  output [15:0]weights_q0;
  input ap_clk;
  input grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  input [12:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input output_r_ce0;
  input [5:0]mem_reg;
  input [15:0]DIADI;
  input [7:0]DIBDI;
  input [1:0]WEBWE;
  input grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg;
  input [5:0]D;
  input ap_rst_n_inv;
  input \int_bias_shift0_reg[0]_1 ;
  input \int_weights_shift0_reg[0]_1 ;
  input [5:0]Q;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input [15:0]s_axi_control_AWADDR;
  input \ap_CS_fsm_reg[2] ;
  input [15:0]ram_reg;
  input mem_reg_0;
  input [1:0]mem_reg_1;
  input icmp_ln1547_reg_889;
  input \ap_CS_fsm[49]_i_2_0 ;
  input [7:0]\ap_CS_fsm[49]_i_2_1 ;
  input [0:0]CO;
  input [15:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;

  wire [12:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [5:0]D;
  wire [15:0]DIADI;
  wire [7:0]DIBDI;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [1:0]WEBWE;
  wire \activation_read_reg_777_reg[1] ;
  wire \activation_read_reg_777_reg[1]_0 ;
  wire \ap_CS_fsm[49]_i_2_0 ;
  wire [7:0]\ap_CS_fsm[49]_i_2_1 ;
  wire \ap_CS_fsm[49]_i_3_n_13 ;
  wire \ap_CS_fsm[49]_i_4_n_13 ;
  wire \ap_CS_fsm[49]_i_5_n_13 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[109] ;
  wire [15:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_13;
  wire auto_restart_status_reg_n_13;
  wire aw_hs;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  wire icmp_ln1547_reg_889;
  wire icmp_ln87_fu_352_p2;
  wire \icmp_ln87_reg_814[0]_i_2_n_13 ;
  wire \icmp_ln87_reg_814[0]_i_3_n_13 ;
  wire [15:0]input_r_q0;
  wire \int_activation[0]_i_1_n_13 ;
  wire \int_activation[1]_i_1_n_13 ;
  wire \int_activation[2]_i_1_n_13 ;
  wire \int_activation[3]_i_1_n_13 ;
  wire \int_activation[4]_i_1_n_13 ;
  wire \int_activation[5]_i_1_n_13 ;
  wire \int_activation[6]_i_1_n_13 ;
  wire \int_activation[7]_i_1_n_13 ;
  wire \int_activation[7]_i_2_n_13 ;
  wire [7:0]\int_activation_reg[7]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_13;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_13;
  wire int_auto_restart_i_1_n_13;
  wire [31:0]int_bias_q1;
  wire int_bias_read;
  wire int_bias_read0;
  wire int_bias_read_i_2_n_13;
  wire int_bias_read_i_3_n_13;
  wire \int_bias_shift0_reg[0]_0 ;
  wire \int_bias_shift0_reg[0]_1 ;
  wire int_bias_write0;
  wire int_bias_write_i_1_n_13;
  wire int_bias_write_reg_n_13;
  wire int_gie_i_1_n_13;
  wire int_gie_reg_n_13;
  wire int_ier12_out;
  wire \int_ier[5]_i_2_n_13 ;
  wire \int_ier[5]_i_3_n_13 ;
  wire \int_ier[5]_i_4_n_13 ;
  wire \int_ier[5]_i_5_n_13 ;
  wire \int_ier[5]_i_6_n_13 ;
  wire \int_ier_reg_n_13_[0] ;
  wire \int_ier_reg_n_13_[1] ;
  wire \int_ier_reg_n_13_[2] ;
  wire \int_ier_reg_n_13_[3] ;
  wire \int_ier_reg_n_13_[4] ;
  wire \int_ier_reg_n_13_[5] ;
  wire [5:0]int_input_r_address1;
  wire int_input_r_n_19;
  wire int_input_r_n_20;
  wire int_input_r_n_21;
  wire int_input_r_n_22;
  wire int_input_r_n_23;
  wire int_input_r_n_24;
  wire int_input_r_n_25;
  wire int_input_r_n_26;
  wire int_input_r_n_27;
  wire int_input_r_n_28;
  wire int_input_r_n_29;
  wire int_input_r_n_30;
  wire int_input_r_n_31;
  wire int_input_r_n_32;
  wire int_input_r_n_33;
  wire int_input_r_n_34;
  wire int_input_r_n_35;
  wire int_input_r_n_36;
  wire int_input_r_n_37;
  wire int_input_r_n_38;
  wire int_input_r_n_39;
  wire int_input_r_n_40;
  wire int_input_r_n_41;
  wire int_input_r_n_42;
  wire int_input_r_n_43;
  wire int_input_r_n_44;
  wire int_input_r_n_45;
  wire int_input_r_n_46;
  wire [6:2]int_input_r_q1;
  wire int_input_r_read;
  wire int_input_r_read0;
  wire int_input_r_read_i_2_n_13;
  wire int_input_r_read_i_3_n_13;
  wire int_input_r_write0;
  wire int_input_r_write_i_1_n_13;
  wire int_input_r_write_i_3_n_13;
  wire int_input_r_write_reg_n_13;
  wire int_isr9_out;
  wire \int_isr[0]_i_1_n_13 ;
  wire \int_isr[1]_i_1_n_13 ;
  wire \int_isr[5]_i_1_n_13 ;
  wire \int_isr_reg_n_13_[0] ;
  wire \int_isr_reg_n_13_[1] ;
  wire \int_isr_reg_n_13_[5] ;
  wire [15:0]int_numOfInNeurons0;
  wire \int_numOfInNeurons[15]_i_1_n_13 ;
  wire \int_numOfInNeurons[15]_i_3_n_13 ;
  wire [15:0]\int_numOfInNeurons_reg[15]_0 ;
  wire [15:0]int_numOfOutputNeurons0;
  wire \int_numOfOutputNeurons[15]_i_1_n_13 ;
  wire [15:0]\int_numOfOutputNeurons_reg[15]_0 ;
  wire [31:0]int_output_r_q1;
  wire int_output_r_read;
  wire int_output_r_read0;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire int_task_ap_done_i_1_n_13;
  wire int_task_ap_done_i_3_n_13;
  wire int_task_ap_done_i_4_n_13;
  wire int_weights_n_19;
  wire int_weights_n_20;
  wire int_weights_n_21;
  wire int_weights_n_22;
  wire int_weights_n_23;
  wire int_weights_n_24;
  wire int_weights_n_25;
  wire int_weights_n_26;
  wire int_weights_n_27;
  wire int_weights_n_28;
  wire int_weights_n_29;
  wire int_weights_n_30;
  wire int_weights_n_31;
  wire int_weights_n_32;
  wire int_weights_n_33;
  wire int_weights_n_34;
  wire int_weights_n_35;
  wire int_weights_n_36;
  wire int_weights_n_37;
  wire int_weights_n_38;
  wire int_weights_n_39;
  wire int_weights_n_40;
  wire int_weights_n_41;
  wire int_weights_n_42;
  wire int_weights_n_43;
  wire int_weights_n_44;
  wire int_weights_n_45;
  wire int_weights_n_46;
  wire int_weights_n_47;
  wire int_weights_n_48;
  wire int_weights_n_49;
  wire int_weights_n_50;
  wire int_weights_read;
  wire int_weights_read0;
  wire \int_weights_shift0_reg[0]_0 ;
  wire \int_weights_shift0_reg[0]_1 ;
  wire int_weights_write_i_1_n_13;
  wire int_weights_write_reg_n_13;
  wire interrupt;
  wire [5:0]mem_reg;
  wire mem_reg_0;
  wire [1:0]mem_reg_1;
  wire \outNeurons_fu_172[7]_i_2_n_13 ;
  wire \outNeurons_fu_172[7]_i_3_n_13 ;
  wire \outNeurons_fu_172[7]_i_4_n_13 ;
  wire output_r_ce0;
  wire p_31_in;
  wire [7:2]p_3_in;
  wire [15:0]ram_reg;
  wire \rdata[0]_i_4_n_13 ;
  wire \rdata[0]_i_5_n_13 ;
  wire \rdata[15]_i_2_n_13 ;
  wire \rdata[15]_i_5_n_13 ;
  wire \rdata[15]_i_6_n_13 ;
  wire \rdata[15]_i_7_n_13 ;
  wire \rdata[15]_i_8_n_13 ;
  wire \rdata[1]_i_4_n_13 ;
  wire \rdata[1]_i_5_n_13 ;
  wire \rdata[2]_i_3_n_13 ;
  wire \rdata[2]_i_4_n_13 ;
  wire \rdata[31]_i_1_n_13 ;
  wire \rdata[31]_i_3_n_13 ;
  wire \rdata[3]_i_3_n_13 ;
  wire \rdata[3]_i_4_n_13 ;
  wire \rdata[4]_i_4_n_13 ;
  wire \rdata[4]_i_5_n_13 ;
  wire \rdata[5]_i_3_n_13 ;
  wire \rdata[5]_i_4_n_13 ;
  wire \rdata[5]_i_5_n_13 ;
  wire \rdata[5]_i_6_n_13 ;
  wire \rdata[5]_i_7_n_13 ;
  wire \rdata[6]_i_3_n_13 ;
  wire \rdata[6]_i_4_n_13 ;
  wire \rdata[6]_i_5_n_13 ;
  wire \rdata[6]_i_6_n_13 ;
  wire \rdata[6]_i_7_n_13 ;
  wire \rdata[6]_i_8_n_13 ;
  wire \rdata[7]_i_4_n_13 ;
  wire \rdata[7]_i_5_n_13 ;
  wire \rdata[7]_i_6_n_13 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_13 ;
  wire [15:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [15:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \waddr_reg_n_13_[0] ;
  wire \waddr_reg_n_13_[10] ;
  wire \waddr_reg_n_13_[11] ;
  wire \waddr_reg_n_13_[12] ;
  wire \waddr_reg_n_13_[13] ;
  wire \waddr_reg_n_13_[14] ;
  wire \waddr_reg_n_13_[15] ;
  wire \waddr_reg_n_13_[1] ;
  wire \waddr_reg_n_13_[2] ;
  wire \waddr_reg_n_13_[3] ;
  wire \waddr_reg_n_13_[4] ;
  wire \waddr_reg_n_13_[5] ;
  wire \waddr_reg_n_13_[6] ;
  wire \waddr_reg_n_13_[7] ;
  wire \waddr_reg_n_13_[8] ;
  wire \waddr_reg_n_13_[9] ;
  wire [15:0]weights_q0;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_13 ;
  wire \wstate[1]_i_1_n_13 ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_done),
        .O(\ap_CS_fsm_reg[0] [0]));
  LUT6 #(
    .INIT(64'h00000000FF73FF40)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(icmp_ln87_fu_352_p2),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[0] [1]));
  LUT6 #(
    .INIT(64'h0040004000000040)) 
    \ap_CS_fsm[49]_i_2 
       (.I0(mem_reg_0),
        .I1(mem_reg_1[1]),
        .I2(mem_reg_1[0]),
        .I3(\ap_CS_fsm[49]_i_3_n_13 ),
        .I4(\ap_CS_fsm[49]_i_4_n_13 ),
        .I5(\ap_CS_fsm[49]_i_5_n_13 ),
        .O(\activation_read_reg_777_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[49]_i_3 
       (.I0(icmp_ln1547_reg_889),
        .I1(\ap_CS_fsm[49]_i_2_0 ),
        .O(\ap_CS_fsm[49]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[49]_i_4 
       (.I0(\ap_CS_fsm[49]_i_2_1 [3]),
        .I1(\ap_CS_fsm[49]_i_2_1 [7]),
        .I2(\ap_CS_fsm[49]_i_2_1 [2]),
        .I3(\ap_CS_fsm[49]_i_2_1 [1]),
        .O(\ap_CS_fsm[49]_i_4_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[49]_i_5 
       (.I0(\ap_CS_fsm[49]_i_2_1 [4]),
        .I1(\ap_CS_fsm[49]_i_2_1 [0]),
        .I2(\ap_CS_fsm[49]_i_2_1 [6]),
        .I3(\ap_CS_fsm[49]_i_2_1 [5]),
        .O(\ap_CS_fsm[49]_i_5_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_13),
        .O(auto_restart_status_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_13),
        .Q(auto_restart_status_reg_n_13),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF4)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg_i_1
       (.I0(CO),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I2(SR),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln87_reg_814[0]_i_1 
       (.I0(\icmp_ln87_reg_814[0]_i_2_n_13 ),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [3]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [11]),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [4]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [8]),
        .I5(\icmp_ln87_reg_814[0]_i_3_n_13 ),
        .O(icmp_ln87_fu_352_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln87_reg_814[0]_i_2 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [5]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [7]),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [14]),
        .O(\icmp_ln87_reg_814[0]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln87_reg_814[0]_i_3 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [12]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [0]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [13]),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [2]),
        .I4(\outNeurons_fu_172[7]_i_3_n_13 ),
        .O(\icmp_ln87_reg_814[0]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_activation[0]_i_1 
       (.I0(\int_activation_reg[7]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(\int_activation[0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_activation[1]_i_1 
       (.I0(\int_activation_reg[7]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(\int_activation[1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_activation[2]_i_1 
       (.I0(\int_activation_reg[7]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(\int_activation[2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_activation[3]_i_1 
       (.I0(\int_activation_reg[7]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(\int_activation[3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_activation[4]_i_1 
       (.I0(\int_activation_reg[7]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(\int_activation[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_activation[5]_i_1 
       (.I0(\int_activation_reg[7]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(\int_activation[5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_activation[6]_i_1 
       (.I0(\int_activation_reg[7]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(\int_activation[6]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_activation[7]_i_1 
       (.I0(\waddr_reg_n_13_[5] ),
        .I1(\waddr_reg_n_13_[4] ),
        .I2(\waddr_reg_n_13_[2] ),
        .I3(\waddr_reg_n_13_[3] ),
        .I4(\int_numOfInNeurons[15]_i_3_n_13 ),
        .O(\int_activation[7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_activation[7]_i_2 
       (.I0(\int_activation_reg[7]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(\int_activation[7]_i_2_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[0] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_13 ),
        .D(\int_activation[0]_i_1_n_13 ),
        .Q(\int_activation_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[1] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_13 ),
        .D(\int_activation[1]_i_1_n_13 ),
        .Q(\int_activation_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[2] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_13 ),
        .D(\int_activation[2]_i_1_n_13 ),
        .Q(\int_activation_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[3] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_13 ),
        .D(\int_activation[3]_i_1_n_13 ),
        .Q(\int_activation_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[4] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_13 ),
        .D(\int_activation[4]_i_1_n_13 ),
        .Q(\int_activation_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[5] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_13 ),
        .D(\int_activation[5]_i_1_n_13 ),
        .Q(\int_activation_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[6] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_13 ),
        .D(\int_activation[6]_i_1_n_13 ),
        .Q(\int_activation_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[7] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_13 ),
        .D(\int_activation[7]_i_2_n_13 ),
        .Q(\int_activation_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_13),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_13));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_start_i_2
       (.I0(Q[4]),
        .I1(\activation_read_reg_777_reg[1] ),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[5]_i_2_n_13 ),
        .I2(\waddr_reg_n_13_[2] ),
        .I3(\waddr_reg_n_13_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_13),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFEF1000)) 
    int_auto_restart_i_1
       (.I0(\waddr_reg_n_13_[3] ),
        .I1(\waddr_reg_n_13_[2] ),
        .I2(\int_ier[5]_i_2_n_13 ),
        .I3(s_axi_control_WDATA[7]),
        .I4(p_3_in[7]),
        .O(int_auto_restart_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_13),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_control_s_axi_ram int_bias
       (.ADDRARDADDR(int_input_r_address1),
        .D(D),
        .DOADO(int_bias_q1),
        .Q(Q[3:2]),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .mem_reg_0(int_bias_write_reg_n_13),
        .p_31_in(p_31_in),
        .ram_reg(\int_bias_shift0_reg[0]_0 ),
        .ram_reg_0(ram_reg),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h4444444444404040)) 
    int_bias_read_i_1
       (.I0(int_bias_read_i_2_n_13),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[15]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_bias_read_i_3_n_13),
        .O(int_bias_read0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_bias_read_i_2
       (.I0(s_axi_control_ARADDR[10]),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[12]),
        .I3(s_axi_control_ARADDR[15]),
        .I4(s_axi_control_ARADDR[13]),
        .I5(s_axi_control_ARADDR[14]),
        .O(int_bias_read_i_2_n_13));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_bias_read_i_3
       (.I0(s_axi_control_ARADDR[12]),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[14]),
        .I4(s_axi_control_ARADDR[13]),
        .O(int_bias_read_i_3_n_13));
  FDRE int_bias_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_bias_read0),
        .Q(int_bias_read),
        .R(ap_rst_n_inv));
  FDRE \int_bias_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_bias_shift0_reg[0]_1 ),
        .Q(\int_bias_shift0_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    int_bias_write_i_1
       (.I0(int_bias_write0),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(int_bias_write_reg_n_13),
        .O(int_bias_write_i_1_n_13));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_bias_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[8]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[10]),
        .I4(s_axi_control_AWADDR[11]),
        .I5(int_input_r_write_i_3_n_13),
        .O(int_bias_write0));
  FDRE int_bias_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_bias_write_i_1_n_13),
        .Q(int_bias_write_reg_n_13),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_13_[3] ),
        .I2(\waddr_reg_n_13_[2] ),
        .I3(\int_ier[5]_i_2_n_13 ),
        .I4(int_gie_reg_n_13),
        .O(int_gie_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_13),
        .Q(int_gie_reg_n_13),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h40)) 
    \int_ier[5]_i_1 
       (.I0(\waddr_reg_n_13_[2] ),
        .I1(\waddr_reg_n_13_[3] ),
        .I2(\int_ier[5]_i_2_n_13 ),
        .O(int_ier12_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \int_ier[5]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\int_ier[5]_i_3_n_13 ),
        .I2(\int_ier[5]_i_4_n_13 ),
        .I3(\int_ier[5]_i_5_n_13 ),
        .I4(p_31_in),
        .I5(\int_ier[5]_i_6_n_13 ),
        .O(\int_ier[5]_i_2_n_13 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_ier[5]_i_3 
       (.I0(\waddr_reg_n_13_[1] ),
        .I1(\waddr_reg_n_13_[0] ),
        .I2(\waddr_reg_n_13_[7] ),
        .I3(\waddr_reg_n_13_[6] ),
        .O(\int_ier[5]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_ier[5]_i_4 
       (.I0(\waddr_reg_n_13_[15] ),
        .I1(\waddr_reg_n_13_[14] ),
        .I2(\waddr_reg_n_13_[13] ),
        .I3(\waddr_reg_n_13_[12] ),
        .O(\int_ier[5]_i_4_n_13 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_ier[5]_i_5 
       (.I0(\waddr_reg_n_13_[11] ),
        .I1(\waddr_reg_n_13_[10] ),
        .I2(\waddr_reg_n_13_[9] ),
        .I3(\waddr_reg_n_13_[8] ),
        .O(\int_ier[5]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_ier[5]_i_6 
       (.I0(\waddr_reg_n_13_[4] ),
        .I1(\waddr_reg_n_13_[5] ),
        .O(\int_ier[5]_i_6_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[1]),
        .Q(\int_ier_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[2] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[2]),
        .Q(\int_ier_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[3] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[3]),
        .Q(\int_ier_reg_n_13_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[4] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[4]),
        .Q(\int_ier_reg_n_13_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[5] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[5]),
        .Q(\int_ier_reg_n_13_[5] ),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_control_s_axi_ram_5 int_input_r
       (.ADDRARDADDR(int_input_r_address1),
        .ADDRBWRADDR(ADDRBWRADDR[5:0]),
        .D({int_input_r_n_19,int_input_r_n_20,int_input_r_n_21,int_input_r_n_22,int_input_r_n_23,int_input_r_n_24,int_input_r_n_25,int_input_r_n_26,int_input_r_n_27,int_input_r_n_28,int_input_r_n_29,int_input_r_n_30,int_input_r_n_31,int_input_r_n_32,int_input_r_n_33,int_input_r_n_34}),
        .DOADO({int_input_r_q1[6:5],int_input_r_q1[3:2]}),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [15:8]),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .input_r_q0(input_r_q0),
        .int_input_r_read(int_input_r_read),
        .mem_reg_0(int_input_r_n_35),
        .mem_reg_1(int_input_r_n_36),
        .mem_reg_10(int_input_r_n_45),
        .mem_reg_11(int_input_r_n_46),
        .mem_reg_12(int_input_r_write_reg_n_13),
        .mem_reg_2(int_input_r_n_37),
        .mem_reg_3(int_input_r_n_38),
        .mem_reg_4(int_input_r_n_39),
        .mem_reg_5(int_input_r_n_40),
        .mem_reg_6(int_input_r_n_41),
        .mem_reg_7(int_input_r_n_42),
        .mem_reg_8(int_input_r_n_43),
        .mem_reg_9(int_input_r_n_44),
        .p_31_in(p_31_in),
        .p_reg_reg(\int_weights_shift0_reg[0]_0 ),
        .\rdata_reg[0] (\rdata[15]_i_5_n_13 ),
        .\rdata_reg[0]_0 (\rdata[0]_i_4_n_13 ),
        .\rdata_reg[0]_1 (\rdata[0]_i_5_n_13 ),
        .\rdata_reg[0]_2 (\rdata[5]_i_4_n_13 ),
        .\rdata_reg[0]_3 (\rdata[7]_i_6_n_13 ),
        .\rdata_reg[15] (\int_numOfInNeurons_reg[15]_0 [15:8]),
        .\rdata_reg[16] (int_weights_n_35),
        .\rdata_reg[17] (int_weights_n_36),
        .\rdata_reg[18] (int_weights_n_37),
        .\rdata_reg[19] (int_weights_n_38),
        .\rdata_reg[1] (\rdata[1]_i_4_n_13 ),
        .\rdata_reg[1]_0 (\rdata[1]_i_5_n_13 ),
        .\rdata_reg[20] (int_weights_n_39),
        .\rdata_reg[21] (int_weights_n_40),
        .\rdata_reg[22] (int_weights_n_41),
        .\rdata_reg[23] (int_weights_n_42),
        .\rdata_reg[24] (int_weights_n_43),
        .\rdata_reg[25] (int_weights_n_44),
        .\rdata_reg[26] (int_weights_n_45),
        .\rdata_reg[27] (int_weights_n_46),
        .\rdata_reg[28] (int_weights_n_47),
        .\rdata_reg[29] (int_weights_n_48),
        .\rdata_reg[30] (int_weights_n_49),
        .\rdata_reg[31] (int_weights_n_50),
        .\rdata_reg[4] (\rdata[4]_i_4_n_13 ),
        .\rdata_reg[4]_0 (\rdata[4]_i_5_n_13 ),
        .\rdata_reg[7] (\rdata[7]_i_4_n_13 ),
        .\rdata_reg[7]_0 (\rdata[7]_i_5_n_13 ),
        .\rdata_reg[8] (\rdata[15]_i_6_n_13 ),
        .\rdata_reg[8]_0 (\rdata[15]_i_7_n_13 ),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_input_r_read_i_1
       (.I0(ar_hs),
        .I1(int_input_r_read_i_2_n_13),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[12]),
        .I4(s_axi_control_ARADDR[15]),
        .I5(int_input_r_read_i_3_n_13),
        .O(int_input_r_read0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_input_r_read_i_2
       (.I0(s_axi_control_ARADDR[13]),
        .I1(s_axi_control_ARADDR[14]),
        .O(int_input_r_read_i_2_n_13));
  LUT3 #(
    .INIT(8'hFE)) 
    int_input_r_read_i_3
       (.I0(s_axi_control_ARADDR[10]),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[9]),
        .O(int_input_r_read_i_3_n_13));
  FDRE int_input_r_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_input_r_read0),
        .Q(int_input_r_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    int_input_r_write_i_1
       (.I0(int_input_r_write0),
        .I1(s_axi_control_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(int_input_r_write_reg_n_13),
        .O(int_input_r_write_i_1_n_13));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    int_input_r_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[9]),
        .I2(s_axi_control_AWADDR[10]),
        .I3(s_axi_control_AWADDR[11]),
        .I4(s_axi_control_AWADDR[8]),
        .I5(int_input_r_write_i_3_n_13),
        .O(int_input_r_write0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_input_r_write_i_3
       (.I0(s_axi_control_AWADDR[15]),
        .I1(s_axi_control_AWADDR[14]),
        .I2(s_axi_control_AWADDR[13]),
        .I3(s_axi_control_AWADDR[12]),
        .O(int_input_r_write_i_3_n_13));
  FDRE int_input_r_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_input_r_write_i_1_n_13),
        .Q(int_input_r_write_reg_n_13),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr9_out),
        .I2(\int_ier_reg_n_13_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_13_[0] ),
        .O(\int_isr[0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_13_[3] ),
        .I1(\waddr_reg_n_13_[2] ),
        .I2(\int_ier[5]_i_2_n_13 ),
        .O(int_isr9_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr9_out),
        .I2(\int_ier_reg_n_13_[1] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_13_[1] ),
        .O(\int_isr[1]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_isr[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(int_isr9_out),
        .I2(\int_isr_reg_n_13_[5] ),
        .O(\int_isr[5]_i_1_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_13 ),
        .Q(\int_isr_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_13 ),
        .Q(\int_isr_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[5]_i_1_n_13 ),
        .Q(\int_isr_reg_n_13_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfInNeurons[0]_i_1 
       (.I0(\int_numOfInNeurons_reg[15]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_numOfInNeurons0[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [10]),
        .O(int_numOfInNeurons0[10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [11]),
        .O(int_numOfInNeurons0[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [12]),
        .O(int_numOfInNeurons0[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [13]),
        .O(int_numOfInNeurons0[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [14]),
        .O(int_numOfInNeurons0[14]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_numOfInNeurons[15]_i_1 
       (.I0(\waddr_reg_n_13_[5] ),
        .I1(\waddr_reg_n_13_[4] ),
        .I2(\int_numOfInNeurons[15]_i_3_n_13 ),
        .I3(\waddr_reg_n_13_[3] ),
        .I4(\waddr_reg_n_13_[2] ),
        .O(\int_numOfInNeurons[15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[15]_i_2 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [15]),
        .O(int_numOfInNeurons0[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_numOfInNeurons[15]_i_3 
       (.I0(\int_ier[5]_i_3_n_13 ),
        .I1(\int_ier[5]_i_4_n_13 ),
        .I2(\int_ier[5]_i_5_n_13 ),
        .I3(p_31_in),
        .O(\int_numOfInNeurons[15]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfInNeurons[1]_i_1 
       (.I0(\int_numOfInNeurons_reg[15]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_numOfInNeurons0[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfInNeurons[2]_i_1 
       (.I0(\int_numOfInNeurons_reg[15]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_numOfInNeurons0[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfInNeurons[3]_i_1 
       (.I0(\int_numOfInNeurons_reg[15]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_numOfInNeurons0[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfInNeurons[4]_i_1 
       (.I0(\int_numOfInNeurons_reg[15]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_numOfInNeurons0[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfInNeurons[5]_i_1 
       (.I0(\int_numOfInNeurons_reg[15]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_numOfInNeurons0[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfInNeurons[6]_i_1 
       (.I0(\int_numOfInNeurons_reg[15]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_numOfInNeurons0[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfInNeurons[7]_i_1 
       (.I0(\int_numOfInNeurons_reg[15]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_numOfInNeurons0[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [8]),
        .O(int_numOfInNeurons0[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [9]),
        .O(int_numOfInNeurons0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[0] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[0]),
        .Q(\int_numOfInNeurons_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[10] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[10]),
        .Q(\int_numOfInNeurons_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[11] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[11]),
        .Q(\int_numOfInNeurons_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[12] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[12]),
        .Q(\int_numOfInNeurons_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[13] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[13]),
        .Q(\int_numOfInNeurons_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[14] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[14]),
        .Q(\int_numOfInNeurons_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[15] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[15]),
        .Q(\int_numOfInNeurons_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[1] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[1]),
        .Q(\int_numOfInNeurons_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[2] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[2]),
        .Q(\int_numOfInNeurons_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[3] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[3]),
        .Q(\int_numOfInNeurons_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[4] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[4]),
        .Q(\int_numOfInNeurons_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[5] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[5]),
        .Q(\int_numOfInNeurons_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[6] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[6]),
        .Q(\int_numOfInNeurons_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[7] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[7]),
        .Q(\int_numOfInNeurons_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[8] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[8]),
        .Q(\int_numOfInNeurons_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[9] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_13 ),
        .D(int_numOfInNeurons0[9]),
        .Q(\int_numOfInNeurons_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfOutputNeurons[0]_i_1 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_numOfOutputNeurons0[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [10]),
        .O(int_numOfOutputNeurons0[10]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [11]),
        .O(int_numOfOutputNeurons0[11]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [12]),
        .O(int_numOfOutputNeurons0[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [13]),
        .O(int_numOfOutputNeurons0[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [14]),
        .O(int_numOfOutputNeurons0[14]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_numOfOutputNeurons[15]_i_1 
       (.I0(\waddr_reg_n_13_[5] ),
        .I1(\waddr_reg_n_13_[4] ),
        .I2(\int_numOfInNeurons[15]_i_3_n_13 ),
        .I3(\waddr_reg_n_13_[2] ),
        .I4(\waddr_reg_n_13_[3] ),
        .O(\int_numOfOutputNeurons[15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[15]_i_2 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [15]),
        .O(int_numOfOutputNeurons0[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfOutputNeurons[1]_i_1 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_numOfOutputNeurons0[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfOutputNeurons[2]_i_1 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_numOfOutputNeurons0[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfOutputNeurons[3]_i_1 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_numOfOutputNeurons0[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfOutputNeurons[4]_i_1 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_numOfOutputNeurons0[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfOutputNeurons[5]_i_1 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_numOfOutputNeurons0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfOutputNeurons[6]_i_1 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_numOfOutputNeurons0[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numOfOutputNeurons[7]_i_1 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_numOfOutputNeurons0[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [8]),
        .O(int_numOfOutputNeurons0[8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [9]),
        .O(int_numOfOutputNeurons0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[0] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[0]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[10] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[10]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[11] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[11]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[12] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[12]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[13] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[13]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[14] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[14]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[15] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[15]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[1] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[1]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[2] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[2]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[3] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[3]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[4] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[4]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[5] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[5]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[6] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[6]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[7] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[7]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[8] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[8]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[9] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_13 ),
        .D(int_numOfOutputNeurons0[9]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_control_s_axi_ram__parameterized0 int_output_r
       (.ADDRARDADDR(int_input_r_address1),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .Q(Q[5]),
        .WEBWE(WEBWE),
        .\activation_read_reg_777_reg[1] (\activation_read_reg_777_reg[1]_0 ),
        .\ap_CS_fsm_reg[109] (\ap_CS_fsm_reg[109] ),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_output_r_q1(int_output_r_q1),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_0),
        .output_r_ce0(output_r_ce0));
  LUT6 #(
    .INIT(64'h0404444404044400)) 
    int_output_r_read_i_1
       (.I0(int_bias_read_i_2_n_13),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[15]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_bias_read_i_3_n_13),
        .O(int_output_r_read0));
  FDRE int_output_r_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_output_r_read0),
        .Q(int_output_r_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_13),
        .I2(p_3_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_13));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_13),
        .I1(ar_hs),
        .I2(int_task_ap_done_i_4_n_13),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[6]_i_8_n_13 ),
        .O(int_task_ap_done0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[14]),
        .I5(s_axi_control_ARADDR[13]),
        .O(int_task_ap_done_i_3_n_13));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_4
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done_i_4_n_13));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_13),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_control_s_axi_ram__parameterized1 int_weights
       (.ADDRARDADDR(int_input_r_address1),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({int_weights_n_19,int_weights_n_20,int_weights_n_21,int_weights_n_22,int_weights_n_23,int_weights_n_24,int_weights_n_25,int_weights_n_26,int_weights_n_27,int_weights_n_28,int_weights_n_29,int_weights_n_30,int_weights_n_31,int_weights_n_32,int_weights_n_33,int_weights_n_34}),
        .DOADO(int_bias_q1),
        .Q({\waddr_reg_n_13_[14] ,\waddr_reg_n_13_[13] ,\waddr_reg_n_13_[12] ,\waddr_reg_n_13_[11] ,\waddr_reg_n_13_[10] ,\waddr_reg_n_13_[9] ,\waddr_reg_n_13_[8] ,\waddr_reg_n_13_[7] ,\waddr_reg_n_13_[6] ,\waddr_reg_n_13_[5] ,\waddr_reg_n_13_[4] ,\waddr_reg_n_13_[3] ,\waddr_reg_n_13_[2] }),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .int_bias_read(int_bias_read),
        .int_bias_read_reg(int_weights_n_35),
        .int_bias_read_reg_0(int_weights_n_36),
        .int_bias_read_reg_1(int_weights_n_37),
        .int_bias_read_reg_10(int_weights_n_46),
        .int_bias_read_reg_11(int_weights_n_47),
        .int_bias_read_reg_12(int_weights_n_48),
        .int_bias_read_reg_13(int_weights_n_49),
        .int_bias_read_reg_14(int_weights_n_50),
        .int_bias_read_reg_2(int_weights_n_38),
        .int_bias_read_reg_3(int_weights_n_39),
        .int_bias_read_reg_4(int_weights_n_40),
        .int_bias_read_reg_5(int_weights_n_41),
        .int_bias_read_reg_6(int_weights_n_42),
        .int_bias_read_reg_7(int_weights_n_43),
        .int_bias_read_reg_8(int_weights_n_44),
        .int_bias_read_reg_9(int_weights_n_45),
        .int_input_r_read(int_input_r_read),
        .int_output_r_q1(int_output_r_q1),
        .int_output_r_read(int_output_r_read),
        .mem_reg_0_0_0(int_weights_write_reg_n_13),
        .p_reg_reg(\int_weights_shift0_reg[0]_0 ),
        .\rdata_reg[0] (\rdata[15]_i_2_n_13 ),
        .\rdata_reg[0]_0 (int_input_r_n_35),
        .\rdata_reg[10] (int_input_r_n_41),
        .\rdata_reg[11] (int_input_r_n_42),
        .\rdata_reg[12] (int_input_r_n_43),
        .\rdata_reg[13] (int_input_r_n_44),
        .\rdata_reg[14] (int_input_r_n_45),
        .\rdata_reg[15] (int_input_r_n_46),
        .\rdata_reg[1] (int_input_r_n_36),
        .\rdata_reg[2] (\rdata[2]_i_3_n_13 ),
        .\rdata_reg[2]_0 (\rdata[5]_i_4_n_13 ),
        .\rdata_reg[3] (\rdata[3]_i_3_n_13 ),
        .\rdata_reg[4] (int_input_r_n_37),
        .\rdata_reg[5] (\rdata[5]_i_3_n_13 ),
        .\rdata_reg[6] ({int_input_r_q1[6:5],int_input_r_q1[3:2]}),
        .\rdata_reg[6]_0 (\rdata[6]_i_3_n_13 ),
        .\rdata_reg[6]_1 (\rdata[6]_i_4_n_13 ),
        .\rdata_reg[7] (int_input_r_n_38),
        .\rdata_reg[8] (int_input_r_n_39),
        .\rdata_reg[9] (int_input_r_n_40),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[14:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .weights_q0(weights_q0),
        .wstate(wstate));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    int_weights_read_i_1
       (.I0(s_axi_control_ARADDR[15]),
        .I1(rstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .O(int_weights_read0));
  FDRE int_weights_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weights_read0),
        .Q(int_weights_read),
        .R(ap_rst_n_inv));
  FDRE \int_weights_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_weights_shift0_reg[0]_1 ),
        .Q(\int_weights_shift0_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    int_weights_write_i_1
       (.I0(wstate[1]),
        .I1(s_axi_control_AWVALID),
        .I2(wstate[0]),
        .I3(s_axi_control_AWADDR[15]),
        .I4(p_31_in),
        .I5(int_weights_write_reg_n_13),
        .O(int_weights_write_i_1_n_13));
  FDRE int_weights_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weights_write_i_1_n_13),
        .Q(int_weights_write_reg_n_13),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAAA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_13),
        .I1(\int_isr_reg_n_13_[0] ),
        .I2(\int_isr_reg_n_13_[1] ),
        .I3(\int_isr_reg_n_13_[5] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \outNeurons_fu_172[7]_i_1 
       (.I0(\outNeurons_fu_172[7]_i_2_n_13 ),
        .I1(\outNeurons_fu_172[7]_i_3_n_13 ),
        .I2(\outNeurons_fu_172[7]_i_4_n_13 ),
        .I3(\icmp_ln87_reg_814[0]_i_2_n_13 ),
        .I4(Q[0]),
        .I5(ap_start),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outNeurons_fu_172[7]_i_2 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [2]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [13]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [0]),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [12]),
        .O(\outNeurons_fu_172[7]_i_2_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outNeurons_fu_172[7]_i_3 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [15]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [10]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [6]),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [9]),
        .O(\outNeurons_fu_172[7]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outNeurons_fu_172[7]_i_4 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [3]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [11]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [4]),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [8]),
        .O(\outNeurons_fu_172[7]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_4 
       (.I0(\rdata[6]_i_5_n_13 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [0]),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_activation_reg[7]_0 [0]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [0]),
        .I5(\rdata[6]_i_7_n_13 ),
        .O(\rdata[0]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_5 
       (.I0(int_gie_reg_n_13),
        .I1(\int_isr_reg_n_13_[0] ),
        .I2(\rdata[5]_i_5_n_13 ),
        .I3(\rdata[5]_i_6_n_13 ),
        .I4(ap_start),
        .I5(\int_ier_reg_n_13_[0] ),
        .O(\rdata[0]_i_5_n_13 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \rdata[15]_i_2 
       (.I0(int_input_r_read),
        .I1(rstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .O(\rdata[15]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \rdata[15]_i_5 
       (.I0(int_input_r_read),
        .I1(rstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .O(\rdata[15]_i_5_n_13 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \rdata[15]_i_6 
       (.I0(\rdata[7]_i_6_n_13 ),
        .I1(ar_hs),
        .I2(\rdata[15]_i_8_n_13 ),
        .I3(s_axi_control_ARADDR[7]),
        .I4(\rdata[6]_i_8_n_13 ),
        .I5(\rdata[6]_i_5_n_13 ),
        .O(\rdata[15]_i_6_n_13 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \rdata[15]_i_7 
       (.I0(\rdata[6]_i_7_n_13 ),
        .I1(\rdata[7]_i_6_n_13 ),
        .I2(ar_hs),
        .I3(\rdata[15]_i_8_n_13 ),
        .I4(s_axi_control_ARADDR[7]),
        .I5(\rdata[6]_i_8_n_13 ),
        .O(\rdata[15]_i_7_n_13 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[15]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[14]),
        .I2(s_axi_control_ARADDR[13]),
        .O(\rdata[15]_i_8_n_13 ));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \rdata[1]_i_4 
       (.I0(int_task_ap_done),
        .I1(\int_ier_reg_n_13_[1] ),
        .I2(\rdata[5]_i_6_n_13 ),
        .I3(\rdata[5]_i_5_n_13 ),
        .I4(\int_isr_reg_n_13_[1] ),
        .O(\rdata[1]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_5 
       (.I0(\rdata[6]_i_5_n_13 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [1]),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_activation_reg[7]_0 [1]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [1]),
        .I5(\rdata[6]_i_7_n_13 ),
        .O(\rdata[1]_i_5_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \rdata[2]_i_3 
       (.I0(p_3_in[2]),
        .I1(\rdata[6]_i_5_n_13 ),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_ier_reg_n_13_[2] ),
        .I4(\rdata[7]_i_6_n_13 ),
        .I5(\rdata[2]_i_4_n_13 ),
        .O(\rdata[2]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_4 
       (.I0(\rdata[6]_i_5_n_13 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [2]),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_activation_reg[7]_0 [2]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [2]),
        .I5(\rdata[6]_i_7_n_13 ),
        .O(\rdata[2]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFFFEFE)) 
    \rdata[31]_i_1 
       (.I0(int_weights_read),
        .I1(int_input_r_read),
        .I2(\rdata[31]_i_3_n_13 ),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[31]_i_1_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_3 
       (.I0(int_bias_read),
        .I1(int_output_r_read),
        .O(\rdata[31]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \rdata[3]_i_3 
       (.I0(int_ap_ready),
        .I1(\rdata[6]_i_5_n_13 ),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_ier_reg_n_13_[3] ),
        .I4(\rdata[7]_i_6_n_13 ),
        .I5(\rdata[3]_i_4_n_13 ),
        .O(\rdata[3]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_4 
       (.I0(\rdata[6]_i_5_n_13 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [3]),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_activation_reg[7]_0 [3]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [3]),
        .I5(\rdata[6]_i_7_n_13 ),
        .O(\rdata[3]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rdata[4]_i_4 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(\rdata[6]_i_6_n_13 ),
        .I5(\int_ier_reg_n_13_[4] ),
        .O(\rdata[4]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_5 
       (.I0(\rdata[6]_i_5_n_13 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [4]),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_activation_reg[7]_0 [4]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [4]),
        .I5(\rdata[6]_i_7_n_13 ),
        .O(\rdata[4]_i_5_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFA8200000A820)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_5_n_13 ),
        .I1(\rdata[5]_i_6_n_13 ),
        .I2(\int_ier_reg_n_13_[5] ),
        .I3(\int_isr_reg_n_13_[5] ),
        .I4(\rdata[7]_i_6_n_13 ),
        .I5(\rdata[5]_i_7_n_13 ),
        .O(\rdata[5]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[5]_i_4 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[14]),
        .I3(s_axi_control_ARADDR[13]),
        .I4(s_axi_control_ARADDR[7]),
        .I5(\rdata[6]_i_8_n_13 ),
        .O(\rdata[5]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \rdata[5]_i_5 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[5]_i_5_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFC)) 
    \rdata[5]_i_6 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[5]_i_6_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_7 
       (.I0(\rdata[6]_i_5_n_13 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [5]),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_activation_reg[7]_0 [5]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [5]),
        .I5(\rdata[6]_i_7_n_13 ),
        .O(\rdata[5]_i_7_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_5_n_13 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [6]),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_activation_reg[7]_0 [6]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [6]),
        .I5(\rdata[6]_i_7_n_13 ),
        .O(\rdata[6]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rdata[6]_i_4 
       (.I0(\rdata[6]_i_8_n_13 ),
        .I1(s_axi_control_ARADDR[7]),
        .I2(int_input_r_read_i_2_n_13),
        .I3(s_axi_control_ARADDR[6]),
        .I4(ar_hs),
        .I5(\rdata[7]_i_6_n_13 ),
        .O(\rdata[6]_i_4_n_13 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[6]_i_5 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_5_n_13 ));
  LUT6 #(
    .INIT(64'h0000000100000002)) 
    \rdata[6]_i_6 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_6_n_13 ));
  LUT6 #(
    .INIT(64'h0001000000000100)) 
    \rdata[6]_i_7 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_7_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[6]_i_8 
       (.I0(s_axi_control_ARADDR[8]),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[15]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(s_axi_control_ARADDR[10]),
        .O(\rdata[6]_i_8_n_13 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rdata[7]_i_4 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(p_3_in[7]),
        .I5(\rdata[6]_i_5_n_13 ),
        .O(\rdata[7]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_5 
       (.I0(\rdata[6]_i_5_n_13 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [7]),
        .I2(\rdata[6]_i_6_n_13 ),
        .I3(\int_activation_reg[7]_0 [7]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [7]),
        .I5(\rdata[6]_i_7_n_13 ),
        .O(\rdata[7]_i_5_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[7]_i_6 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata[7]_i_6_n_13 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_34),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_24),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_23),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_22),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_21),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_20),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_19),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_34),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_33),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_32),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_31),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_33),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_30),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_29),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_28),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_27),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_26),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_25),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_24),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_23),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_22),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_21),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_32),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_20),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_input_r_n_19),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_31),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_30),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_29),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_28),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_27),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_26),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_13 ),
        .D(int_weights_n_25),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00007F2A)) 
    \rstate[0]_i_1 
       (.I0(rstate[0]),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_13 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    s_axi_control_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(int_weights_read),
        .I3(int_input_r_read),
        .I4(int_output_r_read),
        .I5(int_bias_read),
        .O(s_axi_control_RVALID));
  LUT5 #(
    .INIT(32'h44444044)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[15]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_control_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[10]),
        .Q(\waddr_reg_n_13_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[11]),
        .Q(\waddr_reg_n_13_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[12] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[12]),
        .Q(\waddr_reg_n_13_[12] ),
        .R(1'b0));
  FDRE \waddr_reg[13] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[13]),
        .Q(\waddr_reg_n_13_[13] ),
        .R(1'b0));
  FDRE \waddr_reg[14] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[14]),
        .Q(\waddr_reg_n_13_[14] ),
        .R(1'b0));
  FDRE \waddr_reg[15] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[15]),
        .Q(\waddr_reg_n_13_[15] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[8]),
        .Q(\waddr_reg_n_13_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[9]),
        .Q(\waddr_reg_n_13_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h0000BFB0)) 
    \wstate[0]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_WVALID),
        .I2(wstate[0]),
        .I3(s_axi_control_AWVALID),
        .I4(wstate[1]),
        .O(\wstate[0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h05300500)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .O(\wstate[1]_i_1_n_13 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_13 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_13 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi_ram" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi_ram
   (DOADO,
    \ap_CS_fsm_reg[10] ,
    ap_clk,
    grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg,
    ADDRARDADDR,
    D,
    s_axi_control_WDATA,
    ram_reg,
    Q,
    ram_reg_0,
    ar_hs,
    wstate,
    s_axi_control_WVALID,
    mem_reg_0,
    s_axi_control_WSTRB,
    p_31_in,
    rstate,
    s_axi_control_ARVALID);
  output [31:0]DOADO;
  output [15:0]\ap_CS_fsm_reg[10] ;
  input ap_clk;
  input grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg;
  input [5:0]ADDRARDADDR;
  input [5:0]D;
  input [31:0]s_axi_control_WDATA;
  input ram_reg;
  input [1:0]Q;
  input [15:0]ram_reg_0;
  input ar_hs;
  input [1:0]wstate;
  input s_axi_control_WVALID;
  input mem_reg_0;
  input [3:0]s_axi_control_WSTRB;
  input p_31_in;
  input [1:0]rstate;
  input s_axi_control_ARVALID;

  wire [5:0]ADDRARDADDR;
  wire [5:0]D;
  wire [31:0]DOADO;
  wire [1:0]Q;
  wire [15:0]\ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ar_hs;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg;
  wire [3:0]int_bias_be1;
  wire int_bias_ce1;
  wire [31:0]int_bias_q0;
  wire mem_reg_0;
  wire [31:24]p_1_in;
  wire p_31_in;
  wire ram_reg;
  wire [15:0]ram_reg_0;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "int_bias/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,s_axi_control_WDATA[23:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(int_bias_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_bias_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_bias_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_10__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_0),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_bias_be1[3]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_11__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_0),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_bias_be1[2]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_12__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_0),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_bias_be1[1]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_13__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_0),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_bias_be1[0]));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__0
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_0),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_bias_ce1));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_2
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_0),
        .I2(p_31_in),
        .I3(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_3
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_0),
        .I2(p_31_in),
        .I3(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_4
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_0),
        .I2(p_31_in),
        .I3(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_5
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_0),
        .I2(p_31_in),
        .I3(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_6
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_0),
        .I2(p_31_in),
        .I3(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_0),
        .I2(p_31_in),
        .I3(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_0),
        .I2(p_31_in),
        .I3(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_0),
        .I2(p_31_in),
        .I3(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    ram_reg_i_10
       (.I0(Q[1]),
        .I1(int_bias_q0[14]),
        .I2(ram_reg),
        .I3(int_bias_q0[30]),
        .I4(Q[0]),
        .I5(ram_reg_0[14]),
        .O(\ap_CS_fsm_reg[10] [14]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    ram_reg_i_11
       (.I0(Q[1]),
        .I1(int_bias_q0[13]),
        .I2(ram_reg),
        .I3(int_bias_q0[29]),
        .I4(Q[0]),
        .I5(ram_reg_0[13]),
        .O(\ap_CS_fsm_reg[10] [13]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    ram_reg_i_12
       (.I0(Q[1]),
        .I1(int_bias_q0[12]),
        .I2(ram_reg),
        .I3(int_bias_q0[28]),
        .I4(Q[0]),
        .I5(ram_reg_0[12]),
        .O(\ap_CS_fsm_reg[10] [12]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_13
       (.I0(int_bias_q0[11]),
        .I1(ram_reg),
        .I2(int_bias_q0[27]),
        .I3(Q[0]),
        .I4(ram_reg_0[11]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [11]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    ram_reg_i_14
       (.I0(Q[1]),
        .I1(int_bias_q0[10]),
        .I2(ram_reg),
        .I3(int_bias_q0[26]),
        .I4(Q[0]),
        .I5(ram_reg_0[10]),
        .O(\ap_CS_fsm_reg[10] [10]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_15
       (.I0(int_bias_q0[9]),
        .I1(ram_reg),
        .I2(int_bias_q0[25]),
        .I3(Q[0]),
        .I4(ram_reg_0[9]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [9]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    ram_reg_i_16
       (.I0(Q[1]),
        .I1(int_bias_q0[8]),
        .I2(ram_reg),
        .I3(int_bias_q0[24]),
        .I4(Q[0]),
        .I5(ram_reg_0[8]),
        .O(\ap_CS_fsm_reg[10] [8]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_17
       (.I0(int_bias_q0[7]),
        .I1(ram_reg),
        .I2(int_bias_q0[23]),
        .I3(Q[0]),
        .I4(ram_reg_0[7]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [7]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_18
       (.I0(int_bias_q0[6]),
        .I1(ram_reg),
        .I2(int_bias_q0[22]),
        .I3(Q[0]),
        .I4(ram_reg_0[6]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [6]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_19
       (.I0(int_bias_q0[5]),
        .I1(ram_reg),
        .I2(int_bias_q0[21]),
        .I3(Q[0]),
        .I4(ram_reg_0[5]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [5]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_20
       (.I0(int_bias_q0[4]),
        .I1(ram_reg),
        .I2(int_bias_q0[20]),
        .I3(Q[0]),
        .I4(ram_reg_0[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [4]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_21
       (.I0(int_bias_q0[3]),
        .I1(ram_reg),
        .I2(int_bias_q0[19]),
        .I3(Q[0]),
        .I4(ram_reg_0[3]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [3]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_22
       (.I0(int_bias_q0[2]),
        .I1(ram_reg),
        .I2(int_bias_q0[18]),
        .I3(Q[0]),
        .I4(ram_reg_0[2]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [2]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_23
       (.I0(int_bias_q0[1]),
        .I1(ram_reg),
        .I2(int_bias_q0[17]),
        .I3(Q[0]),
        .I4(ram_reg_0[1]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_24
       (.I0(int_bias_q0[0]),
        .I1(ram_reg),
        .I2(int_bias_q0[16]),
        .I3(Q[0]),
        .I4(ram_reg_0[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[10] [0]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    ram_reg_i_9
       (.I0(Q[1]),
        .I1(int_bias_q0[15]),
        .I2(ram_reg),
        .I3(int_bias_q0[31]),
        .I4(Q[0]),
        .I5(ram_reg_0[15]),
        .O(\ap_CS_fsm_reg[10] [15]));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi_ram" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi_ram_5
   (DOADO,
    ar_hs,
    p_31_in,
    D,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    input_r_q0,
    ap_clk,
    grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    mem_reg_12,
    wstate,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    rstate,
    s_axi_control_ARVALID,
    int_input_r_read,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[0]_3 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8] ,
    \rdata_reg[15] ,
    Q,
    \rdata_reg[8]_0 ,
    p_reg_reg);
  output [3:0]DOADO;
  output ar_hs;
  output p_31_in;
  output [15:0]D;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  output mem_reg_8;
  output mem_reg_9;
  output mem_reg_10;
  output mem_reg_11;
  output [15:0]input_r_q0;
  input ap_clk;
  input grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  input [5:0]ADDRARDADDR;
  input [5:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input mem_reg_12;
  input [1:0]wstate;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input int_input_r_read;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31] ;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[0]_3 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8] ;
  input [7:0]\rdata_reg[15] ;
  input [7:0]Q;
  input \rdata_reg[8]_0 ;
  input p_reg_reg;

  wire [5:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [3:0]DOADO;
  wire [7:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  wire [15:0]input_r_q0;
  wire [3:0]int_input_r_be1;
  wire int_input_r_ce1;
  wire [31:0]int_input_r_q0;
  wire [31:0]int_input_r_q1;
  wire int_input_r_read;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire [31:24]p_1_in;
  wire p_31_in;
  wire p_reg_reg;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire [7:0]\rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "int_input_r/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,s_axi_control_WDATA[23:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({int_input_r_q1[31:7],DOADO[3:2],int_input_r_q1[4],DOADO[1:0],int_input_r_q1[1:0]}),
        .DOBDO(int_input_r_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_input_r_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_input_r_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_12),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_input_r_ce1));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_14
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_31_in),
        .I2(mem_reg_12),
        .I3(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_15
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_31_in),
        .I2(mem_reg_12),
        .I3(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_16
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_31_in),
        .I2(mem_reg_12),
        .I3(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_17
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_31_in),
        .I2(mem_reg_12),
        .I3(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_18
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_31_in),
        .I2(mem_reg_12),
        .I3(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_19
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_31_in),
        .I2(mem_reg_12),
        .I3(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_i_1__1
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_20
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_31_in),
        .I2(mem_reg_12),
        .I3(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_21
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_31_in),
        .I2(mem_reg_12),
        .I3(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_22
       (.I0(mem_reg_12),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_input_r_be1[3]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_23
       (.I0(mem_reg_12),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_input_r_be1[2]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_24
       (.I0(mem_reg_12),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_input_r_be1[1]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_25
       (.I0(mem_reg_12),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_input_r_be1[0]));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    mem_reg_i_26
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_31_in));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17
       (.I0(int_input_r_q0[31]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[15]),
        .O(input_r_q0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18
       (.I0(int_input_r_q0[30]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[14]),
        .O(input_r_q0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19
       (.I0(int_input_r_q0[29]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[13]),
        .O(input_r_q0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20
       (.I0(int_input_r_q0[28]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[12]),
        .O(input_r_q0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21
       (.I0(int_input_r_q0[27]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[11]),
        .O(input_r_q0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22
       (.I0(int_input_r_q0[26]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[10]),
        .O(input_r_q0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23
       (.I0(int_input_r_q0[25]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[9]),
        .O(input_r_q0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24
       (.I0(int_input_r_q0[24]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[8]),
        .O(input_r_q0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25
       (.I0(int_input_r_q0[23]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[7]),
        .O(input_r_q0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26
       (.I0(int_input_r_q0[22]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[6]),
        .O(input_r_q0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_27
       (.I0(int_input_r_q0[21]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[5]),
        .O(input_r_q0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_28
       (.I0(int_input_r_q0[20]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[4]),
        .O(input_r_q0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_29
       (.I0(int_input_r_q0[19]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[3]),
        .O(input_r_q0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_30
       (.I0(int_input_r_q0[18]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[2]),
        .O(input_r_q0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_31
       (.I0(int_input_r_q0[17]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[1]),
        .O(input_r_q0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_32
       (.I0(int_input_r_q0[16]),
        .I1(p_reg_reg),
        .I2(int_input_r_q0[0]),
        .O(input_r_q0[0]));
  LUT6 #(
    .INIT(64'hF8F88888FF888888)) 
    \rdata[0]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[0]),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[0]_3 ),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[10]),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[15] [2]),
        .I4(Q[2]),
        .I5(\rdata_reg[8]_0 ),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[11]),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[15] [3]),
        .I4(Q[3]),
        .I5(\rdata_reg[8]_0 ),
        .O(mem_reg_7));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[12]),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[15] [4]),
        .I4(Q[4]),
        .I5(\rdata_reg[8]_0 ),
        .O(mem_reg_8));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[13]),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[15] [5]),
        .I4(Q[5]),
        .I5(\rdata_reg[8]_0 ),
        .O(mem_reg_9));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[14]),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[15] [6]),
        .I4(Q[6]),
        .I5(\rdata_reg[8]_0 ),
        .O(mem_reg_10));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_4 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[15]),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[15] [7]),
        .I4(Q[7]),
        .I5(\rdata_reg[8]_0 ),
        .O(mem_reg_11));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[16]_i_1 
       (.I0(int_input_r_q1[16]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[16] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[17]_i_1 
       (.I0(int_input_r_q1[17]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[17] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[18]_i_1 
       (.I0(int_input_r_q1[18]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[18] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[19]_i_1 
       (.I0(int_input_r_q1[19]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[19] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \rdata[1]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[1]),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[1]_0 ),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[0]_3 ),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[20]_i_1 
       (.I0(int_input_r_q1[20]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[20] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[21]_i_1 
       (.I0(int_input_r_q1[21]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[21] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[22]_i_1 
       (.I0(int_input_r_q1[22]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[22] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[23]_i_1 
       (.I0(int_input_r_q1[23]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[23] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[24]_i_1 
       (.I0(int_input_r_q1[24]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[24] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[25]_i_1 
       (.I0(int_input_r_q1[25]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[25] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[26]_i_1 
       (.I0(int_input_r_q1[26]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[26] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[27]_i_1 
       (.I0(int_input_r_q1[27]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[27] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[28]_i_1 
       (.I0(int_input_r_q1[28]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[28] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[29]_i_1 
       (.I0(int_input_r_q1[29]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[29] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[30]_i_1 
       (.I0(int_input_r_q1[30]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[30] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h88888088BBBBB0BB)) 
    \rdata[31]_i_2 
       (.I0(int_input_r_q1[31]),
        .I1(int_input_r_read),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(\rdata_reg[31] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFF88888F8F88888)) 
    \rdata[4]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[4]),
        .I2(\rdata_reg[4] ),
        .I3(\rdata_reg[4]_0 ),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[0]_3 ),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'hFFF88888F8F88888)) 
    \rdata[7]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[7]),
        .I2(\rdata_reg[7] ),
        .I3(\rdata_reg[7]_0 ),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[0]_3 ),
        .O(mem_reg_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[8]),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[15] [0]),
        .I4(Q[0]),
        .I5(\rdata_reg[8]_0 ),
        .O(mem_reg_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_3 
       (.I0(\rdata_reg[0] ),
        .I1(int_input_r_q1[9]),
        .I2(\rdata_reg[8] ),
        .I3(\rdata_reg[15] [1]),
        .I4(Q[1]),
        .I5(\rdata_reg[8]_0 ),
        .O(mem_reg_5));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi_ram" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi_ram__parameterized0
   (int_output_r_q1,
    \ap_CS_fsm_reg[109] ,
    \activation_read_reg_777_reg[1] ,
    ap_clk,
    ar_hs,
    output_r_ce0,
    ADDRARDADDR,
    mem_reg_0,
    DIADI,
    DIBDI,
    WEBWE,
    Q,
    mem_reg_1,
    mem_reg_2);
  output [31:0]int_output_r_q1;
  output \ap_CS_fsm_reg[109] ;
  output \activation_read_reg_777_reg[1] ;
  input ap_clk;
  input ar_hs;
  input output_r_ce0;
  input [5:0]ADDRARDADDR;
  input [5:0]mem_reg_0;
  input [15:0]DIADI;
  input [7:0]DIBDI;
  input [1:0]WEBWE;
  input [0:0]Q;
  input [1:0]mem_reg_1;
  input mem_reg_2;

  wire [5:0]ADDRARDADDR;
  wire [15:0]DIADI;
  wire [7:0]DIBDI;
  wire [0:0]Q;
  wire [1:0]WEBWE;
  wire \activation_read_reg_777_reg[1] ;
  wire \ap_CS_fsm_reg[109] ;
  wire ap_clk;
  wire ar_hs;
  wire [31:0]int_output_r_q1;
  wire [5:0]mem_reg_0;
  wire [1:0]mem_reg_1;
  wire mem_reg_2;
  wire output_r_ce0;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "int_output_r/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(DIADI),
        .DIBDI({DIBDI,DIADI[7:0]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(int_output_r_q1[15:0]),
        .DOBDO(int_output_r_q1[31:16]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ar_hs),
        .ENBWREN(output_r_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE[1],WEBWE,WEBWE[0]}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    mem_reg_i_35
       (.I0(mem_reg_1[1]),
        .I1(mem_reg_1[0]),
        .I2(mem_reg_2),
        .I3(Q),
        .O(\activation_read_reg_777_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    mem_reg_i_43
       (.I0(Q),
        .I1(mem_reg_1[0]),
        .I2(mem_reg_1[1]),
        .I3(mem_reg_2),
        .O(\ap_CS_fsm_reg[109] ));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi_ram" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi_ram__parameterized1
   (ADDRARDADDR,
    D,
    int_bias_read_reg,
    int_bias_read_reg_0,
    int_bias_read_reg_1,
    int_bias_read_reg_2,
    int_bias_read_reg_3,
    int_bias_read_reg_4,
    int_bias_read_reg_5,
    int_bias_read_reg_6,
    int_bias_read_reg_7,
    int_bias_read_reg_8,
    int_bias_read_reg_9,
    int_bias_read_reg_10,
    int_bias_read_reg_11,
    int_bias_read_reg_12,
    int_bias_read_reg_13,
    int_bias_read_reg_14,
    weights_q0,
    int_bias_read,
    DOADO,
    int_output_r_q1,
    int_output_r_read,
    ar_hs,
    wstate,
    s_axi_control_WVALID,
    mem_reg_0_0_0,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    s_axi_control_ARADDR,
    rstate,
    s_axi_control_ARVALID,
    Q,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1] ,
    \rdata_reg[6] ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    int_input_r_read,
    \rdata_reg[3] ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    ap_clk,
    grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg,
    ADDRBWRADDR,
    p_reg_reg);
  output [5:0]ADDRARDADDR;
  output [15:0]D;
  output int_bias_read_reg;
  output int_bias_read_reg_0;
  output int_bias_read_reg_1;
  output int_bias_read_reg_2;
  output int_bias_read_reg_3;
  output int_bias_read_reg_4;
  output int_bias_read_reg_5;
  output int_bias_read_reg_6;
  output int_bias_read_reg_7;
  output int_bias_read_reg_8;
  output int_bias_read_reg_9;
  output int_bias_read_reg_10;
  output int_bias_read_reg_11;
  output int_bias_read_reg_12;
  output int_bias_read_reg_13;
  output int_bias_read_reg_14;
  output [15:0]weights_q0;
  input int_bias_read;
  input [31:0]DOADO;
  input [31:0]int_output_r_q1;
  input int_output_r_read;
  input ar_hs;
  input [1:0]wstate;
  input s_axi_control_WVALID;
  input mem_reg_0_0_0;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input [12:0]s_axi_control_ARADDR;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [12:0]Q;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1] ;
  input [3:0]\rdata_reg[6] ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input int_input_r_read;
  input \rdata_reg[3] ;
  input \rdata_reg[4] ;
  input \rdata_reg[5] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[7] ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input ap_clk;
  input grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  input [12:0]ADDRBWRADDR;
  input p_reg_reg;

  wire [5:0]ADDRARDADDR;
  wire [12:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [31:0]DOADO;
  wire [12:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  wire int_bias_read;
  wire int_bias_read_reg;
  wire int_bias_read_reg_0;
  wire int_bias_read_reg_1;
  wire int_bias_read_reg_10;
  wire int_bias_read_reg_11;
  wire int_bias_read_reg_12;
  wire int_bias_read_reg_13;
  wire int_bias_read_reg_14;
  wire int_bias_read_reg_2;
  wire int_bias_read_reg_3;
  wire int_bias_read_reg_4;
  wire int_bias_read_reg_5;
  wire int_bias_read_reg_6;
  wire int_bias_read_reg_7;
  wire int_bias_read_reg_8;
  wire int_bias_read_reg_9;
  wire int_input_r_read;
  wire [31:0]int_output_r_q1;
  wire int_output_r_read;
  wire [12:6]int_weights_address1;
  wire [3:0]int_weights_be1;
  wire int_weights_ce1;
  wire [31:0]int_weights_q0;
  wire [31:0]int_weights_q1;
  wire mem_reg_0_0_0;
  wire [31:24]p_1_in;
  wire p_reg_reg;
  wire \rdata[0]_i_2_n_13 ;
  wire \rdata[10]_i_2_n_13 ;
  wire \rdata[11]_i_2_n_13 ;
  wire \rdata[12]_i_2_n_13 ;
  wire \rdata[13]_i_2_n_13 ;
  wire \rdata[14]_i_2_n_13 ;
  wire \rdata[15]_i_3_n_13 ;
  wire \rdata[1]_i_2_n_13 ;
  wire \rdata[2]_i_2_n_13 ;
  wire \rdata[3]_i_2_n_13 ;
  wire \rdata[4]_i_2_n_13 ;
  wire \rdata[5]_i_2_n_13 ;
  wire \rdata[6]_i_2_n_13 ;
  wire \rdata[7]_i_2_n_13 ;
  wire \rdata[8]_i_2_n_13 ;
  wire \rdata[9]_i_2_n_13 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[5] ;
  wire [3:0]\rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[9] ;
  wire [1:0]rstate;
  wire [12:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [15:0]weights_q0;
  wire [1:0]wstate;
  wire NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_0_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_0_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_1_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_1_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_2_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_2_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_2_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_2_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_2_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_2_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_2_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_2_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_2_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_2_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_2_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_2_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_2_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_2_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_3_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_3_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_3_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_3_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_3_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_3_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_3_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_3_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_3_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_3_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_3_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_3_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_3_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_3_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_0_0
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_0_0_DOADO_UNCONNECTED[31:4],int_weights_q1[3:0]}),
        .DOBDO({NLW_mem_reg_0_0_DOBDO_UNCONNECTED[31:4],int_weights_q0[3:0]}),
        .DOPADOP(NLW_mem_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[0],int_weights_be1[0],int_weights_be1[0],int_weights_be1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_0_0_i_1
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_0_0_0),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_weights_ce1));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_0_0_i_11
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_0_0_0),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_weights_be1[0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_0_0_i_2
       (.I0(s_axi_control_ARADDR[12]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[12]),
        .O(int_weights_address1[12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_0_0_i_3
       (.I0(s_axi_control_ARADDR[11]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[11]),
        .O(int_weights_address1[11]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_0_0_i_4
       (.I0(s_axi_control_ARADDR[10]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[10]),
        .O(int_weights_address1[10]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_0_0_i_5
       (.I0(s_axi_control_ARADDR[9]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[9]),
        .O(int_weights_address1[9]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_0_0_i_6
       (.I0(s_axi_control_ARADDR[8]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[8]),
        .O(int_weights_address1[8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_0_0_i_7
       (.I0(s_axi_control_ARADDR[7]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[7]),
        .O(int_weights_address1[7]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_0_0_i_8
       (.I0(s_axi_control_ARADDR[6]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[6]),
        .O(int_weights_address1[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_0_1
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_0_1_DOADO_UNCONNECTED[31:4],int_weights_q1[7:4]}),
        .DOBDO({NLW_mem_reg_0_1_DOBDO_UNCONNECTED[31:4],int_weights_q0[7:4]}),
        .DOPADOP(NLW_mem_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[0],int_weights_be1[0],int_weights_be1[0],int_weights_be1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_1_0
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[11:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_1_0_DOADO_UNCONNECTED[31:4],int_weights_q1[11:8]}),
        .DOBDO({NLW_mem_reg_1_0_DOBDO_UNCONNECTED[31:4],int_weights_q0[11:8]}),
        .DOPADOP(NLW_mem_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[1],int_weights_be1[1],int_weights_be1[1],int_weights_be1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_1_0_i_1
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_0_0_0),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_weights_be1[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_1_1
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[15:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_1_1_DOADO_UNCONNECTED[31:4],int_weights_q1[15:12]}),
        .DOBDO({NLW_mem_reg_1_1_DOBDO_UNCONNECTED[31:4],int_weights_q0[15:12]}),
        .DOPADOP(NLW_mem_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[1],int_weights_be1[1],int_weights_be1[1],int_weights_be1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_2_0
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_2_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_2_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_2_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[19:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_2_0_DOADO_UNCONNECTED[31:4],int_weights_q1[19:16]}),
        .DOBDO({NLW_mem_reg_2_0_DOBDO_UNCONNECTED[31:4],int_weights_q0[19:16]}),
        .DOPADOP(NLW_mem_reg_2_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_2_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_2_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_2_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_2_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_2_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_2_0_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[2],int_weights_be1[2],int_weights_be1[2],int_weights_be1[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_2_0_i_1
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_0_0_0),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_weights_be1[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_2_1
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_2_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_2_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_2_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[23:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_2_1_DOADO_UNCONNECTED[31:4],int_weights_q1[23:20]}),
        .DOBDO({NLW_mem_reg_2_1_DOBDO_UNCONNECTED[31:4],int_weights_q0[23:20]}),
        .DOPADOP(NLW_mem_reg_2_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_2_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_2_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_2_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_2_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_2_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_2_1_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[2],int_weights_be1[2],int_weights_be1[2],int_weights_be1[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_3_0
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_3_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_3_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_3_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[27:24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_3_0_DOADO_UNCONNECTED[31:4],int_weights_q1[27:24]}),
        .DOBDO({NLW_mem_reg_3_0_DOBDO_UNCONNECTED[31:4],int_weights_q0[27:24]}),
        .DOPADOP(NLW_mem_reg_3_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_3_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_3_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_3_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_3_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_3_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_3_0_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[3],int_weights_be1[3],int_weights_be1[3],int_weights_be1[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_0_i_1
       (.I0(int_weights_be1[3]),
        .I1(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_0_i_2
       (.I0(int_weights_be1[3]),
        .I1(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_0_i_3
       (.I0(int_weights_be1[3]),
        .I1(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_0_i_4
       (.I0(int_weights_be1[3]),
        .I1(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_3_0_i_5
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_0_0_0),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_weights_be1[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_3_1
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_3_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_3_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_3_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[31:28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_3_1_DOADO_UNCONNECTED[31:4],int_weights_q1[31:28]}),
        .DOBDO({NLW_mem_reg_3_1_DOBDO_UNCONNECTED[31:4],int_weights_q0[31:28]}),
        .DOPADOP(NLW_mem_reg_3_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_3_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_3_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .INJECTDBITERR(NLW_mem_reg_3_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_3_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_3_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_3_1_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[3],int_weights_be1[3],int_weights_be1[3],int_weights_be1[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_1_i_1
       (.I0(int_weights_be1[3]),
        .I1(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_1_i_2
       (.I0(int_weights_be1[3]),
        .I1(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_1_i_3
       (.I0(int_weights_be1[3]),
        .I1(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_1_i_4
       (.I0(int_weights_be1[3]),
        .I1(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_2__0
       (.I0(s_axi_control_ARADDR[5]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_3__0
       (.I0(s_axi_control_ARADDR[4]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[4]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_4__0
       (.I0(s_axi_control_ARADDR[3]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_5__0
       (.I0(s_axi_control_ARADDR[2]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_6__0
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_7__0
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(Q[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1
       (.I0(int_weights_q0[31]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[15]),
        .O(weights_q0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10
       (.I0(int_weights_q0[22]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[6]),
        .O(weights_q0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11
       (.I0(int_weights_q0[21]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[5]),
        .O(weights_q0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12
       (.I0(int_weights_q0[20]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[4]),
        .O(weights_q0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13
       (.I0(int_weights_q0[19]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[3]),
        .O(weights_q0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14
       (.I0(int_weights_q0[18]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[2]),
        .O(weights_q0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15
       (.I0(int_weights_q0[17]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[1]),
        .O(weights_q0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16
       (.I0(int_weights_q0[16]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[0]),
        .O(weights_q0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2
       (.I0(int_weights_q0[30]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[14]),
        .O(weights_q0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3
       (.I0(int_weights_q0[29]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[13]),
        .O(weights_q0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4
       (.I0(int_weights_q0[28]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[12]),
        .O(weights_q0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5
       (.I0(int_weights_q0[27]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[11]),
        .O(weights_q0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6
       (.I0(int_weights_q0[26]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[10]),
        .O(weights_q0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7
       (.I0(int_weights_q0[25]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[9]),
        .O(weights_q0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8
       (.I0(int_weights_q0[24]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[8]),
        .O(weights_q0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9
       (.I0(int_weights_q0[23]),
        .I1(p_reg_reg),
        .I2(int_weights_q0[7]),
        .O(weights_q0[7]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[0]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[0]),
        .I2(DOADO[0]),
        .I3(int_output_r_q1[0]),
        .I4(int_output_r_read),
        .O(\rdata[0]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[10]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[10]),
        .I2(DOADO[10]),
        .I3(int_output_r_q1[10]),
        .I4(int_output_r_read),
        .O(\rdata[10]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[11]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[11]),
        .I2(DOADO[11]),
        .I3(int_output_r_q1[11]),
        .I4(int_output_r_read),
        .O(\rdata[11]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[12]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[12]),
        .I2(DOADO[12]),
        .I3(int_output_r_q1[12]),
        .I4(int_output_r_read),
        .O(\rdata[12]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[13]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[13]),
        .I2(DOADO[13]),
        .I3(int_output_r_q1[13]),
        .I4(int_output_r_read),
        .O(\rdata[13]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[14]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[14]),
        .I2(DOADO[14]),
        .I3(int_output_r_q1[14]),
        .I4(int_output_r_read),
        .O(\rdata[14]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[15]_i_3 
       (.I0(int_bias_read),
        .I1(int_weights_q1[15]),
        .I2(DOADO[15]),
        .I3(int_output_r_q1[15]),
        .I4(int_output_r_read),
        .O(\rdata[15]_i_3_n_13 ));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[16]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[16]),
        .I2(DOADO[16]),
        .I3(int_output_r_q1[16]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[17]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[17]),
        .I2(DOADO[17]),
        .I3(int_output_r_q1[17]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_0));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[18]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[18]),
        .I2(DOADO[18]),
        .I3(int_output_r_q1[18]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_1));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[19]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[19]),
        .I2(DOADO[19]),
        .I3(int_output_r_q1[19]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_2));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[1]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[1]),
        .I2(DOADO[1]),
        .I3(int_output_r_q1[1]),
        .I4(int_output_r_read),
        .O(\rdata[1]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[20]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[20]),
        .I2(DOADO[20]),
        .I3(int_output_r_q1[20]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_3));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[21]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[21]),
        .I2(DOADO[21]),
        .I3(int_output_r_q1[21]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_4));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[22]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[22]),
        .I2(DOADO[22]),
        .I3(int_output_r_q1[22]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[23]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[23]),
        .I2(DOADO[23]),
        .I3(int_output_r_q1[23]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_6));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[24]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[24]),
        .I2(DOADO[24]),
        .I3(int_output_r_q1[24]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_7));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[25]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[25]),
        .I2(DOADO[25]),
        .I3(int_output_r_q1[25]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_8));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[26]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[26]),
        .I2(DOADO[26]),
        .I3(int_output_r_q1[26]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_9));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[27]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[27]),
        .I2(DOADO[27]),
        .I3(int_output_r_q1[27]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_10));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[28]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[28]),
        .I2(DOADO[28]),
        .I3(int_output_r_q1[28]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_11));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[29]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[29]),
        .I2(DOADO[29]),
        .I3(int_output_r_q1[29]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_12));
  LUT6 #(
    .INIT(64'hF000FCCCF0005555)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_13 ),
        .I1(\rdata_reg[6] [0]),
        .I2(\rdata_reg[2] ),
        .I3(\rdata_reg[2]_0 ),
        .I4(ar_hs),
        .I5(int_input_r_read),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[2]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[2]),
        .I2(DOADO[2]),
        .I3(int_output_r_q1[2]),
        .I4(int_output_r_read),
        .O(\rdata[2]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[30]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[30]),
        .I2(DOADO[30]),
        .I3(int_output_r_q1[30]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_13));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[31]_i_4 
       (.I0(int_bias_read),
        .I1(int_weights_q1[31]),
        .I2(DOADO[31]),
        .I3(int_output_r_q1[31]),
        .I4(int_output_r_read),
        .O(int_bias_read_reg_14));
  LUT6 #(
    .INIT(64'hF000FCCCF0005555)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_13 ),
        .I1(\rdata_reg[6] [1]),
        .I2(\rdata_reg[3] ),
        .I3(\rdata_reg[2]_0 ),
        .I4(ar_hs),
        .I5(int_input_r_read),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[3]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[3]),
        .I2(DOADO[3]),
        .I3(int_output_r_q1[3]),
        .I4(int_output_r_read),
        .O(\rdata[3]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[4]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[4]),
        .I2(DOADO[4]),
        .I3(int_output_r_q1[4]),
        .I4(int_output_r_read),
        .O(\rdata[4]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hF000FCCCF0005555)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_13 ),
        .I1(\rdata_reg[6] [2]),
        .I2(\rdata_reg[5] ),
        .I3(\rdata_reg[2]_0 ),
        .I4(ar_hs),
        .I5(int_input_r_read),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[5]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[5]),
        .I2(DOADO[5]),
        .I3(int_output_r_q1[5]),
        .I4(int_output_r_read),
        .O(\rdata[5]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hF000FCCCF0005555)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_13 ),
        .I1(\rdata_reg[6] [3]),
        .I2(\rdata_reg[6]_0 ),
        .I3(\rdata_reg[6]_1 ),
        .I4(ar_hs),
        .I5(int_input_r_read),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[6]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[6]),
        .I2(DOADO[6]),
        .I3(int_output_r_q1[6]),
        .I4(int_output_r_read),
        .O(\rdata[6]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[7]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[7]),
        .I2(DOADO[7]),
        .I3(int_output_r_q1[7]),
        .I4(int_output_r_read),
        .O(\rdata[7]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[8]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[8]),
        .I2(DOADO[8]),
        .I3(int_output_r_q1[8]),
        .I4(int_output_r_read),
        .O(\rdata[8]_i_2_n_13 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \rdata[9]_i_2 
       (.I0(int_bias_read),
        .I1(int_weights_q1[9]),
        .I2(DOADO[9]),
        .I3(int_output_r_q1[9]),
        .I4(int_output_r_read),
        .O(\rdata[9]_i_2_n_13 ));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_13 ),
        .I1(\rdata_reg[0]_0 ),
        .O(D[0]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[10]_i_1 
       (.I0(\rdata[10]_i_2_n_13 ),
        .I1(\rdata_reg[10] ),
        .O(D[10]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[11]_i_1 
       (.I0(\rdata[11]_i_2_n_13 ),
        .I1(\rdata_reg[11] ),
        .O(D[11]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[12]_i_1 
       (.I0(\rdata[12]_i_2_n_13 ),
        .I1(\rdata_reg[12] ),
        .O(D[12]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[13]_i_1 
       (.I0(\rdata[13]_i_2_n_13 ),
        .I1(\rdata_reg[13] ),
        .O(D[13]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[14]_i_1 
       (.I0(\rdata[14]_i_2_n_13 ),
        .I1(\rdata_reg[14] ),
        .O(D[14]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[15]_i_1 
       (.I0(\rdata[15]_i_3_n_13 ),
        .I1(\rdata_reg[15] ),
        .O(D[15]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_13 ),
        .I1(\rdata_reg[1] ),
        .O(D[1]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_13 ),
        .I1(\rdata_reg[4] ),
        .O(D[4]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[7]_i_1 
       (.I0(\rdata[7]_i_2_n_13 ),
        .I1(\rdata_reg[7] ),
        .O(D[7]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[8]_i_1 
       (.I0(\rdata[8]_i_2_n_13 ),
        .I1(\rdata_reg[8] ),
        .O(D[8]),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[9]_i_1 
       (.I0(\rdata[9]_i_2_n_13 ),
        .I1(\rdata_reg[9] ),
        .O(D[9]),
        .S(\rdata_reg[0] ));
endmodule

(* ORIG_REF_NAME = "nnlayer_flow_control_loop_pipe_sequential_init" *) 
module design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init
   (ap_loop_init_int,
    \inNeurons_fu_62_reg[0] ,
    D,
    ADDRBWRADDR,
    SR,
    CO,
    \inNeurons_fu_62_reg[15] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg,
    \int_weights_shift0_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[4] ,
    ap_loop_exit_ready_pp0_iter3_reg,
    \inNeurons_fu_62_reg[15]_i_4_0 ,
    mul_i_reg_837);
  output ap_loop_init_int;
  output \inNeurons_fu_62_reg[0] ;
  output [1:0]D;
  output [12:0]ADDRBWRADDR;
  output [0:0]SR;
  output [0:0]CO;
  output [15:0]\inNeurons_fu_62_reg[15] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]Q;
  input grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  input \int_weights_shift0_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[5]_0 ;
  input \ap_CS_fsm_reg[5]_1 ;
  input [2:0]\ap_CS_fsm_reg[4] ;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [15:0]\inNeurons_fu_62_reg[15]_i_4_0 ;
  input [6:0]mul_i_reg_837;

  wire [12:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_13;
  wire ap_rst_n_inv;
  wire [15:7]ap_sig_allocacmp_inNeurons_1;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_done;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_weights_address0;
  wire \inNeurons_fu_62[12]_i_3_n_13 ;
  wire \inNeurons_fu_62[12]_i_4_n_13 ;
  wire \inNeurons_fu_62[12]_i_5_n_13 ;
  wire \inNeurons_fu_62[15]_i_10_n_13 ;
  wire \inNeurons_fu_62[15]_i_11_n_13 ;
  wire \inNeurons_fu_62[15]_i_12_n_13 ;
  wire \inNeurons_fu_62[15]_i_13_n_13 ;
  wire \inNeurons_fu_62[15]_i_14_n_13 ;
  wire \inNeurons_fu_62[15]_i_15_n_13 ;
  wire \inNeurons_fu_62[15]_i_9_n_13 ;
  wire \inNeurons_fu_62[4]_i_3_n_13 ;
  wire \inNeurons_fu_62[4]_i_4_n_13 ;
  wire \inNeurons_fu_62[4]_i_5_n_13 ;
  wire \inNeurons_fu_62[4]_i_6_n_13 ;
  wire \inNeurons_fu_62[8]_i_2_n_13 ;
  wire \inNeurons_fu_62[8]_i_3_n_13 ;
  wire \inNeurons_fu_62[8]_i_4_n_13 ;
  wire \inNeurons_fu_62[8]_i_5_n_13 ;
  wire \inNeurons_fu_62_reg[0] ;
  wire \inNeurons_fu_62_reg[12]_i_1_n_13 ;
  wire \inNeurons_fu_62_reg[12]_i_1_n_14 ;
  wire \inNeurons_fu_62_reg[12]_i_1_n_15 ;
  wire \inNeurons_fu_62_reg[12]_i_1_n_16 ;
  wire [15:0]\inNeurons_fu_62_reg[15] ;
  wire \inNeurons_fu_62_reg[15]_i_3_n_15 ;
  wire \inNeurons_fu_62_reg[15]_i_3_n_16 ;
  wire [15:0]\inNeurons_fu_62_reg[15]_i_4_0 ;
  wire \inNeurons_fu_62_reg[15]_i_4_n_16 ;
  wire \inNeurons_fu_62_reg[15]_i_8_n_13 ;
  wire \inNeurons_fu_62_reg[15]_i_8_n_14 ;
  wire \inNeurons_fu_62_reg[15]_i_8_n_15 ;
  wire \inNeurons_fu_62_reg[15]_i_8_n_16 ;
  wire \inNeurons_fu_62_reg[4]_i_1_n_13 ;
  wire \inNeurons_fu_62_reg[4]_i_1_n_14 ;
  wire \inNeurons_fu_62_reg[4]_i_1_n_15 ;
  wire \inNeurons_fu_62_reg[4]_i_1_n_16 ;
  wire \inNeurons_fu_62_reg[8]_i_1_n_13 ;
  wire \inNeurons_fu_62_reg[8]_i_1_n_14 ;
  wire \inNeurons_fu_62_reg[8]_i_1_n_15 ;
  wire \inNeurons_fu_62_reg[8]_i_1_n_16 ;
  wire \int_weights_shift0_reg[0] ;
  wire mem_reg_0_0_i_10_n_13;
  wire mem_reg_0_0_i_10_n_14;
  wire mem_reg_0_0_i_10_n_15;
  wire mem_reg_0_0_i_10_n_16;
  wire mem_reg_0_0_i_12_n_13;
  wire mem_reg_0_0_i_13_n_13;
  wire mem_reg_0_0_i_14_n_13;
  wire mem_reg_0_0_i_15_n_13;
  wire mem_reg_0_0_i_16_n_13;
  wire mem_reg_0_0_i_17_n_13;
  wire mem_reg_0_0_i_18_n_13;
  wire mem_reg_0_0_i_9_n_15;
  wire mem_reg_0_0_i_9_n_16;
  wire [6:0]mul_i_reg_837;
  wire [3:2]\NLW_inNeurons_fu_62_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inNeurons_fu_62_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inNeurons_fu_62_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_inNeurons_fu_62_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_inNeurons_fu_62_reg[15]_i_8_O_UNCONNECTED ;
  wire [3:2]NLW_mem_reg_0_0_i_9_CO_UNCONNECTED;
  wire [3:3]NLW_mem_reg_0_0_i_9_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[4] [1]),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[4] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h40FF400040004000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5]_1 ),
        .I3(\ap_CS_fsm_reg[4] [0]),
        .I4(\ap_CS_fsm_reg[4] [2]),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_done),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__4
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_done_cache),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_done),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ap_loop_init_int_i_1__4
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1__4_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \inNeurons_fu_62[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\inNeurons_fu_62_reg[15] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[12]_i_2 
       (.I0(Q[12]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_inNeurons_1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[12]_i_3 
       (.I0(Q[11]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[12]_i_3_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[12]_i_4 
       (.I0(Q[10]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[12]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[12]_i_5 
       (.I0(Q[9]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[12]_i_5_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    \inNeurons_fu_62[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(SR));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    \inNeurons_fu_62[15]_i_10 
       (.I0(Q[12]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\inNeurons_fu_62_reg[15]_i_4_0 [12]),
        .I4(\inNeurons_fu_62[15]_i_15_n_13 ),
        .O(\inNeurons_fu_62[15]_i_10_n_13 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \inNeurons_fu_62[15]_i_11 
       (.I0(ap_sig_allocacmp_inNeurons_1[9]),
        .I1(\inNeurons_fu_62_reg[15]_i_4_0 [9]),
        .I2(\inNeurons_fu_62_reg[15]_i_4_0 [11]),
        .I3(ap_sig_allocacmp_inNeurons_1[11]),
        .I4(\inNeurons_fu_62_reg[15]_i_4_0 [10]),
        .I5(ap_sig_allocacmp_inNeurons_1[10]),
        .O(\inNeurons_fu_62[15]_i_11_n_13 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \inNeurons_fu_62[15]_i_12 
       (.I0(ADDRBWRADDR[5]),
        .I1(\inNeurons_fu_62_reg[15]_i_4_0 [6]),
        .I2(\inNeurons_fu_62_reg[15]_i_4_0 [8]),
        .I3(ap_sig_allocacmp_inNeurons_1[8]),
        .I4(\inNeurons_fu_62_reg[15]_i_4_0 [7]),
        .I5(ap_sig_allocacmp_inNeurons_1[7]),
        .O(\inNeurons_fu_62[15]_i_12_n_13 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \inNeurons_fu_62[15]_i_13 
       (.I0(ADDRBWRADDR[2]),
        .I1(\inNeurons_fu_62_reg[15]_i_4_0 [3]),
        .I2(\inNeurons_fu_62_reg[15]_i_4_0 [5]),
        .I3(ADDRBWRADDR[4]),
        .I4(\inNeurons_fu_62_reg[15]_i_4_0 [4]),
        .I5(ADDRBWRADDR[3]),
        .O(\inNeurons_fu_62[15]_i_13_n_13 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \inNeurons_fu_62[15]_i_14 
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_weights_address0),
        .I1(\inNeurons_fu_62_reg[15]_i_4_0 [0]),
        .I2(\inNeurons_fu_62_reg[15]_i_4_0 [2]),
        .I3(ADDRBWRADDR[1]),
        .I4(\inNeurons_fu_62_reg[15]_i_4_0 [1]),
        .I5(ADDRBWRADDR[0]),
        .O(\inNeurons_fu_62[15]_i_14_n_13 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \inNeurons_fu_62[15]_i_15 
       (.I0(Q[13]),
        .I1(\inNeurons_fu_62_reg[15]_i_4_0 [13]),
        .I2(Q[14]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\inNeurons_fu_62_reg[15]_i_4_0 [14]),
        .O(\inNeurons_fu_62[15]_i_15_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[15]_i_16 
       (.I0(Q[9]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_inNeurons_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[15]_i_17 
       (.I0(Q[11]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_inNeurons_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[15]_i_18 
       (.I0(Q[10]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_inNeurons_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[15]_i_19 
       (.I0(Q[8]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_inNeurons_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[15]_i_20 
       (.I0(Q[7]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_inNeurons_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[15]_i_5 
       (.I0(Q[15]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_inNeurons_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[15]_i_6 
       (.I0(Q[14]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_inNeurons_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[15]_i_7 
       (.I0(Q[13]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_inNeurons_1[13]));
  LUT4 #(
    .INIT(16'h6A55)) 
    \inNeurons_fu_62[15]_i_9 
       (.I0(\inNeurons_fu_62_reg[15]_i_4_0 [15]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(Q[15]),
        .O(\inNeurons_fu_62[15]_i_9_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[4]_i_2 
       (.I0(Q[0]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_weights_address0));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[4]_i_3 
       (.I0(Q[4]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[4]_i_3_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[4]_i_4 
       (.I0(Q[3]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[4]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[4]_i_5 
       (.I0(Q[2]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[4]_i_5_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[4]_i_6 
       (.I0(Q[1]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[4]_i_6_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[8]_i_2 
       (.I0(Q[8]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[8]_i_2_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[8]_i_3 
       (.I0(Q[7]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[8]_i_3_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[8]_i_4 
       (.I0(Q[6]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[8]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \inNeurons_fu_62[8]_i_5 
       (.I0(Q[5]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\inNeurons_fu_62[8]_i_5_n_13 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \inNeurons_fu_62_reg[12]_i_1 
       (.CI(\inNeurons_fu_62_reg[8]_i_1_n_13 ),
        .CO({\inNeurons_fu_62_reg[12]_i_1_n_13 ,\inNeurons_fu_62_reg[12]_i_1_n_14 ,\inNeurons_fu_62_reg[12]_i_1_n_15 ,\inNeurons_fu_62_reg[12]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\inNeurons_fu_62_reg[15] [12:9]),
        .S({ap_sig_allocacmp_inNeurons_1[12],\inNeurons_fu_62[12]_i_3_n_13 ,\inNeurons_fu_62[12]_i_4_n_13 ,\inNeurons_fu_62[12]_i_5_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \inNeurons_fu_62_reg[15]_i_3 
       (.CI(\inNeurons_fu_62_reg[12]_i_1_n_13 ),
        .CO({\NLW_inNeurons_fu_62_reg[15]_i_3_CO_UNCONNECTED [3:2],\inNeurons_fu_62_reg[15]_i_3_n_15 ,\inNeurons_fu_62_reg[15]_i_3_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_inNeurons_fu_62_reg[15]_i_3_O_UNCONNECTED [3],\inNeurons_fu_62_reg[15] [15:13]}),
        .S({1'b0,ap_sig_allocacmp_inNeurons_1[15:13]}));
  CARRY4 \inNeurons_fu_62_reg[15]_i_4 
       (.CI(\inNeurons_fu_62_reg[15]_i_8_n_13 ),
        .CO({\NLW_inNeurons_fu_62_reg[15]_i_4_CO_UNCONNECTED [3:2],CO,\inNeurons_fu_62_reg[15]_i_4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_inNeurons_fu_62_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\inNeurons_fu_62[15]_i_9_n_13 ,\inNeurons_fu_62[15]_i_10_n_13 }));
  CARRY4 \inNeurons_fu_62_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\inNeurons_fu_62_reg[15]_i_8_n_13 ,\inNeurons_fu_62_reg[15]_i_8_n_14 ,\inNeurons_fu_62_reg[15]_i_8_n_15 ,\inNeurons_fu_62_reg[15]_i_8_n_16 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_inNeurons_fu_62_reg[15]_i_8_O_UNCONNECTED [3:0]),
        .S({\inNeurons_fu_62[15]_i_11_n_13 ,\inNeurons_fu_62[15]_i_12_n_13 ,\inNeurons_fu_62[15]_i_13_n_13 ,\inNeurons_fu_62[15]_i_14_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \inNeurons_fu_62_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\inNeurons_fu_62_reg[4]_i_1_n_13 ,\inNeurons_fu_62_reg[4]_i_1_n_14 ,\inNeurons_fu_62_reg[4]_i_1_n_15 ,\inNeurons_fu_62_reg[4]_i_1_n_16 }),
        .CYINIT(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_weights_address0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\inNeurons_fu_62_reg[15] [4:1]),
        .S({\inNeurons_fu_62[4]_i_3_n_13 ,\inNeurons_fu_62[4]_i_4_n_13 ,\inNeurons_fu_62[4]_i_5_n_13 ,\inNeurons_fu_62[4]_i_6_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \inNeurons_fu_62_reg[8]_i_1 
       (.CI(\inNeurons_fu_62_reg[4]_i_1_n_13 ),
        .CO({\inNeurons_fu_62_reg[8]_i_1_n_13 ,\inNeurons_fu_62_reg[8]_i_1_n_14 ,\inNeurons_fu_62_reg[8]_i_1_n_15 ,\inNeurons_fu_62_reg[8]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\inNeurons_fu_62_reg[15] [8:5]),
        .S({\inNeurons_fu_62[8]_i_2_n_13 ,\inNeurons_fu_62[8]_i_3_n_13 ,\inNeurons_fu_62[8]_i_4_n_13 ,\inNeurons_fu_62[8]_i_5_n_13 }));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \int_weights_shift0[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(\int_weights_shift0_reg[0] ),
        .O(\inNeurons_fu_62_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_10
       (.CI(1'b0),
        .CO({mem_reg_0_0_i_10_n_13,mem_reg_0_0_i_10_n_14,mem_reg_0_0_i_10_n_15,mem_reg_0_0_i_10_n_16}),
        .CYINIT(1'b0),
        .DI(mul_i_reg_837[3:0]),
        .O(ADDRBWRADDR[9:6]),
        .S({mem_reg_0_0_i_15_n_13,mem_reg_0_0_i_16_n_13,mem_reg_0_0_i_17_n_13,mem_reg_0_0_i_18_n_13}));
  LUT4 #(
    .INIT(16'h95AA)) 
    mem_reg_0_0_i_12
       (.I0(mul_i_reg_837[6]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(Q[13]),
        .O(mem_reg_0_0_i_12_n_13));
  LUT4 #(
    .INIT(16'h95AA)) 
    mem_reg_0_0_i_13
       (.I0(mul_i_reg_837[5]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(Q[12]),
        .O(mem_reg_0_0_i_13_n_13));
  LUT4 #(
    .INIT(16'h95AA)) 
    mem_reg_0_0_i_14
       (.I0(mul_i_reg_837[4]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(Q[11]),
        .O(mem_reg_0_0_i_14_n_13));
  LUT4 #(
    .INIT(16'h95AA)) 
    mem_reg_0_0_i_15
       (.I0(mul_i_reg_837[3]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(Q[10]),
        .O(mem_reg_0_0_i_15_n_13));
  LUT4 #(
    .INIT(16'h95AA)) 
    mem_reg_0_0_i_16
       (.I0(mul_i_reg_837[2]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(Q[9]),
        .O(mem_reg_0_0_i_16_n_13));
  LUT4 #(
    .INIT(16'h95AA)) 
    mem_reg_0_0_i_17
       (.I0(mul_i_reg_837[1]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(Q[8]),
        .O(mem_reg_0_0_i_17_n_13));
  LUT4 #(
    .INIT(16'h95AA)) 
    mem_reg_0_0_i_18
       (.I0(mul_i_reg_837[0]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I3(Q[7]),
        .O(mem_reg_0_0_i_18_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_9
       (.CI(mem_reg_0_0_i_10_n_13),
        .CO({NLW_mem_reg_0_0_i_9_CO_UNCONNECTED[3:2],mem_reg_0_0_i_9_n_15,mem_reg_0_0_i_9_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_i_reg_837[5:4]}),
        .O({NLW_mem_reg_0_0_i_9_O_UNCONNECTED[3],ADDRBWRADDR[12:10]}),
        .S({1'b0,mem_reg_0_0_i_12_n_13,mem_reg_0_0_i_13_n_13,mem_reg_0_0_i_14_n_13}));
  LUT3 #(
    .INIT(8'h2A)) 
    mem_reg_i_10
       (.I0(Q[4]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    mem_reg_i_11
       (.I0(Q[3]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    mem_reg_i_12
       (.I0(Q[2]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    mem_reg_i_13
       (.I0(Q[1]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    mem_reg_i_8
       (.I0(Q[6]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    mem_reg_i_9
       (.I0(Q[5]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ADDRBWRADDR[4]));
endmodule

(* ORIG_REF_NAME = "nnlayer_flow_control_loop_pipe_sequential_init" *) 
module design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_0
   (SR,
    CO,
    E,
    \i_fu_46_reg[7]_i_4_0 ,
    D,
    \i_fu_46_reg[7] ,
    \i_fu_46_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg,
    numOfOutputNeurons_read_reg_781,
    Q,
    \int_bias_shift0_reg[0] ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \ap_CS_fsm_reg[1]_5 ,
    \ap_CS_fsm_reg[1]_6 );
  output [0:0]SR;
  output [0:0]CO;
  output [0:0]E;
  output [0:0]\i_fu_46_reg[7]_i_4_0 ;
  output [6:0]D;
  output [7:0]\i_fu_46_reg[7] ;
  output \i_fu_46_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg;
  input [15:0]numOfOutputNeurons_read_reg_781;
  input [7:0]Q;
  input \int_bias_shift0_reg[0] ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [0:0]\ap_CS_fsm_reg[1]_2 ;
  input \ap_CS_fsm_reg[1]_3 ;
  input \ap_CS_fsm_reg[1]_4 ;
  input \ap_CS_fsm_reg[1]_5 ;
  input [0:0]\ap_CS_fsm_reg[1]_6 ;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire \ap_CS_fsm_reg[1]_5 ;
  wire [0:0]\ap_CS_fsm_reg[1]_6 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_13;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_13;
  wire ap_rst_n_inv;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg;
  wire \i_fu_46[4]_i_2_n_13 ;
  wire \i_fu_46[6]_i_2_n_13 ;
  wire \i_fu_46[7]_i_10_n_13 ;
  wire \i_fu_46[7]_i_11_n_13 ;
  wire \i_fu_46[7]_i_12_n_13 ;
  wire \i_fu_46[7]_i_13_n_13 ;
  wire \i_fu_46[7]_i_5_n_13 ;
  wire \i_fu_46[7]_i_7_n_13 ;
  wire \i_fu_46[7]_i_8_n_13 ;
  wire \i_fu_46[7]_i_9_n_13 ;
  wire \i_fu_46_reg[0] ;
  wire [7:0]\i_fu_46_reg[7] ;
  wire [0:0]\i_fu_46_reg[7]_i_4_0 ;
  wire \i_fu_46_reg[7]_i_4_n_16 ;
  wire \i_fu_46_reg[7]_i_6_n_13 ;
  wire \i_fu_46_reg[7]_i_6_n_14 ;
  wire \i_fu_46_reg[7]_i_6_n_15 ;
  wire \i_fu_46_reg[7]_i_6_n_16 ;
  wire \int_bias_shift0_reg[0] ;
  wire [15:0]numOfOutputNeurons_read_reg_781;
  wire [3:2]\NLW_i_fu_46_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_46_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_46_reg[7]_i_6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .I2(\ap_CS_fsm_reg[1]_2 ),
        .I3(\ap_CS_fsm_reg[1]_3 ),
        .I4(\ap_CS_fsm_reg[1]_4 ),
        .I5(\ap_CS_fsm_reg[1]_5 ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_6 ),
        .I1(ap_done_cache),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I3(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1
       (.I0(CO),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hFFAC)) 
    ap_loop_init_int_i_1
       (.I0(CO),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I3(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_cast4_reg_127[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_cast4_reg_127[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_cast4_reg_127[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_cast4_reg_127[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_cast4_reg_127[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_cast4_reg_127[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_cast4_reg_127[6]_i_1 
       (.I0(CO),
        .O(\i_fu_46_reg[7]_i_4_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_cast4_reg_127[6]_i_2 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_46[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\i_fu_46_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_46[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(\i_fu_46_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \i_fu_46[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(\i_fu_46_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \i_fu_46[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(Q[1]),
        .O(\i_fu_46_reg[7] [3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \i_fu_46[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(\i_fu_46[4]_i_2_n_13 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\i_fu_46_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_46[4]_i_2 
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\i_fu_46[4]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \i_fu_46[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[5]),
        .I2(\i_fu_46[6]_i_2_n_13 ),
        .I3(Q[4]),
        .O(\i_fu_46_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \i_fu_46[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\i_fu_46[6]_i_2_n_13 ),
        .I3(Q[5]),
        .I4(ap_loop_init_int),
        .O(\i_fu_46_reg[7] [6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \i_fu_46[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[1]),
        .O(\i_fu_46[6]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_46[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000090005050009)) 
    \i_fu_46[7]_i_10 
       (.I0(numOfOutputNeurons_read_reg_781[7]),
        .I1(Q[7]),
        .I2(numOfOutputNeurons_read_reg_781[8]),
        .I3(Q[6]),
        .I4(\i_fu_46[4]_i_2_n_13 ),
        .I5(numOfOutputNeurons_read_reg_781[6]),
        .O(\i_fu_46[7]_i_10_n_13 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \i_fu_46[7]_i_11 
       (.I0(\i_fu_46[7]_i_13_n_13 ),
        .I1(numOfOutputNeurons_read_reg_781[3]),
        .I2(numOfOutputNeurons_read_reg_781[4]),
        .I3(D[4]),
        .I4(numOfOutputNeurons_read_reg_781[5]),
        .I5(D[5]),
        .O(\i_fu_46[7]_i_11_n_13 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \i_fu_46[7]_i_12 
       (.I0(D[0]),
        .I1(numOfOutputNeurons_read_reg_781[0]),
        .I2(numOfOutputNeurons_read_reg_781[1]),
        .I3(D[1]),
        .I4(numOfOutputNeurons_read_reg_781[2]),
        .I5(D[2]),
        .O(\i_fu_46[7]_i_12_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_46[7]_i_13 
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I2(Q[3]),
        .O(\i_fu_46[7]_i_13_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_46[7]_i_2 
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I1(CO),
        .O(E));
  LUT5 #(
    .INIT(32'h12222222)) 
    \i_fu_46[7]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(Q[5]),
        .I3(\i_fu_46[7]_i_5_n_13 ),
        .I4(Q[6]),
        .O(\i_fu_46_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \i_fu_46[7]_i_5 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(\i_fu_46[4]_i_2_n_13 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\i_fu_46[7]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_46[7]_i_7 
       (.I0(numOfOutputNeurons_read_reg_781[15]),
        .O(\i_fu_46[7]_i_7_n_13 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_fu_46[7]_i_8 
       (.I0(numOfOutputNeurons_read_reg_781[13]),
        .I1(numOfOutputNeurons_read_reg_781[12]),
        .I2(numOfOutputNeurons_read_reg_781[14]),
        .O(\i_fu_46[7]_i_8_n_13 ));
  LUT3 #(
    .INIT(8'h01)) 
    \i_fu_46[7]_i_9 
       (.I0(numOfOutputNeurons_read_reg_781[10]),
        .I1(numOfOutputNeurons_read_reg_781[9]),
        .I2(numOfOutputNeurons_read_reg_781[11]),
        .O(\i_fu_46[7]_i_9_n_13 ));
  CARRY4 \i_fu_46_reg[7]_i_4 
       (.CI(\i_fu_46_reg[7]_i_6_n_13 ),
        .CO({\NLW_i_fu_46_reg[7]_i_4_CO_UNCONNECTED [3:2],CO,\i_fu_46_reg[7]_i_4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_46_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\i_fu_46[7]_i_7_n_13 ,\i_fu_46[7]_i_8_n_13 }));
  CARRY4 \i_fu_46_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\i_fu_46_reg[7]_i_6_n_13 ,\i_fu_46_reg[7]_i_6_n_14 ,\i_fu_46_reg[7]_i_6_n_15 ,\i_fu_46_reg[7]_i_6_n_16 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_46_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\i_fu_46[7]_i_9_n_13 ,\i_fu_46[7]_i_10_n_13 ,\i_fu_46[7]_i_11_n_13 ,\i_fu_46[7]_i_12_n_13 }));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \int_bias_shift0[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .I3(\int_bias_shift0_reg[0] ),
        .O(\i_fu_46_reg[0] ));
endmodule

(* ORIG_REF_NAME = "nnlayer_flow_control_loop_pipe_sequential_init" *) 
module design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_1
   (ADDRARDADDR,
    ap_loop_init,
    \i_fu_50_reg[3] ,
    \i_fu_50_reg[4] ,
    \i_fu_50_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[2] ,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg,
    SR,
    E,
    \i_fu_50_reg[5] ,
    ap_rst_n_inv,
    ap_clk,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    D,
    ram_reg_4,
    Q,
    \ap_CS_fsm_reg[6]_0 ,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg,
    ap_NS_fsm125_out,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_2,
    numOfOutputNeurons_read_reg_781);
  output [3:0]ADDRARDADDR;
  output ap_loop_init;
  output \i_fu_50_reg[3] ;
  output \i_fu_50_reg[4] ;
  output \i_fu_50_reg[0] ;
  output [1:0]\ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[2] ;
  output grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready;
  output grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg;
  output [0:0]SR;
  output [0:0]E;
  output [7:0]\i_fu_50_reg[5] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [6:0]D;
  input ram_reg_4;
  input [7:0]Q;
  input [1:0]\ap_CS_fsm_reg[6]_0 ;
  input [6:0]ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg;
  input ap_NS_fsm125_out;
  input [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0;
  input grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1;
  input grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_2;
  input [7:0]numOfOutputNeurons_read_reg_781;

  wire [3:0]ADDRARDADDR;
  wire [6:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[6] ;
  wire [1:0]\ap_CS_fsm_reg[6]_0 ;
  wire ap_NS_fsm125_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_13;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_2_n_13;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_3_n_13;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_4_n_13;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_5_n_13;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_13;
  wire ap_rst_n_inv;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_2;
  wire [5:2]grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_output_V_address0;
  wire \i_fu_50[6]_i_2_n_13 ;
  wire \i_fu_50[7]_i_5_n_13 ;
  wire \i_fu_50[7]_i_8_n_13 ;
  wire \i_fu_50_reg[0] ;
  wire \i_fu_50_reg[3] ;
  wire \i_fu_50_reg[4] ;
  wire [7:0]\i_fu_50_reg[5] ;
  wire icmp_ln45_fu_93_p2;
  wire [7:0]numOfOutputNeurons_read_reg_781;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [6:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_31_n_13;
  wire ram_reg_i_36_n_13;
  wire ram_reg_i_51_n_13;
  wire ram_reg_i_56_n_13;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAEFAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_NS_fsm125_out),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(\ap_CS_fsm_reg[6]_0 [0]),
        .O(\ap_CS_fsm_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[6]_0 [1]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .O(\ap_CS_fsm_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I1(ap_rst_n_inv),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h00000002)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_13),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_13),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_i_4_n_13),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_i_5_n_13),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(Q[4]),
        .I1(numOfOutputNeurons_read_reg_781[4]),
        .I2(Q[3]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[3]),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_13));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_3
       (.I0(Q[1]),
        .I1(numOfOutputNeurons_read_reg_781[1]),
        .I2(Q[0]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[0]),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_13));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_4
       (.I0(Q[5]),
        .I1(numOfOutputNeurons_read_reg_781[5]),
        .I2(Q[2]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[2]),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_4_n_13));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_5
       (.I0(Q[7]),
        .I1(numOfOutputNeurons_read_reg_781[7]),
        .I2(Q[6]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[6]),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_5_n_13));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_rst_n_inv),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__0_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DD5555C0CC0000)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_i_1
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready),
        .I1(\ap_CS_fsm_reg[6]_0 [0]),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1),
        .I4(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_2),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_50[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\i_fu_50_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_50[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(\i_fu_50_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_50[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\i_fu_50_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_50[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\i_fu_50_reg[5] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \i_fu_50[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(ap_loop_init),
        .I5(Q[4]),
        .O(\i_fu_50_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_50[5]_i_1 
       (.I0(\i_fu_50[6]_i_2_n_13 ),
        .I1(Q[4]),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .O(\i_fu_50_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_50[6]_i_1 
       (.I0(Q[4]),
        .I1(\i_fu_50[6]_i_2_n_13 ),
        .I2(Q[5]),
        .I3(ap_loop_init_int),
        .I4(Q[6]),
        .O(\i_fu_50_reg[5] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \i_fu_50[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\i_fu_50[6]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_50[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(icmp_ln45_fu_93_p2),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_50[7]_i_2 
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I1(icmp_ln45_fu_93_p2),
        .O(E));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_50[7]_i_3 
       (.I0(Q[5]),
        .I1(\i_fu_50[7]_i_5_n_13 ),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(Q[7]),
        .O(\i_fu_50_reg[5] [7]));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \i_fu_50[7]_i_4 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_i_5_n_13),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_output_V_address0[5]),
        .I2(numOfOutputNeurons_read_reg_781[5]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_output_V_address0[2]),
        .I4(numOfOutputNeurons_read_reg_781[2]),
        .I5(\i_fu_50[7]_i_8_n_13 ),
        .O(icmp_ln45_fu_93_p2));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_fu_50[7]_i_5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_loop_init),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\i_fu_50[7]_i_5_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_50[7]_i_6 
       (.I0(Q[5]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_output_V_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_50[7]_i_7 
       (.I0(Q[2]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_output_V_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \i_fu_50[7]_i_8 
       (.I0(numOfOutputNeurons_read_reg_781[0]),
        .I1(ap_loop_init),
        .I2(Q[0]),
        .I3(numOfOutputNeurons_read_reg_781[1]),
        .I4(Q[1]),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_13),
        .O(\i_fu_50[7]_i_8_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \overflow_4_fu_46[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    ram_reg_i_2
       (.I0(ram_reg_14),
        .I1(ram_reg_i_31_n_13),
        .I2(ram_reg),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .I5(ram_reg_17),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    ram_reg_i_3
       (.I0(ram_reg_i_36_n_13),
        .I1(ram_reg),
        .I2(ram_reg_6),
        .I3(ram_reg_7),
        .I4(ram_reg_8),
        .I5(ram_reg_9),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_i_31
       (.I0(D[6]),
        .I1(ram_reg_4),
        .I2(Q[6]),
        .I3(ap_loop_init),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(ram_reg_5[6]),
        .O(ram_reg_i_31_n_13));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_i_36
       (.I0(D[5]),
        .I1(ram_reg_4),
        .I2(Q[5]),
        .I3(ap_loop_init),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(ram_reg_5[5]),
        .O(ram_reg_i_36_n_13));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_i_44
       (.I0(D[4]),
        .I1(ram_reg_4),
        .I2(Q[4]),
        .I3(ap_loop_init),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(ram_reg_5[4]),
        .O(\i_fu_50_reg[4] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_i_49
       (.I0(D[3]),
        .I1(ram_reg_4),
        .I2(Q[3]),
        .I3(ap_loop_init),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(ram_reg_5[3]),
        .O(\i_fu_50_reg[3] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_i_51
       (.I0(D[2]),
        .I1(ram_reg_4),
        .I2(Q[2]),
        .I3(ap_loop_init),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(ram_reg_5[2]),
        .O(ram_reg_i_51_n_13));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_i_56
       (.I0(D[1]),
        .I1(ram_reg_4),
        .I2(Q[1]),
        .I3(ap_loop_init),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(ram_reg_5[1]),
        .O(ram_reg_i_56_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    ram_reg_i_6
       (.I0(ram_reg_i_51_n_13),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_i_64
       (.I0(D[0]),
        .I1(ram_reg_4),
        .I2(Q[0]),
        .I3(ap_loop_init),
        .I4(\ap_CS_fsm_reg[6]_0 [1]),
        .I5(ram_reg_5[0]),
        .O(\i_fu_50_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B0B0B00)) 
    ram_reg_i_7
       (.I0(ram_reg_i_56_n_13),
        .I1(ram_reg),
        .I2(ram_reg_10),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(ram_reg_13),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "nnlayer_flow_control_loop_pipe_sequential_init" *) 
module design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_2
   (ap_loop_exit_ready_pp0_iter29_reg_reg__0,
    \ap_CS_fsm_reg[2] ,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready,
    SR,
    ap_rst_n_inv_reg,
    E,
    \numOfOutputNeurons_read_reg_781_reg[6] ,
    D,
    \i_fu_66_reg[5] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter29_reg,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg,
    \ap_CS_fsm_reg[109] ,
    Q,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2,
    numOfOutputNeurons_read_reg_781,
    \zext_ln32_reg_213_reg[6] );
  output ap_loop_exit_ready_pp0_iter29_reg_reg__0;
  output \ap_CS_fsm_reg[2] ;
  output grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready;
  output [0:0]SR;
  output ap_rst_n_inv_reg;
  output [0:0]E;
  output [0:0]\numOfOutputNeurons_read_reg_781_reg[6] ;
  output [6:0]D;
  output [7:0]\i_fu_66_reg[5] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter29_reg;
  input grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg;
  input \ap_CS_fsm_reg[109] ;
  input [1:0]Q;
  input grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg;
  input [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0;
  input [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1;
  input grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2;
  input [7:0]numOfOutputNeurons_read_reg_781;
  input [7:0]\zext_ln32_reg_213_reg[6] ;

  wire [6:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[109] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_13;
  wire ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_2_n_13;
  wire ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_3_n_13;
  wire ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_4_n_13;
  wire ap_loop_exit_ready_pp0_iter29_reg;
  wire ap_loop_exit_ready_pp0_iter29_reg_reg__0;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_13;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2;
  wire \i_fu_66[6]_i_2_n_13 ;
  wire \i_fu_66[7]_i_4_n_13 ;
  wire \i_fu_66[7]_i_5_n_13 ;
  wire \i_fu_66[7]_i_6_n_13 ;
  wire \i_fu_66[7]_i_7_n_13 ;
  wire [7:0]\i_fu_66_reg[5] ;
  wire [7:0]numOfOutputNeurons_read_reg_781;
  wire [0:0]\numOfOutputNeurons_read_reg_781_reg[6] ;
  wire [7:0]\zext_ln32_reg_213_reg[6] ;

  LUT6 #(
    .INIT(64'h0000000000510000)) 
    \ap_CS_fsm[109]_i_5 
       (.I0(ap_loop_exit_ready_pp0_iter29_reg),
        .I1(ap_done_cache),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I3(\ap_CS_fsm_reg[109] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(ap_loop_exit_ready_pp0_iter29_reg_reg__0));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter29_reg),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready),
        .O(ap_rst_n_inv_reg));
  LUT5 #(
    .INIT(32'h00000004)) 
    ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_1
       (.I0(\i_fu_66[7]_i_4_n_13 ),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_2_n_13),
        .I3(ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_3_n_13),
        .I4(ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_4_n_13),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_2
       (.I0(\zext_ln32_reg_213_reg[6] [5]),
        .I1(numOfOutputNeurons_read_reg_781[5]),
        .I2(\zext_ln32_reg_213_reg[6] [2]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[2]),
        .O(ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_2_n_13));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_3
       (.I0(\zext_ln32_reg_213_reg[6] [1]),
        .I1(numOfOutputNeurons_read_reg_781[1]),
        .I2(\zext_ln32_reg_213_reg[6] [0]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[0]),
        .O(ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_3_n_13));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_4
       (.I0(\zext_ln32_reg_213_reg[6] [4]),
        .I1(numOfOutputNeurons_read_reg_781[4]),
        .I2(\zext_ln32_reg_213_reg[6] [3]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[3]),
        .O(ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_4_n_13));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter29_reg),
        .I1(ap_rst_n_inv),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__1_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7555757530003030)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_i_1
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1),
        .I4(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_66[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln32_reg_213_reg[6] [0]),
        .O(\i_fu_66_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_66[1]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [0]),
        .I1(ap_loop_init_int),
        .I2(\zext_ln32_reg_213_reg[6] [1]),
        .O(\i_fu_66_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_66[2]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [0]),
        .I1(\zext_ln32_reg_213_reg[6] [1]),
        .I2(ap_loop_init_int),
        .I3(\zext_ln32_reg_213_reg[6] [2]),
        .O(\i_fu_66_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_66[3]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [1]),
        .I1(\zext_ln32_reg_213_reg[6] [0]),
        .I2(\zext_ln32_reg_213_reg[6] [2]),
        .I3(ap_loop_init_int),
        .I4(\zext_ln32_reg_213_reg[6] [3]),
        .O(\i_fu_66_reg[5] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \i_fu_66[4]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [2]),
        .I1(\zext_ln32_reg_213_reg[6] [0]),
        .I2(\zext_ln32_reg_213_reg[6] [1]),
        .I3(\zext_ln32_reg_213_reg[6] [3]),
        .I4(ap_loop_init),
        .I5(\zext_ln32_reg_213_reg[6] [4]),
        .O(\i_fu_66_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_66[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_fu_66[5]_i_1 
       (.I0(\i_fu_66[6]_i_2_n_13 ),
        .I1(\zext_ln32_reg_213_reg[6] [4]),
        .I2(ap_loop_init_int),
        .I3(\zext_ln32_reg_213_reg[6] [5]),
        .O(\i_fu_66_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_66[6]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [4]),
        .I1(\i_fu_66[6]_i_2_n_13 ),
        .I2(\zext_ln32_reg_213_reg[6] [5]),
        .I3(ap_loop_init_int),
        .I4(\zext_ln32_reg_213_reg[6] [6]),
        .O(\i_fu_66_reg[5] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \i_fu_66[6]_i_2 
       (.I0(\zext_ln32_reg_213_reg[6] [3]),
        .I1(\zext_ln32_reg_213_reg[6] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I4(\zext_ln32_reg_213_reg[6] [0]),
        .I5(\zext_ln32_reg_213_reg[6] [2]),
        .O(\i_fu_66[6]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \i_fu_66[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_66[7]_i_4_n_13 ),
        .I2(\i_fu_66[7]_i_5_n_13 ),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \i_fu_66[7]_i_2 
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I1(\i_fu_66[7]_i_5_n_13 ),
        .I2(\i_fu_66[7]_i_4_n_13 ),
        .O(E));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_66[7]_i_3 
       (.I0(\zext_ln32_reg_213_reg[6] [5]),
        .I1(\i_fu_66[7]_i_6_n_13 ),
        .I2(\zext_ln32_reg_213_reg[6] [6]),
        .I3(ap_loop_init_int),
        .I4(\zext_ln32_reg_213_reg[6] [7]),
        .O(\i_fu_66_reg[5] [7]));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \i_fu_66[7]_i_4 
       (.I0(\zext_ln32_reg_213_reg[6] [7]),
        .I1(numOfOutputNeurons_read_reg_781[7]),
        .I2(\zext_ln32_reg_213_reg[6] [6]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[6]),
        .O(\i_fu_66[7]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFBFEEFEFFFFFEBEE)) 
    \i_fu_66[7]_i_5 
       (.I0(\i_fu_66[7]_i_7_n_13 ),
        .I1(numOfOutputNeurons_read_reg_781[2]),
        .I2(ap_loop_init),
        .I3(\zext_ln32_reg_213_reg[6] [2]),
        .I4(numOfOutputNeurons_read_reg_781[5]),
        .I5(\zext_ln32_reg_213_reg[6] [5]),
        .O(\i_fu_66[7]_i_5_n_13 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_fu_66[7]_i_6 
       (.I0(\zext_ln32_reg_213_reg[6] [4]),
        .I1(\zext_ln32_reg_213_reg[6] [2]),
        .I2(\zext_ln32_reg_213_reg[6] [0]),
        .I3(ap_loop_init),
        .I4(\zext_ln32_reg_213_reg[6] [1]),
        .I5(\zext_ln32_reg_213_reg[6] [3]),
        .O(\i_fu_66[7]_i_6_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \i_fu_66[7]_i_7 
       (.I0(numOfOutputNeurons_read_reg_781[0]),
        .I1(ap_loop_init),
        .I2(\zext_ln32_reg_213_reg[6] [0]),
        .I3(numOfOutputNeurons_read_reg_781[1]),
        .I4(\zext_ln32_reg_213_reg[6] [1]),
        .I5(ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_i_4_n_13),
        .O(\i_fu_66[7]_i_7_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln32_reg_213[0]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [0]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln32_reg_213[1]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [1]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln32_reg_213[2]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [2]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln32_reg_213[3]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [3]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln32_reg_213[4]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [4]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln32_reg_213[5]_i_1 
       (.I0(\zext_ln32_reg_213_reg[6] [5]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \zext_ln32_reg_213[6]_i_1 
       (.I0(numOfOutputNeurons_read_reg_781[6]),
        .I1(ap_loop_init),
        .I2(\zext_ln32_reg_213_reg[6] [6]),
        .I3(numOfOutputNeurons_read_reg_781[7]),
        .I4(\zext_ln32_reg_213_reg[6] [7]),
        .I5(\i_fu_66[7]_i_5_n_13 ),
        .O(\numOfOutputNeurons_read_reg_781_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln32_reg_213[6]_i_2 
       (.I0(\zext_ln32_reg_213_reg[6] [6]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[6]));
endmodule

(* ORIG_REF_NAME = "nnlayer_flow_control_loop_pipe_sequential_init" *) 
module design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_3
   (ADDRARDADDR,
    \activation_read_reg_777_reg[0] ,
    \activation_read_reg_777_reg[1] ,
    \cmp4_i19880_reg_825_reg[0] ,
    D,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    \activation_read_reg_777_reg[0]_0 ,
    SR,
    E,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg,
    ap_rst_n_inv_reg,
    \i_3_fu_52_reg[5] ,
    ap_clk,
    ap_rst_n_inv,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0,
    Q,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    \zext_ln18_reg_153_reg[6] ,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_1,
    numOfOutputNeurons_read_reg_781);
  output [2:0]ADDRARDADDR;
  output \activation_read_reg_777_reg[0] ;
  output \activation_read_reg_777_reg[1] ;
  output \cmp4_i19880_reg_825_reg[0] ;
  output [6:0]D;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output \activation_read_reg_777_reg[0]_0 ;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg;
  output ap_rst_n_inv_reg;
  output [7:0]\i_3_fu_52_reg[5] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0;
  input [1:0]Q;
  input grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input [0:0]ram_reg_15;
  input ram_reg_16;
  input [7:0]\zext_ln18_reg_153_reg[6] ;
  input grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_1;
  input [7:0]numOfOutputNeurons_read_reg_781;

  wire [2:0]ADDRARDADDR;
  wire [6:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \activation_read_reg_777_reg[0] ;
  wire \activation_read_reg_777_reg[0]_0 ;
  wire \activation_read_reg_777_reg[1] ;
  wire \ap_CS_fsm[48]_i_11_n_13 ;
  wire \ap_CS_fsm[48]_i_12_n_13 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_13;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_13;
  wire ap_loop_init_int_i_3_n_13;
  wire ap_loop_init_int_i_4_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \cmp4_i19880_reg_825_reg[0] ;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_ready;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_1;
  wire \i_3_fu_52[6]_i_2_n_13 ;
  wire \i_3_fu_52[7]_i_4_n_13 ;
  wire [7:0]\i_3_fu_52_reg[5] ;
  wire [7:0]numOfOutputNeurons_read_reg_781;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire [0:0]ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_41_n_13;
  wire ram_reg_i_46_n_13;
  wire ram_reg_i_61_n_13;
  wire \zext_ln18_reg_153[6]_i_3_n_13 ;
  wire \zext_ln18_reg_153[6]_i_4_n_13 ;
  wire \zext_ln18_reg_153[6]_i_5_n_13 ;
  wire [7:0]\zext_ln18_reg_153_reg[6] ;

  LUT6 #(
    .INIT(64'h4040404044404444)) 
    \ap_CS_fsm[109]_i_4 
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I4(ap_done_cache),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_ready),
        .O(\activation_read_reg_777_reg[0] ));
  LUT6 #(
    .INIT(64'h2010404000006050)) 
    \ap_CS_fsm[48]_i_11 
       (.I0(numOfOutputNeurons_read_reg_781[6]),
        .I1(ap_loop_init_int),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I3(\zext_ln18_reg_153_reg[6] [6]),
        .I4(numOfOutputNeurons_read_reg_781[7]),
        .I5(\zext_ln18_reg_153_reg[6] [7]),
        .O(\ap_CS_fsm[48]_i_11_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[48]_i_12 
       (.I0(ap_done_cache),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .O(\ap_CS_fsm[48]_i_12_n_13 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \ap_CS_fsm[48]_i_6 
       (.I0(\ap_CS_fsm[48]_i_11_n_13 ),
        .I1(\zext_ln18_reg_153[6]_i_5_n_13 ),
        .I2(ap_loop_init_int_i_4_n_13),
        .I3(\zext_ln18_reg_153[6]_i_4_n_13 ),
        .I4(\ap_CS_fsm[48]_i_12_n_13 ),
        .I5(Q[1]),
        .O(\activation_read_reg_777_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__2
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_ready),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_ready),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ap_loop_init_int_i_1__2
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_ready),
        .I1(ap_rst_n_inv),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__2_n_13));
  LUT5 #(
    .INIT(32'h00000004)) 
    ap_loop_init_int_i_2
       (.I0(ap_loop_init_int_i_3_n_13),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(\zext_ln18_reg_153[6]_i_5_n_13 ),
        .I3(ap_loop_init_int_i_4_n_13),
        .I4(\zext_ln18_reg_153[6]_i_4_n_13 ),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_ready));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_init_int_i_3
       (.I0(\zext_ln18_reg_153_reg[6] [7]),
        .I1(numOfOutputNeurons_read_reg_781[7]),
        .I2(\zext_ln18_reg_153_reg[6] [6]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[6]),
        .O(ap_loop_init_int_i_3_n_13));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_init_int_i_4
       (.I0(\zext_ln18_reg_153_reg[6] [1]),
        .I1(numOfOutputNeurons_read_reg_781[1]),
        .I2(\zext_ln18_reg_153_reg[6] [0]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[0]),
        .O(ap_loop_init_int_i_4_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5575555500300000)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_i_1
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_ready),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_1),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .O(\activation_read_reg_777_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_3_fu_52[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln18_reg_153_reg[6] [0]),
        .O(\i_3_fu_52_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_3_fu_52[1]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [0]),
        .I1(ap_loop_init_int),
        .I2(\zext_ln18_reg_153_reg[6] [1]),
        .O(\i_3_fu_52_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_3_fu_52[2]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [0]),
        .I1(\zext_ln18_reg_153_reg[6] [1]),
        .I2(ap_loop_init_int),
        .I3(\zext_ln18_reg_153_reg[6] [2]),
        .O(\i_3_fu_52_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_3_fu_52[3]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [1]),
        .I1(\zext_ln18_reg_153_reg[6] [0]),
        .I2(\zext_ln18_reg_153_reg[6] [2]),
        .I3(ap_loop_init_int),
        .I4(\zext_ln18_reg_153_reg[6] [3]),
        .O(\i_3_fu_52_reg[5] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \i_3_fu_52[4]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [2]),
        .I1(\zext_ln18_reg_153_reg[6] [0]),
        .I2(\zext_ln18_reg_153_reg[6] [1]),
        .I3(\zext_ln18_reg_153_reg[6] [3]),
        .I4(ap_loop_init),
        .I5(\zext_ln18_reg_153_reg[6] [4]),
        .O(\i_3_fu_52_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_3_fu_52[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_3_fu_52[5]_i_1 
       (.I0(\i_3_fu_52[6]_i_2_n_13 ),
        .I1(\zext_ln18_reg_153_reg[6] [4]),
        .I2(ap_loop_init_int),
        .I3(\zext_ln18_reg_153_reg[6] [5]),
        .O(\i_3_fu_52_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_3_fu_52[6]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [4]),
        .I1(\i_3_fu_52[6]_i_2_n_13 ),
        .I2(\zext_ln18_reg_153_reg[6] [5]),
        .I3(ap_loop_init_int),
        .I4(\zext_ln18_reg_153_reg[6] [6]),
        .O(\i_3_fu_52_reg[5] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \i_3_fu_52[6]_i_2 
       (.I0(\zext_ln18_reg_153_reg[6] [3]),
        .I1(\zext_ln18_reg_153_reg[6] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I4(\zext_ln18_reg_153_reg[6] [0]),
        .I5(\zext_ln18_reg_153_reg[6] [2]),
        .O(\i_3_fu_52[6]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_3_fu_52[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(E),
        .O(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \i_3_fu_52[7]_i_2 
       (.I0(E),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_3_fu_52[7]_i_3 
       (.I0(\zext_ln18_reg_153_reg[6] [5]),
        .I1(\i_3_fu_52[7]_i_4_n_13 ),
        .I2(\zext_ln18_reg_153_reg[6] [6]),
        .I3(ap_loop_init_int),
        .I4(\zext_ln18_reg_153_reg[6] [7]),
        .O(\i_3_fu_52_reg[5] [7]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_3_fu_52[7]_i_4 
       (.I0(\zext_ln18_reg_153_reg[6] [4]),
        .I1(\zext_ln18_reg_153_reg[6] [2]),
        .I2(\zext_ln18_reg_153_reg[6] [0]),
        .I3(ap_loop_init),
        .I4(\zext_ln18_reg_153_reg[6] [1]),
        .I5(\zext_ln18_reg_153_reg[6] [3]),
        .O(\i_3_fu_52[7]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'h5557FFFF55575557)) 
    ram_reg_i_34
       (.I0(ram_reg_12),
        .I1(ram_reg_13),
        .I2(ram_reg_14),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .I5(D[6]),
        .O(\cmp4_i19880_reg_825_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    ram_reg_i_38
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(\zext_ln18_reg_153_reg[6] [5]),
        .I3(ram_reg_16),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B000B0B)) 
    ram_reg_i_4
       (.I0(ram_reg_i_41_n_13),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_2),
        .I5(ram_reg_7),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h5557FFFF55575557)) 
    ram_reg_i_41
       (.I0(ram_reg_12),
        .I1(ram_reg_13),
        .I2(ram_reg_14),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .I5(D[4]),
        .O(ram_reg_i_41_n_13));
  LUT6 #(
    .INIT(64'h5557FFFF55575557)) 
    ram_reg_i_46
       (.I0(ram_reg_12),
        .I1(ram_reg_13),
        .I2(ram_reg_14),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .I5(D[3]),
        .O(ram_reg_i_46_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B000B0B)) 
    ram_reg_i_5
       (.I0(ram_reg_i_46_n_13),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    ram_reg_i_53
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(\zext_ln18_reg_153_reg[6] [2]),
        .I3(ram_reg_16),
        .O(ap_loop_init_int_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    ram_reg_i_58
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(\zext_ln18_reg_153_reg[6] [1]),
        .I3(ram_reg_16),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h5557FFFF55575557)) 
    ram_reg_i_61
       (.I0(ram_reg_12),
        .I1(ram_reg_13),
        .I2(ram_reg_14),
        .I3(ram_reg_15),
        .I4(ram_reg_16),
        .I5(D[0]),
        .O(ram_reg_i_61_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B000B0B)) 
    ram_reg_i_8
       (.I0(ram_reg_i_61_n_13),
        .I1(ram_reg_8),
        .I2(ram_reg_9),
        .I3(ram_reg_10),
        .I4(ram_reg_2),
        .I5(ram_reg_11),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln18_reg_153[0]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [0]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln18_reg_153[1]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [1]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln18_reg_153[2]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [2]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln18_reg_153[3]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [3]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln18_reg_153[4]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [4]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln18_reg_153[5]_i_1 
       (.I0(\zext_ln18_reg_153_reg[6] [5]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \zext_ln18_reg_153[6]_i_1 
       (.I0(numOfOutputNeurons_read_reg_781[6]),
        .I1(ap_loop_init),
        .I2(\zext_ln18_reg_153_reg[6] [6]),
        .I3(numOfOutputNeurons_read_reg_781[7]),
        .I4(\zext_ln18_reg_153_reg[6] [7]),
        .I5(\zext_ln18_reg_153[6]_i_3_n_13 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln18_reg_153[6]_i_2 
       (.I0(\zext_ln18_reg_153_reg[6] [6]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \zext_ln18_reg_153[6]_i_3 
       (.I0(\zext_ln18_reg_153[6]_i_4_n_13 ),
        .I1(D[1]),
        .I2(numOfOutputNeurons_read_reg_781[1]),
        .I3(D[0]),
        .I4(numOfOutputNeurons_read_reg_781[0]),
        .I5(\zext_ln18_reg_153[6]_i_5_n_13 ),
        .O(\zext_ln18_reg_153[6]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \zext_ln18_reg_153[6]_i_4 
       (.I0(\zext_ln18_reg_153_reg[6] [4]),
        .I1(numOfOutputNeurons_read_reg_781[4]),
        .I2(\zext_ln18_reg_153_reg[6] [3]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[3]),
        .O(\zext_ln18_reg_153[6]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \zext_ln18_reg_153[6]_i_5 
       (.I0(\zext_ln18_reg_153_reg[6] [5]),
        .I1(numOfOutputNeurons_read_reg_781[5]),
        .I2(\zext_ln18_reg_153_reg[6] [2]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[2]),
        .O(\zext_ln18_reg_153[6]_i_5_n_13 ));
endmodule

(* ORIG_REF_NAME = "nnlayer_flow_control_loop_pipe_sequential_init" *) 
module design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_4
   (D,
    ap_loop_init_int_reg_0,
    \cmp4_i19880_reg_825_reg[0] ,
    \i_1_fu_46_reg[6] ,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    \cmp4_i19880_reg_825_reg[0]_0 ,
    \cmp4_i19880_reg_825_reg[0]_1 ,
    \ap_CS_fsm_reg[2] ,
    SR,
    E,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg,
    ap_rst_n_inv_reg,
    \i_1_fu_46_reg[5] ,
    ap_clk,
    ap_rst_n_inv,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0,
    Q,
    \ap_CS_fsm_reg[48] ,
    CO,
    \ap_CS_fsm_reg[109] ,
    \ap_CS_fsm_reg[109]_0 ,
    \ap_CS_fsm_reg[109]_1 ,
    \ap_CS_fsm_reg[48]_0 ,
    \ap_CS_fsm_reg[48]_1 ,
    \ap_CS_fsm_reg[48]_2 ,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg,
    \ap_CS_fsm_reg[109]_2 ,
    \ap_CS_fsm_reg[109]_3 ,
    \zext_ln118_reg_123_reg[6] ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1,
    ram_reg_3,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_2,
    numOfOutputNeurons_read_reg_781);
  output [1:0]D;
  output ap_loop_init_int_reg_0;
  output \cmp4_i19880_reg_825_reg[0] ;
  output [6:0]\i_1_fu_46_reg[6] ;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output \cmp4_i19880_reg_825_reg[0]_0 ;
  output \cmp4_i19880_reg_825_reg[0]_1 ;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg;
  output ap_rst_n_inv_reg;
  output [7:0]\i_1_fu_46_reg[5] ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0;
  input [3:0]Q;
  input \ap_CS_fsm_reg[48] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[109] ;
  input \ap_CS_fsm_reg[109]_0 ;
  input \ap_CS_fsm_reg[109]_1 ;
  input \ap_CS_fsm_reg[48]_0 ;
  input \ap_CS_fsm_reg[48]_1 ;
  input \ap_CS_fsm_reg[48]_2 ;
  input grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg;
  input \ap_CS_fsm_reg[109]_2 ;
  input [1:0]\ap_CS_fsm_reg[109]_3 ;
  input [7:0]\zext_ln118_reg_123_reg[6] ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1;
  input ram_reg_3;
  input grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_2;
  input [7:0]numOfOutputNeurons_read_reg_781;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[109]_i_3_n_13 ;
  wire \ap_CS_fsm[48]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[109] ;
  wire \ap_CS_fsm_reg[109]_0 ;
  wire \ap_CS_fsm_reg[109]_1 ;
  wire \ap_CS_fsm_reg[109]_2 ;
  wire [1:0]\ap_CS_fsm_reg[109]_3 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg[48]_0 ;
  wire \ap_CS_fsm_reg[48]_1 ;
  wire \ap_CS_fsm_reg[48]_2 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_13;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_13;
  wire ap_loop_init_int_i_3__0_n_13;
  wire ap_loop_init_int_i_4__0_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \cmp4_i19880_reg_825_reg[0] ;
  wire \cmp4_i19880_reg_825_reg[0]_0 ;
  wire \cmp4_i19880_reg_825_reg[0]_1 ;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_done;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_ready;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_2;
  wire \i_1_fu_46[6]_i_2_n_13 ;
  wire \i_1_fu_46[7]_i_4_n_13 ;
  wire [7:0]\i_1_fu_46_reg[5] ;
  wire [6:0]\i_1_fu_46_reg[6] ;
  wire [7:0]numOfOutputNeurons_read_reg_781;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire \zext_ln118_reg_123[6]_i_3_n_13 ;
  wire \zext_ln118_reg_123[6]_i_4_n_13 ;
  wire \zext_ln118_reg_123[6]_i_5_n_13 ;
  wire [7:0]\zext_ln118_reg_123_reg[6] ;

  LUT6 #(
    .INIT(64'hBABABABABABABAAA)) 
    \ap_CS_fsm[109]_i_1 
       (.I0(\ap_CS_fsm_reg[109] ),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\ap_CS_fsm[109]_i_3_n_13 ),
        .I4(\ap_CS_fsm_reg[109]_0 ),
        .I5(\ap_CS_fsm_reg[109]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h5100510051005151)) 
    \ap_CS_fsm[109]_i_3 
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_ready),
        .I1(ap_done_cache),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I3(\ap_CS_fsm_reg[109]_2 ),
        .I4(\ap_CS_fsm_reg[109]_3 [1]),
        .I5(\ap_CS_fsm_reg[109]_3 [0]),
        .O(\ap_CS_fsm[109]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h7747444477477747)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[48]_i_2_n_13 ),
        .I3(\ap_CS_fsm_reg[48] ),
        .I4(CO),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F22FFFF)) 
    \ap_CS_fsm[48]_i_2 
       (.I0(\ap_CS_fsm_reg[48]_0 ),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_done),
        .I2(\ap_CS_fsm_reg[48]_1 ),
        .I3(\ap_CS_fsm_reg[48]_2 ),
        .I4(Q[3]),
        .I5(\ap_CS_fsm_reg[109]_1 ),
        .O(\ap_CS_fsm[48]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'h0000AAAA0003AAAA)) 
    \ap_CS_fsm[48]_i_5 
       (.I0(ap_done_cache),
        .I1(\zext_ln118_reg_123[6]_i_4_n_13 ),
        .I2(ap_loop_init_int_i_4__0_n_13),
        .I3(\zext_ln118_reg_123[6]_i_5_n_13 ),
        .I4(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I5(ap_loop_init_int_i_3__0_n_13),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__3
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_ready),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_ready),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ap_loop_init_int_i_1__3
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_ready),
        .I1(ap_rst_n_inv),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__3_n_13));
  LUT5 #(
    .INIT(32'h00000004)) 
    ap_loop_init_int_i_2__0
       (.I0(ap_loop_init_int_i_3__0_n_13),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(\zext_ln118_reg_123[6]_i_5_n_13 ),
        .I3(ap_loop_init_int_i_4__0_n_13),
        .I4(\zext_ln118_reg_123[6]_i_4_n_13 ),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_ready));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_init_int_i_3__0
       (.I0(\zext_ln118_reg_123_reg[6] [7]),
        .I1(numOfOutputNeurons_read_reg_781[7]),
        .I2(\zext_ln118_reg_123_reg[6] [6]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[6]),
        .O(ap_loop_init_int_i_3__0_n_13));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    ap_loop_init_int_i_4__0
       (.I0(\zext_ln118_reg_123_reg[6] [1]),
        .I1(numOfOutputNeurons_read_reg_781[1]),
        .I2(\zext_ln118_reg_123_reg[6] [0]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[0]),
        .O(ap_loop_init_int_i_4__0_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7555757530003030)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_i_1
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_ready),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_2),
        .I2(Q[0]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1),
        .I4(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_1_fu_46[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln118_reg_123_reg[6] [0]),
        .O(\i_1_fu_46_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_1_fu_46[1]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [0]),
        .I1(ap_loop_init_int),
        .I2(\zext_ln118_reg_123_reg[6] [1]),
        .O(\i_1_fu_46_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_1_fu_46[2]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [0]),
        .I1(\zext_ln118_reg_123_reg[6] [1]),
        .I2(ap_loop_init_int),
        .I3(\zext_ln118_reg_123_reg[6] [2]),
        .O(\i_1_fu_46_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_1_fu_46[3]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [1]),
        .I1(\zext_ln118_reg_123_reg[6] [0]),
        .I2(\zext_ln118_reg_123_reg[6] [2]),
        .I3(ap_loop_init_int),
        .I4(\zext_ln118_reg_123_reg[6] [3]),
        .O(\i_1_fu_46_reg[5] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \i_1_fu_46[4]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [2]),
        .I1(\zext_ln118_reg_123_reg[6] [0]),
        .I2(\zext_ln118_reg_123_reg[6] [1]),
        .I3(\zext_ln118_reg_123_reg[6] [3]),
        .I4(ap_loop_init),
        .I5(\zext_ln118_reg_123_reg[6] [4]),
        .O(\i_1_fu_46_reg[5] [4]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_1_fu_46[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \i_1_fu_46[5]_i_1 
       (.I0(\i_1_fu_46[6]_i_2_n_13 ),
        .I1(\zext_ln118_reg_123_reg[6] [4]),
        .I2(ap_loop_init_int),
        .I3(\zext_ln118_reg_123_reg[6] [5]),
        .O(\i_1_fu_46_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_1_fu_46[6]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [4]),
        .I1(\i_1_fu_46[6]_i_2_n_13 ),
        .I2(\zext_ln118_reg_123_reg[6] [5]),
        .I3(ap_loop_init_int),
        .I4(\zext_ln118_reg_123_reg[6] [6]),
        .O(\i_1_fu_46_reg[5] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \i_1_fu_46[6]_i_2 
       (.I0(\zext_ln118_reg_123_reg[6] [3]),
        .I1(\zext_ln118_reg_123_reg[6] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I4(\zext_ln118_reg_123_reg[6] [0]),
        .I5(\zext_ln118_reg_123_reg[6] [2]),
        .O(\i_1_fu_46[6]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_1_fu_46[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(E),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_1_fu_46[7]_i_2 
       (.I0(E),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_1_fu_46[7]_i_3 
       (.I0(\zext_ln118_reg_123_reg[6] [5]),
        .I1(\i_1_fu_46[7]_i_4_n_13 ),
        .I2(\zext_ln118_reg_123_reg[6] [6]),
        .I3(ap_loop_init_int),
        .I4(\zext_ln118_reg_123_reg[6] [7]),
        .O(\i_1_fu_46_reg[5] [7]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_1_fu_46[7]_i_4 
       (.I0(\zext_ln118_reg_123_reg[6] [4]),
        .I1(\zext_ln118_reg_123_reg[6] [2]),
        .I2(\zext_ln118_reg_123_reg[6] [0]),
        .I3(ap_loop_init),
        .I4(\zext_ln118_reg_123_reg[6] [1]),
        .I5(\zext_ln118_reg_123_reg[6] [3]),
        .O(\i_1_fu_46[7]_i_4_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    ram_reg_i_33
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(\zext_ln118_reg_123_reg[6] [6]),
        .I3(ram_reg),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h5557FFFF55575557)) 
    ram_reg_i_39
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1),
        .I4(ram_reg),
        .I5(\i_1_fu_46_reg[6] [5]),
        .O(\cmp4_i19880_reg_825_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    ram_reg_i_42
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(\zext_ln118_reg_123_reg[6] [4]),
        .I3(ram_reg_3),
        .O(ap_loop_init_int_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    ram_reg_i_47
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(\zext_ln118_reg_123_reg[6] [3]),
        .I3(ram_reg_3),
        .O(ap_loop_init_int_reg_3));
  LUT6 #(
    .INIT(64'h5557FFFF55575557)) 
    ram_reg_i_54
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1),
        .I4(ram_reg),
        .I5(\i_1_fu_46_reg[6] [2]),
        .O(\cmp4_i19880_reg_825_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h5557FFFF55575557)) 
    ram_reg_i_59
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1),
        .I4(ram_reg),
        .I5(\i_1_fu_46_reg[6] [1]),
        .O(\cmp4_i19880_reg_825_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    ram_reg_i_62
       (.I0(ap_loop_init_int),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(\zext_ln118_reg_123_reg[6] [0]),
        .I3(ram_reg_3),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln118_reg_123[0]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [0]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_46_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln118_reg_123[1]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [1]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_46_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln118_reg_123[2]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [2]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_46_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln118_reg_123[3]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [3]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_46_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln118_reg_123[4]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [4]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_46_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln118_reg_123[5]_i_1 
       (.I0(\zext_ln118_reg_123_reg[6] [5]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_46_reg[6] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \zext_ln118_reg_123[6]_i_1 
       (.I0(numOfOutputNeurons_read_reg_781[6]),
        .I1(ap_loop_init),
        .I2(\zext_ln118_reg_123_reg[6] [6]),
        .I3(numOfOutputNeurons_read_reg_781[7]),
        .I4(\zext_ln118_reg_123_reg[6] [7]),
        .I5(\zext_ln118_reg_123[6]_i_3_n_13 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln118_reg_123[6]_i_2 
       (.I0(\zext_ln118_reg_123_reg[6] [6]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_1_fu_46_reg[6] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \zext_ln118_reg_123[6]_i_3 
       (.I0(\zext_ln118_reg_123[6]_i_4_n_13 ),
        .I1(\i_1_fu_46_reg[6] [1]),
        .I2(numOfOutputNeurons_read_reg_781[1]),
        .I3(\i_1_fu_46_reg[6] [0]),
        .I4(numOfOutputNeurons_read_reg_781[0]),
        .I5(\zext_ln118_reg_123[6]_i_5_n_13 ),
        .O(\zext_ln118_reg_123[6]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \zext_ln118_reg_123[6]_i_4 
       (.I0(\zext_ln118_reg_123_reg[6] [4]),
        .I1(numOfOutputNeurons_read_reg_781[4]),
        .I2(\zext_ln118_reg_123_reg[6] [3]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[3]),
        .O(\zext_ln118_reg_123[6]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \zext_ln118_reg_123[6]_i_5 
       (.I0(\zext_ln118_reg_123_reg[6] [5]),
        .I1(numOfOutputNeurons_read_reg_781[5]),
        .I2(\zext_ln118_reg_123_reg[6] [2]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(numOfOutputNeurons_read_reg_781[2]),
        .O(\zext_ln118_reg_123[6]_i_5_n_13 ));
endmodule

(* ORIG_REF_NAME = "nnlayer_mac_muladd_16s_16s_24ns_24_4_1" *) 
module design_1_nnlayer_0_0_nnlayer_mac_muladd_16s_16s_24ns_24_4_1
   (D,
    ap_clk,
    weights_q0,
    input_r_q0,
    \lhs_fu_66_reg[15] ,
    ap_enable_reg_pp0_iter4,
    lhs_out,
    ap_loop_init_int,
    grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg);
  output [15:0]D;
  input ap_clk;
  input [15:0]weights_q0;
  input [15:0]input_r_q0;
  input [15:0]\lhs_fu_66_reg[15] ;
  input ap_enable_reg_pp0_iter4;
  input [15:0]lhs_out;
  input ap_loop_init_int;
  input grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;

  wire [15:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_init_int;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  wire [15:0]input_r_q0;
  wire [15:0]\lhs_fu_66_reg[15] ;
  wire [15:0]lhs_out;
  wire [15:0]weights_q0;

  design_1_nnlayer_0_0_nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_init_int(ap_loop_init_int),
        .grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .input_r_q0(input_r_q0),
        .\lhs_fu_66_reg[15] (\lhs_fu_66_reg[15] ),
        .lhs_out(lhs_out),
        .weights_q0(weights_q0));
endmodule

(* ORIG_REF_NAME = "nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0" *) 
module design_1_nnlayer_0_0_nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0
   (D,
    ap_clk,
    weights_q0,
    input_r_q0,
    \lhs_fu_66_reg[15] ,
    ap_enable_reg_pp0_iter4,
    lhs_out,
    ap_loop_init_int,
    grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg);
  output [15:0]D;
  input ap_clk;
  input [15:0]weights_q0;
  input [15:0]input_r_q0;
  input [15:0]\lhs_fu_66_reg[15] ;
  input ap_enable_reg_pp0_iter4;
  input [15:0]lhs_out;
  input ap_loop_init_int;
  input grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;

  wire [15:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_init_int;
  wire [15:0]ap_sig_allocacmp_lhs_load_1;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  wire [15:0]input_r_q0;
  wire [15:0]\lhs_fu_66_reg[15] ;
  wire [15:0]lhs_out;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]weights_q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[0]_i_1 
       (.I0(\lhs_fu_66_reg[15] [0]),
        .I1(p_reg_reg_n_110),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[0]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[10]_i_1 
       (.I0(\lhs_fu_66_reg[15] [10]),
        .I1(p_reg_reg_n_100),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[10]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[11]_i_1 
       (.I0(\lhs_fu_66_reg[15] [11]),
        .I1(p_reg_reg_n_99),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[11]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[12]_i_1 
       (.I0(\lhs_fu_66_reg[15] [12]),
        .I1(p_reg_reg_n_98),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[12]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[13]_i_1 
       (.I0(\lhs_fu_66_reg[15] [13]),
        .I1(p_reg_reg_n_97),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[13]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[14]_i_1 
       (.I0(\lhs_fu_66_reg[15] [14]),
        .I1(p_reg_reg_n_96),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[14]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[15]_i_1 
       (.I0(\lhs_fu_66_reg[15] [15]),
        .I1(p_reg_reg_n_95),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[15]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[1]_i_1 
       (.I0(\lhs_fu_66_reg[15] [1]),
        .I1(p_reg_reg_n_109),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[1]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[2]_i_1 
       (.I0(\lhs_fu_66_reg[15] [2]),
        .I1(p_reg_reg_n_108),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[2]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[3]_i_1 
       (.I0(\lhs_fu_66_reg[15] [3]),
        .I1(p_reg_reg_n_107),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[3]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[4]_i_1 
       (.I0(\lhs_fu_66_reg[15] [4]),
        .I1(p_reg_reg_n_106),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[4]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[5]_i_1 
       (.I0(\lhs_fu_66_reg[15] [5]),
        .I1(p_reg_reg_n_105),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[5]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[6]_i_1 
       (.I0(\lhs_fu_66_reg[15] [6]),
        .I1(p_reg_reg_n_104),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[6]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[7]_i_1 
       (.I0(\lhs_fu_66_reg[15] [7]),
        .I1(p_reg_reg_n_103),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[7]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[8]_i_1 
       (.I0(\lhs_fu_66_reg[15] [8]),
        .I1(p_reg_reg_n_102),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[8]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAAACFC0CFC0CFC0)) 
    \lhs_fu_66[9]_i_1 
       (.I0(\lhs_fu_66_reg[15] [9]),
        .I1(p_reg_reg_n_101),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(lhs_out[9]),
        .I4(ap_loop_init_int),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .O(D[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({weights_q0[15],weights_q0[15],weights_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_lhs_load_1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_33
       (.I0(p_reg_reg_n_95),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[15]),
        .O(ap_sig_allocacmp_lhs_load_1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_34
       (.I0(p_reg_reg_n_96),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[14]),
        .O(ap_sig_allocacmp_lhs_load_1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_35
       (.I0(p_reg_reg_n_97),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[13]),
        .O(ap_sig_allocacmp_lhs_load_1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_n_98),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[12]),
        .O(ap_sig_allocacmp_lhs_load_1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_n_99),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[11]),
        .O(ap_sig_allocacmp_lhs_load_1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_38
       (.I0(p_reg_reg_n_100),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[10]),
        .O(ap_sig_allocacmp_lhs_load_1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_39
       (.I0(p_reg_reg_n_101),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[9]),
        .O(ap_sig_allocacmp_lhs_load_1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_40
       (.I0(p_reg_reg_n_102),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[8]),
        .O(ap_sig_allocacmp_lhs_load_1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_41
       (.I0(p_reg_reg_n_103),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[7]),
        .O(ap_sig_allocacmp_lhs_load_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_42
       (.I0(p_reg_reg_n_104),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[6]),
        .O(ap_sig_allocacmp_lhs_load_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_43
       (.I0(p_reg_reg_n_105),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[5]),
        .O(ap_sig_allocacmp_lhs_load_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_44
       (.I0(p_reg_reg_n_106),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[4]),
        .O(ap_sig_allocacmp_lhs_load_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_45
       (.I0(p_reg_reg_n_107),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[3]),
        .O(ap_sig_allocacmp_lhs_load_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_46
       (.I0(p_reg_reg_n_108),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[2]),
        .O(ap_sig_allocacmp_lhs_load_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_47
       (.I0(p_reg_reg_n_109),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[1]),
        .O(ap_sig_allocacmp_lhs_load_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_48
       (.I0(p_reg_reg_n_110),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(lhs_out[0]),
        .O(ap_sig_allocacmp_lhs_load_1[0]));
endmodule

(* ORIG_REF_NAME = "nnlayer_mul_24s_26ns_50_1_1" *) 
module design_1_nnlayer_0_0_nnlayer_mul_24s_26ns_50_1_1
   (D,
    Q,
    ap_clk,
    A,
    O,
    sub_ln712_fu_498_p2);
  output [47:0]D;
  input [0:0]Q;
  input ap_clk;
  input [11:0]A;
  input [3:0]O;
  input [3:0]sub_ln712_fu_498_p2;

  wire [11:0]A;
  wire [47:0]D;
  wire [3:0]O;
  wire [0:0]Q;
  wire ap_clk;
  wire dout_i_2_n_13;
  wire dout_i_3_n_13;
  wire dout_i_4_n_13;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_154;
  wire dout_n_155;
  wire dout_n_156;
  wire dout_n_157;
  wire dout_n_158;
  wire dout_n_159;
  wire dout_n_160;
  wire dout_n_161;
  wire dout_n_162;
  wire dout_n_163;
  wire dout_n_164;
  wire dout_n_165;
  wire dout_n_166;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_89;
  wire dout_n_90;
  wire dout_n_91;
  wire dout_n_92;
  wire dout_n_93;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire p_0_in;
  wire [3:0]sub_ln712_fu_498_p2;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,dout_i_2_n_13,dout_i_3_n_13,dout_i_4_n_13,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,dout_n_89,dout_n_90,dout_n_91,dout_n_92,dout_n_93,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,D[16:0]}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153,dout_n_154,dout_n_155,dout_n_156,dout_n_157,dout_n_158,dout_n_159,dout_n_160,dout_n_161,dout_n_162,dout_n_163,dout_n_164,dout_n_165,dout_n_166}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,dout_i_2_n_13,dout_i_3_n_13,dout_i_4_n_13,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:31],D[47:17]}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153,dout_n_154,dout_n_155,dout_n_156,dout_n_157,dout_n_158,dout_n_159,dout_n_160,dout_n_161,dout_n_162,dout_n_163,dout_n_164,dout_n_165,dout_n_166}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    dout_i_1
       (.I0(O[3]),
        .I1(sub_ln712_fu_498_p2[3]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_2
       (.I0(sub_ln712_fu_498_p2[2]),
        .I1(O[3]),
        .I2(O[2]),
        .O(dout_i_2_n_13));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_3
       (.I0(sub_ln712_fu_498_p2[1]),
        .I1(O[3]),
        .I2(O[1]),
        .O(dout_i_3_n_13));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_4
       (.I0(sub_ln712_fu_498_p2[0]),
        .I1(O[3]),
        .I2(O[0]),
        .O(dout_i_4_n_13));
endmodule

(* ORIG_REF_NAME = "nnlayer_mul_32ns_26ns_42_1_1" *) 
module design_1_nnlayer_0_0_nnlayer_mul_32ns_26ns_42_1_1
   (D,
    PCOUT,
    ACOUT,
    P,
    dout__0_0,
    \tmp_V_1_reg_943_reg[7] ,
    \p_Result_s_reg_936_reg[0] ,
    \p_Result_s_reg_936_reg[5] ,
    done0,
    Q,
    ap_clk,
    B,
    dout_carry__5_0,
    S,
    \storemerge8_reg_268_reg[25] ,
    \storemerge8_reg_268_reg[25]_0 ,
    \storemerge8_reg_268_reg[25]_1 ,
    \storemerge8_reg_268_reg[25]_2 ,
    \storemerge8_reg_268_reg[25]_3 ,
    \storemerge8_reg_268_reg[24] ,
    \storemerge8_reg_268_reg[23] ,
    \storemerge8_reg_268_reg[22] ,
    \storemerge8_reg_268_reg[21] ,
    \storemerge8_reg_268_reg[20] ,
    \storemerge8_reg_268_reg[19] ,
    \storemerge8_reg_268_reg[18] ,
    \storemerge8_reg_268_reg[17] ,
    \storemerge8_reg_268_reg[16] ,
    \storemerge8_reg_268_reg[15] ,
    \storemerge8_reg_268_reg[14] ,
    \storemerge8_reg_268_reg[13] ,
    \storemerge8_reg_268_reg[12] ,
    \storemerge8_reg_268_reg[11] ,
    \storemerge8_reg_268_reg[10] ,
    \storemerge8_reg_268_reg[9] ,
    \storemerge8_reg_268_reg[9]_0 ,
    \storemerge8_reg_268_reg[8] ,
    \storemerge8_reg_268_reg[8]_0 ,
    p_Result_s_reg_936,
    icmp_ln1547_2_reg_948,
    tmp_2_reg_952,
    dout_carry__5_1,
    dout_carry__3_0);
  output [16:0]D;
  output [47:0]PCOUT;
  output [29:0]ACOUT;
  output [0:0]P;
  output [47:0]dout__0_0;
  output [25:0]\tmp_V_1_reg_943_reg[7] ;
  output \p_Result_s_reg_936_reg[0] ;
  output \p_Result_s_reg_936_reg[5] ;
  input done0;
  input [0:0]Q;
  input ap_clk;
  input [16:0]B;
  input [24:0]dout_carry__5_0;
  input [0:0]S;
  input \storemerge8_reg_268_reg[25] ;
  input \storemerge8_reg_268_reg[25]_0 ;
  input \storemerge8_reg_268_reg[25]_1 ;
  input \storemerge8_reg_268_reg[25]_2 ;
  input \storemerge8_reg_268_reg[25]_3 ;
  input \storemerge8_reg_268_reg[24] ;
  input \storemerge8_reg_268_reg[23] ;
  input \storemerge8_reg_268_reg[22] ;
  input \storemerge8_reg_268_reg[21] ;
  input \storemerge8_reg_268_reg[20] ;
  input \storemerge8_reg_268_reg[19] ;
  input \storemerge8_reg_268_reg[18] ;
  input \storemerge8_reg_268_reg[17] ;
  input \storemerge8_reg_268_reg[16] ;
  input \storemerge8_reg_268_reg[15] ;
  input \storemerge8_reg_268_reg[14] ;
  input \storemerge8_reg_268_reg[13] ;
  input \storemerge8_reg_268_reg[12] ;
  input \storemerge8_reg_268_reg[11] ;
  input \storemerge8_reg_268_reg[10] ;
  input \storemerge8_reg_268_reg[9] ;
  input \storemerge8_reg_268_reg[9]_0 ;
  input \storemerge8_reg_268_reg[8] ;
  input [0:0]\storemerge8_reg_268_reg[8]_0 ;
  input [7:0]p_Result_s_reg_936;
  input icmp_ln1547_2_reg_948;
  input tmp_2_reg_952;
  input [7:0]dout_carry__5_1;
  input [16:0]dout_carry__3_0;

  wire [29:0]ACOUT;
  wire [16:0]B;
  wire [16:0]D;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire done0;
  wire [47:0]dout__0_0;
  wire dout__0_i_18_n_13;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_112;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_71;
  wire dout__0_n_72;
  wire dout__0_n_73;
  wire dout__0_n_74;
  wire dout__0_n_75;
  wire dout__0_n_76;
  wire dout__0_n_77;
  wire dout__0_n_78;
  wire dout__0_n_79;
  wire dout__0_n_80;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1_n_13;
  wire dout_carry__0_i_2_n_13;
  wire dout_carry__0_i_3_n_13;
  wire dout_carry__0_i_4_n_13;
  wire dout_carry__0_n_13;
  wire dout_carry__0_n_14;
  wire dout_carry__0_n_15;
  wire dout_carry__0_n_16;
  wire dout_carry__1_i_1_n_13;
  wire dout_carry__1_i_2_n_13;
  wire dout_carry__1_i_3_n_13;
  wire dout_carry__1_i_4_n_13;
  wire dout_carry__1_n_13;
  wire dout_carry__1_n_14;
  wire dout_carry__1_n_15;
  wire dout_carry__1_n_16;
  wire dout_carry__2_i_1_n_13;
  wire dout_carry__2_i_2_n_13;
  wire dout_carry__2_i_3_n_13;
  wire dout_carry__2_i_4_n_13;
  wire dout_carry__2_n_13;
  wire dout_carry__2_n_14;
  wire dout_carry__2_n_15;
  wire dout_carry__2_n_16;
  wire [16:0]dout_carry__3_0;
  wire dout_carry__3_i_1_n_13;
  wire dout_carry__3_i_2_n_13;
  wire dout_carry__3_i_3_n_13;
  wire dout_carry__3_i_4_n_13;
  wire dout_carry__3_n_13;
  wire dout_carry__3_n_14;
  wire dout_carry__3_n_15;
  wire dout_carry__3_n_16;
  wire dout_carry__4_i_1_n_13;
  wire dout_carry__4_i_2_n_13;
  wire dout_carry__4_i_3_n_13;
  wire dout_carry__4_i_4_n_13;
  wire dout_carry__4_n_13;
  wire dout_carry__4_n_14;
  wire dout_carry__4_n_15;
  wire dout_carry__4_n_16;
  wire [24:0]dout_carry__5_0;
  wire [7:0]dout_carry__5_1;
  wire dout_carry__5_i_1_n_13;
  wire dout_carry__5_i_2_n_13;
  wire dout_carry__5_n_16;
  wire dout_carry_i_1_n_13;
  wire dout_carry_i_2_n_13;
  wire dout_carry_i_3_n_13;
  wire dout_carry_n_13;
  wire dout_carry_n_14;
  wire dout_carry_n_15;
  wire dout_carry_n_16;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_89;
  wire dout_n_90;
  wire dout_n_91;
  wire dout_n_92;
  wire dout_n_93;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire icmp_ln1547_2_reg_948;
  wire [16:0]lshr_ln1201_fu_657_p2;
  wire [7:0]p_Result_s_reg_936;
  wire \p_Result_s_reg_936_reg[0] ;
  wire \p_Result_s_reg_936_reg[5] ;
  wire \storemerge8_reg_268_reg[10] ;
  wire \storemerge8_reg_268_reg[11] ;
  wire \storemerge8_reg_268_reg[12] ;
  wire \storemerge8_reg_268_reg[13] ;
  wire \storemerge8_reg_268_reg[14] ;
  wire \storemerge8_reg_268_reg[15] ;
  wire \storemerge8_reg_268_reg[16] ;
  wire \storemerge8_reg_268_reg[17] ;
  wire \storemerge8_reg_268_reg[18] ;
  wire \storemerge8_reg_268_reg[19] ;
  wire \storemerge8_reg_268_reg[20] ;
  wire \storemerge8_reg_268_reg[21] ;
  wire \storemerge8_reg_268_reg[22] ;
  wire \storemerge8_reg_268_reg[23] ;
  wire \storemerge8_reg_268_reg[24] ;
  wire \storemerge8_reg_268_reg[25] ;
  wire \storemerge8_reg_268_reg[25]_0 ;
  wire \storemerge8_reg_268_reg[25]_1 ;
  wire \storemerge8_reg_268_reg[25]_2 ;
  wire \storemerge8_reg_268_reg[25]_3 ;
  wire \storemerge8_reg_268_reg[8] ;
  wire [0:0]\storemerge8_reg_268_reg[8]_0 ;
  wire \storemerge8_reg_268_reg[9] ;
  wire \storemerge8_reg_268_reg[9]_0 ;
  wire tmp_2_reg_952;
  wire [-1111111070:-1111111095]tmp_6_reg_971_reg__1;
  wire [25:0]\tmp_V_1_reg_943_reg[7] ;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [3:1]NLW_dout_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_dout_carry__5_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(done0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,dout_n_89,dout_n_90,dout_n_91,dout_n_92,dout_n_93,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,D}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lshr_ln1201_fu_657_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_71,dout__0_n_72,dout__0_n_73,dout__0_n_74,dout__0_n_75,dout__0_n_76,dout__0_n_77,dout__0_n_78,dout__0_n_79,dout__0_n_80,dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,P,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109,dout__0_n_110,dout__0_n_111,dout__0_n_112,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dout__0_0),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0004)) 
    dout__0_i_1
       (.I0(p_Result_s_reg_936[2]),
        .I1(dout__0_i_18_n_13),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[16]));
  LUT5 #(
    .INIT(32'h00000100)) 
    dout__0_i_10
       (.I0(p_Result_s_reg_936[1]),
        .I1(\p_Result_s_reg_936_reg[5] ),
        .I2(p_Result_s_reg_936[2]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[7]));
  LUT5 #(
    .INIT(32'h00000400)) 
    dout__0_i_11
       (.I0(p_Result_s_reg_936[2]),
        .I1(p_Result_s_reg_936[1]),
        .I2(\p_Result_s_reg_936_reg[0] ),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[6]));
  LUT5 #(
    .INIT(32'h00000400)) 
    dout__0_i_12
       (.I0(\p_Result_s_reg_936_reg[5] ),
        .I1(p_Result_s_reg_936[1]),
        .I2(p_Result_s_reg_936[2]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[5]));
  LUT4 #(
    .INIT(16'h0080)) 
    dout__0_i_13
       (.I0(p_Result_s_reg_936[2]),
        .I1(dout__0_i_18_n_13),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[4]));
  LUT5 #(
    .INIT(32'h00001000)) 
    dout__0_i_14
       (.I0(p_Result_s_reg_936[1]),
        .I1(\p_Result_s_reg_936_reg[5] ),
        .I2(p_Result_s_reg_936[2]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[3]));
  LUT5 #(
    .INIT(32'h00000800)) 
    dout__0_i_15
       (.I0(p_Result_s_reg_936[2]),
        .I1(p_Result_s_reg_936[1]),
        .I2(\p_Result_s_reg_936_reg[0] ),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[2]));
  LUT5 #(
    .INIT(32'h00004000)) 
    dout__0_i_16
       (.I0(\p_Result_s_reg_936_reg[5] ),
        .I1(p_Result_s_reg_936[1]),
        .I2(p_Result_s_reg_936[2]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[1]));
  LUT4 #(
    .INIT(16'h0020)) 
    dout__0_i_17
       (.I0(dout__0_i_18_n_13),
        .I1(p_Result_s_reg_936[3]),
        .I2(p_Result_s_reg_936[4]),
        .I3(p_Result_s_reg_936[2]),
        .O(lshr_ln1201_fu_657_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    dout__0_i_18
       (.I0(p_Result_s_reg_936[1]),
        .I1(p_Result_s_reg_936[7]),
        .I2(p_Result_s_reg_936[6]),
        .I3(p_Result_s_reg_936[5]),
        .I4(p_Result_s_reg_936[0]),
        .O(dout__0_i_18_n_13));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    dout__0_i_19
       (.I0(p_Result_s_reg_936[5]),
        .I1(p_Result_s_reg_936[6]),
        .I2(p_Result_s_reg_936[7]),
        .I3(p_Result_s_reg_936[0]),
        .O(\p_Result_s_reg_936_reg[5] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    dout__0_i_2
       (.I0(p_Result_s_reg_936[1]),
        .I1(\p_Result_s_reg_936_reg[5] ),
        .I2(p_Result_s_reg_936[2]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[15]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dout__0_i_20
       (.I0(p_Result_s_reg_936[0]),
        .I1(p_Result_s_reg_936[5]),
        .I2(p_Result_s_reg_936[6]),
        .I3(p_Result_s_reg_936[7]),
        .O(\p_Result_s_reg_936_reg[0] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    dout__0_i_3
       (.I0(p_Result_s_reg_936[2]),
        .I1(p_Result_s_reg_936[1]),
        .I2(\p_Result_s_reg_936_reg[0] ),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[14]));
  LUT5 #(
    .INIT(32'h00000004)) 
    dout__0_i_4
       (.I0(\p_Result_s_reg_936_reg[5] ),
        .I1(p_Result_s_reg_936[1]),
        .I2(p_Result_s_reg_936[2]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[13]));
  LUT4 #(
    .INIT(16'h0008)) 
    dout__0_i_5
       (.I0(p_Result_s_reg_936[2]),
        .I1(dout__0_i_18_n_13),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[12]));
  LUT5 #(
    .INIT(32'h00000010)) 
    dout__0_i_6
       (.I0(p_Result_s_reg_936[1]),
        .I1(\p_Result_s_reg_936_reg[5] ),
        .I2(p_Result_s_reg_936[2]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[11]));
  LUT5 #(
    .INIT(32'h00000008)) 
    dout__0_i_7
       (.I0(p_Result_s_reg_936[2]),
        .I1(p_Result_s_reg_936[1]),
        .I2(\p_Result_s_reg_936_reg[0] ),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[10]));
  LUT5 #(
    .INIT(32'h00000040)) 
    dout__0_i_8
       (.I0(\p_Result_s_reg_936_reg[5] ),
        .I1(p_Result_s_reg_936[1]),
        .I2(p_Result_s_reg_936[2]),
        .I3(p_Result_s_reg_936[3]),
        .I4(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[9]));
  LUT4 #(
    .INIT(16'h0040)) 
    dout__0_i_9
       (.I0(p_Result_s_reg_936[2]),
        .I1(dout__0_i_18_n_13),
        .I2(p_Result_s_reg_936[3]),
        .I3(p_Result_s_reg_936[4]),
        .O(lshr_ln1201_fu_657_p2[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_13,dout_carry_n_14,dout_carry_n_15,dout_carry_n_16}),
        .CYINIT(1'b0),
        .DI({dout_carry__5_0[2:0],1'b0}),
        .O(tmp_6_reg_971_reg__1[-1111111092:-1111111095]),
        .S({dout_carry_i_1_n_13,dout_carry_i_2_n_13,dout_carry_i_3_n_13,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_13),
        .CO({dout_carry__0_n_13,dout_carry__0_n_14,dout_carry__0_n_15,dout_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[6:3]),
        .O(tmp_6_reg_971_reg__1[-1111111088:-1111111091]),
        .S({dout_carry__0_i_1_n_13,dout_carry__0_i_2_n_13,dout_carry__0_i_3_n_13,dout_carry__0_i_4_n_13}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1
       (.I0(dout_carry__5_0[6]),
        .I1(dout_carry__3_0[6]),
        .O(dout_carry__0_i_1_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2
       (.I0(dout_carry__5_0[5]),
        .I1(dout_carry__3_0[5]),
        .O(dout_carry__0_i_2_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3
       (.I0(dout_carry__5_0[4]),
        .I1(dout_carry__3_0[4]),
        .O(dout_carry__0_i_3_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4
       (.I0(dout_carry__5_0[3]),
        .I1(dout_carry__3_0[3]),
        .O(dout_carry__0_i_4_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_13),
        .CO({dout_carry__1_n_13,dout_carry__1_n_14,dout_carry__1_n_15,dout_carry__1_n_16}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[10:7]),
        .O(tmp_6_reg_971_reg__1[-1111111084:-1111111087]),
        .S({dout_carry__1_i_1_n_13,dout_carry__1_i_2_n_13,dout_carry__1_i_3_n_13,dout_carry__1_i_4_n_13}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1
       (.I0(dout_carry__5_0[10]),
        .I1(dout_carry__3_0[10]),
        .O(dout_carry__1_i_1_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2
       (.I0(dout_carry__5_0[9]),
        .I1(dout_carry__3_0[9]),
        .O(dout_carry__1_i_2_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3
       (.I0(dout_carry__5_0[8]),
        .I1(dout_carry__3_0[8]),
        .O(dout_carry__1_i_3_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4
       (.I0(dout_carry__5_0[7]),
        .I1(dout_carry__3_0[7]),
        .O(dout_carry__1_i_4_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_13),
        .CO({dout_carry__2_n_13,dout_carry__2_n_14,dout_carry__2_n_15,dout_carry__2_n_16}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[14:11]),
        .O(tmp_6_reg_971_reg__1[-1111111080:-1111111083]),
        .S({dout_carry__2_i_1_n_13,dout_carry__2_i_2_n_13,dout_carry__2_i_3_n_13,dout_carry__2_i_4_n_13}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1
       (.I0(dout_carry__5_0[14]),
        .I1(dout_carry__3_0[14]),
        .O(dout_carry__2_i_1_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2
       (.I0(dout_carry__5_0[13]),
        .I1(dout_carry__3_0[13]),
        .O(dout_carry__2_i_2_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3
       (.I0(dout_carry__5_0[12]),
        .I1(dout_carry__3_0[12]),
        .O(dout_carry__2_i_3_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4
       (.I0(dout_carry__5_0[11]),
        .I1(dout_carry__3_0[11]),
        .O(dout_carry__2_i_4_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__3
       (.CI(dout_carry__2_n_13),
        .CO({dout_carry__3_n_13,dout_carry__3_n_14,dout_carry__3_n_15,dout_carry__3_n_16}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[18:15]),
        .O(tmp_6_reg_971_reg__1[-1111111076:-1111111079]),
        .S({dout_carry__3_i_1_n_13,dout_carry__3_i_2_n_13,dout_carry__3_i_3_n_13,dout_carry__3_i_4_n_13}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__3_i_1
       (.I0(dout_carry__5_0[18]),
        .I1(dout_carry__5_1[1]),
        .O(dout_carry__3_i_1_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__3_i_2
       (.I0(dout_carry__5_0[17]),
        .I1(dout_carry__5_1[0]),
        .O(dout_carry__3_i_2_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__3_i_3
       (.I0(dout_carry__5_0[16]),
        .I1(dout_carry__3_0[16]),
        .O(dout_carry__3_i_3_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__3_i_4
       (.I0(dout_carry__5_0[15]),
        .I1(dout_carry__3_0[15]),
        .O(dout_carry__3_i_4_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__4
       (.CI(dout_carry__3_n_13),
        .CO({dout_carry__4_n_13,dout_carry__4_n_14,dout_carry__4_n_15,dout_carry__4_n_16}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[22:19]),
        .O(tmp_6_reg_971_reg__1[-1111111072:-1111111075]),
        .S({dout_carry__4_i_1_n_13,dout_carry__4_i_2_n_13,dout_carry__4_i_3_n_13,dout_carry__4_i_4_n_13}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__4_i_1
       (.I0(dout_carry__5_0[22]),
        .I1(dout_carry__5_1[5]),
        .O(dout_carry__4_i_1_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__4_i_2
       (.I0(dout_carry__5_0[21]),
        .I1(dout_carry__5_1[4]),
        .O(dout_carry__4_i_2_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__4_i_3
       (.I0(dout_carry__5_0[20]),
        .I1(dout_carry__5_1[3]),
        .O(dout_carry__4_i_3_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__4_i_4
       (.I0(dout_carry__5_0[19]),
        .I1(dout_carry__5_1[2]),
        .O(dout_carry__4_i_4_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__5
       (.CI(dout_carry__4_n_13),
        .CO({NLW_dout_carry__5_CO_UNCONNECTED[3:1],dout_carry__5_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout_carry__5_0[23]}),
        .O({NLW_dout_carry__5_O_UNCONNECTED[3:2],tmp_6_reg_971_reg__1[-1111111070:-1111111071]}),
        .S({1'b0,1'b0,dout_carry__5_i_1_n_13,dout_carry__5_i_2_n_13}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__5_i_1
       (.I0(dout_carry__5_1[7]),
        .I1(dout_carry__5_0[24]),
        .O(dout_carry__5_i_1_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__5_i_2
       (.I0(dout_carry__5_0[23]),
        .I1(dout_carry__5_1[6]),
        .O(dout_carry__5_i_2_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1
       (.I0(dout_carry__5_0[2]),
        .I1(dout_carry__3_0[2]),
        .O(dout_carry_i_1_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2
       (.I0(dout_carry__5_0[1]),
        .I1(dout_carry__3_0[1]),
        .O(dout_carry_i_2_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3
       (.I0(dout_carry__5_0[0]),
        .I1(dout_carry__3_0[0]),
        .O(dout_carry_i_3_n_13));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_268[0]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111095]),
        .I1(icmp_ln1547_2_reg_948),
        .I2(tmp_2_reg_952),
        .O(\tmp_V_1_reg_943_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \storemerge8_reg_268[10]_i_1 
       (.I0(\storemerge8_reg_268_reg[25]_0 ),
        .I1(\storemerge8_reg_268_reg[11] ),
        .I2(tmp_6_reg_971_reg__1[-1111111085]),
        .I3(\storemerge8_reg_268_reg[25]_1 ),
        .I4(\storemerge8_reg_268_reg[10] ),
        .I5(\storemerge8_reg_268_reg[25]_2 ),
        .O(\tmp_V_1_reg_943_reg[7] [10]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_268[11]_i_1 
       (.I0(\storemerge8_reg_268_reg[12] ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(\storemerge8_reg_268_reg[25]_2 ),
        .I3(\storemerge8_reg_268_reg[11] ),
        .I4(tmp_6_reg_971_reg__1[-1111111084]),
        .I5(\storemerge8_reg_268_reg[25]_1 ),
        .O(\tmp_V_1_reg_943_reg[7] [11]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_268[12]_i_1 
       (.I0(\storemerge8_reg_268_reg[13] ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(\storemerge8_reg_268_reg[25]_2 ),
        .I3(\storemerge8_reg_268_reg[12] ),
        .I4(tmp_6_reg_971_reg__1[-1111111083]),
        .I5(\storemerge8_reg_268_reg[25]_1 ),
        .O(\tmp_V_1_reg_943_reg[7] [12]));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \storemerge8_reg_268[13]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111082]),
        .I1(\storemerge8_reg_268_reg[25]_1 ),
        .I2(\storemerge8_reg_268_reg[25]_0 ),
        .I3(\storemerge8_reg_268_reg[14] ),
        .I4(\storemerge8_reg_268_reg[13] ),
        .I5(\storemerge8_reg_268_reg[25]_2 ),
        .O(\tmp_V_1_reg_943_reg[7] [13]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_268[14]_i_1 
       (.I0(\storemerge8_reg_268_reg[15] ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(\storemerge8_reg_268_reg[25]_2 ),
        .I3(\storemerge8_reg_268_reg[14] ),
        .I4(tmp_6_reg_971_reg__1[-1111111081]),
        .I5(\storemerge8_reg_268_reg[25]_1 ),
        .O(\tmp_V_1_reg_943_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_268[15]_i_1 
       (.I0(\storemerge8_reg_268_reg[16] ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(tmp_6_reg_971_reg__1[-1111111080]),
        .I3(\storemerge8_reg_268_reg[25]_1 ),
        .I4(\storemerge8_reg_268_reg[25]_2 ),
        .I5(\storemerge8_reg_268_reg[15] ),
        .O(\tmp_V_1_reg_943_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_268[16]_i_1 
       (.I0(\storemerge8_reg_268_reg[17] ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(tmp_6_reg_971_reg__1[-1111111079]),
        .I3(\storemerge8_reg_268_reg[25]_1 ),
        .I4(\storemerge8_reg_268_reg[25]_2 ),
        .I5(\storemerge8_reg_268_reg[16] ),
        .O(\tmp_V_1_reg_943_reg[7] [16]));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \storemerge8_reg_268[17]_i_1 
       (.I0(\storemerge8_reg_268_reg[25]_0 ),
        .I1(\storemerge8_reg_268_reg[18] ),
        .I2(tmp_6_reg_971_reg__1[-1111111078]),
        .I3(\storemerge8_reg_268_reg[25]_1 ),
        .I4(\storemerge8_reg_268_reg[17] ),
        .I5(\storemerge8_reg_268_reg[25]_2 ),
        .O(\tmp_V_1_reg_943_reg[7] [17]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_268[18]_i_1 
       (.I0(\storemerge8_reg_268_reg[19] ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(tmp_6_reg_971_reg__1[-1111111077]),
        .I3(\storemerge8_reg_268_reg[25]_1 ),
        .I4(\storemerge8_reg_268_reg[25]_2 ),
        .I5(\storemerge8_reg_268_reg[18] ),
        .O(\tmp_V_1_reg_943_reg[7] [18]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_268[19]_i_1 
       (.I0(\storemerge8_reg_268_reg[19] ),
        .I1(\storemerge8_reg_268_reg[25]_2 ),
        .I2(\storemerge8_reg_268_reg[25]_0 ),
        .I3(\storemerge8_reg_268_reg[20] ),
        .I4(tmp_6_reg_971_reg__1[-1111111076]),
        .I5(\storemerge8_reg_268_reg[25]_1 ),
        .O(\tmp_V_1_reg_943_reg[7] [19]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_268[1]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111094]),
        .I1(icmp_ln1547_2_reg_948),
        .I2(tmp_2_reg_952),
        .O(\tmp_V_1_reg_943_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_268[20]_i_1 
       (.I0(\storemerge8_reg_268_reg[21] ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(tmp_6_reg_971_reg__1[-1111111075]),
        .I3(\storemerge8_reg_268_reg[25]_1 ),
        .I4(\storemerge8_reg_268_reg[25]_2 ),
        .I5(\storemerge8_reg_268_reg[20] ),
        .O(\tmp_V_1_reg_943_reg[7] [20]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_268[21]_i_1 
       (.I0(\storemerge8_reg_268_reg[21] ),
        .I1(\storemerge8_reg_268_reg[25]_2 ),
        .I2(\storemerge8_reg_268_reg[25]_0 ),
        .I3(\storemerge8_reg_268_reg[22] ),
        .I4(tmp_6_reg_971_reg__1[-1111111074]),
        .I5(\storemerge8_reg_268_reg[25]_1 ),
        .O(\tmp_V_1_reg_943_reg[7] [21]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_268[22]_i_1 
       (.I0(\storemerge8_reg_268_reg[23] ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(tmp_6_reg_971_reg__1[-1111111073]),
        .I3(\storemerge8_reg_268_reg[25]_1 ),
        .I4(\storemerge8_reg_268_reg[25]_2 ),
        .I5(\storemerge8_reg_268_reg[22] ),
        .O(\tmp_V_1_reg_943_reg[7] [22]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_268[23]_i_1 
       (.I0(\storemerge8_reg_268_reg[23] ),
        .I1(\storemerge8_reg_268_reg[25]_2 ),
        .I2(\storemerge8_reg_268_reg[25]_0 ),
        .I3(\storemerge8_reg_268_reg[24] ),
        .I4(tmp_6_reg_971_reg__1[-1111111072]),
        .I5(\storemerge8_reg_268_reg[25]_1 ),
        .O(\tmp_V_1_reg_943_reg[7] [23]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_268[24]_i_1 
       (.I0(\storemerge8_reg_268_reg[25]_3 ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(tmp_6_reg_971_reg__1[-1111111071]),
        .I3(\storemerge8_reg_268_reg[25]_1 ),
        .I4(\storemerge8_reg_268_reg[25]_2 ),
        .I5(\storemerge8_reg_268_reg[24] ),
        .O(\tmp_V_1_reg_943_reg[7] [24]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_268[25]_i_2 
       (.I0(\storemerge8_reg_268_reg[25] ),
        .I1(\storemerge8_reg_268_reg[25]_0 ),
        .I2(tmp_6_reg_971_reg__1[-1111111070]),
        .I3(\storemerge8_reg_268_reg[25]_1 ),
        .I4(\storemerge8_reg_268_reg[25]_2 ),
        .I5(\storemerge8_reg_268_reg[25]_3 ),
        .O(\tmp_V_1_reg_943_reg[7] [25]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_268[2]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111093]),
        .I1(icmp_ln1547_2_reg_948),
        .I2(tmp_2_reg_952),
        .O(\tmp_V_1_reg_943_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_268[3]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111092]),
        .I1(icmp_ln1547_2_reg_948),
        .I2(tmp_2_reg_952),
        .O(\tmp_V_1_reg_943_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_268[4]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111091]),
        .I1(icmp_ln1547_2_reg_948),
        .I2(tmp_2_reg_952),
        .O(\tmp_V_1_reg_943_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_268[5]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111090]),
        .I1(icmp_ln1547_2_reg_948),
        .I2(tmp_2_reg_952),
        .O(\tmp_V_1_reg_943_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_268[6]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111089]),
        .I1(icmp_ln1547_2_reg_948),
        .I2(tmp_2_reg_952),
        .O(\tmp_V_1_reg_943_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_268[7]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111088]),
        .I1(icmp_ln1547_2_reg_948),
        .I2(tmp_2_reg_952),
        .O(\tmp_V_1_reg_943_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAAAA0030AAAA0000)) 
    \storemerge8_reg_268[8]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111087]),
        .I1(\storemerge8_reg_268_reg[8] ),
        .I2(\storemerge8_reg_268_reg[8]_0 ),
        .I3(p_Result_s_reg_936[2]),
        .I4(\storemerge8_reg_268_reg[25]_1 ),
        .I5(dout__0_i_18_n_13),
        .O(\tmp_V_1_reg_943_reg[7] [8]));
  LUT6 #(
    .INIT(64'h888B888B888BBBBB)) 
    \storemerge8_reg_268[9]_i_1 
       (.I0(tmp_6_reg_971_reg__1[-1111111086]),
        .I1(\storemerge8_reg_268_reg[25]_1 ),
        .I2(\storemerge8_reg_268_reg[9] ),
        .I3(\storemerge8_reg_268_reg[9]_0 ),
        .I4(\storemerge8_reg_268_reg[10] ),
        .I5(\p_Result_s_reg_936_reg[0] ),
        .O(\tmp_V_1_reg_943_reg[7] [9]));
endmodule

(* ORIG_REF_NAME = "nnlayer_nnlayer_Pipeline_VITIS_LOOP_116_1" *) 
module design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_116_1
   (WEBWE,
    \zext_ln118_reg_123_reg[0]_0 ,
    D,
    ap_loop_init_int_reg,
    \cmp4_i19880_reg_825_reg[0] ,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    \cmp4_i19880_reg_825_reg[0]_0 ,
    \cmp4_i19880_reg_825_reg[0]_1 ,
    \zext_ln80_reg_989_reg[6] ,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[2] ,
    Q,
    mem_reg,
    output_r_ce0,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg,
    \ap_CS_fsm_reg[48] ,
    CO,
    \ap_CS_fsm_reg[109] ,
    \ap_CS_fsm_reg[109]_0 ,
    \ap_CS_fsm_reg[109]_1 ,
    \ap_CS_fsm_reg[48]_0 ,
    \ap_CS_fsm_reg[48]_1 ,
    \ap_CS_fsm_reg[48]_2 ,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg,
    \ap_CS_fsm_reg[109]_2 ,
    \ap_CS_fsm_reg[109]_3 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0,
    ram_reg_3,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0,
    mem_reg_0,
    mem_reg_1,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1,
    ap_clk,
    numOfOutputNeurons_read_reg_781,
    ap_rst_n_inv);
  output [0:0]WEBWE;
  output \zext_ln118_reg_123_reg[0]_0 ;
  output [1:0]D;
  output ap_loop_init_int_reg;
  output \cmp4_i19880_reg_825_reg[0] ;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output \cmp4_i19880_reg_825_reg[0]_0 ;
  output \cmp4_i19880_reg_825_reg[0]_1 ;
  output [5:0]\zext_ln80_reg_989_reg[6] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \ap_CS_fsm_reg[2] ;
  input [4:0]Q;
  input [6:0]mem_reg;
  input output_r_ce0;
  input grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg;
  input \ap_CS_fsm_reg[48] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[109] ;
  input \ap_CS_fsm_reg[109]_0 ;
  input \ap_CS_fsm_reg[109]_1 ;
  input \ap_CS_fsm_reg[48]_0 ;
  input \ap_CS_fsm_reg[48]_1 ;
  input \ap_CS_fsm_reg[48]_2 ;
  input grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg;
  input \ap_CS_fsm_reg[109]_2 ;
  input [1:0]\ap_CS_fsm_reg[109]_3 ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0;
  input ram_reg_3;
  input [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0;
  input mem_reg_0;
  input [6:0]mem_reg_1;
  input grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1;
  input ap_clk;
  input [7:0]numOfOutputNeurons_read_reg_781;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[109] ;
  wire \ap_CS_fsm_reg[109]_0 ;
  wire \ap_CS_fsm_reg[109]_1 ;
  wire \ap_CS_fsm_reg[109]_2 ;
  wire [1:0]\ap_CS_fsm_reg[109]_3 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg[48]_0 ;
  wire \ap_CS_fsm_reg[48]_1 ;
  wire \ap_CS_fsm_reg[48]_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_rst_n_inv;
  wire \cmp4_i19880_reg_825_reg[0] ;
  wire \cmp4_i19880_reg_825_reg[0]_0 ;
  wire \cmp4_i19880_reg_825_reg[0]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1;
  wire [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_V_address0;
  wire [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_ce0;
  wire [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0;
  wire i_1_fu_460;
  wire i_1_fu_461;
  wire \i_1_fu_46_reg_n_13_[0] ;
  wire \i_1_fu_46_reg_n_13_[1] ;
  wire \i_1_fu_46_reg_n_13_[2] ;
  wire \i_1_fu_46_reg_n_13_[3] ;
  wire \i_1_fu_46_reg_n_13_[4] ;
  wire \i_1_fu_46_reg_n_13_[5] ;
  wire \i_1_fu_46_reg_n_13_[6] ;
  wire \i_1_fu_46_reg_n_13_[7] ;
  wire [7:0]i_7_fu_97_p2;
  wire [6:0]mem_reg;
  wire mem_reg_0;
  wire [6:0]mem_reg_1;
  wire mem_reg_i_37_n_13;
  wire mem_reg_i_38_n_13;
  wire mem_reg_i_39_n_13;
  wire mem_reg_i_40_n_13;
  wire mem_reg_i_41_n_13;
  wire mem_reg_i_42_n_13;
  wire [7:0]numOfOutputNeurons_read_reg_781;
  wire output_r_ce0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire \zext_ln118_reg_123_reg[0]_0 ;
  wire [5:0]\zext_ln80_reg_989_reg[6] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_ce0),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_4 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .E(i_1_fu_461),
        .Q({Q[4],Q[2:0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_30),
        .\ap_CS_fsm_reg[109] (\ap_CS_fsm_reg[109] ),
        .\ap_CS_fsm_reg[109]_0 (\ap_CS_fsm_reg[109]_0 ),
        .\ap_CS_fsm_reg[109]_1 (\ap_CS_fsm_reg[109]_1 ),
        .\ap_CS_fsm_reg[109]_2 (\ap_CS_fsm_reg[109]_2 ),
        .\ap_CS_fsm_reg[109]_3 (\ap_CS_fsm_reg[109]_3 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[48] (\ap_CS_fsm_reg[48] ),
        .\ap_CS_fsm_reg[48]_0 (\ap_CS_fsm_reg[48]_0 ),
        .\ap_CS_fsm_reg[48]_1 (\ap_CS_fsm_reg[48]_1 ),
        .\ap_CS_fsm_reg[48]_2 (\ap_CS_fsm_reg[48]_2 ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(flow_control_loop_pipe_sequential_init_U_n_33),
        .\cmp4_i19880_reg_825_reg[0] (\cmp4_i19880_reg_825_reg[0] ),
        .\cmp4_i19880_reg_825_reg[0]_0 (\cmp4_i19880_reg_825_reg[0]_0 ),
        .\cmp4_i19880_reg_825_reg[0]_1 (\cmp4_i19880_reg_825_reg[0]_1 ),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg(i_1_fu_460),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_0),
        .grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_2(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg_reg_1),
        .\i_1_fu_46_reg[5] (i_7_fu_97_p2),
        .\i_1_fu_46_reg[6] (grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_V_address0),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .\zext_ln118_reg_123_reg[6] ({\i_1_fu_46_reg_n_13_[7] ,\i_1_fu_46_reg_n_13_[6] ,\i_1_fu_46_reg_n_13_[5] ,\i_1_fu_46_reg_n_13_[4] ,\i_1_fu_46_reg_n_13_[3] ,\i_1_fu_46_reg_n_13_[2] ,\i_1_fu_46_reg_n_13_[1] ,\i_1_fu_46_reg_n_13_[0] }));
  FDRE \i_1_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(i_1_fu_460),
        .D(i_7_fu_97_p2[0]),
        .Q(\i_1_fu_46_reg_n_13_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_1_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_460),
        .D(i_7_fu_97_p2[1]),
        .Q(\i_1_fu_46_reg_n_13_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_1_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_460),
        .D(i_7_fu_97_p2[2]),
        .Q(\i_1_fu_46_reg_n_13_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_1_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(i_1_fu_460),
        .D(i_7_fu_97_p2[3]),
        .Q(\i_1_fu_46_reg_n_13_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_1_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(i_1_fu_460),
        .D(i_7_fu_97_p2[4]),
        .Q(\i_1_fu_46_reg_n_13_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_1_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(i_1_fu_460),
        .D(i_7_fu_97_p2[5]),
        .Q(\i_1_fu_46_reg_n_13_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_1_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(i_1_fu_460),
        .D(i_7_fu_97_p2[6]),
        .Q(\i_1_fu_46_reg_n_13_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_1_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(i_1_fu_460),
        .D(i_7_fu_97_p2[7]),
        .Q(\i_1_fu_46_reg_n_13_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_i_33
       (.I0(\zext_ln118_reg_123_reg[0]_0 ),
        .I1(Q[3]),
        .I2(mem_reg[0]),
        .I3(output_r_ce0),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'h88880008)) 
    mem_reg_i_36
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_ce0),
        .I1(Q[4]),
        .I2(\ap_CS_fsm_reg[109]_3 [0]),
        .I3(\ap_CS_fsm_reg[109]_3 [1]),
        .I4(\ap_CS_fsm_reg[109]_2 ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_37
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[6]),
        .I1(ram_reg_3),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[6]),
        .I3(mem_reg_0),
        .I4(mem_reg_1[6]),
        .O(mem_reg_i_37_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_38
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[5]),
        .I1(ram_reg_3),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[5]),
        .I3(mem_reg_0),
        .I4(mem_reg_1[5]),
        .O(mem_reg_i_38_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_39
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[4]),
        .I1(ram_reg_3),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[4]),
        .I3(mem_reg_0),
        .I4(mem_reg_1[4]),
        .O(mem_reg_i_39_n_13));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_3__1
       (.I0(mem_reg[6]),
        .I1(Q[3]),
        .I2(mem_reg_i_37_n_13),
        .O(\zext_ln80_reg_989_reg[6] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_40
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[3]),
        .I1(ram_reg_3),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[3]),
        .I3(mem_reg_0),
        .I4(mem_reg_1[3]),
        .O(mem_reg_i_40_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_41
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[2]),
        .I1(ram_reg_3),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[2]),
        .I3(mem_reg_0),
        .I4(mem_reg_1[2]),
        .O(mem_reg_i_41_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_42
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[1]),
        .I1(ram_reg_3),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[1]),
        .I3(mem_reg_0),
        .I4(mem_reg_1[1]),
        .O(mem_reg_i_42_n_13));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_4__1
       (.I0(mem_reg[5]),
        .I1(Q[3]),
        .I2(mem_reg_i_38_n_13),
        .O(\zext_ln80_reg_989_reg[6] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_59
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[0]),
        .I1(ram_reg_3),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[0]),
        .I3(mem_reg_0),
        .I4(mem_reg_1[0]),
        .O(\zext_ln118_reg_123_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_5__1
       (.I0(mem_reg[4]),
        .I1(Q[3]),
        .I2(mem_reg_i_39_n_13),
        .O(\zext_ln80_reg_989_reg[6] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_6__1
       (.I0(mem_reg[3]),
        .I1(Q[3]),
        .I2(mem_reg_i_40_n_13),
        .O(\zext_ln80_reg_989_reg[6] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_7__1
       (.I0(mem_reg[2]),
        .I1(Q[3]),
        .I2(mem_reg_i_41_n_13),
        .O(\zext_ln80_reg_989_reg[6] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_8__1
       (.I0(mem_reg[1]),
        .I1(Q[3]),
        .I2(mem_reg_i_42_n_13),
        .O(\zext_ln80_reg_989_reg[6] [0]));
  FDRE \zext_ln118_reg_123_reg[0] 
       (.C(ap_clk),
        .CE(i_1_fu_461),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_V_address0[0]),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[0]),
        .R(1'b0));
  FDRE \zext_ln118_reg_123_reg[1] 
       (.C(ap_clk),
        .CE(i_1_fu_461),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_V_address0[1]),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[1]),
        .R(1'b0));
  FDRE \zext_ln118_reg_123_reg[2] 
       (.C(ap_clk),
        .CE(i_1_fu_461),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_V_address0[2]),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[2]),
        .R(1'b0));
  FDRE \zext_ln118_reg_123_reg[3] 
       (.C(ap_clk),
        .CE(i_1_fu_461),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_V_address0[3]),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[3]),
        .R(1'b0));
  FDRE \zext_ln118_reg_123_reg[4] 
       (.C(ap_clk),
        .CE(i_1_fu_461),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_V_address0[4]),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[4]),
        .R(1'b0));
  FDRE \zext_ln118_reg_123_reg[5] 
       (.C(ap_clk),
        .CE(i_1_fu_461),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_V_address0[5]),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[5]),
        .R(1'b0));
  FDRE \zext_ln118_reg_123_reg[6] 
       (.C(ap_clk),
        .CE(i_1_fu_461),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_V_address0[6]),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_output_r_address0[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1" *) 
module design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1
   (ADDRARDADDR,
    \activation_read_reg_777_reg[0] ,
    \activation_read_reg_777_reg[1] ,
    \cmp4_i19880_reg_825_reg[0] ,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    output_r_ce0,
    \activation_read_reg_777_reg[0]_0 ,
    WEBWE,
    DIBDI,
    output_r_address0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg,
    Q,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0,
    mem_reg_2,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    DIADI,
    ap_clk,
    numOfOutputNeurons_read_reg_781,
    ap_rst_n_inv);
  output [2:0]ADDRARDADDR;
  output \activation_read_reg_777_reg[0] ;
  output \activation_read_reg_777_reg[1] ;
  output \cmp4_i19880_reg_825_reg[0] ;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output output_r_ce0;
  output \activation_read_reg_777_reg[0]_0 ;
  output [0:0]WEBWE;
  output [7:0]DIBDI;
  output [6:0]output_r_address0;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg;
  input [1:0]Q;
  input grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input [0:0]ram_reg_15;
  input mem_reg;
  input [0:0]mem_reg_0;
  input mem_reg_1;
  input grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0;
  input mem_reg_2;
  input grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0;
  input mem_reg_3;
  input [0:0]mem_reg_4;
  input mem_reg_5;
  input [6:0]mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input [0:0]DIADI;
  input ap_clk;
  input [7:0]numOfOutputNeurons_read_reg_781;
  input ap_rst_n_inv;

  wire [2:0]ADDRARDADDR;
  wire [0:0]DIADI;
  wire [7:0]DIBDI;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire \activation_read_reg_777_reg[0] ;
  wire \activation_read_reg_777_reg[0]_0 ;
  wire \activation_read_reg_777_reg[1] ;
  wire ap_clk;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n_inv;
  wire \cmp4_i19880_reg_825_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0;
  wire [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_V_address0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_r_ce0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0;
  wire i_3_fu_520;
  wire i_3_fu_521;
  wire \i_3_fu_52_reg_n_13_[0] ;
  wire \i_3_fu_52_reg_n_13_[1] ;
  wire \i_3_fu_52_reg_n_13_[2] ;
  wire \i_3_fu_52_reg_n_13_[3] ;
  wire \i_3_fu_52_reg_n_13_[4] ;
  wire \i_3_fu_52_reg_n_13_[5] ;
  wire \i_3_fu_52_reg_n_13_[6] ;
  wire \i_3_fu_52_reg_n_13_[7] ;
  wire [7:0]i_6_fu_102_p2;
  wire mem_reg;
  wire [0:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_2;
  wire mem_reg_3;
  wire [0:0]mem_reg_4;
  wire mem_reg_5;
  wire [6:0]mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire [7:0]numOfOutputNeurons_read_reg_781;
  wire [6:0]output_r_address0;
  wire output_r_ce0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire [0:0]ram_reg_15;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_r_ce0),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_V_address0),
        .E(i_3_fu_521),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_30),
        .\activation_read_reg_777_reg[0] (\activation_read_reg_777_reg[0] ),
        .\activation_read_reg_777_reg[0]_0 (\activation_read_reg_777_reg[0]_0 ),
        .\activation_read_reg_777_reg[1] (\activation_read_reg_777_reg[1] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(flow_control_loop_pipe_sequential_init_U_n_33),
        .\cmp4_i19880_reg_825_reg[0] (\cmp4_i19880_reg_825_reg[0] ),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg(i_3_fu_520),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0),
        .\i_3_fu_52_reg[5] (i_6_fu_102_p2),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_10),
        .ram_reg_11(ram_reg_11),
        .ram_reg_12(ram_reg_12),
        .ram_reg_13(ram_reg_13),
        .ram_reg_14(ram_reg_14),
        .ram_reg_15(ram_reg_15),
        .ram_reg_16(mem_reg),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6),
        .ram_reg_7(ram_reg_7),
        .ram_reg_8(ram_reg_8),
        .ram_reg_9(ram_reg_9),
        .\zext_ln18_reg_153_reg[6] ({\i_3_fu_52_reg_n_13_[7] ,\i_3_fu_52_reg_n_13_[6] ,\i_3_fu_52_reg_n_13_[5] ,\i_3_fu_52_reg_n_13_[4] ,\i_3_fu_52_reg_n_13_[3] ,\i_3_fu_52_reg_n_13_[2] ,\i_3_fu_52_reg_n_13_[1] ,\i_3_fu_52_reg_n_13_[0] }));
  FDRE \i_3_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(i_3_fu_520),
        .D(i_6_fu_102_p2[0]),
        .Q(\i_3_fu_52_reg_n_13_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_3_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(i_3_fu_520),
        .D(i_6_fu_102_p2[1]),
        .Q(\i_3_fu_52_reg_n_13_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_3_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(i_3_fu_520),
        .D(i_6_fu_102_p2[2]),
        .Q(\i_3_fu_52_reg_n_13_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_3_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(i_3_fu_520),
        .D(i_6_fu_102_p2[3]),
        .Q(\i_3_fu_52_reg_n_13_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_3_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(i_3_fu_520),
        .D(i_6_fu_102_p2[4]),
        .Q(\i_3_fu_52_reg_n_13_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_3_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(i_3_fu_520),
        .D(i_6_fu_102_p2[5]),
        .Q(\i_3_fu_52_reg_n_13_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_3_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(i_3_fu_520),
        .D(i_6_fu_102_p2[6]),
        .Q(\i_3_fu_52_reg_n_13_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \i_3_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(i_3_fu_520),
        .D(i_6_fu_102_p2[7]),
        .Q(\i_3_fu_52_reg_n_13_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \int_output_r/mem_reg_i_25 
       (.I0(output_r_ce0),
        .I1(mem_reg_4),
        .I2(mem_reg_0),
        .I3(mem_reg_3),
        .I4(DIADI),
        .O(DIBDI[7]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \int_output_r/mem_reg_i_26 
       (.I0(output_r_ce0),
        .I1(mem_reg_4),
        .I2(mem_reg_3),
        .I3(mem_reg_5),
        .I4(mem_reg_0),
        .I5(mem_reg_6[6]),
        .O(DIBDI[6]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \int_output_r/mem_reg_i_27 
       (.I0(output_r_ce0),
        .I1(mem_reg_4),
        .I2(mem_reg_3),
        .I3(mem_reg_7),
        .I4(mem_reg_0),
        .I5(mem_reg_6[5]),
        .O(DIBDI[5]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \int_output_r/mem_reg_i_28 
       (.I0(output_r_ce0),
        .I1(mem_reg_4),
        .I2(mem_reg_3),
        .I3(mem_reg_8),
        .I4(mem_reg_0),
        .I5(mem_reg_6[4]),
        .O(DIBDI[4]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \int_output_r/mem_reg_i_29 
       (.I0(output_r_ce0),
        .I1(mem_reg_4),
        .I2(mem_reg_3),
        .I3(mem_reg_9),
        .I4(mem_reg_0),
        .I5(mem_reg_6[3]),
        .O(DIBDI[3]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \int_output_r/mem_reg_i_30 
       (.I0(output_r_ce0),
        .I1(mem_reg_4),
        .I2(mem_reg_3),
        .I3(mem_reg_10),
        .I4(mem_reg_0),
        .I5(mem_reg_6[2]),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \int_output_r/mem_reg_i_31 
       (.I0(output_r_ce0),
        .I1(mem_reg_4),
        .I2(mem_reg_3),
        .I3(mem_reg_11),
        .I4(mem_reg_0),
        .I5(mem_reg_6[1]),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \int_output_r/mem_reg_i_32 
       (.I0(output_r_ce0),
        .I1(mem_reg_4),
        .I2(mem_reg_3),
        .I3(mem_reg_12),
        .I4(mem_reg_0),
        .I5(mem_reg_6[0]),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBABABA)) 
    mem_reg_i_2__1
       (.I0(mem_reg_0),
        .I1(mem_reg),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_r_ce0),
        .I3(mem_reg_1),
        .I4(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0),
        .I5(mem_reg_2),
        .O(output_r_ce0));
  LUT4 #(
    .INIT(16'h02A2)) 
    mem_reg_i_34
       (.I0(output_r_ce0),
        .I1(mem_reg_3),
        .I2(mem_reg_0),
        .I3(mem_reg_4),
        .O(WEBWE));
  FDRE \zext_ln18_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(i_3_fu_521),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_V_address0[0]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \zext_ln18_reg_153_reg[1] 
       (.C(ap_clk),
        .CE(i_3_fu_521),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_V_address0[1]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \zext_ln18_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(i_3_fu_521),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_V_address0[2]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \zext_ln18_reg_153_reg[3] 
       (.C(ap_clk),
        .CE(i_3_fu_521),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_V_address0[3]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \zext_ln18_reg_153_reg[4] 
       (.C(ap_clk),
        .CE(i_3_fu_521),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_V_address0[4]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \zext_ln18_reg_153_reg[5] 
       (.C(ap_clk),
        .CE(i_3_fu_521),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_V_address0[5]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \zext_ln18_reg_153_reg[6] 
       (.C(ap_clk),
        .CE(i_3_fu_521),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_output_V_address0[6]),
        .Q(output_r_address0[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_nnlayer_Pipeline_VITIS_LOOP_30_1" *) 
module design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_30_1
   (grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0,
    CO,
    ap_loop_exit_ready_pp0_iter29_reg_reg__0_0,
    \ap_CS_fsm_reg[2] ,
    D,
    \trunc_ln717_1_reg_243_reg[15]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter30_reg_0,
    O,
    x_V_2_fu_146_p3,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg,
    \ap_CS_fsm_reg[109] ,
    Q,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2,
    lhs_reg_215,
    \ret_V_reg_228_reg[6]_0 ,
    numOfOutputNeurons_read_reg_781);
  output [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0;
  output grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0;
  output [0:0]CO;
  output ap_loop_exit_ready_pp0_iter29_reg_reg__0_0;
  output \ap_CS_fsm_reg[2] ;
  output [6:0]D;
  output [15:0]\trunc_ln717_1_reg_243_reg[15]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter30_reg_0;
  input [1:0]O;
  input [7:0]x_V_2_fu_146_p3;
  input grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg;
  input \ap_CS_fsm_reg[109] ;
  input [1:0]Q;
  input grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg;
  input [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0;
  input [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1;
  input grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2;
  input [15:0]lhs_reg_215;
  input [6:0]\ret_V_reg_228_reg[6]_0 ;
  input [7:0]numOfOutputNeurons_read_reg_781;

  wire [0:0]CO;
  wire [6:0]D;
  wire [1:0]O;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[109] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25_n_13;
  wire ap_enable_reg_pp0_iter29_reg_gate_n_13;
  wire ap_enable_reg_pp0_iter29_reg_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_26_n_13;
  wire ap_enable_reg_pp0_iter30_reg_0;
  wire ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_n_13;
  wire ap_loop_exit_ready_pp0_iter29_reg;
  wire ap_loop_exit_ready_pp0_iter29_reg_reg__0_0;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2;
  wire [6:0]grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0;
  wire [7:0]i_5_fu_116_p2;
  wire i_fu_660;
  wire i_fu_661;
  wire \i_fu_66_reg_n_13_[0] ;
  wire \i_fu_66_reg_n_13_[1] ;
  wire \i_fu_66_reg_n_13_[2] ;
  wire \i_fu_66_reg_n_13_[3] ;
  wire \i_fu_66_reg_n_13_[4] ;
  wire \i_fu_66_reg_n_13_[5] ;
  wire \i_fu_66_reg_n_13_[6] ;
  wire \i_fu_66_reg_n_13_[7] ;
  wire [15:0]lhs_reg_215;
  wire [7:0]numOfOutputNeurons_read_reg_781;
  wire [15:6]p_0_in;
  wire [23:8]r_V_1_fu_180_p2;
  wire [14:7]ret_V_fu_158_p2;
  wire [16:0]ret_V_reg_228;
  wire \ret_V_reg_228[10]_i_2_n_13 ;
  wire \ret_V_reg_228_reg[10]_i_1_n_13 ;
  wire \ret_V_reg_228_reg[10]_i_1_n_14 ;
  wire \ret_V_reg_228_reg[10]_i_1_n_15 ;
  wire \ret_V_reg_228_reg[10]_i_1_n_16 ;
  wire \ret_V_reg_228_reg[14]_i_1_n_14 ;
  wire \ret_V_reg_228_reg[14]_i_1_n_15 ;
  wire \ret_V_reg_228_reg[14]_i_1_n_16 ;
  wire [6:0]\ret_V_reg_228_reg[6]_0 ;
  wire \trunc_ln717_1_reg_243[9]_i_2_n_13 ;
  wire \trunc_ln717_1_reg_243_reg[13]_i_1_n_13 ;
  wire \trunc_ln717_1_reg_243_reg[13]_i_1_n_14 ;
  wire \trunc_ln717_1_reg_243_reg[13]_i_1_n_15 ;
  wire \trunc_ln717_1_reg_243_reg[13]_i_1_n_16 ;
  wire [15:0]\trunc_ln717_1_reg_243_reg[15]_0 ;
  wire \trunc_ln717_1_reg_243_reg[15]_i_1_n_16 ;
  wire \trunc_ln717_1_reg_243_reg[9]_i_1_n_13 ;
  wire \trunc_ln717_1_reg_243_reg[9]_i_1_n_14 ;
  wire \trunc_ln717_1_reg_243_reg[9]_i_1_n_15 ;
  wire \trunc_ln717_1_reg_243_reg[9]_i_1_n_16 ;
  wire [7:0]x_V_2_fu_146_p3;
  wire \zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28_n_13 ;
  wire \zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28_n_13 ;
  wire \zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28_n_13 ;
  wire \zext_ln32_reg_213_pp0_iter28_reg_reg[3]_srl28_n_13 ;
  wire \zext_ln32_reg_213_pp0_iter28_reg_reg[4]_srl28_n_13 ;
  wire \zext_ln32_reg_213_pp0_iter28_reg_reg[5]_srl28_n_13 ;
  wire \zext_ln32_reg_213_pp0_iter28_reg_reg[6]_srl28_n_13 ;
  wire [6:0]zext_ln32_reg_213_reg;
  wire NLW_ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25_Q31_UNCONNECTED;
  wire NLW_ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_Q31_UNCONNECTED;
  wire [3:1]\NLW_trunc_ln717_1_reg_243_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln717_1_reg_243_reg[15]_i_1_O_UNCONNECTED ;
  wire \NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28_Q31_UNCONNECTED ;
  wire \NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28_Q31_UNCONNECTED ;
  wire \NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28_Q31_UNCONNECTED ;
  wire \NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[3]_srl28_Q31_UNCONNECTED ;
  wire \NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[4]_srl28_Q31_UNCONNECTED ;
  wire \NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[5]_srl28_Q31_UNCONNECTED ;
  wire \NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[6]_srl28_Q31_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25_n_13),
        .Q31(NLW_ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25_Q31_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter29_reg_gate
       (.I0(ap_enable_reg_pp0_iter29_reg_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_26_n_13),
        .I1(ap_enable_reg_pp0_iter30_reg_0),
        .O(ap_enable_reg_pp0_iter29_reg_gate_n_13));
  FDRE ap_enable_reg_pp0_iter29_reg_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter28_reg_srl27___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_25_n_13),
        .Q(ap_enable_reg_pp0_iter29_reg_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_26_n_13),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter30_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter29_reg_gate_n_13),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_ce0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/ap_loop_exit_ready_pp0_iter28_reg_reg_srl28 " *) 
  SRLC32E ap_loop_exit_ready_pp0_iter28_reg_reg_srl28
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_n_13),
        .Q31(NLW_ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_Q31_UNCONNECTED));
  FDRE ap_loop_exit_ready_pp0_iter29_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter28_reg_reg_srl28_n_13),
        .Q(ap_loop_exit_ready_pp0_iter29_reg),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_2 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(i_fu_660),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[109] (\ap_CS_fsm_reg[109] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter29_reg(ap_loop_exit_ready_pp0_iter29_reg),
        .ap_loop_exit_ready_pp0_iter29_reg_reg__0(ap_loop_exit_ready_pp0_iter29_reg_reg__0_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(flow_control_loop_pipe_sequential_init_U_n_17),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_ready),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_0),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_1),
        .grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg_2),
        .\i_fu_66_reg[5] (i_5_fu_116_p2),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781),
        .\numOfOutputNeurons_read_reg_781_reg[6] (i_fu_661),
        .\zext_ln32_reg_213_reg[6] ({\i_fu_66_reg_n_13_[7] ,\i_fu_66_reg_n_13_[6] ,\i_fu_66_reg_n_13_[5] ,\i_fu_66_reg_n_13_[4] ,\i_fu_66_reg_n_13_[3] ,\i_fu_66_reg_n_13_[2] ,\i_fu_66_reg_n_13_[1] ,\i_fu_66_reg_n_13_[0] }));
  FDRE \i_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(i_5_fu_116_p2[0]),
        .Q(\i_fu_66_reg_n_13_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \i_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(i_5_fu_116_p2[1]),
        .Q(\i_fu_66_reg_n_13_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \i_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(i_5_fu_116_p2[2]),
        .Q(\i_fu_66_reg_n_13_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \i_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(i_5_fu_116_p2[3]),
        .Q(\i_fu_66_reg_n_13_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \i_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(i_5_fu_116_p2[4]),
        .Q(\i_fu_66_reg_n_13_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \i_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(i_5_fu_116_p2[5]),
        .Q(\i_fu_66_reg_n_13_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \i_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(i_5_fu_116_p2[6]),
        .Q(\i_fu_66_reg_n_13_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \i_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_660),
        .D(i_5_fu_116_p2[7]),
        .Q(\i_fu_66_reg_n_13_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_228[10]_i_2 
       (.I0(x_V_2_fu_146_p3[1]),
        .O(\ret_V_reg_228[10]_i_2_n_13 ));
  FDRE \ret_V_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_reg_228_reg[6]_0 [0]),
        .Q(ret_V_reg_228[0]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_fu_158_p2[10]),
        .Q(ret_V_reg_228[10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_reg_228_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_reg_228_reg[10]_i_1_n_13 ,\ret_V_reg_228_reg[10]_i_1_n_14 ,\ret_V_reg_228_reg[10]_i_1_n_15 ,\ret_V_reg_228_reg[10]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x_V_2_fu_146_p3[1],1'b0}),
        .O(ret_V_fu_158_p2[10:7]),
        .S({x_V_2_fu_146_p3[3:2],\ret_V_reg_228[10]_i_2_n_13 ,x_V_2_fu_146_p3[0]}));
  FDRE \ret_V_reg_228_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_fu_158_p2[11]),
        .Q(ret_V_reg_228[11]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_fu_158_p2[12]),
        .Q(ret_V_reg_228[12]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_fu_158_p2[13]),
        .Q(ret_V_reg_228[13]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_fu_158_p2[14]),
        .Q(ret_V_reg_228[14]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_reg_228_reg[14]_i_1 
       (.CI(\ret_V_reg_228_reg[10]_i_1_n_13 ),
        .CO({CO,\ret_V_reg_228_reg[14]_i_1_n_14 ,\ret_V_reg_228_reg[14]_i_1_n_15 ,\ret_V_reg_228_reg[14]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_158_p2[14:11]),
        .S(x_V_2_fu_146_p3[7:4]));
  FDRE \ret_V_reg_228_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O[0]),
        .Q(ret_V_reg_228[15]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(O[1]),
        .Q(ret_V_reg_228[16]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_reg_228_reg[6]_0 [1]),
        .Q(ret_V_reg_228[1]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_reg_228_reg[6]_0 [2]),
        .Q(ret_V_reg_228[2]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_reg_228_reg[6]_0 [3]),
        .Q(ret_V_reg_228[3]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_reg_228_reg[6]_0 [4]),
        .Q(ret_V_reg_228[4]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_reg_228_reg[6]_0 [5]),
        .Q(ret_V_reg_228[5]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_V_reg_228_reg[6]_0 [6]),
        .Q(ret_V_reg_228[6]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_fu_158_p2[7]),
        .Q(ret_V_reg_228[7]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_fu_158_p2[8]),
        .Q(ret_V_reg_228[8]),
        .R(1'b0));
  FDRE \ret_V_reg_228_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_fu_158_p2[9]),
        .Q(ret_V_reg_228[9]),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_sdiv_24ns_17s_24_28_1 sdiv_24ns_17s_24_28_1_U15
       (.D(ret_V_reg_228),
        .Q(r_V_1_fu_180_p2),
        .ap_clk(ap_clk),
        .lhs_reg_215(lhs_reg_215));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln717_1_reg_243[9]_i_2 
       (.I0(r_V_1_fu_180_p2[15]),
        .O(\trunc_ln717_1_reg_243[9]_i_2_n_13 ));
  FDRE \trunc_ln717_1_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_V_1_fu_180_p2[8]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln717_1_reg_243_reg[13]_i_1 
       (.CI(\trunc_ln717_1_reg_243_reg[9]_i_1_n_13 ),
        .CO({\trunc_ln717_1_reg_243_reg[13]_i_1_n_13 ,\trunc_ln717_1_reg_243_reg[13]_i_1_n_14 ,\trunc_ln717_1_reg_243_reg[13]_i_1_n_15 ,\trunc_ln717_1_reg_243_reg[13]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[13:10]),
        .S(r_V_1_fu_180_p2[21:18]));
  FDRE \trunc_ln717_1_reg_243_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln717_1_reg_243_reg[15]_i_1 
       (.CI(\trunc_ln717_1_reg_243_reg[13]_i_1_n_13 ),
        .CO({\NLW_trunc_ln717_1_reg_243_reg[15]_i_1_CO_UNCONNECTED [3:1],\trunc_ln717_1_reg_243_reg[15]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln717_1_reg_243_reg[15]_i_1_O_UNCONNECTED [3:2],p_0_in[15:14]}),
        .S({1'b0,1'b0,r_V_1_fu_180_p2[23:22]}));
  FDRE \trunc_ln717_1_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_V_1_fu_180_p2[9]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_V_1_fu_180_p2[10]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_V_1_fu_180_p2[11]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_V_1_fu_180_p2[12]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_V_1_fu_180_p2[13]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_243_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\trunc_ln717_1_reg_243_reg[15]_0 [9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln717_1_reg_243_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln717_1_reg_243_reg[9]_i_1_n_13 ,\trunc_ln717_1_reg_243_reg[9]_i_1_n_14 ,\trunc_ln717_1_reg_243_reg[9]_i_1_n_15 ,\trunc_ln717_1_reg_243_reg[9]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,r_V_1_fu_180_p2[15],1'b0}),
        .O(p_0_in[9:6]),
        .S({r_V_1_fu_180_p2[17:16],\trunc_ln717_1_reg_243[9]_i_2_n_13 ,r_V_1_fu_180_p2[14]}));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28 " *) 
  SRLC32E \zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln32_reg_213_reg[0]),
        .Q(\zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28_n_13 ),
        .Q31(\NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28 " *) 
  SRLC32E \zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln32_reg_213_reg[1]),
        .Q(\zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28_n_13 ),
        .Q31(\NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28 " *) 
  SRLC32E \zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln32_reg_213_reg[2]),
        .Q(\zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28_n_13 ),
        .Q31(\NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[3]_srl28 " *) 
  SRLC32E \zext_ln32_reg_213_pp0_iter28_reg_reg[3]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln32_reg_213_reg[3]),
        .Q(\zext_ln32_reg_213_pp0_iter28_reg_reg[3]_srl28_n_13 ),
        .Q31(\NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[3]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[4]_srl28 " *) 
  SRLC32E \zext_ln32_reg_213_pp0_iter28_reg_reg[4]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln32_reg_213_reg[4]),
        .Q(\zext_ln32_reg_213_pp0_iter28_reg_reg[4]_srl28_n_13 ),
        .Q31(\NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[4]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[5]_srl28 " *) 
  SRLC32E \zext_ln32_reg_213_pp0_iter28_reg_reg[5]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln32_reg_213_reg[5]),
        .Q(\zext_ln32_reg_213_pp0_iter28_reg_reg[5]_srl28_n_13 ),
        .Q31(\NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[5]_srl28_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/zext_ln32_reg_213_pp0_iter28_reg_reg[6]_srl28 " *) 
  SRLC32E \zext_ln32_reg_213_pp0_iter28_reg_reg[6]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(zext_ln32_reg_213_reg[6]),
        .Q(\zext_ln32_reg_213_pp0_iter28_reg_reg[6]_srl28_n_13 ),
        .Q31(\NLW_zext_ln32_reg_213_pp0_iter28_reg_reg[6]_srl28_Q31_UNCONNECTED ));
  FDRE \zext_ln32_reg_213_pp0_iter29_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln32_reg_213_pp0_iter28_reg_reg[0]_srl28_n_13 ),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[0]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_pp0_iter29_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln32_reg_213_pp0_iter28_reg_reg[1]_srl28_n_13 ),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[1]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_pp0_iter29_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln32_reg_213_pp0_iter28_reg_reg[2]_srl28_n_13 ),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[2]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_pp0_iter29_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln32_reg_213_pp0_iter28_reg_reg[3]_srl28_n_13 ),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[3]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_pp0_iter29_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln32_reg_213_pp0_iter28_reg_reg[4]_srl28_n_13 ),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[4]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_pp0_iter29_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln32_reg_213_pp0_iter28_reg_reg[5]_srl28_n_13 ),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[5]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_pp0_iter29_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln32_reg_213_pp0_iter28_reg_reg[6]_srl28_n_13 ),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_output_r_address0[6]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_661),
        .D(D[0]),
        .Q(zext_ln32_reg_213_reg[0]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_661),
        .D(D[1]),
        .Q(zext_ln32_reg_213_reg[1]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_661),
        .D(D[2]),
        .Q(zext_ln32_reg_213_reg[2]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_661),
        .D(D[3]),
        .Q(zext_ln32_reg_213_reg[3]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_661),
        .D(D[4]),
        .Q(zext_ln32_reg_213_reg[4]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_661),
        .D(D[5]),
        .Q(zext_ln32_reg_213_reg[5]),
        .R(1'b0));
  FDRE \zext_ln32_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_661),
        .D(D[6]),
        .Q(zext_ln32_reg_213_reg[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_nnlayer_Pipeline_VITIS_LOOP_45_1" *) 
module design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_45_1
   (lhs_reg_215,
    ADDRARDADDR,
    \i_fu_50_reg[3]_0 ,
    \i_fu_50_reg[4]_0 ,
    \i_fu_50_reg[0]_0 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[2] ,
    overflow_4_out,
    DOADO,
    ap_clk,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    D,
    ram_reg_4,
    Q,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg,
    ap_NS_fsm125_out,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1,
    ap_rst_n_inv,
    numOfOutputNeurons_read_reg_781);
  output [15:0]lhs_reg_215;
  output [3:0]ADDRARDADDR;
  output \i_fu_50_reg[3]_0 ;
  output \i_fu_50_reg[4]_0 ;
  output \i_fu_50_reg[0]_0 ;
  output [1:0]\ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[2] ;
  output [7:0]overflow_4_out;
  input [15:0]DOADO;
  input ap_clk;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [6:0]D;
  input ram_reg_4;
  input [1:0]Q;
  input [6:0]ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg;
  input ap_NS_fsm125_out;
  input [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg;
  input grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0;
  input grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input [7:0]numOfOutputNeurons_read_reg_781;

  wire [3:0]ADDRARDADDR;
  wire [6:0]D;
  wire [15:0]DOADO;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[6] ;
  wire ap_NS_fsm125_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1;
  wire [7:0]i_3_fu_99_p2;
  wire i_fu_500;
  wire \i_fu_50_reg[0]_0 ;
  wire \i_fu_50_reg[3]_0 ;
  wire \i_fu_50_reg[4]_0 ;
  wire \i_fu_50_reg_n_13_[0] ;
  wire \i_fu_50_reg_n_13_[1] ;
  wire \i_fu_50_reg_n_13_[2] ;
  wire \i_fu_50_reg_n_13_[3] ;
  wire \i_fu_50_reg_n_13_[4] ;
  wire \i_fu_50_reg_n_13_[5] ;
  wire \i_fu_50_reg_n_13_[6] ;
  wire \i_fu_50_reg_n_13_[7] ;
  wire icmp_ln1547_1_fu_144_p2;
  wire icmp_ln1547_fu_118_p2;
  wire [15:0]lhs_reg_215;
  wire [7:0]numOfOutputNeurons_read_reg_781;
  wire overflow_4_fu_46;
  wire \overflow_4_fu_46[2]_i_2_n_13 ;
  wire \overflow_4_fu_46[2]_i_3_n_13 ;
  wire \overflow_4_fu_46[6]_i_2_n_13 ;
  wire \overflow_4_fu_46[6]_i_3_n_13 ;
  wire \overflow_4_fu_46[6]_i_4_n_13 ;
  wire \overflow_4_fu_46[7]_i_11_n_13 ;
  wire \overflow_4_fu_46[7]_i_12_n_13 ;
  wire \overflow_4_fu_46[7]_i_13_n_13 ;
  wire \overflow_4_fu_46[7]_i_14_n_13 ;
  wire \overflow_4_fu_46[7]_i_15_n_13 ;
  wire \overflow_4_fu_46[7]_i_16_n_13 ;
  wire \overflow_4_fu_46[7]_i_17_n_13 ;
  wire \overflow_4_fu_46[7]_i_19_n_13 ;
  wire \overflow_4_fu_46[7]_i_20_n_13 ;
  wire \overflow_4_fu_46[7]_i_21_n_13 ;
  wire \overflow_4_fu_46[7]_i_22_n_13 ;
  wire \overflow_4_fu_46[7]_i_23_n_13 ;
  wire \overflow_4_fu_46[7]_i_24_n_13 ;
  wire \overflow_4_fu_46[7]_i_25_n_13 ;
  wire \overflow_4_fu_46[7]_i_26_n_13 ;
  wire \overflow_4_fu_46[7]_i_27_n_13 ;
  wire \overflow_4_fu_46[7]_i_28_n_13 ;
  wire \overflow_4_fu_46[7]_i_29_n_13 ;
  wire \overflow_4_fu_46[7]_i_30_n_13 ;
  wire \overflow_4_fu_46[7]_i_31_n_13 ;
  wire \overflow_4_fu_46[7]_i_32_n_13 ;
  wire \overflow_4_fu_46[7]_i_33_n_13 ;
  wire \overflow_4_fu_46[7]_i_34_n_13 ;
  wire \overflow_4_fu_46[7]_i_35_n_13 ;
  wire \overflow_4_fu_46[7]_i_36_n_13 ;
  wire \overflow_4_fu_46[7]_i_37_n_13 ;
  wire \overflow_4_fu_46[7]_i_38_n_13 ;
  wire \overflow_4_fu_46[7]_i_39_n_13 ;
  wire \overflow_4_fu_46[7]_i_40_n_13 ;
  wire \overflow_4_fu_46[7]_i_41_n_13 ;
  wire \overflow_4_fu_46[7]_i_42_n_13 ;
  wire \overflow_4_fu_46[7]_i_6_n_13 ;
  wire \overflow_4_fu_46[7]_i_8_n_13 ;
  wire \overflow_4_fu_46[7]_i_9_n_13 ;
  wire \overflow_4_fu_46_reg[2]_i_1_n_13 ;
  wire \overflow_4_fu_46_reg[2]_i_1_n_14 ;
  wire \overflow_4_fu_46_reg[2]_i_1_n_15 ;
  wire \overflow_4_fu_46_reg[2]_i_1_n_16 ;
  wire \overflow_4_fu_46_reg[2]_i_1_n_20 ;
  wire \overflow_4_fu_46_reg[6]_i_1_n_13 ;
  wire \overflow_4_fu_46_reg[6]_i_1_n_14 ;
  wire \overflow_4_fu_46_reg[6]_i_1_n_15 ;
  wire \overflow_4_fu_46_reg[6]_i_1_n_16 ;
  wire \overflow_4_fu_46_reg[7]_i_10_n_13 ;
  wire \overflow_4_fu_46_reg[7]_i_10_n_14 ;
  wire \overflow_4_fu_46_reg[7]_i_10_n_15 ;
  wire \overflow_4_fu_46_reg[7]_i_10_n_16 ;
  wire \overflow_4_fu_46_reg[7]_i_18_n_13 ;
  wire \overflow_4_fu_46_reg[7]_i_18_n_14 ;
  wire \overflow_4_fu_46_reg[7]_i_18_n_15 ;
  wire \overflow_4_fu_46_reg[7]_i_18_n_16 ;
  wire \overflow_4_fu_46_reg[7]_i_3_n_15 ;
  wire \overflow_4_fu_46_reg[7]_i_5_n_14 ;
  wire \overflow_4_fu_46_reg[7]_i_5_n_15 ;
  wire \overflow_4_fu_46_reg[7]_i_5_n_16 ;
  wire \overflow_4_fu_46_reg[7]_i_7_n_13 ;
  wire \overflow_4_fu_46_reg[7]_i_7_n_14 ;
  wire \overflow_4_fu_46_reg[7]_i_7_n_15 ;
  wire \overflow_4_fu_46_reg[7]_i_7_n_16 ;
  wire [7:0]overflow_4_out;
  wire [7:0]overflow_fu_150_p4;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [6:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [3:0]\NLW_overflow_4_fu_46_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_overflow_4_fu_46_reg[7]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_overflow_4_fu_46_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_overflow_4_fu_46_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_overflow_4_fu_46_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_overflow_4_fu_46_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_overflow_4_fu_46_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_overflow_4_fu_46_reg[7]_i_7_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_1 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .E(i_fu_500),
        .Q({\i_fu_50_reg_n_13_[7] ,\i_fu_50_reg_n_13_[6] ,\i_fu_50_reg_n_13_[5] ,\i_fu_50_reg_n_13_[4] ,\i_fu_50_reg_n_13_[3] ,\i_fu_50_reg_n_13_[2] ,\i_fu_50_reg_n_13_[1] ,\i_fu_50_reg_n_13_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_26),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (Q),
        .ap_NS_fsm125_out(ap_NS_fsm125_out),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_ready),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_25),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_0),
        .grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_2(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg_reg_1),
        .\i_fu_50_reg[0] (\i_fu_50_reg[0]_0 ),
        .\i_fu_50_reg[3] (\i_fu_50_reg[3]_0 ),
        .\i_fu_50_reg[4] (\i_fu_50_reg[4]_0 ),
        .\i_fu_50_reg[5] (i_3_fu_99_p2),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_10),
        .ram_reg_11(ram_reg_11),
        .ram_reg_12(ram_reg_12),
        .ram_reg_13(ram_reg_13),
        .ram_reg_14(ram_reg_14),
        .ram_reg_15(ram_reg_15),
        .ram_reg_16(ram_reg_16),
        .ram_reg_17(ram_reg_17),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6),
        .ram_reg_7(ram_reg_7),
        .ram_reg_8(ram_reg_8),
        .ram_reg_9(ram_reg_9));
  FDRE \i_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_500),
        .D(i_3_fu_99_p2[0]),
        .Q(\i_fu_50_reg_n_13_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_26));
  FDRE \i_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_500),
        .D(i_3_fu_99_p2[1]),
        .Q(\i_fu_50_reg_n_13_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_26));
  FDRE \i_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_500),
        .D(i_3_fu_99_p2[2]),
        .Q(\i_fu_50_reg_n_13_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_26));
  FDRE \i_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_500),
        .D(i_3_fu_99_p2[3]),
        .Q(\i_fu_50_reg_n_13_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_26));
  FDRE \i_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_500),
        .D(i_3_fu_99_p2[4]),
        .Q(\i_fu_50_reg_n_13_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_26));
  FDRE \i_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_500),
        .D(i_3_fu_99_p2[5]),
        .Q(\i_fu_50_reg_n_13_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_26));
  FDRE \i_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_500),
        .D(i_3_fu_99_p2[6]),
        .Q(\i_fu_50_reg_n_13_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_26));
  FDRE \i_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_500),
        .D(i_3_fu_99_p2[7]),
        .Q(\i_fu_50_reg_n_13_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_26));
  FDRE \lhs_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[0]),
        .Q(lhs_reg_215[0]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[10]),
        .Q(lhs_reg_215[10]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[11]),
        .Q(lhs_reg_215[11]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[12]),
        .Q(lhs_reg_215[12]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[13]),
        .Q(lhs_reg_215[13]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[14]),
        .Q(lhs_reg_215[14]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[15]),
        .Q(lhs_reg_215[15]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[1]),
        .Q(lhs_reg_215[1]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[2]),
        .Q(lhs_reg_215[2]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[3]),
        .Q(lhs_reg_215[3]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[4]),
        .Q(lhs_reg_215[4]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[5]),
        .Q(lhs_reg_215[5]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[6]),
        .Q(lhs_reg_215[6]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[7]),
        .Q(lhs_reg_215[7]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[8]),
        .Q(lhs_reg_215[8]),
        .R(1'b0));
  FDRE \lhs_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DOADO[9]),
        .Q(lhs_reg_215[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \overflow_4_fu_46[2]_i_2 
       (.I0(lhs_reg_215[10]),
        .O(\overflow_4_fu_46[2]_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \overflow_4_fu_46[2]_i_3 
       (.I0(lhs_reg_215[8]),
        .O(\overflow_4_fu_46[2]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \overflow_4_fu_46[6]_i_2 
       (.I0(lhs_reg_215[14]),
        .O(\overflow_4_fu_46[6]_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \overflow_4_fu_46[6]_i_3 
       (.I0(lhs_reg_215[13]),
        .O(\overflow_4_fu_46[6]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \overflow_4_fu_46[6]_i_4 
       (.I0(lhs_reg_215[12]),
        .O(\overflow_4_fu_46[6]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    \overflow_4_fu_46[7]_i_11 
       (.I0(lhs_reg_215[14]),
        .I1(lhs_reg_215[15]),
        .O(\overflow_4_fu_46[7]_i_11_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \overflow_4_fu_46[7]_i_12 
       (.I0(lhs_reg_215[12]),
        .I1(lhs_reg_215[13]),
        .O(\overflow_4_fu_46[7]_i_12_n_13 ));
  LUT2 #(
    .INIT(4'h8)) 
    \overflow_4_fu_46[7]_i_13 
       (.I0(lhs_reg_215[10]),
        .I1(lhs_reg_215[11]),
        .O(\overflow_4_fu_46[7]_i_13_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_14 
       (.I0(lhs_reg_215[14]),
        .I1(lhs_reg_215[15]),
        .O(\overflow_4_fu_46[7]_i_14_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_15 
       (.I0(lhs_reg_215[12]),
        .I1(lhs_reg_215[13]),
        .O(\overflow_4_fu_46[7]_i_15_n_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    \overflow_4_fu_46[7]_i_16 
       (.I0(lhs_reg_215[11]),
        .I1(lhs_reg_215[10]),
        .O(\overflow_4_fu_46[7]_i_16_n_13 ));
  LUT2 #(
    .INIT(4'h8)) 
    \overflow_4_fu_46[7]_i_17 
       (.I0(lhs_reg_215[8]),
        .I1(lhs_reg_215[9]),
        .O(\overflow_4_fu_46[7]_i_17_n_13 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \overflow_4_fu_46[7]_i_19 
       (.I0(overflow_fu_150_p4[6]),
        .I1(overflow_4_out[6]),
        .I2(overflow_4_out[7]),
        .I3(overflow_fu_150_p4[7]),
        .O(\overflow_4_fu_46[7]_i_19_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    \overflow_4_fu_46[7]_i_2 
       (.I0(icmp_ln1547_1_fu_144_p2),
        .I1(icmp_ln1547_fu_118_p2),
        .I2(ap_enable_reg_pp0_iter2),
        .O(overflow_4_fu_46));
  LUT4 #(
    .INIT(16'h2F02)) 
    \overflow_4_fu_46[7]_i_20 
       (.I0(overflow_fu_150_p4[4]),
        .I1(overflow_4_out[4]),
        .I2(overflow_4_out[5]),
        .I3(overflow_fu_150_p4[5]),
        .O(\overflow_4_fu_46[7]_i_20_n_13 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \overflow_4_fu_46[7]_i_21 
       (.I0(overflow_fu_150_p4[2]),
        .I1(overflow_4_out[2]),
        .I2(overflow_4_out[3]),
        .I3(overflow_fu_150_p4[3]),
        .O(\overflow_4_fu_46[7]_i_21_n_13 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \overflow_4_fu_46[7]_i_22 
       (.I0(overflow_fu_150_p4[0]),
        .I1(overflow_4_out[0]),
        .I2(overflow_4_out[1]),
        .I3(overflow_fu_150_p4[1]),
        .O(\overflow_4_fu_46[7]_i_22_n_13 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \overflow_4_fu_46[7]_i_23 
       (.I0(overflow_fu_150_p4[6]),
        .I1(overflow_4_out[6]),
        .I2(overflow_fu_150_p4[7]),
        .I3(overflow_4_out[7]),
        .O(\overflow_4_fu_46[7]_i_23_n_13 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \overflow_4_fu_46[7]_i_24 
       (.I0(overflow_fu_150_p4[4]),
        .I1(overflow_4_out[4]),
        .I2(overflow_fu_150_p4[5]),
        .I3(overflow_4_out[5]),
        .O(\overflow_4_fu_46[7]_i_24_n_13 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \overflow_4_fu_46[7]_i_25 
       (.I0(overflow_fu_150_p4[2]),
        .I1(overflow_4_out[2]),
        .I2(overflow_fu_150_p4[3]),
        .I3(overflow_4_out[3]),
        .O(\overflow_4_fu_46[7]_i_25_n_13 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \overflow_4_fu_46[7]_i_26 
       (.I0(overflow_fu_150_p4[0]),
        .I1(overflow_4_out[0]),
        .I2(overflow_fu_150_p4[1]),
        .I3(overflow_4_out[1]),
        .O(\overflow_4_fu_46[7]_i_26_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \overflow_4_fu_46[7]_i_27 
       (.I0(lhs_reg_215[6]),
        .I1(lhs_reg_215[7]),
        .O(\overflow_4_fu_46[7]_i_27_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \overflow_4_fu_46[7]_i_28 
       (.I0(lhs_reg_215[4]),
        .I1(lhs_reg_215[5]),
        .O(\overflow_4_fu_46[7]_i_28_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \overflow_4_fu_46[7]_i_29 
       (.I0(lhs_reg_215[2]),
        .I1(lhs_reg_215[3]),
        .O(\overflow_4_fu_46[7]_i_29_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \overflow_4_fu_46[7]_i_30 
       (.I0(lhs_reg_215[0]),
        .I1(lhs_reg_215[1]),
        .O(\overflow_4_fu_46[7]_i_30_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_31 
       (.I0(lhs_reg_215[6]),
        .I1(lhs_reg_215[7]),
        .O(\overflow_4_fu_46[7]_i_31_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_32 
       (.I0(lhs_reg_215[4]),
        .I1(lhs_reg_215[5]),
        .O(\overflow_4_fu_46[7]_i_32_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_33 
       (.I0(lhs_reg_215[2]),
        .I1(lhs_reg_215[3]),
        .O(\overflow_4_fu_46[7]_i_33_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_34 
       (.I0(lhs_reg_215[0]),
        .I1(lhs_reg_215[1]),
        .O(\overflow_4_fu_46[7]_i_34_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \overflow_4_fu_46[7]_i_35 
       (.I0(lhs_reg_215[6]),
        .I1(\overflow_4_fu_46_reg[2]_i_1_n_20 ),
        .O(\overflow_4_fu_46[7]_i_35_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \overflow_4_fu_46[7]_i_36 
       (.I0(lhs_reg_215[4]),
        .I1(lhs_reg_215[5]),
        .O(\overflow_4_fu_46[7]_i_36_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \overflow_4_fu_46[7]_i_37 
       (.I0(lhs_reg_215[2]),
        .I1(lhs_reg_215[3]),
        .O(\overflow_4_fu_46[7]_i_37_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \overflow_4_fu_46[7]_i_38 
       (.I0(lhs_reg_215[0]),
        .I1(lhs_reg_215[1]),
        .O(\overflow_4_fu_46[7]_i_38_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_39 
       (.I0(lhs_reg_215[6]),
        .I1(\overflow_4_fu_46_reg[2]_i_1_n_20 ),
        .O(\overflow_4_fu_46[7]_i_39_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_40 
       (.I0(lhs_reg_215[4]),
        .I1(lhs_reg_215[5]),
        .O(\overflow_4_fu_46[7]_i_40_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_41 
       (.I0(lhs_reg_215[2]),
        .I1(lhs_reg_215[3]),
        .O(\overflow_4_fu_46[7]_i_41_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \overflow_4_fu_46[7]_i_42 
       (.I0(lhs_reg_215[0]),
        .I1(lhs_reg_215[1]),
        .O(\overflow_4_fu_46[7]_i_42_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \overflow_4_fu_46[7]_i_6 
       (.I0(lhs_reg_215[15]),
        .O(\overflow_4_fu_46[7]_i_6_n_13 ));
  LUT2 #(
    .INIT(4'h8)) 
    \overflow_4_fu_46[7]_i_8 
       (.I0(\overflow_4_fu_46_reg[7]_i_3_n_15 ),
        .I1(overflow_4_out[7]),
        .O(\overflow_4_fu_46[7]_i_8_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \overflow_4_fu_46[7]_i_9 
       (.I0(\overflow_4_fu_46_reg[7]_i_3_n_15 ),
        .I1(overflow_4_out[7]),
        .O(\overflow_4_fu_46[7]_i_9_n_13 ));
  FDRE \overflow_4_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(overflow_4_fu_46),
        .D(overflow_fu_150_p4[0]),
        .Q(overflow_4_out[0]),
        .R(ap_loop_init));
  FDRE \overflow_4_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(overflow_4_fu_46),
        .D(overflow_fu_150_p4[1]),
        .Q(overflow_4_out[1]),
        .R(ap_loop_init));
  FDRE \overflow_4_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(overflow_4_fu_46),
        .D(overflow_fu_150_p4[2]),
        .Q(overflow_4_out[2]),
        .R(ap_loop_init));
  CARRY4 \overflow_4_fu_46_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\overflow_4_fu_46_reg[2]_i_1_n_13 ,\overflow_4_fu_46_reg[2]_i_1_n_14 ,\overflow_4_fu_46_reg[2]_i_1_n_15 ,\overflow_4_fu_46_reg[2]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({lhs_reg_215[10],1'b0,lhs_reg_215[8],1'b0}),
        .O({overflow_fu_150_p4[2:0],\overflow_4_fu_46_reg[2]_i_1_n_20 }),
        .S({\overflow_4_fu_46[2]_i_2_n_13 ,lhs_reg_215[9],\overflow_4_fu_46[2]_i_3_n_13 ,lhs_reg_215[7]}));
  FDRE \overflow_4_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(overflow_4_fu_46),
        .D(overflow_fu_150_p4[3]),
        .Q(overflow_4_out[3]),
        .R(ap_loop_init));
  FDRE \overflow_4_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(overflow_4_fu_46),
        .D(overflow_fu_150_p4[4]),
        .Q(overflow_4_out[4]),
        .R(ap_loop_init));
  FDRE \overflow_4_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(overflow_4_fu_46),
        .D(overflow_fu_150_p4[5]),
        .Q(overflow_4_out[5]),
        .R(ap_loop_init));
  FDRE \overflow_4_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(overflow_4_fu_46),
        .D(overflow_fu_150_p4[6]),
        .Q(overflow_4_out[6]),
        .R(ap_loop_init));
  CARRY4 \overflow_4_fu_46_reg[6]_i_1 
       (.CI(\overflow_4_fu_46_reg[2]_i_1_n_13 ),
        .CO({\overflow_4_fu_46_reg[6]_i_1_n_13 ,\overflow_4_fu_46_reg[6]_i_1_n_14 ,\overflow_4_fu_46_reg[6]_i_1_n_15 ,\overflow_4_fu_46_reg[6]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({lhs_reg_215[14:12],1'b0}),
        .O(overflow_fu_150_p4[6:3]),
        .S({\overflow_4_fu_46[6]_i_2_n_13 ,\overflow_4_fu_46[6]_i_3_n_13 ,\overflow_4_fu_46[6]_i_4_n_13 ,lhs_reg_215[11]}));
  FDRE \overflow_4_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(overflow_4_fu_46),
        .D(overflow_fu_150_p4[7]),
        .Q(overflow_4_out[7]),
        .R(ap_loop_init));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \overflow_4_fu_46_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\overflow_4_fu_46_reg[7]_i_10_n_13 ,\overflow_4_fu_46_reg[7]_i_10_n_14 ,\overflow_4_fu_46_reg[7]_i_10_n_15 ,\overflow_4_fu_46_reg[7]_i_10_n_16 }),
        .CYINIT(1'b0),
        .DI({\overflow_4_fu_46[7]_i_27_n_13 ,\overflow_4_fu_46[7]_i_28_n_13 ,\overflow_4_fu_46[7]_i_29_n_13 ,\overflow_4_fu_46[7]_i_30_n_13 }),
        .O(\NLW_overflow_4_fu_46_reg[7]_i_10_O_UNCONNECTED [3:0]),
        .S({\overflow_4_fu_46[7]_i_31_n_13 ,\overflow_4_fu_46[7]_i_32_n_13 ,\overflow_4_fu_46[7]_i_33_n_13 ,\overflow_4_fu_46[7]_i_34_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \overflow_4_fu_46_reg[7]_i_18 
       (.CI(1'b0),
        .CO({\overflow_4_fu_46_reg[7]_i_18_n_13 ,\overflow_4_fu_46_reg[7]_i_18_n_14 ,\overflow_4_fu_46_reg[7]_i_18_n_15 ,\overflow_4_fu_46_reg[7]_i_18_n_16 }),
        .CYINIT(1'b0),
        .DI({\overflow_4_fu_46[7]_i_35_n_13 ,\overflow_4_fu_46[7]_i_36_n_13 ,\overflow_4_fu_46[7]_i_37_n_13 ,\overflow_4_fu_46[7]_i_38_n_13 }),
        .O(\NLW_overflow_4_fu_46_reg[7]_i_18_O_UNCONNECTED [3:0]),
        .S({\overflow_4_fu_46[7]_i_39_n_13 ,\overflow_4_fu_46[7]_i_40_n_13 ,\overflow_4_fu_46[7]_i_41_n_13 ,\overflow_4_fu_46[7]_i_42_n_13 }));
  CARRY4 \overflow_4_fu_46_reg[7]_i_3 
       (.CI(\overflow_4_fu_46_reg[6]_i_1_n_13 ),
        .CO({\NLW_overflow_4_fu_46_reg[7]_i_3_CO_UNCONNECTED [3:2],\overflow_4_fu_46_reg[7]_i_3_n_15 ,\NLW_overflow_4_fu_46_reg[7]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,lhs_reg_215[15]}),
        .O({\NLW_overflow_4_fu_46_reg[7]_i_3_O_UNCONNECTED [3:1],overflow_fu_150_p4[7]}),
        .S({1'b0,1'b0,1'b1,\overflow_4_fu_46[7]_i_6_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \overflow_4_fu_46_reg[7]_i_4 
       (.CI(\overflow_4_fu_46_reg[7]_i_7_n_13 ),
        .CO({\NLW_overflow_4_fu_46_reg[7]_i_4_CO_UNCONNECTED [3:1],icmp_ln1547_1_fu_144_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\overflow_4_fu_46[7]_i_8_n_13 }),
        .O(\NLW_overflow_4_fu_46_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\overflow_4_fu_46[7]_i_9_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \overflow_4_fu_46_reg[7]_i_5 
       (.CI(\overflow_4_fu_46_reg[7]_i_10_n_13 ),
        .CO({icmp_ln1547_fu_118_p2,\overflow_4_fu_46_reg[7]_i_5_n_14 ,\overflow_4_fu_46_reg[7]_i_5_n_15 ,\overflow_4_fu_46_reg[7]_i_5_n_16 }),
        .CYINIT(1'b0),
        .DI({\overflow_4_fu_46[7]_i_11_n_13 ,\overflow_4_fu_46[7]_i_12_n_13 ,\overflow_4_fu_46[7]_i_13_n_13 ,1'b0}),
        .O(\NLW_overflow_4_fu_46_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\overflow_4_fu_46[7]_i_14_n_13 ,\overflow_4_fu_46[7]_i_15_n_13 ,\overflow_4_fu_46[7]_i_16_n_13 ,\overflow_4_fu_46[7]_i_17_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \overflow_4_fu_46_reg[7]_i_7 
       (.CI(\overflow_4_fu_46_reg[7]_i_18_n_13 ),
        .CO({\overflow_4_fu_46_reg[7]_i_7_n_13 ,\overflow_4_fu_46_reg[7]_i_7_n_14 ,\overflow_4_fu_46_reg[7]_i_7_n_15 ,\overflow_4_fu_46_reg[7]_i_7_n_16 }),
        .CYINIT(1'b0),
        .DI({\overflow_4_fu_46[7]_i_19_n_13 ,\overflow_4_fu_46[7]_i_20_n_13 ,\overflow_4_fu_46[7]_i_21_n_13 ,\overflow_4_fu_46[7]_i_22_n_13 }),
        .O(\NLW_overflow_4_fu_46_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({\overflow_4_fu_46[7]_i_23_n_13 ,\overflow_4_fu_46[7]_i_24_n_13 ,\overflow_4_fu_46[7]_i_25_n_13 ,\overflow_4_fu_46[7]_i_26_n_13 }));
endmodule

(* ORIG_REF_NAME = "nnlayer_nnlayer_Pipeline_VITIS_LOOP_87_1" *) 
module design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_87_1
   (CO,
    D,
    \i_fu_46_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg,
    WEA,
    \i_cast4_reg_127_reg[6]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg,
    numOfOutputNeurons_read_reg_781,
    \int_bias_shift0_reg[0] ,
    \ap_CS_fsm_reg[1]_1 ,
    SR,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg,
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg,
    ram_reg_3,
    icmp_ln1548_reg_900,
    ram_reg_4);
  output [0:0]CO;
  output [5:0]D;
  output \i_fu_46_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg;
  output [0:0]WEA;
  output [6:0]\i_cast4_reg_127_reg[6]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg;
  input [15:0]numOfOutputNeurons_read_reg_781;
  input \int_bias_shift0_reg[0] ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [0:0]SR;
  input \ap_CS_fsm_reg[1]_2 ;
  input \ap_CS_fsm_reg[1]_3 ;
  input \ap_CS_fsm_reg[1]_4 ;
  input [4:0]Q;
  input ram_reg;
  input ram_reg_0;
  input [0:0]ram_reg_1;
  input ram_reg_2;
  input grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg;
  input grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg;
  input ram_reg_3;
  input icmp_ln1548_reg_900;
  input ram_reg_4;

  wire [0:0]CO;
  wire [5:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [7:0]add_ln87_fu_101_p2;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg;
  wire [0:0]grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_bias_address0;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_output_V_ce0;
  wire [6:0]\i_cast4_reg_127_reg[6]_0 ;
  wire i_fu_460;
  wire i_fu_461;
  wire \i_fu_46_reg[0]_0 ;
  wire \i_fu_46_reg_n_13_[0] ;
  wire \i_fu_46_reg_n_13_[1] ;
  wire \i_fu_46_reg_n_13_[2] ;
  wire \i_fu_46_reg_n_13_[3] ;
  wire \i_fu_46_reg_n_13_[4] ;
  wire \i_fu_46_reg_n_13_[5] ;
  wire \i_fu_46_reg_n_13_[6] ;
  wire \i_fu_46_reg_n_13_[7] ;
  wire icmp_ln1548_reg_900;
  wire \int_bias_shift0_reg[0] ;
  wire [15:0]numOfOutputNeurons_read_reg_781;
  wire ram_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_29_n_13;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_fu_460),
        .Q(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_output_V_ce0),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init_0 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D({D,grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_bias_address0}),
        .E(i_fu_460),
        .Q({\i_fu_46_reg_n_13_[7] ,\i_fu_46_reg_n_13_[6] ,\i_fu_46_reg_n_13_[5] ,\i_fu_46_reg_n_13_[4] ,\i_fu_46_reg_n_13_[3] ,\i_fu_46_reg_n_13_[2] ,\i_fu_46_reg_n_13_[1] ,\i_fu_46_reg_n_13_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_13),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_2 (SR),
        .\ap_CS_fsm_reg[1]_3 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[1]_4 (\ap_CS_fsm_reg[1]_3 ),
        .\ap_CS_fsm_reg[1]_5 (\ap_CS_fsm_reg[1]_4 ),
        .\ap_CS_fsm_reg[1]_6 (Q[0]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_ap_start_reg),
        .\i_fu_46_reg[0] (\i_fu_46_reg[0]_0 ),
        .\i_fu_46_reg[7] ({add_ln87_fu_101_p2[7:3],flow_control_loop_pipe_sequential_init_U_n_29,add_ln87_fu_101_p2[1:0]}),
        .\i_fu_46_reg[7]_i_4_0 (i_fu_461),
        .\int_bias_shift0_reg[0] (\int_bias_shift0_reg[0] ),
        .numOfOutputNeurons_read_reg_781(numOfOutputNeurons_read_reg_781));
  FDRE \i_cast4_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_461),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_bias_address0),
        .Q(\i_cast4_reg_127_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \i_cast4_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_461),
        .D(D[0]),
        .Q(\i_cast4_reg_127_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \i_cast4_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_461),
        .D(D[1]),
        .Q(\i_cast4_reg_127_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \i_cast4_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_461),
        .D(D[2]),
        .Q(\i_cast4_reg_127_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \i_cast4_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_461),
        .D(D[3]),
        .Q(\i_cast4_reg_127_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \i_cast4_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_461),
        .D(D[4]),
        .Q(\i_cast4_reg_127_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \i_cast4_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_461),
        .D(D[5]),
        .Q(\i_cast4_reg_127_reg[6]_0 [6]),
        .R(1'b0));
  FDRE \i_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_460),
        .D(add_ln87_fu_101_p2[0]),
        .Q(\i_fu_46_reg_n_13_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \i_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_460),
        .D(add_ln87_fu_101_p2[1]),
        .Q(\i_fu_46_reg_n_13_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \i_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_460),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\i_fu_46_reg_n_13_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \i_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_460),
        .D(add_ln87_fu_101_p2[3]),
        .Q(\i_fu_46_reg_n_13_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \i_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_460),
        .D(add_ln87_fu_101_p2[4]),
        .Q(\i_fu_46_reg_n_13_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \i_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_460),
        .D(add_ln87_fu_101_p2[5]),
        .Q(\i_fu_46_reg_n_13_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \i_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_460),
        .D(add_ln87_fu_101_p2[6]),
        .Q(\i_fu_46_reg_n_13_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE \i_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_460),
        .D(add_ln87_fu_101_p2[7]),
        .Q(\i_fu_46_reg_n_13_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFEFEFE)) 
    ram_reg_i_1
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg),
        .I5(ram_reg_i_29_n_13),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    ram_reg_i_25
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_output_V_ce0),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(icmp_ln1548_reg_900),
        .I4(Q[1]),
        .I5(ram_reg_4),
        .O(WEA));
  LUT6 #(
    .INIT(64'h0000F808F808F808)) 
    ram_reg_i_29
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_87_1_fu_282_output_V_ce0),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_292_ap_start_reg),
        .I4(ram_reg_3),
        .I5(Q[4]),
        .O(ram_reg_i_29_n_13));
endmodule

(* ORIG_REF_NAME = "nnlayer_nnlayer_Pipeline_VITIS_LOOP_96_2" *) 
module design_1_nnlayer_0_0_nnlayer_nnlayer_Pipeline_VITIS_LOOP_96_2
   (\inNeurons_fu_62_reg[0]_0 ,
    D,
    lhs_out,
    ADDRBWRADDR,
    CO,
    ap_clk,
    grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg,
    \int_weights_shift0_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    Q,
    \inNeurons_fu_62_reg[15]_i_4 ,
    ap_rst_n_inv,
    weights_q0,
    input_r_q0,
    \lhs_fu_66_reg[15]_0 ,
    mul_i_reg_837);
  output \inNeurons_fu_62_reg[0]_0 ;
  output [1:0]D;
  output [15:0]lhs_out;
  output [12:0]ADDRBWRADDR;
  output [0:0]CO;
  input ap_clk;
  input grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  input \int_weights_shift0_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[5]_0 ;
  input \ap_CS_fsm_reg[5]_1 ;
  input [2:0]Q;
  input [15:0]\inNeurons_fu_62_reg[15]_i_4 ;
  input ap_rst_n_inv;
  input [15:0]weights_q0;
  input [15:0]input_r_q0;
  input [15:0]\lhs_fu_66_reg[15]_0 ;
  input [6:0]mul_i_reg_837;

  wire [12:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_13;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_13;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_ready;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg;
  wire [15:0]inNeurons_2_fu_140_p2;
  wire inNeurons_fu_620;
  wire \inNeurons_fu_62_reg[0]_0 ;
  wire [15:0]\inNeurons_fu_62_reg[15]_i_4 ;
  wire \inNeurons_fu_62_reg_n_13_[0] ;
  wire \inNeurons_fu_62_reg_n_13_[10] ;
  wire \inNeurons_fu_62_reg_n_13_[11] ;
  wire \inNeurons_fu_62_reg_n_13_[12] ;
  wire \inNeurons_fu_62_reg_n_13_[13] ;
  wire \inNeurons_fu_62_reg_n_13_[14] ;
  wire \inNeurons_fu_62_reg_n_13_[15] ;
  wire \inNeurons_fu_62_reg_n_13_[1] ;
  wire \inNeurons_fu_62_reg_n_13_[2] ;
  wire \inNeurons_fu_62_reg_n_13_[3] ;
  wire \inNeurons_fu_62_reg_n_13_[4] ;
  wire \inNeurons_fu_62_reg_n_13_[5] ;
  wire \inNeurons_fu_62_reg_n_13_[6] ;
  wire \inNeurons_fu_62_reg_n_13_[7] ;
  wire \inNeurons_fu_62_reg_n_13_[8] ;
  wire \inNeurons_fu_62_reg_n_13_[9] ;
  wire [15:0]input_r_q0;
  wire \int_weights_shift0_reg[0] ;
  wire [15:0]\lhs_fu_66_reg[15]_0 ;
  wire [15:0]lhs_out;
  wire [6:0]mul_i_reg_837;
  wire [15:0]p_0_in;
  wire [15:0]weights_q0;

  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I1(CO),
        .I2(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_13));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I1(CO),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_13),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .D(D),
        .Q({\inNeurons_fu_62_reg_n_13_[15] ,\inNeurons_fu_62_reg_n_13_[14] ,\inNeurons_fu_62_reg_n_13_[13] ,\inNeurons_fu_62_reg_n_13_[12] ,\inNeurons_fu_62_reg_n_13_[11] ,\inNeurons_fu_62_reg_n_13_[10] ,\inNeurons_fu_62_reg_n_13_[9] ,\inNeurons_fu_62_reg_n_13_[8] ,\inNeurons_fu_62_reg_n_13_[7] ,\inNeurons_fu_62_reg_n_13_[6] ,\inNeurons_fu_62_reg_n_13_[5] ,\inNeurons_fu_62_reg_n_13_[4] ,\inNeurons_fu_62_reg_n_13_[3] ,\inNeurons_fu_62_reg_n_13_[2] ,\inNeurons_fu_62_reg_n_13_[1] ,\inNeurons_fu_62_reg_n_13_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_30),
        .\ap_CS_fsm_reg[4] (Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_1 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int(ap_loop_init_int),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .\inNeurons_fu_62_reg[0] (\inNeurons_fu_62_reg[0]_0 ),
        .\inNeurons_fu_62_reg[15] (inNeurons_2_fu_140_p2),
        .\inNeurons_fu_62_reg[15]_i_4_0 (\inNeurons_fu_62_reg[15]_i_4 ),
        .\int_weights_shift0_reg[0] (\int_weights_shift0_reg[0] ),
        .mul_i_reg_837(mul_i_reg_837));
  LUT2 #(
    .INIT(4'h2)) 
    \inNeurons_fu_62[15]_i_2 
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .I1(CO),
        .O(inNeurons_fu_620));
  FDRE \inNeurons_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[0]),
        .Q(\inNeurons_fu_62_reg_n_13_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[10]),
        .Q(\inNeurons_fu_62_reg_n_13_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[11]),
        .Q(\inNeurons_fu_62_reg_n_13_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[12] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[12]),
        .Q(\inNeurons_fu_62_reg_n_13_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[13] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[13]),
        .Q(\inNeurons_fu_62_reg_n_13_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[14] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[14]),
        .Q(\inNeurons_fu_62_reg_n_13_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[15] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[15]),
        .Q(\inNeurons_fu_62_reg_n_13_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[1]),
        .Q(\inNeurons_fu_62_reg_n_13_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[2]),
        .Q(\inNeurons_fu_62_reg_n_13_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[3]),
        .Q(\inNeurons_fu_62_reg_n_13_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[4]),
        .Q(\inNeurons_fu_62_reg_n_13_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[5]),
        .Q(\inNeurons_fu_62_reg_n_13_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[6]),
        .Q(\inNeurons_fu_62_reg_n_13_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[7]),
        .Q(\inNeurons_fu_62_reg_n_13_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[8]),
        .Q(\inNeurons_fu_62_reg_n_13_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \inNeurons_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(inNeurons_fu_620),
        .D(inNeurons_2_fu_140_p2[9]),
        .Q(\inNeurons_fu_62_reg_n_13_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_30));
  FDRE \lhs_fu_66_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(lhs_out[0]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(lhs_out[10]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(lhs_out[11]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(lhs_out[12]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(lhs_out[13]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(lhs_out[14]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(lhs_out[15]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(lhs_out[1]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(lhs_out[2]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(lhs_out[3]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(lhs_out[4]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(lhs_out[5]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(lhs_out[6]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(lhs_out[7]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(lhs_out[8]),
        .R(1'b0));
  FDRE \lhs_fu_66_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(lhs_out[9]),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_mac_muladd_16s_16s_24ns_24_4_1 mac_muladd_16s_16s_24ns_24_4_1_U4
       (.D(p_0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_init_int(ap_loop_init_int),
        .grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg(grp_nnlayer_Pipeline_VITIS_LOOP_96_2_fu_327_ap_start_reg),
        .input_r_q0(input_r_q0),
        .\lhs_fu_66_reg[15] (\lhs_fu_66_reg[15]_0 ),
        .lhs_out(lhs_out),
        .weights_q0(weights_q0));
endmodule

(* ORIG_REF_NAME = "nnlayer_output_V_RAM_AUTO_1R1W" *) 
module design_1_nnlayer_0_0_nnlayer_output_V_RAM_AUTO_1R1W
   (DOADO,
    ram_reg_0,
    ram_reg_1,
    O,
    \trunc_ln717_1_reg_243_reg[14] ,
    \trunc_ln717_1_reg_243_reg[13] ,
    \trunc_ln717_1_reg_243_reg[12] ,
    \trunc_ln717_1_reg_243_reg[11] ,
    \trunc_ln717_1_reg_243_reg[10] ,
    \trunc_ln717_1_reg_243_reg[9] ,
    \trunc_ln717_1_reg_243_reg[8] ,
    \trunc_ln717_1_reg_243_reg[7] ,
    \trunc_ln717_1_reg_243_reg[6] ,
    \trunc_ln717_1_reg_243_reg[5] ,
    \trunc_ln717_1_reg_243_reg[4] ,
    \trunc_ln717_1_reg_243_reg[3] ,
    \trunc_ln717_1_reg_243_reg[2] ,
    \trunc_ln717_1_reg_243_reg[1] ,
    \trunc_ln717_1_reg_243_reg[0] ,
    \outNeurons_fu_172_reg[6] ,
    \ap_CS_fsm_reg[5] ,
    \outNeurons_fu_172_reg[5] ,
    \outNeurons_fu_172_reg[4] ,
    \outNeurons_fu_172_reg[3] ,
    \outNeurons_fu_172_reg[2] ,
    \outNeurons_fu_172_reg[1] ,
    \outNeurons_fu_172_reg[0] ,
    D,
    \icmp_ln87_reg_814_reg[0] ,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg,
    \activation_read_reg_777_reg[1] ,
    \ap_CS_fsm_reg[109] ,
    \activation_read_reg_777_reg[7] ,
    \activation_read_reg_777_reg[1]_0 ,
    \sext_ln52_reg_852_reg[15] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    \ap_CS_fsm_reg[8]_3 ,
    \ap_CS_fsm_reg[8]_4 ,
    \ap_CS_fsm_reg[8]_5 ,
    ram_reg_2,
    A,
    dout_i_34,
    \icmp_ln1548_reg_900_reg[0]_i_4_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[109]_0 ,
    ap_clk,
    ram_reg_3,
    ADDRARDADDR,
    ram_reg_4,
    WEA,
    CO,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    Q,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    ram_reg_5,
    \ap_CS_fsm_reg[3]_1 ,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg,
    grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg,
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0,
    mul_i_reg_837,
    ram_reg_6,
    ram_reg_7,
    S,
    dout__0,
    sext_ln52_reg_852_reg,
    DI,
    \icmp_ln1548_reg_900_reg[0]_i_2_0 );
  output [15:0]DOADO;
  output [6:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [1:0]O;
  output \trunc_ln717_1_reg_243_reg[14] ;
  output \trunc_ln717_1_reg_243_reg[13] ;
  output \trunc_ln717_1_reg_243_reg[12] ;
  output \trunc_ln717_1_reg_243_reg[11] ;
  output \trunc_ln717_1_reg_243_reg[10] ;
  output \trunc_ln717_1_reg_243_reg[9] ;
  output \trunc_ln717_1_reg_243_reg[8] ;
  output \trunc_ln717_1_reg_243_reg[7] ;
  output \trunc_ln717_1_reg_243_reg[6] ;
  output \trunc_ln717_1_reg_243_reg[5] ;
  output \trunc_ln717_1_reg_243_reg[4] ;
  output \trunc_ln717_1_reg_243_reg[3] ;
  output \trunc_ln717_1_reg_243_reg[2] ;
  output \trunc_ln717_1_reg_243_reg[1] ;
  output \trunc_ln717_1_reg_243_reg[0] ;
  output \outNeurons_fu_172_reg[6] ;
  output \ap_CS_fsm_reg[5] ;
  output \outNeurons_fu_172_reg[5] ;
  output \outNeurons_fu_172_reg[4] ;
  output \outNeurons_fu_172_reg[3] ;
  output \outNeurons_fu_172_reg[2] ;
  output \outNeurons_fu_172_reg[1] ;
  output \outNeurons_fu_172_reg[0] ;
  output [0:0]D;
  output \icmp_ln87_reg_814_reg[0] ;
  output grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg;
  output \activation_read_reg_777_reg[1] ;
  output \ap_CS_fsm_reg[109] ;
  output \activation_read_reg_777_reg[7] ;
  output \activation_read_reg_777_reg[1]_0 ;
  output [3:0]\sext_ln52_reg_852_reg[15] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output \ap_CS_fsm_reg[8]_2 ;
  output \ap_CS_fsm_reg[8]_3 ;
  output \ap_CS_fsm_reg[8]_4 ;
  output \ap_CS_fsm_reg[8]_5 ;
  output [3:0]ram_reg_2;
  output [11:0]A;
  output [3:0]dout_i_34;
  output [0:0]\icmp_ln1548_reg_900_reg[0]_i_4_0 ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[109]_0 ;
  input ap_clk;
  input ram_reg_3;
  input [6:0]ADDRARDADDR;
  input [15:0]ram_reg_4;
  input [0:0]WEA;
  input [0:0]CO;
  input mem_reg;
  input [14:0]mem_reg_0;
  input mem_reg_1;
  input [6:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[3]_0 ;
  input [5:0]ram_reg_5;
  input [0:0]\ap_CS_fsm_reg[3]_1 ;
  input grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg;
  input grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg;
  input [7:0]grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0;
  input [6:0]mul_i_reg_837;
  input [6:0]ram_reg_6;
  input [6:0]ram_reg_7;
  input [0:0]S;
  input [2:0]dout__0;
  input [7:0]sext_ln52_reg_852_reg;
  input [1:0]DI;
  input [1:0]\icmp_ln1548_reg_900_reg[0]_i_2_0 ;

  wire [11:0]A;
  wire [6:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [15:0]DOADO;
  wire [1:0]O;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire \activation_read_reg_777_reg[1] ;
  wire \activation_read_reg_777_reg[1]_0 ;
  wire \activation_read_reg_777_reg[7] ;
  wire \ap_CS_fsm_reg[109] ;
  wire \ap_CS_fsm_reg[109]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire \ap_CS_fsm_reg[8]_3 ;
  wire \ap_CS_fsm_reg[8]_4 ;
  wire \ap_CS_fsm_reg[8]_5 ;
  wire ap_clk;
  wire [2:0]dout__0;
  wire dout_i_16_n_13;
  wire dout_i_16_n_14;
  wire dout_i_16_n_15;
  wire dout_i_16_n_16;
  wire dout_i_17_n_14;
  wire dout_i_17_n_15;
  wire dout_i_17_n_16;
  wire dout_i_18_n_15;
  wire dout_i_18_n_16;
  wire dout_i_19_n_13;
  wire dout_i_19_n_14;
  wire dout_i_19_n_15;
  wire dout_i_19_n_16;
  wire dout_i_20_n_13;
  wire dout_i_20_n_14;
  wire dout_i_20_n_15;
  wire dout_i_20_n_16;
  wire dout_i_21_n_13;
  wire dout_i_21_n_14;
  wire dout_i_21_n_15;
  wire dout_i_21_n_16;
  wire dout_i_22_n_13;
  wire dout_i_22_n_14;
  wire dout_i_22_n_15;
  wire dout_i_22_n_16;
  wire dout_i_23_n_13;
  wire dout_i_23_n_14;
  wire dout_i_23_n_15;
  wire dout_i_23_n_16;
  wire dout_i_24_n_13;
  wire dout_i_25_n_13;
  wire dout_i_26_n_13;
  wire dout_i_27_n_13;
  wire dout_i_28_n_13;
  wire dout_i_29_n_13;
  wire dout_i_30_n_13;
  wire dout_i_31_n_13;
  wire [3:0]dout_i_34;
  wire dout_i_36_n_13;
  wire dout_i_37_n_13;
  wire dout_i_38_n_13;
  wire dout_i_39_n_13;
  wire dout_i_40_n_13;
  wire dout_i_41_n_13;
  wire dout_i_42_n_13;
  wire dout_i_43_n_13;
  wire dout_i_44_n_13;
  wire dout_i_45_n_13;
  wire dout_i_46_n_13;
  wire dout_i_47_n_13;
  wire dout_i_48_n_13;
  wire dout_i_49_n_13;
  wire dout_i_50_n_13;
  wire dout_i_51_n_13;
  wire dout_i_52_n_13;
  wire dout_i_53_n_13;
  wire dout_i_54_n_13;
  wire dout_i_55_n_13;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg;
  wire grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg;
  wire [7:0]grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0;
  wire [15:15]\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/x_V_2_fu_146_p3 ;
  wire \icmp_ln1548_reg_900[0]_i_11_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_12_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_15_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_16_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_17_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_18_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_20_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_21_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_22_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_23_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_25_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_26_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_27_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_28_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_29_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_30_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_31_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_32_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_7_n_13 ;
  wire \icmp_ln1548_reg_900[0]_i_8_n_13 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_13_n_13 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_13_n_14 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_13_n_15 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_13_n_16 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_14_n_13 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_14_n_14 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_14_n_15 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_14_n_16 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_19_n_13 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_19_n_14 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_19_n_15 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_19_n_16 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_24_n_13 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_24_n_14 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_24_n_15 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_24_n_16 ;
  wire [1:0]\icmp_ln1548_reg_900_reg[0]_i_2_0 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_3_n_13 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_3_n_14 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_3_n_15 ;
  wire \icmp_ln1548_reg_900_reg[0]_i_3_n_16 ;
  wire [0:0]\icmp_ln1548_reg_900_reg[0]_i_4_0 ;
  wire \icmp_ln87_reg_814_reg[0] ;
  wire mem_reg;
  wire [14:0]mem_reg_0;
  wire mem_reg_1;
  wire [6:0]mul_i_reg_837;
  wire \outNeurons_fu_172_reg[0] ;
  wire \outNeurons_fu_172_reg[1] ;
  wire \outNeurons_fu_172_reg[2] ;
  wire \outNeurons_fu_172_reg[3] ;
  wire \outNeurons_fu_172_reg[4] ;
  wire \outNeurons_fu_172_reg[5] ;
  wire \outNeurons_fu_172_reg[6] ;
  wire [6:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [3:0]ram_reg_2;
  wire ram_reg_3;
  wire [15:0]ram_reg_4;
  wire [5:0]ram_reg_5;
  wire [6:0]ram_reg_6;
  wire [6:0]ram_reg_7;
  wire ram_reg_i_70_n_13;
  wire [16:8]ret_V_fu_474_p2;
  wire \ret_V_reg_228[14]_i_3_n_13 ;
  wire \ret_V_reg_228[14]_i_4_n_13 ;
  wire \ret_V_reg_228[14]_i_5_n_13 ;
  wire \ret_V_reg_228[14]_i_6_n_13 ;
  wire \ret_V_reg_228[16]_i_3_n_13 ;
  wire \ret_V_reg_228[16]_i_4_n_13 ;
  wire \ret_V_reg_228[16]_i_5_n_13 ;
  wire \ret_V_reg_228[3]_i_2_n_13 ;
  wire \ret_V_reg_228[3]_i_3_n_13 ;
  wire \ret_V_reg_228[3]_i_4_n_13 ;
  wire \ret_V_reg_228[3]_i_5_n_13 ;
  wire \ret_V_reg_228[6]_i_2_n_13 ;
  wire \ret_V_reg_228[6]_i_3_n_13 ;
  wire \ret_V_reg_228[6]_i_4_n_13 ;
  wire \ret_V_reg_228[6]_i_5_n_13 ;
  wire \ret_V_reg_228_reg[14]_i_2_n_13 ;
  wire \ret_V_reg_228_reg[14]_i_2_n_14 ;
  wire \ret_V_reg_228_reg[14]_i_2_n_15 ;
  wire \ret_V_reg_228_reg[14]_i_2_n_16 ;
  wire \ret_V_reg_228_reg[16]_i_1_n_16 ;
  wire \ret_V_reg_228_reg[16]_i_2_n_15 ;
  wire \ret_V_reg_228_reg[16]_i_2_n_16 ;
  wire \ret_V_reg_228_reg[3]_i_1_n_13 ;
  wire \ret_V_reg_228_reg[3]_i_1_n_14 ;
  wire \ret_V_reg_228_reg[3]_i_1_n_15 ;
  wire \ret_V_reg_228_reg[3]_i_1_n_16 ;
  wire \ret_V_reg_228_reg[6]_i_1_n_13 ;
  wire \ret_V_reg_228_reg[6]_i_1_n_14 ;
  wire \ret_V_reg_228_reg[6]_i_1_n_15 ;
  wire \ret_V_reg_228_reg[6]_i_1_n_16 ;
  wire [7:0]sext_ln52_reg_852_reg;
  wire [3:0]\sext_ln52_reg_852_reg[15] ;
  wire [11:1]sub_ln712_fu_498_p2;
  wire \trunc_ln717_1_reg_243_reg[0] ;
  wire \trunc_ln717_1_reg_243_reg[10] ;
  wire \trunc_ln717_1_reg_243_reg[11] ;
  wire \trunc_ln717_1_reg_243_reg[12] ;
  wire \trunc_ln717_1_reg_243_reg[13] ;
  wire \trunc_ln717_1_reg_243_reg[14] ;
  wire \trunc_ln717_1_reg_243_reg[1] ;
  wire \trunc_ln717_1_reg_243_reg[2] ;
  wire \trunc_ln717_1_reg_243_reg[3] ;
  wire \trunc_ln717_1_reg_243_reg[4] ;
  wire \trunc_ln717_1_reg_243_reg[5] ;
  wire \trunc_ln717_1_reg_243_reg[6] ;
  wire \trunc_ln717_1_reg_243_reg[7] ;
  wire \trunc_ln717_1_reg_243_reg[8] ;
  wire \trunc_ln717_1_reg_243_reg[9] ;
  wire [11:1]x_V_fu_485_p2;
  wire [3:3]NLW_dout_i_17_CO_UNCONNECTED;
  wire [3:2]NLW_dout_i_18_CO_UNCONNECTED;
  wire [3:3]NLW_dout_i_18_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln1548_reg_900_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1548_reg_900_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1548_reg_900_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1548_reg_900_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1548_reg_900_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1548_reg_900_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1548_reg_900_reg[0]_i_4_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_ret_V_reg_228_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_ret_V_reg_228_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_ret_V_reg_228_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_reg_228_reg[16]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(ram_reg_5[0]),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .O(D));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_10
       (.I0(sub_ln712_fu_498_p2[6]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_11
       (.I0(sub_ln712_fu_498_p2[5]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_12
       (.I0(sub_ln712_fu_498_p2[4]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_13
       (.I0(sub_ln712_fu_498_p2[3]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_14
       (.I0(sub_ln712_fu_498_p2[2]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_15
       (.I0(sub_ln712_fu_498_p2[1]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[1]),
        .O(A[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_16
       (.CI(1'b0),
        .CO({dout_i_16_n_13,dout_i_16_n_14,dout_i_16_n_15,dout_i_16_n_16}),
        .CYINIT(1'b1),
        .DI(DOADO[3:0]),
        .O({x_V_fu_485_p2[3:1],A[0]}),
        .S({dout_i_24_n_13,dout_i_25_n_13,dout_i_26_n_13,dout_i_27_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_17
       (.CI(dout_i_20_n_13),
        .CO({NLW_dout_i_17_CO_UNCONNECTED[3],dout_i_17_n_14,dout_i_17_n_15,dout_i_17_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,DOADO[14:12]}),
        .O(ram_reg_2),
        .S({dout_i_28_n_13,dout_i_29_n_13,dout_i_30_n_13,dout_i_31_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_18
       (.CI(dout_i_19_n_13),
        .CO({NLW_dout_i_18_CO_UNCONNECTED[3:2],dout_i_18_n_15,dout_i_18_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_dout_i_18_O_UNCONNECTED[3],dout_i_34[3:1]}),
        .S({1'b0,dout__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_19
       (.CI(dout_i_21_n_13),
        .CO({dout_i_19_n_13,dout_i_19_n_14,dout_i_19_n_15,dout_i_19_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({dout_i_34[0],sub_ln712_fu_498_p2[11:9]}),
        .S({S,dout_i_36_n_13,dout_i_37_n_13,dout_i_38_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_20
       (.CI(dout_i_22_n_13),
        .CO({dout_i_20_n_13,dout_i_20_n_14,dout_i_20_n_15,dout_i_20_n_16}),
        .CYINIT(1'b0),
        .DI(DOADO[11:8]),
        .O(x_V_fu_485_p2[11:8]),
        .S({dout_i_39_n_13,dout_i_40_n_13,dout_i_41_n_13,dout_i_42_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_21
       (.CI(dout_i_23_n_13),
        .CO({dout_i_21_n_13,dout_i_21_n_14,dout_i_21_n_15,dout_i_21_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln712_fu_498_p2[8:5]),
        .S({dout_i_43_n_13,dout_i_44_n_13,dout_i_45_n_13,dout_i_46_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_22
       (.CI(dout_i_16_n_13),
        .CO({dout_i_22_n_13,dout_i_22_n_14,dout_i_22_n_15,dout_i_22_n_16}),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(x_V_fu_485_p2[7:4]),
        .S({dout_i_47_n_13,dout_i_48_n_13,dout_i_49_n_13,dout_i_50_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_23
       (.CI(1'b0),
        .CO({dout_i_23_n_13,dout_i_23_n_14,dout_i_23_n_15,dout_i_23_n_16}),
        .CYINIT(dout_i_51_n_13),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln712_fu_498_p2[4:1]),
        .S({dout_i_52_n_13,dout_i_53_n_13,dout_i_54_n_13,dout_i_55_n_13}));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_24
       (.I0(DOADO[3]),
        .O(dout_i_24_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_25
       (.I0(DOADO[2]),
        .O(dout_i_25_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_26
       (.I0(DOADO[1]),
        .O(dout_i_26_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_27
       (.I0(DOADO[0]),
        .O(dout_i_27_n_13));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_28
       (.I0(DOADO[15]),
        .I1(sext_ln52_reg_852_reg[7]),
        .O(dout_i_28_n_13));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_29
       (.I0(DOADO[14]),
        .I1(sext_ln52_reg_852_reg[6]),
        .O(dout_i_29_n_13));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_30
       (.I0(DOADO[13]),
        .I1(sext_ln52_reg_852_reg[5]),
        .O(dout_i_30_n_13));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_31
       (.I0(DOADO[12]),
        .I1(sext_ln52_reg_852_reg[4]),
        .O(dout_i_31_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_36
       (.I0(x_V_fu_485_p2[11]),
        .O(dout_i_36_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_37
       (.I0(x_V_fu_485_p2[10]),
        .O(dout_i_37_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_38
       (.I0(x_V_fu_485_p2[9]),
        .O(dout_i_38_n_13));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_39
       (.I0(DOADO[11]),
        .I1(sext_ln52_reg_852_reg[3]),
        .O(dout_i_39_n_13));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_40
       (.I0(DOADO[10]),
        .I1(sext_ln52_reg_852_reg[2]),
        .O(dout_i_40_n_13));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_41
       (.I0(DOADO[9]),
        .I1(sext_ln52_reg_852_reg[1]),
        .O(dout_i_41_n_13));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_42
       (.I0(DOADO[8]),
        .I1(sext_ln52_reg_852_reg[0]),
        .O(dout_i_42_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_43
       (.I0(x_V_fu_485_p2[8]),
        .O(dout_i_43_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_44
       (.I0(x_V_fu_485_p2[7]),
        .O(dout_i_44_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_45
       (.I0(x_V_fu_485_p2[6]),
        .O(dout_i_45_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_46
       (.I0(x_V_fu_485_p2[5]),
        .O(dout_i_46_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_47
       (.I0(DOADO[7]),
        .O(dout_i_47_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_48
       (.I0(DOADO[6]),
        .O(dout_i_48_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_49
       (.I0(DOADO[5]),
        .O(dout_i_49_n_13));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_5
       (.I0(sub_ln712_fu_498_p2[11]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[11]),
        .O(A[11]));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_50
       (.I0(DOADO[4]),
        .O(dout_i_50_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_51
       (.I0(A[0]),
        .O(dout_i_51_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_52
       (.I0(x_V_fu_485_p2[4]),
        .O(dout_i_52_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_53
       (.I0(x_V_fu_485_p2[3]),
        .O(dout_i_53_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_54
       (.I0(x_V_fu_485_p2[2]),
        .O(dout_i_54_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_55
       (.I0(x_V_fu_485_p2[1]),
        .O(dout_i_55_n_13));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_6
       (.I0(sub_ln712_fu_498_p2[10]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_7
       (.I0(sub_ln712_fu_498_p2[9]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_8
       (.I0(sub_ln712_fu_498_p2[8]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_9
       (.I0(sub_ln712_fu_498_p2[7]),
        .I1(ram_reg_2[3]),
        .I2(x_V_fu_485_p2[7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_i_2
       (.I0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[7]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[5]),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[2]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[6]),
        .I4(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[3]),
        .I5(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[4]),
        .O(\activation_read_reg_777_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1548_reg_900[0]_i_11 
       (.I0(ret_V_fu_474_p2[10]),
        .I1(ret_V_fu_474_p2[11]),
        .O(\icmp_ln1548_reg_900[0]_i_11_n_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1548_reg_900[0]_i_12 
       (.I0(ret_V_fu_474_p2[8]),
        .I1(ret_V_fu_474_p2[9]),
        .O(\icmp_ln1548_reg_900[0]_i_12_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_900[0]_i_15 
       (.I0(sext_ln52_reg_852_reg[7]),
        .I1(DOADO[15]),
        .O(\icmp_ln1548_reg_900[0]_i_15_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_900[0]_i_16 
       (.I0(DOADO[14]),
        .I1(sext_ln52_reg_852_reg[6]),
        .O(\icmp_ln1548_reg_900[0]_i_16_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_900[0]_i_17 
       (.I0(DOADO[13]),
        .I1(sext_ln52_reg_852_reg[5]),
        .O(\icmp_ln1548_reg_900[0]_i_17_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_900[0]_i_18 
       (.I0(DOADO[12]),
        .I1(sext_ln52_reg_852_reg[4]),
        .O(\icmp_ln1548_reg_900[0]_i_18_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_900[0]_i_20 
       (.I0(DOADO[11]),
        .I1(sext_ln52_reg_852_reg[3]),
        .O(\icmp_ln1548_reg_900[0]_i_20_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_900[0]_i_21 
       (.I0(DOADO[10]),
        .I1(sext_ln52_reg_852_reg[2]),
        .O(\icmp_ln1548_reg_900[0]_i_21_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_900[0]_i_22 
       (.I0(DOADO[9]),
        .I1(sext_ln52_reg_852_reg[1]),
        .O(\icmp_ln1548_reg_900[0]_i_22_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_900[0]_i_23 
       (.I0(DOADO[8]),
        .I1(sext_ln52_reg_852_reg[0]),
        .O(\icmp_ln1548_reg_900[0]_i_23_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_900[0]_i_25 
       (.I0(DOADO[7]),
        .O(\icmp_ln1548_reg_900[0]_i_25_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_900[0]_i_26 
       (.I0(DOADO[6]),
        .O(\icmp_ln1548_reg_900[0]_i_26_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_900[0]_i_27 
       (.I0(DOADO[5]),
        .O(\icmp_ln1548_reg_900[0]_i_27_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_900[0]_i_28 
       (.I0(DOADO[4]),
        .O(\icmp_ln1548_reg_900[0]_i_28_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_900[0]_i_29 
       (.I0(DOADO[3]),
        .O(\icmp_ln1548_reg_900[0]_i_29_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_900[0]_i_30 
       (.I0(DOADO[2]),
        .O(\icmp_ln1548_reg_900[0]_i_30_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_900[0]_i_31 
       (.I0(DOADO[1]),
        .O(\icmp_ln1548_reg_900[0]_i_31_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_900[0]_i_32 
       (.I0(DOADO[0]),
        .O(\icmp_ln1548_reg_900[0]_i_32_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1548_reg_900[0]_i_7 
       (.I0(ret_V_fu_474_p2[10]),
        .I1(ret_V_fu_474_p2[11]),
        .O(\icmp_ln1548_reg_900[0]_i_7_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1548_reg_900[0]_i_8 
       (.I0(ret_V_fu_474_p2[8]),
        .I1(ret_V_fu_474_p2[9]),
        .O(\icmp_ln1548_reg_900[0]_i_8_n_13 ));
  CARRY4 \icmp_ln1548_reg_900_reg[0]_i_13 
       (.CI(\icmp_ln1548_reg_900_reg[0]_i_14_n_13 ),
        .CO({\icmp_ln1548_reg_900_reg[0]_i_13_n_13 ,\icmp_ln1548_reg_900_reg[0]_i_13_n_14 ,\icmp_ln1548_reg_900_reg[0]_i_13_n_15 ,\icmp_ln1548_reg_900_reg[0]_i_13_n_16 }),
        .CYINIT(1'b0),
        .DI({sext_ln52_reg_852_reg[7],DOADO[14:12]}),
        .O(\sext_ln52_reg_852_reg[15] ),
        .S({\icmp_ln1548_reg_900[0]_i_15_n_13 ,\icmp_ln1548_reg_900[0]_i_16_n_13 ,\icmp_ln1548_reg_900[0]_i_17_n_13 ,\icmp_ln1548_reg_900[0]_i_18_n_13 }));
  CARRY4 \icmp_ln1548_reg_900_reg[0]_i_14 
       (.CI(\icmp_ln1548_reg_900_reg[0]_i_19_n_13 ),
        .CO({\icmp_ln1548_reg_900_reg[0]_i_14_n_13 ,\icmp_ln1548_reg_900_reg[0]_i_14_n_14 ,\icmp_ln1548_reg_900_reg[0]_i_14_n_15 ,\icmp_ln1548_reg_900_reg[0]_i_14_n_16 }),
        .CYINIT(1'b0),
        .DI(DOADO[11:8]),
        .O(ret_V_fu_474_p2[11:8]),
        .S({\icmp_ln1548_reg_900[0]_i_20_n_13 ,\icmp_ln1548_reg_900[0]_i_21_n_13 ,\icmp_ln1548_reg_900[0]_i_22_n_13 ,\icmp_ln1548_reg_900[0]_i_23_n_13 }));
  CARRY4 \icmp_ln1548_reg_900_reg[0]_i_19 
       (.CI(\icmp_ln1548_reg_900_reg[0]_i_24_n_13 ),
        .CO({\icmp_ln1548_reg_900_reg[0]_i_19_n_13 ,\icmp_ln1548_reg_900_reg[0]_i_19_n_14 ,\icmp_ln1548_reg_900_reg[0]_i_19_n_15 ,\icmp_ln1548_reg_900_reg[0]_i_19_n_16 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(\NLW_icmp_ln1548_reg_900_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1548_reg_900[0]_i_25_n_13 ,\icmp_ln1548_reg_900[0]_i_26_n_13 ,\icmp_ln1548_reg_900[0]_i_27_n_13 ,\icmp_ln1548_reg_900[0]_i_28_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1548_reg_900_reg[0]_i_2 
       (.CI(\icmp_ln1548_reg_900_reg[0]_i_3_n_13 ),
        .CO({\NLW_icmp_ln1548_reg_900_reg[0]_i_2_CO_UNCONNECTED [3:1],\icmp_ln1548_reg_900_reg[0]_i_4_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1548_reg_900_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,ret_V_fu_474_p2[16]}));
  CARRY4 \icmp_ln1548_reg_900_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\icmp_ln1548_reg_900_reg[0]_i_24_n_13 ,\icmp_ln1548_reg_900_reg[0]_i_24_n_14 ,\icmp_ln1548_reg_900_reg[0]_i_24_n_15 ,\icmp_ln1548_reg_900_reg[0]_i_24_n_16 }),
        .CYINIT(1'b1),
        .DI(DOADO[3:0]),
        .O(\NLW_icmp_ln1548_reg_900_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1548_reg_900[0]_i_29_n_13 ,\icmp_ln1548_reg_900[0]_i_30_n_13 ,\icmp_ln1548_reg_900[0]_i_31_n_13 ,\icmp_ln1548_reg_900[0]_i_32_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1548_reg_900_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1548_reg_900_reg[0]_i_3_n_13 ,\icmp_ln1548_reg_900_reg[0]_i_3_n_14 ,\icmp_ln1548_reg_900_reg[0]_i_3_n_15 ,\icmp_ln1548_reg_900_reg[0]_i_3_n_16 }),
        .CYINIT(1'b0),
        .DI({DI,\icmp_ln1548_reg_900[0]_i_7_n_13 ,\icmp_ln1548_reg_900[0]_i_8_n_13 }),
        .O(\NLW_icmp_ln1548_reg_900_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1548_reg_900_reg[0]_i_2_0 ,\icmp_ln1548_reg_900[0]_i_11_n_13 ,\icmp_ln1548_reg_900[0]_i_12_n_13 }));
  CARRY4 \icmp_ln1548_reg_900_reg[0]_i_4 
       (.CI(\icmp_ln1548_reg_900_reg[0]_i_13_n_13 ),
        .CO(\NLW_icmp_ln1548_reg_900_reg[0]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_icmp_ln1548_reg_900_reg[0]_i_4_O_UNCONNECTED [3:1],ret_V_fu_474_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_44
       (.I0(mem_reg),
        .I1(mem_reg_0[14]),
        .I2(mem_reg_1),
        .I3(DOADO[14]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[14] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_45
       (.I0(mem_reg),
        .I1(mem_reg_0[13]),
        .I2(mem_reg_1),
        .I3(DOADO[13]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[13] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_46
       (.I0(mem_reg),
        .I1(mem_reg_0[12]),
        .I2(mem_reg_1),
        .I3(DOADO[12]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[12] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_47
       (.I0(mem_reg),
        .I1(mem_reg_0[11]),
        .I2(mem_reg_1),
        .I3(DOADO[11]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[11] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_48
       (.I0(mem_reg),
        .I1(mem_reg_0[10]),
        .I2(mem_reg_1),
        .I3(DOADO[10]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[10] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_49
       (.I0(mem_reg),
        .I1(mem_reg_0[9]),
        .I2(mem_reg_1),
        .I3(DOADO[9]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[9] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_50
       (.I0(mem_reg),
        .I1(mem_reg_0[8]),
        .I2(mem_reg_1),
        .I3(DOADO[8]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[8] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_51
       (.I0(mem_reg),
        .I1(mem_reg_0[7]),
        .I2(mem_reg_1),
        .I3(DOADO[7]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[7] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_52
       (.I0(mem_reg),
        .I1(mem_reg_0[6]),
        .I2(mem_reg_1),
        .I3(DOADO[6]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[6] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_53
       (.I0(mem_reg),
        .I1(mem_reg_0[5]),
        .I2(mem_reg_1),
        .I3(DOADO[5]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[5] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_54
       (.I0(mem_reg),
        .I1(mem_reg_0[4]),
        .I2(mem_reg_1),
        .I3(DOADO[4]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[4] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_55
       (.I0(mem_reg),
        .I1(mem_reg_0[3]),
        .I2(mem_reg_1),
        .I3(DOADO[3]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[3] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_56
       (.I0(mem_reg),
        .I1(mem_reg_0[2]),
        .I2(mem_reg_1),
        .I3(DOADO[2]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[2] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_57
       (.I0(mem_reg),
        .I1(mem_reg_0[1]),
        .I2(mem_reg_1),
        .I3(DOADO[1]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[1] ));
  LUT5 #(
    .INIT(32'hEA40EF40)) 
    mem_reg_i_58
       (.I0(mem_reg),
        .I1(mem_reg_0[0]),
        .I2(mem_reg_1),
        .I3(DOADO[0]),
        .I4(DOADO[15]),
        .O(\trunc_ln717_1_reg_243_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "output_V_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(ram_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_3),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_i_26
       (.I0(mem_reg_1),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg),
        .I2(\activation_read_reg_777_reg[1] ),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_116_1_fu_318_ap_start_reg),
        .O(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_27
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_5[2]),
        .I2(ram_reg_5[3]),
        .I3(ram_reg_5[4]),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_i_28
       (.I0(ram_reg_5[5]),
        .I1(\activation_read_reg_777_reg[7] ),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[1]),
        .I3(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[0]),
        .O(\ap_CS_fsm_reg[109] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    ram_reg_i_30
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[6]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_5[0]),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\outNeurons_fu_172_reg[6] ));
  LUT6 #(
    .INIT(64'h0000FFBFFFBFFFBF)) 
    ram_reg_i_32__0
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(ram_reg_5[0]),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\activation_read_reg_777_reg[1]_0 ),
        .I5(ram_reg_5[5]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    ram_reg_i_35
       (.I0(ram_reg_5[2]),
        .I1(mul_i_reg_837[6]),
        .I2(ram_reg_5[1]),
        .I3(ram_reg_6[6]),
        .I4(ram_reg_i_70_n_13),
        .I5(ram_reg_7[6]),
        .O(\ap_CS_fsm_reg[8]_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    ram_reg_i_37
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[5]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_5[0]),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\outNeurons_fu_172_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    ram_reg_i_40
       (.I0(ram_reg_5[2]),
        .I1(mul_i_reg_837[5]),
        .I2(ram_reg_5[1]),
        .I3(ram_reg_6[5]),
        .I4(ram_reg_i_70_n_13),
        .I5(ram_reg_7[5]),
        .O(\ap_CS_fsm_reg[8]_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    ram_reg_i_43
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[4]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_5[0]),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\outNeurons_fu_172_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    ram_reg_i_45
       (.I0(ram_reg_5[2]),
        .I1(mul_i_reg_837[4]),
        .I2(ram_reg_5[1]),
        .I3(ram_reg_6[4]),
        .I4(ram_reg_i_70_n_13),
        .I5(ram_reg_7[4]),
        .O(\ap_CS_fsm_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    ram_reg_i_48
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_5[0]),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\outNeurons_fu_172_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    ram_reg_i_50
       (.I0(ram_reg_5[2]),
        .I1(mul_i_reg_837[3]),
        .I2(ram_reg_5[1]),
        .I3(ram_reg_6[3]),
        .I4(ram_reg_i_70_n_13),
        .I5(ram_reg_7[3]),
        .O(\ap_CS_fsm_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    ram_reg_i_52
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_5[0]),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\outNeurons_fu_172_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    ram_reg_i_55
       (.I0(ram_reg_5[2]),
        .I1(mul_i_reg_837[2]),
        .I2(ram_reg_5[1]),
        .I3(ram_reg_6[2]),
        .I4(ram_reg_i_70_n_13),
        .I5(ram_reg_7[2]),
        .O(\ap_CS_fsm_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    ram_reg_i_57
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_5[0]),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\outNeurons_fu_172_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    ram_reg_i_60
       (.I0(ram_reg_5[2]),
        .I1(mul_i_reg_837[1]),
        .I2(ram_reg_5[1]),
        .I3(ram_reg_6[1]),
        .I4(ram_reg_i_70_n_13),
        .I5(ram_reg_7[1]),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    ram_reg_i_63
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ram_reg_5[0]),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(\outNeurons_fu_172_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    ram_reg_i_65
       (.I0(ram_reg_5[2]),
        .I1(mul_i_reg_837[0]),
        .I2(ram_reg_5[1]),
        .I3(ram_reg_6[0]),
        .I4(ram_reg_i_70_n_13),
        .I5(ram_reg_7[0]),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h54FF)) 
    ram_reg_i_66
       (.I0(\activation_read_reg_777_reg[7] ),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[1]),
        .I2(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[0]),
        .I3(ram_reg_5[5]),
        .O(\activation_read_reg_777_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_67
       (.I0(\activation_read_reg_777_reg[7] ),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[1]),
        .O(\activation_read_reg_777_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    ram_reg_i_68
       (.I0(ram_reg_5[5]),
        .I1(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_309_ap_start_reg_reg_0[1]),
        .I2(\activation_read_reg_777_reg[7] ),
        .O(\ap_CS_fsm_reg[109]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_69
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ram_reg_5[0]),
        .O(\icmp_ln87_reg_814_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_70
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_5[3]),
        .O(ram_reg_i_70_n_13));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[14]_i_3 
       (.I0(DOADO[15]),
        .I1(DOADO[11]),
        .O(\ret_V_reg_228[14]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[14]_i_4 
       (.I0(DOADO[15]),
        .I1(DOADO[10]),
        .O(\ret_V_reg_228[14]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[14]_i_5 
       (.I0(DOADO[15]),
        .I1(DOADO[9]),
        .O(\ret_V_reg_228[14]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[14]_i_6 
       (.I0(DOADO[15]),
        .I1(DOADO[8]),
        .O(\ret_V_reg_228[14]_i_6_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[16]_i_3 
       (.I0(DOADO[15]),
        .I1(DOADO[14]),
        .O(\ret_V_reg_228[16]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[16]_i_4 
       (.I0(DOADO[15]),
        .I1(DOADO[13]),
        .O(\ret_V_reg_228[16]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[16]_i_5 
       (.I0(DOADO[15]),
        .I1(DOADO[12]),
        .O(\ret_V_reg_228[16]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[3]_i_2 
       (.I0(DOADO[15]),
        .I1(DOADO[3]),
        .O(\ret_V_reg_228[3]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[3]_i_3 
       (.I0(DOADO[15]),
        .I1(DOADO[2]),
        .O(\ret_V_reg_228[3]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[3]_i_4 
       (.I0(DOADO[15]),
        .I1(DOADO[1]),
        .O(\ret_V_reg_228[3]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ret_V_reg_228[3]_i_5 
       (.I0(DOADO[0]),
        .O(\ret_V_reg_228[3]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[6]_i_2 
       (.I0(DOADO[15]),
        .I1(DOADO[7]),
        .O(\ret_V_reg_228[6]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[6]_i_3 
       (.I0(DOADO[15]),
        .I1(DOADO[6]),
        .O(\ret_V_reg_228[6]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[6]_i_4 
       (.I0(DOADO[15]),
        .I1(DOADO[5]),
        .O(\ret_V_reg_228[6]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_reg_228[6]_i_5 
       (.I0(DOADO[15]),
        .I1(DOADO[4]),
        .O(\ret_V_reg_228[6]_i_5_n_13 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_reg_228_reg[14]_i_2 
       (.CI(\ret_V_reg_228_reg[6]_i_1_n_13 ),
        .CO({\ret_V_reg_228_reg[14]_i_2_n_13 ,\ret_V_reg_228_reg[14]_i_2_n_14 ,\ret_V_reg_228_reg[14]_i_2_n_15 ,\ret_V_reg_228_reg[14]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_reg_1[4:1]),
        .S({\ret_V_reg_228[14]_i_3_n_13 ,\ret_V_reg_228[14]_i_4_n_13 ,\ret_V_reg_228[14]_i_5_n_13 ,\ret_V_reg_228[14]_i_6_n_13 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_reg_228_reg[16]_i_1 
       (.CI(CO),
        .CO({\NLW_ret_V_reg_228_reg[16]_i_1_CO_UNCONNECTED [3:1],\ret_V_reg_228_reg[16]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_ret_V_reg_228_reg[16]_i_1_O_UNCONNECTED [3:2],O}),
        .S({1'b0,1'b0,1'b1,\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/x_V_2_fu_146_p3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_reg_228_reg[16]_i_2 
       (.CI(\ret_V_reg_228_reg[14]_i_2_n_13 ),
        .CO({\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/x_V_2_fu_146_p3 ,\NLW_ret_V_reg_228_reg[16]_i_2_CO_UNCONNECTED [2],\ret_V_reg_228_reg[16]_i_2_n_15 ,\ret_V_reg_228_reg[16]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_reg_228_reg[16]_i_2_O_UNCONNECTED [3],ram_reg_1[7:5]}),
        .S({1'b1,\ret_V_reg_228[16]_i_3_n_13 ,\ret_V_reg_228[16]_i_4_n_13 ,\ret_V_reg_228[16]_i_5_n_13 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_reg_228_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_reg_228_reg[3]_i_1_n_13 ,\ret_V_reg_228_reg[3]_i_1_n_14 ,\ret_V_reg_228_reg[3]_i_1_n_15 ,\ret_V_reg_228_reg[3]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DOADO[15]}),
        .O(ram_reg_0[3:0]),
        .S({\ret_V_reg_228[3]_i_2_n_13 ,\ret_V_reg_228[3]_i_3_n_13 ,\ret_V_reg_228[3]_i_4_n_13 ,\ret_V_reg_228[3]_i_5_n_13 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_reg_228_reg[6]_i_1 
       (.CI(\ret_V_reg_228_reg[3]_i_1_n_13 ),
        .CO({\ret_V_reg_228_reg[6]_i_1_n_13 ,\ret_V_reg_228_reg[6]_i_1_n_14 ,\ret_V_reg_228_reg[6]_i_1_n_15 ,\ret_V_reg_228_reg[6]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_1[0],ram_reg_0[6:4]}),
        .S({\ret_V_reg_228[6]_i_2_n_13 ,\ret_V_reg_228[6]_i_3_n_13 ,\ret_V_reg_228[6]_i_4_n_13 ,\ret_V_reg_228[6]_i_5_n_13 }));
endmodule

(* ORIG_REF_NAME = "nnlayer_resArray_V_RAM_AUTO_1R1W" *) 
module design_1_nnlayer_0_0_nnlayer_resArray_V_RAM_AUTO_1R1W
   (D,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2);
  output [31:0]D;
  input ap_clk;
  input [2:0]Q;
  input [6:0]ram_reg_0;
  input [6:0]ram_reg_1;
  input [31:0]ram_reg_2;

  wire [31:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire [6:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [31:0]ram_reg_2;
  wire [6:0]resArray_V_address0;
  wire resArray_V_ce0;
  wire [31:0]resArray_V_d0;
  wire resArray_V_we0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "resArray_V_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,1'b1,resArray_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,resArray_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(resArray_V_d0[15:0]),
        .DIBDI({1'b1,1'b1,resArray_V_d0[31:18]}),
        .DIPADIP(resArray_V_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],D[31:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(resArray_V_ce0),
        .ENBWREN(resArray_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({resArray_V_we0,resArray_V_we0}),
        .WEBWE({1'b0,1'b0,resArray_V_we0,resArray_V_we0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__0
       (.I0(Q[1]),
        .I1(ram_reg_2[14]),
        .O(resArray_V_d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__0
       (.I0(Q[1]),
        .I1(ram_reg_2[13]),
        .O(resArray_V_d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__0
       (.I0(Q[1]),
        .I1(ram_reg_2[12]),
        .O(resArray_V_d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__0
       (.I0(Q[1]),
        .I1(ram_reg_2[11]),
        .O(resArray_V_d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__0
       (.I0(Q[1]),
        .I1(ram_reg_2[10]),
        .O(resArray_V_d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__0
       (.I0(Q[1]),
        .I1(ram_reg_2[9]),
        .O(resArray_V_d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__0
       (.I0(Q[1]),
        .I1(ram_reg_2[8]),
        .O(resArray_V_d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__0
       (.I0(Q[1]),
        .I1(ram_reg_2[7]),
        .O(resArray_V_d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__0
       (.I0(Q[1]),
        .I1(ram_reg_2[6]),
        .O(resArray_V_d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__0
       (.I0(Q[1]),
        .I1(ram_reg_2[5]),
        .O(resArray_V_d0[5]));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(resArray_V_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__0
       (.I0(Q[1]),
        .I1(ram_reg_2[4]),
        .O(resArray_V_d0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__0
       (.I0(Q[1]),
        .I1(ram_reg_2[3]),
        .O(resArray_V_d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__0
       (.I0(Q[1]),
        .I1(ram_reg_2[2]),
        .O(resArray_V_d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__0
       (.I0(Q[1]),
        .I1(ram_reg_2[1]),
        .O(resArray_V_d0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__0
       (.I0(Q[1]),
        .I1(ram_reg_2[0]),
        .O(resArray_V_d0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__0
       (.I0(Q[1]),
        .I1(ram_reg_2[31]),
        .O(resArray_V_d0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__0
       (.I0(Q[1]),
        .I1(ram_reg_2[30]),
        .O(resArray_V_d0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__0
       (.I0(Q[1]),
        .I1(ram_reg_2[29]),
        .O(resArray_V_d0[29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__0
       (.I0(Q[1]),
        .I1(ram_reg_2[28]),
        .O(resArray_V_d0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__0
       (.I0(Q[1]),
        .I1(ram_reg_2[27]),
        .O(resArray_V_d0[27]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_2__0
       (.I0(ram_reg_0[6]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_1[6]),
        .O(resArray_V_address0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__0
       (.I0(Q[1]),
        .I1(ram_reg_2[26]),
        .O(resArray_V_d0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__0
       (.I0(Q[1]),
        .I1(ram_reg_2[25]),
        .O(resArray_V_d0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32
       (.I0(Q[1]),
        .I1(ram_reg_2[24]),
        .O(resArray_V_d0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33__0
       (.I0(Q[1]),
        .I1(ram_reg_2[23]),
        .O(resArray_V_d0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__0
       (.I0(Q[1]),
        .I1(ram_reg_2[22]),
        .O(resArray_V_d0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35__0
       (.I0(Q[1]),
        .I1(ram_reg_2[21]),
        .O(resArray_V_d0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_36__0
       (.I0(Q[1]),
        .I1(ram_reg_2[20]),
        .O(resArray_V_d0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_37__0
       (.I0(Q[1]),
        .I1(ram_reg_2[19]),
        .O(resArray_V_d0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_38__0
       (.I0(Q[1]),
        .I1(ram_reg_2[18]),
        .O(resArray_V_d0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_39__0
       (.I0(Q[1]),
        .I1(ram_reg_2[17]),
        .O(resArray_V_d0[17]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_3__0
       (.I0(ram_reg_0[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_1[5]),
        .O(resArray_V_address0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_40__0
       (.I0(Q[1]),
        .I1(ram_reg_2[16]),
        .O(resArray_V_d0[16]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_41__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(resArray_V_we0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_4__0
       (.I0(ram_reg_0[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_1[4]),
        .O(resArray_V_address0[4]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_5__0
       (.I0(ram_reg_0[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_1[3]),
        .O(resArray_V_address0[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_6__0
       (.I0(ram_reg_0[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_1[2]),
        .O(resArray_V_address0[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_7__0
       (.I0(ram_reg_0[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_1[1]),
        .O(resArray_V_address0[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_8__0
       (.I0(ram_reg_0[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_1[0]),
        .O(resArray_V_address0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__0
       (.I0(Q[1]),
        .I1(ram_reg_2[15]),
        .O(resArray_V_d0[15]));
endmodule

(* ORIG_REF_NAME = "nnlayer_sdiv_24ns_17s_24_28_1" *) 
module design_1_nnlayer_0_0_nnlayer_sdiv_24ns_17s_24_28_1
   (Q,
    ap_clk,
    lhs_reg_215,
    D);
  output [15:0]Q;
  input ap_clk;
  input [15:0]lhs_reg_215;
  input [16:0]D;

  wire \0 ;
  wire [16:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire \dividend0_reg_n_13_[10] ;
  wire \dividend0_reg_n_13_[11] ;
  wire \dividend0_reg_n_13_[12] ;
  wire \dividend0_reg_n_13_[13] ;
  wire \dividend0_reg_n_13_[14] ;
  wire \dividend0_reg_n_13_[15] ;
  wire \dividend0_reg_n_13_[16] ;
  wire \dividend0_reg_n_13_[17] ;
  wire \dividend0_reg_n_13_[18] ;
  wire \dividend0_reg_n_13_[19] ;
  wire \dividend0_reg_n_13_[20] ;
  wire \dividend0_reg_n_13_[21] ;
  wire \dividend0_reg_n_13_[22] ;
  wire \dividend0_reg_n_13_[8] ;
  wire \dividend0_reg_n_13_[9] ;
  wire \dividend_tmp[0][23]_i_3_n_13 ;
  wire \dividend_tmp[0][23]_i_4_n_13 ;
  wire \dividend_tmp[0][23]_i_5_n_13 ;
  wire \dividend_tmp_reg[0][23]_i_2_n_15 ;
  wire \dividend_tmp_reg[0][23]_i_2_n_16 ;
  wire [23:9]dividend_u;
  wire [23:9]dividend_u0;
  wire \divisor0_reg_n_13_[0] ;
  wire \divisor0_reg_n_13_[10] ;
  wire \divisor0_reg_n_13_[11] ;
  wire \divisor0_reg_n_13_[12] ;
  wire \divisor0_reg_n_13_[13] ;
  wire \divisor0_reg_n_13_[14] ;
  wire \divisor0_reg_n_13_[15] ;
  wire \divisor0_reg_n_13_[1] ;
  wire \divisor0_reg_n_13_[2] ;
  wire \divisor0_reg_n_13_[3] ;
  wire \divisor0_reg_n_13_[4] ;
  wire \divisor0_reg_n_13_[5] ;
  wire \divisor0_reg_n_13_[6] ;
  wire \divisor0_reg_n_13_[7] ;
  wire \divisor0_reg_n_13_[8] ;
  wire \divisor0_reg_n_13_[9] ;
  wire \divisor_tmp[0][12]_i_3_n_13 ;
  wire \divisor_tmp[0][12]_i_4_n_13 ;
  wire \divisor_tmp[0][12]_i_5_n_13 ;
  wire \divisor_tmp[0][12]_i_6_n_13 ;
  wire \divisor_tmp[0][16]_i_3_n_13 ;
  wire \divisor_tmp[0][16]_i_4_n_13 ;
  wire \divisor_tmp[0][16]_i_5_n_13 ;
  wire \divisor_tmp[0][16]_i_6_n_13 ;
  wire \divisor_tmp[0][4]_i_3_n_13 ;
  wire \divisor_tmp[0][4]_i_4_n_13 ;
  wire \divisor_tmp[0][4]_i_5_n_13 ;
  wire \divisor_tmp[0][4]_i_6_n_13 ;
  wire \divisor_tmp[0][4]_i_7_n_13 ;
  wire \divisor_tmp[0][8]_i_3_n_13 ;
  wire \divisor_tmp[0][8]_i_4_n_13 ;
  wire \divisor_tmp[0][8]_i_5_n_13 ;
  wire \divisor_tmp[0][8]_i_6_n_13 ;
  wire \divisor_tmp_reg[0][12]_i_2_n_13 ;
  wire \divisor_tmp_reg[0][12]_i_2_n_14 ;
  wire \divisor_tmp_reg[0][12]_i_2_n_15 ;
  wire \divisor_tmp_reg[0][12]_i_2_n_16 ;
  wire \divisor_tmp_reg[0][16]_i_2_n_14 ;
  wire \divisor_tmp_reg[0][16]_i_2_n_15 ;
  wire \divisor_tmp_reg[0][16]_i_2_n_16 ;
  wire \divisor_tmp_reg[0][4]_i_2_n_13 ;
  wire \divisor_tmp_reg[0][4]_i_2_n_14 ;
  wire \divisor_tmp_reg[0][4]_i_2_n_15 ;
  wire \divisor_tmp_reg[0][4]_i_2_n_16 ;
  wire \divisor_tmp_reg[0][8]_i_2_n_13 ;
  wire \divisor_tmp_reg[0][8]_i_2_n_14 ;
  wire \divisor_tmp_reg[0][8]_i_2_n_15 ;
  wire \divisor_tmp_reg[0][8]_i_2_n_16 ;
  wire [16:1]divisor_u;
  wire [16:1]divisor_u0;
  wire [15:0]lhs_reg_215;
  wire \loop[1].dividend_tmp_reg[2][22]_srl3_i_2_n_13 ;
  wire \loop[1].dividend_tmp_reg[2][22]_srl3_i_2_n_14 ;
  wire \loop[1].dividend_tmp_reg[2][22]_srl3_i_2_n_15 ;
  wire \loop[1].dividend_tmp_reg[2][22]_srl3_i_2_n_16 ;
  wire \loop[1].dividend_tmp_reg[2][22]_srl3_i_3_n_13 ;
  wire \loop[1].dividend_tmp_reg[2][22]_srl3_i_4_n_13 ;
  wire \loop[1].dividend_tmp_reg[2][22]_srl3_i_5_n_13 ;
  wire \loop[1].dividend_tmp_reg[2][22]_srl3_i_6_n_13 ;
  wire [16:1]\loop[23].dividend_tmp_reg[24]_0 ;
  wire \loop[5].dividend_tmp_reg[6][22]_srl7_i_2_n_13 ;
  wire \loop[5].dividend_tmp_reg[6][22]_srl7_i_2_n_14 ;
  wire \loop[5].dividend_tmp_reg[6][22]_srl7_i_2_n_15 ;
  wire \loop[5].dividend_tmp_reg[6][22]_srl7_i_2_n_16 ;
  wire \loop[5].dividend_tmp_reg[6][22]_srl7_i_3_n_13 ;
  wire \loop[5].dividend_tmp_reg[6][22]_srl7_i_4_n_13 ;
  wire \loop[5].dividend_tmp_reg[6][22]_srl7_i_5_n_13 ;
  wire \loop[5].dividend_tmp_reg[6][22]_srl7_i_6_n_13 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_i_2_n_13 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_i_2_n_14 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_i_2_n_15 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_i_2_n_16 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_i_3_n_13 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_i_4_n_13 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_i_5_n_13 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_i_6_n_13 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_i_7_n_13 ;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_30;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_31;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_32;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_33;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_34;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_35;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_36;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_37;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_38;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_39;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_40;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_41;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_42;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_43;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_44;
  wire nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_45;
  wire p_0_in;
  wire p_1_in;
  wire \quot[11]_i_2_n_13 ;
  wire \quot[11]_i_3_n_13 ;
  wire \quot[11]_i_4_n_13 ;
  wire \quot[11]_i_5_n_13 ;
  wire \quot[15]_i_2_n_13 ;
  wire \quot[15]_i_3_n_13 ;
  wire \quot[15]_i_4_n_13 ;
  wire \quot[15]_i_5_n_13 ;
  wire \quot[16]_i_2_n_13 ;
  wire \quot[3]_i_2_n_13 ;
  wire \quot[3]_i_3_n_13 ;
  wire \quot[3]_i_4_n_13 ;
  wire \quot[7]_i_2_n_13 ;
  wire \quot[7]_i_3_n_13 ;
  wire \quot[7]_i_4_n_13 ;
  wire \quot[7]_i_5_n_13 ;
  wire [3:2]\NLW_dividend_tmp_reg[0][23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend_tmp_reg[0][23]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_divisor_tmp_reg[0][16]_i_2_CO_UNCONNECTED ;

  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[2]),
        .Q(\dividend0_reg_n_13_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[3]),
        .Q(\dividend0_reg_n_13_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[4]),
        .Q(\dividend0_reg_n_13_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[5]),
        .Q(\dividend0_reg_n_13_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[6]),
        .Q(\dividend0_reg_n_13_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[7]),
        .Q(\dividend0_reg_n_13_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[8]),
        .Q(\dividend0_reg_n_13_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[9]),
        .Q(\dividend0_reg_n_13_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[10]),
        .Q(\dividend0_reg_n_13_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[11]),
        .Q(\dividend0_reg_n_13_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[12]),
        .Q(\dividend0_reg_n_13_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[13]),
        .Q(\dividend0_reg_n_13_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[14]),
        .Q(\dividend0_reg_n_13_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[15]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[0]),
        .Q(\dividend0_reg_n_13_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lhs_reg_215[1]),
        .Q(\dividend0_reg_n_13_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend_tmp[0][22]_i_1 
       (.I0(dividend_u0[22]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[22] ),
        .O(dividend_u[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \dividend_tmp[0][23]_i_1 
       (.I0(p_1_in),
        .I1(dividend_u0[23]),
        .O(dividend_u[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][23]_i_3 
       (.I0(p_1_in),
        .O(\dividend_tmp[0][23]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][23]_i_4 
       (.I0(\dividend0_reg_n_13_[22] ),
        .O(\dividend_tmp[0][23]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][23]_i_5 
       (.I0(\dividend0_reg_n_13_[21] ),
        .O(\dividend_tmp[0][23]_i_5_n_13 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend_tmp_reg[0][23]_i_2 
       (.CI(\loop[1].dividend_tmp_reg[2][22]_srl3_i_2_n_13 ),
        .CO({\NLW_dividend_tmp_reg[0][23]_i_2_CO_UNCONNECTED [3:2],\dividend_tmp_reg[0][23]_i_2_n_15 ,\dividend_tmp_reg[0][23]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend_tmp_reg[0][23]_i_2_O_UNCONNECTED [3],dividend_u0[23:21]}),
        .S({1'b0,\dividend_tmp[0][23]_i_3_n_13 ,\dividend_tmp[0][23]_i_4_n_13 ,\dividend_tmp[0][23]_i_5_n_13 }));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\divisor0_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\divisor0_reg_n_13_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\divisor0_reg_n_13_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\divisor0_reg_n_13_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\divisor0_reg_n_13_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\divisor0_reg_n_13_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\divisor0_reg_n_13_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\divisor0_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\divisor0_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\divisor0_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\divisor0_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\divisor0_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\divisor0_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\divisor0_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\divisor0_reg_n_13_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\divisor0_reg_n_13_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][10]_i_1 
       (.I0(divisor_u0[10]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[10] ),
        .O(divisor_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][11]_i_1 
       (.I0(divisor_u0[11]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[11] ),
        .O(divisor_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][12]_i_1 
       (.I0(divisor_u0[12]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[12] ),
        .O(divisor_u[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][12]_i_3 
       (.I0(\divisor0_reg_n_13_[12] ),
        .O(\divisor_tmp[0][12]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][12]_i_4 
       (.I0(\divisor0_reg_n_13_[11] ),
        .O(\divisor_tmp[0][12]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][12]_i_5 
       (.I0(\divisor0_reg_n_13_[10] ),
        .O(\divisor_tmp[0][12]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][12]_i_6 
       (.I0(\divisor0_reg_n_13_[9] ),
        .O(\divisor_tmp[0][12]_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][13]_i_1 
       (.I0(divisor_u0[13]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[13] ),
        .O(divisor_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][14]_i_1 
       (.I0(divisor_u0[14]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[14] ),
        .O(divisor_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][15]_i_1 
       (.I0(divisor_u0[15]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[15] ),
        .O(divisor_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \divisor_tmp[0][16]_i_1 
       (.I0(p_0_in),
        .I1(divisor_u0[16]),
        .O(divisor_u[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][16]_i_3 
       (.I0(p_0_in),
        .O(\divisor_tmp[0][16]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][16]_i_4 
       (.I0(\divisor0_reg_n_13_[15] ),
        .O(\divisor_tmp[0][16]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][16]_i_5 
       (.I0(\divisor0_reg_n_13_[14] ),
        .O(\divisor_tmp[0][16]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][16]_i_6 
       (.I0(\divisor0_reg_n_13_[13] ),
        .O(\divisor_tmp[0][16]_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][1]_i_1 
       (.I0(divisor_u0[1]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[1] ),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][2]_i_1 
       (.I0(divisor_u0[2]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[2] ),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][3]_i_1 
       (.I0(divisor_u0[3]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[3] ),
        .O(divisor_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][4]_i_1 
       (.I0(divisor_u0[4]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[4] ),
        .O(divisor_u[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_3 
       (.I0(\divisor0_reg_n_13_[0] ),
        .O(\divisor_tmp[0][4]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_4 
       (.I0(\divisor0_reg_n_13_[4] ),
        .O(\divisor_tmp[0][4]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_5 
       (.I0(\divisor0_reg_n_13_[3] ),
        .O(\divisor_tmp[0][4]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_6 
       (.I0(\divisor0_reg_n_13_[2] ),
        .O(\divisor_tmp[0][4]_i_6_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][4]_i_7 
       (.I0(\divisor0_reg_n_13_[1] ),
        .O(\divisor_tmp[0][4]_i_7_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][5]_i_1 
       (.I0(divisor_u0[5]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[5] ),
        .O(divisor_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][6]_i_1 
       (.I0(divisor_u0[6]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[6] ),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][7]_i_1 
       (.I0(divisor_u0[7]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[7] ),
        .O(divisor_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][8]_i_1 
       (.I0(divisor_u0[8]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[8] ),
        .O(divisor_u[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][8]_i_3 
       (.I0(\divisor0_reg_n_13_[8] ),
        .O(\divisor_tmp[0][8]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][8]_i_4 
       (.I0(\divisor0_reg_n_13_[7] ),
        .O(\divisor_tmp[0][8]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][8]_i_5 
       (.I0(\divisor0_reg_n_13_[6] ),
        .O(\divisor_tmp[0][8]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor_tmp[0][8]_i_6 
       (.I0(\divisor0_reg_n_13_[5] ),
        .O(\divisor_tmp[0][8]_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor_tmp[0][9]_i_1 
       (.I0(divisor_u0[9]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_13_[9] ),
        .O(divisor_u[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor_tmp_reg[0][12]_i_2 
       (.CI(\divisor_tmp_reg[0][8]_i_2_n_13 ),
        .CO({\divisor_tmp_reg[0][12]_i_2_n_13 ,\divisor_tmp_reg[0][12]_i_2_n_14 ,\divisor_tmp_reg[0][12]_i_2_n_15 ,\divisor_tmp_reg[0][12]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[12:9]),
        .S({\divisor_tmp[0][12]_i_3_n_13 ,\divisor_tmp[0][12]_i_4_n_13 ,\divisor_tmp[0][12]_i_5_n_13 ,\divisor_tmp[0][12]_i_6_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor_tmp_reg[0][16]_i_2 
       (.CI(\divisor_tmp_reg[0][12]_i_2_n_13 ),
        .CO({\NLW_divisor_tmp_reg[0][16]_i_2_CO_UNCONNECTED [3],\divisor_tmp_reg[0][16]_i_2_n_14 ,\divisor_tmp_reg[0][16]_i_2_n_15 ,\divisor_tmp_reg[0][16]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[16:13]),
        .S({\divisor_tmp[0][16]_i_3_n_13 ,\divisor_tmp[0][16]_i_4_n_13 ,\divisor_tmp[0][16]_i_5_n_13 ,\divisor_tmp[0][16]_i_6_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor_tmp_reg[0][4]_i_2 
       (.CI(1'b0),
        .CO({\divisor_tmp_reg[0][4]_i_2_n_13 ,\divisor_tmp_reg[0][4]_i_2_n_14 ,\divisor_tmp_reg[0][4]_i_2_n_15 ,\divisor_tmp_reg[0][4]_i_2_n_16 }),
        .CYINIT(\divisor_tmp[0][4]_i_3_n_13 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[4:1]),
        .S({\divisor_tmp[0][4]_i_4_n_13 ,\divisor_tmp[0][4]_i_5_n_13 ,\divisor_tmp[0][4]_i_6_n_13 ,\divisor_tmp[0][4]_i_7_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor_tmp_reg[0][8]_i_2 
       (.CI(\divisor_tmp_reg[0][4]_i_2_n_13 ),
        .CO({\divisor_tmp_reg[0][8]_i_2_n_13 ,\divisor_tmp_reg[0][8]_i_2_n_14 ,\divisor_tmp_reg[0][8]_i_2_n_15 ,\divisor_tmp_reg[0][8]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[8:5]),
        .S({\divisor_tmp[0][8]_i_3_n_13 ,\divisor_tmp[0][8]_i_4_n_13 ,\divisor_tmp[0][8]_i_5_n_13 ,\divisor_tmp[0][8]_i_6_n_13 }));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[0].dividend_tmp_reg[1][22]_srl2_i_1 
       (.I0(dividend_u0[21]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[21] ),
        .O(dividend_u[21]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].dividend_tmp_reg[11][22]_srl12_i_1 
       (.I0(dividend_u0[11]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[11] ),
        .O(dividend_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].dividend_tmp_reg[12][22]_srl13_i_1 
       (.I0(dividend_u0[10]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[10] ),
        .O(dividend_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].dividend_tmp_reg[13][22]_srl14_i_1 
       (.I0(dividend_u0[9]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[9] ),
        .O(dividend_u[9]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].dividend_tmp_reg[2][22]_srl3_i_1 
       (.I0(dividend_u0[20]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[20] ),
        .O(dividend_u[20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop[1].dividend_tmp_reg[2][22]_srl3_i_2 
       (.CI(\loop[5].dividend_tmp_reg[6][22]_srl7_i_2_n_13 ),
        .CO({\loop[1].dividend_tmp_reg[2][22]_srl3_i_2_n_13 ,\loop[1].dividend_tmp_reg[2][22]_srl3_i_2_n_14 ,\loop[1].dividend_tmp_reg[2][22]_srl3_i_2_n_15 ,\loop[1].dividend_tmp_reg[2][22]_srl3_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[20:17]),
        .S({\loop[1].dividend_tmp_reg[2][22]_srl3_i_3_n_13 ,\loop[1].dividend_tmp_reg[2][22]_srl3_i_4_n_13 ,\loop[1].dividend_tmp_reg[2][22]_srl3_i_5_n_13 ,\loop[1].dividend_tmp_reg[2][22]_srl3_i_6_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].dividend_tmp_reg[2][22]_srl3_i_3 
       (.I0(\dividend0_reg_n_13_[20] ),
        .O(\loop[1].dividend_tmp_reg[2][22]_srl3_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].dividend_tmp_reg[2][22]_srl3_i_4 
       (.I0(\dividend0_reg_n_13_[19] ),
        .O(\loop[1].dividend_tmp_reg[2][22]_srl3_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].dividend_tmp_reg[2][22]_srl3_i_5 
       (.I0(\dividend0_reg_n_13_[18] ),
        .O(\loop[1].dividend_tmp_reg[2][22]_srl3_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].dividend_tmp_reg[2][22]_srl3_i_6 
       (.I0(\dividend0_reg_n_13_[17] ),
        .O(\loop[1].dividend_tmp_reg[2][22]_srl3_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].dividend_tmp_reg[3][22]_srl4_i_1 
       (.I0(dividend_u0[19]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[19] ),
        .O(dividend_u[19]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].dividend_tmp_reg[4][22]_srl5_i_1 
       (.I0(dividend_u0[18]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[18] ),
        .O(dividend_u[18]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].dividend_tmp_reg[5][22]_srl6_i_1 
       (.I0(dividend_u0[17]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[17] ),
        .O(dividend_u[17]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].dividend_tmp_reg[6][22]_srl7_i_1 
       (.I0(dividend_u0[16]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[16] ),
        .O(dividend_u[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop[5].dividend_tmp_reg[6][22]_srl7_i_2 
       (.CI(\loop[9].dividend_tmp_reg[10][22]_srl11_i_2_n_13 ),
        .CO({\loop[5].dividend_tmp_reg[6][22]_srl7_i_2_n_13 ,\loop[5].dividend_tmp_reg[6][22]_srl7_i_2_n_14 ,\loop[5].dividend_tmp_reg[6][22]_srl7_i_2_n_15 ,\loop[5].dividend_tmp_reg[6][22]_srl7_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[16:13]),
        .S({\loop[5].dividend_tmp_reg[6][22]_srl7_i_3_n_13 ,\loop[5].dividend_tmp_reg[6][22]_srl7_i_4_n_13 ,\loop[5].dividend_tmp_reg[6][22]_srl7_i_5_n_13 ,\loop[5].dividend_tmp_reg[6][22]_srl7_i_6_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].dividend_tmp_reg[6][22]_srl7_i_3 
       (.I0(\dividend0_reg_n_13_[16] ),
        .O(\loop[5].dividend_tmp_reg[6][22]_srl7_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].dividend_tmp_reg[6][22]_srl7_i_4 
       (.I0(\dividend0_reg_n_13_[15] ),
        .O(\loop[5].dividend_tmp_reg[6][22]_srl7_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].dividend_tmp_reg[6][22]_srl7_i_5 
       (.I0(\dividend0_reg_n_13_[14] ),
        .O(\loop[5].dividend_tmp_reg[6][22]_srl7_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[5].dividend_tmp_reg[6][22]_srl7_i_6 
       (.I0(\dividend0_reg_n_13_[13] ),
        .O(\loop[5].dividend_tmp_reg[6][22]_srl7_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].dividend_tmp_reg[7][22]_srl8_i_1 
       (.I0(dividend_u0[15]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[15] ),
        .O(dividend_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].dividend_tmp_reg[8][22]_srl9_i_1 
       (.I0(dividend_u0[14]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[14] ),
        .O(dividend_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].dividend_tmp_reg[9][22]_srl10_i_1 
       (.I0(dividend_u0[13]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[13] ),
        .O(dividend_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].dividend_tmp_reg[10][22]_srl11_i_1 
       (.I0(dividend_u0[12]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_13_[12] ),
        .O(dividend_u[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \loop[9].dividend_tmp_reg[10][22]_srl11_i_2 
       (.CI(1'b0),
        .CO({\loop[9].dividend_tmp_reg[10][22]_srl11_i_2_n_13 ,\loop[9].dividend_tmp_reg[10][22]_srl11_i_2_n_14 ,\loop[9].dividend_tmp_reg[10][22]_srl11_i_2_n_15 ,\loop[9].dividend_tmp_reg[10][22]_srl11_i_2_n_16 }),
        .CYINIT(\loop[9].dividend_tmp_reg[10][22]_srl11_i_3_n_13 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[12:9]),
        .S({\loop[9].dividend_tmp_reg[10][22]_srl11_i_4_n_13 ,\loop[9].dividend_tmp_reg[10][22]_srl11_i_5_n_13 ,\loop[9].dividend_tmp_reg[10][22]_srl11_i_6_n_13 ,\loop[9].dividend_tmp_reg[10][22]_srl11_i_7_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].dividend_tmp_reg[10][22]_srl11_i_3 
       (.I0(\dividend0_reg_n_13_[8] ),
        .O(\loop[9].dividend_tmp_reg[10][22]_srl11_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].dividend_tmp_reg[10][22]_srl11_i_4 
       (.I0(\dividend0_reg_n_13_[12] ),
        .O(\loop[9].dividend_tmp_reg[10][22]_srl11_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].dividend_tmp_reg[10][22]_srl11_i_5 
       (.I0(\dividend0_reg_n_13_[11] ),
        .O(\loop[9].dividend_tmp_reg[10][22]_srl11_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].dividend_tmp_reg[10][22]_srl11_i_6 
       (.I0(\dividend0_reg_n_13_[10] ),
        .O(\loop[9].dividend_tmp_reg[10][22]_srl11_i_6_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[9].dividend_tmp_reg[10][22]_srl11_i_7 
       (.I0(\dividend0_reg_n_13_[9] ),
        .O(\loop[9].dividend_tmp_reg[10][22]_srl11_i_7_n_13 ));
  design_1_nnlayer_0_0_nnlayer_sdiv_24ns_17s_24_28_1_divider nnlayer_sdiv_24ns_17s_24_28_1_divider_u
       (.\0 (\0 ),
        .D({nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_30,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_31,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_32,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_33,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_34,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_35,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_36,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_37,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_38,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_39,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_40,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_41,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_42,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_43,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_44,nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_45}),
        .Q({p_1_in,\dividend0_reg_n_13_[8] }),
        .S({\quot[3]_i_2_n_13 ,\quot[3]_i_3_n_13 ,\quot[3]_i_4_n_13 }),
        .ap_clk(ap_clk),
        .dividend_u(dividend_u),
        .\divisor_tmp_reg[0][16]_0 (divisor_u),
        .\loop[23].dividend_tmp_reg[24][16]__0_0 (\loop[23].dividend_tmp_reg[24]_0 ),
        .\loop[23].sign_tmp_reg[24][1]__0_0 ({p_0_in,\divisor0_reg_n_13_[0] }),
        .\quot_reg[11] ({\quot[11]_i_2_n_13 ,\quot[11]_i_3_n_13 ,\quot[11]_i_4_n_13 ,\quot[11]_i_5_n_13 }),
        .\quot_reg[15] ({\quot[15]_i_2_n_13 ,\quot[15]_i_3_n_13 ,\quot[15]_i_4_n_13 ,\quot[15]_i_5_n_13 }),
        .\quot_reg[16] (\quot[16]_i_2_n_13 ),
        .\quot_reg[7] ({\quot[7]_i_2_n_13 ,\quot[7]_i_3_n_13 ,\quot[7]_i_4_n_13 ,\quot[7]_i_5_n_13 }));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_2 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [11]),
        .O(\quot[11]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_3 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [10]),
        .O(\quot[11]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_4 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [9]),
        .O(\quot[11]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_5 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [8]),
        .O(\quot[11]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_2 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [15]),
        .O(\quot[15]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_3 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [14]),
        .O(\quot[15]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_4 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [13]),
        .O(\quot[15]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_5 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [12]),
        .O(\quot[15]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[16]_i_2 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [16]),
        .O(\quot[16]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_2 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [3]),
        .O(\quot[3]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_3 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [2]),
        .O(\quot[3]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_4 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [1]),
        .O(\quot[3]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_2 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [7]),
        .O(\quot[7]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_3 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [6]),
        .O(\quot[7]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_4 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [5]),
        .O(\quot[7]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_5 
       (.I0(\0 ),
        .I1(\loop[23].dividend_tmp_reg[24]_0 [4]),
        .O(\quot[7]_i_5_n_13 ));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_36),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_35),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_34),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_33),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_32),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_31),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_30),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_45),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_44),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_43),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_42),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_41),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_40),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_39),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_38),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(nnlayer_sdiv_24ns_17s_24_28_1_divider_u_n_37),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_sdiv_24ns_17s_24_28_1_divider" *) 
module design_1_nnlayer_0_0_nnlayer_sdiv_24ns_17s_24_28_1_divider
   (\loop[23].dividend_tmp_reg[24][16]__0_0 ,
    \0 ,
    D,
    ap_clk,
    dividend_u,
    Q,
    \loop[23].sign_tmp_reg[24][1]__0_0 ,
    S,
    \quot_reg[7] ,
    \quot_reg[11] ,
    \quot_reg[15] ,
    \quot_reg[16] ,
    \divisor_tmp_reg[0][16]_0 );
  output [15:0]\loop[23].dividend_tmp_reg[24][16]__0_0 ;
  output \0 ;
  output [15:0]D;
  input ap_clk;
  input [14:0]dividend_u;
  input [1:0]Q;
  input [1:0]\loop[23].sign_tmp_reg[24][1]__0_0 ;
  input [2:0]S;
  input [3:0]\quot_reg[7] ;
  input [3:0]\quot_reg[11] ;
  input [3:0]\quot_reg[15] ;
  input [0:0]\quot_reg[16] ;
  input [15:0]\divisor_tmp_reg[0][16]_0 ;

  wire \0 ;
  wire [15:0]D;
  wire [1:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire \cal_tmp[0]_carry__0_i_1_n_13 ;
  wire \cal_tmp[0]_carry__0_i_2_n_13 ;
  wire \cal_tmp[0]_carry__0_i_3_n_13 ;
  wire \cal_tmp[0]_carry__0_i_4_n_13 ;
  wire \cal_tmp[0]_carry__0_n_13 ;
  wire \cal_tmp[0]_carry__0_n_14 ;
  wire \cal_tmp[0]_carry__0_n_15 ;
  wire \cal_tmp[0]_carry__0_n_16 ;
  wire \cal_tmp[0]_carry__0_n_17 ;
  wire \cal_tmp[0]_carry__0_n_18 ;
  wire \cal_tmp[0]_carry__0_n_19 ;
  wire \cal_tmp[0]_carry__0_n_20 ;
  wire \cal_tmp[0]_carry__1_i_1_n_13 ;
  wire \cal_tmp[0]_carry__1_i_2_n_13 ;
  wire \cal_tmp[0]_carry__1_i_3_n_13 ;
  wire \cal_tmp[0]_carry__1_i_4_n_13 ;
  wire \cal_tmp[0]_carry__1_n_13 ;
  wire \cal_tmp[0]_carry__1_n_14 ;
  wire \cal_tmp[0]_carry__1_n_15 ;
  wire \cal_tmp[0]_carry__1_n_16 ;
  wire \cal_tmp[0]_carry__1_n_17 ;
  wire \cal_tmp[0]_carry__1_n_18 ;
  wire \cal_tmp[0]_carry__1_n_19 ;
  wire \cal_tmp[0]_carry__1_n_20 ;
  wire \cal_tmp[0]_carry__2_i_1_n_13 ;
  wire \cal_tmp[0]_carry__2_i_2_n_13 ;
  wire \cal_tmp[0]_carry__2_i_3_n_13 ;
  wire \cal_tmp[0]_carry__2_i_4_n_13 ;
  wire \cal_tmp[0]_carry__2_n_13 ;
  wire \cal_tmp[0]_carry__2_n_14 ;
  wire \cal_tmp[0]_carry__2_n_15 ;
  wire \cal_tmp[0]_carry__2_n_16 ;
  wire \cal_tmp[0]_carry__2_n_17 ;
  wire \cal_tmp[0]_carry__2_n_18 ;
  wire \cal_tmp[0]_carry__2_n_19 ;
  wire \cal_tmp[0]_carry__2_n_20 ;
  wire \cal_tmp[0]_carry__3_i_1_n_13 ;
  wire \cal_tmp[0]_carry__3_n_15 ;
  wire \cal_tmp[0]_carry__3_n_20 ;
  wire \cal_tmp[0]_carry_i_1_n_13 ;
  wire \cal_tmp[0]_carry_i_2_n_13 ;
  wire \cal_tmp[0]_carry_i_3_n_13 ;
  wire \cal_tmp[0]_carry_i_4_n_13 ;
  wire \cal_tmp[0]_carry_n_13 ;
  wire \cal_tmp[0]_carry_n_14 ;
  wire \cal_tmp[0]_carry_n_15 ;
  wire \cal_tmp[0]_carry_n_16 ;
  wire \cal_tmp[0]_carry_n_17 ;
  wire \cal_tmp[0]_carry_n_18 ;
  wire \cal_tmp[0]_carry_n_19 ;
  wire \cal_tmp[0]_carry_n_20 ;
  wire [24:24]\cal_tmp[10]_51 ;
  wire \cal_tmp[10]_carry__0_i_1_n_13 ;
  wire \cal_tmp[10]_carry__0_i_2_n_13 ;
  wire \cal_tmp[10]_carry__0_i_3_n_13 ;
  wire \cal_tmp[10]_carry__0_i_4_n_13 ;
  wire \cal_tmp[10]_carry__0_n_13 ;
  wire \cal_tmp[10]_carry__0_n_14 ;
  wire \cal_tmp[10]_carry__0_n_15 ;
  wire \cal_tmp[10]_carry__0_n_16 ;
  wire \cal_tmp[10]_carry__0_n_17 ;
  wire \cal_tmp[10]_carry__0_n_18 ;
  wire \cal_tmp[10]_carry__0_n_19 ;
  wire \cal_tmp[10]_carry__0_n_20 ;
  wire \cal_tmp[10]_carry__1_i_1_n_13 ;
  wire \cal_tmp[10]_carry__1_i_2_n_13 ;
  wire \cal_tmp[10]_carry__1_i_3_n_13 ;
  wire \cal_tmp[10]_carry__1_i_4_n_13 ;
  wire \cal_tmp[10]_carry__1_n_13 ;
  wire \cal_tmp[10]_carry__1_n_14 ;
  wire \cal_tmp[10]_carry__1_n_15 ;
  wire \cal_tmp[10]_carry__1_n_16 ;
  wire \cal_tmp[10]_carry__1_n_17 ;
  wire \cal_tmp[10]_carry__1_n_18 ;
  wire \cal_tmp[10]_carry__1_n_19 ;
  wire \cal_tmp[10]_carry__1_n_20 ;
  wire \cal_tmp[10]_carry__2_i_1_n_13 ;
  wire \cal_tmp[10]_carry__2_i_2_n_13 ;
  wire \cal_tmp[10]_carry__2_i_3_n_13 ;
  wire \cal_tmp[10]_carry__2_i_4_n_13 ;
  wire \cal_tmp[10]_carry__2_n_13 ;
  wire \cal_tmp[10]_carry__2_n_14 ;
  wire \cal_tmp[10]_carry__2_n_15 ;
  wire \cal_tmp[10]_carry__2_n_16 ;
  wire \cal_tmp[10]_carry__2_n_17 ;
  wire \cal_tmp[10]_carry__2_n_18 ;
  wire \cal_tmp[10]_carry__2_n_19 ;
  wire \cal_tmp[10]_carry__2_n_20 ;
  wire \cal_tmp[10]_carry__3_i_1_n_13 ;
  wire \cal_tmp[10]_carry__3_i_2_n_13 ;
  wire \cal_tmp[10]_carry__3_i_3_n_13 ;
  wire \cal_tmp[10]_carry__3_i_4_n_13 ;
  wire \cal_tmp[10]_carry__3_n_13 ;
  wire \cal_tmp[10]_carry__3_n_14 ;
  wire \cal_tmp[10]_carry__3_n_15 ;
  wire \cal_tmp[10]_carry__3_n_16 ;
  wire \cal_tmp[10]_carry__3_n_17 ;
  wire \cal_tmp[10]_carry__3_n_18 ;
  wire \cal_tmp[10]_carry__3_n_19 ;
  wire \cal_tmp[10]_carry__3_n_20 ;
  wire \cal_tmp[10]_carry__4_i_1_n_13 ;
  wire \cal_tmp[10]_carry__4_i_2_n_13 ;
  wire \cal_tmp[10]_carry__4_i_3_n_13 ;
  wire \cal_tmp[10]_carry__4_i_4_n_13 ;
  wire \cal_tmp[10]_carry__4_n_13 ;
  wire \cal_tmp[10]_carry__4_n_14 ;
  wire \cal_tmp[10]_carry__4_n_15 ;
  wire \cal_tmp[10]_carry__4_n_16 ;
  wire \cal_tmp[10]_carry__4_n_18 ;
  wire \cal_tmp[10]_carry__4_n_19 ;
  wire \cal_tmp[10]_carry__4_n_20 ;
  wire \cal_tmp[10]_carry_i_1_n_13 ;
  wire \cal_tmp[10]_carry_i_2_n_13 ;
  wire \cal_tmp[10]_carry_i_3_n_13 ;
  wire \cal_tmp[10]_carry_i_4_n_13 ;
  wire \cal_tmp[10]_carry_n_13 ;
  wire \cal_tmp[10]_carry_n_14 ;
  wire \cal_tmp[10]_carry_n_15 ;
  wire \cal_tmp[10]_carry_n_16 ;
  wire \cal_tmp[10]_carry_n_17 ;
  wire \cal_tmp[10]_carry_n_18 ;
  wire \cal_tmp[10]_carry_n_19 ;
  wire \cal_tmp[10]_carry_n_20 ;
  wire [24:24]\cal_tmp[11]_52 ;
  wire \cal_tmp[11]_carry__0_i_1_n_13 ;
  wire \cal_tmp[11]_carry__0_i_2_n_13 ;
  wire \cal_tmp[11]_carry__0_i_3_n_13 ;
  wire \cal_tmp[11]_carry__0_i_4_n_13 ;
  wire \cal_tmp[11]_carry__0_n_13 ;
  wire \cal_tmp[11]_carry__0_n_14 ;
  wire \cal_tmp[11]_carry__0_n_15 ;
  wire \cal_tmp[11]_carry__0_n_16 ;
  wire \cal_tmp[11]_carry__0_n_17 ;
  wire \cal_tmp[11]_carry__0_n_18 ;
  wire \cal_tmp[11]_carry__0_n_19 ;
  wire \cal_tmp[11]_carry__0_n_20 ;
  wire \cal_tmp[11]_carry__1_i_1_n_13 ;
  wire \cal_tmp[11]_carry__1_i_2_n_13 ;
  wire \cal_tmp[11]_carry__1_i_3_n_13 ;
  wire \cal_tmp[11]_carry__1_i_4_n_13 ;
  wire \cal_tmp[11]_carry__1_n_13 ;
  wire \cal_tmp[11]_carry__1_n_14 ;
  wire \cal_tmp[11]_carry__1_n_15 ;
  wire \cal_tmp[11]_carry__1_n_16 ;
  wire \cal_tmp[11]_carry__1_n_17 ;
  wire \cal_tmp[11]_carry__1_n_18 ;
  wire \cal_tmp[11]_carry__1_n_19 ;
  wire \cal_tmp[11]_carry__1_n_20 ;
  wire \cal_tmp[11]_carry__2_i_1_n_13 ;
  wire \cal_tmp[11]_carry__2_i_2_n_13 ;
  wire \cal_tmp[11]_carry__2_i_3_n_13 ;
  wire \cal_tmp[11]_carry__2_i_4_n_13 ;
  wire \cal_tmp[11]_carry__2_n_13 ;
  wire \cal_tmp[11]_carry__2_n_14 ;
  wire \cal_tmp[11]_carry__2_n_15 ;
  wire \cal_tmp[11]_carry__2_n_16 ;
  wire \cal_tmp[11]_carry__2_n_17 ;
  wire \cal_tmp[11]_carry__2_n_18 ;
  wire \cal_tmp[11]_carry__2_n_19 ;
  wire \cal_tmp[11]_carry__2_n_20 ;
  wire \cal_tmp[11]_carry__3_i_1_n_13 ;
  wire \cal_tmp[11]_carry__3_i_2_n_13 ;
  wire \cal_tmp[11]_carry__3_i_3_n_13 ;
  wire \cal_tmp[11]_carry__3_i_4_n_13 ;
  wire \cal_tmp[11]_carry__3_n_13 ;
  wire \cal_tmp[11]_carry__3_n_14 ;
  wire \cal_tmp[11]_carry__3_n_15 ;
  wire \cal_tmp[11]_carry__3_n_16 ;
  wire \cal_tmp[11]_carry__3_n_17 ;
  wire \cal_tmp[11]_carry__3_n_18 ;
  wire \cal_tmp[11]_carry__3_n_19 ;
  wire \cal_tmp[11]_carry__3_n_20 ;
  wire \cal_tmp[11]_carry__4_i_1_n_13 ;
  wire \cal_tmp[11]_carry__4_i_2_n_13 ;
  wire \cal_tmp[11]_carry__4_i_3_n_13 ;
  wire \cal_tmp[11]_carry__4_i_4_n_13 ;
  wire \cal_tmp[11]_carry__4_n_13 ;
  wire \cal_tmp[11]_carry__4_n_14 ;
  wire \cal_tmp[11]_carry__4_n_15 ;
  wire \cal_tmp[11]_carry__4_n_16 ;
  wire \cal_tmp[11]_carry__4_n_18 ;
  wire \cal_tmp[11]_carry__4_n_19 ;
  wire \cal_tmp[11]_carry__4_n_20 ;
  wire \cal_tmp[11]_carry_i_1_n_13 ;
  wire \cal_tmp[11]_carry_i_2_n_13 ;
  wire \cal_tmp[11]_carry_i_3_n_13 ;
  wire \cal_tmp[11]_carry_i_4_n_13 ;
  wire \cal_tmp[11]_carry_n_13 ;
  wire \cal_tmp[11]_carry_n_14 ;
  wire \cal_tmp[11]_carry_n_15 ;
  wire \cal_tmp[11]_carry_n_16 ;
  wire \cal_tmp[11]_carry_n_17 ;
  wire \cal_tmp[11]_carry_n_18 ;
  wire \cal_tmp[11]_carry_n_19 ;
  wire \cal_tmp[11]_carry_n_20 ;
  wire [24:24]\cal_tmp[12]_53 ;
  wire \cal_tmp[12]_carry__0_i_1_n_13 ;
  wire \cal_tmp[12]_carry__0_i_2_n_13 ;
  wire \cal_tmp[12]_carry__0_i_3_n_13 ;
  wire \cal_tmp[12]_carry__0_i_4_n_13 ;
  wire \cal_tmp[12]_carry__0_n_13 ;
  wire \cal_tmp[12]_carry__0_n_14 ;
  wire \cal_tmp[12]_carry__0_n_15 ;
  wire \cal_tmp[12]_carry__0_n_16 ;
  wire \cal_tmp[12]_carry__0_n_17 ;
  wire \cal_tmp[12]_carry__0_n_18 ;
  wire \cal_tmp[12]_carry__0_n_19 ;
  wire \cal_tmp[12]_carry__0_n_20 ;
  wire \cal_tmp[12]_carry__1_i_1_n_13 ;
  wire \cal_tmp[12]_carry__1_i_2_n_13 ;
  wire \cal_tmp[12]_carry__1_i_3_n_13 ;
  wire \cal_tmp[12]_carry__1_i_4_n_13 ;
  wire \cal_tmp[12]_carry__1_n_13 ;
  wire \cal_tmp[12]_carry__1_n_14 ;
  wire \cal_tmp[12]_carry__1_n_15 ;
  wire \cal_tmp[12]_carry__1_n_16 ;
  wire \cal_tmp[12]_carry__1_n_17 ;
  wire \cal_tmp[12]_carry__1_n_18 ;
  wire \cal_tmp[12]_carry__1_n_19 ;
  wire \cal_tmp[12]_carry__1_n_20 ;
  wire \cal_tmp[12]_carry__2_i_1_n_13 ;
  wire \cal_tmp[12]_carry__2_i_2_n_13 ;
  wire \cal_tmp[12]_carry__2_i_3_n_13 ;
  wire \cal_tmp[12]_carry__2_i_4_n_13 ;
  wire \cal_tmp[12]_carry__2_n_13 ;
  wire \cal_tmp[12]_carry__2_n_14 ;
  wire \cal_tmp[12]_carry__2_n_15 ;
  wire \cal_tmp[12]_carry__2_n_16 ;
  wire \cal_tmp[12]_carry__2_n_17 ;
  wire \cal_tmp[12]_carry__2_n_18 ;
  wire \cal_tmp[12]_carry__2_n_19 ;
  wire \cal_tmp[12]_carry__2_n_20 ;
  wire \cal_tmp[12]_carry__3_i_1_n_13 ;
  wire \cal_tmp[12]_carry__3_i_2_n_13 ;
  wire \cal_tmp[12]_carry__3_i_3_n_13 ;
  wire \cal_tmp[12]_carry__3_i_4_n_13 ;
  wire \cal_tmp[12]_carry__3_n_13 ;
  wire \cal_tmp[12]_carry__3_n_14 ;
  wire \cal_tmp[12]_carry__3_n_15 ;
  wire \cal_tmp[12]_carry__3_n_16 ;
  wire \cal_tmp[12]_carry__3_n_17 ;
  wire \cal_tmp[12]_carry__3_n_18 ;
  wire \cal_tmp[12]_carry__3_n_19 ;
  wire \cal_tmp[12]_carry__3_n_20 ;
  wire \cal_tmp[12]_carry__4_i_1_n_13 ;
  wire \cal_tmp[12]_carry__4_i_2_n_13 ;
  wire \cal_tmp[12]_carry__4_i_3_n_13 ;
  wire \cal_tmp[12]_carry__4_i_4_n_13 ;
  wire \cal_tmp[12]_carry__4_n_13 ;
  wire \cal_tmp[12]_carry__4_n_14 ;
  wire \cal_tmp[12]_carry__4_n_15 ;
  wire \cal_tmp[12]_carry__4_n_16 ;
  wire \cal_tmp[12]_carry__4_n_18 ;
  wire \cal_tmp[12]_carry__4_n_19 ;
  wire \cal_tmp[12]_carry__4_n_20 ;
  wire \cal_tmp[12]_carry_i_1_n_13 ;
  wire \cal_tmp[12]_carry_i_2_n_13 ;
  wire \cal_tmp[12]_carry_i_3_n_13 ;
  wire \cal_tmp[12]_carry_i_4_n_13 ;
  wire \cal_tmp[12]_carry_n_13 ;
  wire \cal_tmp[12]_carry_n_14 ;
  wire \cal_tmp[12]_carry_n_15 ;
  wire \cal_tmp[12]_carry_n_16 ;
  wire \cal_tmp[12]_carry_n_17 ;
  wire \cal_tmp[12]_carry_n_18 ;
  wire \cal_tmp[12]_carry_n_19 ;
  wire \cal_tmp[12]_carry_n_20 ;
  wire [24:24]\cal_tmp[13]_54 ;
  wire \cal_tmp[13]_carry__0_i_1_n_13 ;
  wire \cal_tmp[13]_carry__0_i_2_n_13 ;
  wire \cal_tmp[13]_carry__0_i_3_n_13 ;
  wire \cal_tmp[13]_carry__0_i_4_n_13 ;
  wire \cal_tmp[13]_carry__0_n_13 ;
  wire \cal_tmp[13]_carry__0_n_14 ;
  wire \cal_tmp[13]_carry__0_n_15 ;
  wire \cal_tmp[13]_carry__0_n_16 ;
  wire \cal_tmp[13]_carry__0_n_17 ;
  wire \cal_tmp[13]_carry__0_n_18 ;
  wire \cal_tmp[13]_carry__0_n_19 ;
  wire \cal_tmp[13]_carry__0_n_20 ;
  wire \cal_tmp[13]_carry__1_i_1_n_13 ;
  wire \cal_tmp[13]_carry__1_i_2_n_13 ;
  wire \cal_tmp[13]_carry__1_i_3_n_13 ;
  wire \cal_tmp[13]_carry__1_i_4_n_13 ;
  wire \cal_tmp[13]_carry__1_n_13 ;
  wire \cal_tmp[13]_carry__1_n_14 ;
  wire \cal_tmp[13]_carry__1_n_15 ;
  wire \cal_tmp[13]_carry__1_n_16 ;
  wire \cal_tmp[13]_carry__1_n_17 ;
  wire \cal_tmp[13]_carry__1_n_18 ;
  wire \cal_tmp[13]_carry__1_n_19 ;
  wire \cal_tmp[13]_carry__1_n_20 ;
  wire \cal_tmp[13]_carry__2_i_1_n_13 ;
  wire \cal_tmp[13]_carry__2_i_2_n_13 ;
  wire \cal_tmp[13]_carry__2_i_3_n_13 ;
  wire \cal_tmp[13]_carry__2_i_4_n_13 ;
  wire \cal_tmp[13]_carry__2_n_13 ;
  wire \cal_tmp[13]_carry__2_n_14 ;
  wire \cal_tmp[13]_carry__2_n_15 ;
  wire \cal_tmp[13]_carry__2_n_16 ;
  wire \cal_tmp[13]_carry__2_n_17 ;
  wire \cal_tmp[13]_carry__2_n_18 ;
  wire \cal_tmp[13]_carry__2_n_19 ;
  wire \cal_tmp[13]_carry__2_n_20 ;
  wire \cal_tmp[13]_carry__3_i_1_n_13 ;
  wire \cal_tmp[13]_carry__3_i_2_n_13 ;
  wire \cal_tmp[13]_carry__3_i_3_n_13 ;
  wire \cal_tmp[13]_carry__3_i_4_n_13 ;
  wire \cal_tmp[13]_carry__3_n_13 ;
  wire \cal_tmp[13]_carry__3_n_14 ;
  wire \cal_tmp[13]_carry__3_n_15 ;
  wire \cal_tmp[13]_carry__3_n_16 ;
  wire \cal_tmp[13]_carry__3_n_17 ;
  wire \cal_tmp[13]_carry__3_n_18 ;
  wire \cal_tmp[13]_carry__3_n_19 ;
  wire \cal_tmp[13]_carry__3_n_20 ;
  wire \cal_tmp[13]_carry__4_i_1_n_13 ;
  wire \cal_tmp[13]_carry__4_i_2_n_13 ;
  wire \cal_tmp[13]_carry__4_i_3_n_13 ;
  wire \cal_tmp[13]_carry__4_i_4_n_13 ;
  wire \cal_tmp[13]_carry__4_n_13 ;
  wire \cal_tmp[13]_carry__4_n_14 ;
  wire \cal_tmp[13]_carry__4_n_15 ;
  wire \cal_tmp[13]_carry__4_n_16 ;
  wire \cal_tmp[13]_carry__4_n_18 ;
  wire \cal_tmp[13]_carry__4_n_19 ;
  wire \cal_tmp[13]_carry__4_n_20 ;
  wire \cal_tmp[13]_carry_i_1_n_13 ;
  wire \cal_tmp[13]_carry_i_2_n_13 ;
  wire \cal_tmp[13]_carry_i_3_n_13 ;
  wire \cal_tmp[13]_carry_i_4_n_13 ;
  wire \cal_tmp[13]_carry_n_13 ;
  wire \cal_tmp[13]_carry_n_14 ;
  wire \cal_tmp[13]_carry_n_15 ;
  wire \cal_tmp[13]_carry_n_16 ;
  wire \cal_tmp[13]_carry_n_17 ;
  wire \cal_tmp[13]_carry_n_18 ;
  wire \cal_tmp[13]_carry_n_19 ;
  wire \cal_tmp[13]_carry_n_20 ;
  wire [24:24]\cal_tmp[14]_55 ;
  wire \cal_tmp[14]_carry__0_i_1_n_13 ;
  wire \cal_tmp[14]_carry__0_i_2_n_13 ;
  wire \cal_tmp[14]_carry__0_i_3_n_13 ;
  wire \cal_tmp[14]_carry__0_i_4_n_13 ;
  wire \cal_tmp[14]_carry__0_n_13 ;
  wire \cal_tmp[14]_carry__0_n_14 ;
  wire \cal_tmp[14]_carry__0_n_15 ;
  wire \cal_tmp[14]_carry__0_n_16 ;
  wire \cal_tmp[14]_carry__0_n_17 ;
  wire \cal_tmp[14]_carry__0_n_18 ;
  wire \cal_tmp[14]_carry__0_n_19 ;
  wire \cal_tmp[14]_carry__0_n_20 ;
  wire \cal_tmp[14]_carry__1_i_1_n_13 ;
  wire \cal_tmp[14]_carry__1_i_2_n_13 ;
  wire \cal_tmp[14]_carry__1_i_3_n_13 ;
  wire \cal_tmp[14]_carry__1_i_4_n_13 ;
  wire \cal_tmp[14]_carry__1_n_13 ;
  wire \cal_tmp[14]_carry__1_n_14 ;
  wire \cal_tmp[14]_carry__1_n_15 ;
  wire \cal_tmp[14]_carry__1_n_16 ;
  wire \cal_tmp[14]_carry__1_n_17 ;
  wire \cal_tmp[14]_carry__1_n_18 ;
  wire \cal_tmp[14]_carry__1_n_19 ;
  wire \cal_tmp[14]_carry__1_n_20 ;
  wire \cal_tmp[14]_carry__2_i_1_n_13 ;
  wire \cal_tmp[14]_carry__2_i_2_n_13 ;
  wire \cal_tmp[14]_carry__2_i_3_n_13 ;
  wire \cal_tmp[14]_carry__2_i_4_n_13 ;
  wire \cal_tmp[14]_carry__2_n_13 ;
  wire \cal_tmp[14]_carry__2_n_14 ;
  wire \cal_tmp[14]_carry__2_n_15 ;
  wire \cal_tmp[14]_carry__2_n_16 ;
  wire \cal_tmp[14]_carry__2_n_17 ;
  wire \cal_tmp[14]_carry__2_n_18 ;
  wire \cal_tmp[14]_carry__2_n_19 ;
  wire \cal_tmp[14]_carry__2_n_20 ;
  wire \cal_tmp[14]_carry__3_i_1_n_13 ;
  wire \cal_tmp[14]_carry__3_i_2_n_13 ;
  wire \cal_tmp[14]_carry__3_i_3_n_13 ;
  wire \cal_tmp[14]_carry__3_i_4_n_13 ;
  wire \cal_tmp[14]_carry__3_n_13 ;
  wire \cal_tmp[14]_carry__3_n_14 ;
  wire \cal_tmp[14]_carry__3_n_15 ;
  wire \cal_tmp[14]_carry__3_n_16 ;
  wire \cal_tmp[14]_carry__3_n_17 ;
  wire \cal_tmp[14]_carry__3_n_18 ;
  wire \cal_tmp[14]_carry__3_n_19 ;
  wire \cal_tmp[14]_carry__3_n_20 ;
  wire \cal_tmp[14]_carry__4_i_1_n_13 ;
  wire \cal_tmp[14]_carry__4_i_2_n_13 ;
  wire \cal_tmp[14]_carry__4_i_3_n_13 ;
  wire \cal_tmp[14]_carry__4_i_4_n_13 ;
  wire \cal_tmp[14]_carry__4_n_13 ;
  wire \cal_tmp[14]_carry__4_n_14 ;
  wire \cal_tmp[14]_carry__4_n_15 ;
  wire \cal_tmp[14]_carry__4_n_16 ;
  wire \cal_tmp[14]_carry__4_n_18 ;
  wire \cal_tmp[14]_carry__4_n_19 ;
  wire \cal_tmp[14]_carry__4_n_20 ;
  wire \cal_tmp[14]_carry_i_1_n_13 ;
  wire \cal_tmp[14]_carry_i_2_n_13 ;
  wire \cal_tmp[14]_carry_i_3_n_13 ;
  wire \cal_tmp[14]_carry_i_4_n_13 ;
  wire \cal_tmp[14]_carry_n_13 ;
  wire \cal_tmp[14]_carry_n_14 ;
  wire \cal_tmp[14]_carry_n_15 ;
  wire \cal_tmp[14]_carry_n_16 ;
  wire \cal_tmp[14]_carry_n_17 ;
  wire \cal_tmp[14]_carry_n_18 ;
  wire \cal_tmp[14]_carry_n_19 ;
  wire \cal_tmp[14]_carry_n_20 ;
  wire [24:24]\cal_tmp[15]_56 ;
  wire \cal_tmp[15]_carry__0_i_1_n_13 ;
  wire \cal_tmp[15]_carry__0_i_2_n_13 ;
  wire \cal_tmp[15]_carry__0_i_3_n_13 ;
  wire \cal_tmp[15]_carry__0_i_4_n_13 ;
  wire \cal_tmp[15]_carry__0_n_13 ;
  wire \cal_tmp[15]_carry__0_n_14 ;
  wire \cal_tmp[15]_carry__0_n_15 ;
  wire \cal_tmp[15]_carry__0_n_16 ;
  wire \cal_tmp[15]_carry__0_n_17 ;
  wire \cal_tmp[15]_carry__0_n_18 ;
  wire \cal_tmp[15]_carry__0_n_19 ;
  wire \cal_tmp[15]_carry__0_n_20 ;
  wire \cal_tmp[15]_carry__1_i_1_n_13 ;
  wire \cal_tmp[15]_carry__1_i_2_n_13 ;
  wire \cal_tmp[15]_carry__1_i_3_n_13 ;
  wire \cal_tmp[15]_carry__1_i_4_n_13 ;
  wire \cal_tmp[15]_carry__1_n_13 ;
  wire \cal_tmp[15]_carry__1_n_14 ;
  wire \cal_tmp[15]_carry__1_n_15 ;
  wire \cal_tmp[15]_carry__1_n_16 ;
  wire \cal_tmp[15]_carry__1_n_17 ;
  wire \cal_tmp[15]_carry__1_n_18 ;
  wire \cal_tmp[15]_carry__1_n_19 ;
  wire \cal_tmp[15]_carry__1_n_20 ;
  wire \cal_tmp[15]_carry__2_i_1_n_13 ;
  wire \cal_tmp[15]_carry__2_i_2_n_13 ;
  wire \cal_tmp[15]_carry__2_i_3_n_13 ;
  wire \cal_tmp[15]_carry__2_i_4_n_13 ;
  wire \cal_tmp[15]_carry__2_n_13 ;
  wire \cal_tmp[15]_carry__2_n_14 ;
  wire \cal_tmp[15]_carry__2_n_15 ;
  wire \cal_tmp[15]_carry__2_n_16 ;
  wire \cal_tmp[15]_carry__2_n_17 ;
  wire \cal_tmp[15]_carry__2_n_18 ;
  wire \cal_tmp[15]_carry__2_n_19 ;
  wire \cal_tmp[15]_carry__2_n_20 ;
  wire \cal_tmp[15]_carry__3_i_1_n_13 ;
  wire \cal_tmp[15]_carry__3_i_2_n_13 ;
  wire \cal_tmp[15]_carry__3_i_3_n_13 ;
  wire \cal_tmp[15]_carry__3_i_4_n_13 ;
  wire \cal_tmp[15]_carry__3_n_13 ;
  wire \cal_tmp[15]_carry__3_n_14 ;
  wire \cal_tmp[15]_carry__3_n_15 ;
  wire \cal_tmp[15]_carry__3_n_16 ;
  wire \cal_tmp[15]_carry__3_n_17 ;
  wire \cal_tmp[15]_carry__3_n_18 ;
  wire \cal_tmp[15]_carry__3_n_19 ;
  wire \cal_tmp[15]_carry__3_n_20 ;
  wire \cal_tmp[15]_carry__4_i_1_n_13 ;
  wire \cal_tmp[15]_carry__4_i_2_n_13 ;
  wire \cal_tmp[15]_carry__4_i_3_n_13 ;
  wire \cal_tmp[15]_carry__4_i_4_n_13 ;
  wire \cal_tmp[15]_carry__4_n_13 ;
  wire \cal_tmp[15]_carry__4_n_14 ;
  wire \cal_tmp[15]_carry__4_n_15 ;
  wire \cal_tmp[15]_carry__4_n_16 ;
  wire \cal_tmp[15]_carry__4_n_18 ;
  wire \cal_tmp[15]_carry__4_n_19 ;
  wire \cal_tmp[15]_carry__4_n_20 ;
  wire \cal_tmp[15]_carry_i_1_n_13 ;
  wire \cal_tmp[15]_carry_i_2_n_13 ;
  wire \cal_tmp[15]_carry_i_3_n_13 ;
  wire \cal_tmp[15]_carry_i_4_n_13 ;
  wire \cal_tmp[15]_carry_n_13 ;
  wire \cal_tmp[15]_carry_n_14 ;
  wire \cal_tmp[15]_carry_n_15 ;
  wire \cal_tmp[15]_carry_n_16 ;
  wire \cal_tmp[15]_carry_n_17 ;
  wire \cal_tmp[15]_carry_n_18 ;
  wire \cal_tmp[15]_carry_n_19 ;
  wire \cal_tmp[15]_carry_n_20 ;
  wire \cal_tmp[16]_carry__0_i_1_n_13 ;
  wire \cal_tmp[16]_carry__0_i_2_n_13 ;
  wire \cal_tmp[16]_carry__0_i_3_n_13 ;
  wire \cal_tmp[16]_carry__0_i_4_n_13 ;
  wire \cal_tmp[16]_carry__0_n_13 ;
  wire \cal_tmp[16]_carry__0_n_14 ;
  wire \cal_tmp[16]_carry__0_n_15 ;
  wire \cal_tmp[16]_carry__0_n_16 ;
  wire \cal_tmp[16]_carry__0_n_17 ;
  wire \cal_tmp[16]_carry__0_n_18 ;
  wire \cal_tmp[16]_carry__0_n_19 ;
  wire \cal_tmp[16]_carry__0_n_20 ;
  wire \cal_tmp[16]_carry__1_i_1_n_13 ;
  wire \cal_tmp[16]_carry__1_i_2_n_13 ;
  wire \cal_tmp[16]_carry__1_i_3_n_13 ;
  wire \cal_tmp[16]_carry__1_i_4_n_13 ;
  wire \cal_tmp[16]_carry__1_n_13 ;
  wire \cal_tmp[16]_carry__1_n_14 ;
  wire \cal_tmp[16]_carry__1_n_15 ;
  wire \cal_tmp[16]_carry__1_n_16 ;
  wire \cal_tmp[16]_carry__1_n_17 ;
  wire \cal_tmp[16]_carry__1_n_18 ;
  wire \cal_tmp[16]_carry__1_n_19 ;
  wire \cal_tmp[16]_carry__1_n_20 ;
  wire \cal_tmp[16]_carry__2_i_1_n_13 ;
  wire \cal_tmp[16]_carry__2_i_2_n_13 ;
  wire \cal_tmp[16]_carry__2_i_3_n_13 ;
  wire \cal_tmp[16]_carry__2_i_4_n_13 ;
  wire \cal_tmp[16]_carry__2_n_13 ;
  wire \cal_tmp[16]_carry__2_n_14 ;
  wire \cal_tmp[16]_carry__2_n_15 ;
  wire \cal_tmp[16]_carry__2_n_16 ;
  wire \cal_tmp[16]_carry__2_n_17 ;
  wire \cal_tmp[16]_carry__2_n_18 ;
  wire \cal_tmp[16]_carry__2_n_19 ;
  wire \cal_tmp[16]_carry__2_n_20 ;
  wire \cal_tmp[16]_carry__3_i_1_n_13 ;
  wire \cal_tmp[16]_carry__3_i_2_n_13 ;
  wire \cal_tmp[16]_carry__3_i_3_n_13 ;
  wire \cal_tmp[16]_carry__3_i_4_n_13 ;
  wire \cal_tmp[16]_carry__3_n_13 ;
  wire \cal_tmp[16]_carry__3_n_14 ;
  wire \cal_tmp[16]_carry__3_n_15 ;
  wire \cal_tmp[16]_carry__3_n_16 ;
  wire \cal_tmp[16]_carry__3_n_17 ;
  wire \cal_tmp[16]_carry__3_n_18 ;
  wire \cal_tmp[16]_carry__3_n_19 ;
  wire \cal_tmp[16]_carry__3_n_20 ;
  wire \cal_tmp[16]_carry__4_i_1_n_13 ;
  wire \cal_tmp[16]_carry__4_i_2_n_13 ;
  wire \cal_tmp[16]_carry__4_i_3_n_13 ;
  wire \cal_tmp[16]_carry__4_n_14 ;
  wire \cal_tmp[16]_carry__4_n_15 ;
  wire \cal_tmp[16]_carry__4_n_16 ;
  wire \cal_tmp[16]_carry__4_n_19 ;
  wire \cal_tmp[16]_carry__4_n_20 ;
  wire \cal_tmp[16]_carry_i_1_n_13 ;
  wire \cal_tmp[16]_carry_i_2_n_13 ;
  wire \cal_tmp[16]_carry_i_3_n_13 ;
  wire \cal_tmp[16]_carry_i_4_n_13 ;
  wire \cal_tmp[16]_carry_i_5_n_13 ;
  wire \cal_tmp[16]_carry_n_13 ;
  wire \cal_tmp[16]_carry_n_14 ;
  wire \cal_tmp[16]_carry_n_15 ;
  wire \cal_tmp[16]_carry_n_16 ;
  wire \cal_tmp[16]_carry_n_17 ;
  wire \cal_tmp[16]_carry_n_18 ;
  wire \cal_tmp[16]_carry_n_19 ;
  wire \cal_tmp[16]_carry_n_20 ;
  wire \cal_tmp[17]_carry__0_i_1_n_13 ;
  wire \cal_tmp[17]_carry__0_i_2_n_13 ;
  wire \cal_tmp[17]_carry__0_i_3_n_13 ;
  wire \cal_tmp[17]_carry__0_i_4_n_13 ;
  wire \cal_tmp[17]_carry__0_n_13 ;
  wire \cal_tmp[17]_carry__0_n_14 ;
  wire \cal_tmp[17]_carry__0_n_15 ;
  wire \cal_tmp[17]_carry__0_n_16 ;
  wire \cal_tmp[17]_carry__0_n_17 ;
  wire \cal_tmp[17]_carry__0_n_18 ;
  wire \cal_tmp[17]_carry__0_n_19 ;
  wire \cal_tmp[17]_carry__0_n_20 ;
  wire \cal_tmp[17]_carry__1_i_1_n_13 ;
  wire \cal_tmp[17]_carry__1_i_2_n_13 ;
  wire \cal_tmp[17]_carry__1_i_3_n_13 ;
  wire \cal_tmp[17]_carry__1_i_4_n_13 ;
  wire \cal_tmp[17]_carry__1_n_13 ;
  wire \cal_tmp[17]_carry__1_n_14 ;
  wire \cal_tmp[17]_carry__1_n_15 ;
  wire \cal_tmp[17]_carry__1_n_16 ;
  wire \cal_tmp[17]_carry__1_n_17 ;
  wire \cal_tmp[17]_carry__1_n_18 ;
  wire \cal_tmp[17]_carry__1_n_19 ;
  wire \cal_tmp[17]_carry__1_n_20 ;
  wire \cal_tmp[17]_carry__2_i_1_n_13 ;
  wire \cal_tmp[17]_carry__2_i_2_n_13 ;
  wire \cal_tmp[17]_carry__2_i_3_n_13 ;
  wire \cal_tmp[17]_carry__2_i_4_n_13 ;
  wire \cal_tmp[17]_carry__2_n_13 ;
  wire \cal_tmp[17]_carry__2_n_14 ;
  wire \cal_tmp[17]_carry__2_n_15 ;
  wire \cal_tmp[17]_carry__2_n_16 ;
  wire \cal_tmp[17]_carry__2_n_17 ;
  wire \cal_tmp[17]_carry__2_n_18 ;
  wire \cal_tmp[17]_carry__2_n_19 ;
  wire \cal_tmp[17]_carry__2_n_20 ;
  wire \cal_tmp[17]_carry__3_i_1_n_13 ;
  wire \cal_tmp[17]_carry__3_i_2_n_13 ;
  wire \cal_tmp[17]_carry__3_i_3_n_13 ;
  wire \cal_tmp[17]_carry__3_i_4_n_13 ;
  wire \cal_tmp[17]_carry__3_n_13 ;
  wire \cal_tmp[17]_carry__3_n_14 ;
  wire \cal_tmp[17]_carry__3_n_15 ;
  wire \cal_tmp[17]_carry__3_n_16 ;
  wire \cal_tmp[17]_carry__3_n_17 ;
  wire \cal_tmp[17]_carry__3_n_18 ;
  wire \cal_tmp[17]_carry__3_n_19 ;
  wire \cal_tmp[17]_carry__3_n_20 ;
  wire \cal_tmp[17]_carry__4_i_1_n_13 ;
  wire \cal_tmp[17]_carry__4_i_2_n_13 ;
  wire \cal_tmp[17]_carry__4_i_3_n_13 ;
  wire \cal_tmp[17]_carry__4_n_14 ;
  wire \cal_tmp[17]_carry__4_n_15 ;
  wire \cal_tmp[17]_carry__4_n_16 ;
  wire \cal_tmp[17]_carry__4_n_19 ;
  wire \cal_tmp[17]_carry__4_n_20 ;
  wire \cal_tmp[17]_carry_i_1_n_13 ;
  wire \cal_tmp[17]_carry_i_2_n_13 ;
  wire \cal_tmp[17]_carry_i_3_n_13 ;
  wire \cal_tmp[17]_carry_i_4_n_13 ;
  wire \cal_tmp[17]_carry_i_5_n_13 ;
  wire \cal_tmp[17]_carry_n_13 ;
  wire \cal_tmp[17]_carry_n_14 ;
  wire \cal_tmp[17]_carry_n_15 ;
  wire \cal_tmp[17]_carry_n_16 ;
  wire \cal_tmp[17]_carry_n_17 ;
  wire \cal_tmp[17]_carry_n_18 ;
  wire \cal_tmp[17]_carry_n_19 ;
  wire \cal_tmp[17]_carry_n_20 ;
  wire \cal_tmp[18]_carry__0_i_1_n_13 ;
  wire \cal_tmp[18]_carry__0_i_2_n_13 ;
  wire \cal_tmp[18]_carry__0_i_3_n_13 ;
  wire \cal_tmp[18]_carry__0_i_4_n_13 ;
  wire \cal_tmp[18]_carry__0_n_13 ;
  wire \cal_tmp[18]_carry__0_n_14 ;
  wire \cal_tmp[18]_carry__0_n_15 ;
  wire \cal_tmp[18]_carry__0_n_16 ;
  wire \cal_tmp[18]_carry__0_n_17 ;
  wire \cal_tmp[18]_carry__0_n_18 ;
  wire \cal_tmp[18]_carry__0_n_19 ;
  wire \cal_tmp[18]_carry__0_n_20 ;
  wire \cal_tmp[18]_carry__1_i_1_n_13 ;
  wire \cal_tmp[18]_carry__1_i_2_n_13 ;
  wire \cal_tmp[18]_carry__1_i_3_n_13 ;
  wire \cal_tmp[18]_carry__1_i_4_n_13 ;
  wire \cal_tmp[18]_carry__1_n_13 ;
  wire \cal_tmp[18]_carry__1_n_14 ;
  wire \cal_tmp[18]_carry__1_n_15 ;
  wire \cal_tmp[18]_carry__1_n_16 ;
  wire \cal_tmp[18]_carry__1_n_17 ;
  wire \cal_tmp[18]_carry__1_n_18 ;
  wire \cal_tmp[18]_carry__1_n_19 ;
  wire \cal_tmp[18]_carry__1_n_20 ;
  wire \cal_tmp[18]_carry__2_i_1_n_13 ;
  wire \cal_tmp[18]_carry__2_i_2_n_13 ;
  wire \cal_tmp[18]_carry__2_i_3_n_13 ;
  wire \cal_tmp[18]_carry__2_i_4_n_13 ;
  wire \cal_tmp[18]_carry__2_n_13 ;
  wire \cal_tmp[18]_carry__2_n_14 ;
  wire \cal_tmp[18]_carry__2_n_15 ;
  wire \cal_tmp[18]_carry__2_n_16 ;
  wire \cal_tmp[18]_carry__2_n_17 ;
  wire \cal_tmp[18]_carry__2_n_18 ;
  wire \cal_tmp[18]_carry__2_n_19 ;
  wire \cal_tmp[18]_carry__2_n_20 ;
  wire \cal_tmp[18]_carry__3_i_1_n_13 ;
  wire \cal_tmp[18]_carry__3_i_2_n_13 ;
  wire \cal_tmp[18]_carry__3_i_3_n_13 ;
  wire \cal_tmp[18]_carry__3_i_4_n_13 ;
  wire \cal_tmp[18]_carry__3_n_13 ;
  wire \cal_tmp[18]_carry__3_n_14 ;
  wire \cal_tmp[18]_carry__3_n_15 ;
  wire \cal_tmp[18]_carry__3_n_16 ;
  wire \cal_tmp[18]_carry__3_n_17 ;
  wire \cal_tmp[18]_carry__3_n_18 ;
  wire \cal_tmp[18]_carry__3_n_19 ;
  wire \cal_tmp[18]_carry__3_n_20 ;
  wire \cal_tmp[18]_carry__4_i_1_n_13 ;
  wire \cal_tmp[18]_carry__4_i_2_n_13 ;
  wire \cal_tmp[18]_carry__4_i_3_n_13 ;
  wire \cal_tmp[18]_carry__4_n_14 ;
  wire \cal_tmp[18]_carry__4_n_15 ;
  wire \cal_tmp[18]_carry__4_n_16 ;
  wire \cal_tmp[18]_carry__4_n_19 ;
  wire \cal_tmp[18]_carry__4_n_20 ;
  wire \cal_tmp[18]_carry_i_1_n_13 ;
  wire \cal_tmp[18]_carry_i_2_n_13 ;
  wire \cal_tmp[18]_carry_i_3_n_13 ;
  wire \cal_tmp[18]_carry_i_4_n_13 ;
  wire \cal_tmp[18]_carry_i_5_n_13 ;
  wire \cal_tmp[18]_carry_n_13 ;
  wire \cal_tmp[18]_carry_n_14 ;
  wire \cal_tmp[18]_carry_n_15 ;
  wire \cal_tmp[18]_carry_n_16 ;
  wire \cal_tmp[18]_carry_n_17 ;
  wire \cal_tmp[18]_carry_n_18 ;
  wire \cal_tmp[18]_carry_n_19 ;
  wire \cal_tmp[18]_carry_n_20 ;
  wire \cal_tmp[19]_carry__0_i_1_n_13 ;
  wire \cal_tmp[19]_carry__0_i_2_n_13 ;
  wire \cal_tmp[19]_carry__0_i_3_n_13 ;
  wire \cal_tmp[19]_carry__0_i_4_n_13 ;
  wire \cal_tmp[19]_carry__0_n_13 ;
  wire \cal_tmp[19]_carry__0_n_14 ;
  wire \cal_tmp[19]_carry__0_n_15 ;
  wire \cal_tmp[19]_carry__0_n_16 ;
  wire \cal_tmp[19]_carry__0_n_17 ;
  wire \cal_tmp[19]_carry__0_n_18 ;
  wire \cal_tmp[19]_carry__0_n_19 ;
  wire \cal_tmp[19]_carry__0_n_20 ;
  wire \cal_tmp[19]_carry__1_i_1_n_13 ;
  wire \cal_tmp[19]_carry__1_i_2_n_13 ;
  wire \cal_tmp[19]_carry__1_i_3_n_13 ;
  wire \cal_tmp[19]_carry__1_i_4_n_13 ;
  wire \cal_tmp[19]_carry__1_n_13 ;
  wire \cal_tmp[19]_carry__1_n_14 ;
  wire \cal_tmp[19]_carry__1_n_15 ;
  wire \cal_tmp[19]_carry__1_n_16 ;
  wire \cal_tmp[19]_carry__1_n_17 ;
  wire \cal_tmp[19]_carry__1_n_18 ;
  wire \cal_tmp[19]_carry__1_n_19 ;
  wire \cal_tmp[19]_carry__1_n_20 ;
  wire \cal_tmp[19]_carry__2_i_1_n_13 ;
  wire \cal_tmp[19]_carry__2_i_2_n_13 ;
  wire \cal_tmp[19]_carry__2_i_3_n_13 ;
  wire \cal_tmp[19]_carry__2_i_4_n_13 ;
  wire \cal_tmp[19]_carry__2_n_13 ;
  wire \cal_tmp[19]_carry__2_n_14 ;
  wire \cal_tmp[19]_carry__2_n_15 ;
  wire \cal_tmp[19]_carry__2_n_16 ;
  wire \cal_tmp[19]_carry__2_n_17 ;
  wire \cal_tmp[19]_carry__2_n_18 ;
  wire \cal_tmp[19]_carry__2_n_19 ;
  wire \cal_tmp[19]_carry__2_n_20 ;
  wire \cal_tmp[19]_carry__3_i_1_n_13 ;
  wire \cal_tmp[19]_carry__3_i_2_n_13 ;
  wire \cal_tmp[19]_carry__3_i_3_n_13 ;
  wire \cal_tmp[19]_carry__3_i_4_n_13 ;
  wire \cal_tmp[19]_carry__3_n_13 ;
  wire \cal_tmp[19]_carry__3_n_14 ;
  wire \cal_tmp[19]_carry__3_n_15 ;
  wire \cal_tmp[19]_carry__3_n_16 ;
  wire \cal_tmp[19]_carry__3_n_17 ;
  wire \cal_tmp[19]_carry__3_n_18 ;
  wire \cal_tmp[19]_carry__3_n_19 ;
  wire \cal_tmp[19]_carry__3_n_20 ;
  wire \cal_tmp[19]_carry__4_i_1_n_13 ;
  wire \cal_tmp[19]_carry__4_i_2_n_13 ;
  wire \cal_tmp[19]_carry__4_i_3_n_13 ;
  wire \cal_tmp[19]_carry__4_n_14 ;
  wire \cal_tmp[19]_carry__4_n_15 ;
  wire \cal_tmp[19]_carry__4_n_16 ;
  wire \cal_tmp[19]_carry__4_n_19 ;
  wire \cal_tmp[19]_carry__4_n_20 ;
  wire \cal_tmp[19]_carry_i_1_n_13 ;
  wire \cal_tmp[19]_carry_i_2_n_13 ;
  wire \cal_tmp[19]_carry_i_3_n_13 ;
  wire \cal_tmp[19]_carry_i_4_n_13 ;
  wire \cal_tmp[19]_carry_i_5_n_13 ;
  wire \cal_tmp[19]_carry_n_13 ;
  wire \cal_tmp[19]_carry_n_14 ;
  wire \cal_tmp[19]_carry_n_15 ;
  wire \cal_tmp[19]_carry_n_16 ;
  wire \cal_tmp[19]_carry_n_17 ;
  wire \cal_tmp[19]_carry_n_18 ;
  wire \cal_tmp[19]_carry_n_19 ;
  wire \cal_tmp[19]_carry_n_20 ;
  wire [24:24]\cal_tmp[1]_57 ;
  wire \cal_tmp[1]_carry__0_i_1_n_13 ;
  wire \cal_tmp[1]_carry__0_i_2_n_13 ;
  wire \cal_tmp[1]_carry__0_i_3_n_13 ;
  wire \cal_tmp[1]_carry__0_i_4_n_13 ;
  wire \cal_tmp[1]_carry__0_n_13 ;
  wire \cal_tmp[1]_carry__0_n_14 ;
  wire \cal_tmp[1]_carry__0_n_15 ;
  wire \cal_tmp[1]_carry__0_n_16 ;
  wire \cal_tmp[1]_carry__0_n_17 ;
  wire \cal_tmp[1]_carry__0_n_18 ;
  wire \cal_tmp[1]_carry__0_n_19 ;
  wire \cal_tmp[1]_carry__0_n_20 ;
  wire \cal_tmp[1]_carry__1_i_1_n_13 ;
  wire \cal_tmp[1]_carry__1_i_2_n_13 ;
  wire \cal_tmp[1]_carry__1_i_3_n_13 ;
  wire \cal_tmp[1]_carry__1_i_4_n_13 ;
  wire \cal_tmp[1]_carry__1_n_13 ;
  wire \cal_tmp[1]_carry__1_n_14 ;
  wire \cal_tmp[1]_carry__1_n_15 ;
  wire \cal_tmp[1]_carry__1_n_16 ;
  wire \cal_tmp[1]_carry__1_n_17 ;
  wire \cal_tmp[1]_carry__1_n_18 ;
  wire \cal_tmp[1]_carry__1_n_19 ;
  wire \cal_tmp[1]_carry__1_n_20 ;
  wire \cal_tmp[1]_carry__2_i_1_n_13 ;
  wire \cal_tmp[1]_carry__2_i_2_n_13 ;
  wire \cal_tmp[1]_carry__2_i_3_n_13 ;
  wire \cal_tmp[1]_carry__2_i_4_n_13 ;
  wire \cal_tmp[1]_carry__2_n_13 ;
  wire \cal_tmp[1]_carry__2_n_14 ;
  wire \cal_tmp[1]_carry__2_n_15 ;
  wire \cal_tmp[1]_carry__2_n_16 ;
  wire \cal_tmp[1]_carry__2_n_17 ;
  wire \cal_tmp[1]_carry__2_n_18 ;
  wire \cal_tmp[1]_carry__2_n_19 ;
  wire \cal_tmp[1]_carry__2_n_20 ;
  wire \cal_tmp[1]_carry__3_i_1_n_13 ;
  wire \cal_tmp[1]_carry__3_i_2_n_13 ;
  wire \cal_tmp[1]_carry__3_n_15 ;
  wire \cal_tmp[1]_carry__3_n_16 ;
  wire \cal_tmp[1]_carry__3_n_19 ;
  wire \cal_tmp[1]_carry__3_n_20 ;
  wire \cal_tmp[1]_carry_i_1_n_13 ;
  wire \cal_tmp[1]_carry_i_2_n_13 ;
  wire \cal_tmp[1]_carry_i_3_n_13 ;
  wire \cal_tmp[1]_carry_i_4_n_13 ;
  wire \cal_tmp[1]_carry_n_13 ;
  wire \cal_tmp[1]_carry_n_14 ;
  wire \cal_tmp[1]_carry_n_15 ;
  wire \cal_tmp[1]_carry_n_16 ;
  wire \cal_tmp[1]_carry_n_17 ;
  wire \cal_tmp[1]_carry_n_18 ;
  wire \cal_tmp[1]_carry_n_19 ;
  wire \cal_tmp[1]_carry_n_20 ;
  wire \cal_tmp[20]_carry__0_i_1_n_13 ;
  wire \cal_tmp[20]_carry__0_i_2_n_13 ;
  wire \cal_tmp[20]_carry__0_i_3_n_13 ;
  wire \cal_tmp[20]_carry__0_i_4_n_13 ;
  wire \cal_tmp[20]_carry__0_n_13 ;
  wire \cal_tmp[20]_carry__0_n_14 ;
  wire \cal_tmp[20]_carry__0_n_15 ;
  wire \cal_tmp[20]_carry__0_n_16 ;
  wire \cal_tmp[20]_carry__0_n_17 ;
  wire \cal_tmp[20]_carry__0_n_18 ;
  wire \cal_tmp[20]_carry__0_n_19 ;
  wire \cal_tmp[20]_carry__0_n_20 ;
  wire \cal_tmp[20]_carry__1_i_1_n_13 ;
  wire \cal_tmp[20]_carry__1_i_2_n_13 ;
  wire \cal_tmp[20]_carry__1_i_3_n_13 ;
  wire \cal_tmp[20]_carry__1_i_4_n_13 ;
  wire \cal_tmp[20]_carry__1_n_13 ;
  wire \cal_tmp[20]_carry__1_n_14 ;
  wire \cal_tmp[20]_carry__1_n_15 ;
  wire \cal_tmp[20]_carry__1_n_16 ;
  wire \cal_tmp[20]_carry__1_n_17 ;
  wire \cal_tmp[20]_carry__1_n_18 ;
  wire \cal_tmp[20]_carry__1_n_19 ;
  wire \cal_tmp[20]_carry__1_n_20 ;
  wire \cal_tmp[20]_carry__2_i_1_n_13 ;
  wire \cal_tmp[20]_carry__2_i_2_n_13 ;
  wire \cal_tmp[20]_carry__2_i_3_n_13 ;
  wire \cal_tmp[20]_carry__2_i_4_n_13 ;
  wire \cal_tmp[20]_carry__2_n_13 ;
  wire \cal_tmp[20]_carry__2_n_14 ;
  wire \cal_tmp[20]_carry__2_n_15 ;
  wire \cal_tmp[20]_carry__2_n_16 ;
  wire \cal_tmp[20]_carry__2_n_17 ;
  wire \cal_tmp[20]_carry__2_n_18 ;
  wire \cal_tmp[20]_carry__2_n_19 ;
  wire \cal_tmp[20]_carry__2_n_20 ;
  wire \cal_tmp[20]_carry__3_i_1_n_13 ;
  wire \cal_tmp[20]_carry__3_i_2_n_13 ;
  wire \cal_tmp[20]_carry__3_i_3_n_13 ;
  wire \cal_tmp[20]_carry__3_i_4_n_13 ;
  wire \cal_tmp[20]_carry__3_n_13 ;
  wire \cal_tmp[20]_carry__3_n_14 ;
  wire \cal_tmp[20]_carry__3_n_15 ;
  wire \cal_tmp[20]_carry__3_n_16 ;
  wire \cal_tmp[20]_carry__3_n_17 ;
  wire \cal_tmp[20]_carry__3_n_18 ;
  wire \cal_tmp[20]_carry__3_n_19 ;
  wire \cal_tmp[20]_carry__3_n_20 ;
  wire \cal_tmp[20]_carry__4_i_1_n_13 ;
  wire \cal_tmp[20]_carry__4_i_2_n_13 ;
  wire \cal_tmp[20]_carry__4_i_3_n_13 ;
  wire \cal_tmp[20]_carry__4_n_14 ;
  wire \cal_tmp[20]_carry__4_n_15 ;
  wire \cal_tmp[20]_carry__4_n_16 ;
  wire \cal_tmp[20]_carry__4_n_19 ;
  wire \cal_tmp[20]_carry__4_n_20 ;
  wire \cal_tmp[20]_carry_i_1_n_13 ;
  wire \cal_tmp[20]_carry_i_2_n_13 ;
  wire \cal_tmp[20]_carry_i_3_n_13 ;
  wire \cal_tmp[20]_carry_i_4_n_13 ;
  wire \cal_tmp[20]_carry_i_5_n_13 ;
  wire \cal_tmp[20]_carry_n_13 ;
  wire \cal_tmp[20]_carry_n_14 ;
  wire \cal_tmp[20]_carry_n_15 ;
  wire \cal_tmp[20]_carry_n_16 ;
  wire \cal_tmp[20]_carry_n_17 ;
  wire \cal_tmp[20]_carry_n_18 ;
  wire \cal_tmp[20]_carry_n_19 ;
  wire \cal_tmp[20]_carry_n_20 ;
  wire \cal_tmp[21]_carry__0_i_1_n_13 ;
  wire \cal_tmp[21]_carry__0_i_2_n_13 ;
  wire \cal_tmp[21]_carry__0_i_3_n_13 ;
  wire \cal_tmp[21]_carry__0_i_4_n_13 ;
  wire \cal_tmp[21]_carry__0_n_13 ;
  wire \cal_tmp[21]_carry__0_n_14 ;
  wire \cal_tmp[21]_carry__0_n_15 ;
  wire \cal_tmp[21]_carry__0_n_16 ;
  wire \cal_tmp[21]_carry__0_n_17 ;
  wire \cal_tmp[21]_carry__0_n_18 ;
  wire \cal_tmp[21]_carry__0_n_19 ;
  wire \cal_tmp[21]_carry__0_n_20 ;
  wire \cal_tmp[21]_carry__1_i_1_n_13 ;
  wire \cal_tmp[21]_carry__1_i_2_n_13 ;
  wire \cal_tmp[21]_carry__1_i_3_n_13 ;
  wire \cal_tmp[21]_carry__1_i_4_n_13 ;
  wire \cal_tmp[21]_carry__1_n_13 ;
  wire \cal_tmp[21]_carry__1_n_14 ;
  wire \cal_tmp[21]_carry__1_n_15 ;
  wire \cal_tmp[21]_carry__1_n_16 ;
  wire \cal_tmp[21]_carry__1_n_17 ;
  wire \cal_tmp[21]_carry__1_n_18 ;
  wire \cal_tmp[21]_carry__1_n_19 ;
  wire \cal_tmp[21]_carry__1_n_20 ;
  wire \cal_tmp[21]_carry__2_i_1_n_13 ;
  wire \cal_tmp[21]_carry__2_i_2_n_13 ;
  wire \cal_tmp[21]_carry__2_i_3_n_13 ;
  wire \cal_tmp[21]_carry__2_i_4_n_13 ;
  wire \cal_tmp[21]_carry__2_n_13 ;
  wire \cal_tmp[21]_carry__2_n_14 ;
  wire \cal_tmp[21]_carry__2_n_15 ;
  wire \cal_tmp[21]_carry__2_n_16 ;
  wire \cal_tmp[21]_carry__2_n_17 ;
  wire \cal_tmp[21]_carry__2_n_18 ;
  wire \cal_tmp[21]_carry__2_n_19 ;
  wire \cal_tmp[21]_carry__2_n_20 ;
  wire \cal_tmp[21]_carry__3_i_1_n_13 ;
  wire \cal_tmp[21]_carry__3_i_2_n_13 ;
  wire \cal_tmp[21]_carry__3_i_3_n_13 ;
  wire \cal_tmp[21]_carry__3_i_4_n_13 ;
  wire \cal_tmp[21]_carry__3_n_13 ;
  wire \cal_tmp[21]_carry__3_n_14 ;
  wire \cal_tmp[21]_carry__3_n_15 ;
  wire \cal_tmp[21]_carry__3_n_16 ;
  wire \cal_tmp[21]_carry__3_n_17 ;
  wire \cal_tmp[21]_carry__3_n_18 ;
  wire \cal_tmp[21]_carry__3_n_19 ;
  wire \cal_tmp[21]_carry__3_n_20 ;
  wire \cal_tmp[21]_carry__4_i_1_n_13 ;
  wire \cal_tmp[21]_carry__4_i_2_n_13 ;
  wire \cal_tmp[21]_carry__4_i_3_n_13 ;
  wire \cal_tmp[21]_carry__4_n_14 ;
  wire \cal_tmp[21]_carry__4_n_15 ;
  wire \cal_tmp[21]_carry__4_n_16 ;
  wire \cal_tmp[21]_carry__4_n_19 ;
  wire \cal_tmp[21]_carry__4_n_20 ;
  wire \cal_tmp[21]_carry_i_1_n_13 ;
  wire \cal_tmp[21]_carry_i_2_n_13 ;
  wire \cal_tmp[21]_carry_i_3_n_13 ;
  wire \cal_tmp[21]_carry_i_4_n_13 ;
  wire \cal_tmp[21]_carry_i_5_n_13 ;
  wire \cal_tmp[21]_carry_n_13 ;
  wire \cal_tmp[21]_carry_n_14 ;
  wire \cal_tmp[21]_carry_n_15 ;
  wire \cal_tmp[21]_carry_n_16 ;
  wire \cal_tmp[21]_carry_n_17 ;
  wire \cal_tmp[21]_carry_n_18 ;
  wire \cal_tmp[21]_carry_n_19 ;
  wire \cal_tmp[21]_carry_n_20 ;
  wire \cal_tmp[22]_carry__0_i_1_n_13 ;
  wire \cal_tmp[22]_carry__0_i_2_n_13 ;
  wire \cal_tmp[22]_carry__0_i_3_n_13 ;
  wire \cal_tmp[22]_carry__0_i_4_n_13 ;
  wire \cal_tmp[22]_carry__0_n_13 ;
  wire \cal_tmp[22]_carry__0_n_14 ;
  wire \cal_tmp[22]_carry__0_n_15 ;
  wire \cal_tmp[22]_carry__0_n_16 ;
  wire \cal_tmp[22]_carry__0_n_17 ;
  wire \cal_tmp[22]_carry__0_n_18 ;
  wire \cal_tmp[22]_carry__0_n_19 ;
  wire \cal_tmp[22]_carry__0_n_20 ;
  wire \cal_tmp[22]_carry__1_i_1_n_13 ;
  wire \cal_tmp[22]_carry__1_i_2_n_13 ;
  wire \cal_tmp[22]_carry__1_i_3_n_13 ;
  wire \cal_tmp[22]_carry__1_i_4_n_13 ;
  wire \cal_tmp[22]_carry__1_n_13 ;
  wire \cal_tmp[22]_carry__1_n_14 ;
  wire \cal_tmp[22]_carry__1_n_15 ;
  wire \cal_tmp[22]_carry__1_n_16 ;
  wire \cal_tmp[22]_carry__1_n_17 ;
  wire \cal_tmp[22]_carry__1_n_18 ;
  wire \cal_tmp[22]_carry__1_n_19 ;
  wire \cal_tmp[22]_carry__1_n_20 ;
  wire \cal_tmp[22]_carry__2_i_1_n_13 ;
  wire \cal_tmp[22]_carry__2_i_2_n_13 ;
  wire \cal_tmp[22]_carry__2_i_3_n_13 ;
  wire \cal_tmp[22]_carry__2_i_4_n_13 ;
  wire \cal_tmp[22]_carry__2_n_13 ;
  wire \cal_tmp[22]_carry__2_n_14 ;
  wire \cal_tmp[22]_carry__2_n_15 ;
  wire \cal_tmp[22]_carry__2_n_16 ;
  wire \cal_tmp[22]_carry__2_n_17 ;
  wire \cal_tmp[22]_carry__2_n_18 ;
  wire \cal_tmp[22]_carry__2_n_19 ;
  wire \cal_tmp[22]_carry__2_n_20 ;
  wire \cal_tmp[22]_carry__3_i_1_n_13 ;
  wire \cal_tmp[22]_carry__3_i_2_n_13 ;
  wire \cal_tmp[22]_carry__3_i_3_n_13 ;
  wire \cal_tmp[22]_carry__3_i_4_n_13 ;
  wire \cal_tmp[22]_carry__3_n_13 ;
  wire \cal_tmp[22]_carry__3_n_14 ;
  wire \cal_tmp[22]_carry__3_n_15 ;
  wire \cal_tmp[22]_carry__3_n_16 ;
  wire \cal_tmp[22]_carry__3_n_17 ;
  wire \cal_tmp[22]_carry__3_n_18 ;
  wire \cal_tmp[22]_carry__3_n_19 ;
  wire \cal_tmp[22]_carry__3_n_20 ;
  wire \cal_tmp[22]_carry__4_i_1_n_13 ;
  wire \cal_tmp[22]_carry__4_i_2_n_13 ;
  wire \cal_tmp[22]_carry__4_i_3_n_13 ;
  wire \cal_tmp[22]_carry__4_n_14 ;
  wire \cal_tmp[22]_carry__4_n_15 ;
  wire \cal_tmp[22]_carry__4_n_16 ;
  wire \cal_tmp[22]_carry__4_n_19 ;
  wire \cal_tmp[22]_carry__4_n_20 ;
  wire \cal_tmp[22]_carry_i_1_n_13 ;
  wire \cal_tmp[22]_carry_i_2_n_13 ;
  wire \cal_tmp[22]_carry_i_3_n_13 ;
  wire \cal_tmp[22]_carry_i_4_n_13 ;
  wire \cal_tmp[22]_carry_i_5_n_13 ;
  wire \cal_tmp[22]_carry_n_13 ;
  wire \cal_tmp[22]_carry_n_14 ;
  wire \cal_tmp[22]_carry_n_15 ;
  wire \cal_tmp[22]_carry_n_16 ;
  wire \cal_tmp[22]_carry_n_17 ;
  wire \cal_tmp[22]_carry_n_18 ;
  wire \cal_tmp[22]_carry_n_19 ;
  wire \cal_tmp[22]_carry_n_20 ;
  wire \cal_tmp[23]_carry__0_i_1_n_13 ;
  wire \cal_tmp[23]_carry__0_i_2_n_13 ;
  wire \cal_tmp[23]_carry__0_i_3_n_13 ;
  wire \cal_tmp[23]_carry__0_i_4_n_13 ;
  wire \cal_tmp[23]_carry__0_n_13 ;
  wire \cal_tmp[23]_carry__0_n_14 ;
  wire \cal_tmp[23]_carry__0_n_15 ;
  wire \cal_tmp[23]_carry__0_n_16 ;
  wire \cal_tmp[23]_carry__1_i_1_n_13 ;
  wire \cal_tmp[23]_carry__1_i_2_n_13 ;
  wire \cal_tmp[23]_carry__1_i_3_n_13 ;
  wire \cal_tmp[23]_carry__1_i_4_n_13 ;
  wire \cal_tmp[23]_carry__1_n_13 ;
  wire \cal_tmp[23]_carry__1_n_14 ;
  wire \cal_tmp[23]_carry__1_n_15 ;
  wire \cal_tmp[23]_carry__1_n_16 ;
  wire \cal_tmp[23]_carry__2_i_1_n_13 ;
  wire \cal_tmp[23]_carry__2_i_2_n_13 ;
  wire \cal_tmp[23]_carry__2_i_3_n_13 ;
  wire \cal_tmp[23]_carry__2_i_4_n_13 ;
  wire \cal_tmp[23]_carry__2_n_13 ;
  wire \cal_tmp[23]_carry__2_n_14 ;
  wire \cal_tmp[23]_carry__2_n_15 ;
  wire \cal_tmp[23]_carry__2_n_16 ;
  wire \cal_tmp[23]_carry__3_i_1_n_13 ;
  wire \cal_tmp[23]_carry__3_i_2_n_13 ;
  wire \cal_tmp[23]_carry__3_i_3_n_13 ;
  wire \cal_tmp[23]_carry__3_i_4_n_13 ;
  wire \cal_tmp[23]_carry__3_n_13 ;
  wire \cal_tmp[23]_carry__3_n_14 ;
  wire \cal_tmp[23]_carry__3_n_15 ;
  wire \cal_tmp[23]_carry__3_n_16 ;
  wire \cal_tmp[23]_carry__4_i_1_n_13 ;
  wire \cal_tmp[23]_carry__4_i_2_n_13 ;
  wire \cal_tmp[23]_carry__4_i_3_n_13 ;
  wire \cal_tmp[23]_carry__4_n_14 ;
  wire \cal_tmp[23]_carry__4_n_15 ;
  wire \cal_tmp[23]_carry__4_n_16 ;
  wire \cal_tmp[23]_carry_i_1_n_13 ;
  wire \cal_tmp[23]_carry_i_2_n_13 ;
  wire \cal_tmp[23]_carry_i_3_n_13 ;
  wire \cal_tmp[23]_carry_i_4_n_13 ;
  wire \cal_tmp[23]_carry_i_5_n_13 ;
  wire \cal_tmp[23]_carry_n_13 ;
  wire \cal_tmp[23]_carry_n_14 ;
  wire \cal_tmp[23]_carry_n_15 ;
  wire \cal_tmp[23]_carry_n_16 ;
  wire [24:24]\cal_tmp[2]_58 ;
  wire \cal_tmp[2]_carry__0_i_1_n_13 ;
  wire \cal_tmp[2]_carry__0_i_2_n_13 ;
  wire \cal_tmp[2]_carry__0_i_3_n_13 ;
  wire \cal_tmp[2]_carry__0_i_4_n_13 ;
  wire \cal_tmp[2]_carry__0_n_13 ;
  wire \cal_tmp[2]_carry__0_n_14 ;
  wire \cal_tmp[2]_carry__0_n_15 ;
  wire \cal_tmp[2]_carry__0_n_16 ;
  wire \cal_tmp[2]_carry__0_n_17 ;
  wire \cal_tmp[2]_carry__0_n_18 ;
  wire \cal_tmp[2]_carry__0_n_19 ;
  wire \cal_tmp[2]_carry__0_n_20 ;
  wire \cal_tmp[2]_carry__1_i_1_n_13 ;
  wire \cal_tmp[2]_carry__1_i_2_n_13 ;
  wire \cal_tmp[2]_carry__1_i_3_n_13 ;
  wire \cal_tmp[2]_carry__1_i_4_n_13 ;
  wire \cal_tmp[2]_carry__1_n_13 ;
  wire \cal_tmp[2]_carry__1_n_14 ;
  wire \cal_tmp[2]_carry__1_n_15 ;
  wire \cal_tmp[2]_carry__1_n_16 ;
  wire \cal_tmp[2]_carry__1_n_17 ;
  wire \cal_tmp[2]_carry__1_n_18 ;
  wire \cal_tmp[2]_carry__1_n_19 ;
  wire \cal_tmp[2]_carry__1_n_20 ;
  wire \cal_tmp[2]_carry__2_i_1_n_13 ;
  wire \cal_tmp[2]_carry__2_i_2_n_13 ;
  wire \cal_tmp[2]_carry__2_i_3_n_13 ;
  wire \cal_tmp[2]_carry__2_i_4_n_13 ;
  wire \cal_tmp[2]_carry__2_n_13 ;
  wire \cal_tmp[2]_carry__2_n_14 ;
  wire \cal_tmp[2]_carry__2_n_15 ;
  wire \cal_tmp[2]_carry__2_n_16 ;
  wire \cal_tmp[2]_carry__2_n_17 ;
  wire \cal_tmp[2]_carry__2_n_18 ;
  wire \cal_tmp[2]_carry__2_n_19 ;
  wire \cal_tmp[2]_carry__2_n_20 ;
  wire \cal_tmp[2]_carry__3_i_1_n_13 ;
  wire \cal_tmp[2]_carry__3_i_2_n_13 ;
  wire \cal_tmp[2]_carry__3_i_3_n_13 ;
  wire \cal_tmp[2]_carry__3_n_14 ;
  wire \cal_tmp[2]_carry__3_n_15 ;
  wire \cal_tmp[2]_carry__3_n_16 ;
  wire \cal_tmp[2]_carry__3_n_18 ;
  wire \cal_tmp[2]_carry__3_n_19 ;
  wire \cal_tmp[2]_carry__3_n_20 ;
  wire \cal_tmp[2]_carry_i_1_n_13 ;
  wire \cal_tmp[2]_carry_i_2_n_13 ;
  wire \cal_tmp[2]_carry_i_3_n_13 ;
  wire \cal_tmp[2]_carry_i_4_n_13 ;
  wire \cal_tmp[2]_carry_n_13 ;
  wire \cal_tmp[2]_carry_n_14 ;
  wire \cal_tmp[2]_carry_n_15 ;
  wire \cal_tmp[2]_carry_n_16 ;
  wire \cal_tmp[2]_carry_n_17 ;
  wire \cal_tmp[2]_carry_n_18 ;
  wire \cal_tmp[2]_carry_n_19 ;
  wire \cal_tmp[2]_carry_n_20 ;
  wire [24:24]\cal_tmp[3]_59 ;
  wire \cal_tmp[3]_carry__0_i_1_n_13 ;
  wire \cal_tmp[3]_carry__0_i_2_n_13 ;
  wire \cal_tmp[3]_carry__0_i_3_n_13 ;
  wire \cal_tmp[3]_carry__0_i_4_n_13 ;
  wire \cal_tmp[3]_carry__0_n_13 ;
  wire \cal_tmp[3]_carry__0_n_14 ;
  wire \cal_tmp[3]_carry__0_n_15 ;
  wire \cal_tmp[3]_carry__0_n_16 ;
  wire \cal_tmp[3]_carry__0_n_17 ;
  wire \cal_tmp[3]_carry__0_n_18 ;
  wire \cal_tmp[3]_carry__0_n_19 ;
  wire \cal_tmp[3]_carry__0_n_20 ;
  wire \cal_tmp[3]_carry__1_i_1_n_13 ;
  wire \cal_tmp[3]_carry__1_i_2_n_13 ;
  wire \cal_tmp[3]_carry__1_i_3_n_13 ;
  wire \cal_tmp[3]_carry__1_i_4_n_13 ;
  wire \cal_tmp[3]_carry__1_n_13 ;
  wire \cal_tmp[3]_carry__1_n_14 ;
  wire \cal_tmp[3]_carry__1_n_15 ;
  wire \cal_tmp[3]_carry__1_n_16 ;
  wire \cal_tmp[3]_carry__1_n_17 ;
  wire \cal_tmp[3]_carry__1_n_18 ;
  wire \cal_tmp[3]_carry__1_n_19 ;
  wire \cal_tmp[3]_carry__1_n_20 ;
  wire \cal_tmp[3]_carry__2_i_1_n_13 ;
  wire \cal_tmp[3]_carry__2_i_2_n_13 ;
  wire \cal_tmp[3]_carry__2_i_3_n_13 ;
  wire \cal_tmp[3]_carry__2_i_4_n_13 ;
  wire \cal_tmp[3]_carry__2_n_13 ;
  wire \cal_tmp[3]_carry__2_n_14 ;
  wire \cal_tmp[3]_carry__2_n_15 ;
  wire \cal_tmp[3]_carry__2_n_16 ;
  wire \cal_tmp[3]_carry__2_n_17 ;
  wire \cal_tmp[3]_carry__2_n_18 ;
  wire \cal_tmp[3]_carry__2_n_19 ;
  wire \cal_tmp[3]_carry__2_n_20 ;
  wire \cal_tmp[3]_carry__3_i_1_n_13 ;
  wire \cal_tmp[3]_carry__3_i_2_n_13 ;
  wire \cal_tmp[3]_carry__3_i_3_n_13 ;
  wire \cal_tmp[3]_carry__3_i_4_n_13 ;
  wire \cal_tmp[3]_carry__3_n_13 ;
  wire \cal_tmp[3]_carry__3_n_14 ;
  wire \cal_tmp[3]_carry__3_n_15 ;
  wire \cal_tmp[3]_carry__3_n_16 ;
  wire \cal_tmp[3]_carry__3_n_17 ;
  wire \cal_tmp[3]_carry__3_n_18 ;
  wire \cal_tmp[3]_carry__3_n_19 ;
  wire \cal_tmp[3]_carry__3_n_20 ;
  wire \cal_tmp[3]_carry_i_1_n_13 ;
  wire \cal_tmp[3]_carry_i_2_n_13 ;
  wire \cal_tmp[3]_carry_i_3_n_13 ;
  wire \cal_tmp[3]_carry_i_4_n_13 ;
  wire \cal_tmp[3]_carry_n_13 ;
  wire \cal_tmp[3]_carry_n_14 ;
  wire \cal_tmp[3]_carry_n_15 ;
  wire \cal_tmp[3]_carry_n_16 ;
  wire \cal_tmp[3]_carry_n_17 ;
  wire \cal_tmp[3]_carry_n_18 ;
  wire \cal_tmp[3]_carry_n_19 ;
  wire \cal_tmp[3]_carry_n_20 ;
  wire [24:24]\cal_tmp[4]_60 ;
  wire \cal_tmp[4]_carry__0_i_1_n_13 ;
  wire \cal_tmp[4]_carry__0_i_2_n_13 ;
  wire \cal_tmp[4]_carry__0_i_3_n_13 ;
  wire \cal_tmp[4]_carry__0_i_4_n_13 ;
  wire \cal_tmp[4]_carry__0_n_13 ;
  wire \cal_tmp[4]_carry__0_n_14 ;
  wire \cal_tmp[4]_carry__0_n_15 ;
  wire \cal_tmp[4]_carry__0_n_16 ;
  wire \cal_tmp[4]_carry__0_n_17 ;
  wire \cal_tmp[4]_carry__0_n_18 ;
  wire \cal_tmp[4]_carry__0_n_19 ;
  wire \cal_tmp[4]_carry__0_n_20 ;
  wire \cal_tmp[4]_carry__1_i_1_n_13 ;
  wire \cal_tmp[4]_carry__1_i_2_n_13 ;
  wire \cal_tmp[4]_carry__1_i_3_n_13 ;
  wire \cal_tmp[4]_carry__1_i_4_n_13 ;
  wire \cal_tmp[4]_carry__1_n_13 ;
  wire \cal_tmp[4]_carry__1_n_14 ;
  wire \cal_tmp[4]_carry__1_n_15 ;
  wire \cal_tmp[4]_carry__1_n_16 ;
  wire \cal_tmp[4]_carry__1_n_17 ;
  wire \cal_tmp[4]_carry__1_n_18 ;
  wire \cal_tmp[4]_carry__1_n_19 ;
  wire \cal_tmp[4]_carry__1_n_20 ;
  wire \cal_tmp[4]_carry__2_i_1_n_13 ;
  wire \cal_tmp[4]_carry__2_i_2_n_13 ;
  wire \cal_tmp[4]_carry__2_i_3_n_13 ;
  wire \cal_tmp[4]_carry__2_i_4_n_13 ;
  wire \cal_tmp[4]_carry__2_n_13 ;
  wire \cal_tmp[4]_carry__2_n_14 ;
  wire \cal_tmp[4]_carry__2_n_15 ;
  wire \cal_tmp[4]_carry__2_n_16 ;
  wire \cal_tmp[4]_carry__2_n_17 ;
  wire \cal_tmp[4]_carry__2_n_18 ;
  wire \cal_tmp[4]_carry__2_n_19 ;
  wire \cal_tmp[4]_carry__2_n_20 ;
  wire \cal_tmp[4]_carry__3_i_1_n_13 ;
  wire \cal_tmp[4]_carry__3_i_2_n_13 ;
  wire \cal_tmp[4]_carry__3_i_3_n_13 ;
  wire \cal_tmp[4]_carry__3_i_4_n_13 ;
  wire \cal_tmp[4]_carry__3_n_13 ;
  wire \cal_tmp[4]_carry__3_n_14 ;
  wire \cal_tmp[4]_carry__3_n_15 ;
  wire \cal_tmp[4]_carry__3_n_16 ;
  wire \cal_tmp[4]_carry__3_n_17 ;
  wire \cal_tmp[4]_carry__3_n_18 ;
  wire \cal_tmp[4]_carry__3_n_19 ;
  wire \cal_tmp[4]_carry__3_n_20 ;
  wire \cal_tmp[4]_carry__4_i_1_n_13 ;
  wire \cal_tmp[4]_carry__4_n_16 ;
  wire \cal_tmp[4]_carry__4_n_20 ;
  wire \cal_tmp[4]_carry_i_1_n_13 ;
  wire \cal_tmp[4]_carry_i_2_n_13 ;
  wire \cal_tmp[4]_carry_i_3_n_13 ;
  wire \cal_tmp[4]_carry_i_4_n_13 ;
  wire \cal_tmp[4]_carry_n_13 ;
  wire \cal_tmp[4]_carry_n_14 ;
  wire \cal_tmp[4]_carry_n_15 ;
  wire \cal_tmp[4]_carry_n_16 ;
  wire \cal_tmp[4]_carry_n_17 ;
  wire \cal_tmp[4]_carry_n_18 ;
  wire \cal_tmp[4]_carry_n_19 ;
  wire \cal_tmp[4]_carry_n_20 ;
  wire [24:24]\cal_tmp[5]_61 ;
  wire \cal_tmp[5]_carry__0_i_1_n_13 ;
  wire \cal_tmp[5]_carry__0_i_2_n_13 ;
  wire \cal_tmp[5]_carry__0_i_3_n_13 ;
  wire \cal_tmp[5]_carry__0_i_4_n_13 ;
  wire \cal_tmp[5]_carry__0_n_13 ;
  wire \cal_tmp[5]_carry__0_n_14 ;
  wire \cal_tmp[5]_carry__0_n_15 ;
  wire \cal_tmp[5]_carry__0_n_16 ;
  wire \cal_tmp[5]_carry__0_n_17 ;
  wire \cal_tmp[5]_carry__0_n_18 ;
  wire \cal_tmp[5]_carry__0_n_19 ;
  wire \cal_tmp[5]_carry__0_n_20 ;
  wire \cal_tmp[5]_carry__1_i_1_n_13 ;
  wire \cal_tmp[5]_carry__1_i_2_n_13 ;
  wire \cal_tmp[5]_carry__1_i_3_n_13 ;
  wire \cal_tmp[5]_carry__1_i_4_n_13 ;
  wire \cal_tmp[5]_carry__1_n_13 ;
  wire \cal_tmp[5]_carry__1_n_14 ;
  wire \cal_tmp[5]_carry__1_n_15 ;
  wire \cal_tmp[5]_carry__1_n_16 ;
  wire \cal_tmp[5]_carry__1_n_17 ;
  wire \cal_tmp[5]_carry__1_n_18 ;
  wire \cal_tmp[5]_carry__1_n_19 ;
  wire \cal_tmp[5]_carry__1_n_20 ;
  wire \cal_tmp[5]_carry__2_i_1_n_13 ;
  wire \cal_tmp[5]_carry__2_i_2_n_13 ;
  wire \cal_tmp[5]_carry__2_i_3_n_13 ;
  wire \cal_tmp[5]_carry__2_i_4_n_13 ;
  wire \cal_tmp[5]_carry__2_n_13 ;
  wire \cal_tmp[5]_carry__2_n_14 ;
  wire \cal_tmp[5]_carry__2_n_15 ;
  wire \cal_tmp[5]_carry__2_n_16 ;
  wire \cal_tmp[5]_carry__2_n_17 ;
  wire \cal_tmp[5]_carry__2_n_18 ;
  wire \cal_tmp[5]_carry__2_n_19 ;
  wire \cal_tmp[5]_carry__2_n_20 ;
  wire \cal_tmp[5]_carry__3_i_1_n_13 ;
  wire \cal_tmp[5]_carry__3_i_2_n_13 ;
  wire \cal_tmp[5]_carry__3_i_3_n_13 ;
  wire \cal_tmp[5]_carry__3_i_4_n_13 ;
  wire \cal_tmp[5]_carry__3_n_13 ;
  wire \cal_tmp[5]_carry__3_n_14 ;
  wire \cal_tmp[5]_carry__3_n_15 ;
  wire \cal_tmp[5]_carry__3_n_16 ;
  wire \cal_tmp[5]_carry__3_n_17 ;
  wire \cal_tmp[5]_carry__3_n_18 ;
  wire \cal_tmp[5]_carry__3_n_19 ;
  wire \cal_tmp[5]_carry__3_n_20 ;
  wire \cal_tmp[5]_carry__4_i_1_n_13 ;
  wire \cal_tmp[5]_carry__4_i_2_n_13 ;
  wire \cal_tmp[5]_carry__4_n_15 ;
  wire \cal_tmp[5]_carry__4_n_16 ;
  wire \cal_tmp[5]_carry__4_n_19 ;
  wire \cal_tmp[5]_carry__4_n_20 ;
  wire \cal_tmp[5]_carry_i_1_n_13 ;
  wire \cal_tmp[5]_carry_i_2_n_13 ;
  wire \cal_tmp[5]_carry_i_3_n_13 ;
  wire \cal_tmp[5]_carry_i_4_n_13 ;
  wire \cal_tmp[5]_carry_n_13 ;
  wire \cal_tmp[5]_carry_n_14 ;
  wire \cal_tmp[5]_carry_n_15 ;
  wire \cal_tmp[5]_carry_n_16 ;
  wire \cal_tmp[5]_carry_n_17 ;
  wire \cal_tmp[5]_carry_n_18 ;
  wire \cal_tmp[5]_carry_n_19 ;
  wire \cal_tmp[5]_carry_n_20 ;
  wire [24:24]\cal_tmp[6]_62 ;
  wire \cal_tmp[6]_carry__0_i_1_n_13 ;
  wire \cal_tmp[6]_carry__0_i_2_n_13 ;
  wire \cal_tmp[6]_carry__0_i_3_n_13 ;
  wire \cal_tmp[6]_carry__0_i_4_n_13 ;
  wire \cal_tmp[6]_carry__0_n_13 ;
  wire \cal_tmp[6]_carry__0_n_14 ;
  wire \cal_tmp[6]_carry__0_n_15 ;
  wire \cal_tmp[6]_carry__0_n_16 ;
  wire \cal_tmp[6]_carry__0_n_17 ;
  wire \cal_tmp[6]_carry__0_n_18 ;
  wire \cal_tmp[6]_carry__0_n_19 ;
  wire \cal_tmp[6]_carry__0_n_20 ;
  wire \cal_tmp[6]_carry__1_i_1_n_13 ;
  wire \cal_tmp[6]_carry__1_i_2_n_13 ;
  wire \cal_tmp[6]_carry__1_i_3_n_13 ;
  wire \cal_tmp[6]_carry__1_i_4_n_13 ;
  wire \cal_tmp[6]_carry__1_n_13 ;
  wire \cal_tmp[6]_carry__1_n_14 ;
  wire \cal_tmp[6]_carry__1_n_15 ;
  wire \cal_tmp[6]_carry__1_n_16 ;
  wire \cal_tmp[6]_carry__1_n_17 ;
  wire \cal_tmp[6]_carry__1_n_18 ;
  wire \cal_tmp[6]_carry__1_n_19 ;
  wire \cal_tmp[6]_carry__1_n_20 ;
  wire \cal_tmp[6]_carry__2_i_1_n_13 ;
  wire \cal_tmp[6]_carry__2_i_2_n_13 ;
  wire \cal_tmp[6]_carry__2_i_3_n_13 ;
  wire \cal_tmp[6]_carry__2_i_4_n_13 ;
  wire \cal_tmp[6]_carry__2_n_13 ;
  wire \cal_tmp[6]_carry__2_n_14 ;
  wire \cal_tmp[6]_carry__2_n_15 ;
  wire \cal_tmp[6]_carry__2_n_16 ;
  wire \cal_tmp[6]_carry__2_n_17 ;
  wire \cal_tmp[6]_carry__2_n_18 ;
  wire \cal_tmp[6]_carry__2_n_19 ;
  wire \cal_tmp[6]_carry__2_n_20 ;
  wire \cal_tmp[6]_carry__3_i_1_n_13 ;
  wire \cal_tmp[6]_carry__3_i_2_n_13 ;
  wire \cal_tmp[6]_carry__3_i_3_n_13 ;
  wire \cal_tmp[6]_carry__3_i_4_n_13 ;
  wire \cal_tmp[6]_carry__3_n_13 ;
  wire \cal_tmp[6]_carry__3_n_14 ;
  wire \cal_tmp[6]_carry__3_n_15 ;
  wire \cal_tmp[6]_carry__3_n_16 ;
  wire \cal_tmp[6]_carry__3_n_17 ;
  wire \cal_tmp[6]_carry__3_n_18 ;
  wire \cal_tmp[6]_carry__3_n_19 ;
  wire \cal_tmp[6]_carry__3_n_20 ;
  wire \cal_tmp[6]_carry__4_i_1_n_13 ;
  wire \cal_tmp[6]_carry__4_i_2_n_13 ;
  wire \cal_tmp[6]_carry__4_i_3_n_13 ;
  wire \cal_tmp[6]_carry__4_n_14 ;
  wire \cal_tmp[6]_carry__4_n_15 ;
  wire \cal_tmp[6]_carry__4_n_16 ;
  wire \cal_tmp[6]_carry__4_n_18 ;
  wire \cal_tmp[6]_carry__4_n_19 ;
  wire \cal_tmp[6]_carry__4_n_20 ;
  wire \cal_tmp[6]_carry_i_1_n_13 ;
  wire \cal_tmp[6]_carry_i_2_n_13 ;
  wire \cal_tmp[6]_carry_i_3_n_13 ;
  wire \cal_tmp[6]_carry_i_4_n_13 ;
  wire \cal_tmp[6]_carry_n_13 ;
  wire \cal_tmp[6]_carry_n_14 ;
  wire \cal_tmp[6]_carry_n_15 ;
  wire \cal_tmp[6]_carry_n_16 ;
  wire \cal_tmp[6]_carry_n_17 ;
  wire \cal_tmp[6]_carry_n_18 ;
  wire \cal_tmp[6]_carry_n_19 ;
  wire \cal_tmp[6]_carry_n_20 ;
  wire [24:24]\cal_tmp[7]_48 ;
  wire \cal_tmp[7]_carry__0_i_1_n_13 ;
  wire \cal_tmp[7]_carry__0_i_2_n_13 ;
  wire \cal_tmp[7]_carry__0_i_3_n_13 ;
  wire \cal_tmp[7]_carry__0_i_4_n_13 ;
  wire \cal_tmp[7]_carry__0_n_13 ;
  wire \cal_tmp[7]_carry__0_n_14 ;
  wire \cal_tmp[7]_carry__0_n_15 ;
  wire \cal_tmp[7]_carry__0_n_16 ;
  wire \cal_tmp[7]_carry__0_n_17 ;
  wire \cal_tmp[7]_carry__0_n_18 ;
  wire \cal_tmp[7]_carry__0_n_19 ;
  wire \cal_tmp[7]_carry__0_n_20 ;
  wire \cal_tmp[7]_carry__1_i_1_n_13 ;
  wire \cal_tmp[7]_carry__1_i_2_n_13 ;
  wire \cal_tmp[7]_carry__1_i_3_n_13 ;
  wire \cal_tmp[7]_carry__1_i_4_n_13 ;
  wire \cal_tmp[7]_carry__1_n_13 ;
  wire \cal_tmp[7]_carry__1_n_14 ;
  wire \cal_tmp[7]_carry__1_n_15 ;
  wire \cal_tmp[7]_carry__1_n_16 ;
  wire \cal_tmp[7]_carry__1_n_17 ;
  wire \cal_tmp[7]_carry__1_n_18 ;
  wire \cal_tmp[7]_carry__1_n_19 ;
  wire \cal_tmp[7]_carry__1_n_20 ;
  wire \cal_tmp[7]_carry__2_i_1_n_13 ;
  wire \cal_tmp[7]_carry__2_i_2_n_13 ;
  wire \cal_tmp[7]_carry__2_i_3_n_13 ;
  wire \cal_tmp[7]_carry__2_i_4_n_13 ;
  wire \cal_tmp[7]_carry__2_n_13 ;
  wire \cal_tmp[7]_carry__2_n_14 ;
  wire \cal_tmp[7]_carry__2_n_15 ;
  wire \cal_tmp[7]_carry__2_n_16 ;
  wire \cal_tmp[7]_carry__2_n_17 ;
  wire \cal_tmp[7]_carry__2_n_18 ;
  wire \cal_tmp[7]_carry__2_n_19 ;
  wire \cal_tmp[7]_carry__2_n_20 ;
  wire \cal_tmp[7]_carry__3_i_1_n_13 ;
  wire \cal_tmp[7]_carry__3_i_2_n_13 ;
  wire \cal_tmp[7]_carry__3_i_3_n_13 ;
  wire \cal_tmp[7]_carry__3_i_4_n_13 ;
  wire \cal_tmp[7]_carry__3_n_13 ;
  wire \cal_tmp[7]_carry__3_n_14 ;
  wire \cal_tmp[7]_carry__3_n_15 ;
  wire \cal_tmp[7]_carry__3_n_16 ;
  wire \cal_tmp[7]_carry__3_n_17 ;
  wire \cal_tmp[7]_carry__3_n_18 ;
  wire \cal_tmp[7]_carry__3_n_19 ;
  wire \cal_tmp[7]_carry__3_n_20 ;
  wire \cal_tmp[7]_carry__4_i_1_n_13 ;
  wire \cal_tmp[7]_carry__4_i_2_n_13 ;
  wire \cal_tmp[7]_carry__4_i_3_n_13 ;
  wire \cal_tmp[7]_carry__4_i_4_n_13 ;
  wire \cal_tmp[7]_carry__4_n_13 ;
  wire \cal_tmp[7]_carry__4_n_14 ;
  wire \cal_tmp[7]_carry__4_n_15 ;
  wire \cal_tmp[7]_carry__4_n_16 ;
  wire \cal_tmp[7]_carry__4_n_18 ;
  wire \cal_tmp[7]_carry__4_n_19 ;
  wire \cal_tmp[7]_carry__4_n_20 ;
  wire \cal_tmp[7]_carry_i_1_n_13 ;
  wire \cal_tmp[7]_carry_i_2_n_13 ;
  wire \cal_tmp[7]_carry_i_3_n_13 ;
  wire \cal_tmp[7]_carry_i_4_n_13 ;
  wire \cal_tmp[7]_carry_n_13 ;
  wire \cal_tmp[7]_carry_n_14 ;
  wire \cal_tmp[7]_carry_n_15 ;
  wire \cal_tmp[7]_carry_n_16 ;
  wire \cal_tmp[7]_carry_n_17 ;
  wire \cal_tmp[7]_carry_n_18 ;
  wire \cal_tmp[7]_carry_n_19 ;
  wire \cal_tmp[7]_carry_n_20 ;
  wire [24:24]\cal_tmp[8]_49 ;
  wire \cal_tmp[8]_carry__0_i_1_n_13 ;
  wire \cal_tmp[8]_carry__0_i_2_n_13 ;
  wire \cal_tmp[8]_carry__0_i_3_n_13 ;
  wire \cal_tmp[8]_carry__0_i_4_n_13 ;
  wire \cal_tmp[8]_carry__0_n_13 ;
  wire \cal_tmp[8]_carry__0_n_14 ;
  wire \cal_tmp[8]_carry__0_n_15 ;
  wire \cal_tmp[8]_carry__0_n_16 ;
  wire \cal_tmp[8]_carry__0_n_17 ;
  wire \cal_tmp[8]_carry__0_n_18 ;
  wire \cal_tmp[8]_carry__0_n_19 ;
  wire \cal_tmp[8]_carry__0_n_20 ;
  wire \cal_tmp[8]_carry__1_i_1_n_13 ;
  wire \cal_tmp[8]_carry__1_i_2_n_13 ;
  wire \cal_tmp[8]_carry__1_i_3_n_13 ;
  wire \cal_tmp[8]_carry__1_i_4_n_13 ;
  wire \cal_tmp[8]_carry__1_n_13 ;
  wire \cal_tmp[8]_carry__1_n_14 ;
  wire \cal_tmp[8]_carry__1_n_15 ;
  wire \cal_tmp[8]_carry__1_n_16 ;
  wire \cal_tmp[8]_carry__1_n_17 ;
  wire \cal_tmp[8]_carry__1_n_18 ;
  wire \cal_tmp[8]_carry__1_n_19 ;
  wire \cal_tmp[8]_carry__1_n_20 ;
  wire \cal_tmp[8]_carry__2_i_1_n_13 ;
  wire \cal_tmp[8]_carry__2_i_2_n_13 ;
  wire \cal_tmp[8]_carry__2_i_3_n_13 ;
  wire \cal_tmp[8]_carry__2_i_4_n_13 ;
  wire \cal_tmp[8]_carry__2_n_13 ;
  wire \cal_tmp[8]_carry__2_n_14 ;
  wire \cal_tmp[8]_carry__2_n_15 ;
  wire \cal_tmp[8]_carry__2_n_16 ;
  wire \cal_tmp[8]_carry__2_n_17 ;
  wire \cal_tmp[8]_carry__2_n_18 ;
  wire \cal_tmp[8]_carry__2_n_19 ;
  wire \cal_tmp[8]_carry__2_n_20 ;
  wire \cal_tmp[8]_carry__3_i_1_n_13 ;
  wire \cal_tmp[8]_carry__3_i_2_n_13 ;
  wire \cal_tmp[8]_carry__3_i_3_n_13 ;
  wire \cal_tmp[8]_carry__3_i_4_n_13 ;
  wire \cal_tmp[8]_carry__3_n_13 ;
  wire \cal_tmp[8]_carry__3_n_14 ;
  wire \cal_tmp[8]_carry__3_n_15 ;
  wire \cal_tmp[8]_carry__3_n_16 ;
  wire \cal_tmp[8]_carry__3_n_17 ;
  wire \cal_tmp[8]_carry__3_n_18 ;
  wire \cal_tmp[8]_carry__3_n_19 ;
  wire \cal_tmp[8]_carry__3_n_20 ;
  wire \cal_tmp[8]_carry__4_i_1_n_13 ;
  wire \cal_tmp[8]_carry__4_i_2_n_13 ;
  wire \cal_tmp[8]_carry__4_i_3_n_13 ;
  wire \cal_tmp[8]_carry__4_i_4_n_13 ;
  wire \cal_tmp[8]_carry__4_n_13 ;
  wire \cal_tmp[8]_carry__4_n_14 ;
  wire \cal_tmp[8]_carry__4_n_15 ;
  wire \cal_tmp[8]_carry__4_n_16 ;
  wire \cal_tmp[8]_carry__4_n_18 ;
  wire \cal_tmp[8]_carry__4_n_19 ;
  wire \cal_tmp[8]_carry__4_n_20 ;
  wire \cal_tmp[8]_carry_i_1_n_13 ;
  wire \cal_tmp[8]_carry_i_2_n_13 ;
  wire \cal_tmp[8]_carry_i_3_n_13 ;
  wire \cal_tmp[8]_carry_i_4_n_13 ;
  wire \cal_tmp[8]_carry_n_13 ;
  wire \cal_tmp[8]_carry_n_14 ;
  wire \cal_tmp[8]_carry_n_15 ;
  wire \cal_tmp[8]_carry_n_16 ;
  wire \cal_tmp[8]_carry_n_17 ;
  wire \cal_tmp[8]_carry_n_18 ;
  wire \cal_tmp[8]_carry_n_19 ;
  wire \cal_tmp[8]_carry_n_20 ;
  wire [24:24]\cal_tmp[9]_50 ;
  wire \cal_tmp[9]_carry__0_i_1_n_13 ;
  wire \cal_tmp[9]_carry__0_i_2_n_13 ;
  wire \cal_tmp[9]_carry__0_i_3_n_13 ;
  wire \cal_tmp[9]_carry__0_i_4_n_13 ;
  wire \cal_tmp[9]_carry__0_n_13 ;
  wire \cal_tmp[9]_carry__0_n_14 ;
  wire \cal_tmp[9]_carry__0_n_15 ;
  wire \cal_tmp[9]_carry__0_n_16 ;
  wire \cal_tmp[9]_carry__0_n_17 ;
  wire \cal_tmp[9]_carry__0_n_18 ;
  wire \cal_tmp[9]_carry__0_n_19 ;
  wire \cal_tmp[9]_carry__0_n_20 ;
  wire \cal_tmp[9]_carry__1_i_1_n_13 ;
  wire \cal_tmp[9]_carry__1_i_2_n_13 ;
  wire \cal_tmp[9]_carry__1_i_3_n_13 ;
  wire \cal_tmp[9]_carry__1_i_4_n_13 ;
  wire \cal_tmp[9]_carry__1_n_13 ;
  wire \cal_tmp[9]_carry__1_n_14 ;
  wire \cal_tmp[9]_carry__1_n_15 ;
  wire \cal_tmp[9]_carry__1_n_16 ;
  wire \cal_tmp[9]_carry__1_n_17 ;
  wire \cal_tmp[9]_carry__1_n_18 ;
  wire \cal_tmp[9]_carry__1_n_19 ;
  wire \cal_tmp[9]_carry__1_n_20 ;
  wire \cal_tmp[9]_carry__2_i_1_n_13 ;
  wire \cal_tmp[9]_carry__2_i_2_n_13 ;
  wire \cal_tmp[9]_carry__2_i_3_n_13 ;
  wire \cal_tmp[9]_carry__2_i_4_n_13 ;
  wire \cal_tmp[9]_carry__2_n_13 ;
  wire \cal_tmp[9]_carry__2_n_14 ;
  wire \cal_tmp[9]_carry__2_n_15 ;
  wire \cal_tmp[9]_carry__2_n_16 ;
  wire \cal_tmp[9]_carry__2_n_17 ;
  wire \cal_tmp[9]_carry__2_n_18 ;
  wire \cal_tmp[9]_carry__2_n_19 ;
  wire \cal_tmp[9]_carry__2_n_20 ;
  wire \cal_tmp[9]_carry__3_i_1_n_13 ;
  wire \cal_tmp[9]_carry__3_i_2_n_13 ;
  wire \cal_tmp[9]_carry__3_i_3_n_13 ;
  wire \cal_tmp[9]_carry__3_i_4_n_13 ;
  wire \cal_tmp[9]_carry__3_n_13 ;
  wire \cal_tmp[9]_carry__3_n_14 ;
  wire \cal_tmp[9]_carry__3_n_15 ;
  wire \cal_tmp[9]_carry__3_n_16 ;
  wire \cal_tmp[9]_carry__3_n_17 ;
  wire \cal_tmp[9]_carry__3_n_18 ;
  wire \cal_tmp[9]_carry__3_n_19 ;
  wire \cal_tmp[9]_carry__3_n_20 ;
  wire \cal_tmp[9]_carry__4_i_1_n_13 ;
  wire \cal_tmp[9]_carry__4_i_2_n_13 ;
  wire \cal_tmp[9]_carry__4_i_3_n_13 ;
  wire \cal_tmp[9]_carry__4_i_4_n_13 ;
  wire \cal_tmp[9]_carry__4_n_13 ;
  wire \cal_tmp[9]_carry__4_n_14 ;
  wire \cal_tmp[9]_carry__4_n_15 ;
  wire \cal_tmp[9]_carry__4_n_16 ;
  wire \cal_tmp[9]_carry__4_n_18 ;
  wire \cal_tmp[9]_carry__4_n_19 ;
  wire \cal_tmp[9]_carry__4_n_20 ;
  wire \cal_tmp[9]_carry_i_1_n_13 ;
  wire \cal_tmp[9]_carry_i_2_n_13 ;
  wire \cal_tmp[9]_carry_i_3_n_13 ;
  wire \cal_tmp[9]_carry_i_4_n_13 ;
  wire \cal_tmp[9]_carry_n_13 ;
  wire \cal_tmp[9]_carry_n_14 ;
  wire \cal_tmp[9]_carry_n_15 ;
  wire \cal_tmp[9]_carry_n_16 ;
  wire \cal_tmp[9]_carry_n_17 ;
  wire \cal_tmp[9]_carry_n_18 ;
  wire \cal_tmp[9]_carry_n_19 ;
  wire \cal_tmp[9]_carry_n_20 ;
  wire \dividend_tmp_reg_n_13_[0][22] ;
  wire [14:0]dividend_u;
  wire [15:0]\divisor_tmp_reg[0][16]_0 ;
  wire [16:0]\divisor_tmp_reg[0]_1 ;
  wire \loop[0].dividend_tmp_reg[1][22]_srl2_n_13 ;
  wire \loop[0].dividend_tmp_reg_n_13_[1][23] ;
  wire [16:0]\loop[0].divisor_tmp_reg[1]_2 ;
  wire \loop[0].remd_tmp[1][0]_i_1_n_13 ;
  wire [16:0]\loop[0].remd_tmp_reg[1]_3 ;
  wire \loop[10].dividend_tmp_reg[11][22]_srl12_n_13 ;
  wire \loop[10].dividend_tmp_reg[11][23]__0_n_13 ;
  wire [16:0]\loop[10].divisor_tmp_reg[11]_22 ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][10]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][11]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][12]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][13]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][14]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][15]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][16]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][17]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][18]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][19]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][20]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][21]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][22]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][3]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][4]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][5]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][6]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][7]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][8]_i_1_n_13 ;
  wire \loop[10].remd_tmp[11][9]_i_1_n_13 ;
  wire [22:0]\loop[10].remd_tmp_reg[11]_23 ;
  wire \loop[11].dividend_tmp_reg[12][22]_srl13_n_13 ;
  wire \loop[11].dividend_tmp_reg[12][23]__0_n_13 ;
  wire [16:0]\loop[11].divisor_tmp_reg[12]_24 ;
  wire \loop[11].remd_tmp[12][0]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][10]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][11]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][12]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][13]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][14]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][15]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][16]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][17]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][18]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][19]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][1]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][20]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][21]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][22]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][2]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][3]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][4]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][5]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][6]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][7]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][8]_i_1_n_13 ;
  wire \loop[11].remd_tmp[12][9]_i_1_n_13 ;
  wire [22:0]\loop[11].remd_tmp_reg[12]_25 ;
  wire \loop[12].dividend_tmp_reg[13][22]_srl14_n_13 ;
  wire \loop[12].dividend_tmp_reg[13][23]__0_n_13 ;
  wire [16:0]\loop[12].divisor_tmp_reg[13]_26 ;
  wire \loop[12].remd_tmp[13][0]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][10]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][11]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][12]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][13]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][14]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][15]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][16]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][17]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][18]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][19]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][1]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][20]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][21]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][22]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][2]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][3]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][4]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][5]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][6]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][7]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][8]_i_1_n_13 ;
  wire \loop[12].remd_tmp[13][9]_i_1_n_13 ;
  wire [22:0]\loop[12].remd_tmp_reg[13]_27 ;
  wire \loop[13].dividend_tmp_reg[14][22]_srl15_n_13 ;
  wire \loop[13].dividend_tmp_reg[14][23]__0_n_13 ;
  wire [16:0]\loop[13].divisor_tmp_reg[14]_28 ;
  wire \loop[13].remd_tmp[14][0]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][10]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][11]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][12]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][13]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][14]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][15]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][16]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][17]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][18]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][19]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][1]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][20]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][21]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][22]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][2]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][3]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][4]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][5]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][6]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][7]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][8]_i_1_n_13 ;
  wire \loop[13].remd_tmp[14][9]_i_1_n_13 ;
  wire [22:0]\loop[13].remd_tmp_reg[14]_29 ;
  wire \loop[14].dividend_tmp_reg[15][23]__0_n_13 ;
  wire [16:0]\loop[14].divisor_tmp_reg[15]_30 ;
  wire \loop[14].remd_tmp[15][0]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][10]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][11]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][12]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][13]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][14]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][15]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][16]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][17]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][18]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][19]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][1]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][20]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][21]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][22]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][2]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][3]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][4]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][5]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][6]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][7]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][8]_i_1_n_13 ;
  wire \loop[14].remd_tmp[15][9]_i_1_n_13 ;
  wire [22:0]\loop[14].remd_tmp_reg[15]_31 ;
  wire [16:0]\loop[15].divisor_tmp_reg[16]_32 ;
  wire \loop[15].remd_tmp[16][0]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][10]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][11]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][12]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][13]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][14]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][15]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][16]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][17]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][18]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][19]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][1]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][20]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][21]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][22]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][2]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][3]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][4]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][5]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][6]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][7]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][8]_i_1_n_13 ;
  wire \loop[15].remd_tmp[16][9]_i_1_n_13 ;
  wire [22:0]\loop[15].remd_tmp_reg[16]_33 ;
  wire [16:0]\loop[16].divisor_tmp_reg[17]_34 ;
  wire \loop[16].remd_tmp[17][0]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][10]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][11]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][12]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][13]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][14]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][15]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][16]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][17]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][18]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][19]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][1]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][20]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][21]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][22]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][2]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][3]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][4]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][5]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][6]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][7]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][8]_i_1_n_13 ;
  wire \loop[16].remd_tmp[17][9]_i_1_n_13 ;
  wire [22:0]\loop[16].remd_tmp_reg[17]_35 ;
  wire [16:0]\loop[17].divisor_tmp_reg[18]_36 ;
  wire \loop[17].remd_tmp[18][0]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][10]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][11]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][12]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][13]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][14]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][15]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][16]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][17]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][18]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][19]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][1]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][20]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][21]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][22]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][2]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][3]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][4]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][5]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][6]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][7]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][8]_i_1_n_13 ;
  wire \loop[17].remd_tmp[18][9]_i_1_n_13 ;
  wire [22:0]\loop[17].remd_tmp_reg[18]_37 ;
  wire [16:0]\loop[18].divisor_tmp_reg[19]_38 ;
  wire \loop[18].remd_tmp[19][0]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][10]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][11]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][12]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][13]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][14]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][15]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][16]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][17]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][18]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][19]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][1]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][20]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][21]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][22]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][2]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][3]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][4]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][5]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][6]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][7]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][8]_i_1_n_13 ;
  wire \loop[18].remd_tmp[19][9]_i_1_n_13 ;
  wire [22:0]\loop[18].remd_tmp_reg[19]_39 ;
  wire [16:0]\loop[19].divisor_tmp_reg[20]_40 ;
  wire \loop[19].remd_tmp[20][0]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][10]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][11]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][12]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][13]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][14]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][15]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][16]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][17]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][18]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][19]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][1]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][20]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][21]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][22]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][2]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][3]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][4]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][5]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][6]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][7]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][8]_i_1_n_13 ;
  wire \loop[19].remd_tmp[20][9]_i_1_n_13 ;
  wire [22:0]\loop[19].remd_tmp_reg[20]_41 ;
  wire \loop[1].dividend_tmp_reg[2][22]_srl3_n_13 ;
  wire \loop[1].dividend_tmp_reg[2][23]__0_n_13 ;
  wire [16:0]\loop[1].divisor_tmp_reg[2]_4 ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][10]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][11]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][12]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][13]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][14]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][15]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][16]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][17]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][1]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][2]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][3]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][4]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][5]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][6]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][7]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][8]_i_1_n_13 ;
  wire \loop[1].remd_tmp[2][9]_i_1_n_13 ;
  wire [17:0]\loop[1].remd_tmp_reg[2]_5 ;
  wire [16:0]\loop[20].divisor_tmp_reg[21]_42 ;
  wire \loop[20].remd_tmp[21][0]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][10]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][11]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][12]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][13]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][14]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][15]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][16]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][17]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][18]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][19]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][1]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][20]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][21]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][22]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][2]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][3]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][4]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][5]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][6]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][7]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][8]_i_1_n_13 ;
  wire \loop[20].remd_tmp[21][9]_i_1_n_13 ;
  wire [22:0]\loop[20].remd_tmp_reg[21]_43 ;
  wire [16:0]\loop[21].divisor_tmp_reg[22]_44 ;
  wire \loop[21].remd_tmp[22][0]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][10]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][11]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][12]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][13]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][14]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][15]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][16]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][17]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][18]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][19]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][1]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][20]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][21]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][22]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][2]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][3]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][4]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][5]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][6]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][7]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][8]_i_1_n_13 ;
  wire \loop[21].remd_tmp[22][9]_i_1_n_13 ;
  wire [22:0]\loop[21].remd_tmp_reg[22]_45 ;
  wire \loop[22].dividend_tmp_reg[23][10]_srl11_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][11]_srl12_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][12]_srl13_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][13]_srl14_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][14]_srl15_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][15]_srl16_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][1]_srl2_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][2]_srl3_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][3]_srl4_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][4]_srl5_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][5]_srl6_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][6]_srl7_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][7]_srl8_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][8]_srl9_n_13 ;
  wire \loop[22].dividend_tmp_reg[23][9]_srl10_n_13 ;
  wire \loop[22].dividend_tmp_reg_n_13_[23][0] ;
  wire [16:0]\loop[22].divisor_tmp_reg[23]_46 ;
  wire \loop[22].remd_tmp[23][0]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][10]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][11]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][12]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][13]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][14]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][15]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][16]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][17]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][18]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][19]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][1]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][20]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][21]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][22]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][2]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][3]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][4]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][5]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][6]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][7]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][8]_i_1_n_13 ;
  wire \loop[22].remd_tmp[23][9]_i_1_n_13 ;
  wire [22:0]\loop[22].remd_tmp_reg[23]_47 ;
  wire \loop[22].sign_tmp_reg[23][1]_srl24_n_13 ;
  wire [15:0]\loop[23].dividend_tmp_reg[24][16]__0_0 ;
  wire [0:0]\loop[23].dividend_tmp_reg[24]_0 ;
  wire [1:0]\loop[23].sign_tmp_reg[24][1]__0_0 ;
  wire \loop[2].dividend_tmp_reg[3][22]_srl4_n_13 ;
  wire \loop[2].dividend_tmp_reg[3][23]__0_n_13 ;
  wire [16:0]\loop[2].divisor_tmp_reg[3]_6 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][10]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][11]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][12]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][13]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][14]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][15]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][16]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][17]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][18]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][3]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][4]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][5]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][6]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][7]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][8]_i_1_n_13 ;
  wire \loop[2].remd_tmp[3][9]_i_1_n_13 ;
  wire [18:0]\loop[2].remd_tmp_reg[3]_7 ;
  wire \loop[3].dividend_tmp_reg[4][22]_srl5_n_13 ;
  wire \loop[3].dividend_tmp_reg[4][23]__0_n_13 ;
  wire [16:0]\loop[3].divisor_tmp_reg[4]_8 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][10]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][11]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][12]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][13]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][14]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][15]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][16]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][17]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][18]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][19]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][4]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][5]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][6]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][7]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][8]_i_1_n_13 ;
  wire \loop[3].remd_tmp[4][9]_i_1_n_13 ;
  wire [19:0]\loop[3].remd_tmp_reg[4]_9 ;
  wire \loop[4].dividend_tmp_reg[5][22]_srl6_n_13 ;
  wire \loop[4].dividend_tmp_reg[5][23]__0_n_13 ;
  wire [16:0]\loop[4].divisor_tmp_reg[5]_10 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][10]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][11]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][12]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][13]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][14]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][15]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][16]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][17]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][18]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][19]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][20]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][5]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][6]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][7]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][8]_i_1_n_13 ;
  wire \loop[4].remd_tmp[5][9]_i_1_n_13 ;
  wire [20:0]\loop[4].remd_tmp_reg[5]_11 ;
  wire \loop[5].dividend_tmp_reg[6][22]_srl7_n_13 ;
  wire \loop[5].dividend_tmp_reg[6][23]__0_n_13 ;
  wire [16:0]\loop[5].divisor_tmp_reg[6]_12 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][10]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][11]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][12]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][13]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][14]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][15]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][16]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][17]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][18]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][19]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][20]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][21]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][6]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][7]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][8]_i_1_n_13 ;
  wire \loop[5].remd_tmp[6][9]_i_1_n_13 ;
  wire [21:0]\loop[5].remd_tmp_reg[6]_13 ;
  wire \loop[6].dividend_tmp_reg[7][22]_srl8_n_13 ;
  wire \loop[6].dividend_tmp_reg[7][23]__0_n_13 ;
  wire [16:0]\loop[6].divisor_tmp_reg[7]_14 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][10]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][11]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][12]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][13]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][14]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][15]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][16]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][17]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][18]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][19]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][20]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][21]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][22]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][7]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][8]_i_1_n_13 ;
  wire \loop[6].remd_tmp[7][9]_i_1_n_13 ;
  wire [22:0]\loop[6].remd_tmp_reg[7]_15 ;
  wire \loop[7].dividend_tmp_reg[8][22]_srl9_n_13 ;
  wire \loop[7].dividend_tmp_reg[8][23]__0_n_13 ;
  wire [16:0]\loop[7].divisor_tmp_reg[8]_16 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][10]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][11]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][12]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][13]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][14]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][15]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][16]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][17]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][18]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][19]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][20]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][21]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][22]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][8]_i_1_n_13 ;
  wire \loop[7].remd_tmp[8][9]_i_1_n_13 ;
  wire [22:0]\loop[7].remd_tmp_reg[8]_17 ;
  wire \loop[8].dividend_tmp_reg[9][22]_srl10_n_13 ;
  wire \loop[8].dividend_tmp_reg[9][23]__0_n_13 ;
  wire [16:0]\loop[8].divisor_tmp_reg[9]_18 ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][10]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][11]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][12]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][13]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][14]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][15]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][16]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][17]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][18]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][19]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][20]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][21]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][22]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_13 ;
  wire \loop[8].remd_tmp[9][9]_i_1_n_13 ;
  wire [22:0]\loop[8].remd_tmp_reg[9]_19 ;
  wire \loop[9].dividend_tmp_reg[10][22]_srl11_n_13 ;
  wire \loop[9].dividend_tmp_reg[10][23]__0_n_13 ;
  wire [16:0]\loop[9].divisor_tmp_reg[10]_20 ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][10]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][11]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][12]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][13]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][14]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][15]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][16]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][17]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][18]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][19]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][20]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][21]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][22]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_13 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_13 ;
  wire [22:0]\loop[9].remd_tmp_reg[10]_21 ;
  wire p_0_in;
  wire p_1_in0;
  wire \quot[3]_i_5_n_13 ;
  wire [3:0]\quot_reg[11] ;
  wire \quot_reg[11]_i_1_n_13 ;
  wire \quot_reg[11]_i_1_n_14 ;
  wire \quot_reg[11]_i_1_n_15 ;
  wire \quot_reg[11]_i_1_n_16 ;
  wire [3:0]\quot_reg[15] ;
  wire \quot_reg[15]_i_1_n_13 ;
  wire \quot_reg[15]_i_1_n_14 ;
  wire \quot_reg[15]_i_1_n_15 ;
  wire \quot_reg[15]_i_1_n_16 ;
  wire [0:0]\quot_reg[16] ;
  wire \quot_reg[3]_i_1_n_13 ;
  wire \quot_reg[3]_i_1_n_14 ;
  wire \quot_reg[3]_i_1_n_15 ;
  wire \quot_reg[3]_i_1_n_16 ;
  wire [3:0]\quot_reg[7] ;
  wire \quot_reg[7]_i_1_n_13 ;
  wire \quot_reg[7]_i_1_n_14 ;
  wire \quot_reg[7]_i_1_n_15 ;
  wire \quot_reg[7]_i_1_n_16 ;
  wire [1:1]sign_i;
  wire [3:0]\NLW_cal_tmp[0]_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[0]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[10]_carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[11]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[11]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[11]_carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[12]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[12]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[12]_carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[13]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[13]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[13]_carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[14]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[14]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[14]_carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[15]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[15]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[15]_carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[16]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[16]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[17]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[17]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[18]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[18]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[19]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[19]_carry__4_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[1]_carry__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[1]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[20]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[20]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[21]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[21]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[22]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[22]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[23]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[23]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[23]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[23]_carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[23]_carry__3_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[23]_carry__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[23]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__4_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__4_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__4_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[7]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[8]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[8]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[9]_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[9]_carry__5_O_UNCONNECTED ;
  wire \NLW_loop[22].sign_tmp_reg[23][1]_srl24_Q31_UNCONNECTED ;
  wire [3:0]\NLW_quot_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_quot_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_quot_reg[3]_i_1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[0]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[0]_carry_n_13 ,\cal_tmp[0]_carry_n_14 ,\cal_tmp[0]_carry_n_15 ,\cal_tmp[0]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,p_1_in0}),
        .O({\cal_tmp[0]_carry_n_17 ,\cal_tmp[0]_carry_n_18 ,\cal_tmp[0]_carry_n_19 ,\cal_tmp[0]_carry_n_20 }),
        .S({\cal_tmp[0]_carry_i_1_n_13 ,\cal_tmp[0]_carry_i_2_n_13 ,\cal_tmp[0]_carry_i_3_n_13 ,\cal_tmp[0]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[0]_carry__0 
       (.CI(\cal_tmp[0]_carry_n_13 ),
        .CO({\cal_tmp[0]_carry__0_n_13 ,\cal_tmp[0]_carry__0_n_14 ,\cal_tmp[0]_carry__0_n_15 ,\cal_tmp[0]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry__0_n_17 ,\cal_tmp[0]_carry__0_n_18 ,\cal_tmp[0]_carry__0_n_19 ,\cal_tmp[0]_carry__0_n_20 }),
        .S({\cal_tmp[0]_carry__0_i_1_n_13 ,\cal_tmp[0]_carry__0_i_2_n_13 ,\cal_tmp[0]_carry__0_i_3_n_13 ,\cal_tmp[0]_carry__0_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [7]),
        .O(\cal_tmp[0]_carry__0_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [6]),
        .O(\cal_tmp[0]_carry__0_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [5]),
        .O(\cal_tmp[0]_carry__0_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [4]),
        .O(\cal_tmp[0]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[0]_carry__1 
       (.CI(\cal_tmp[0]_carry__0_n_13 ),
        .CO({\cal_tmp[0]_carry__1_n_13 ,\cal_tmp[0]_carry__1_n_14 ,\cal_tmp[0]_carry__1_n_15 ,\cal_tmp[0]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry__1_n_17 ,\cal_tmp[0]_carry__1_n_18 ,\cal_tmp[0]_carry__1_n_19 ,\cal_tmp[0]_carry__1_n_20 }),
        .S({\cal_tmp[0]_carry__1_i_1_n_13 ,\cal_tmp[0]_carry__1_i_2_n_13 ,\cal_tmp[0]_carry__1_i_3_n_13 ,\cal_tmp[0]_carry__1_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__1_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [11]),
        .O(\cal_tmp[0]_carry__1_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__1_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [10]),
        .O(\cal_tmp[0]_carry__1_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__1_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [9]),
        .O(\cal_tmp[0]_carry__1_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__1_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [8]),
        .O(\cal_tmp[0]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[0]_carry__2 
       (.CI(\cal_tmp[0]_carry__1_n_13 ),
        .CO({\cal_tmp[0]_carry__2_n_13 ,\cal_tmp[0]_carry__2_n_14 ,\cal_tmp[0]_carry__2_n_15 ,\cal_tmp[0]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry__2_n_17 ,\cal_tmp[0]_carry__2_n_18 ,\cal_tmp[0]_carry__2_n_19 ,\cal_tmp[0]_carry__2_n_20 }),
        .S({\cal_tmp[0]_carry__2_i_1_n_13 ,\cal_tmp[0]_carry__2_i_2_n_13 ,\cal_tmp[0]_carry__2_i_3_n_13 ,\cal_tmp[0]_carry__2_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__2_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [15]),
        .O(\cal_tmp[0]_carry__2_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__2_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [14]),
        .O(\cal_tmp[0]_carry__2_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__2_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [13]),
        .O(\cal_tmp[0]_carry__2_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__2_i_4 
       (.I0(\divisor_tmp_reg[0]_1 [12]),
        .O(\cal_tmp[0]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[0]_carry__3 
       (.CI(\cal_tmp[0]_carry__2_n_13 ),
        .CO({\NLW_cal_tmp[0]_carry__3_CO_UNCONNECTED [3:2],\cal_tmp[0]_carry__3_n_15 ,\NLW_cal_tmp[0]_carry__3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[0]_carry__3_O_UNCONNECTED [3:1],\cal_tmp[0]_carry__3_n_20 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[0]_carry__3_i_1_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__3_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [16]),
        .O(\cal_tmp[0]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_1 
       (.I0(\divisor_tmp_reg[0]_1 [3]),
        .O(\cal_tmp[0]_carry_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_2 
       (.I0(\divisor_tmp_reg[0]_1 [2]),
        .O(\cal_tmp[0]_carry_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_3 
       (.I0(\divisor_tmp_reg[0]_1 [1]),
        .O(\cal_tmp[0]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[0]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\divisor_tmp_reg[0]_1 [0]),
        .O(\cal_tmp[0]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_13 ,\cal_tmp[10]_carry_n_14 ,\cal_tmp[10]_carry_n_15 ,\cal_tmp[10]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg[10]_21 [2:0],\loop[9].dividend_tmp_reg[10][23]__0_n_13 }),
        .O({\cal_tmp[10]_carry_n_17 ,\cal_tmp[10]_carry_n_18 ,\cal_tmp[10]_carry_n_19 ,\cal_tmp[10]_carry_n_20 }),
        .S({\cal_tmp[10]_carry_i_1_n_13 ,\cal_tmp[10]_carry_i_2_n_13 ,\cal_tmp[10]_carry_i_3_n_13 ,\cal_tmp[10]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_13 ),
        .CO({\cal_tmp[10]_carry__0_n_13 ,\cal_tmp[10]_carry__0_n_14 ,\cal_tmp[10]_carry__0_n_15 ,\cal_tmp[10]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [6:3]),
        .O({\cal_tmp[10]_carry__0_n_17 ,\cal_tmp[10]_carry__0_n_18 ,\cal_tmp[10]_carry__0_n_19 ,\cal_tmp[10]_carry__0_n_20 }),
        .S({\cal_tmp[10]_carry__0_i_1_n_13 ,\cal_tmp[10]_carry__0_i_2_n_13 ,\cal_tmp[10]_carry__0_i_3_n_13 ,\cal_tmp[10]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [6]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .O(\cal_tmp[10]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [5]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .O(\cal_tmp[10]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [4]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .O(\cal_tmp[10]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [3]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .O(\cal_tmp[10]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_13 ),
        .CO({\cal_tmp[10]_carry__1_n_13 ,\cal_tmp[10]_carry__1_n_14 ,\cal_tmp[10]_carry__1_n_15 ,\cal_tmp[10]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [10:7]),
        .O({\cal_tmp[10]_carry__1_n_17 ,\cal_tmp[10]_carry__1_n_18 ,\cal_tmp[10]_carry__1_n_19 ,\cal_tmp[10]_carry__1_n_20 }),
        .S({\cal_tmp[10]_carry__1_i_1_n_13 ,\cal_tmp[10]_carry__1_i_2_n_13 ,\cal_tmp[10]_carry__1_i_3_n_13 ,\cal_tmp[10]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [10]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [11]),
        .O(\cal_tmp[10]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [9]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [10]),
        .O(\cal_tmp[10]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [8]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [9]),
        .O(\cal_tmp[10]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [7]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [8]),
        .O(\cal_tmp[10]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[10]_carry__2 
       (.CI(\cal_tmp[10]_carry__1_n_13 ),
        .CO({\cal_tmp[10]_carry__2_n_13 ,\cal_tmp[10]_carry__2_n_14 ,\cal_tmp[10]_carry__2_n_15 ,\cal_tmp[10]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [14:11]),
        .O({\cal_tmp[10]_carry__2_n_17 ,\cal_tmp[10]_carry__2_n_18 ,\cal_tmp[10]_carry__2_n_19 ,\cal_tmp[10]_carry__2_n_20 }),
        .S({\cal_tmp[10]_carry__2_i_1_n_13 ,\cal_tmp[10]_carry__2_i_2_n_13 ,\cal_tmp[10]_carry__2_i_3_n_13 ,\cal_tmp[10]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [14]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [15]),
        .O(\cal_tmp[10]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [13]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [14]),
        .O(\cal_tmp[10]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [12]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [13]),
        .O(\cal_tmp[10]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__2_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [11]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [12]),
        .O(\cal_tmp[10]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[10]_carry__3 
       (.CI(\cal_tmp[10]_carry__2_n_13 ),
        .CO({\cal_tmp[10]_carry__3_n_13 ,\cal_tmp[10]_carry__3_n_14 ,\cal_tmp[10]_carry__3_n_15 ,\cal_tmp[10]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [18:15]),
        .O({\cal_tmp[10]_carry__3_n_17 ,\cal_tmp[10]_carry__3_n_18 ,\cal_tmp[10]_carry__3_n_19 ,\cal_tmp[10]_carry__3_n_20 }),
        .S({\cal_tmp[10]_carry__3_i_1_n_13 ,\cal_tmp[10]_carry__3_i_2_n_13 ,\cal_tmp[10]_carry__3_i_3_n_13 ,\cal_tmp[10]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [18]),
        .O(\cal_tmp[10]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [17]),
        .O(\cal_tmp[10]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [16]),
        .O(\cal_tmp[10]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__3_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [15]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [16]),
        .O(\cal_tmp[10]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[10]_carry__4 
       (.CI(\cal_tmp[10]_carry__3_n_13 ),
        .CO({\cal_tmp[10]_carry__4_n_13 ,\cal_tmp[10]_carry__4_n_14 ,\cal_tmp[10]_carry__4_n_15 ,\cal_tmp[10]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_21 [22:19]),
        .O({\NLW_cal_tmp[10]_carry__4_O_UNCONNECTED [3],\cal_tmp[10]_carry__4_n_18 ,\cal_tmp[10]_carry__4_n_19 ,\cal_tmp[10]_carry__4_n_20 }),
        .S({\cal_tmp[10]_carry__4_i_1_n_13 ,\cal_tmp[10]_carry__4_i_2_n_13 ,\cal_tmp[10]_carry__4_i_3_n_13 ,\cal_tmp[10]_carry__4_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__4_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [22]),
        .O(\cal_tmp[10]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__4_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [21]),
        .O(\cal_tmp[10]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__4_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [20]),
        .O(\cal_tmp[10]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__4_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [19]),
        .O(\cal_tmp[10]_carry__4_i_4_n_13 ));
  CARRY4 \cal_tmp[10]_carry__5 
       (.CI(\cal_tmp[10]_carry__4_n_13 ),
        .CO(\NLW_cal_tmp[10]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[10]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[10]_51 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [2]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .O(\cal_tmp[10]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [1]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .O(\cal_tmp[10]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [0]),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .O(\cal_tmp[10]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_4 
       (.I0(\loop[9].dividend_tmp_reg[10][23]__0_n_13 ),
        .I1(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .O(\cal_tmp[10]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[11]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[11]_carry_n_13 ,\cal_tmp[11]_carry_n_14 ,\cal_tmp[11]_carry_n_15 ,\cal_tmp[11]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[10].remd_tmp_reg[11]_23 [2:0],\loop[10].dividend_tmp_reg[11][23]__0_n_13 }),
        .O({\cal_tmp[11]_carry_n_17 ,\cal_tmp[11]_carry_n_18 ,\cal_tmp[11]_carry_n_19 ,\cal_tmp[11]_carry_n_20 }),
        .S({\cal_tmp[11]_carry_i_1_n_13 ,\cal_tmp[11]_carry_i_2_n_13 ,\cal_tmp[11]_carry_i_3_n_13 ,\cal_tmp[11]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[11]_carry__0 
       (.CI(\cal_tmp[11]_carry_n_13 ),
        .CO({\cal_tmp[11]_carry__0_n_13 ,\cal_tmp[11]_carry__0_n_14 ,\cal_tmp[11]_carry__0_n_15 ,\cal_tmp[11]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [6:3]),
        .O({\cal_tmp[11]_carry__0_n_17 ,\cal_tmp[11]_carry__0_n_18 ,\cal_tmp[11]_carry__0_n_19 ,\cal_tmp[11]_carry__0_n_20 }),
        .S({\cal_tmp[11]_carry__0_i_1_n_13 ,\cal_tmp[11]_carry__0_i_2_n_13 ,\cal_tmp[11]_carry__0_i_3_n_13 ,\cal_tmp[11]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [6]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .O(\cal_tmp[11]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [5]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .O(\cal_tmp[11]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [4]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .O(\cal_tmp[11]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [3]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .O(\cal_tmp[11]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[11]_carry__1 
       (.CI(\cal_tmp[11]_carry__0_n_13 ),
        .CO({\cal_tmp[11]_carry__1_n_13 ,\cal_tmp[11]_carry__1_n_14 ,\cal_tmp[11]_carry__1_n_15 ,\cal_tmp[11]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [10:7]),
        .O({\cal_tmp[11]_carry__1_n_17 ,\cal_tmp[11]_carry__1_n_18 ,\cal_tmp[11]_carry__1_n_19 ,\cal_tmp[11]_carry__1_n_20 }),
        .S({\cal_tmp[11]_carry__1_i_1_n_13 ,\cal_tmp[11]_carry__1_i_2_n_13 ,\cal_tmp[11]_carry__1_i_3_n_13 ,\cal_tmp[11]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [10]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [11]),
        .O(\cal_tmp[11]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [9]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [10]),
        .O(\cal_tmp[11]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [8]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [9]),
        .O(\cal_tmp[11]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [7]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [8]),
        .O(\cal_tmp[11]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[11]_carry__2 
       (.CI(\cal_tmp[11]_carry__1_n_13 ),
        .CO({\cal_tmp[11]_carry__2_n_13 ,\cal_tmp[11]_carry__2_n_14 ,\cal_tmp[11]_carry__2_n_15 ,\cal_tmp[11]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [14:11]),
        .O({\cal_tmp[11]_carry__2_n_17 ,\cal_tmp[11]_carry__2_n_18 ,\cal_tmp[11]_carry__2_n_19 ,\cal_tmp[11]_carry__2_n_20 }),
        .S({\cal_tmp[11]_carry__2_i_1_n_13 ,\cal_tmp[11]_carry__2_i_2_n_13 ,\cal_tmp[11]_carry__2_i_3_n_13 ,\cal_tmp[11]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [14]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [15]),
        .O(\cal_tmp[11]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [13]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [14]),
        .O(\cal_tmp[11]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [12]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [13]),
        .O(\cal_tmp[11]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__2_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [11]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [12]),
        .O(\cal_tmp[11]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[11]_carry__3 
       (.CI(\cal_tmp[11]_carry__2_n_13 ),
        .CO({\cal_tmp[11]_carry__3_n_13 ,\cal_tmp[11]_carry__3_n_14 ,\cal_tmp[11]_carry__3_n_15 ,\cal_tmp[11]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [18:15]),
        .O({\cal_tmp[11]_carry__3_n_17 ,\cal_tmp[11]_carry__3_n_18 ,\cal_tmp[11]_carry__3_n_19 ,\cal_tmp[11]_carry__3_n_20 }),
        .S({\cal_tmp[11]_carry__3_i_1_n_13 ,\cal_tmp[11]_carry__3_i_2_n_13 ,\cal_tmp[11]_carry__3_i_3_n_13 ,\cal_tmp[11]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [18]),
        .O(\cal_tmp[11]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [17]),
        .O(\cal_tmp[11]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [16]),
        .O(\cal_tmp[11]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__3_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [15]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [16]),
        .O(\cal_tmp[11]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[11]_carry__4 
       (.CI(\cal_tmp[11]_carry__3_n_13 ),
        .CO({\cal_tmp[11]_carry__4_n_13 ,\cal_tmp[11]_carry__4_n_14 ,\cal_tmp[11]_carry__4_n_15 ,\cal_tmp[11]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_23 [22:19]),
        .O({\NLW_cal_tmp[11]_carry__4_O_UNCONNECTED [3],\cal_tmp[11]_carry__4_n_18 ,\cal_tmp[11]_carry__4_n_19 ,\cal_tmp[11]_carry__4_n_20 }),
        .S({\cal_tmp[11]_carry__4_i_1_n_13 ,\cal_tmp[11]_carry__4_i_2_n_13 ,\cal_tmp[11]_carry__4_i_3_n_13 ,\cal_tmp[11]_carry__4_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__4_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [22]),
        .O(\cal_tmp[11]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__4_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [21]),
        .O(\cal_tmp[11]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__4_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [20]),
        .O(\cal_tmp[11]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__4_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [19]),
        .O(\cal_tmp[11]_carry__4_i_4_n_13 ));
  CARRY4 \cal_tmp[11]_carry__5 
       (.CI(\cal_tmp[11]_carry__4_n_13 ),
        .CO(\NLW_cal_tmp[11]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[11]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[11]_52 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [2]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .O(\cal_tmp[11]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [1]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .O(\cal_tmp[11]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [0]),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .O(\cal_tmp[11]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_4 
       (.I0(\loop[10].dividend_tmp_reg[11][23]__0_n_13 ),
        .I1(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .O(\cal_tmp[11]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[12]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[12]_carry_n_13 ,\cal_tmp[12]_carry_n_14 ,\cal_tmp[12]_carry_n_15 ,\cal_tmp[12]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[11].remd_tmp_reg[12]_25 [2:0],\loop[11].dividend_tmp_reg[12][23]__0_n_13 }),
        .O({\cal_tmp[12]_carry_n_17 ,\cal_tmp[12]_carry_n_18 ,\cal_tmp[12]_carry_n_19 ,\cal_tmp[12]_carry_n_20 }),
        .S({\cal_tmp[12]_carry_i_1_n_13 ,\cal_tmp[12]_carry_i_2_n_13 ,\cal_tmp[12]_carry_i_3_n_13 ,\cal_tmp[12]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[12]_carry__0 
       (.CI(\cal_tmp[12]_carry_n_13 ),
        .CO({\cal_tmp[12]_carry__0_n_13 ,\cal_tmp[12]_carry__0_n_14 ,\cal_tmp[12]_carry__0_n_15 ,\cal_tmp[12]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [6:3]),
        .O({\cal_tmp[12]_carry__0_n_17 ,\cal_tmp[12]_carry__0_n_18 ,\cal_tmp[12]_carry__0_n_19 ,\cal_tmp[12]_carry__0_n_20 }),
        .S({\cal_tmp[12]_carry__0_i_1_n_13 ,\cal_tmp[12]_carry__0_i_2_n_13 ,\cal_tmp[12]_carry__0_i_3_n_13 ,\cal_tmp[12]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [6]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .O(\cal_tmp[12]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [5]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .O(\cal_tmp[12]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [4]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .O(\cal_tmp[12]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [3]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .O(\cal_tmp[12]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[12]_carry__1 
       (.CI(\cal_tmp[12]_carry__0_n_13 ),
        .CO({\cal_tmp[12]_carry__1_n_13 ,\cal_tmp[12]_carry__1_n_14 ,\cal_tmp[12]_carry__1_n_15 ,\cal_tmp[12]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [10:7]),
        .O({\cal_tmp[12]_carry__1_n_17 ,\cal_tmp[12]_carry__1_n_18 ,\cal_tmp[12]_carry__1_n_19 ,\cal_tmp[12]_carry__1_n_20 }),
        .S({\cal_tmp[12]_carry__1_i_1_n_13 ,\cal_tmp[12]_carry__1_i_2_n_13 ,\cal_tmp[12]_carry__1_i_3_n_13 ,\cal_tmp[12]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [10]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [11]),
        .O(\cal_tmp[12]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [9]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [10]),
        .O(\cal_tmp[12]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [8]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [9]),
        .O(\cal_tmp[12]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [7]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [8]),
        .O(\cal_tmp[12]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[12]_carry__2 
       (.CI(\cal_tmp[12]_carry__1_n_13 ),
        .CO({\cal_tmp[12]_carry__2_n_13 ,\cal_tmp[12]_carry__2_n_14 ,\cal_tmp[12]_carry__2_n_15 ,\cal_tmp[12]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [14:11]),
        .O({\cal_tmp[12]_carry__2_n_17 ,\cal_tmp[12]_carry__2_n_18 ,\cal_tmp[12]_carry__2_n_19 ,\cal_tmp[12]_carry__2_n_20 }),
        .S({\cal_tmp[12]_carry__2_i_1_n_13 ,\cal_tmp[12]_carry__2_i_2_n_13 ,\cal_tmp[12]_carry__2_i_3_n_13 ,\cal_tmp[12]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [14]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [15]),
        .O(\cal_tmp[12]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [13]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [14]),
        .O(\cal_tmp[12]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [12]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [13]),
        .O(\cal_tmp[12]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__2_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [11]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [12]),
        .O(\cal_tmp[12]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[12]_carry__3 
       (.CI(\cal_tmp[12]_carry__2_n_13 ),
        .CO({\cal_tmp[12]_carry__3_n_13 ,\cal_tmp[12]_carry__3_n_14 ,\cal_tmp[12]_carry__3_n_15 ,\cal_tmp[12]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [18:15]),
        .O({\cal_tmp[12]_carry__3_n_17 ,\cal_tmp[12]_carry__3_n_18 ,\cal_tmp[12]_carry__3_n_19 ,\cal_tmp[12]_carry__3_n_20 }),
        .S({\cal_tmp[12]_carry__3_i_1_n_13 ,\cal_tmp[12]_carry__3_i_2_n_13 ,\cal_tmp[12]_carry__3_i_3_n_13 ,\cal_tmp[12]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [18]),
        .O(\cal_tmp[12]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [17]),
        .O(\cal_tmp[12]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [16]),
        .O(\cal_tmp[12]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__3_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [15]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [16]),
        .O(\cal_tmp[12]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[12]_carry__4 
       (.CI(\cal_tmp[12]_carry__3_n_13 ),
        .CO({\cal_tmp[12]_carry__4_n_13 ,\cal_tmp[12]_carry__4_n_14 ,\cal_tmp[12]_carry__4_n_15 ,\cal_tmp[12]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_25 [22:19]),
        .O({\NLW_cal_tmp[12]_carry__4_O_UNCONNECTED [3],\cal_tmp[12]_carry__4_n_18 ,\cal_tmp[12]_carry__4_n_19 ,\cal_tmp[12]_carry__4_n_20 }),
        .S({\cal_tmp[12]_carry__4_i_1_n_13 ,\cal_tmp[12]_carry__4_i_2_n_13 ,\cal_tmp[12]_carry__4_i_3_n_13 ,\cal_tmp[12]_carry__4_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__4_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [22]),
        .O(\cal_tmp[12]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__4_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [21]),
        .O(\cal_tmp[12]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__4_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [20]),
        .O(\cal_tmp[12]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__4_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [19]),
        .O(\cal_tmp[12]_carry__4_i_4_n_13 ));
  CARRY4 \cal_tmp[12]_carry__5 
       (.CI(\cal_tmp[12]_carry__4_n_13 ),
        .CO(\NLW_cal_tmp[12]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[12]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[12]_53 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [2]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .O(\cal_tmp[12]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [1]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .O(\cal_tmp[12]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [0]),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .O(\cal_tmp[12]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_4 
       (.I0(\loop[11].dividend_tmp_reg[12][23]__0_n_13 ),
        .I1(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .O(\cal_tmp[12]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[13]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[13]_carry_n_13 ,\cal_tmp[13]_carry_n_14 ,\cal_tmp[13]_carry_n_15 ,\cal_tmp[13]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[12].remd_tmp_reg[13]_27 [2:0],\loop[12].dividend_tmp_reg[13][23]__0_n_13 }),
        .O({\cal_tmp[13]_carry_n_17 ,\cal_tmp[13]_carry_n_18 ,\cal_tmp[13]_carry_n_19 ,\cal_tmp[13]_carry_n_20 }),
        .S({\cal_tmp[13]_carry_i_1_n_13 ,\cal_tmp[13]_carry_i_2_n_13 ,\cal_tmp[13]_carry_i_3_n_13 ,\cal_tmp[13]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[13]_carry__0 
       (.CI(\cal_tmp[13]_carry_n_13 ),
        .CO({\cal_tmp[13]_carry__0_n_13 ,\cal_tmp[13]_carry__0_n_14 ,\cal_tmp[13]_carry__0_n_15 ,\cal_tmp[13]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [6:3]),
        .O({\cal_tmp[13]_carry__0_n_17 ,\cal_tmp[13]_carry__0_n_18 ,\cal_tmp[13]_carry__0_n_19 ,\cal_tmp[13]_carry__0_n_20 }),
        .S({\cal_tmp[13]_carry__0_i_1_n_13 ,\cal_tmp[13]_carry__0_i_2_n_13 ,\cal_tmp[13]_carry__0_i_3_n_13 ,\cal_tmp[13]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [6]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .O(\cal_tmp[13]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [5]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .O(\cal_tmp[13]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [4]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .O(\cal_tmp[13]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [3]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .O(\cal_tmp[13]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[13]_carry__1 
       (.CI(\cal_tmp[13]_carry__0_n_13 ),
        .CO({\cal_tmp[13]_carry__1_n_13 ,\cal_tmp[13]_carry__1_n_14 ,\cal_tmp[13]_carry__1_n_15 ,\cal_tmp[13]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [10:7]),
        .O({\cal_tmp[13]_carry__1_n_17 ,\cal_tmp[13]_carry__1_n_18 ,\cal_tmp[13]_carry__1_n_19 ,\cal_tmp[13]_carry__1_n_20 }),
        .S({\cal_tmp[13]_carry__1_i_1_n_13 ,\cal_tmp[13]_carry__1_i_2_n_13 ,\cal_tmp[13]_carry__1_i_3_n_13 ,\cal_tmp[13]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [10]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [11]),
        .O(\cal_tmp[13]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [9]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [10]),
        .O(\cal_tmp[13]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [8]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [9]),
        .O(\cal_tmp[13]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [7]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [8]),
        .O(\cal_tmp[13]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[13]_carry__2 
       (.CI(\cal_tmp[13]_carry__1_n_13 ),
        .CO({\cal_tmp[13]_carry__2_n_13 ,\cal_tmp[13]_carry__2_n_14 ,\cal_tmp[13]_carry__2_n_15 ,\cal_tmp[13]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [14:11]),
        .O({\cal_tmp[13]_carry__2_n_17 ,\cal_tmp[13]_carry__2_n_18 ,\cal_tmp[13]_carry__2_n_19 ,\cal_tmp[13]_carry__2_n_20 }),
        .S({\cal_tmp[13]_carry__2_i_1_n_13 ,\cal_tmp[13]_carry__2_i_2_n_13 ,\cal_tmp[13]_carry__2_i_3_n_13 ,\cal_tmp[13]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [14]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [15]),
        .O(\cal_tmp[13]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [13]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [14]),
        .O(\cal_tmp[13]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [12]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [13]),
        .O(\cal_tmp[13]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__2_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [11]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [12]),
        .O(\cal_tmp[13]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[13]_carry__3 
       (.CI(\cal_tmp[13]_carry__2_n_13 ),
        .CO({\cal_tmp[13]_carry__3_n_13 ,\cal_tmp[13]_carry__3_n_14 ,\cal_tmp[13]_carry__3_n_15 ,\cal_tmp[13]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [18:15]),
        .O({\cal_tmp[13]_carry__3_n_17 ,\cal_tmp[13]_carry__3_n_18 ,\cal_tmp[13]_carry__3_n_19 ,\cal_tmp[13]_carry__3_n_20 }),
        .S({\cal_tmp[13]_carry__3_i_1_n_13 ,\cal_tmp[13]_carry__3_i_2_n_13 ,\cal_tmp[13]_carry__3_i_3_n_13 ,\cal_tmp[13]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [18]),
        .O(\cal_tmp[13]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [17]),
        .O(\cal_tmp[13]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [16]),
        .O(\cal_tmp[13]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__3_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [15]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [16]),
        .O(\cal_tmp[13]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[13]_carry__4 
       (.CI(\cal_tmp[13]_carry__3_n_13 ),
        .CO({\cal_tmp[13]_carry__4_n_13 ,\cal_tmp[13]_carry__4_n_14 ,\cal_tmp[13]_carry__4_n_15 ,\cal_tmp[13]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_27 [22:19]),
        .O({\NLW_cal_tmp[13]_carry__4_O_UNCONNECTED [3],\cal_tmp[13]_carry__4_n_18 ,\cal_tmp[13]_carry__4_n_19 ,\cal_tmp[13]_carry__4_n_20 }),
        .S({\cal_tmp[13]_carry__4_i_1_n_13 ,\cal_tmp[13]_carry__4_i_2_n_13 ,\cal_tmp[13]_carry__4_i_3_n_13 ,\cal_tmp[13]_carry__4_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__4_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [22]),
        .O(\cal_tmp[13]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__4_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [21]),
        .O(\cal_tmp[13]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__4_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [20]),
        .O(\cal_tmp[13]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__4_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [19]),
        .O(\cal_tmp[13]_carry__4_i_4_n_13 ));
  CARRY4 \cal_tmp[13]_carry__5 
       (.CI(\cal_tmp[13]_carry__4_n_13 ),
        .CO(\NLW_cal_tmp[13]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[13]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[13]_54 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [2]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .O(\cal_tmp[13]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [1]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .O(\cal_tmp[13]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [0]),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .O(\cal_tmp[13]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_4 
       (.I0(\loop[12].dividend_tmp_reg[13][23]__0_n_13 ),
        .I1(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .O(\cal_tmp[13]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[14]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[14]_carry_n_13 ,\cal_tmp[14]_carry_n_14 ,\cal_tmp[14]_carry_n_15 ,\cal_tmp[14]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[13].remd_tmp_reg[14]_29 [2:0],\loop[13].dividend_tmp_reg[14][23]__0_n_13 }),
        .O({\cal_tmp[14]_carry_n_17 ,\cal_tmp[14]_carry_n_18 ,\cal_tmp[14]_carry_n_19 ,\cal_tmp[14]_carry_n_20 }),
        .S({\cal_tmp[14]_carry_i_1_n_13 ,\cal_tmp[14]_carry_i_2_n_13 ,\cal_tmp[14]_carry_i_3_n_13 ,\cal_tmp[14]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[14]_carry__0 
       (.CI(\cal_tmp[14]_carry_n_13 ),
        .CO({\cal_tmp[14]_carry__0_n_13 ,\cal_tmp[14]_carry__0_n_14 ,\cal_tmp[14]_carry__0_n_15 ,\cal_tmp[14]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [6:3]),
        .O({\cal_tmp[14]_carry__0_n_17 ,\cal_tmp[14]_carry__0_n_18 ,\cal_tmp[14]_carry__0_n_19 ,\cal_tmp[14]_carry__0_n_20 }),
        .S({\cal_tmp[14]_carry__0_i_1_n_13 ,\cal_tmp[14]_carry__0_i_2_n_13 ,\cal_tmp[14]_carry__0_i_3_n_13 ,\cal_tmp[14]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [6]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .O(\cal_tmp[14]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [5]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .O(\cal_tmp[14]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [4]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .O(\cal_tmp[14]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [3]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .O(\cal_tmp[14]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[14]_carry__1 
       (.CI(\cal_tmp[14]_carry__0_n_13 ),
        .CO({\cal_tmp[14]_carry__1_n_13 ,\cal_tmp[14]_carry__1_n_14 ,\cal_tmp[14]_carry__1_n_15 ,\cal_tmp[14]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [10:7]),
        .O({\cal_tmp[14]_carry__1_n_17 ,\cal_tmp[14]_carry__1_n_18 ,\cal_tmp[14]_carry__1_n_19 ,\cal_tmp[14]_carry__1_n_20 }),
        .S({\cal_tmp[14]_carry__1_i_1_n_13 ,\cal_tmp[14]_carry__1_i_2_n_13 ,\cal_tmp[14]_carry__1_i_3_n_13 ,\cal_tmp[14]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [10]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [11]),
        .O(\cal_tmp[14]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [9]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [10]),
        .O(\cal_tmp[14]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [8]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [9]),
        .O(\cal_tmp[14]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [7]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [8]),
        .O(\cal_tmp[14]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[14]_carry__2 
       (.CI(\cal_tmp[14]_carry__1_n_13 ),
        .CO({\cal_tmp[14]_carry__2_n_13 ,\cal_tmp[14]_carry__2_n_14 ,\cal_tmp[14]_carry__2_n_15 ,\cal_tmp[14]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [14:11]),
        .O({\cal_tmp[14]_carry__2_n_17 ,\cal_tmp[14]_carry__2_n_18 ,\cal_tmp[14]_carry__2_n_19 ,\cal_tmp[14]_carry__2_n_20 }),
        .S({\cal_tmp[14]_carry__2_i_1_n_13 ,\cal_tmp[14]_carry__2_i_2_n_13 ,\cal_tmp[14]_carry__2_i_3_n_13 ,\cal_tmp[14]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [14]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [15]),
        .O(\cal_tmp[14]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [13]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [14]),
        .O(\cal_tmp[14]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [12]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [13]),
        .O(\cal_tmp[14]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__2_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [11]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [12]),
        .O(\cal_tmp[14]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[14]_carry__3 
       (.CI(\cal_tmp[14]_carry__2_n_13 ),
        .CO({\cal_tmp[14]_carry__3_n_13 ,\cal_tmp[14]_carry__3_n_14 ,\cal_tmp[14]_carry__3_n_15 ,\cal_tmp[14]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [18:15]),
        .O({\cal_tmp[14]_carry__3_n_17 ,\cal_tmp[14]_carry__3_n_18 ,\cal_tmp[14]_carry__3_n_19 ,\cal_tmp[14]_carry__3_n_20 }),
        .S({\cal_tmp[14]_carry__3_i_1_n_13 ,\cal_tmp[14]_carry__3_i_2_n_13 ,\cal_tmp[14]_carry__3_i_3_n_13 ,\cal_tmp[14]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [18]),
        .O(\cal_tmp[14]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [17]),
        .O(\cal_tmp[14]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [16]),
        .O(\cal_tmp[14]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__3_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [15]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [16]),
        .O(\cal_tmp[14]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[14]_carry__4 
       (.CI(\cal_tmp[14]_carry__3_n_13 ),
        .CO({\cal_tmp[14]_carry__4_n_13 ,\cal_tmp[14]_carry__4_n_14 ,\cal_tmp[14]_carry__4_n_15 ,\cal_tmp[14]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_29 [22:19]),
        .O({\NLW_cal_tmp[14]_carry__4_O_UNCONNECTED [3],\cal_tmp[14]_carry__4_n_18 ,\cal_tmp[14]_carry__4_n_19 ,\cal_tmp[14]_carry__4_n_20 }),
        .S({\cal_tmp[14]_carry__4_i_1_n_13 ,\cal_tmp[14]_carry__4_i_2_n_13 ,\cal_tmp[14]_carry__4_i_3_n_13 ,\cal_tmp[14]_carry__4_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [22]),
        .O(\cal_tmp[14]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [21]),
        .O(\cal_tmp[14]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [20]),
        .O(\cal_tmp[14]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__4_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [19]),
        .O(\cal_tmp[14]_carry__4_i_4_n_13 ));
  CARRY4 \cal_tmp[14]_carry__5 
       (.CI(\cal_tmp[14]_carry__4_n_13 ),
        .CO(\NLW_cal_tmp[14]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[14]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[14]_55 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [2]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .O(\cal_tmp[14]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [1]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .O(\cal_tmp[14]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [0]),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .O(\cal_tmp[14]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_4 
       (.I0(\loop[13].dividend_tmp_reg[14][23]__0_n_13 ),
        .I1(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .O(\cal_tmp[14]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[15]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[15]_carry_n_13 ,\cal_tmp[15]_carry_n_14 ,\cal_tmp[15]_carry_n_15 ,\cal_tmp[15]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[14].remd_tmp_reg[15]_31 [2:0],\loop[14].dividend_tmp_reg[15][23]__0_n_13 }),
        .O({\cal_tmp[15]_carry_n_17 ,\cal_tmp[15]_carry_n_18 ,\cal_tmp[15]_carry_n_19 ,\cal_tmp[15]_carry_n_20 }),
        .S({\cal_tmp[15]_carry_i_1_n_13 ,\cal_tmp[15]_carry_i_2_n_13 ,\cal_tmp[15]_carry_i_3_n_13 ,\cal_tmp[15]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[15]_carry__0 
       (.CI(\cal_tmp[15]_carry_n_13 ),
        .CO({\cal_tmp[15]_carry__0_n_13 ,\cal_tmp[15]_carry__0_n_14 ,\cal_tmp[15]_carry__0_n_15 ,\cal_tmp[15]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [6:3]),
        .O({\cal_tmp[15]_carry__0_n_17 ,\cal_tmp[15]_carry__0_n_18 ,\cal_tmp[15]_carry__0_n_19 ,\cal_tmp[15]_carry__0_n_20 }),
        .S({\cal_tmp[15]_carry__0_i_1_n_13 ,\cal_tmp[15]_carry__0_i_2_n_13 ,\cal_tmp[15]_carry__0_i_3_n_13 ,\cal_tmp[15]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [6]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .O(\cal_tmp[15]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [5]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .O(\cal_tmp[15]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [4]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .O(\cal_tmp[15]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [3]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .O(\cal_tmp[15]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[15]_carry__1 
       (.CI(\cal_tmp[15]_carry__0_n_13 ),
        .CO({\cal_tmp[15]_carry__1_n_13 ,\cal_tmp[15]_carry__1_n_14 ,\cal_tmp[15]_carry__1_n_15 ,\cal_tmp[15]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [10:7]),
        .O({\cal_tmp[15]_carry__1_n_17 ,\cal_tmp[15]_carry__1_n_18 ,\cal_tmp[15]_carry__1_n_19 ,\cal_tmp[15]_carry__1_n_20 }),
        .S({\cal_tmp[15]_carry__1_i_1_n_13 ,\cal_tmp[15]_carry__1_i_2_n_13 ,\cal_tmp[15]_carry__1_i_3_n_13 ,\cal_tmp[15]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [10]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [11]),
        .O(\cal_tmp[15]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [9]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [10]),
        .O(\cal_tmp[15]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [8]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [9]),
        .O(\cal_tmp[15]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [7]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [8]),
        .O(\cal_tmp[15]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[15]_carry__2 
       (.CI(\cal_tmp[15]_carry__1_n_13 ),
        .CO({\cal_tmp[15]_carry__2_n_13 ,\cal_tmp[15]_carry__2_n_14 ,\cal_tmp[15]_carry__2_n_15 ,\cal_tmp[15]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [14:11]),
        .O({\cal_tmp[15]_carry__2_n_17 ,\cal_tmp[15]_carry__2_n_18 ,\cal_tmp[15]_carry__2_n_19 ,\cal_tmp[15]_carry__2_n_20 }),
        .S({\cal_tmp[15]_carry__2_i_1_n_13 ,\cal_tmp[15]_carry__2_i_2_n_13 ,\cal_tmp[15]_carry__2_i_3_n_13 ,\cal_tmp[15]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [14]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [15]),
        .O(\cal_tmp[15]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [13]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [14]),
        .O(\cal_tmp[15]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [12]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [13]),
        .O(\cal_tmp[15]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__2_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [11]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [12]),
        .O(\cal_tmp[15]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[15]_carry__3 
       (.CI(\cal_tmp[15]_carry__2_n_13 ),
        .CO({\cal_tmp[15]_carry__3_n_13 ,\cal_tmp[15]_carry__3_n_14 ,\cal_tmp[15]_carry__3_n_15 ,\cal_tmp[15]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [18:15]),
        .O({\cal_tmp[15]_carry__3_n_17 ,\cal_tmp[15]_carry__3_n_18 ,\cal_tmp[15]_carry__3_n_19 ,\cal_tmp[15]_carry__3_n_20 }),
        .S({\cal_tmp[15]_carry__3_i_1_n_13 ,\cal_tmp[15]_carry__3_i_2_n_13 ,\cal_tmp[15]_carry__3_i_3_n_13 ,\cal_tmp[15]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [18]),
        .O(\cal_tmp[15]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [17]),
        .O(\cal_tmp[15]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [16]),
        .O(\cal_tmp[15]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__3_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [15]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [16]),
        .O(\cal_tmp[15]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[15]_carry__4 
       (.CI(\cal_tmp[15]_carry__3_n_13 ),
        .CO({\cal_tmp[15]_carry__4_n_13 ,\cal_tmp[15]_carry__4_n_14 ,\cal_tmp[15]_carry__4_n_15 ,\cal_tmp[15]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_31 [22:19]),
        .O({\NLW_cal_tmp[15]_carry__4_O_UNCONNECTED [3],\cal_tmp[15]_carry__4_n_18 ,\cal_tmp[15]_carry__4_n_19 ,\cal_tmp[15]_carry__4_n_20 }),
        .S({\cal_tmp[15]_carry__4_i_1_n_13 ,\cal_tmp[15]_carry__4_i_2_n_13 ,\cal_tmp[15]_carry__4_i_3_n_13 ,\cal_tmp[15]_carry__4_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [22]),
        .O(\cal_tmp[15]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [21]),
        .O(\cal_tmp[15]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [20]),
        .O(\cal_tmp[15]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__4_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [19]),
        .O(\cal_tmp[15]_carry__4_i_4_n_13 ));
  CARRY4 \cal_tmp[15]_carry__5 
       (.CI(\cal_tmp[15]_carry__4_n_13 ),
        .CO(\NLW_cal_tmp[15]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[15]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[15]_56 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [2]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .O(\cal_tmp[15]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [1]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .O(\cal_tmp[15]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [0]),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .O(\cal_tmp[15]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_4 
       (.I0(\loop[14].dividend_tmp_reg[15][23]__0_n_13 ),
        .I1(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .O(\cal_tmp[15]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[16]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[16]_carry_n_13 ,\cal_tmp[16]_carry_n_14 ,\cal_tmp[16]_carry_n_15 ,\cal_tmp[16]_carry_n_16 }),
        .CYINIT(\cal_tmp[16]_carry_i_1_n_13 ),
        .DI(\loop[15].remd_tmp_reg[16]_33 [3:0]),
        .O({\cal_tmp[16]_carry_n_17 ,\cal_tmp[16]_carry_n_18 ,\cal_tmp[16]_carry_n_19 ,\cal_tmp[16]_carry_n_20 }),
        .S({\cal_tmp[16]_carry_i_2_n_13 ,\cal_tmp[16]_carry_i_3_n_13 ,\cal_tmp[16]_carry_i_4_n_13 ,\cal_tmp[16]_carry_i_5_n_13 }));
  CARRY4 \cal_tmp[16]_carry__0 
       (.CI(\cal_tmp[16]_carry_n_13 ),
        .CO({\cal_tmp[16]_carry__0_n_13 ,\cal_tmp[16]_carry__0_n_14 ,\cal_tmp[16]_carry__0_n_15 ,\cal_tmp[16]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [7:4]),
        .O({\cal_tmp[16]_carry__0_n_17 ,\cal_tmp[16]_carry__0_n_18 ,\cal_tmp[16]_carry__0_n_19 ,\cal_tmp[16]_carry__0_n_20 }),
        .S({\cal_tmp[16]_carry__0_i_1_n_13 ,\cal_tmp[16]_carry__0_i_2_n_13 ,\cal_tmp[16]_carry__0_i_3_n_13 ,\cal_tmp[16]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [7]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [8]),
        .O(\cal_tmp[16]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [6]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .O(\cal_tmp[16]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [5]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .O(\cal_tmp[16]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [4]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .O(\cal_tmp[16]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[16]_carry__1 
       (.CI(\cal_tmp[16]_carry__0_n_13 ),
        .CO({\cal_tmp[16]_carry__1_n_13 ,\cal_tmp[16]_carry__1_n_14 ,\cal_tmp[16]_carry__1_n_15 ,\cal_tmp[16]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [11:8]),
        .O({\cal_tmp[16]_carry__1_n_17 ,\cal_tmp[16]_carry__1_n_18 ,\cal_tmp[16]_carry__1_n_19 ,\cal_tmp[16]_carry__1_n_20 }),
        .S({\cal_tmp[16]_carry__1_i_1_n_13 ,\cal_tmp[16]_carry__1_i_2_n_13 ,\cal_tmp[16]_carry__1_i_3_n_13 ,\cal_tmp[16]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [11]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [12]),
        .O(\cal_tmp[16]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [10]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [11]),
        .O(\cal_tmp[16]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [9]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [10]),
        .O(\cal_tmp[16]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [8]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [9]),
        .O(\cal_tmp[16]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[16]_carry__2 
       (.CI(\cal_tmp[16]_carry__1_n_13 ),
        .CO({\cal_tmp[16]_carry__2_n_13 ,\cal_tmp[16]_carry__2_n_14 ,\cal_tmp[16]_carry__2_n_15 ,\cal_tmp[16]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [15:12]),
        .O({\cal_tmp[16]_carry__2_n_17 ,\cal_tmp[16]_carry__2_n_18 ,\cal_tmp[16]_carry__2_n_19 ,\cal_tmp[16]_carry__2_n_20 }),
        .S({\cal_tmp[16]_carry__2_i_1_n_13 ,\cal_tmp[16]_carry__2_i_2_n_13 ,\cal_tmp[16]_carry__2_i_3_n_13 ,\cal_tmp[16]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [15]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [16]),
        .O(\cal_tmp[16]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [14]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [15]),
        .O(\cal_tmp[16]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [13]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [14]),
        .O(\cal_tmp[16]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__2_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [12]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [13]),
        .O(\cal_tmp[16]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[16]_carry__3 
       (.CI(\cal_tmp[16]_carry__2_n_13 ),
        .CO({\cal_tmp[16]_carry__3_n_13 ,\cal_tmp[16]_carry__3_n_14 ,\cal_tmp[16]_carry__3_n_15 ,\cal_tmp[16]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_33 [19:16]),
        .O({\cal_tmp[16]_carry__3_n_17 ,\cal_tmp[16]_carry__3_n_18 ,\cal_tmp[16]_carry__3_n_19 ,\cal_tmp[16]_carry__3_n_20 }),
        .S({\cal_tmp[16]_carry__3_i_1_n_13 ,\cal_tmp[16]_carry__3_i_2_n_13 ,\cal_tmp[16]_carry__3_i_3_n_13 ,\cal_tmp[16]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [19]),
        .O(\cal_tmp[16]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [18]),
        .O(\cal_tmp[16]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [17]),
        .O(\cal_tmp[16]_carry__3_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [16]),
        .O(\cal_tmp[16]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[16]_carry__4 
       (.CI(\cal_tmp[16]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[16]_carry__4_CO_UNCONNECTED [3],\cal_tmp[16]_carry__4_n_14 ,\cal_tmp[16]_carry__4_n_15 ,\cal_tmp[16]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[15].remd_tmp_reg[16]_33 [22:20]}),
        .O({\NLW_cal_tmp[16]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[16]_carry__4_n_19 ,\cal_tmp[16]_carry__4_n_20 }),
        .S({1'b0,\cal_tmp[16]_carry__4_i_1_n_13 ,\cal_tmp[16]_carry__4_i_2_n_13 ,\cal_tmp[16]_carry__4_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [22]),
        .O(\cal_tmp[16]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [21]),
        .O(\cal_tmp[16]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__4_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [20]),
        .O(\cal_tmp[16]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry_i_1 
       (.I0(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .O(\cal_tmp[16]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [3]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .O(\cal_tmp[16]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [2]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .O(\cal_tmp[16]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [1]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .O(\cal_tmp[16]_carry_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_5 
       (.I0(\loop[15].remd_tmp_reg[16]_33 [0]),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .O(\cal_tmp[16]_carry_i_5_n_13 ));
  CARRY4 \cal_tmp[17]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[17]_carry_n_13 ,\cal_tmp[17]_carry_n_14 ,\cal_tmp[17]_carry_n_15 ,\cal_tmp[17]_carry_n_16 }),
        .CYINIT(\cal_tmp[17]_carry_i_1_n_13 ),
        .DI(\loop[16].remd_tmp_reg[17]_35 [3:0]),
        .O({\cal_tmp[17]_carry_n_17 ,\cal_tmp[17]_carry_n_18 ,\cal_tmp[17]_carry_n_19 ,\cal_tmp[17]_carry_n_20 }),
        .S({\cal_tmp[17]_carry_i_2_n_13 ,\cal_tmp[17]_carry_i_3_n_13 ,\cal_tmp[17]_carry_i_4_n_13 ,\cal_tmp[17]_carry_i_5_n_13 }));
  CARRY4 \cal_tmp[17]_carry__0 
       (.CI(\cal_tmp[17]_carry_n_13 ),
        .CO({\cal_tmp[17]_carry__0_n_13 ,\cal_tmp[17]_carry__0_n_14 ,\cal_tmp[17]_carry__0_n_15 ,\cal_tmp[17]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [7:4]),
        .O({\cal_tmp[17]_carry__0_n_17 ,\cal_tmp[17]_carry__0_n_18 ,\cal_tmp[17]_carry__0_n_19 ,\cal_tmp[17]_carry__0_n_20 }),
        .S({\cal_tmp[17]_carry__0_i_1_n_13 ,\cal_tmp[17]_carry__0_i_2_n_13 ,\cal_tmp[17]_carry__0_i_3_n_13 ,\cal_tmp[17]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [7]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [8]),
        .O(\cal_tmp[17]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [6]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .O(\cal_tmp[17]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [5]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .O(\cal_tmp[17]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__0_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [4]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .O(\cal_tmp[17]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[17]_carry__1 
       (.CI(\cal_tmp[17]_carry__0_n_13 ),
        .CO({\cal_tmp[17]_carry__1_n_13 ,\cal_tmp[17]_carry__1_n_14 ,\cal_tmp[17]_carry__1_n_15 ,\cal_tmp[17]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [11:8]),
        .O({\cal_tmp[17]_carry__1_n_17 ,\cal_tmp[17]_carry__1_n_18 ,\cal_tmp[17]_carry__1_n_19 ,\cal_tmp[17]_carry__1_n_20 }),
        .S({\cal_tmp[17]_carry__1_i_1_n_13 ,\cal_tmp[17]_carry__1_i_2_n_13 ,\cal_tmp[17]_carry__1_i_3_n_13 ,\cal_tmp[17]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [11]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [12]),
        .O(\cal_tmp[17]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [10]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [11]),
        .O(\cal_tmp[17]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [9]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [10]),
        .O(\cal_tmp[17]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__1_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [8]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [9]),
        .O(\cal_tmp[17]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[17]_carry__2 
       (.CI(\cal_tmp[17]_carry__1_n_13 ),
        .CO({\cal_tmp[17]_carry__2_n_13 ,\cal_tmp[17]_carry__2_n_14 ,\cal_tmp[17]_carry__2_n_15 ,\cal_tmp[17]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [15:12]),
        .O({\cal_tmp[17]_carry__2_n_17 ,\cal_tmp[17]_carry__2_n_18 ,\cal_tmp[17]_carry__2_n_19 ,\cal_tmp[17]_carry__2_n_20 }),
        .S({\cal_tmp[17]_carry__2_i_1_n_13 ,\cal_tmp[17]_carry__2_i_2_n_13 ,\cal_tmp[17]_carry__2_i_3_n_13 ,\cal_tmp[17]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [15]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [16]),
        .O(\cal_tmp[17]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [14]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [15]),
        .O(\cal_tmp[17]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [13]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [14]),
        .O(\cal_tmp[17]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry__2_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [12]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [13]),
        .O(\cal_tmp[17]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[17]_carry__3 
       (.CI(\cal_tmp[17]_carry__2_n_13 ),
        .CO({\cal_tmp[17]_carry__3_n_13 ,\cal_tmp[17]_carry__3_n_14 ,\cal_tmp[17]_carry__3_n_15 ,\cal_tmp[17]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[16].remd_tmp_reg[17]_35 [19:16]),
        .O({\cal_tmp[17]_carry__3_n_17 ,\cal_tmp[17]_carry__3_n_18 ,\cal_tmp[17]_carry__3_n_19 ,\cal_tmp[17]_carry__3_n_20 }),
        .S({\cal_tmp[17]_carry__3_i_1_n_13 ,\cal_tmp[17]_carry__3_i_2_n_13 ,\cal_tmp[17]_carry__3_i_3_n_13 ,\cal_tmp[17]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [19]),
        .O(\cal_tmp[17]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [18]),
        .O(\cal_tmp[17]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [17]),
        .O(\cal_tmp[17]_carry__3_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__3_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [16]),
        .O(\cal_tmp[17]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[17]_carry__4 
       (.CI(\cal_tmp[17]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[17]_carry__4_CO_UNCONNECTED [3],\cal_tmp[17]_carry__4_n_14 ,\cal_tmp[17]_carry__4_n_15 ,\cal_tmp[17]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[16].remd_tmp_reg[17]_35 [22:20]}),
        .O({\NLW_cal_tmp[17]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[17]_carry__4_n_19 ,\cal_tmp[17]_carry__4_n_20 }),
        .S({1'b0,\cal_tmp[17]_carry__4_i_1_n_13 ,\cal_tmp[17]_carry__4_i_2_n_13 ,\cal_tmp[17]_carry__4_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_1 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [22]),
        .O(\cal_tmp[17]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [21]),
        .O(\cal_tmp[17]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry__4_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [20]),
        .O(\cal_tmp[17]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[17]_carry_i_1 
       (.I0(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .O(\cal_tmp[17]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_2 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [3]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .O(\cal_tmp[17]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_3 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [2]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .O(\cal_tmp[17]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_4 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [1]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .O(\cal_tmp[17]_carry_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[17]_carry_i_5 
       (.I0(\loop[16].remd_tmp_reg[17]_35 [0]),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .O(\cal_tmp[17]_carry_i_5_n_13 ));
  CARRY4 \cal_tmp[18]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[18]_carry_n_13 ,\cal_tmp[18]_carry_n_14 ,\cal_tmp[18]_carry_n_15 ,\cal_tmp[18]_carry_n_16 }),
        .CYINIT(\cal_tmp[18]_carry_i_1_n_13 ),
        .DI(\loop[17].remd_tmp_reg[18]_37 [3:0]),
        .O({\cal_tmp[18]_carry_n_17 ,\cal_tmp[18]_carry_n_18 ,\cal_tmp[18]_carry_n_19 ,\cal_tmp[18]_carry_n_20 }),
        .S({\cal_tmp[18]_carry_i_2_n_13 ,\cal_tmp[18]_carry_i_3_n_13 ,\cal_tmp[18]_carry_i_4_n_13 ,\cal_tmp[18]_carry_i_5_n_13 }));
  CARRY4 \cal_tmp[18]_carry__0 
       (.CI(\cal_tmp[18]_carry_n_13 ),
        .CO({\cal_tmp[18]_carry__0_n_13 ,\cal_tmp[18]_carry__0_n_14 ,\cal_tmp[18]_carry__0_n_15 ,\cal_tmp[18]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [7:4]),
        .O({\cal_tmp[18]_carry__0_n_17 ,\cal_tmp[18]_carry__0_n_18 ,\cal_tmp[18]_carry__0_n_19 ,\cal_tmp[18]_carry__0_n_20 }),
        .S({\cal_tmp[18]_carry__0_i_1_n_13 ,\cal_tmp[18]_carry__0_i_2_n_13 ,\cal_tmp[18]_carry__0_i_3_n_13 ,\cal_tmp[18]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [7]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [8]),
        .O(\cal_tmp[18]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [6]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [7]),
        .O(\cal_tmp[18]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [5]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [6]),
        .O(\cal_tmp[18]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__0_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [4]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [5]),
        .O(\cal_tmp[18]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[18]_carry__1 
       (.CI(\cal_tmp[18]_carry__0_n_13 ),
        .CO({\cal_tmp[18]_carry__1_n_13 ,\cal_tmp[18]_carry__1_n_14 ,\cal_tmp[18]_carry__1_n_15 ,\cal_tmp[18]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [11:8]),
        .O({\cal_tmp[18]_carry__1_n_17 ,\cal_tmp[18]_carry__1_n_18 ,\cal_tmp[18]_carry__1_n_19 ,\cal_tmp[18]_carry__1_n_20 }),
        .S({\cal_tmp[18]_carry__1_i_1_n_13 ,\cal_tmp[18]_carry__1_i_2_n_13 ,\cal_tmp[18]_carry__1_i_3_n_13 ,\cal_tmp[18]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__1_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [11]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [12]),
        .O(\cal_tmp[18]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__1_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [10]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [11]),
        .O(\cal_tmp[18]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__1_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [9]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [10]),
        .O(\cal_tmp[18]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__1_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [8]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [9]),
        .O(\cal_tmp[18]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[18]_carry__2 
       (.CI(\cal_tmp[18]_carry__1_n_13 ),
        .CO({\cal_tmp[18]_carry__2_n_13 ,\cal_tmp[18]_carry__2_n_14 ,\cal_tmp[18]_carry__2_n_15 ,\cal_tmp[18]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [15:12]),
        .O({\cal_tmp[18]_carry__2_n_17 ,\cal_tmp[18]_carry__2_n_18 ,\cal_tmp[18]_carry__2_n_19 ,\cal_tmp[18]_carry__2_n_20 }),
        .S({\cal_tmp[18]_carry__2_i_1_n_13 ,\cal_tmp[18]_carry__2_i_2_n_13 ,\cal_tmp[18]_carry__2_i_3_n_13 ,\cal_tmp[18]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__2_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [15]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [16]),
        .O(\cal_tmp[18]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__2_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [14]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [15]),
        .O(\cal_tmp[18]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__2_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [13]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [14]),
        .O(\cal_tmp[18]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry__2_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [12]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [13]),
        .O(\cal_tmp[18]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[18]_carry__3 
       (.CI(\cal_tmp[18]_carry__2_n_13 ),
        .CO({\cal_tmp[18]_carry__3_n_13 ,\cal_tmp[18]_carry__3_n_14 ,\cal_tmp[18]_carry__3_n_15 ,\cal_tmp[18]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[17].remd_tmp_reg[18]_37 [19:16]),
        .O({\cal_tmp[18]_carry__3_n_17 ,\cal_tmp[18]_carry__3_n_18 ,\cal_tmp[18]_carry__3_n_19 ,\cal_tmp[18]_carry__3_n_20 }),
        .S({\cal_tmp[18]_carry__3_i_1_n_13 ,\cal_tmp[18]_carry__3_i_2_n_13 ,\cal_tmp[18]_carry__3_i_3_n_13 ,\cal_tmp[18]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [19]),
        .O(\cal_tmp[18]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [18]),
        .O(\cal_tmp[18]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [17]),
        .O(\cal_tmp[18]_carry__3_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__3_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [16]),
        .O(\cal_tmp[18]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[18]_carry__4 
       (.CI(\cal_tmp[18]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[18]_carry__4_CO_UNCONNECTED [3],\cal_tmp[18]_carry__4_n_14 ,\cal_tmp[18]_carry__4_n_15 ,\cal_tmp[18]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[17].remd_tmp_reg[18]_37 [22:20]}),
        .O({\NLW_cal_tmp[18]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[18]_carry__4_n_19 ,\cal_tmp[18]_carry__4_n_20 }),
        .S({1'b0,\cal_tmp[18]_carry__4_i_1_n_13 ,\cal_tmp[18]_carry__4_i_2_n_13 ,\cal_tmp[18]_carry__4_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_1 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [22]),
        .O(\cal_tmp[18]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [21]),
        .O(\cal_tmp[18]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry__4_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [20]),
        .O(\cal_tmp[18]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[18]_carry_i_1 
       (.I0(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .O(\cal_tmp[18]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_2 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [3]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [4]),
        .O(\cal_tmp[18]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_3 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [2]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [3]),
        .O(\cal_tmp[18]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_4 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [1]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [2]),
        .O(\cal_tmp[18]_carry_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[18]_carry_i_5 
       (.I0(\loop[17].remd_tmp_reg[18]_37 [0]),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [1]),
        .O(\cal_tmp[18]_carry_i_5_n_13 ));
  CARRY4 \cal_tmp[19]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[19]_carry_n_13 ,\cal_tmp[19]_carry_n_14 ,\cal_tmp[19]_carry_n_15 ,\cal_tmp[19]_carry_n_16 }),
        .CYINIT(\cal_tmp[19]_carry_i_1_n_13 ),
        .DI(\loop[18].remd_tmp_reg[19]_39 [3:0]),
        .O({\cal_tmp[19]_carry_n_17 ,\cal_tmp[19]_carry_n_18 ,\cal_tmp[19]_carry_n_19 ,\cal_tmp[19]_carry_n_20 }),
        .S({\cal_tmp[19]_carry_i_2_n_13 ,\cal_tmp[19]_carry_i_3_n_13 ,\cal_tmp[19]_carry_i_4_n_13 ,\cal_tmp[19]_carry_i_5_n_13 }));
  CARRY4 \cal_tmp[19]_carry__0 
       (.CI(\cal_tmp[19]_carry_n_13 ),
        .CO({\cal_tmp[19]_carry__0_n_13 ,\cal_tmp[19]_carry__0_n_14 ,\cal_tmp[19]_carry__0_n_15 ,\cal_tmp[19]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [7:4]),
        .O({\cal_tmp[19]_carry__0_n_17 ,\cal_tmp[19]_carry__0_n_18 ,\cal_tmp[19]_carry__0_n_19 ,\cal_tmp[19]_carry__0_n_20 }),
        .S({\cal_tmp[19]_carry__0_i_1_n_13 ,\cal_tmp[19]_carry__0_i_2_n_13 ,\cal_tmp[19]_carry__0_i_3_n_13 ,\cal_tmp[19]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [7]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [8]),
        .O(\cal_tmp[19]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [6]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [7]),
        .O(\cal_tmp[19]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [5]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [6]),
        .O(\cal_tmp[19]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__0_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [4]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [5]),
        .O(\cal_tmp[19]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[19]_carry__1 
       (.CI(\cal_tmp[19]_carry__0_n_13 ),
        .CO({\cal_tmp[19]_carry__1_n_13 ,\cal_tmp[19]_carry__1_n_14 ,\cal_tmp[19]_carry__1_n_15 ,\cal_tmp[19]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [11:8]),
        .O({\cal_tmp[19]_carry__1_n_17 ,\cal_tmp[19]_carry__1_n_18 ,\cal_tmp[19]_carry__1_n_19 ,\cal_tmp[19]_carry__1_n_20 }),
        .S({\cal_tmp[19]_carry__1_i_1_n_13 ,\cal_tmp[19]_carry__1_i_2_n_13 ,\cal_tmp[19]_carry__1_i_3_n_13 ,\cal_tmp[19]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__1_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [11]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [12]),
        .O(\cal_tmp[19]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__1_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [10]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [11]),
        .O(\cal_tmp[19]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__1_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [9]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [10]),
        .O(\cal_tmp[19]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__1_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [8]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [9]),
        .O(\cal_tmp[19]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[19]_carry__2 
       (.CI(\cal_tmp[19]_carry__1_n_13 ),
        .CO({\cal_tmp[19]_carry__2_n_13 ,\cal_tmp[19]_carry__2_n_14 ,\cal_tmp[19]_carry__2_n_15 ,\cal_tmp[19]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [15:12]),
        .O({\cal_tmp[19]_carry__2_n_17 ,\cal_tmp[19]_carry__2_n_18 ,\cal_tmp[19]_carry__2_n_19 ,\cal_tmp[19]_carry__2_n_20 }),
        .S({\cal_tmp[19]_carry__2_i_1_n_13 ,\cal_tmp[19]_carry__2_i_2_n_13 ,\cal_tmp[19]_carry__2_i_3_n_13 ,\cal_tmp[19]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__2_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [15]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [16]),
        .O(\cal_tmp[19]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__2_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [14]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [15]),
        .O(\cal_tmp[19]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__2_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [13]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [14]),
        .O(\cal_tmp[19]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry__2_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [12]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [13]),
        .O(\cal_tmp[19]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[19]_carry__3 
       (.CI(\cal_tmp[19]_carry__2_n_13 ),
        .CO({\cal_tmp[19]_carry__3_n_13 ,\cal_tmp[19]_carry__3_n_14 ,\cal_tmp[19]_carry__3_n_15 ,\cal_tmp[19]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[18].remd_tmp_reg[19]_39 [19:16]),
        .O({\cal_tmp[19]_carry__3_n_17 ,\cal_tmp[19]_carry__3_n_18 ,\cal_tmp[19]_carry__3_n_19 ,\cal_tmp[19]_carry__3_n_20 }),
        .S({\cal_tmp[19]_carry__3_i_1_n_13 ,\cal_tmp[19]_carry__3_i_2_n_13 ,\cal_tmp[19]_carry__3_i_3_n_13 ,\cal_tmp[19]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [19]),
        .O(\cal_tmp[19]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [18]),
        .O(\cal_tmp[19]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [17]),
        .O(\cal_tmp[19]_carry__3_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__3_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [16]),
        .O(\cal_tmp[19]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[19]_carry__4 
       (.CI(\cal_tmp[19]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[19]_carry__4_CO_UNCONNECTED [3],\cal_tmp[19]_carry__4_n_14 ,\cal_tmp[19]_carry__4_n_15 ,\cal_tmp[19]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[18].remd_tmp_reg[19]_39 [22:20]}),
        .O({\NLW_cal_tmp[19]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[19]_carry__4_n_19 ,\cal_tmp[19]_carry__4_n_20 }),
        .S({1'b0,\cal_tmp[19]_carry__4_i_1_n_13 ,\cal_tmp[19]_carry__4_i_2_n_13 ,\cal_tmp[19]_carry__4_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_1 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [22]),
        .O(\cal_tmp[19]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [21]),
        .O(\cal_tmp[19]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry__4_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [20]),
        .O(\cal_tmp[19]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[19]_carry_i_1 
       (.I0(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .O(\cal_tmp[19]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_2 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [3]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [4]),
        .O(\cal_tmp[19]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_3 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [2]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [3]),
        .O(\cal_tmp[19]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_4 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [1]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [2]),
        .O(\cal_tmp[19]_carry_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[19]_carry_i_5 
       (.I0(\loop[18].remd_tmp_reg[19]_39 [0]),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [1]),
        .O(\cal_tmp[19]_carry_i_5_n_13 ));
  CARRY4 \cal_tmp[1]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[1]_carry_n_13 ,\cal_tmp[1]_carry_n_14 ,\cal_tmp[1]_carry_n_15 ,\cal_tmp[1]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[0].remd_tmp_reg[1]_3 [2:0],\loop[0].dividend_tmp_reg_n_13_[1][23] }),
        .O({\cal_tmp[1]_carry_n_17 ,\cal_tmp[1]_carry_n_18 ,\cal_tmp[1]_carry_n_19 ,\cal_tmp[1]_carry_n_20 }),
        .S({\cal_tmp[1]_carry_i_1_n_13 ,\cal_tmp[1]_carry_i_2_n_13 ,\cal_tmp[1]_carry_i_3_n_13 ,\cal_tmp[1]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[1]_carry__0 
       (.CI(\cal_tmp[1]_carry_n_13 ),
        .CO({\cal_tmp[1]_carry__0_n_13 ,\cal_tmp[1]_carry__0_n_14 ,\cal_tmp[1]_carry__0_n_15 ,\cal_tmp[1]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [6:3]),
        .O({\cal_tmp[1]_carry__0_n_17 ,\cal_tmp[1]_carry__0_n_18 ,\cal_tmp[1]_carry__0_n_19 ,\cal_tmp[1]_carry__0_n_20 }),
        .S({\cal_tmp[1]_carry__0_i_1_n_13 ,\cal_tmp[1]_carry__0_i_2_n_13 ,\cal_tmp[1]_carry__0_i_3_n_13 ,\cal_tmp[1]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [6]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .O(\cal_tmp[1]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [5]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .O(\cal_tmp[1]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [4]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .O(\cal_tmp[1]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [3]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .O(\cal_tmp[1]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[1]_carry__1 
       (.CI(\cal_tmp[1]_carry__0_n_13 ),
        .CO({\cal_tmp[1]_carry__1_n_13 ,\cal_tmp[1]_carry__1_n_14 ,\cal_tmp[1]_carry__1_n_15 ,\cal_tmp[1]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [10:7]),
        .O({\cal_tmp[1]_carry__1_n_17 ,\cal_tmp[1]_carry__1_n_18 ,\cal_tmp[1]_carry__1_n_19 ,\cal_tmp[1]_carry__1_n_20 }),
        .S({\cal_tmp[1]_carry__1_i_1_n_13 ,\cal_tmp[1]_carry__1_i_2_n_13 ,\cal_tmp[1]_carry__1_i_3_n_13 ,\cal_tmp[1]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [10]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [11]),
        .O(\cal_tmp[1]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [9]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [10]),
        .O(\cal_tmp[1]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [8]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [9]),
        .O(\cal_tmp[1]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [7]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [8]),
        .O(\cal_tmp[1]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[1]_carry__2 
       (.CI(\cal_tmp[1]_carry__1_n_13 ),
        .CO({\cal_tmp[1]_carry__2_n_13 ,\cal_tmp[1]_carry__2_n_14 ,\cal_tmp[1]_carry__2_n_15 ,\cal_tmp[1]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_3 [14:11]),
        .O({\cal_tmp[1]_carry__2_n_17 ,\cal_tmp[1]_carry__2_n_18 ,\cal_tmp[1]_carry__2_n_19 ,\cal_tmp[1]_carry__2_n_20 }),
        .S({\cal_tmp[1]_carry__2_i_1_n_13 ,\cal_tmp[1]_carry__2_i_2_n_13 ,\cal_tmp[1]_carry__2_i_3_n_13 ,\cal_tmp[1]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [14]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [15]),
        .O(\cal_tmp[1]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [13]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [14]),
        .O(\cal_tmp[1]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [12]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [13]),
        .O(\cal_tmp[1]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__2_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [11]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [12]),
        .O(\cal_tmp[1]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[1]_carry__3 
       (.CI(\cal_tmp[1]_carry__2_n_13 ),
        .CO({\NLW_cal_tmp[1]_carry__3_CO_UNCONNECTED [3:2],\cal_tmp[1]_carry__3_n_15 ,\cal_tmp[1]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[0].remd_tmp_reg[1]_3 [16:15]}),
        .O({\NLW_cal_tmp[1]_carry__3_O_UNCONNECTED [3],\cal_tmp[1]_57 ,\cal_tmp[1]_carry__3_n_19 ,\cal_tmp[1]_carry__3_n_20 }),
        .S({1'b0,1'b1,\cal_tmp[1]_carry__3_i_1_n_13 ,\cal_tmp[1]_carry__3_i_2_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[1]_carry__3_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [16]),
        .O(\cal_tmp[1]_carry__3_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__3_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [15]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [16]),
        .O(\cal_tmp[1]_carry__3_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [2]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .O(\cal_tmp[1]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [1]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .O(\cal_tmp[1]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [0]),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .O(\cal_tmp[1]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_4 
       (.I0(\loop[0].dividend_tmp_reg_n_13_[1][23] ),
        .I1(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .O(\cal_tmp[1]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[20]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[20]_carry_n_13 ,\cal_tmp[20]_carry_n_14 ,\cal_tmp[20]_carry_n_15 ,\cal_tmp[20]_carry_n_16 }),
        .CYINIT(\cal_tmp[20]_carry_i_1_n_13 ),
        .DI(\loop[19].remd_tmp_reg[20]_41 [3:0]),
        .O({\cal_tmp[20]_carry_n_17 ,\cal_tmp[20]_carry_n_18 ,\cal_tmp[20]_carry_n_19 ,\cal_tmp[20]_carry_n_20 }),
        .S({\cal_tmp[20]_carry_i_2_n_13 ,\cal_tmp[20]_carry_i_3_n_13 ,\cal_tmp[20]_carry_i_4_n_13 ,\cal_tmp[20]_carry_i_5_n_13 }));
  CARRY4 \cal_tmp[20]_carry__0 
       (.CI(\cal_tmp[20]_carry_n_13 ),
        .CO({\cal_tmp[20]_carry__0_n_13 ,\cal_tmp[20]_carry__0_n_14 ,\cal_tmp[20]_carry__0_n_15 ,\cal_tmp[20]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [7:4]),
        .O({\cal_tmp[20]_carry__0_n_17 ,\cal_tmp[20]_carry__0_n_18 ,\cal_tmp[20]_carry__0_n_19 ,\cal_tmp[20]_carry__0_n_20 }),
        .S({\cal_tmp[20]_carry__0_i_1_n_13 ,\cal_tmp[20]_carry__0_i_2_n_13 ,\cal_tmp[20]_carry__0_i_3_n_13 ,\cal_tmp[20]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [7]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [8]),
        .O(\cal_tmp[20]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [6]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [7]),
        .O(\cal_tmp[20]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [5]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [6]),
        .O(\cal_tmp[20]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__0_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [4]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [5]),
        .O(\cal_tmp[20]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[20]_carry__1 
       (.CI(\cal_tmp[20]_carry__0_n_13 ),
        .CO({\cal_tmp[20]_carry__1_n_13 ,\cal_tmp[20]_carry__1_n_14 ,\cal_tmp[20]_carry__1_n_15 ,\cal_tmp[20]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [11:8]),
        .O({\cal_tmp[20]_carry__1_n_17 ,\cal_tmp[20]_carry__1_n_18 ,\cal_tmp[20]_carry__1_n_19 ,\cal_tmp[20]_carry__1_n_20 }),
        .S({\cal_tmp[20]_carry__1_i_1_n_13 ,\cal_tmp[20]_carry__1_i_2_n_13 ,\cal_tmp[20]_carry__1_i_3_n_13 ,\cal_tmp[20]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__1_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [11]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [12]),
        .O(\cal_tmp[20]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__1_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [10]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [11]),
        .O(\cal_tmp[20]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__1_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [9]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [10]),
        .O(\cal_tmp[20]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__1_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [8]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [9]),
        .O(\cal_tmp[20]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[20]_carry__2 
       (.CI(\cal_tmp[20]_carry__1_n_13 ),
        .CO({\cal_tmp[20]_carry__2_n_13 ,\cal_tmp[20]_carry__2_n_14 ,\cal_tmp[20]_carry__2_n_15 ,\cal_tmp[20]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [15:12]),
        .O({\cal_tmp[20]_carry__2_n_17 ,\cal_tmp[20]_carry__2_n_18 ,\cal_tmp[20]_carry__2_n_19 ,\cal_tmp[20]_carry__2_n_20 }),
        .S({\cal_tmp[20]_carry__2_i_1_n_13 ,\cal_tmp[20]_carry__2_i_2_n_13 ,\cal_tmp[20]_carry__2_i_3_n_13 ,\cal_tmp[20]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__2_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [15]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [16]),
        .O(\cal_tmp[20]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__2_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [14]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [15]),
        .O(\cal_tmp[20]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__2_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [13]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [14]),
        .O(\cal_tmp[20]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry__2_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [12]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [13]),
        .O(\cal_tmp[20]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[20]_carry__3 
       (.CI(\cal_tmp[20]_carry__2_n_13 ),
        .CO({\cal_tmp[20]_carry__3_n_13 ,\cal_tmp[20]_carry__3_n_14 ,\cal_tmp[20]_carry__3_n_15 ,\cal_tmp[20]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[19].remd_tmp_reg[20]_41 [19:16]),
        .O({\cal_tmp[20]_carry__3_n_17 ,\cal_tmp[20]_carry__3_n_18 ,\cal_tmp[20]_carry__3_n_19 ,\cal_tmp[20]_carry__3_n_20 }),
        .S({\cal_tmp[20]_carry__3_i_1_n_13 ,\cal_tmp[20]_carry__3_i_2_n_13 ,\cal_tmp[20]_carry__3_i_3_n_13 ,\cal_tmp[20]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [19]),
        .O(\cal_tmp[20]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [18]),
        .O(\cal_tmp[20]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [17]),
        .O(\cal_tmp[20]_carry__3_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__3_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [16]),
        .O(\cal_tmp[20]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[20]_carry__4 
       (.CI(\cal_tmp[20]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[20]_carry__4_CO_UNCONNECTED [3],\cal_tmp[20]_carry__4_n_14 ,\cal_tmp[20]_carry__4_n_15 ,\cal_tmp[20]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[19].remd_tmp_reg[20]_41 [22:20]}),
        .O({\NLW_cal_tmp[20]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[20]_carry__4_n_19 ,\cal_tmp[20]_carry__4_n_20 }),
        .S({1'b0,\cal_tmp[20]_carry__4_i_1_n_13 ,\cal_tmp[20]_carry__4_i_2_n_13 ,\cal_tmp[20]_carry__4_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_1 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [22]),
        .O(\cal_tmp[20]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [21]),
        .O(\cal_tmp[20]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry__4_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [20]),
        .O(\cal_tmp[20]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[20]_carry_i_1 
       (.I0(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .O(\cal_tmp[20]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_2 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [3]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [4]),
        .O(\cal_tmp[20]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_3 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [2]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [3]),
        .O(\cal_tmp[20]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_4 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [1]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [2]),
        .O(\cal_tmp[20]_carry_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[20]_carry_i_5 
       (.I0(\loop[19].remd_tmp_reg[20]_41 [0]),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [1]),
        .O(\cal_tmp[20]_carry_i_5_n_13 ));
  CARRY4 \cal_tmp[21]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[21]_carry_n_13 ,\cal_tmp[21]_carry_n_14 ,\cal_tmp[21]_carry_n_15 ,\cal_tmp[21]_carry_n_16 }),
        .CYINIT(\cal_tmp[21]_carry_i_1_n_13 ),
        .DI(\loop[20].remd_tmp_reg[21]_43 [3:0]),
        .O({\cal_tmp[21]_carry_n_17 ,\cal_tmp[21]_carry_n_18 ,\cal_tmp[21]_carry_n_19 ,\cal_tmp[21]_carry_n_20 }),
        .S({\cal_tmp[21]_carry_i_2_n_13 ,\cal_tmp[21]_carry_i_3_n_13 ,\cal_tmp[21]_carry_i_4_n_13 ,\cal_tmp[21]_carry_i_5_n_13 }));
  CARRY4 \cal_tmp[21]_carry__0 
       (.CI(\cal_tmp[21]_carry_n_13 ),
        .CO({\cal_tmp[21]_carry__0_n_13 ,\cal_tmp[21]_carry__0_n_14 ,\cal_tmp[21]_carry__0_n_15 ,\cal_tmp[21]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [7:4]),
        .O({\cal_tmp[21]_carry__0_n_17 ,\cal_tmp[21]_carry__0_n_18 ,\cal_tmp[21]_carry__0_n_19 ,\cal_tmp[21]_carry__0_n_20 }),
        .S({\cal_tmp[21]_carry__0_i_1_n_13 ,\cal_tmp[21]_carry__0_i_2_n_13 ,\cal_tmp[21]_carry__0_i_3_n_13 ,\cal_tmp[21]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [7]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [8]),
        .O(\cal_tmp[21]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [6]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [7]),
        .O(\cal_tmp[21]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [5]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [6]),
        .O(\cal_tmp[21]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__0_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [4]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [5]),
        .O(\cal_tmp[21]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[21]_carry__1 
       (.CI(\cal_tmp[21]_carry__0_n_13 ),
        .CO({\cal_tmp[21]_carry__1_n_13 ,\cal_tmp[21]_carry__1_n_14 ,\cal_tmp[21]_carry__1_n_15 ,\cal_tmp[21]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [11:8]),
        .O({\cal_tmp[21]_carry__1_n_17 ,\cal_tmp[21]_carry__1_n_18 ,\cal_tmp[21]_carry__1_n_19 ,\cal_tmp[21]_carry__1_n_20 }),
        .S({\cal_tmp[21]_carry__1_i_1_n_13 ,\cal_tmp[21]_carry__1_i_2_n_13 ,\cal_tmp[21]_carry__1_i_3_n_13 ,\cal_tmp[21]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__1_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [11]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [12]),
        .O(\cal_tmp[21]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__1_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [10]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [11]),
        .O(\cal_tmp[21]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__1_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [9]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [10]),
        .O(\cal_tmp[21]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__1_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [8]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [9]),
        .O(\cal_tmp[21]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[21]_carry__2 
       (.CI(\cal_tmp[21]_carry__1_n_13 ),
        .CO({\cal_tmp[21]_carry__2_n_13 ,\cal_tmp[21]_carry__2_n_14 ,\cal_tmp[21]_carry__2_n_15 ,\cal_tmp[21]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [15:12]),
        .O({\cal_tmp[21]_carry__2_n_17 ,\cal_tmp[21]_carry__2_n_18 ,\cal_tmp[21]_carry__2_n_19 ,\cal_tmp[21]_carry__2_n_20 }),
        .S({\cal_tmp[21]_carry__2_i_1_n_13 ,\cal_tmp[21]_carry__2_i_2_n_13 ,\cal_tmp[21]_carry__2_i_3_n_13 ,\cal_tmp[21]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__2_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [15]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [16]),
        .O(\cal_tmp[21]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__2_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [14]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [15]),
        .O(\cal_tmp[21]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__2_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [13]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [14]),
        .O(\cal_tmp[21]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry__2_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [12]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [13]),
        .O(\cal_tmp[21]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[21]_carry__3 
       (.CI(\cal_tmp[21]_carry__2_n_13 ),
        .CO({\cal_tmp[21]_carry__3_n_13 ,\cal_tmp[21]_carry__3_n_14 ,\cal_tmp[21]_carry__3_n_15 ,\cal_tmp[21]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[20].remd_tmp_reg[21]_43 [19:16]),
        .O({\cal_tmp[21]_carry__3_n_17 ,\cal_tmp[21]_carry__3_n_18 ,\cal_tmp[21]_carry__3_n_19 ,\cal_tmp[21]_carry__3_n_20 }),
        .S({\cal_tmp[21]_carry__3_i_1_n_13 ,\cal_tmp[21]_carry__3_i_2_n_13 ,\cal_tmp[21]_carry__3_i_3_n_13 ,\cal_tmp[21]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [19]),
        .O(\cal_tmp[21]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [18]),
        .O(\cal_tmp[21]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [17]),
        .O(\cal_tmp[21]_carry__3_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__3_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [16]),
        .O(\cal_tmp[21]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[21]_carry__4 
       (.CI(\cal_tmp[21]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[21]_carry__4_CO_UNCONNECTED [3],\cal_tmp[21]_carry__4_n_14 ,\cal_tmp[21]_carry__4_n_15 ,\cal_tmp[21]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[20].remd_tmp_reg[21]_43 [22:20]}),
        .O({\NLW_cal_tmp[21]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[21]_carry__4_n_19 ,\cal_tmp[21]_carry__4_n_20 }),
        .S({1'b0,\cal_tmp[21]_carry__4_i_1_n_13 ,\cal_tmp[21]_carry__4_i_2_n_13 ,\cal_tmp[21]_carry__4_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_1 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [22]),
        .O(\cal_tmp[21]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [21]),
        .O(\cal_tmp[21]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry__4_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [20]),
        .O(\cal_tmp[21]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[21]_carry_i_1 
       (.I0(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .O(\cal_tmp[21]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_2 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [3]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [4]),
        .O(\cal_tmp[21]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_3 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [2]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [3]),
        .O(\cal_tmp[21]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_4 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [1]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [2]),
        .O(\cal_tmp[21]_carry_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[21]_carry_i_5 
       (.I0(\loop[20].remd_tmp_reg[21]_43 [0]),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [1]),
        .O(\cal_tmp[21]_carry_i_5_n_13 ));
  CARRY4 \cal_tmp[22]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[22]_carry_n_13 ,\cal_tmp[22]_carry_n_14 ,\cal_tmp[22]_carry_n_15 ,\cal_tmp[22]_carry_n_16 }),
        .CYINIT(\cal_tmp[22]_carry_i_1_n_13 ),
        .DI(\loop[21].remd_tmp_reg[22]_45 [3:0]),
        .O({\cal_tmp[22]_carry_n_17 ,\cal_tmp[22]_carry_n_18 ,\cal_tmp[22]_carry_n_19 ,\cal_tmp[22]_carry_n_20 }),
        .S({\cal_tmp[22]_carry_i_2_n_13 ,\cal_tmp[22]_carry_i_3_n_13 ,\cal_tmp[22]_carry_i_4_n_13 ,\cal_tmp[22]_carry_i_5_n_13 }));
  CARRY4 \cal_tmp[22]_carry__0 
       (.CI(\cal_tmp[22]_carry_n_13 ),
        .CO({\cal_tmp[22]_carry__0_n_13 ,\cal_tmp[22]_carry__0_n_14 ,\cal_tmp[22]_carry__0_n_15 ,\cal_tmp[22]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [7:4]),
        .O({\cal_tmp[22]_carry__0_n_17 ,\cal_tmp[22]_carry__0_n_18 ,\cal_tmp[22]_carry__0_n_19 ,\cal_tmp[22]_carry__0_n_20 }),
        .S({\cal_tmp[22]_carry__0_i_1_n_13 ,\cal_tmp[22]_carry__0_i_2_n_13 ,\cal_tmp[22]_carry__0_i_3_n_13 ,\cal_tmp[22]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [7]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [8]),
        .O(\cal_tmp[22]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [6]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [7]),
        .O(\cal_tmp[22]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [5]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [6]),
        .O(\cal_tmp[22]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__0_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [4]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [5]),
        .O(\cal_tmp[22]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[22]_carry__1 
       (.CI(\cal_tmp[22]_carry__0_n_13 ),
        .CO({\cal_tmp[22]_carry__1_n_13 ,\cal_tmp[22]_carry__1_n_14 ,\cal_tmp[22]_carry__1_n_15 ,\cal_tmp[22]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [11:8]),
        .O({\cal_tmp[22]_carry__1_n_17 ,\cal_tmp[22]_carry__1_n_18 ,\cal_tmp[22]_carry__1_n_19 ,\cal_tmp[22]_carry__1_n_20 }),
        .S({\cal_tmp[22]_carry__1_i_1_n_13 ,\cal_tmp[22]_carry__1_i_2_n_13 ,\cal_tmp[22]_carry__1_i_3_n_13 ,\cal_tmp[22]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__1_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [11]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [12]),
        .O(\cal_tmp[22]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__1_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [10]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [11]),
        .O(\cal_tmp[22]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__1_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [9]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [10]),
        .O(\cal_tmp[22]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__1_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [8]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [9]),
        .O(\cal_tmp[22]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[22]_carry__2 
       (.CI(\cal_tmp[22]_carry__1_n_13 ),
        .CO({\cal_tmp[22]_carry__2_n_13 ,\cal_tmp[22]_carry__2_n_14 ,\cal_tmp[22]_carry__2_n_15 ,\cal_tmp[22]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [15:12]),
        .O({\cal_tmp[22]_carry__2_n_17 ,\cal_tmp[22]_carry__2_n_18 ,\cal_tmp[22]_carry__2_n_19 ,\cal_tmp[22]_carry__2_n_20 }),
        .S({\cal_tmp[22]_carry__2_i_1_n_13 ,\cal_tmp[22]_carry__2_i_2_n_13 ,\cal_tmp[22]_carry__2_i_3_n_13 ,\cal_tmp[22]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__2_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [15]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [16]),
        .O(\cal_tmp[22]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__2_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [14]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [15]),
        .O(\cal_tmp[22]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__2_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [13]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [14]),
        .O(\cal_tmp[22]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry__2_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [12]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [13]),
        .O(\cal_tmp[22]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[22]_carry__3 
       (.CI(\cal_tmp[22]_carry__2_n_13 ),
        .CO({\cal_tmp[22]_carry__3_n_13 ,\cal_tmp[22]_carry__3_n_14 ,\cal_tmp[22]_carry__3_n_15 ,\cal_tmp[22]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[21].remd_tmp_reg[22]_45 [19:16]),
        .O({\cal_tmp[22]_carry__3_n_17 ,\cal_tmp[22]_carry__3_n_18 ,\cal_tmp[22]_carry__3_n_19 ,\cal_tmp[22]_carry__3_n_20 }),
        .S({\cal_tmp[22]_carry__3_i_1_n_13 ,\cal_tmp[22]_carry__3_i_2_n_13 ,\cal_tmp[22]_carry__3_i_3_n_13 ,\cal_tmp[22]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [19]),
        .O(\cal_tmp[22]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [18]),
        .O(\cal_tmp[22]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [17]),
        .O(\cal_tmp[22]_carry__3_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__3_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [16]),
        .O(\cal_tmp[22]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[22]_carry__4 
       (.CI(\cal_tmp[22]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[22]_carry__4_CO_UNCONNECTED [3],\cal_tmp[22]_carry__4_n_14 ,\cal_tmp[22]_carry__4_n_15 ,\cal_tmp[22]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[21].remd_tmp_reg[22]_45 [22:20]}),
        .O({\NLW_cal_tmp[22]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[22]_carry__4_n_19 ,\cal_tmp[22]_carry__4_n_20 }),
        .S({1'b0,\cal_tmp[22]_carry__4_i_1_n_13 ,\cal_tmp[22]_carry__4_i_2_n_13 ,\cal_tmp[22]_carry__4_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_1 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [22]),
        .O(\cal_tmp[22]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [21]),
        .O(\cal_tmp[22]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry__4_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [20]),
        .O(\cal_tmp[22]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[22]_carry_i_1 
       (.I0(\loop[21].divisor_tmp_reg[22]_44 [0]),
        .O(\cal_tmp[22]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_2 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [3]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [4]),
        .O(\cal_tmp[22]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_3 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [2]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [3]),
        .O(\cal_tmp[22]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_4 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [1]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [2]),
        .O(\cal_tmp[22]_carry_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[22]_carry_i_5 
       (.I0(\loop[21].remd_tmp_reg[22]_45 [0]),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [1]),
        .O(\cal_tmp[22]_carry_i_5_n_13 ));
  CARRY4 \cal_tmp[23]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[23]_carry_n_13 ,\cal_tmp[23]_carry_n_14 ,\cal_tmp[23]_carry_n_15 ,\cal_tmp[23]_carry_n_16 }),
        .CYINIT(\cal_tmp[23]_carry_i_1_n_13 ),
        .DI(\loop[22].remd_tmp_reg[23]_47 [3:0]),
        .O(\NLW_cal_tmp[23]_carry_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[23]_carry_i_2_n_13 ,\cal_tmp[23]_carry_i_3_n_13 ,\cal_tmp[23]_carry_i_4_n_13 ,\cal_tmp[23]_carry_i_5_n_13 }));
  CARRY4 \cal_tmp[23]_carry__0 
       (.CI(\cal_tmp[23]_carry_n_13 ),
        .CO({\cal_tmp[23]_carry__0_n_13 ,\cal_tmp[23]_carry__0_n_14 ,\cal_tmp[23]_carry__0_n_15 ,\cal_tmp[23]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [7:4]),
        .O(\NLW_cal_tmp[23]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[23]_carry__0_i_1_n_13 ,\cal_tmp[23]_carry__0_i_2_n_13 ,\cal_tmp[23]_carry__0_i_3_n_13 ,\cal_tmp[23]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__0_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [7]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [8]),
        .O(\cal_tmp[23]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__0_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [6]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [7]),
        .O(\cal_tmp[23]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__0_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [5]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [6]),
        .O(\cal_tmp[23]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__0_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [4]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [5]),
        .O(\cal_tmp[23]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[23]_carry__1 
       (.CI(\cal_tmp[23]_carry__0_n_13 ),
        .CO({\cal_tmp[23]_carry__1_n_13 ,\cal_tmp[23]_carry__1_n_14 ,\cal_tmp[23]_carry__1_n_15 ,\cal_tmp[23]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [11:8]),
        .O(\NLW_cal_tmp[23]_carry__1_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[23]_carry__1_i_1_n_13 ,\cal_tmp[23]_carry__1_i_2_n_13 ,\cal_tmp[23]_carry__1_i_3_n_13 ,\cal_tmp[23]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__1_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [11]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [12]),
        .O(\cal_tmp[23]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__1_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [10]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [11]),
        .O(\cal_tmp[23]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__1_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [9]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [10]),
        .O(\cal_tmp[23]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__1_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [8]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [9]),
        .O(\cal_tmp[23]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[23]_carry__2 
       (.CI(\cal_tmp[23]_carry__1_n_13 ),
        .CO({\cal_tmp[23]_carry__2_n_13 ,\cal_tmp[23]_carry__2_n_14 ,\cal_tmp[23]_carry__2_n_15 ,\cal_tmp[23]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [15:12]),
        .O(\NLW_cal_tmp[23]_carry__2_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[23]_carry__2_i_1_n_13 ,\cal_tmp[23]_carry__2_i_2_n_13 ,\cal_tmp[23]_carry__2_i_3_n_13 ,\cal_tmp[23]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__2_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [15]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [16]),
        .O(\cal_tmp[23]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__2_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [14]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [15]),
        .O(\cal_tmp[23]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__2_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [13]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [14]),
        .O(\cal_tmp[23]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry__2_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [12]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [13]),
        .O(\cal_tmp[23]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[23]_carry__3 
       (.CI(\cal_tmp[23]_carry__2_n_13 ),
        .CO({\cal_tmp[23]_carry__3_n_13 ,\cal_tmp[23]_carry__3_n_14 ,\cal_tmp[23]_carry__3_n_15 ,\cal_tmp[23]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[22].remd_tmp_reg[23]_47 [19:16]),
        .O(\NLW_cal_tmp[23]_carry__3_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[23]_carry__3_i_1_n_13 ,\cal_tmp[23]_carry__3_i_2_n_13 ,\cal_tmp[23]_carry__3_i_3_n_13 ,\cal_tmp[23]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__3_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [19]),
        .O(\cal_tmp[23]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__3_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [18]),
        .O(\cal_tmp[23]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__3_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [17]),
        .O(\cal_tmp[23]_carry__3_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__3_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [16]),
        .O(\cal_tmp[23]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[23]_carry__4 
       (.CI(\cal_tmp[23]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[23]_carry__4_CO_UNCONNECTED [3],\cal_tmp[23]_carry__4_n_14 ,\cal_tmp[23]_carry__4_n_15 ,\cal_tmp[23]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[22].remd_tmp_reg[23]_47 [22:20]}),
        .O(\NLW_cal_tmp[23]_carry__4_O_UNCONNECTED [3:0]),
        .S({1'b0,\cal_tmp[23]_carry__4_i_1_n_13 ,\cal_tmp[23]_carry__4_i_2_n_13 ,\cal_tmp[23]_carry__4_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__4_i_1 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [22]),
        .O(\cal_tmp[23]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__4_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [21]),
        .O(\cal_tmp[23]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry__4_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [20]),
        .O(\cal_tmp[23]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[23]_carry_i_1 
       (.I0(\loop[22].divisor_tmp_reg[23]_46 [0]),
        .O(\cal_tmp[23]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry_i_2 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [3]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [4]),
        .O(\cal_tmp[23]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry_i_3 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [2]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [3]),
        .O(\cal_tmp[23]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry_i_4 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [1]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [2]),
        .O(\cal_tmp[23]_carry_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[23]_carry_i_5 
       (.I0(\loop[22].remd_tmp_reg[23]_47 [0]),
        .I1(\loop[22].divisor_tmp_reg[23]_46 [1]),
        .O(\cal_tmp[23]_carry_i_5_n_13 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[2]_carry_n_13 ,\cal_tmp[2]_carry_n_14 ,\cal_tmp[2]_carry_n_15 ,\cal_tmp[2]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[1].remd_tmp_reg[2]_5 [2:0],\loop[1].dividend_tmp_reg[2][23]__0_n_13 }),
        .O({\cal_tmp[2]_carry_n_17 ,\cal_tmp[2]_carry_n_18 ,\cal_tmp[2]_carry_n_19 ,\cal_tmp[2]_carry_n_20 }),
        .S({\cal_tmp[2]_carry_i_1_n_13 ,\cal_tmp[2]_carry_i_2_n_13 ,\cal_tmp[2]_carry_i_3_n_13 ,\cal_tmp[2]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[2]_carry__0 
       (.CI(\cal_tmp[2]_carry_n_13 ),
        .CO({\cal_tmp[2]_carry__0_n_13 ,\cal_tmp[2]_carry__0_n_14 ,\cal_tmp[2]_carry__0_n_15 ,\cal_tmp[2]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [6:3]),
        .O({\cal_tmp[2]_carry__0_n_17 ,\cal_tmp[2]_carry__0_n_18 ,\cal_tmp[2]_carry__0_n_19 ,\cal_tmp[2]_carry__0_n_20 }),
        .S({\cal_tmp[2]_carry__0_i_1_n_13 ,\cal_tmp[2]_carry__0_i_2_n_13 ,\cal_tmp[2]_carry__0_i_3_n_13 ,\cal_tmp[2]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [6]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .O(\cal_tmp[2]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [5]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .O(\cal_tmp[2]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [4]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .O(\cal_tmp[2]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [3]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .O(\cal_tmp[2]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[2]_carry__1 
       (.CI(\cal_tmp[2]_carry__0_n_13 ),
        .CO({\cal_tmp[2]_carry__1_n_13 ,\cal_tmp[2]_carry__1_n_14 ,\cal_tmp[2]_carry__1_n_15 ,\cal_tmp[2]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [10:7]),
        .O({\cal_tmp[2]_carry__1_n_17 ,\cal_tmp[2]_carry__1_n_18 ,\cal_tmp[2]_carry__1_n_19 ,\cal_tmp[2]_carry__1_n_20 }),
        .S({\cal_tmp[2]_carry__1_i_1_n_13 ,\cal_tmp[2]_carry__1_i_2_n_13 ,\cal_tmp[2]_carry__1_i_3_n_13 ,\cal_tmp[2]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [10]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [11]),
        .O(\cal_tmp[2]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [9]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [10]),
        .O(\cal_tmp[2]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [8]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [9]),
        .O(\cal_tmp[2]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [7]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [8]),
        .O(\cal_tmp[2]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[2]_carry__2 
       (.CI(\cal_tmp[2]_carry__1_n_13 ),
        .CO({\cal_tmp[2]_carry__2_n_13 ,\cal_tmp[2]_carry__2_n_14 ,\cal_tmp[2]_carry__2_n_15 ,\cal_tmp[2]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_5 [14:11]),
        .O({\cal_tmp[2]_carry__2_n_17 ,\cal_tmp[2]_carry__2_n_18 ,\cal_tmp[2]_carry__2_n_19 ,\cal_tmp[2]_carry__2_n_20 }),
        .S({\cal_tmp[2]_carry__2_i_1_n_13 ,\cal_tmp[2]_carry__2_i_2_n_13 ,\cal_tmp[2]_carry__2_i_3_n_13 ,\cal_tmp[2]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [14]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [15]),
        .O(\cal_tmp[2]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [13]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [14]),
        .O(\cal_tmp[2]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [12]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [13]),
        .O(\cal_tmp[2]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__2_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [11]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [12]),
        .O(\cal_tmp[2]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[2]_carry__3 
       (.CI(\cal_tmp[2]_carry__2_n_13 ),
        .CO({\NLW_cal_tmp[2]_carry__3_CO_UNCONNECTED [3],\cal_tmp[2]_carry__3_n_14 ,\cal_tmp[2]_carry__3_n_15 ,\cal_tmp[2]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[1].remd_tmp_reg[2]_5 [17:15]}),
        .O({\cal_tmp[2]_58 ,\cal_tmp[2]_carry__3_n_18 ,\cal_tmp[2]_carry__3_n_19 ,\cal_tmp[2]_carry__3_n_20 }),
        .S({1'b1,\cal_tmp[2]_carry__3_i_1_n_13 ,\cal_tmp[2]_carry__3_i_2_n_13 ,\cal_tmp[2]_carry__3_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__3_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [17]),
        .O(\cal_tmp[2]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__3_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [16]),
        .O(\cal_tmp[2]_carry__3_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__3_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [15]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [16]),
        .O(\cal_tmp[2]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [2]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .O(\cal_tmp[2]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [1]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .O(\cal_tmp[2]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [0]),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .O(\cal_tmp[2]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_4 
       (.I0(\loop[1].dividend_tmp_reg[2][23]__0_n_13 ),
        .I1(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .O(\cal_tmp[2]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_13 ,\cal_tmp[3]_carry_n_14 ,\cal_tmp[3]_carry_n_15 ,\cal_tmp[3]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg[3]_7 [2:0],\loop[2].dividend_tmp_reg[3][23]__0_n_13 }),
        .O({\cal_tmp[3]_carry_n_17 ,\cal_tmp[3]_carry_n_18 ,\cal_tmp[3]_carry_n_19 ,\cal_tmp[3]_carry_n_20 }),
        .S({\cal_tmp[3]_carry_i_1_n_13 ,\cal_tmp[3]_carry_i_2_n_13 ,\cal_tmp[3]_carry_i_3_n_13 ,\cal_tmp[3]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_13 ),
        .CO({\cal_tmp[3]_carry__0_n_13 ,\cal_tmp[3]_carry__0_n_14 ,\cal_tmp[3]_carry__0_n_15 ,\cal_tmp[3]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [6:3]),
        .O({\cal_tmp[3]_carry__0_n_17 ,\cal_tmp[3]_carry__0_n_18 ,\cal_tmp[3]_carry__0_n_19 ,\cal_tmp[3]_carry__0_n_20 }),
        .S({\cal_tmp[3]_carry__0_i_1_n_13 ,\cal_tmp[3]_carry__0_i_2_n_13 ,\cal_tmp[3]_carry__0_i_3_n_13 ,\cal_tmp[3]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [6]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .O(\cal_tmp[3]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [5]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .O(\cal_tmp[3]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [4]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .O(\cal_tmp[3]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [3]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .O(\cal_tmp[3]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[3]_carry__1 
       (.CI(\cal_tmp[3]_carry__0_n_13 ),
        .CO({\cal_tmp[3]_carry__1_n_13 ,\cal_tmp[3]_carry__1_n_14 ,\cal_tmp[3]_carry__1_n_15 ,\cal_tmp[3]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [10:7]),
        .O({\cal_tmp[3]_carry__1_n_17 ,\cal_tmp[3]_carry__1_n_18 ,\cal_tmp[3]_carry__1_n_19 ,\cal_tmp[3]_carry__1_n_20 }),
        .S({\cal_tmp[3]_carry__1_i_1_n_13 ,\cal_tmp[3]_carry__1_i_2_n_13 ,\cal_tmp[3]_carry__1_i_3_n_13 ,\cal_tmp[3]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [10]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [11]),
        .O(\cal_tmp[3]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [9]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [10]),
        .O(\cal_tmp[3]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [8]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [9]),
        .O(\cal_tmp[3]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [7]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [8]),
        .O(\cal_tmp[3]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[3]_carry__2 
       (.CI(\cal_tmp[3]_carry__1_n_13 ),
        .CO({\cal_tmp[3]_carry__2_n_13 ,\cal_tmp[3]_carry__2_n_14 ,\cal_tmp[3]_carry__2_n_15 ,\cal_tmp[3]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [14:11]),
        .O({\cal_tmp[3]_carry__2_n_17 ,\cal_tmp[3]_carry__2_n_18 ,\cal_tmp[3]_carry__2_n_19 ,\cal_tmp[3]_carry__2_n_20 }),
        .S({\cal_tmp[3]_carry__2_i_1_n_13 ,\cal_tmp[3]_carry__2_i_2_n_13 ,\cal_tmp[3]_carry__2_i_3_n_13 ,\cal_tmp[3]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [14]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [15]),
        .O(\cal_tmp[3]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [13]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [14]),
        .O(\cal_tmp[3]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [12]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [13]),
        .O(\cal_tmp[3]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__2_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [11]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [12]),
        .O(\cal_tmp[3]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[3]_carry__3 
       (.CI(\cal_tmp[3]_carry__2_n_13 ),
        .CO({\cal_tmp[3]_carry__3_n_13 ,\cal_tmp[3]_carry__3_n_14 ,\cal_tmp[3]_carry__3_n_15 ,\cal_tmp[3]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_7 [18:15]),
        .O({\cal_tmp[3]_carry__3_n_17 ,\cal_tmp[3]_carry__3_n_18 ,\cal_tmp[3]_carry__3_n_19 ,\cal_tmp[3]_carry__3_n_20 }),
        .S({\cal_tmp[3]_carry__3_i_1_n_13 ,\cal_tmp[3]_carry__3_i_2_n_13 ,\cal_tmp[3]_carry__3_i_3_n_13 ,\cal_tmp[3]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__3_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [18]),
        .O(\cal_tmp[3]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__3_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [17]),
        .O(\cal_tmp[3]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__3_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [16]),
        .O(\cal_tmp[3]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__3_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [15]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [16]),
        .O(\cal_tmp[3]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[3]_carry__4 
       (.CI(\cal_tmp[3]_carry__3_n_13 ),
        .CO(\NLW_cal_tmp[3]_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__4_O_UNCONNECTED [3:1],\cal_tmp[3]_59 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [2]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .O(\cal_tmp[3]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [1]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .O(\cal_tmp[3]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [0]),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .O(\cal_tmp[3]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_4 
       (.I0(\loop[2].dividend_tmp_reg[3][23]__0_n_13 ),
        .I1(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .O(\cal_tmp[3]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_13 ,\cal_tmp[4]_carry_n_14 ,\cal_tmp[4]_carry_n_15 ,\cal_tmp[4]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg[4]_9 [2:0],\loop[3].dividend_tmp_reg[4][23]__0_n_13 }),
        .O({\cal_tmp[4]_carry_n_17 ,\cal_tmp[4]_carry_n_18 ,\cal_tmp[4]_carry_n_19 ,\cal_tmp[4]_carry_n_20 }),
        .S({\cal_tmp[4]_carry_i_1_n_13 ,\cal_tmp[4]_carry_i_2_n_13 ,\cal_tmp[4]_carry_i_3_n_13 ,\cal_tmp[4]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_13 ),
        .CO({\cal_tmp[4]_carry__0_n_13 ,\cal_tmp[4]_carry__0_n_14 ,\cal_tmp[4]_carry__0_n_15 ,\cal_tmp[4]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [6:3]),
        .O({\cal_tmp[4]_carry__0_n_17 ,\cal_tmp[4]_carry__0_n_18 ,\cal_tmp[4]_carry__0_n_19 ,\cal_tmp[4]_carry__0_n_20 }),
        .S({\cal_tmp[4]_carry__0_i_1_n_13 ,\cal_tmp[4]_carry__0_i_2_n_13 ,\cal_tmp[4]_carry__0_i_3_n_13 ,\cal_tmp[4]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [6]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .O(\cal_tmp[4]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [5]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .O(\cal_tmp[4]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [4]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .O(\cal_tmp[4]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [3]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .O(\cal_tmp[4]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[4]_carry__1 
       (.CI(\cal_tmp[4]_carry__0_n_13 ),
        .CO({\cal_tmp[4]_carry__1_n_13 ,\cal_tmp[4]_carry__1_n_14 ,\cal_tmp[4]_carry__1_n_15 ,\cal_tmp[4]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [10:7]),
        .O({\cal_tmp[4]_carry__1_n_17 ,\cal_tmp[4]_carry__1_n_18 ,\cal_tmp[4]_carry__1_n_19 ,\cal_tmp[4]_carry__1_n_20 }),
        .S({\cal_tmp[4]_carry__1_i_1_n_13 ,\cal_tmp[4]_carry__1_i_2_n_13 ,\cal_tmp[4]_carry__1_i_3_n_13 ,\cal_tmp[4]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [10]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [11]),
        .O(\cal_tmp[4]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [9]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [10]),
        .O(\cal_tmp[4]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [8]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [9]),
        .O(\cal_tmp[4]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [7]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [8]),
        .O(\cal_tmp[4]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[4]_carry__2 
       (.CI(\cal_tmp[4]_carry__1_n_13 ),
        .CO({\cal_tmp[4]_carry__2_n_13 ,\cal_tmp[4]_carry__2_n_14 ,\cal_tmp[4]_carry__2_n_15 ,\cal_tmp[4]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [14:11]),
        .O({\cal_tmp[4]_carry__2_n_17 ,\cal_tmp[4]_carry__2_n_18 ,\cal_tmp[4]_carry__2_n_19 ,\cal_tmp[4]_carry__2_n_20 }),
        .S({\cal_tmp[4]_carry__2_i_1_n_13 ,\cal_tmp[4]_carry__2_i_2_n_13 ,\cal_tmp[4]_carry__2_i_3_n_13 ,\cal_tmp[4]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [14]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [15]),
        .O(\cal_tmp[4]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [13]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [14]),
        .O(\cal_tmp[4]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [12]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [13]),
        .O(\cal_tmp[4]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__2_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [11]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [12]),
        .O(\cal_tmp[4]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[4]_carry__3 
       (.CI(\cal_tmp[4]_carry__2_n_13 ),
        .CO({\cal_tmp[4]_carry__3_n_13 ,\cal_tmp[4]_carry__3_n_14 ,\cal_tmp[4]_carry__3_n_15 ,\cal_tmp[4]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_9 [18:15]),
        .O({\cal_tmp[4]_carry__3_n_17 ,\cal_tmp[4]_carry__3_n_18 ,\cal_tmp[4]_carry__3_n_19 ,\cal_tmp[4]_carry__3_n_20 }),
        .S({\cal_tmp[4]_carry__3_i_1_n_13 ,\cal_tmp[4]_carry__3_i_2_n_13 ,\cal_tmp[4]_carry__3_i_3_n_13 ,\cal_tmp[4]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__3_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [18]),
        .O(\cal_tmp[4]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__3_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [17]),
        .O(\cal_tmp[4]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__3_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [16]),
        .O(\cal_tmp[4]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__3_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [15]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [16]),
        .O(\cal_tmp[4]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[4]_carry__4 
       (.CI(\cal_tmp[4]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[4]_carry__4_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg[4]_9 [19]}),
        .O({\NLW_cal_tmp[4]_carry__4_O_UNCONNECTED [3:2],\cal_tmp[4]_60 ,\cal_tmp[4]_carry__4_n_20 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__4_i_1_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__4_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [19]),
        .O(\cal_tmp[4]_carry__4_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [2]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .O(\cal_tmp[4]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [1]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .O(\cal_tmp[4]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [0]),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .O(\cal_tmp[4]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_4 
       (.I0(\loop[3].dividend_tmp_reg[4][23]__0_n_13 ),
        .I1(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .O(\cal_tmp[4]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_13 ,\cal_tmp[5]_carry_n_14 ,\cal_tmp[5]_carry_n_15 ,\cal_tmp[5]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg[5]_11 [2:0],\loop[4].dividend_tmp_reg[5][23]__0_n_13 }),
        .O({\cal_tmp[5]_carry_n_17 ,\cal_tmp[5]_carry_n_18 ,\cal_tmp[5]_carry_n_19 ,\cal_tmp[5]_carry_n_20 }),
        .S({\cal_tmp[5]_carry_i_1_n_13 ,\cal_tmp[5]_carry_i_2_n_13 ,\cal_tmp[5]_carry_i_3_n_13 ,\cal_tmp[5]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_13 ),
        .CO({\cal_tmp[5]_carry__0_n_13 ,\cal_tmp[5]_carry__0_n_14 ,\cal_tmp[5]_carry__0_n_15 ,\cal_tmp[5]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [6:3]),
        .O({\cal_tmp[5]_carry__0_n_17 ,\cal_tmp[5]_carry__0_n_18 ,\cal_tmp[5]_carry__0_n_19 ,\cal_tmp[5]_carry__0_n_20 }),
        .S({\cal_tmp[5]_carry__0_i_1_n_13 ,\cal_tmp[5]_carry__0_i_2_n_13 ,\cal_tmp[5]_carry__0_i_3_n_13 ,\cal_tmp[5]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [6]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .O(\cal_tmp[5]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [5]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .O(\cal_tmp[5]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [4]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .O(\cal_tmp[5]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [3]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .O(\cal_tmp[5]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[5]_carry__1 
       (.CI(\cal_tmp[5]_carry__0_n_13 ),
        .CO({\cal_tmp[5]_carry__1_n_13 ,\cal_tmp[5]_carry__1_n_14 ,\cal_tmp[5]_carry__1_n_15 ,\cal_tmp[5]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [10:7]),
        .O({\cal_tmp[5]_carry__1_n_17 ,\cal_tmp[5]_carry__1_n_18 ,\cal_tmp[5]_carry__1_n_19 ,\cal_tmp[5]_carry__1_n_20 }),
        .S({\cal_tmp[5]_carry__1_i_1_n_13 ,\cal_tmp[5]_carry__1_i_2_n_13 ,\cal_tmp[5]_carry__1_i_3_n_13 ,\cal_tmp[5]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [10]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [11]),
        .O(\cal_tmp[5]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [9]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [10]),
        .O(\cal_tmp[5]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [8]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [9]),
        .O(\cal_tmp[5]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [7]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [8]),
        .O(\cal_tmp[5]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[5]_carry__2 
       (.CI(\cal_tmp[5]_carry__1_n_13 ),
        .CO({\cal_tmp[5]_carry__2_n_13 ,\cal_tmp[5]_carry__2_n_14 ,\cal_tmp[5]_carry__2_n_15 ,\cal_tmp[5]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [14:11]),
        .O({\cal_tmp[5]_carry__2_n_17 ,\cal_tmp[5]_carry__2_n_18 ,\cal_tmp[5]_carry__2_n_19 ,\cal_tmp[5]_carry__2_n_20 }),
        .S({\cal_tmp[5]_carry__2_i_1_n_13 ,\cal_tmp[5]_carry__2_i_2_n_13 ,\cal_tmp[5]_carry__2_i_3_n_13 ,\cal_tmp[5]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [14]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [15]),
        .O(\cal_tmp[5]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [13]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [14]),
        .O(\cal_tmp[5]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [12]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [13]),
        .O(\cal_tmp[5]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__2_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [11]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [12]),
        .O(\cal_tmp[5]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[5]_carry__3 
       (.CI(\cal_tmp[5]_carry__2_n_13 ),
        .CO({\cal_tmp[5]_carry__3_n_13 ,\cal_tmp[5]_carry__3_n_14 ,\cal_tmp[5]_carry__3_n_15 ,\cal_tmp[5]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_11 [18:15]),
        .O({\cal_tmp[5]_carry__3_n_17 ,\cal_tmp[5]_carry__3_n_18 ,\cal_tmp[5]_carry__3_n_19 ,\cal_tmp[5]_carry__3_n_20 }),
        .S({\cal_tmp[5]_carry__3_i_1_n_13 ,\cal_tmp[5]_carry__3_i_2_n_13 ,\cal_tmp[5]_carry__3_i_3_n_13 ,\cal_tmp[5]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__3_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [18]),
        .O(\cal_tmp[5]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__3_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [17]),
        .O(\cal_tmp[5]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__3_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [16]),
        .O(\cal_tmp[5]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__3_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [15]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [16]),
        .O(\cal_tmp[5]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[5]_carry__4 
       (.CI(\cal_tmp[5]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[5]_carry__4_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__4_n_15 ,\cal_tmp[5]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg[5]_11 [20:19]}),
        .O({\NLW_cal_tmp[5]_carry__4_O_UNCONNECTED [3],\cal_tmp[5]_61 ,\cal_tmp[5]_carry__4_n_19 ,\cal_tmp[5]_carry__4_n_20 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__4_i_1_n_13 ,\cal_tmp[5]_carry__4_i_2_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__4_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [20]),
        .O(\cal_tmp[5]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__4_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [19]),
        .O(\cal_tmp[5]_carry__4_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [2]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .O(\cal_tmp[5]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [1]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .O(\cal_tmp[5]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [0]),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .O(\cal_tmp[5]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_4 
       (.I0(\loop[4].dividend_tmp_reg[5][23]__0_n_13 ),
        .I1(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .O(\cal_tmp[5]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_13 ,\cal_tmp[6]_carry_n_14 ,\cal_tmp[6]_carry_n_15 ,\cal_tmp[6]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg[6]_13 [2:0],\loop[5].dividend_tmp_reg[6][23]__0_n_13 }),
        .O({\cal_tmp[6]_carry_n_17 ,\cal_tmp[6]_carry_n_18 ,\cal_tmp[6]_carry_n_19 ,\cal_tmp[6]_carry_n_20 }),
        .S({\cal_tmp[6]_carry_i_1_n_13 ,\cal_tmp[6]_carry_i_2_n_13 ,\cal_tmp[6]_carry_i_3_n_13 ,\cal_tmp[6]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_13 ),
        .CO({\cal_tmp[6]_carry__0_n_13 ,\cal_tmp[6]_carry__0_n_14 ,\cal_tmp[6]_carry__0_n_15 ,\cal_tmp[6]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [6:3]),
        .O({\cal_tmp[6]_carry__0_n_17 ,\cal_tmp[6]_carry__0_n_18 ,\cal_tmp[6]_carry__0_n_19 ,\cal_tmp[6]_carry__0_n_20 }),
        .S({\cal_tmp[6]_carry__0_i_1_n_13 ,\cal_tmp[6]_carry__0_i_2_n_13 ,\cal_tmp[6]_carry__0_i_3_n_13 ,\cal_tmp[6]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [6]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .O(\cal_tmp[6]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [5]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .O(\cal_tmp[6]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [4]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .O(\cal_tmp[6]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [3]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .O(\cal_tmp[6]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[6]_carry__1 
       (.CI(\cal_tmp[6]_carry__0_n_13 ),
        .CO({\cal_tmp[6]_carry__1_n_13 ,\cal_tmp[6]_carry__1_n_14 ,\cal_tmp[6]_carry__1_n_15 ,\cal_tmp[6]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [10:7]),
        .O({\cal_tmp[6]_carry__1_n_17 ,\cal_tmp[6]_carry__1_n_18 ,\cal_tmp[6]_carry__1_n_19 ,\cal_tmp[6]_carry__1_n_20 }),
        .S({\cal_tmp[6]_carry__1_i_1_n_13 ,\cal_tmp[6]_carry__1_i_2_n_13 ,\cal_tmp[6]_carry__1_i_3_n_13 ,\cal_tmp[6]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [10]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [11]),
        .O(\cal_tmp[6]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [9]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [10]),
        .O(\cal_tmp[6]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [8]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [9]),
        .O(\cal_tmp[6]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [7]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [8]),
        .O(\cal_tmp[6]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[6]_carry__2 
       (.CI(\cal_tmp[6]_carry__1_n_13 ),
        .CO({\cal_tmp[6]_carry__2_n_13 ,\cal_tmp[6]_carry__2_n_14 ,\cal_tmp[6]_carry__2_n_15 ,\cal_tmp[6]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [14:11]),
        .O({\cal_tmp[6]_carry__2_n_17 ,\cal_tmp[6]_carry__2_n_18 ,\cal_tmp[6]_carry__2_n_19 ,\cal_tmp[6]_carry__2_n_20 }),
        .S({\cal_tmp[6]_carry__2_i_1_n_13 ,\cal_tmp[6]_carry__2_i_2_n_13 ,\cal_tmp[6]_carry__2_i_3_n_13 ,\cal_tmp[6]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [14]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [15]),
        .O(\cal_tmp[6]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [13]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [14]),
        .O(\cal_tmp[6]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [12]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [13]),
        .O(\cal_tmp[6]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__2_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [11]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [12]),
        .O(\cal_tmp[6]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[6]_carry__3 
       (.CI(\cal_tmp[6]_carry__2_n_13 ),
        .CO({\cal_tmp[6]_carry__3_n_13 ,\cal_tmp[6]_carry__3_n_14 ,\cal_tmp[6]_carry__3_n_15 ,\cal_tmp[6]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_13 [18:15]),
        .O({\cal_tmp[6]_carry__3_n_17 ,\cal_tmp[6]_carry__3_n_18 ,\cal_tmp[6]_carry__3_n_19 ,\cal_tmp[6]_carry__3_n_20 }),
        .S({\cal_tmp[6]_carry__3_i_1_n_13 ,\cal_tmp[6]_carry__3_i_2_n_13 ,\cal_tmp[6]_carry__3_i_3_n_13 ,\cal_tmp[6]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__3_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [18]),
        .O(\cal_tmp[6]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__3_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [17]),
        .O(\cal_tmp[6]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__3_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [16]),
        .O(\cal_tmp[6]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__3_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [15]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [16]),
        .O(\cal_tmp[6]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[6]_carry__4 
       (.CI(\cal_tmp[6]_carry__3_n_13 ),
        .CO({\NLW_cal_tmp[6]_carry__4_CO_UNCONNECTED [3],\cal_tmp[6]_carry__4_n_14 ,\cal_tmp[6]_carry__4_n_15 ,\cal_tmp[6]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg[6]_13 [21:19]}),
        .O({\cal_tmp[6]_62 ,\cal_tmp[6]_carry__4_n_18 ,\cal_tmp[6]_carry__4_n_19 ,\cal_tmp[6]_carry__4_n_20 }),
        .S({1'b1,\cal_tmp[6]_carry__4_i_1_n_13 ,\cal_tmp[6]_carry__4_i_2_n_13 ,\cal_tmp[6]_carry__4_i_3_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__4_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [21]),
        .O(\cal_tmp[6]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__4_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [20]),
        .O(\cal_tmp[6]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__4_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [19]),
        .O(\cal_tmp[6]_carry__4_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [2]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .O(\cal_tmp[6]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [1]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .O(\cal_tmp[6]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [0]),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .O(\cal_tmp[6]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_4 
       (.I0(\loop[5].dividend_tmp_reg[6][23]__0_n_13 ),
        .I1(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .O(\cal_tmp[6]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_13 ,\cal_tmp[7]_carry_n_14 ,\cal_tmp[7]_carry_n_15 ,\cal_tmp[7]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg[7]_15 [2:0],\loop[6].dividend_tmp_reg[7][23]__0_n_13 }),
        .O({\cal_tmp[7]_carry_n_17 ,\cal_tmp[7]_carry_n_18 ,\cal_tmp[7]_carry_n_19 ,\cal_tmp[7]_carry_n_20 }),
        .S({\cal_tmp[7]_carry_i_1_n_13 ,\cal_tmp[7]_carry_i_2_n_13 ,\cal_tmp[7]_carry_i_3_n_13 ,\cal_tmp[7]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_13 ),
        .CO({\cal_tmp[7]_carry__0_n_13 ,\cal_tmp[7]_carry__0_n_14 ,\cal_tmp[7]_carry__0_n_15 ,\cal_tmp[7]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [6:3]),
        .O({\cal_tmp[7]_carry__0_n_17 ,\cal_tmp[7]_carry__0_n_18 ,\cal_tmp[7]_carry__0_n_19 ,\cal_tmp[7]_carry__0_n_20 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_13 ,\cal_tmp[7]_carry__0_i_2_n_13 ,\cal_tmp[7]_carry__0_i_3_n_13 ,\cal_tmp[7]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [6]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .O(\cal_tmp[7]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [5]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .O(\cal_tmp[7]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [4]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .O(\cal_tmp[7]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [3]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .O(\cal_tmp[7]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_13 ),
        .CO({\cal_tmp[7]_carry__1_n_13 ,\cal_tmp[7]_carry__1_n_14 ,\cal_tmp[7]_carry__1_n_15 ,\cal_tmp[7]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [10:7]),
        .O({\cal_tmp[7]_carry__1_n_17 ,\cal_tmp[7]_carry__1_n_18 ,\cal_tmp[7]_carry__1_n_19 ,\cal_tmp[7]_carry__1_n_20 }),
        .S({\cal_tmp[7]_carry__1_i_1_n_13 ,\cal_tmp[7]_carry__1_i_2_n_13 ,\cal_tmp[7]_carry__1_i_3_n_13 ,\cal_tmp[7]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [10]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [11]),
        .O(\cal_tmp[7]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [9]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [10]),
        .O(\cal_tmp[7]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [8]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [9]),
        .O(\cal_tmp[7]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [7]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [8]),
        .O(\cal_tmp[7]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[7]_carry__2 
       (.CI(\cal_tmp[7]_carry__1_n_13 ),
        .CO({\cal_tmp[7]_carry__2_n_13 ,\cal_tmp[7]_carry__2_n_14 ,\cal_tmp[7]_carry__2_n_15 ,\cal_tmp[7]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [14:11]),
        .O({\cal_tmp[7]_carry__2_n_17 ,\cal_tmp[7]_carry__2_n_18 ,\cal_tmp[7]_carry__2_n_19 ,\cal_tmp[7]_carry__2_n_20 }),
        .S({\cal_tmp[7]_carry__2_i_1_n_13 ,\cal_tmp[7]_carry__2_i_2_n_13 ,\cal_tmp[7]_carry__2_i_3_n_13 ,\cal_tmp[7]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [14]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [15]),
        .O(\cal_tmp[7]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [13]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [14]),
        .O(\cal_tmp[7]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [12]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [13]),
        .O(\cal_tmp[7]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__2_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [11]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [12]),
        .O(\cal_tmp[7]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[7]_carry__3 
       (.CI(\cal_tmp[7]_carry__2_n_13 ),
        .CO({\cal_tmp[7]_carry__3_n_13 ,\cal_tmp[7]_carry__3_n_14 ,\cal_tmp[7]_carry__3_n_15 ,\cal_tmp[7]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [18:15]),
        .O({\cal_tmp[7]_carry__3_n_17 ,\cal_tmp[7]_carry__3_n_18 ,\cal_tmp[7]_carry__3_n_19 ,\cal_tmp[7]_carry__3_n_20 }),
        .S({\cal_tmp[7]_carry__3_i_1_n_13 ,\cal_tmp[7]_carry__3_i_2_n_13 ,\cal_tmp[7]_carry__3_i_3_n_13 ,\cal_tmp[7]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__3_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [18]),
        .O(\cal_tmp[7]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__3_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [17]),
        .O(\cal_tmp[7]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__3_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [16]),
        .O(\cal_tmp[7]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__3_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [15]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [16]),
        .O(\cal_tmp[7]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[7]_carry__4 
       (.CI(\cal_tmp[7]_carry__3_n_13 ),
        .CO({\cal_tmp[7]_carry__4_n_13 ,\cal_tmp[7]_carry__4_n_14 ,\cal_tmp[7]_carry__4_n_15 ,\cal_tmp[7]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_15 [22:19]),
        .O({\NLW_cal_tmp[7]_carry__4_O_UNCONNECTED [3],\cal_tmp[7]_carry__4_n_18 ,\cal_tmp[7]_carry__4_n_19 ,\cal_tmp[7]_carry__4_n_20 }),
        .S({\cal_tmp[7]_carry__4_i_1_n_13 ,\cal_tmp[7]_carry__4_i_2_n_13 ,\cal_tmp[7]_carry__4_i_3_n_13 ,\cal_tmp[7]_carry__4_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__4_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [22]),
        .O(\cal_tmp[7]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__4_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [21]),
        .O(\cal_tmp[7]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__4_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [20]),
        .O(\cal_tmp[7]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__4_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [19]),
        .O(\cal_tmp[7]_carry__4_i_4_n_13 ));
  CARRY4 \cal_tmp[7]_carry__5 
       (.CI(\cal_tmp[7]_carry__4_n_13 ),
        .CO(\NLW_cal_tmp[7]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[7]_48 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [2]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .O(\cal_tmp[7]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [1]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .O(\cal_tmp[7]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [0]),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .O(\cal_tmp[7]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_4 
       (.I0(\loop[6].dividend_tmp_reg[7][23]__0_n_13 ),
        .I1(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .O(\cal_tmp[7]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_13 ,\cal_tmp[8]_carry_n_14 ,\cal_tmp[8]_carry_n_15 ,\cal_tmp[8]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg[8]_17 [2:0],\loop[7].dividend_tmp_reg[8][23]__0_n_13 }),
        .O({\cal_tmp[8]_carry_n_17 ,\cal_tmp[8]_carry_n_18 ,\cal_tmp[8]_carry_n_19 ,\cal_tmp[8]_carry_n_20 }),
        .S({\cal_tmp[8]_carry_i_1_n_13 ,\cal_tmp[8]_carry_i_2_n_13 ,\cal_tmp[8]_carry_i_3_n_13 ,\cal_tmp[8]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_13 ),
        .CO({\cal_tmp[8]_carry__0_n_13 ,\cal_tmp[8]_carry__0_n_14 ,\cal_tmp[8]_carry__0_n_15 ,\cal_tmp[8]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [6:3]),
        .O({\cal_tmp[8]_carry__0_n_17 ,\cal_tmp[8]_carry__0_n_18 ,\cal_tmp[8]_carry__0_n_19 ,\cal_tmp[8]_carry__0_n_20 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_13 ,\cal_tmp[8]_carry__0_i_2_n_13 ,\cal_tmp[8]_carry__0_i_3_n_13 ,\cal_tmp[8]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [6]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .O(\cal_tmp[8]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [5]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .O(\cal_tmp[8]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [4]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .O(\cal_tmp[8]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [3]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .O(\cal_tmp[8]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_13 ),
        .CO({\cal_tmp[8]_carry__1_n_13 ,\cal_tmp[8]_carry__1_n_14 ,\cal_tmp[8]_carry__1_n_15 ,\cal_tmp[8]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [10:7]),
        .O({\cal_tmp[8]_carry__1_n_17 ,\cal_tmp[8]_carry__1_n_18 ,\cal_tmp[8]_carry__1_n_19 ,\cal_tmp[8]_carry__1_n_20 }),
        .S({\cal_tmp[8]_carry__1_i_1_n_13 ,\cal_tmp[8]_carry__1_i_2_n_13 ,\cal_tmp[8]_carry__1_i_3_n_13 ,\cal_tmp[8]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [10]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [11]),
        .O(\cal_tmp[8]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [9]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [10]),
        .O(\cal_tmp[8]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [8]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [9]),
        .O(\cal_tmp[8]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [7]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [8]),
        .O(\cal_tmp[8]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[8]_carry__2 
       (.CI(\cal_tmp[8]_carry__1_n_13 ),
        .CO({\cal_tmp[8]_carry__2_n_13 ,\cal_tmp[8]_carry__2_n_14 ,\cal_tmp[8]_carry__2_n_15 ,\cal_tmp[8]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [14:11]),
        .O({\cal_tmp[8]_carry__2_n_17 ,\cal_tmp[8]_carry__2_n_18 ,\cal_tmp[8]_carry__2_n_19 ,\cal_tmp[8]_carry__2_n_20 }),
        .S({\cal_tmp[8]_carry__2_i_1_n_13 ,\cal_tmp[8]_carry__2_i_2_n_13 ,\cal_tmp[8]_carry__2_i_3_n_13 ,\cal_tmp[8]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [14]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [15]),
        .O(\cal_tmp[8]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [13]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [14]),
        .O(\cal_tmp[8]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [12]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [13]),
        .O(\cal_tmp[8]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__2_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [11]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [12]),
        .O(\cal_tmp[8]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[8]_carry__3 
       (.CI(\cal_tmp[8]_carry__2_n_13 ),
        .CO({\cal_tmp[8]_carry__3_n_13 ,\cal_tmp[8]_carry__3_n_14 ,\cal_tmp[8]_carry__3_n_15 ,\cal_tmp[8]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [18:15]),
        .O({\cal_tmp[8]_carry__3_n_17 ,\cal_tmp[8]_carry__3_n_18 ,\cal_tmp[8]_carry__3_n_19 ,\cal_tmp[8]_carry__3_n_20 }),
        .S({\cal_tmp[8]_carry__3_i_1_n_13 ,\cal_tmp[8]_carry__3_i_2_n_13 ,\cal_tmp[8]_carry__3_i_3_n_13 ,\cal_tmp[8]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__3_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [18]),
        .O(\cal_tmp[8]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__3_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [17]),
        .O(\cal_tmp[8]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__3_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [16]),
        .O(\cal_tmp[8]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__3_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [15]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [16]),
        .O(\cal_tmp[8]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[8]_carry__4 
       (.CI(\cal_tmp[8]_carry__3_n_13 ),
        .CO({\cal_tmp[8]_carry__4_n_13 ,\cal_tmp[8]_carry__4_n_14 ,\cal_tmp[8]_carry__4_n_15 ,\cal_tmp[8]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_17 [22:19]),
        .O({\NLW_cal_tmp[8]_carry__4_O_UNCONNECTED [3],\cal_tmp[8]_carry__4_n_18 ,\cal_tmp[8]_carry__4_n_19 ,\cal_tmp[8]_carry__4_n_20 }),
        .S({\cal_tmp[8]_carry__4_i_1_n_13 ,\cal_tmp[8]_carry__4_i_2_n_13 ,\cal_tmp[8]_carry__4_i_3_n_13 ,\cal_tmp[8]_carry__4_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__4_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [22]),
        .O(\cal_tmp[8]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__4_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [21]),
        .O(\cal_tmp[8]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__4_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [20]),
        .O(\cal_tmp[8]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__4_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [19]),
        .O(\cal_tmp[8]_carry__4_i_4_n_13 ));
  CARRY4 \cal_tmp[8]_carry__5 
       (.CI(\cal_tmp[8]_carry__4_n_13 ),
        .CO(\NLW_cal_tmp[8]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[8]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[8]_49 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [2]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .O(\cal_tmp[8]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [1]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .O(\cal_tmp[8]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [0]),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .O(\cal_tmp[8]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_4 
       (.I0(\loop[7].dividend_tmp_reg[8][23]__0_n_13 ),
        .I1(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .O(\cal_tmp[8]_carry_i_4_n_13 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_13 ,\cal_tmp[9]_carry_n_14 ,\cal_tmp[9]_carry_n_15 ,\cal_tmp[9]_carry_n_16 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg[9]_19 [2:0],\loop[8].dividend_tmp_reg[9][23]__0_n_13 }),
        .O({\cal_tmp[9]_carry_n_17 ,\cal_tmp[9]_carry_n_18 ,\cal_tmp[9]_carry_n_19 ,\cal_tmp[9]_carry_n_20 }),
        .S({\cal_tmp[9]_carry_i_1_n_13 ,\cal_tmp[9]_carry_i_2_n_13 ,\cal_tmp[9]_carry_i_3_n_13 ,\cal_tmp[9]_carry_i_4_n_13 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_13 ),
        .CO({\cal_tmp[9]_carry__0_n_13 ,\cal_tmp[9]_carry__0_n_14 ,\cal_tmp[9]_carry__0_n_15 ,\cal_tmp[9]_carry__0_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [6:3]),
        .O({\cal_tmp[9]_carry__0_n_17 ,\cal_tmp[9]_carry__0_n_18 ,\cal_tmp[9]_carry__0_n_19 ,\cal_tmp[9]_carry__0_n_20 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_13 ,\cal_tmp[9]_carry__0_i_2_n_13 ,\cal_tmp[9]_carry__0_i_3_n_13 ,\cal_tmp[9]_carry__0_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [6]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .O(\cal_tmp[9]_carry__0_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [5]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .O(\cal_tmp[9]_carry__0_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [4]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .O(\cal_tmp[9]_carry__0_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [3]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .O(\cal_tmp[9]_carry__0_i_4_n_13 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_13 ),
        .CO({\cal_tmp[9]_carry__1_n_13 ,\cal_tmp[9]_carry__1_n_14 ,\cal_tmp[9]_carry__1_n_15 ,\cal_tmp[9]_carry__1_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [10:7]),
        .O({\cal_tmp[9]_carry__1_n_17 ,\cal_tmp[9]_carry__1_n_18 ,\cal_tmp[9]_carry__1_n_19 ,\cal_tmp[9]_carry__1_n_20 }),
        .S({\cal_tmp[9]_carry__1_i_1_n_13 ,\cal_tmp[9]_carry__1_i_2_n_13 ,\cal_tmp[9]_carry__1_i_3_n_13 ,\cal_tmp[9]_carry__1_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [10]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [11]),
        .O(\cal_tmp[9]_carry__1_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [9]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [10]),
        .O(\cal_tmp[9]_carry__1_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [8]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [9]),
        .O(\cal_tmp[9]_carry__1_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [7]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [8]),
        .O(\cal_tmp[9]_carry__1_i_4_n_13 ));
  CARRY4 \cal_tmp[9]_carry__2 
       (.CI(\cal_tmp[9]_carry__1_n_13 ),
        .CO({\cal_tmp[9]_carry__2_n_13 ,\cal_tmp[9]_carry__2_n_14 ,\cal_tmp[9]_carry__2_n_15 ,\cal_tmp[9]_carry__2_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [14:11]),
        .O({\cal_tmp[9]_carry__2_n_17 ,\cal_tmp[9]_carry__2_n_18 ,\cal_tmp[9]_carry__2_n_19 ,\cal_tmp[9]_carry__2_n_20 }),
        .S({\cal_tmp[9]_carry__2_i_1_n_13 ,\cal_tmp[9]_carry__2_i_2_n_13 ,\cal_tmp[9]_carry__2_i_3_n_13 ,\cal_tmp[9]_carry__2_i_4_n_13 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [14]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [15]),
        .O(\cal_tmp[9]_carry__2_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [13]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [14]),
        .O(\cal_tmp[9]_carry__2_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [12]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [13]),
        .O(\cal_tmp[9]_carry__2_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__2_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [11]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [12]),
        .O(\cal_tmp[9]_carry__2_i_4_n_13 ));
  CARRY4 \cal_tmp[9]_carry__3 
       (.CI(\cal_tmp[9]_carry__2_n_13 ),
        .CO({\cal_tmp[9]_carry__3_n_13 ,\cal_tmp[9]_carry__3_n_14 ,\cal_tmp[9]_carry__3_n_15 ,\cal_tmp[9]_carry__3_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [18:15]),
        .O({\cal_tmp[9]_carry__3_n_17 ,\cal_tmp[9]_carry__3_n_18 ,\cal_tmp[9]_carry__3_n_19 ,\cal_tmp[9]_carry__3_n_20 }),
        .S({\cal_tmp[9]_carry__3_i_1_n_13 ,\cal_tmp[9]_carry__3_i_2_n_13 ,\cal_tmp[9]_carry__3_i_3_n_13 ,\cal_tmp[9]_carry__3_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [18]),
        .O(\cal_tmp[9]_carry__3_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [17]),
        .O(\cal_tmp[9]_carry__3_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [16]),
        .O(\cal_tmp[9]_carry__3_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__3_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [15]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [16]),
        .O(\cal_tmp[9]_carry__3_i_4_n_13 ));
  CARRY4 \cal_tmp[9]_carry__4 
       (.CI(\cal_tmp[9]_carry__3_n_13 ),
        .CO({\cal_tmp[9]_carry__4_n_13 ,\cal_tmp[9]_carry__4_n_14 ,\cal_tmp[9]_carry__4_n_15 ,\cal_tmp[9]_carry__4_n_16 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_19 [22:19]),
        .O({\NLW_cal_tmp[9]_carry__4_O_UNCONNECTED [3],\cal_tmp[9]_carry__4_n_18 ,\cal_tmp[9]_carry__4_n_19 ,\cal_tmp[9]_carry__4_n_20 }),
        .S({\cal_tmp[9]_carry__4_i_1_n_13 ,\cal_tmp[9]_carry__4_i_2_n_13 ,\cal_tmp[9]_carry__4_i_3_n_13 ,\cal_tmp[9]_carry__4_i_4_n_13 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__4_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [22]),
        .O(\cal_tmp[9]_carry__4_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__4_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [21]),
        .O(\cal_tmp[9]_carry__4_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__4_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [20]),
        .O(\cal_tmp[9]_carry__4_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__4_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [19]),
        .O(\cal_tmp[9]_carry__4_i_4_n_13 ));
  CARRY4 \cal_tmp[9]_carry__5 
       (.CI(\cal_tmp[9]_carry__4_n_13 ),
        .CO(\NLW_cal_tmp[9]_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[9]_carry__5_O_UNCONNECTED [3:1],\cal_tmp[9]_50 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [2]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .O(\cal_tmp[9]_carry_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [1]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .O(\cal_tmp[9]_carry_i_2_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [0]),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .O(\cal_tmp[9]_carry_i_3_n_13 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_4 
       (.I0(\loop[8].dividend_tmp_reg[9][23]__0_n_13 ),
        .I1(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .O(\cal_tmp[9]_carry_i_4_n_13 ));
  FDRE \dividend_tmp_reg[0][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dividend_u[13]),
        .Q(\dividend_tmp_reg_n_13_[0][22] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[0][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dividend_u[14]),
        .Q(p_1_in0),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[23].sign_tmp_reg[24][1]__0_0 [0]),
        .Q(\divisor_tmp_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [9]),
        .Q(\divisor_tmp_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [10]),
        .Q(\divisor_tmp_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [11]),
        .Q(\divisor_tmp_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [12]),
        .Q(\divisor_tmp_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [13]),
        .Q(\divisor_tmp_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [14]),
        .Q(\divisor_tmp_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [15]),
        .Q(\divisor_tmp_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [0]),
        .Q(\divisor_tmp_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [1]),
        .Q(\divisor_tmp_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [2]),
        .Q(\divisor_tmp_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [3]),
        .Q(\divisor_tmp_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [4]),
        .Q(\divisor_tmp_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [5]),
        .Q(\divisor_tmp_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [6]),
        .Q(\divisor_tmp_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [7]),
        .Q(\divisor_tmp_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0][16]_0 [8]),
        .Q(\divisor_tmp_reg[0]_1 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[0].dividend_tmp_reg[1][22]_srl2 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[12]),
        .Q(\loop[0].dividend_tmp_reg[1][22]_srl2_n_13 ));
  FDRE \loop[0].dividend_tmp_reg[1][23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp_reg_n_13_[0][22] ),
        .Q(\loop[0].dividend_tmp_reg_n_13_[1][23] ),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [0]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [10]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [11]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [12]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [13]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [14]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [15]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [16]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [1]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [2]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [3]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [4]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [5]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [6]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [7]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [8]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor_tmp_reg[0]_1 [9]),
        .Q(\loop[0].divisor_tmp_reg[1]_2 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[0].remd_tmp[1][0]_i_1 
       (.I0(\cal_tmp[0]_carry_n_20 ),
        .I1(\cal_tmp[0]_carry__3_n_15 ),
        .I2(p_1_in0),
        .O(\loop[0].remd_tmp[1][0]_i_1_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[0].remd_tmp[1][16]_i_1 
       (.I0(\cal_tmp[0]_carry__3_n_15 ),
        .O(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].remd_tmp[1][0]_i_1_n_13 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__1_n_18 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [10]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__1_n_17 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [11]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__2_n_20 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [12]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__2_n_19 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [13]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__2_n_18 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [14]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__2_n_17 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [15]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__3_n_20 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [16]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry_n_19 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [1]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry_n_18 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [2]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry_n_17 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [3]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__0_n_20 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [4]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__0_n_19 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [5]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__0_n_18 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [6]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__0_n_17 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [7]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__1_n_20 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [8]),
        .R(p_0_in));
  FDRE \loop[0].remd_tmp_reg[1][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[0]_carry__1_n_19 ),
        .Q(\loop[0].remd_tmp_reg[1]_3 [9]),
        .R(p_0_in));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[10].dividend_tmp_reg[11] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[10].dividend_tmp_reg[11][22]_srl12 " *) 
  SRL16E \loop[10].dividend_tmp_reg[11][22]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[2]),
        .Q(\loop[10].dividend_tmp_reg[11][22]_srl12_n_13 ));
  FDRE \loop[10].dividend_tmp_reg[11][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].dividend_tmp_reg[10][22]_srl11_n_13 ),
        .Q(\loop[10].dividend_tmp_reg[11][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [10]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [10]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [11]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [11]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [12]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [12]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [13]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [13]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [14]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [14]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [15]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [15]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [16]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [16]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [8]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [8]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].divisor_tmp_reg[10]_20 [9]),
        .Q(\loop[10].divisor_tmp_reg[11]_22 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[9].dividend_tmp_reg[10][23]__0_n_13 ),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry_n_20 ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [9]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__1_n_18 ),
        .O(\loop[10].remd_tmp[11][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][11]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [10]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__1_n_17 ),
        .O(\loop[10].remd_tmp[11][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][12]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [11]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__2_n_20 ),
        .O(\loop[10].remd_tmp[11][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][13]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [12]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__2_n_19 ),
        .O(\loop[10].remd_tmp[11][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][14]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [13]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__2_n_18 ),
        .O(\loop[10].remd_tmp[11][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][15]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [14]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__2_n_17 ),
        .O(\loop[10].remd_tmp[11][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][16]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [15]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__3_n_20 ),
        .O(\loop[10].remd_tmp[11][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][17]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [16]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__3_n_19 ),
        .O(\loop[10].remd_tmp[11][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][18]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [17]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__3_n_18 ),
        .O(\loop[10].remd_tmp[11][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][19]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [18]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__3_n_17 ),
        .O(\loop[10].remd_tmp[11][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [0]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry_n_19 ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][20]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [19]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__4_n_20 ),
        .O(\loop[10].remd_tmp[11][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][21]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [20]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__4_n_19 ),
        .O(\loop[10].remd_tmp[11][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][22]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [21]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__4_n_18 ),
        .O(\loop[10].remd_tmp[11][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [1]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry_n_18 ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [2]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry_n_17 ),
        .O(\loop[10].remd_tmp[11][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [3]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__0_n_20 ),
        .O(\loop[10].remd_tmp[11][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [4]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__0_n_19 ),
        .O(\loop[10].remd_tmp[11][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [5]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__0_n_18 ),
        .O(\loop[10].remd_tmp[11][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [6]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__0_n_17 ),
        .O(\loop[10].remd_tmp[11][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [7]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__1_n_20 ),
        .O(\loop[10].remd_tmp[11][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_21 [8]),
        .I1(\cal_tmp[10]_51 ),
        .I2(\cal_tmp[10]_carry__1_n_19 ),
        .O(\loop[10].remd_tmp[11][9]_i_1_n_13 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][10]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [10]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][11]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [11]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][12]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [12]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][13]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [13]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][14]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [14]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][15]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [15]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][16]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [16]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][17]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [17]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][18]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [18]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][19]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [19]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][20]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [20]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][21]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [21]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][22]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [22]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [2]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][3]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [3]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][4]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [4]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][5]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [5]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][6]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [6]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][7]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [7]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][8]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [8]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].remd_tmp[11][9]_i_1_n_13 ),
        .Q(\loop[10].remd_tmp_reg[11]_23 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[11].dividend_tmp_reg[12] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[11].dividend_tmp_reg[12][22]_srl13 " *) 
  SRL16E \loop[11].dividend_tmp_reg[12][22]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[1]),
        .Q(\loop[11].dividend_tmp_reg[12][22]_srl13_n_13 ));
  FDRE \loop[11].dividend_tmp_reg[12][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].dividend_tmp_reg[11][22]_srl12_n_13 ),
        .Q(\loop[11].dividend_tmp_reg[12][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [0]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [10]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [10]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [11]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [11]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [12]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [12]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [13]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [13]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [14]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [14]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [15]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [15]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [16]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [16]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [1]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [2]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [3]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [4]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [5]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [6]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [7]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [8]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [8]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[10].divisor_tmp_reg[11]_22 [9]),
        .Q(\loop[11].divisor_tmp_reg[12]_24 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][0]_i_1 
       (.I0(\loop[10].dividend_tmp_reg[11][23]__0_n_13 ),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry_n_20 ),
        .O(\loop[11].remd_tmp[12][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [9]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__1_n_18 ),
        .O(\loop[11].remd_tmp[12][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [10]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__1_n_17 ),
        .O(\loop[11].remd_tmp[12][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][12]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [11]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__2_n_20 ),
        .O(\loop[11].remd_tmp[12][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][13]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [12]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__2_n_19 ),
        .O(\loop[11].remd_tmp[12][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][14]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [13]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__2_n_18 ),
        .O(\loop[11].remd_tmp[12][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][15]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [14]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__2_n_17 ),
        .O(\loop[11].remd_tmp[12][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][16]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [15]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__3_n_20 ),
        .O(\loop[11].remd_tmp[12][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][17]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [16]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__3_n_19 ),
        .O(\loop[11].remd_tmp[12][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][18]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [17]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__3_n_18 ),
        .O(\loop[11].remd_tmp[12][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][19]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [18]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__3_n_17 ),
        .O(\loop[11].remd_tmp[12][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [0]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry_n_19 ),
        .O(\loop[11].remd_tmp[12][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][20]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [19]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__4_n_20 ),
        .O(\loop[11].remd_tmp[12][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][21]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [20]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__4_n_19 ),
        .O(\loop[11].remd_tmp[12][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][22]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [21]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__4_n_18 ),
        .O(\loop[11].remd_tmp[12][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [1]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry_n_18 ),
        .O(\loop[11].remd_tmp[12][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [2]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry_n_17 ),
        .O(\loop[11].remd_tmp[12][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [3]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__0_n_20 ),
        .O(\loop[11].remd_tmp[12][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [4]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__0_n_19 ),
        .O(\loop[11].remd_tmp[12][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [5]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__0_n_18 ),
        .O(\loop[11].remd_tmp[12][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [6]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__0_n_17 ),
        .O(\loop[11].remd_tmp[12][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [7]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__1_n_20 ),
        .O(\loop[11].remd_tmp[12][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_23 [8]),
        .I1(\cal_tmp[11]_52 ),
        .I2(\cal_tmp[11]_carry__1_n_19 ),
        .O(\loop[11].remd_tmp[12][9]_i_1_n_13 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][0]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [0]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][10]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [10]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][11]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [11]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][12]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [12]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][13]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [13]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][14]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [14]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][15]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [15]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][16]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [16]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][17]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [17]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][18]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [18]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][19]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [19]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][1]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [1]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][20]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [20]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][21]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [21]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][22]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [22]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][2]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [2]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][3]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [3]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][4]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [4]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][5]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [5]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][6]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [6]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][7]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [7]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][8]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [8]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].remd_tmp[12][9]_i_1_n_13 ),
        .Q(\loop[11].remd_tmp_reg[12]_25 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].dividend_tmp_reg[13] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[12].dividend_tmp_reg[13][22]_srl14 " *) 
  SRL16E \loop[12].dividend_tmp_reg[13][22]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[0]),
        .Q(\loop[12].dividend_tmp_reg[13][22]_srl14_n_13 ));
  FDRE \loop[12].dividend_tmp_reg[13][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].dividend_tmp_reg[12][22]_srl13_n_13 ),
        .Q(\loop[12].dividend_tmp_reg[13][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [0]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [10]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [10]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [11]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [11]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [12]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [12]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [13]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [13]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [14]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [14]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [15]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [15]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [16]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [16]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [1]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [2]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [3]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [4]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [5]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [6]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [7]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [8]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [8]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[11].divisor_tmp_reg[12]_24 [9]),
        .Q(\loop[12].divisor_tmp_reg[13]_26 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][0]_i_1 
       (.I0(\loop[11].dividend_tmp_reg[12][23]__0_n_13 ),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry_n_20 ),
        .O(\loop[12].remd_tmp[13][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [9]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__1_n_18 ),
        .O(\loop[12].remd_tmp[13][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [10]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__1_n_17 ),
        .O(\loop[12].remd_tmp[13][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [11]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__2_n_20 ),
        .O(\loop[12].remd_tmp[13][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][13]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [12]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__2_n_19 ),
        .O(\loop[12].remd_tmp[13][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][14]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [13]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__2_n_18 ),
        .O(\loop[12].remd_tmp[13][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][15]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [14]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__2_n_17 ),
        .O(\loop[12].remd_tmp[13][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][16]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [15]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__3_n_20 ),
        .O(\loop[12].remd_tmp[13][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][17]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [16]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__3_n_19 ),
        .O(\loop[12].remd_tmp[13][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][18]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [17]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__3_n_18 ),
        .O(\loop[12].remd_tmp[13][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][19]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [18]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__3_n_17 ),
        .O(\loop[12].remd_tmp[13][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [0]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry_n_19 ),
        .O(\loop[12].remd_tmp[13][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][20]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [19]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__4_n_20 ),
        .O(\loop[12].remd_tmp[13][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][21]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [20]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__4_n_19 ),
        .O(\loop[12].remd_tmp[13][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][22]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [21]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__4_n_18 ),
        .O(\loop[12].remd_tmp[13][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [1]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry_n_18 ),
        .O(\loop[12].remd_tmp[13][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [2]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry_n_17 ),
        .O(\loop[12].remd_tmp[13][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [3]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__0_n_20 ),
        .O(\loop[12].remd_tmp[13][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [4]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__0_n_19 ),
        .O(\loop[12].remd_tmp[13][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [5]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__0_n_18 ),
        .O(\loop[12].remd_tmp[13][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [6]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__0_n_17 ),
        .O(\loop[12].remd_tmp[13][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [7]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__1_n_20 ),
        .O(\loop[12].remd_tmp[13][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_25 [8]),
        .I1(\cal_tmp[12]_53 ),
        .I2(\cal_tmp[12]_carry__1_n_19 ),
        .O(\loop[12].remd_tmp[13][9]_i_1_n_13 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][0]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [0]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][10]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [10]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][11]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [11]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][12]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [12]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][13]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [13]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][14]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [14]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][15]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [15]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][16]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [16]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][17]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [17]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][18]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [18]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][19]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [19]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][1]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [1]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][20]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [20]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][21]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [21]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][22]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [22]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][2]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [2]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][3]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [3]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][4]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [4]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][5]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [5]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][6]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [6]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][7]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [7]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][8]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [8]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].remd_tmp[13][9]_i_1_n_13 ),
        .Q(\loop[12].remd_tmp_reg[13]_27 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].dividend_tmp_reg[14] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[13].dividend_tmp_reg[14][22]_srl15 " *) 
  SRL16E \loop[13].dividend_tmp_reg[14][22]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\loop[13].dividend_tmp_reg[14][22]_srl15_n_13 ));
  FDRE \loop[13].dividend_tmp_reg[14][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].dividend_tmp_reg[13][22]_srl14_n_13 ),
        .Q(\loop[13].dividend_tmp_reg[14][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [0]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [10]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [10]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [11]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [11]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [12]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [12]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [13]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [13]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [14]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [14]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [15]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [15]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [16]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [16]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [1]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [2]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [3]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [4]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [5]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [6]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [7]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [8]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [8]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[12].divisor_tmp_reg[13]_26 [9]),
        .Q(\loop[13].divisor_tmp_reg[14]_28 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][0]_i_1 
       (.I0(\loop[12].dividend_tmp_reg[13][23]__0_n_13 ),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry_n_20 ),
        .O(\loop[13].remd_tmp[14][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][10]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [9]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__1_n_18 ),
        .O(\loop[13].remd_tmp[14][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][11]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [10]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__1_n_17 ),
        .O(\loop[13].remd_tmp[14][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][12]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [11]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__2_n_20 ),
        .O(\loop[13].remd_tmp[14][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][13]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [12]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__2_n_19 ),
        .O(\loop[13].remd_tmp[14][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][14]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [13]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__2_n_18 ),
        .O(\loop[13].remd_tmp[14][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][15]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [14]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__2_n_17 ),
        .O(\loop[13].remd_tmp[14][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][16]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [15]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__3_n_20 ),
        .O(\loop[13].remd_tmp[14][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][17]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [16]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__3_n_19 ),
        .O(\loop[13].remd_tmp[14][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][18]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [17]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__3_n_18 ),
        .O(\loop[13].remd_tmp[14][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][19]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [18]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__3_n_17 ),
        .O(\loop[13].remd_tmp[14][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][1]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [0]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry_n_19 ),
        .O(\loop[13].remd_tmp[14][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][20]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [19]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__4_n_20 ),
        .O(\loop[13].remd_tmp[14][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][21]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [20]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__4_n_19 ),
        .O(\loop[13].remd_tmp[14][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][22]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [21]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__4_n_18 ),
        .O(\loop[13].remd_tmp[14][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][2]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [1]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry_n_18 ),
        .O(\loop[13].remd_tmp[14][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][3]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [2]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry_n_17 ),
        .O(\loop[13].remd_tmp[14][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][4]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [3]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__0_n_20 ),
        .O(\loop[13].remd_tmp[14][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][5]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [4]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__0_n_19 ),
        .O(\loop[13].remd_tmp[14][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][6]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [5]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__0_n_18 ),
        .O(\loop[13].remd_tmp[14][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][7]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [6]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__0_n_17 ),
        .O(\loop[13].remd_tmp[14][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][8]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [7]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__1_n_20 ),
        .O(\loop[13].remd_tmp[14][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][9]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_27 [8]),
        .I1(\cal_tmp[13]_54 ),
        .I2(\cal_tmp[13]_carry__1_n_19 ),
        .O(\loop[13].remd_tmp[14][9]_i_1_n_13 ));
  FDRE \loop[13].remd_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][0]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [0]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][10]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [10]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][11]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [11]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][12]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [12]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][13]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [13]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][14]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [14]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][15]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [15]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][16]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [16]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][17]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [17]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][18]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [18]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][19]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [19]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][1]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [1]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][20]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [20]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][21]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [21]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][22]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [22]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][2]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [2]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][3]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [3]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][4]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [4]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][5]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [5]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][6]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [6]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][7]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [7]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][8]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [8]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].remd_tmp[14][9]_i_1_n_13 ),
        .Q(\loop[13].remd_tmp_reg[14]_29 [9]),
        .R(1'b0));
  FDRE \loop[14].dividend_tmp_reg[15][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].dividend_tmp_reg[14][22]_srl15_n_13 ),
        .Q(\loop[14].dividend_tmp_reg[15][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [0]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [10]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [10]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [11]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [11]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [12]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [12]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [13]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [13]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [14]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [14]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [15]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [15]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [16]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [16]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [1]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [2]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [3]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [4]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [5]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [6]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [7]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [8]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [8]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[13].divisor_tmp_reg[14]_28 [9]),
        .Q(\loop[14].divisor_tmp_reg[15]_30 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][0]_i_1 
       (.I0(\loop[13].dividend_tmp_reg[14][23]__0_n_13 ),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry_n_20 ),
        .O(\loop[14].remd_tmp[15][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][10]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [9]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__1_n_18 ),
        .O(\loop[14].remd_tmp[15][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][11]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [10]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__1_n_17 ),
        .O(\loop[14].remd_tmp[15][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][12]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [11]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__2_n_20 ),
        .O(\loop[14].remd_tmp[15][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][13]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [12]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__2_n_19 ),
        .O(\loop[14].remd_tmp[15][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][14]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [13]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__2_n_18 ),
        .O(\loop[14].remd_tmp[15][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][15]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [14]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__2_n_17 ),
        .O(\loop[14].remd_tmp[15][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][16]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [15]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__3_n_20 ),
        .O(\loop[14].remd_tmp[15][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][17]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [16]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__3_n_19 ),
        .O(\loop[14].remd_tmp[15][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][18]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [17]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__3_n_18 ),
        .O(\loop[14].remd_tmp[15][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][19]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [18]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__3_n_17 ),
        .O(\loop[14].remd_tmp[15][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][1]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [0]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry_n_19 ),
        .O(\loop[14].remd_tmp[15][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][20]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [19]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__4_n_20 ),
        .O(\loop[14].remd_tmp[15][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][21]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [20]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__4_n_19 ),
        .O(\loop[14].remd_tmp[15][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][22]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [21]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__4_n_18 ),
        .O(\loop[14].remd_tmp[15][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][2]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [1]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry_n_18 ),
        .O(\loop[14].remd_tmp[15][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][3]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [2]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry_n_17 ),
        .O(\loop[14].remd_tmp[15][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][4]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [3]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__0_n_20 ),
        .O(\loop[14].remd_tmp[15][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][5]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [4]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__0_n_19 ),
        .O(\loop[14].remd_tmp[15][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][6]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [5]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__0_n_18 ),
        .O(\loop[14].remd_tmp[15][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][7]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [6]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__0_n_17 ),
        .O(\loop[14].remd_tmp[15][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][8]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [7]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__1_n_20 ),
        .O(\loop[14].remd_tmp[15][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][9]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_29 [8]),
        .I1(\cal_tmp[14]_55 ),
        .I2(\cal_tmp[14]_carry__1_n_19 ),
        .O(\loop[14].remd_tmp[15][9]_i_1_n_13 ));
  FDRE \loop[14].remd_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][0]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [0]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][10]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [10]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][11]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [11]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][12]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [12]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][13]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [13]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][14]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [14]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][15]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [15]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][16]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [16]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][17]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [17]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][18]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [18]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][19]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [19]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][1]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [1]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][20]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [20]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][21]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [21]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][22]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [22]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][2]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [2]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][3]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [3]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][4]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [4]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][5]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [5]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][6]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [6]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][7]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [7]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][8]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [8]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].remd_tmp[15][9]_i_1_n_13 ),
        .Q(\loop[14].remd_tmp_reg[15]_31 [9]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [0]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [10]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [10]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [11]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [11]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [12]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [12]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [13]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [13]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [14]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [14]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [15]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [15]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [16]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [16]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [1]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [2]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [3]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [4]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [5]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [6]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [7]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [8]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [8]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[14].divisor_tmp_reg[15]_30 [9]),
        .Q(\loop[15].divisor_tmp_reg[16]_32 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][0]_i_1 
       (.I0(\loop[14].dividend_tmp_reg[15][23]__0_n_13 ),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry_n_20 ),
        .O(\loop[15].remd_tmp[16][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][10]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [9]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__1_n_18 ),
        .O(\loop[15].remd_tmp[16][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][11]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [10]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__1_n_17 ),
        .O(\loop[15].remd_tmp[16][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][12]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [11]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__2_n_20 ),
        .O(\loop[15].remd_tmp[16][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][13]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [12]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__2_n_19 ),
        .O(\loop[15].remd_tmp[16][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][14]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [13]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__2_n_18 ),
        .O(\loop[15].remd_tmp[16][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][15]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [14]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__2_n_17 ),
        .O(\loop[15].remd_tmp[16][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][16]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [15]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__3_n_20 ),
        .O(\loop[15].remd_tmp[16][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][17]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [16]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__3_n_19 ),
        .O(\loop[15].remd_tmp[16][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][18]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [17]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__3_n_18 ),
        .O(\loop[15].remd_tmp[16][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][19]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [18]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__3_n_17 ),
        .O(\loop[15].remd_tmp[16][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][1]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [0]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry_n_19 ),
        .O(\loop[15].remd_tmp[16][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][20]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [19]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__4_n_20 ),
        .O(\loop[15].remd_tmp[16][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][21]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [20]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__4_n_19 ),
        .O(\loop[15].remd_tmp[16][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][22]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [21]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__4_n_18 ),
        .O(\loop[15].remd_tmp[16][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][2]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [1]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry_n_18 ),
        .O(\loop[15].remd_tmp[16][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][3]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [2]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry_n_17 ),
        .O(\loop[15].remd_tmp[16][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][4]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [3]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__0_n_20 ),
        .O(\loop[15].remd_tmp[16][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][5]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [4]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__0_n_19 ),
        .O(\loop[15].remd_tmp[16][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][6]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [5]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__0_n_18 ),
        .O(\loop[15].remd_tmp[16][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][7]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [6]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__0_n_17 ),
        .O(\loop[15].remd_tmp[16][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][8]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [7]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__1_n_20 ),
        .O(\loop[15].remd_tmp[16][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][9]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_31 [8]),
        .I1(\cal_tmp[15]_56 ),
        .I2(\cal_tmp[15]_carry__1_n_19 ),
        .O(\loop[15].remd_tmp[16][9]_i_1_n_13 ));
  FDRE \loop[15].remd_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][0]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [0]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][10]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [10]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][11]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [11]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][12]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [12]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][13]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [13]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][14]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [14]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][15]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [15]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][16]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [16]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][17]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [17]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][18]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [18]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][19]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [19]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][1]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [1]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][20]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [20]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][21]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [21]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][22]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [22]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][2]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [2]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][3]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [3]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][4]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [4]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][5]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [5]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][6]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [6]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][7]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [7]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][8]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [8]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].remd_tmp[16][9]_i_1_n_13 ),
        .Q(\loop[15].remd_tmp_reg[16]_33 [9]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [10]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [10]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [11]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [11]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [12]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [12]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [13]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [13]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [14]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [14]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [15]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [15]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [16]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [16]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [1]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [2]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [3]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [4]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [5]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [6]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [7]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [8]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [8]),
        .R(1'b0));
  FDRE \loop[16].divisor_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[15].divisor_tmp_reg[16]_32 [9]),
        .Q(\loop[16].divisor_tmp_reg[17]_34 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[16].remd_tmp[17][0]_i_1 
       (.I0(\cal_tmp[16]_carry__4_n_14 ),
        .I1(\loop[15].divisor_tmp_reg[16]_32 [0]),
        .O(\loop[16].remd_tmp[17][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][10]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_19 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [9]),
        .O(\loop[16].remd_tmp[17][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][11]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_18 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [10]),
        .O(\loop[16].remd_tmp[17][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][12]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_17 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [11]),
        .O(\loop[16].remd_tmp[17][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][13]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_20 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [12]),
        .O(\loop[16].remd_tmp[17][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][14]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_19 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [13]),
        .O(\loop[16].remd_tmp[17][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][15]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_18 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [14]),
        .O(\loop[16].remd_tmp[17][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][16]_i_1 
       (.I0(\cal_tmp[16]_carry__2_n_17 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [15]),
        .O(\loop[16].remd_tmp[17][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][17]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_20 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [16]),
        .O(\loop[16].remd_tmp[17][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][18]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_19 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [17]),
        .O(\loop[16].remd_tmp[17][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][19]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_18 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [18]),
        .O(\loop[16].remd_tmp[17][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][1]_i_1 
       (.I0(\cal_tmp[16]_carry_n_20 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [0]),
        .O(\loop[16].remd_tmp[17][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][20]_i_1 
       (.I0(\cal_tmp[16]_carry__3_n_17 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [19]),
        .O(\loop[16].remd_tmp[17][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][21]_i_1 
       (.I0(\cal_tmp[16]_carry__4_n_20 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [20]),
        .O(\loop[16].remd_tmp[17][21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][22]_i_1 
       (.I0(\cal_tmp[16]_carry__4_n_19 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [21]),
        .O(\loop[16].remd_tmp[17][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][2]_i_1 
       (.I0(\cal_tmp[16]_carry_n_19 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [1]),
        .O(\loop[16].remd_tmp[17][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][3]_i_1 
       (.I0(\cal_tmp[16]_carry_n_18 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [2]),
        .O(\loop[16].remd_tmp[17][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][4]_i_1 
       (.I0(\cal_tmp[16]_carry_n_17 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [3]),
        .O(\loop[16].remd_tmp[17][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][5]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_20 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [4]),
        .O(\loop[16].remd_tmp[17][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][6]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_19 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [5]),
        .O(\loop[16].remd_tmp[17][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][7]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_18 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [6]),
        .O(\loop[16].remd_tmp[17][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][8]_i_1 
       (.I0(\cal_tmp[16]_carry__0_n_17 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [7]),
        .O(\loop[16].remd_tmp[17][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[16].remd_tmp[17][9]_i_1 
       (.I0(\cal_tmp[16]_carry__1_n_20 ),
        .I1(\cal_tmp[16]_carry__4_n_14 ),
        .I2(\loop[15].remd_tmp_reg[16]_33 [8]),
        .O(\loop[16].remd_tmp[17][9]_i_1_n_13 ));
  FDRE \loop[16].remd_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][0]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [0]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][10]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [10]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][11]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [11]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][12]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [12]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][13]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [13]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][14]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [14]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][15]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [15]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][16]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [16]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][17]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [17]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][18]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [18]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][19]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [19]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][1]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [1]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][20]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [20]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][21]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [21]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][22]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [22]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][2]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [2]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][3]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [3]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][4]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [4]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][5]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [5]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][6]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [6]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][7]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [7]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][8]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [8]),
        .R(1'b0));
  FDRE \loop[16].remd_tmp_reg[17][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].remd_tmp[17][9]_i_1_n_13 ),
        .Q(\loop[16].remd_tmp_reg[17]_35 [9]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [10]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [10]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [11]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [11]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [12]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [12]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [13]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [13]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [14]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [14]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [15]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [15]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [16]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [16]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [1]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [1]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [2]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [2]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [3]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [3]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [4]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [4]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [5]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [5]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [6]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [6]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [7]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [7]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [8]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [8]),
        .R(1'b0));
  FDRE \loop[17].divisor_tmp_reg[18][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[16].divisor_tmp_reg[17]_34 [9]),
        .Q(\loop[17].divisor_tmp_reg[18]_36 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[17].remd_tmp[18][0]_i_1 
       (.I0(\cal_tmp[17]_carry__4_n_14 ),
        .I1(\loop[16].divisor_tmp_reg[17]_34 [0]),
        .O(\loop[17].remd_tmp[18][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][10]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_19 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [9]),
        .O(\loop[17].remd_tmp[18][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][11]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_18 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [10]),
        .O(\loop[17].remd_tmp[18][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][12]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_17 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [11]),
        .O(\loop[17].remd_tmp[18][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][13]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_20 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [12]),
        .O(\loop[17].remd_tmp[18][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][14]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_19 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [13]),
        .O(\loop[17].remd_tmp[18][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][15]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_18 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [14]),
        .O(\loop[17].remd_tmp[18][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][16]_i_1 
       (.I0(\cal_tmp[17]_carry__2_n_17 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [15]),
        .O(\loop[17].remd_tmp[18][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][17]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_20 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [16]),
        .O(\loop[17].remd_tmp[18][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][18]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_19 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [17]),
        .O(\loop[17].remd_tmp[18][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][19]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_18 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [18]),
        .O(\loop[17].remd_tmp[18][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][1]_i_1 
       (.I0(\cal_tmp[17]_carry_n_20 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [0]),
        .O(\loop[17].remd_tmp[18][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][20]_i_1 
       (.I0(\cal_tmp[17]_carry__3_n_17 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [19]),
        .O(\loop[17].remd_tmp[18][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][21]_i_1 
       (.I0(\cal_tmp[17]_carry__4_n_20 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [20]),
        .O(\loop[17].remd_tmp[18][21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][22]_i_1 
       (.I0(\cal_tmp[17]_carry__4_n_19 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [21]),
        .O(\loop[17].remd_tmp[18][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][2]_i_1 
       (.I0(\cal_tmp[17]_carry_n_19 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [1]),
        .O(\loop[17].remd_tmp[18][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][3]_i_1 
       (.I0(\cal_tmp[17]_carry_n_18 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [2]),
        .O(\loop[17].remd_tmp[18][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][4]_i_1 
       (.I0(\cal_tmp[17]_carry_n_17 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [3]),
        .O(\loop[17].remd_tmp[18][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][5]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_20 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [4]),
        .O(\loop[17].remd_tmp[18][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][6]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_19 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [5]),
        .O(\loop[17].remd_tmp[18][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][7]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_18 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [6]),
        .O(\loop[17].remd_tmp[18][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][8]_i_1 
       (.I0(\cal_tmp[17]_carry__0_n_17 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [7]),
        .O(\loop[17].remd_tmp[18][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[17].remd_tmp[18][9]_i_1 
       (.I0(\cal_tmp[17]_carry__1_n_20 ),
        .I1(\cal_tmp[17]_carry__4_n_14 ),
        .I2(\loop[16].remd_tmp_reg[17]_35 [8]),
        .O(\loop[17].remd_tmp[18][9]_i_1_n_13 ));
  FDRE \loop[17].remd_tmp_reg[18][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][0]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [0]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][10]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [10]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][11]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [11]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][12]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [12]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][13]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [13]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][14]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [14]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][15]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [15]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][16]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [16]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][17]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [17]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][18]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [18]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][19]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [19]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][1]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [1]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][20]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [20]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][21]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [21]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][22]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [22]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][2]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [2]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][3]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [3]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][4]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [4]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][5]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [5]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][6]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [6]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][7]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [7]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][8]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [8]),
        .R(1'b0));
  FDRE \loop[17].remd_tmp_reg[18][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].remd_tmp[18][9]_i_1_n_13 ),
        .Q(\loop[17].remd_tmp_reg[18]_37 [9]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [10]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [10]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [11]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [11]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [12]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [12]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [13]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [13]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [14]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [14]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [15]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [15]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [16]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [16]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [1]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [1]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [2]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [2]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [3]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [3]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [4]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [4]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [5]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [5]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [6]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [6]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [7]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [7]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [8]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [8]),
        .R(1'b0));
  FDRE \loop[18].divisor_tmp_reg[19][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[17].divisor_tmp_reg[18]_36 [9]),
        .Q(\loop[18].divisor_tmp_reg[19]_38 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[18].remd_tmp[19][0]_i_1 
       (.I0(\cal_tmp[18]_carry__4_n_14 ),
        .I1(\loop[17].divisor_tmp_reg[18]_36 [0]),
        .O(\loop[18].remd_tmp[19][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][10]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_19 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [9]),
        .O(\loop[18].remd_tmp[19][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][11]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_18 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [10]),
        .O(\loop[18].remd_tmp[19][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][12]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_17 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [11]),
        .O(\loop[18].remd_tmp[19][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][13]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_20 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [12]),
        .O(\loop[18].remd_tmp[19][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][14]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_19 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [13]),
        .O(\loop[18].remd_tmp[19][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][15]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_18 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [14]),
        .O(\loop[18].remd_tmp[19][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][16]_i_1 
       (.I0(\cal_tmp[18]_carry__2_n_17 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [15]),
        .O(\loop[18].remd_tmp[19][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][17]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_20 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [16]),
        .O(\loop[18].remd_tmp[19][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][18]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_19 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [17]),
        .O(\loop[18].remd_tmp[19][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][19]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_18 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [18]),
        .O(\loop[18].remd_tmp[19][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][1]_i_1 
       (.I0(\cal_tmp[18]_carry_n_20 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [0]),
        .O(\loop[18].remd_tmp[19][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][20]_i_1 
       (.I0(\cal_tmp[18]_carry__3_n_17 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [19]),
        .O(\loop[18].remd_tmp[19][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][21]_i_1 
       (.I0(\cal_tmp[18]_carry__4_n_20 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [20]),
        .O(\loop[18].remd_tmp[19][21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][22]_i_1 
       (.I0(\cal_tmp[18]_carry__4_n_19 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [21]),
        .O(\loop[18].remd_tmp[19][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][2]_i_1 
       (.I0(\cal_tmp[18]_carry_n_19 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [1]),
        .O(\loop[18].remd_tmp[19][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][3]_i_1 
       (.I0(\cal_tmp[18]_carry_n_18 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [2]),
        .O(\loop[18].remd_tmp[19][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][4]_i_1 
       (.I0(\cal_tmp[18]_carry_n_17 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [3]),
        .O(\loop[18].remd_tmp[19][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][5]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_20 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [4]),
        .O(\loop[18].remd_tmp[19][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][6]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_19 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [5]),
        .O(\loop[18].remd_tmp[19][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][7]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_18 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [6]),
        .O(\loop[18].remd_tmp[19][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][8]_i_1 
       (.I0(\cal_tmp[18]_carry__0_n_17 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [7]),
        .O(\loop[18].remd_tmp[19][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[18].remd_tmp[19][9]_i_1 
       (.I0(\cal_tmp[18]_carry__1_n_20 ),
        .I1(\cal_tmp[18]_carry__4_n_14 ),
        .I2(\loop[17].remd_tmp_reg[18]_37 [8]),
        .O(\loop[18].remd_tmp[19][9]_i_1_n_13 ));
  FDRE \loop[18].remd_tmp_reg[19][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][0]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [0]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][10]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [10]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][11]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [11]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][12]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [12]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][13]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [13]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][14]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [14]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][15]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [15]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][16]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [16]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][17]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [17]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][18]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [18]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][19]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [19]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][1]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [1]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][20]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [20]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][21]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [21]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][22]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [22]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][2]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [2]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][3]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [3]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][4]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [4]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][5]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [5]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][6]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [6]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][7]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [7]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][8]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [8]),
        .R(1'b0));
  FDRE \loop[18].remd_tmp_reg[19][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].remd_tmp[19][9]_i_1_n_13 ),
        .Q(\loop[18].remd_tmp_reg[19]_39 [9]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [10]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [10]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [11]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [11]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [12]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [12]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [13]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [13]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [14]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [14]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [15]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [15]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [16]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [16]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [1]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [1]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [2]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [2]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [3]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [3]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [4]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [4]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [5]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [5]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [6]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [6]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [7]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [7]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [8]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [8]),
        .R(1'b0));
  FDRE \loop[19].divisor_tmp_reg[20][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[18].divisor_tmp_reg[19]_38 [9]),
        .Q(\loop[19].divisor_tmp_reg[20]_40 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[19].remd_tmp[20][0]_i_1 
       (.I0(\cal_tmp[19]_carry__4_n_14 ),
        .I1(\loop[18].divisor_tmp_reg[19]_38 [0]),
        .O(\loop[19].remd_tmp[20][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][10]_i_1 
       (.I0(\cal_tmp[19]_carry__1_n_19 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [9]),
        .O(\loop[19].remd_tmp[20][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][11]_i_1 
       (.I0(\cal_tmp[19]_carry__1_n_18 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [10]),
        .O(\loop[19].remd_tmp[20][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][12]_i_1 
       (.I0(\cal_tmp[19]_carry__1_n_17 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [11]),
        .O(\loop[19].remd_tmp[20][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][13]_i_1 
       (.I0(\cal_tmp[19]_carry__2_n_20 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [12]),
        .O(\loop[19].remd_tmp[20][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][14]_i_1 
       (.I0(\cal_tmp[19]_carry__2_n_19 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [13]),
        .O(\loop[19].remd_tmp[20][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][15]_i_1 
       (.I0(\cal_tmp[19]_carry__2_n_18 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [14]),
        .O(\loop[19].remd_tmp[20][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][16]_i_1 
       (.I0(\cal_tmp[19]_carry__2_n_17 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [15]),
        .O(\loop[19].remd_tmp[20][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][17]_i_1 
       (.I0(\cal_tmp[19]_carry__3_n_20 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [16]),
        .O(\loop[19].remd_tmp[20][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][18]_i_1 
       (.I0(\cal_tmp[19]_carry__3_n_19 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [17]),
        .O(\loop[19].remd_tmp[20][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][19]_i_1 
       (.I0(\cal_tmp[19]_carry__3_n_18 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [18]),
        .O(\loop[19].remd_tmp[20][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][1]_i_1 
       (.I0(\cal_tmp[19]_carry_n_20 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [0]),
        .O(\loop[19].remd_tmp[20][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][20]_i_1 
       (.I0(\cal_tmp[19]_carry__3_n_17 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [19]),
        .O(\loop[19].remd_tmp[20][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][21]_i_1 
       (.I0(\cal_tmp[19]_carry__4_n_20 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [20]),
        .O(\loop[19].remd_tmp[20][21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][22]_i_1 
       (.I0(\cal_tmp[19]_carry__4_n_19 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [21]),
        .O(\loop[19].remd_tmp[20][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][2]_i_1 
       (.I0(\cal_tmp[19]_carry_n_19 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [1]),
        .O(\loop[19].remd_tmp[20][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][3]_i_1 
       (.I0(\cal_tmp[19]_carry_n_18 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [2]),
        .O(\loop[19].remd_tmp[20][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][4]_i_1 
       (.I0(\cal_tmp[19]_carry_n_17 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [3]),
        .O(\loop[19].remd_tmp[20][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][5]_i_1 
       (.I0(\cal_tmp[19]_carry__0_n_20 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [4]),
        .O(\loop[19].remd_tmp[20][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][6]_i_1 
       (.I0(\cal_tmp[19]_carry__0_n_19 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [5]),
        .O(\loop[19].remd_tmp[20][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][7]_i_1 
       (.I0(\cal_tmp[19]_carry__0_n_18 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [6]),
        .O(\loop[19].remd_tmp[20][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][8]_i_1 
       (.I0(\cal_tmp[19]_carry__0_n_17 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [7]),
        .O(\loop[19].remd_tmp[20][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[19].remd_tmp[20][9]_i_1 
       (.I0(\cal_tmp[19]_carry__1_n_20 ),
        .I1(\cal_tmp[19]_carry__4_n_14 ),
        .I2(\loop[18].remd_tmp_reg[19]_39 [8]),
        .O(\loop[19].remd_tmp[20][9]_i_1_n_13 ));
  FDRE \loop[19].remd_tmp_reg[20][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][0]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [0]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][10]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [10]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][11]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [11]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][12]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [12]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][13]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [13]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][14]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [14]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][15]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [15]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][16]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [16]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][17]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [17]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][18]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [18]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][19]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [19]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][1]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [1]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][20]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [20]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][21]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [21]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][22]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [22]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][2]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [2]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][3]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [3]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][4]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [4]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][5]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [5]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][6]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [6]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][7]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [7]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][8]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [8]),
        .R(1'b0));
  FDRE \loop[19].remd_tmp_reg[20][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].remd_tmp[20][9]_i_1_n_13 ),
        .Q(\loop[19].remd_tmp_reg[20]_41 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[1].dividend_tmp_reg[2][22]_srl3 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[11]),
        .Q(\loop[1].dividend_tmp_reg[2][22]_srl3_n_13 ));
  FDRE \loop[1].dividend_tmp_reg[2][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg[1][22]_srl2_n_13 ),
        .Q(\loop[1].dividend_tmp_reg[2][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [0]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [10]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [10]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [11]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [11]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [12]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [12]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [13]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [13]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [14]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [14]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [15]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [15]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [16]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [16]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [1]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [2]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [3]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [4]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [5]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [6]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [7]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [8]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [8]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].divisor_tmp_reg[1]_2 [9]),
        .Q(\loop[1].divisor_tmp_reg[2]_4 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\loop[0].dividend_tmp_reg_n_13_[1][23] ),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry_n_20 ),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][10]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [9]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__1_n_18 ),
        .O(\loop[1].remd_tmp[2][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][11]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [10]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__1_n_17 ),
        .O(\loop[1].remd_tmp[2][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][12]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [11]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__2_n_20 ),
        .O(\loop[1].remd_tmp[2][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][13]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [12]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__2_n_19 ),
        .O(\loop[1].remd_tmp[2][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][14]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [13]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__2_n_18 ),
        .O(\loop[1].remd_tmp[2][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][15]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [14]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__2_n_17 ),
        .O(\loop[1].remd_tmp[2][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][16]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [15]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__3_n_20 ),
        .O(\loop[1].remd_tmp[2][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][17]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [16]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__3_n_19 ),
        .O(\loop[1].remd_tmp[2][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [0]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry_n_19 ),
        .O(\loop[1].remd_tmp[2][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][2]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [1]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry_n_18 ),
        .O(\loop[1].remd_tmp[2][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][3]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [2]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry_n_17 ),
        .O(\loop[1].remd_tmp[2][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][4]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [3]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__0_n_20 ),
        .O(\loop[1].remd_tmp[2][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][5]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [4]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__0_n_19 ),
        .O(\loop[1].remd_tmp[2][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][6]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [5]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__0_n_18 ),
        .O(\loop[1].remd_tmp[2][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][7]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [6]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__0_n_17 ),
        .O(\loop[1].remd_tmp[2][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][8]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [7]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__1_n_20 ),
        .O(\loop[1].remd_tmp[2][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][9]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_3 [8]),
        .I1(\cal_tmp[1]_57 ),
        .I2(\cal_tmp[1]_carry__1_n_19 ),
        .O(\loop[1].remd_tmp[2][9]_i_1_n_13 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [0]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][10]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [10]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][11]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [11]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][12]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [12]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][13]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [13]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][14]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [14]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][15]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [15]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][16]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [16]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][17]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [17]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][1]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [1]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][2]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [2]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][3]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [3]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][4]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [4]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][5]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [5]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][6]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [6]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][7]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [7]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][8]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [8]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][9]_i_1_n_13 ),
        .Q(\loop[1].remd_tmp_reg[2]_5 [9]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [10]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [10]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [11]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [11]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [12]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [12]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [13]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [13]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [14]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [14]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [15]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [15]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [16]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [16]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [1]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [1]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [2]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [2]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [3]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [3]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [4]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [4]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [5]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [5]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [6]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [6]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [7]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [7]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [8]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [8]),
        .R(1'b0));
  FDRE \loop[20].divisor_tmp_reg[21][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[19].divisor_tmp_reg[20]_40 [9]),
        .Q(\loop[20].divisor_tmp_reg[21]_42 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[20].remd_tmp[21][0]_i_1 
       (.I0(\cal_tmp[20]_carry__4_n_14 ),
        .I1(\loop[19].divisor_tmp_reg[20]_40 [0]),
        .O(\loop[20].remd_tmp[21][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][10]_i_1 
       (.I0(\cal_tmp[20]_carry__1_n_19 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [9]),
        .O(\loop[20].remd_tmp[21][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][11]_i_1 
       (.I0(\cal_tmp[20]_carry__1_n_18 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [10]),
        .O(\loop[20].remd_tmp[21][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][12]_i_1 
       (.I0(\cal_tmp[20]_carry__1_n_17 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [11]),
        .O(\loop[20].remd_tmp[21][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][13]_i_1 
       (.I0(\cal_tmp[20]_carry__2_n_20 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [12]),
        .O(\loop[20].remd_tmp[21][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][14]_i_1 
       (.I0(\cal_tmp[20]_carry__2_n_19 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [13]),
        .O(\loop[20].remd_tmp[21][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][15]_i_1 
       (.I0(\cal_tmp[20]_carry__2_n_18 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [14]),
        .O(\loop[20].remd_tmp[21][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][16]_i_1 
       (.I0(\cal_tmp[20]_carry__2_n_17 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [15]),
        .O(\loop[20].remd_tmp[21][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][17]_i_1 
       (.I0(\cal_tmp[20]_carry__3_n_20 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [16]),
        .O(\loop[20].remd_tmp[21][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][18]_i_1 
       (.I0(\cal_tmp[20]_carry__3_n_19 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [17]),
        .O(\loop[20].remd_tmp[21][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][19]_i_1 
       (.I0(\cal_tmp[20]_carry__3_n_18 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [18]),
        .O(\loop[20].remd_tmp[21][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][1]_i_1 
       (.I0(\cal_tmp[20]_carry_n_20 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [0]),
        .O(\loop[20].remd_tmp[21][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][20]_i_1 
       (.I0(\cal_tmp[20]_carry__3_n_17 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [19]),
        .O(\loop[20].remd_tmp[21][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][21]_i_1 
       (.I0(\cal_tmp[20]_carry__4_n_20 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [20]),
        .O(\loop[20].remd_tmp[21][21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][22]_i_1 
       (.I0(\cal_tmp[20]_carry__4_n_19 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [21]),
        .O(\loop[20].remd_tmp[21][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][2]_i_1 
       (.I0(\cal_tmp[20]_carry_n_19 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [1]),
        .O(\loop[20].remd_tmp[21][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][3]_i_1 
       (.I0(\cal_tmp[20]_carry_n_18 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [2]),
        .O(\loop[20].remd_tmp[21][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][4]_i_1 
       (.I0(\cal_tmp[20]_carry_n_17 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [3]),
        .O(\loop[20].remd_tmp[21][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][5]_i_1 
       (.I0(\cal_tmp[20]_carry__0_n_20 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [4]),
        .O(\loop[20].remd_tmp[21][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][6]_i_1 
       (.I0(\cal_tmp[20]_carry__0_n_19 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [5]),
        .O(\loop[20].remd_tmp[21][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][7]_i_1 
       (.I0(\cal_tmp[20]_carry__0_n_18 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [6]),
        .O(\loop[20].remd_tmp[21][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][8]_i_1 
       (.I0(\cal_tmp[20]_carry__0_n_17 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [7]),
        .O(\loop[20].remd_tmp[21][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[20].remd_tmp[21][9]_i_1 
       (.I0(\cal_tmp[20]_carry__1_n_20 ),
        .I1(\cal_tmp[20]_carry__4_n_14 ),
        .I2(\loop[19].remd_tmp_reg[20]_41 [8]),
        .O(\loop[20].remd_tmp[21][9]_i_1_n_13 ));
  FDRE \loop[20].remd_tmp_reg[21][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][0]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [0]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][10]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [10]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][11]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [11]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][12]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [12]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][13]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [13]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][14]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [14]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][15]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [15]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][16]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [16]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][17]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [17]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][18]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [18]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][19]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [19]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][1]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [1]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][20]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [20]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][21]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [21]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][22]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [22]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][2]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [2]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][3]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [3]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][4]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [4]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][5]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [5]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][6]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [6]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][7]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [7]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][8]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [8]),
        .R(1'b0));
  FDRE \loop[20].remd_tmp_reg[21][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].remd_tmp[21][9]_i_1_n_13 ),
        .Q(\loop[20].remd_tmp_reg[21]_43 [9]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [0]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [10]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [10]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [11]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [11]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [12]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [12]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [13]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [13]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [14]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [14]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [15]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [15]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [16]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [16]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [1]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [1]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [2]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [2]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [3]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [3]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [4]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [4]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [5]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [5]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [6]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [6]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [7]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [7]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [8]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [8]),
        .R(1'b0));
  FDRE \loop[21].divisor_tmp_reg[22][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[20].divisor_tmp_reg[21]_42 [9]),
        .Q(\loop[21].divisor_tmp_reg[22]_44 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[21].remd_tmp[22][0]_i_1 
       (.I0(\cal_tmp[21]_carry__4_n_14 ),
        .I1(\loop[20].divisor_tmp_reg[21]_42 [0]),
        .O(\loop[21].remd_tmp[22][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][10]_i_1 
       (.I0(\cal_tmp[21]_carry__1_n_19 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [9]),
        .O(\loop[21].remd_tmp[22][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][11]_i_1 
       (.I0(\cal_tmp[21]_carry__1_n_18 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [10]),
        .O(\loop[21].remd_tmp[22][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][12]_i_1 
       (.I0(\cal_tmp[21]_carry__1_n_17 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [11]),
        .O(\loop[21].remd_tmp[22][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][13]_i_1 
       (.I0(\cal_tmp[21]_carry__2_n_20 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [12]),
        .O(\loop[21].remd_tmp[22][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][14]_i_1 
       (.I0(\cal_tmp[21]_carry__2_n_19 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [13]),
        .O(\loop[21].remd_tmp[22][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][15]_i_1 
       (.I0(\cal_tmp[21]_carry__2_n_18 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [14]),
        .O(\loop[21].remd_tmp[22][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][16]_i_1 
       (.I0(\cal_tmp[21]_carry__2_n_17 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [15]),
        .O(\loop[21].remd_tmp[22][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][17]_i_1 
       (.I0(\cal_tmp[21]_carry__3_n_20 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [16]),
        .O(\loop[21].remd_tmp[22][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][18]_i_1 
       (.I0(\cal_tmp[21]_carry__3_n_19 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [17]),
        .O(\loop[21].remd_tmp[22][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][19]_i_1 
       (.I0(\cal_tmp[21]_carry__3_n_18 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [18]),
        .O(\loop[21].remd_tmp[22][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][1]_i_1 
       (.I0(\cal_tmp[21]_carry_n_20 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [0]),
        .O(\loop[21].remd_tmp[22][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][20]_i_1 
       (.I0(\cal_tmp[21]_carry__3_n_17 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [19]),
        .O(\loop[21].remd_tmp[22][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][21]_i_1 
       (.I0(\cal_tmp[21]_carry__4_n_20 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [20]),
        .O(\loop[21].remd_tmp[22][21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][22]_i_1 
       (.I0(\cal_tmp[21]_carry__4_n_19 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [21]),
        .O(\loop[21].remd_tmp[22][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][2]_i_1 
       (.I0(\cal_tmp[21]_carry_n_19 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [1]),
        .O(\loop[21].remd_tmp[22][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][3]_i_1 
       (.I0(\cal_tmp[21]_carry_n_18 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [2]),
        .O(\loop[21].remd_tmp[22][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][4]_i_1 
       (.I0(\cal_tmp[21]_carry_n_17 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [3]),
        .O(\loop[21].remd_tmp[22][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][5]_i_1 
       (.I0(\cal_tmp[21]_carry__0_n_20 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [4]),
        .O(\loop[21].remd_tmp[22][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][6]_i_1 
       (.I0(\cal_tmp[21]_carry__0_n_19 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [5]),
        .O(\loop[21].remd_tmp[22][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][7]_i_1 
       (.I0(\cal_tmp[21]_carry__0_n_18 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [6]),
        .O(\loop[21].remd_tmp[22][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][8]_i_1 
       (.I0(\cal_tmp[21]_carry__0_n_17 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [7]),
        .O(\loop[21].remd_tmp[22][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[21].remd_tmp[22][9]_i_1 
       (.I0(\cal_tmp[21]_carry__1_n_20 ),
        .I1(\cal_tmp[21]_carry__4_n_14 ),
        .I2(\loop[20].remd_tmp_reg[21]_43 [8]),
        .O(\loop[21].remd_tmp[22][9]_i_1_n_13 ));
  FDRE \loop[21].remd_tmp_reg[22][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][0]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [0]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][10]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [10]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][11]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [11]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][12]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [12]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][13]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [13]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][14]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [14]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][15]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [15]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][16]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [16]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][17]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [17]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][18]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [18]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][19]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [19]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][1]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [1]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][20]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [20]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][21]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [21]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][22]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [22]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][2]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [2]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][3]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [3]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][4]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [4]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][5]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [5]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][6]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [6]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][7]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [7]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][8]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [8]),
        .R(1'b0));
  FDRE \loop[21].remd_tmp_reg[22][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].remd_tmp[22][9]_i_1_n_13 ),
        .Q(\loop[21].remd_tmp_reg[22]_45 [9]),
        .R(1'b0));
  FDRE \loop[22].dividend_tmp_reg[23][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[22]_carry__4_n_14 ),
        .Q(\loop[22].dividend_tmp_reg_n_13_[23][0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][10]_srl11 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[12]_carry__4_n_13 ),
        .Q(\loop[22].dividend_tmp_reg[23][10]_srl11_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][11]_srl12 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][11]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[11]_carry__4_n_13 ),
        .Q(\loop[22].dividend_tmp_reg[23][11]_srl12_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][12]_srl13 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][12]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[10]_carry__4_n_13 ),
        .Q(\loop[22].dividend_tmp_reg[23][12]_srl13_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][13]_srl14 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[9]_carry__4_n_13 ),
        .Q(\loop[22].dividend_tmp_reg[23][13]_srl14_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][14]_srl15 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[8]_carry__4_n_13 ),
        .Q(\loop[22].dividend_tmp_reg[23][14]_srl15_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][15]_srl16 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[7]_carry__4_n_13 ),
        .Q(\loop[22].dividend_tmp_reg[23][15]_srl16_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][1]_srl2 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[21]_carry__4_n_14 ),
        .Q(\loop[22].dividend_tmp_reg[23][1]_srl2_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][2]_srl3 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[20]_carry__4_n_14 ),
        .Q(\loop[22].dividend_tmp_reg[23][2]_srl3_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][3]_srl4 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[19]_carry__4_n_14 ),
        .Q(\loop[22].dividend_tmp_reg[23][3]_srl4_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][4]_srl5 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[18]_carry__4_n_14 ),
        .Q(\loop[22].dividend_tmp_reg[23][4]_srl5_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][5]_srl6 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[17]_carry__4_n_14 ),
        .Q(\loop[22].dividend_tmp_reg[23][5]_srl6_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][6]_srl7 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[16]_carry__4_n_14 ),
        .Q(\loop[22].dividend_tmp_reg[23][6]_srl7_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][7]_srl8 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[15]_carry__4_n_13 ),
        .Q(\loop[22].dividend_tmp_reg[23][7]_srl8_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][8]_srl9 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[14]_carry__4_n_13 ),
        .Q(\loop[22].dividend_tmp_reg[23][8]_srl9_n_13 ));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].dividend_tmp_reg[23][9]_srl10 " *) 
  SRL16E \loop[22].dividend_tmp_reg[23][9]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\cal_tmp[13]_carry__4_n_13 ),
        .Q(\loop[22].dividend_tmp_reg[23][9]_srl10_n_13 ));
  FDRE \loop[22].divisor_tmp_reg[23][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [0]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [0]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [10]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [10]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [11]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [11]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [12]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [12]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [13]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [13]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [14]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [14]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [15]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [15]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [16]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [16]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [1]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [1]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [2]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [2]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [3]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [3]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [4]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [4]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [5]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [5]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [6]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [6]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [7]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [7]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [8]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [8]),
        .R(1'b0));
  FDRE \loop[22].divisor_tmp_reg[23][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[21].divisor_tmp_reg[22]_44 [9]),
        .Q(\loop[22].divisor_tmp_reg[23]_46 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \loop[22].remd_tmp[23][0]_i_1 
       (.I0(\cal_tmp[22]_carry__4_n_14 ),
        .I1(\loop[21].divisor_tmp_reg[22]_44 [0]),
        .O(\loop[22].remd_tmp[23][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][10]_i_1 
       (.I0(\cal_tmp[22]_carry__1_n_19 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [9]),
        .O(\loop[22].remd_tmp[23][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][11]_i_1 
       (.I0(\cal_tmp[22]_carry__1_n_18 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [10]),
        .O(\loop[22].remd_tmp[23][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][12]_i_1 
       (.I0(\cal_tmp[22]_carry__1_n_17 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [11]),
        .O(\loop[22].remd_tmp[23][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][13]_i_1 
       (.I0(\cal_tmp[22]_carry__2_n_20 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [12]),
        .O(\loop[22].remd_tmp[23][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][14]_i_1 
       (.I0(\cal_tmp[22]_carry__2_n_19 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [13]),
        .O(\loop[22].remd_tmp[23][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][15]_i_1 
       (.I0(\cal_tmp[22]_carry__2_n_18 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [14]),
        .O(\loop[22].remd_tmp[23][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][16]_i_1 
       (.I0(\cal_tmp[22]_carry__2_n_17 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [15]),
        .O(\loop[22].remd_tmp[23][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][17]_i_1 
       (.I0(\cal_tmp[22]_carry__3_n_20 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [16]),
        .O(\loop[22].remd_tmp[23][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][18]_i_1 
       (.I0(\cal_tmp[22]_carry__3_n_19 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [17]),
        .O(\loop[22].remd_tmp[23][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][19]_i_1 
       (.I0(\cal_tmp[22]_carry__3_n_18 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [18]),
        .O(\loop[22].remd_tmp[23][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][1]_i_1 
       (.I0(\cal_tmp[22]_carry_n_20 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [0]),
        .O(\loop[22].remd_tmp[23][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][20]_i_1 
       (.I0(\cal_tmp[22]_carry__3_n_17 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [19]),
        .O(\loop[22].remd_tmp[23][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][21]_i_1 
       (.I0(\cal_tmp[22]_carry__4_n_20 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [20]),
        .O(\loop[22].remd_tmp[23][21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][22]_i_1 
       (.I0(\cal_tmp[22]_carry__4_n_19 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [21]),
        .O(\loop[22].remd_tmp[23][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][2]_i_1 
       (.I0(\cal_tmp[22]_carry_n_19 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [1]),
        .O(\loop[22].remd_tmp[23][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][3]_i_1 
       (.I0(\cal_tmp[22]_carry_n_18 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [2]),
        .O(\loop[22].remd_tmp[23][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][4]_i_1 
       (.I0(\cal_tmp[22]_carry_n_17 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [3]),
        .O(\loop[22].remd_tmp[23][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][5]_i_1 
       (.I0(\cal_tmp[22]_carry__0_n_20 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [4]),
        .O(\loop[22].remd_tmp[23][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][6]_i_1 
       (.I0(\cal_tmp[22]_carry__0_n_19 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [5]),
        .O(\loop[22].remd_tmp[23][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][7]_i_1 
       (.I0(\cal_tmp[22]_carry__0_n_18 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [6]),
        .O(\loop[22].remd_tmp[23][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][8]_i_1 
       (.I0(\cal_tmp[22]_carry__0_n_17 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [7]),
        .O(\loop[22].remd_tmp[23][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[22].remd_tmp[23][9]_i_1 
       (.I0(\cal_tmp[22]_carry__1_n_20 ),
        .I1(\cal_tmp[22]_carry__4_n_14 ),
        .I2(\loop[21].remd_tmp_reg[22]_45 [8]),
        .O(\loop[22].remd_tmp[23][9]_i_1_n_13 ));
  FDRE \loop[22].remd_tmp_reg[23][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][0]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [0]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][10]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [10]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][11]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [11]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][12]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [12]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][13]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [13]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][14]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [14]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][15]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [15]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][16]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [16]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][17]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [17]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][18]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [18]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][19]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [19]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][1]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [1]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][20]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [20]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][21]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [21]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][22]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [22]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][2]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [2]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][3]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [3]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][4]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [4]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][5]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [5]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][6]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [6]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][7]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [7]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][8]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [8]),
        .R(1'b0));
  FDRE \loop[22].remd_tmp_reg[23][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].remd_tmp[23][9]_i_1_n_13 ),
        .Q(\loop[22].remd_tmp_reg[23]_47 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].sign_tmp_reg[23] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[22].sign_tmp_reg[23][1]_srl24 " *) 
  SRLC32E \loop[22].sign_tmp_reg[23][1]_srl24 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(sign_i),
        .Q(\loop[22].sign_tmp_reg[23][1]_srl24_n_13 ),
        .Q31(\NLW_loop[22].sign_tmp_reg[23][1]_srl24_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h6)) 
    \loop[22].sign_tmp_reg[23][1]_srl24_i_1 
       (.I0(\loop[23].sign_tmp_reg[24][1]__0_0 [1]),
        .I1(Q[1]),
        .O(sign_i));
  FDRE \loop[23].dividend_tmp_reg[24][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cal_tmp[23]_carry__4_n_14 ),
        .Q(\loop[23].dividend_tmp_reg[24]_0 ),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][9]_srl10_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [9]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][10]_srl11_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [10]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][11]_srl12_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [11]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][12]_srl13_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [12]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][13]_srl14_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [13]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][14]_srl15_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [14]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][15]_srl16_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [15]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg_n_13_[23][0] ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [0]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][1]_srl2_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [1]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][2]_srl3_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [2]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][3]_srl4_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [3]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][4]_srl5_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [4]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][5]_srl6_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [5]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][6]_srl7_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [6]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][7]_srl8_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [7]),
        .R(1'b0));
  FDRE \loop[23].dividend_tmp_reg[24][9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].dividend_tmp_reg[23][8]_srl9_n_13 ),
        .Q(\loop[23].dividend_tmp_reg[24][16]__0_0 [8]),
        .R(1'b0));
  FDRE \loop[23].sign_tmp_reg[24][1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[22].sign_tmp_reg[23][1]_srl24_n_13 ),
        .Q(\0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[2].dividend_tmp_reg[3][22]_srl4 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][22]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[10]),
        .Q(\loop[2].dividend_tmp_reg[3][22]_srl4_n_13 ));
  FDRE \loop[2].dividend_tmp_reg[3][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].dividend_tmp_reg[2][22]_srl3_n_13 ),
        .Q(\loop[2].dividend_tmp_reg[3][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [0]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [10]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [10]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [11]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [11]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [12]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [12]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [13]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [13]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [14]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [14]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [15]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [15]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [16]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [16]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [1]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [2]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [3]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [4]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [5]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [6]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [7]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [8]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [8]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].divisor_tmp_reg[2]_4 [9]),
        .Q(\loop[2].divisor_tmp_reg[3]_6 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\loop[1].dividend_tmp_reg[2][23]__0_n_13 ),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry_n_20 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][10]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [9]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__1_n_18 ),
        .O(\loop[2].remd_tmp[3][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][11]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [10]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__1_n_17 ),
        .O(\loop[2].remd_tmp[3][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][12]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [11]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__2_n_20 ),
        .O(\loop[2].remd_tmp[3][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][13]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [12]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__2_n_19 ),
        .O(\loop[2].remd_tmp[3][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][14]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [13]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__2_n_18 ),
        .O(\loop[2].remd_tmp[3][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][15]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [14]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__2_n_17 ),
        .O(\loop[2].remd_tmp[3][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][16]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [15]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__3_n_20 ),
        .O(\loop[2].remd_tmp[3][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][17]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [16]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__3_n_19 ),
        .O(\loop[2].remd_tmp[3][17]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][18]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [17]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__3_n_18 ),
        .O(\loop[2].remd_tmp[3][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [0]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry_n_19 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [1]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry_n_18 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][3]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [2]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry_n_17 ),
        .O(\loop[2].remd_tmp[3][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][4]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [3]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__0_n_20 ),
        .O(\loop[2].remd_tmp[3][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][5]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [4]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__0_n_19 ),
        .O(\loop[2].remd_tmp[3][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][6]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [5]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__0_n_18 ),
        .O(\loop[2].remd_tmp[3][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][7]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [6]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__0_n_17 ),
        .O(\loop[2].remd_tmp[3][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][8]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [7]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__1_n_20 ),
        .O(\loop[2].remd_tmp[3][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][9]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_5 [8]),
        .I1(\cal_tmp[2]_58 ),
        .I2(\cal_tmp[2]_carry__1_n_19 ),
        .O(\loop[2].remd_tmp[3][9]_i_1_n_13 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [0]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][10]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [10]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][11]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [11]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][12]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [12]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][13]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [13]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][14]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [14]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][15]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [15]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][16]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [16]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][17]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [17]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][18]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [18]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [1]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [2]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][3]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [3]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][4]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [4]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][5]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [5]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][6]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [6]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][7]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [7]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][8]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [8]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][9]_i_1_n_13 ),
        .Q(\loop[2].remd_tmp_reg[3]_7 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[3].dividend_tmp_reg[4][22]_srl5 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[9]),
        .Q(\loop[3].dividend_tmp_reg[4][22]_srl5_n_13 ));
  FDRE \loop[3].dividend_tmp_reg[4][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].dividend_tmp_reg[3][22]_srl4_n_13 ),
        .Q(\loop[3].dividend_tmp_reg[4][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [0]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [10]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [10]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [11]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [11]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [12]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [12]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [13]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [13]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [14]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [14]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [15]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [15]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [16]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [16]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [1]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [2]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [3]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [4]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [5]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [6]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [7]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [8]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [8]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].divisor_tmp_reg[3]_6 [9]),
        .Q(\loop[3].divisor_tmp_reg[4]_8 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][23]__0_n_13 ),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry_n_20 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][10]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [9]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__1_n_18 ),
        .O(\loop[3].remd_tmp[4][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][11]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [10]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__1_n_17 ),
        .O(\loop[3].remd_tmp[4][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][12]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [11]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__2_n_20 ),
        .O(\loop[3].remd_tmp[4][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][13]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [12]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__2_n_19 ),
        .O(\loop[3].remd_tmp[4][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][14]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [13]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__2_n_18 ),
        .O(\loop[3].remd_tmp[4][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][15]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [14]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__2_n_17 ),
        .O(\loop[3].remd_tmp[4][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][16]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [15]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__3_n_20 ),
        .O(\loop[3].remd_tmp[4][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][17]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [16]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__3_n_19 ),
        .O(\loop[3].remd_tmp[4][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][18]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [17]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__3_n_18 ),
        .O(\loop[3].remd_tmp[4][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][19]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [18]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__3_n_17 ),
        .O(\loop[3].remd_tmp[4][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [0]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry_n_19 ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [1]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry_n_18 ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [2]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry_n_17 ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][4]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [3]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__0_n_20 ),
        .O(\loop[3].remd_tmp[4][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][5]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [4]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__0_n_19 ),
        .O(\loop[3].remd_tmp[4][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][6]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [5]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__0_n_18 ),
        .O(\loop[3].remd_tmp[4][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][7]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [6]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__0_n_17 ),
        .O(\loop[3].remd_tmp[4][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][8]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [7]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__1_n_20 ),
        .O(\loop[3].remd_tmp[4][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][9]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_7 [8]),
        .I1(\cal_tmp[3]_59 ),
        .I2(\cal_tmp[3]_carry__1_n_19 ),
        .O(\loop[3].remd_tmp[4][9]_i_1_n_13 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [0]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][10]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [10]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][11]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [11]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][12]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [12]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][13]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [13]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][14]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [14]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][15]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [15]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][16]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [16]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][17]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [17]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][18]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [18]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][19]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [19]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [1]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [2]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [3]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][4]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [4]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][5]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [5]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][6]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [6]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][7]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [7]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][8]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [8]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][9]_i_1_n_13 ),
        .Q(\loop[3].remd_tmp_reg[4]_9 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[4].dividend_tmp_reg[5][22]_srl6 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][22]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[8]),
        .Q(\loop[4].dividend_tmp_reg[5][22]_srl6_n_13 ));
  FDRE \loop[4].dividend_tmp_reg[5][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].dividend_tmp_reg[4][22]_srl5_n_13 ),
        .Q(\loop[4].dividend_tmp_reg[5][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [0]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [10]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [10]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [11]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [11]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [12]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [12]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [13]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [13]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [14]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [14]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [15]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [15]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [16]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [16]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [1]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [2]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [3]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [4]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [5]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [6]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [7]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [8]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [8]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].divisor_tmp_reg[4]_8 [9]),
        .Q(\loop[4].divisor_tmp_reg[5]_10 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].dividend_tmp_reg[4][23]__0_n_13 ),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry_n_20 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][10]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [9]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__1_n_18 ),
        .O(\loop[4].remd_tmp[5][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][11]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [10]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__1_n_17 ),
        .O(\loop[4].remd_tmp[5][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][12]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [11]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__2_n_20 ),
        .O(\loop[4].remd_tmp[5][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][13]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [12]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__2_n_19 ),
        .O(\loop[4].remd_tmp[5][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][14]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [13]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__2_n_18 ),
        .O(\loop[4].remd_tmp[5][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][15]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [14]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__2_n_17 ),
        .O(\loop[4].remd_tmp[5][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][16]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [15]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__3_n_20 ),
        .O(\loop[4].remd_tmp[5][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][17]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [16]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__3_n_19 ),
        .O(\loop[4].remd_tmp[5][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][18]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [17]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__3_n_18 ),
        .O(\loop[4].remd_tmp[5][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][19]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [18]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__3_n_17 ),
        .O(\loop[4].remd_tmp[5][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [0]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry_n_19 ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][20]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [19]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__4_n_20 ),
        .O(\loop[4].remd_tmp[5][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [1]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry_n_18 ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [2]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry_n_17 ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [3]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__0_n_20 ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][5]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [4]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__0_n_19 ),
        .O(\loop[4].remd_tmp[5][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][6]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [5]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__0_n_18 ),
        .O(\loop[4].remd_tmp[5][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][7]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [6]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__0_n_17 ),
        .O(\loop[4].remd_tmp[5][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][8]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [7]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__1_n_20 ),
        .O(\loop[4].remd_tmp[5][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][9]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_9 [8]),
        .I1(\cal_tmp[4]_60 ),
        .I2(\cal_tmp[4]_carry__1_n_19 ),
        .O(\loop[4].remd_tmp[5][9]_i_1_n_13 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [0]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][10]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [10]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][11]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [11]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][12]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [12]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][13]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [13]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][14]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [14]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][15]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [15]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][16]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [16]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][17]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [17]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][18]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [18]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][19]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [19]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [1]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][20]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [20]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [2]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [3]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [4]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][5]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [5]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][6]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [6]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][7]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [7]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][8]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [8]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][9]_i_1_n_13 ),
        .Q(\loop[4].remd_tmp_reg[5]_11 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[5].dividend_tmp_reg[6][22]_srl7 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][22]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[7]),
        .Q(\loop[5].dividend_tmp_reg[6][22]_srl7_n_13 ));
  FDRE \loop[5].dividend_tmp_reg[6][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].dividend_tmp_reg[5][22]_srl6_n_13 ),
        .Q(\loop[5].dividend_tmp_reg[6][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [0]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [10]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [10]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [11]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [11]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [12]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [12]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [13]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [13]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [14]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [14]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [15]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [15]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [16]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [16]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [1]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [2]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [3]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [4]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [5]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [6]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [7]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [8]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [8]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].divisor_tmp_reg[5]_10 [9]),
        .Q(\loop[5].divisor_tmp_reg[6]_12 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].dividend_tmp_reg[5][23]__0_n_13 ),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry_n_20 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][10]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [9]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__1_n_18 ),
        .O(\loop[5].remd_tmp[6][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][11]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [10]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__1_n_17 ),
        .O(\loop[5].remd_tmp[6][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][12]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [11]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__2_n_20 ),
        .O(\loop[5].remd_tmp[6][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][13]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [12]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__2_n_19 ),
        .O(\loop[5].remd_tmp[6][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][14]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [13]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__2_n_18 ),
        .O(\loop[5].remd_tmp[6][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][15]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [14]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__2_n_17 ),
        .O(\loop[5].remd_tmp[6][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][16]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [15]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__3_n_20 ),
        .O(\loop[5].remd_tmp[6][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][17]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [16]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__3_n_19 ),
        .O(\loop[5].remd_tmp[6][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][18]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [17]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__3_n_18 ),
        .O(\loop[5].remd_tmp[6][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][19]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [18]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__3_n_17 ),
        .O(\loop[5].remd_tmp[6][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [0]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry_n_19 ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][20]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [19]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__4_n_20 ),
        .O(\loop[5].remd_tmp[6][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][21]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [20]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__4_n_19 ),
        .O(\loop[5].remd_tmp[6][21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [1]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry_n_18 ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [2]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry_n_17 ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [3]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__0_n_20 ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [4]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__0_n_19 ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][6]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [5]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__0_n_18 ),
        .O(\loop[5].remd_tmp[6][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][7]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [6]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__0_n_17 ),
        .O(\loop[5].remd_tmp[6][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][8]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [7]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__1_n_20 ),
        .O(\loop[5].remd_tmp[6][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][9]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_11 [8]),
        .I1(\cal_tmp[5]_61 ),
        .I2(\cal_tmp[5]_carry__1_n_19 ),
        .O(\loop[5].remd_tmp[6][9]_i_1_n_13 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [0]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][10]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [10]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][11]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [11]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][12]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [12]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][13]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [13]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][14]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [14]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][15]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [15]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][16]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [16]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][17]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [17]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][18]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [18]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][19]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [19]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [1]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][20]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [20]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][21]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [21]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [2]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [3]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [4]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [5]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][6]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [6]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][7]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [7]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][8]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [8]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][9]_i_1_n_13 ),
        .Q(\loop[5].remd_tmp_reg[6]_13 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[6].dividend_tmp_reg[7][22]_srl8 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][22]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[6]),
        .Q(\loop[6].dividend_tmp_reg[7][22]_srl8_n_13 ));
  FDRE \loop[6].dividend_tmp_reg[7][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].dividend_tmp_reg[6][22]_srl7_n_13 ),
        .Q(\loop[6].dividend_tmp_reg[7][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [0]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [10]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [10]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [11]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [11]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [12]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [12]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [13]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [13]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [14]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [14]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [15]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [15]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [16]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [16]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [1]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [2]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [3]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [4]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [5]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [6]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [7]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [8]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [8]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].divisor_tmp_reg[6]_12 [9]),
        .Q(\loop[6].divisor_tmp_reg[7]_14 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[5].dividend_tmp_reg[6][23]__0_n_13 ),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry_n_20 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][10]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [9]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__1_n_18 ),
        .O(\loop[6].remd_tmp[7][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][11]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [10]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__1_n_17 ),
        .O(\loop[6].remd_tmp[7][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][12]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [11]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__2_n_20 ),
        .O(\loop[6].remd_tmp[7][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][13]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [12]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__2_n_19 ),
        .O(\loop[6].remd_tmp[7][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][14]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [13]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__2_n_18 ),
        .O(\loop[6].remd_tmp[7][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][15]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [14]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__2_n_17 ),
        .O(\loop[6].remd_tmp[7][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][16]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [15]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__3_n_20 ),
        .O(\loop[6].remd_tmp[7][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][17]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [16]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__3_n_19 ),
        .O(\loop[6].remd_tmp[7][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][18]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [17]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__3_n_18 ),
        .O(\loop[6].remd_tmp[7][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][19]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [18]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__3_n_17 ),
        .O(\loop[6].remd_tmp[7][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [0]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry_n_19 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][20]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [19]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__4_n_20 ),
        .O(\loop[6].remd_tmp[7][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][21]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [20]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__4_n_19 ),
        .O(\loop[6].remd_tmp[7][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][22]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [21]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__4_n_18 ),
        .O(\loop[6].remd_tmp[7][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [1]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry_n_18 ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [2]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry_n_17 ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [3]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__0_n_20 ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [4]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__0_n_19 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [5]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__0_n_18 ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][7]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [6]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__0_n_17 ),
        .O(\loop[6].remd_tmp[7][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][8]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [7]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__1_n_20 ),
        .O(\loop[6].remd_tmp[7][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][9]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_13 [8]),
        .I1(\cal_tmp[6]_62 ),
        .I2(\cal_tmp[6]_carry__1_n_19 ),
        .O(\loop[6].remd_tmp[7][9]_i_1_n_13 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [0]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][10]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [10]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][11]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [11]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][12]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [12]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][13]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [13]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][14]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [14]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][15]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [15]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][16]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [16]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][17]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [17]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][18]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [18]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][19]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [19]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [1]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][20]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [20]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][21]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [21]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][22]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [22]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [2]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [3]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [4]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [5]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [6]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][7]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [7]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][8]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [8]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][9]_i_1_n_13 ),
        .Q(\loop[6].remd_tmp_reg[7]_15 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[7].dividend_tmp_reg[8][22]_srl9 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][22]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[5]),
        .Q(\loop[7].dividend_tmp_reg[8][22]_srl9_n_13 ));
  FDRE \loop[7].dividend_tmp_reg[8][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].dividend_tmp_reg[7][22]_srl8_n_13 ),
        .Q(\loop[7].dividend_tmp_reg[8][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [0]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [10]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [10]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [11]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [11]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [12]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [12]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [13]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [13]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [14]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [14]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [15]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [15]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [16]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [16]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [1]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [2]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [3]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [4]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [5]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [6]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [7]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [8]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [8]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].divisor_tmp_reg[7]_14 [9]),
        .Q(\loop[7].divisor_tmp_reg[8]_16 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][23]__0_n_13 ),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry_n_20 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][10]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [9]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__1_n_18 ),
        .O(\loop[7].remd_tmp[8][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][11]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [10]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__1_n_17 ),
        .O(\loop[7].remd_tmp[8][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][12]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [11]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__2_n_20 ),
        .O(\loop[7].remd_tmp[8][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][13]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [12]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__2_n_19 ),
        .O(\loop[7].remd_tmp[8][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][14]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [13]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__2_n_18 ),
        .O(\loop[7].remd_tmp[8][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][15]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [14]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__2_n_17 ),
        .O(\loop[7].remd_tmp[8][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][16]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [15]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__3_n_20 ),
        .O(\loop[7].remd_tmp[8][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][17]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [16]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__3_n_19 ),
        .O(\loop[7].remd_tmp[8][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][18]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [17]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__3_n_18 ),
        .O(\loop[7].remd_tmp[8][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][19]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [18]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__3_n_17 ),
        .O(\loop[7].remd_tmp[8][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [0]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry_n_19 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][20]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [19]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__4_n_20 ),
        .O(\loop[7].remd_tmp[8][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][21]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [20]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__4_n_19 ),
        .O(\loop[7].remd_tmp[8][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][22]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [21]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__4_n_18 ),
        .O(\loop[7].remd_tmp[8][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [1]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry_n_18 ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [2]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry_n_17 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [3]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__0_n_20 ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [4]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__0_n_19 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [5]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__0_n_18 ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [6]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__0_n_17 ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][8]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [7]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__1_n_20 ),
        .O(\loop[7].remd_tmp[8][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][9]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_15 [8]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__1_n_19 ),
        .O(\loop[7].remd_tmp[8][9]_i_1_n_13 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [0]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][10]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [10]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][11]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [11]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][12]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [12]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][13]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [13]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][14]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [14]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][15]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [15]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][16]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [16]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][17]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [17]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][18]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [18]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][19]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [19]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [1]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][20]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [20]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][21]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [21]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][22]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [22]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [2]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [3]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [4]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [5]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [6]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [7]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][8]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [8]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].remd_tmp[8][9]_i_1_n_13 ),
        .Q(\loop[7].remd_tmp_reg[8]_17 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[8].dividend_tmp_reg[9] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[8].dividend_tmp_reg[9][22]_srl10 " *) 
  SRL16E \loop[8].dividend_tmp_reg[9][22]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[4]),
        .Q(\loop[8].dividend_tmp_reg[9][22]_srl10_n_13 ));
  FDRE \loop[8].dividend_tmp_reg[9][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].dividend_tmp_reg[8][22]_srl9_n_13 ),
        .Q(\loop[8].dividend_tmp_reg[9][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [0]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [10]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [10]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [11]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [11]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [12]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [12]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [13]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [13]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [14]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [14]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [15]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [15]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [16]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [16]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [1]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [2]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [3]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [4]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [5]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [6]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [7]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [8]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [8]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[7].divisor_tmp_reg[8]_16 [9]),
        .Q(\loop[8].divisor_tmp_reg[9]_18 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][23]__0_n_13 ),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry_n_20 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][10]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [9]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__1_n_18 ),
        .O(\loop[8].remd_tmp[9][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][11]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [10]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__1_n_17 ),
        .O(\loop[8].remd_tmp[9][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][12]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [11]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__2_n_20 ),
        .O(\loop[8].remd_tmp[9][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][13]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [12]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__2_n_19 ),
        .O(\loop[8].remd_tmp[9][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][14]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [13]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__2_n_18 ),
        .O(\loop[8].remd_tmp[9][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][15]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [14]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__2_n_17 ),
        .O(\loop[8].remd_tmp[9][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][16]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [15]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__3_n_20 ),
        .O(\loop[8].remd_tmp[9][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][17]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [16]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__3_n_19 ),
        .O(\loop[8].remd_tmp[9][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][18]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [17]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__3_n_18 ),
        .O(\loop[8].remd_tmp[9][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][19]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [18]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__3_n_17 ),
        .O(\loop[8].remd_tmp[9][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [0]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry_n_19 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][20]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [19]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__4_n_20 ),
        .O(\loop[8].remd_tmp[9][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][21]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [20]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__4_n_19 ),
        .O(\loop[8].remd_tmp[9][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][22]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [21]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__4_n_18 ),
        .O(\loop[8].remd_tmp[9][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [1]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry_n_18 ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [2]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry_n_17 ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [3]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__0_n_20 ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [4]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__0_n_19 ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [5]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__0_n_18 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [6]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__0_n_17 ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [7]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__1_n_20 ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][9]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_17 [8]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__1_n_19 ),
        .O(\loop[8].remd_tmp[9][9]_i_1_n_13 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [0]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][10]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [10]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][11]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [11]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][12]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [12]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][13]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [13]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][14]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [14]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][15]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [15]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][16]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [16]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][17]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [17]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][18]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [18]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][19]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [19]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][20]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [20]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][21]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [21]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][22]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [22]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [3]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [7]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].remd_tmp[9][9]_i_1_n_13 ),
        .Q(\loop[8].remd_tmp_reg[9]_19 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[9].dividend_tmp_reg[10] " *) 
  (* srl_name = "inst/\grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_300/sdiv_24ns_17s_24_28_1_U15/nnlayer_sdiv_24ns_17s_24_28_1_divider_u/loop[9].dividend_tmp_reg[10][22]_srl11 " *) 
  SRL16E \loop[9].dividend_tmp_reg[10][22]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(dividend_u[3]),
        .Q(\loop[9].dividend_tmp_reg[10][22]_srl11_n_13 ));
  FDRE \loop[9].dividend_tmp_reg[10][23]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].dividend_tmp_reg[9][22]_srl10_n_13 ),
        .Q(\loop[9].dividend_tmp_reg[10][23]__0_n_13 ),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [0]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [0]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [10]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [10]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [11]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [11]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [12]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [12]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [13]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [13]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [14]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [14]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [15]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [15]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [16]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [16]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [1]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [1]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [2]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [2]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [3]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [3]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [4]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [4]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [5]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [5]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [6]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [6]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [7]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [7]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [8]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [8]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[8].divisor_tmp_reg[9]_18 [9]),
        .Q(\loop[9].divisor_tmp_reg[10]_20 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\loop[8].dividend_tmp_reg[9][23]__0_n_13 ),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry_n_20 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][10]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [9]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__1_n_18 ),
        .O(\loop[9].remd_tmp[10][10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][11]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [10]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__1_n_17 ),
        .O(\loop[9].remd_tmp[10][11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][12]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [11]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__2_n_20 ),
        .O(\loop[9].remd_tmp[10][12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][13]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [12]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__2_n_19 ),
        .O(\loop[9].remd_tmp[10][13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][14]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [13]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__2_n_18 ),
        .O(\loop[9].remd_tmp[10][14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][15]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [14]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__2_n_17 ),
        .O(\loop[9].remd_tmp[10][15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][16]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [15]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__3_n_20 ),
        .O(\loop[9].remd_tmp[10][16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][17]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [16]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__3_n_19 ),
        .O(\loop[9].remd_tmp[10][17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][18]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [17]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__3_n_18 ),
        .O(\loop[9].remd_tmp[10][18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][19]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [18]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__3_n_17 ),
        .O(\loop[9].remd_tmp[10][19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [0]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry_n_19 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][20]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [19]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__4_n_20 ),
        .O(\loop[9].remd_tmp[10][20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][21]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [20]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__4_n_19 ),
        .O(\loop[9].remd_tmp[10][21]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][22]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [21]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__4_n_18 ),
        .O(\loop[9].remd_tmp[10][22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [1]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry_n_18 ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [2]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry_n_17 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [3]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__0_n_20 ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [4]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__0_n_19 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [5]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__0_n_18 ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [6]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__0_n_17 ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [7]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__1_n_20 ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_19 [8]),
        .I1(\cal_tmp[9]_50 ),
        .I2(\cal_tmp[9]_carry__1_n_19 ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_13 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][10]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [10]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][11]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [11]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][12]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [12]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][13]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [13]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][14]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [14]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][15]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [15]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][16]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [16]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][17]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [17]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][18]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [18]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][19]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [19]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][20]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [20]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][21]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [21]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][22]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [22]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [3]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [5]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [6]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [7]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [8]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_13 ),
        .Q(\loop[9].remd_tmp_reg[10]_21 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \quot[3]_i_5 
       (.I0(\loop[23].dividend_tmp_reg[24]_0 ),
        .O(\quot[3]_i_5_n_13 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[11]_i_1 
       (.CI(\quot_reg[7]_i_1_n_13 ),
        .CO({\quot_reg[11]_i_1_n_13 ,\quot_reg[11]_i_1_n_14 ,\quot_reg[11]_i_1_n_15 ,\quot_reg[11]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[10:7]),
        .S(\quot_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[15]_i_1 
       (.CI(\quot_reg[11]_i_1_n_13 ),
        .CO({\quot_reg[15]_i_1_n_13 ,\quot_reg[15]_i_1_n_14 ,\quot_reg[15]_i_1_n_15 ,\quot_reg[15]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[14:11]),
        .S(\quot_reg[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[16]_i_1 
       (.CI(\quot_reg[15]_i_1_n_13 ),
        .CO(\NLW_quot_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_quot_reg[16]_i_1_O_UNCONNECTED [3:1],D[15]}),
        .S({1'b0,1'b0,1'b0,\quot_reg[16] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\quot_reg[3]_i_1_n_13 ,\quot_reg[3]_i_1_n_14 ,\quot_reg[3]_i_1_n_15 ,\quot_reg[3]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\0 }),
        .O({D[2:0],\NLW_quot_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({S,\quot[3]_i_5_n_13 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[7]_i_1 
       (.CI(\quot_reg[3]_i_1_n_13 ),
        .CO({\quot_reg[7]_i_1_n_13 ,\quot_reg[7]_i_1_n_14 ,\quot_reg[7]_i_1_n_15 ,\quot_reg[7]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[6:3]),
        .S(\quot_reg[7] ));
endmodule

(* ORIG_REF_NAME = "nnlayer_udiv_26ns_26s_26_30_seq_1" *) 
module design_1_nnlayer_0_0_nnlayer_udiv_26ns_26s_26_30_seq_1
   (done0,
    D,
    CO,
    dividend_tmp,
    ap_clk,
    \r_stage_reg[26] ,
    ap_rst_n_inv,
    Q,
    start0_reg_0,
    \divisor0_reg[7]_0 );
  output done0;
  output [0:0]D;
  output [0:0]CO;
  output [25:0]dividend_tmp;
  input ap_clk;
  input \r_stage_reg[26] ;
  input ap_rst_n_inv;
  input [15:0]Q;
  input [0:0]start0_reg_0;
  input [7:0]\divisor0_reg[7]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [25:0]dividend_tmp;
  wire [7:0]\divisor0_reg[7]_0 ;
  wire \divisor0_reg_n_13_[0] ;
  wire \divisor0_reg_n_13_[1] ;
  wire \divisor0_reg_n_13_[2] ;
  wire \divisor0_reg_n_13_[3] ;
  wire \divisor0_reg_n_13_[4] ;
  wire \divisor0_reg_n_13_[5] ;
  wire \divisor0_reg_n_13_[6] ;
  wire \divisor0_reg_n_13_[7] ;
  wire done0;
  wire \icmp_ln1547_2_reg_948[0]_i_10_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_11_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_12_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_13_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_14_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_15_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_16_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_17_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_18_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_3_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_4_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_5_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_6_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_7_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_8_n_13 ;
  wire \icmp_ln1547_2_reg_948[0]_i_9_n_13 ;
  wire \icmp_ln1547_2_reg_948_reg[0]_i_1_n_14 ;
  wire \icmp_ln1547_2_reg_948_reg[0]_i_1_n_15 ;
  wire \icmp_ln1547_2_reg_948_reg[0]_i_1_n_16 ;
  wire \icmp_ln1547_2_reg_948_reg[0]_i_2_n_13 ;
  wire \icmp_ln1547_2_reg_948_reg[0]_i_2_n_14 ;
  wire \icmp_ln1547_2_reg_948_reg[0]_i_2_n_15 ;
  wire \icmp_ln1547_2_reg_948_reg[0]_i_2_n_16 ;
  wire \r_stage_reg[26] ;
  wire start0;
  wire [0:0]start0_reg_0;
  wire [3:0]\NLW_icmp_ln1547_2_reg_948_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1547_2_reg_948_reg[0]_i_2_O_UNCONNECTED ;

  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [0]),
        .Q(\divisor0_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [1]),
        .Q(\divisor0_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [2]),
        .Q(\divisor0_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [3]),
        .Q(\divisor0_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [4]),
        .Q(\divisor0_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [5]),
        .Q(\divisor0_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [6]),
        .Q(\divisor0_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [7]),
        .Q(\divisor0_reg_n_13_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_2_reg_948[0]_i_10 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\icmp_ln1547_2_reg_948[0]_i_10_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_2_reg_948[0]_i_11 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\icmp_ln1547_2_reg_948[0]_i_11_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_2_reg_948[0]_i_12 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\icmp_ln1547_2_reg_948[0]_i_12_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_2_reg_948[0]_i_13 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\icmp_ln1547_2_reg_948[0]_i_13_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_2_reg_948[0]_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\icmp_ln1547_2_reg_948[0]_i_14_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_2_reg_948[0]_i_15 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\icmp_ln1547_2_reg_948[0]_i_15_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_2_reg_948[0]_i_16 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\icmp_ln1547_2_reg_948[0]_i_16_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_2_reg_948[0]_i_17 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\icmp_ln1547_2_reg_948[0]_i_17_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_2_reg_948[0]_i_18 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\icmp_ln1547_2_reg_948[0]_i_18_n_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1547_2_reg_948[0]_i_3 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\icmp_ln1547_2_reg_948[0]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_2_reg_948[0]_i_4 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\icmp_ln1547_2_reg_948[0]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_2_reg_948[0]_i_5 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\icmp_ln1547_2_reg_948[0]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_2_reg_948[0]_i_6 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\icmp_ln1547_2_reg_948[0]_i_6_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_2_reg_948[0]_i_7 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\icmp_ln1547_2_reg_948[0]_i_7_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_2_reg_948[0]_i_8 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\icmp_ln1547_2_reg_948[0]_i_8_n_13 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_2_reg_948[0]_i_9 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\icmp_ln1547_2_reg_948[0]_i_9_n_13 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1547_2_reg_948_reg[0]_i_1 
       (.CI(\icmp_ln1547_2_reg_948_reg[0]_i_2_n_13 ),
        .CO({CO,\icmp_ln1547_2_reg_948_reg[0]_i_1_n_14 ,\icmp_ln1547_2_reg_948_reg[0]_i_1_n_15 ,\icmp_ln1547_2_reg_948_reg[0]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1547_2_reg_948[0]_i_3_n_13 ,\icmp_ln1547_2_reg_948[0]_i_4_n_13 ,\icmp_ln1547_2_reg_948[0]_i_5_n_13 ,\icmp_ln1547_2_reg_948[0]_i_6_n_13 }),
        .O(\NLW_icmp_ln1547_2_reg_948_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1547_2_reg_948[0]_i_7_n_13 ,\icmp_ln1547_2_reg_948[0]_i_8_n_13 ,\icmp_ln1547_2_reg_948[0]_i_9_n_13 ,\icmp_ln1547_2_reg_948[0]_i_10_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1547_2_reg_948_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1547_2_reg_948_reg[0]_i_2_n_13 ,\icmp_ln1547_2_reg_948_reg[0]_i_2_n_14 ,\icmp_ln1547_2_reg_948_reg[0]_i_2_n_15 ,\icmp_ln1547_2_reg_948_reg[0]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1547_2_reg_948[0]_i_11_n_13 ,\icmp_ln1547_2_reg_948[0]_i_12_n_13 ,\icmp_ln1547_2_reg_948[0]_i_13_n_13 ,\icmp_ln1547_2_reg_948[0]_i_14_n_13 }),
        .O(\NLW_icmp_ln1547_2_reg_948_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1547_2_reg_948[0]_i_15_n_13 ,\icmp_ln1547_2_reg_948[0]_i_16_n_13 ,\icmp_ln1547_2_reg_948[0]_i_17_n_13 ,\icmp_ln1547_2_reg_948[0]_i_18_n_13 }));
  design_1_nnlayer_0_0_nnlayer_udiv_26ns_26s_26_30_seq_1_divseq nnlayer_udiv_26ns_26s_26_30_seq_1_divseq_u
       (.D({\divisor0_reg_n_13_[7] ,\divisor0_reg_n_13_[6] ,\divisor0_reg_n_13_[5] ,\divisor0_reg_n_13_[4] ,\divisor0_reg_n_13_[3] ,\divisor0_reg_n_13_[2] ,\divisor0_reg_n_13_[1] ,\divisor0_reg_n_13_[0] }),
        .E(start0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dividend_tmp(dividend_tmp),
        .done0(done0),
        .\r_stage_reg[26]_0 (\r_stage_reg[26] ));
  LUT3 #(
    .INIT(8'h20)) 
    start0_i_1
       (.I0(Q[15]),
        .I1(CO),
        .I2(start0_reg_0),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_udiv_26ns_26s_26_30_seq_1_divseq" *) 
module design_1_nnlayer_0_0_nnlayer_udiv_26ns_26s_26_30_seq_1_divseq
   (done0,
    dividend_tmp,
    ap_clk,
    \r_stage_reg[26]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output done0;
  output [25:0]dividend_tmp;
  input ap_clk;
  input \r_stage_reg[26]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_5_n_13;
  wire cal_tmp_carry__0_i_6_n_13;
  wire cal_tmp_carry__0_i_7_n_13;
  wire cal_tmp_carry__0_i_8_n_13;
  wire cal_tmp_carry__0_n_13;
  wire cal_tmp_carry__0_n_14;
  wire cal_tmp_carry__0_n_15;
  wire cal_tmp_carry__0_n_16;
  wire cal_tmp_carry__0_n_17;
  wire cal_tmp_carry__0_n_18;
  wire cal_tmp_carry__0_n_19;
  wire cal_tmp_carry__0_n_20;
  wire cal_tmp_carry__1_i_2_n_13;
  wire cal_tmp_carry__1_i_3_n_13;
  wire cal_tmp_carry__1_i_4_n_13;
  wire cal_tmp_carry__1_i_5_n_13;
  wire cal_tmp_carry__1_n_13;
  wire cal_tmp_carry__1_n_14;
  wire cal_tmp_carry__1_n_15;
  wire cal_tmp_carry__1_n_16;
  wire cal_tmp_carry__1_n_17;
  wire cal_tmp_carry__1_n_18;
  wire cal_tmp_carry__1_n_19;
  wire cal_tmp_carry__1_n_20;
  wire cal_tmp_carry__2_i_1_n_13;
  wire cal_tmp_carry__2_i_2_n_13;
  wire cal_tmp_carry__2_i_3_n_13;
  wire cal_tmp_carry__2_i_4_n_13;
  wire cal_tmp_carry__2_n_13;
  wire cal_tmp_carry__2_n_14;
  wire cal_tmp_carry__2_n_15;
  wire cal_tmp_carry__2_n_16;
  wire cal_tmp_carry__2_n_17;
  wire cal_tmp_carry__2_n_18;
  wire cal_tmp_carry__2_n_19;
  wire cal_tmp_carry__2_n_20;
  wire cal_tmp_carry__3_i_1_n_13;
  wire cal_tmp_carry__3_i_2_n_13;
  wire cal_tmp_carry__3_i_3_n_13;
  wire cal_tmp_carry__3_i_4_n_13;
  wire cal_tmp_carry__3_n_13;
  wire cal_tmp_carry__3_n_14;
  wire cal_tmp_carry__3_n_15;
  wire cal_tmp_carry__3_n_16;
  wire cal_tmp_carry__3_n_17;
  wire cal_tmp_carry__3_n_18;
  wire cal_tmp_carry__3_n_19;
  wire cal_tmp_carry__3_n_20;
  wire cal_tmp_carry__4_i_1_n_13;
  wire cal_tmp_carry__4_i_2_n_13;
  wire cal_tmp_carry__4_i_3_n_13;
  wire cal_tmp_carry__4_i_4_n_13;
  wire cal_tmp_carry__4_n_13;
  wire cal_tmp_carry__4_n_14;
  wire cal_tmp_carry__4_n_15;
  wire cal_tmp_carry__4_n_16;
  wire cal_tmp_carry__4_n_17;
  wire cal_tmp_carry__4_n_18;
  wire cal_tmp_carry__4_n_19;
  wire cal_tmp_carry__4_n_20;
  wire cal_tmp_carry__5_i_1_n_13;
  wire cal_tmp_carry__5_i_2_n_13;
  wire cal_tmp_carry__5_n_16;
  wire cal_tmp_carry__5_n_20;
  wire cal_tmp_carry_i_4__0_n_13;
  wire cal_tmp_carry_i_5_n_13;
  wire cal_tmp_carry_i_6_n_13;
  wire cal_tmp_carry_i_7_n_13;
  wire cal_tmp_carry_n_13;
  wire cal_tmp_carry_n_14;
  wire cal_tmp_carry_n_15;
  wire cal_tmp_carry_n_16;
  wire cal_tmp_carry_n_17;
  wire cal_tmp_carry_n_18;
  wire cal_tmp_carry_n_19;
  wire cal_tmp_carry_n_20;
  wire [25:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_13 ;
  wire \dividend_tmp[11]_i_1_n_13 ;
  wire \dividend_tmp[12]_i_1_n_13 ;
  wire \dividend_tmp[13]_i_1_n_13 ;
  wire \dividend_tmp[14]_i_1_n_13 ;
  wire \dividend_tmp[15]_i_1_n_13 ;
  wire \dividend_tmp[16]_i_1_n_13 ;
  wire \dividend_tmp[17]_i_1_n_13 ;
  wire \dividend_tmp[18]_i_1_n_13 ;
  wire \dividend_tmp[19]_i_1_n_13 ;
  wire \dividend_tmp[1]_i_1_n_13 ;
  wire \dividend_tmp[20]_i_1_n_13 ;
  wire \dividend_tmp[21]_i_1_n_13 ;
  wire \dividend_tmp[22]_i_1_n_13 ;
  wire \dividend_tmp[23]_i_1_n_13 ;
  wire \dividend_tmp[24]_i_1_n_13 ;
  wire \dividend_tmp[25]_i_1_n_13 ;
  wire \dividend_tmp[2]_i_1_n_13 ;
  wire \dividend_tmp[3]_i_1_n_13 ;
  wire \dividend_tmp[4]_i_1_n_13 ;
  wire \dividend_tmp[5]_i_1_n_13 ;
  wire \dividend_tmp[6]_i_1_n_13 ;
  wire \dividend_tmp[7]_i_1_n_13 ;
  wire \dividend_tmp[8]_i_1_n_13 ;
  wire \dividend_tmp[9]_i_1_n_13 ;
  wire [7:0]divisor0;
  wire done0;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire \r_stage_reg[24]_srl24___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_n_13 ;
  wire \r_stage_reg[25]_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_23_n_13 ;
  wire \r_stage_reg[26]_0 ;
  wire r_stage_reg_gate_n_13;
  wire \r_stage_reg_n_13_[0] ;
  wire [24:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_13 ;
  wire \remd_tmp[10]_i_1_n_13 ;
  wire \remd_tmp[11]_i_1_n_13 ;
  wire \remd_tmp[12]_i_1_n_13 ;
  wire \remd_tmp[13]_i_1_n_13 ;
  wire \remd_tmp[14]_i_1_n_13 ;
  wire \remd_tmp[15]_i_1_n_13 ;
  wire \remd_tmp[16]_i_1_n_13 ;
  wire \remd_tmp[17]_i_1_n_13 ;
  wire \remd_tmp[18]_i_1_n_13 ;
  wire \remd_tmp[19]_i_1_n_13 ;
  wire \remd_tmp[1]_i_1_n_13 ;
  wire \remd_tmp[20]_i_1_n_13 ;
  wire \remd_tmp[21]_i_1_n_13 ;
  wire \remd_tmp[22]_i_1_n_13 ;
  wire \remd_tmp[23]_i_1_n_13 ;
  wire \remd_tmp[24]_i_1_n_13 ;
  wire \remd_tmp[2]_i_1_n_13 ;
  wire \remd_tmp[3]_i_1_n_13 ;
  wire \remd_tmp[4]_i_1_n_13 ;
  wire \remd_tmp[5]_i_1_n_13 ;
  wire \remd_tmp[6]_i_1_n_13 ;
  wire \remd_tmp[7]_i_1_n_13 ;
  wire \remd_tmp[8]_i_1_n_13 ;
  wire \remd_tmp[9]_i_1_n_13 ;
  wire [7:0]remd_tmp_mux;
  wire [3:2]NLW_cal_tmp_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__5_O_UNCONNECTED;
  wire \NLW_r_stage_reg[24]_srl24___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_13,cal_tmp_carry_n_14,cal_tmp_carry_n_15,cal_tmp_carry_n_16}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_17,cal_tmp_carry_n_18,cal_tmp_carry_n_19,cal_tmp_carry_n_20}),
        .S({cal_tmp_carry_i_4__0_n_13,cal_tmp_carry_i_5_n_13,cal_tmp_carry_i_6_n_13,cal_tmp_carry_i_7_n_13}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_13),
        .CO({cal_tmp_carry__0_n_13,cal_tmp_carry__0_n_14,cal_tmp_carry__0_n_15,cal_tmp_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_17,cal_tmp_carry__0_n_18,cal_tmp_carry__0_n_19,cal_tmp_carry__0_n_20}),
        .S({cal_tmp_carry__0_i_5_n_13,cal_tmp_carry__0_i_6_n_13,cal_tmp_carry__0_i_7_n_13,cal_tmp_carry__0_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[6]),
        .I2(divisor0[7]),
        .O(cal_tmp_carry__0_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[5]),
        .I2(divisor0[6]),
        .O(cal_tmp_carry__0_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[4]),
        .I2(divisor0[5]),
        .O(cal_tmp_carry__0_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[3]),
        .I2(divisor0[4]),
        .O(cal_tmp_carry__0_i_8_n_13));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_13),
        .CO({cal_tmp_carry__1_n_13,cal_tmp_carry__1_n_14,cal_tmp_carry__1_n_15,cal_tmp_carry__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,remd_tmp_mux[7]}),
        .O({cal_tmp_carry__1_n_17,cal_tmp_carry__1_n_18,cal_tmp_carry__1_n_19,cal_tmp_carry__1_n_20}),
        .S({cal_tmp_carry__1_i_2_n_13,cal_tmp_carry__1_i_3_n_13,cal_tmp_carry__1_i_4_n_13,cal_tmp_carry__1_i_5_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[10]),
        .O(cal_tmp_carry__1_i_2_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[9]),
        .O(cal_tmp_carry__1_i_3_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[8]),
        .O(cal_tmp_carry__1_i_4_n_13));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_5
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(cal_tmp_carry__1_i_5_n_13));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_13),
        .CO({cal_tmp_carry__2_n_13,cal_tmp_carry__2_n_14,cal_tmp_carry__2_n_15,cal_tmp_carry__2_n_16}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_17,cal_tmp_carry__2_n_18,cal_tmp_carry__2_n_19,cal_tmp_carry__2_n_20}),
        .S({cal_tmp_carry__2_i_1_n_13,cal_tmp_carry__2_i_2_n_13,cal_tmp_carry__2_i_3_n_13,cal_tmp_carry__2_i_4_n_13}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[14]),
        .O(cal_tmp_carry__2_i_1_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[13]),
        .O(cal_tmp_carry__2_i_2_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[12]),
        .O(cal_tmp_carry__2_i_3_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[11]),
        .O(cal_tmp_carry__2_i_4_n_13));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_13),
        .CO({cal_tmp_carry__3_n_13,cal_tmp_carry__3_n_14,cal_tmp_carry__3_n_15,cal_tmp_carry__3_n_16}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_17,cal_tmp_carry__3_n_18,cal_tmp_carry__3_n_19,cal_tmp_carry__3_n_20}),
        .S({cal_tmp_carry__3_i_1_n_13,cal_tmp_carry__3_i_2_n_13,cal_tmp_carry__3_i_3_n_13,cal_tmp_carry__3_i_4_n_13}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[18]),
        .O(cal_tmp_carry__3_i_1_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__3_i_2_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__3_i_3_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[15]),
        .O(cal_tmp_carry__3_i_4_n_13));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_13),
        .CO({cal_tmp_carry__4_n_13,cal_tmp_carry__4_n_14,cal_tmp_carry__4_n_15,cal_tmp_carry__4_n_16}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_17,cal_tmp_carry__4_n_18,cal_tmp_carry__4_n_19,cal_tmp_carry__4_n_20}),
        .S({cal_tmp_carry__4_i_1_n_13,cal_tmp_carry__4_i_2_n_13,cal_tmp_carry__4_i_3_n_13,cal_tmp_carry__4_i_4_n_13}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__4_i_1_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__4_i_2_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__4_i_3_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__4_i_4_n_13));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_13),
        .CO({NLW_cal_tmp_carry__5_CO_UNCONNECTED[3:2],p_2_out,cal_tmp_carry__5_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__5_O_UNCONNECTED[3],p_0_in,NLW_cal_tmp_carry__5_O_UNCONNECTED[1],cal_tmp_carry__5_n_20}),
        .S({1'b0,1'b1,cal_tmp_carry__5_i_1_n_13,cal_tmp_carry__5_i_2_n_13}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__5_i_1_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__5_i_2_n_13));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_4__0
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[2]),
        .I2(divisor0[3]),
        .O(cal_tmp_carry_i_4__0_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[1]),
        .I2(divisor0[2]),
        .O(cal_tmp_carry_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg_n_13_[0] ),
        .I1(remd_tmp[0]),
        .I2(divisor0[1]),
        .O(cal_tmp_carry_i_6_n_13));
  LUT3 #(
    .INIT(8'h2D)) 
    cal_tmp_carry_i_7
       (.I0(dividend_tmp[25]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(divisor0[0]),
        .O(cal_tmp_carry_i_7_n_13));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1 
       (.I0(dividend_tmp[9]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1 
       (.I0(dividend_tmp[10]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1 
       (.I0(dividend_tmp[11]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1 
       (.I0(dividend_tmp[12]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1 
       (.I0(dividend_tmp[13]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1 
       (.I0(dividend_tmp[14]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1 
       (.I0(dividend_tmp[15]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1 
       (.I0(dividend_tmp[16]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1 
       (.I0(dividend_tmp[17]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1 
       (.I0(dividend_tmp[18]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1 
       (.I0(dividend_tmp[0]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1 
       (.I0(dividend_tmp[19]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1 
       (.I0(dividend_tmp[20]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1 
       (.I0(dividend_tmp[21]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1 
       (.I0(dividend_tmp[22]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[23]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[24]_i_1 
       (.I0(dividend_tmp[23]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[24]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dividend_tmp[25]_i_1 
       (.I0(dividend_tmp[24]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[25]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1 
       (.I0(dividend_tmp[1]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1 
       (.I0(dividend_tmp[2]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1 
       (.I0(dividend_tmp[3]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1 
       (.I0(dividend_tmp[4]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1 
       (.I0(dividend_tmp[5]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1 
       (.I0(dividend_tmp[6]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1 
       (.I0(dividend_tmp[7]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1 
       (.I0(dividend_tmp[8]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[9]_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    dividend_tmp_mux
       (.I0(dividend_tmp[25]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(p_1_in0));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_13 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_13 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_13 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_13 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_13 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_13 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_13 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_13 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_13 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_13 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_13 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_13 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_13 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_13 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_13 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_13 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_13 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_13 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_13 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_13 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_13 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_13 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_13 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_13 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_13 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\udiv_26ns_26s_26_30_seq_1_U27/nnlayer_udiv_26ns_26s_26_30_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\udiv_26ns_26s_26_30_seq_1_U27/nnlayer_udiv_26ns_26s_26_30_seq_1_divseq_u/r_stage_reg[24]_srl24___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_22 " *) 
  SRLC32E \r_stage_reg[24]_srl24___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_13_[0] ),
        .Q(\r_stage_reg[24]_srl24___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_n_13 ),
        .Q31(\NLW_r_stage_reg[24]_srl24___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[25]_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_23 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[24]_srl24___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_n_13 ),
        .Q(\r_stage_reg[25]_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_23_n_13 ),
        .R(1'b0));
  FDRE \r_stage_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_13),
        .Q(done0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[25]_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_23_n_13 ),
        .I1(\r_stage_reg[26]_0 ),
        .O(r_stage_reg_gate_n_13));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend_tmp[25]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_20),
        .O(\remd_tmp[0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_18),
        .O(\remd_tmp[10]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_17),
        .O(\remd_tmp[11]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_20),
        .O(\remd_tmp[12]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_19),
        .O(\remd_tmp[13]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_18),
        .O(\remd_tmp[14]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_17),
        .O(\remd_tmp[15]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_20),
        .O(\remd_tmp[16]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_19),
        .O(\remd_tmp[17]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_18),
        .O(\remd_tmp[18]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_17),
        .O(\remd_tmp[19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_19),
        .O(\remd_tmp[1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_20),
        .O(\remd_tmp[20]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_19),
        .O(\remd_tmp[21]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_18),
        .O(\remd_tmp[22]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_17),
        .O(\remd_tmp[23]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_20),
        .O(\remd_tmp[24]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_18),
        .O(\remd_tmp[2]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_17),
        .O(\remd_tmp[3]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_20),
        .O(\remd_tmp[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_19),
        .O(\remd_tmp[5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_18),
        .O(\remd_tmp[6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_17),
        .O(\remd_tmp[7]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_20),
        .O(\remd_tmp[8]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_13_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_19),
        .O(\remd_tmp[9]_i_1_n_13 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_13 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_13 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_13 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_13 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_13 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_13 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_13 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_13 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_13 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_13 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_13 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_13 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_13 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_13 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_13 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_13 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_13 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_13 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_13 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_13 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_13 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_13 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_13 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_13 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_13 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_udiv_56ns_56ns_16_60_seq_1" *) 
module design_1_nnlayer_0_0_nnlayer_udiv_56ns_56ns_16_60_seq_1
   (r_stage_reg_r_23,
    r_stage_reg_r_26,
    DIADI,
    dout,
    ap_rst_n_inv,
    ap_clk,
    Q,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    D,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    \dividend0_reg[55] ,
    out);
  output r_stage_reg_r_23;
  output r_stage_reg_r_26;
  output [15:0]DIADI;
  output [6:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input [0:0]D;
  input mem_reg_14;
  input [0:0]mem_reg_15;
  input mem_reg_16;
  input [31:0]\dividend0_reg[55] ;
  input [39:0]out;

  wire [0:0]D;
  wire [15:0]DIADI;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:0]\dividend0_reg[55] ;
  wire [15:0]dividend_tmp;
  wire \divisor0_reg_n_13_[16] ;
  wire \divisor0_reg_n_13_[17] ;
  wire \divisor0_reg_n_13_[18] ;
  wire \divisor0_reg_n_13_[19] ;
  wire \divisor0_reg_n_13_[20] ;
  wire \divisor0_reg_n_13_[21] ;
  wire \divisor0_reg_n_13_[22] ;
  wire \divisor0_reg_n_13_[23] ;
  wire \divisor0_reg_n_13_[24] ;
  wire \divisor0_reg_n_13_[25] ;
  wire \divisor0_reg_n_13_[26] ;
  wire \divisor0_reg_n_13_[27] ;
  wire \divisor0_reg_n_13_[28] ;
  wire \divisor0_reg_n_13_[29] ;
  wire \divisor0_reg_n_13_[30] ;
  wire \divisor0_reg_n_13_[31] ;
  wire \divisor0_reg_n_13_[32] ;
  wire \divisor0_reg_n_13_[33] ;
  wire \divisor0_reg_n_13_[34] ;
  wire \divisor0_reg_n_13_[35] ;
  wire \divisor0_reg_n_13_[36] ;
  wire \divisor0_reg_n_13_[37] ;
  wire \divisor0_reg_n_13_[38] ;
  wire \divisor0_reg_n_13_[39] ;
  wire \divisor0_reg_n_13_[40] ;
  wire \divisor0_reg_n_13_[41] ;
  wire \divisor0_reg_n_13_[42] ;
  wire \divisor0_reg_n_13_[43] ;
  wire \divisor0_reg_n_13_[44] ;
  wire \divisor0_reg_n_13_[45] ;
  wire \divisor0_reg_n_13_[46] ;
  wire \divisor0_reg_n_13_[47] ;
  wire \divisor0_reg_n_13_[48] ;
  wire \divisor0_reg_n_13_[49] ;
  wire \divisor0_reg_n_13_[50] ;
  wire \divisor0_reg_n_13_[51] ;
  wire \divisor0_reg_n_13_[52] ;
  wire \divisor0_reg_n_13_[53] ;
  wire \divisor0_reg_n_13_[54] ;
  wire \divisor0_reg_n_13_[55] ;
  wire done0;
  wire [6:0]dout;
  wire [15:0]grp_fu_766_p2;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire [0:0]mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire [39:0]out;
  wire r_stage_reg_r_23;
  wire r_stage_reg_r_26;
  wire start0;

  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[0]),
        .Q(\divisor0_reg_n_13_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[1]),
        .Q(\divisor0_reg_n_13_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[2]),
        .Q(\divisor0_reg_n_13_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[3]),
        .Q(\divisor0_reg_n_13_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[4]),
        .Q(\divisor0_reg_n_13_[20] ),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[5]),
        .Q(\divisor0_reg_n_13_[21] ),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[6]),
        .Q(\divisor0_reg_n_13_[22] ),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[7]),
        .Q(\divisor0_reg_n_13_[23] ),
        .R(1'b0));
  FDRE \divisor0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[8]),
        .Q(\divisor0_reg_n_13_[24] ),
        .R(1'b0));
  FDRE \divisor0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[9]),
        .Q(\divisor0_reg_n_13_[25] ),
        .R(1'b0));
  FDRE \divisor0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[10]),
        .Q(\divisor0_reg_n_13_[26] ),
        .R(1'b0));
  FDRE \divisor0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[11]),
        .Q(\divisor0_reg_n_13_[27] ),
        .R(1'b0));
  FDRE \divisor0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[12]),
        .Q(\divisor0_reg_n_13_[28] ),
        .R(1'b0));
  FDRE \divisor0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[13]),
        .Q(\divisor0_reg_n_13_[29] ),
        .R(1'b0));
  FDRE \divisor0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[14]),
        .Q(\divisor0_reg_n_13_[30] ),
        .R(1'b0));
  FDRE \divisor0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[15]),
        .Q(\divisor0_reg_n_13_[31] ),
        .R(1'b0));
  FDRE \divisor0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[16]),
        .Q(\divisor0_reg_n_13_[32] ),
        .R(1'b0));
  FDRE \divisor0_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[17]),
        .Q(\divisor0_reg_n_13_[33] ),
        .R(1'b0));
  FDRE \divisor0_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[18]),
        .Q(\divisor0_reg_n_13_[34] ),
        .R(1'b0));
  FDRE \divisor0_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[19]),
        .Q(\divisor0_reg_n_13_[35] ),
        .R(1'b0));
  FDRE \divisor0_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[20]),
        .Q(\divisor0_reg_n_13_[36] ),
        .R(1'b0));
  FDRE \divisor0_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[21]),
        .Q(\divisor0_reg_n_13_[37] ),
        .R(1'b0));
  FDRE \divisor0_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[22]),
        .Q(\divisor0_reg_n_13_[38] ),
        .R(1'b0));
  FDRE \divisor0_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[23]),
        .Q(\divisor0_reg_n_13_[39] ),
        .R(1'b0));
  FDRE \divisor0_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[24]),
        .Q(\divisor0_reg_n_13_[40] ),
        .R(1'b0));
  FDRE \divisor0_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[25]),
        .Q(\divisor0_reg_n_13_[41] ),
        .R(1'b0));
  FDRE \divisor0_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[26]),
        .Q(\divisor0_reg_n_13_[42] ),
        .R(1'b0));
  FDRE \divisor0_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[27]),
        .Q(\divisor0_reg_n_13_[43] ),
        .R(1'b0));
  FDRE \divisor0_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[28]),
        .Q(\divisor0_reg_n_13_[44] ),
        .R(1'b0));
  FDRE \divisor0_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[29]),
        .Q(\divisor0_reg_n_13_[45] ),
        .R(1'b0));
  FDRE \divisor0_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[30]),
        .Q(\divisor0_reg_n_13_[46] ),
        .R(1'b0));
  FDRE \divisor0_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[31]),
        .Q(\divisor0_reg_n_13_[47] ),
        .R(1'b0));
  FDRE \divisor0_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[32]),
        .Q(\divisor0_reg_n_13_[48] ),
        .R(1'b0));
  FDRE \divisor0_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[33]),
        .Q(\divisor0_reg_n_13_[49] ),
        .R(1'b0));
  FDRE \divisor0_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[34]),
        .Q(\divisor0_reg_n_13_[50] ),
        .R(1'b0));
  FDRE \divisor0_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[35]),
        .Q(\divisor0_reg_n_13_[51] ),
        .R(1'b0));
  FDRE \divisor0_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[36]),
        .Q(\divisor0_reg_n_13_[52] ),
        .R(1'b0));
  FDRE \divisor0_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[37]),
        .Q(\divisor0_reg_n_13_[53] ),
        .R(1'b0));
  FDRE \divisor0_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[38]),
        .Q(\divisor0_reg_n_13_[54] ),
        .R(1'b0));
  FDRE \divisor0_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[39]),
        .Q(\divisor0_reg_n_13_[55] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_10__1
       (.I0(dout[6]),
        .I1(Q[1]),
        .I2(mem_reg),
        .O(DIADI[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_11__1
       (.I0(dout[5]),
        .I1(Q[1]),
        .I2(mem_reg_0),
        .O(DIADI[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_12__1
       (.I0(dout[4]),
        .I1(Q[1]),
        .I2(mem_reg_1),
        .O(DIADI[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_13__1
       (.I0(dout[3]),
        .I1(Q[1]),
        .I2(mem_reg_2),
        .O(DIADI[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_14__0
       (.I0(dout[2]),
        .I1(Q[1]),
        .I2(mem_reg_3),
        .O(DIADI[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_15__0
       (.I0(dout[1]),
        .I1(Q[1]),
        .I2(mem_reg_4),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_16__0
       (.I0(dout[0]),
        .I1(Q[1]),
        .I2(mem_reg_5),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_17__0
       (.I0(grp_fu_766_p2[7]),
        .I1(Q[1]),
        .I2(mem_reg_6),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_18__0
       (.I0(grp_fu_766_p2[6]),
        .I1(Q[1]),
        .I2(mem_reg_7),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_19__0
       (.I0(grp_fu_766_p2[5]),
        .I1(Q[1]),
        .I2(mem_reg_8),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_20__0
       (.I0(grp_fu_766_p2[4]),
        .I1(Q[1]),
        .I2(mem_reg_9),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_21__0
       (.I0(grp_fu_766_p2[3]),
        .I1(Q[1]),
        .I2(mem_reg_10),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_22__0
       (.I0(grp_fu_766_p2[2]),
        .I1(Q[1]),
        .I2(mem_reg_11),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_23__0
       (.I0(grp_fu_766_p2[1]),
        .I1(Q[1]),
        .I2(mem_reg_12),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_24__0
       (.I0(grp_fu_766_p2[0]),
        .I1(Q[1]),
        .I2(mem_reg_13),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    mem_reg_i_9__1
       (.I0(grp_fu_766_p2[15]),
        .I1(Q[1]),
        .I2(D),
        .I3(mem_reg_14),
        .I4(mem_reg_15),
        .I5(mem_reg_16),
        .O(DIADI[15]));
  design_1_nnlayer_0_0_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u
       (.D(dividend_tmp),
        .E(done0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[55]_0 (\dividend0_reg[55] ),
        .\divisor0_reg[55]_0 ({\divisor0_reg_n_13_[55] ,\divisor0_reg_n_13_[54] ,\divisor0_reg_n_13_[53] ,\divisor0_reg_n_13_[52] ,\divisor0_reg_n_13_[51] ,\divisor0_reg_n_13_[50] ,\divisor0_reg_n_13_[49] ,\divisor0_reg_n_13_[48] ,\divisor0_reg_n_13_[47] ,\divisor0_reg_n_13_[46] ,\divisor0_reg_n_13_[45] ,\divisor0_reg_n_13_[44] ,\divisor0_reg_n_13_[43] ,\divisor0_reg_n_13_[42] ,\divisor0_reg_n_13_[41] ,\divisor0_reg_n_13_[40] ,\divisor0_reg_n_13_[39] ,\divisor0_reg_n_13_[38] ,\divisor0_reg_n_13_[37] ,\divisor0_reg_n_13_[36] ,\divisor0_reg_n_13_[35] ,\divisor0_reg_n_13_[34] ,\divisor0_reg_n_13_[33] ,\divisor0_reg_n_13_[32] ,\divisor0_reg_n_13_[31] ,\divisor0_reg_n_13_[30] ,\divisor0_reg_n_13_[29] ,\divisor0_reg_n_13_[28] ,\divisor0_reg_n_13_[27] ,\divisor0_reg_n_13_[26] ,\divisor0_reg_n_13_[25] ,\divisor0_reg_n_13_[24] ,\divisor0_reg_n_13_[23] ,\divisor0_reg_n_13_[22] ,\divisor0_reg_n_13_[21] ,\divisor0_reg_n_13_[20] ,\divisor0_reg_n_13_[19] ,\divisor0_reg_n_13_[18] ,\divisor0_reg_n_13_[17] ,\divisor0_reg_n_13_[16] }),
        .\r_stage_reg[0]_0 (start0),
        .r_stage_reg_r_23_0(r_stage_reg_r_23),
        .r_stage_reg_r_26_0(r_stage_reg_r_26));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[0]),
        .Q(grp_fu_766_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[10]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[11]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[12]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[13]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[14]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[15]),
        .Q(grp_fu_766_p2[15]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[1]),
        .Q(grp_fu_766_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[2]),
        .Q(grp_fu_766_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[3]),
        .Q(grp_fu_766_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[4]),
        .Q(grp_fu_766_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[5]),
        .Q(grp_fu_766_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[6]),
        .Q(grp_fu_766_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[7]),
        .Q(grp_fu_766_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[8]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[9]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq" *) 
module design_1_nnlayer_0_0_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq
   (r_stage_reg_r_23_0,
    r_stage_reg_r_26_0,
    E,
    D,
    ap_rst_n_inv,
    ap_clk,
    \r_stage_reg[0]_0 ,
    \dividend0_reg[55]_0 ,
    \divisor0_reg[55]_0 );
  output r_stage_reg_r_23_0;
  output r_stage_reg_r_26_0;
  output [0:0]E;
  output [15:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]\dividend0_reg[55]_0 ;
  input [39:0]\divisor0_reg[55]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_1_n_13;
  wire cal_tmp_carry__0_i_2_n_13;
  wire cal_tmp_carry__0_i_3_n_13;
  wire cal_tmp_carry__0_i_4_n_13;
  wire cal_tmp_carry__0_n_13;
  wire cal_tmp_carry__0_n_14;
  wire cal_tmp_carry__0_n_15;
  wire cal_tmp_carry__0_n_16;
  wire cal_tmp_carry__0_n_17;
  wire cal_tmp_carry__0_n_18;
  wire cal_tmp_carry__0_n_19;
  wire cal_tmp_carry__0_n_20;
  wire cal_tmp_carry__10_i_5_n_13;
  wire cal_tmp_carry__10_i_6_n_13;
  wire cal_tmp_carry__10_i_7_n_13;
  wire cal_tmp_carry__10_i_8_n_13;
  wire cal_tmp_carry__10_n_13;
  wire cal_tmp_carry__10_n_14;
  wire cal_tmp_carry__10_n_15;
  wire cal_tmp_carry__10_n_16;
  wire cal_tmp_carry__10_n_17;
  wire cal_tmp_carry__10_n_18;
  wire cal_tmp_carry__10_n_19;
  wire cal_tmp_carry__10_n_20;
  wire cal_tmp_carry__11_i_5_n_13;
  wire cal_tmp_carry__11_i_6_n_13;
  wire cal_tmp_carry__11_i_7_n_13;
  wire cal_tmp_carry__11_i_8_n_13;
  wire cal_tmp_carry__11_n_13;
  wire cal_tmp_carry__11_n_14;
  wire cal_tmp_carry__11_n_15;
  wire cal_tmp_carry__11_n_16;
  wire cal_tmp_carry__11_n_17;
  wire cal_tmp_carry__11_n_18;
  wire cal_tmp_carry__11_n_19;
  wire cal_tmp_carry__11_n_20;
  wire cal_tmp_carry__12_i_5_n_13;
  wire cal_tmp_carry__12_i_6_n_13;
  wire cal_tmp_carry__12_i_7_n_13;
  wire cal_tmp_carry__12_i_8_n_13;
  wire cal_tmp_carry__12_n_14;
  wire cal_tmp_carry__12_n_15;
  wire cal_tmp_carry__12_n_16;
  wire cal_tmp_carry__12_n_18;
  wire cal_tmp_carry__12_n_19;
  wire cal_tmp_carry__12_n_20;
  wire cal_tmp_carry__1_i_1_n_13;
  wire cal_tmp_carry__1_i_2__0_n_13;
  wire cal_tmp_carry__1_i_3__0_n_13;
  wire cal_tmp_carry__1_i_4__0_n_13;
  wire cal_tmp_carry__1_n_13;
  wire cal_tmp_carry__1_n_14;
  wire cal_tmp_carry__1_n_15;
  wire cal_tmp_carry__1_n_16;
  wire cal_tmp_carry__1_n_17;
  wire cal_tmp_carry__1_n_18;
  wire cal_tmp_carry__1_n_19;
  wire cal_tmp_carry__1_n_20;
  wire cal_tmp_carry__2_i_1__0_n_13;
  wire cal_tmp_carry__2_i_2__0_n_13;
  wire cal_tmp_carry__2_i_3__0_n_13;
  wire cal_tmp_carry__2_i_4__0_n_13;
  wire cal_tmp_carry__2_n_13;
  wire cal_tmp_carry__2_n_14;
  wire cal_tmp_carry__2_n_15;
  wire cal_tmp_carry__2_n_16;
  wire cal_tmp_carry__2_n_17;
  wire cal_tmp_carry__2_n_18;
  wire cal_tmp_carry__2_n_19;
  wire cal_tmp_carry__2_n_20;
  wire cal_tmp_carry__3_i_5_n_13;
  wire cal_tmp_carry__3_i_6_n_13;
  wire cal_tmp_carry__3_i_7_n_13;
  wire cal_tmp_carry__3_i_8_n_13;
  wire cal_tmp_carry__3_n_13;
  wire cal_tmp_carry__3_n_14;
  wire cal_tmp_carry__3_n_15;
  wire cal_tmp_carry__3_n_16;
  wire cal_tmp_carry__3_n_17;
  wire cal_tmp_carry__3_n_18;
  wire cal_tmp_carry__3_n_19;
  wire cal_tmp_carry__3_n_20;
  wire cal_tmp_carry__4_i_5_n_13;
  wire cal_tmp_carry__4_i_6_n_13;
  wire cal_tmp_carry__4_i_7_n_13;
  wire cal_tmp_carry__4_i_8_n_13;
  wire cal_tmp_carry__4_n_13;
  wire cal_tmp_carry__4_n_14;
  wire cal_tmp_carry__4_n_15;
  wire cal_tmp_carry__4_n_16;
  wire cal_tmp_carry__4_n_17;
  wire cal_tmp_carry__4_n_18;
  wire cal_tmp_carry__4_n_19;
  wire cal_tmp_carry__4_n_20;
  wire cal_tmp_carry__5_i_5_n_13;
  wire cal_tmp_carry__5_i_6_n_13;
  wire cal_tmp_carry__5_i_7_n_13;
  wire cal_tmp_carry__5_i_8_n_13;
  wire cal_tmp_carry__5_n_13;
  wire cal_tmp_carry__5_n_14;
  wire cal_tmp_carry__5_n_15;
  wire cal_tmp_carry__5_n_16;
  wire cal_tmp_carry__5_n_17;
  wire cal_tmp_carry__5_n_18;
  wire cal_tmp_carry__5_n_19;
  wire cal_tmp_carry__5_n_20;
  wire cal_tmp_carry__6_i_5_n_13;
  wire cal_tmp_carry__6_i_6_n_13;
  wire cal_tmp_carry__6_i_7_n_13;
  wire cal_tmp_carry__6_i_8_n_13;
  wire cal_tmp_carry__6_n_13;
  wire cal_tmp_carry__6_n_14;
  wire cal_tmp_carry__6_n_15;
  wire cal_tmp_carry__6_n_16;
  wire cal_tmp_carry__6_n_17;
  wire cal_tmp_carry__6_n_18;
  wire cal_tmp_carry__6_n_19;
  wire cal_tmp_carry__6_n_20;
  wire cal_tmp_carry__7_i_5_n_13;
  wire cal_tmp_carry__7_i_6_n_13;
  wire cal_tmp_carry__7_i_7_n_13;
  wire cal_tmp_carry__7_i_8_n_13;
  wire cal_tmp_carry__7_n_13;
  wire cal_tmp_carry__7_n_14;
  wire cal_tmp_carry__7_n_15;
  wire cal_tmp_carry__7_n_16;
  wire cal_tmp_carry__7_n_17;
  wire cal_tmp_carry__7_n_18;
  wire cal_tmp_carry__7_n_19;
  wire cal_tmp_carry__7_n_20;
  wire cal_tmp_carry__8_i_5_n_13;
  wire cal_tmp_carry__8_i_6_n_13;
  wire cal_tmp_carry__8_i_7_n_13;
  wire cal_tmp_carry__8_i_8_n_13;
  wire cal_tmp_carry__8_n_13;
  wire cal_tmp_carry__8_n_14;
  wire cal_tmp_carry__8_n_15;
  wire cal_tmp_carry__8_n_16;
  wire cal_tmp_carry__8_n_17;
  wire cal_tmp_carry__8_n_18;
  wire cal_tmp_carry__8_n_19;
  wire cal_tmp_carry__8_n_20;
  wire cal_tmp_carry__9_i_5_n_13;
  wire cal_tmp_carry__9_i_6_n_13;
  wire cal_tmp_carry__9_i_7_n_13;
  wire cal_tmp_carry__9_i_8_n_13;
  wire cal_tmp_carry__9_n_13;
  wire cal_tmp_carry__9_n_14;
  wire cal_tmp_carry__9_n_15;
  wire cal_tmp_carry__9_n_16;
  wire cal_tmp_carry__9_n_17;
  wire cal_tmp_carry__9_n_18;
  wire cal_tmp_carry__9_n_19;
  wire cal_tmp_carry__9_n_20;
  wire cal_tmp_carry_i_1_n_13;
  wire cal_tmp_carry_i_2_n_13;
  wire cal_tmp_carry_i_3_n_13;
  wire cal_tmp_carry_i_4_n_13;
  wire cal_tmp_carry_n_13;
  wire cal_tmp_carry_n_14;
  wire cal_tmp_carry_n_15;
  wire cal_tmp_carry_n_16;
  wire cal_tmp_carry_n_17;
  wire cal_tmp_carry_n_18;
  wire cal_tmp_carry_n_19;
  wire cal_tmp_carry_n_20;
  wire [55:24]dividend0;
  wire [31:0]\dividend0_reg[55]_0 ;
  wire [55:16]dividend_tmp;
  wire \dividend_tmp[10]_i_1__0_n_13 ;
  wire \dividend_tmp[11]_i_1__0_n_13 ;
  wire \dividend_tmp[12]_i_1__0_n_13 ;
  wire \dividend_tmp[13]_i_1__0_n_13 ;
  wire \dividend_tmp[14]_i_1__0_n_13 ;
  wire \dividend_tmp[15]_i_1__0_n_13 ;
  wire \dividend_tmp[16]_i_1__0_n_13 ;
  wire \dividend_tmp[17]_i_1__0_n_13 ;
  wire \dividend_tmp[18]_i_1__0_n_13 ;
  wire \dividend_tmp[19]_i_1__0_n_13 ;
  wire \dividend_tmp[1]_i_1__0_n_13 ;
  wire \dividend_tmp[20]_i_1__0_n_13 ;
  wire \dividend_tmp[21]_i_1__0_n_13 ;
  wire \dividend_tmp[22]_i_1__0_n_13 ;
  wire \dividend_tmp[23]_i_1__0_n_13 ;
  wire \dividend_tmp[24]_i_1__0_n_13 ;
  wire \dividend_tmp[25]_i_1_n_13 ;
  wire \dividend_tmp[26]_i_1_n_13 ;
  wire \dividend_tmp[27]_i_1_n_13 ;
  wire \dividend_tmp[28]_i_1_n_13 ;
  wire \dividend_tmp[29]_i_1_n_13 ;
  wire \dividend_tmp[2]_i_1__0_n_13 ;
  wire \dividend_tmp[30]_i_1_n_13 ;
  wire \dividend_tmp[31]_i_1_n_13 ;
  wire \dividend_tmp[32]_i_1_n_13 ;
  wire \dividend_tmp[33]_i_1_n_13 ;
  wire \dividend_tmp[34]_i_1_n_13 ;
  wire \dividend_tmp[35]_i_1_n_13 ;
  wire \dividend_tmp[36]_i_1_n_13 ;
  wire \dividend_tmp[37]_i_1_n_13 ;
  wire \dividend_tmp[38]_i_1_n_13 ;
  wire \dividend_tmp[39]_i_1_n_13 ;
  wire \dividend_tmp[3]_i_1__0_n_13 ;
  wire \dividend_tmp[40]_i_1_n_13 ;
  wire \dividend_tmp[41]_i_1_n_13 ;
  wire \dividend_tmp[42]_i_1_n_13 ;
  wire \dividend_tmp[43]_i_1_n_13 ;
  wire \dividend_tmp[44]_i_1_n_13 ;
  wire \dividend_tmp[45]_i_1_n_13 ;
  wire \dividend_tmp[46]_i_1_n_13 ;
  wire \dividend_tmp[47]_i_1_n_13 ;
  wire \dividend_tmp[48]_i_1_n_13 ;
  wire \dividend_tmp[49]_i_1_n_13 ;
  wire \dividend_tmp[4]_i_1__0_n_13 ;
  wire \dividend_tmp[50]_i_1_n_13 ;
  wire \dividend_tmp[51]_i_1_n_13 ;
  wire \dividend_tmp[52]_i_1_n_13 ;
  wire \dividend_tmp[53]_i_1_n_13 ;
  wire \dividend_tmp[54]_i_1_n_13 ;
  wire \dividend_tmp[55]_i_1_n_13 ;
  wire \dividend_tmp[5]_i_1__0_n_13 ;
  wire \dividend_tmp[6]_i_1__0_n_13 ;
  wire \dividend_tmp[7]_i_1__0_n_13 ;
  wire \dividend_tmp[8]_i_1__0_n_13 ;
  wire \dividend_tmp[9]_i_1__0_n_13 ;
  wire [55:16]divisor0;
  wire [39:0]\divisor0_reg[55]_0 ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[0]_rep_n_13 ;
  wire \r_stage_reg[32]_srl32___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_n_14 ;
  wire \r_stage_reg[54]_srl22___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_n_13 ;
  wire \r_stage_reg[55]_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_53_n_13 ;
  wire r_stage_reg_gate_n_13;
  wire \r_stage_reg_n_13_[0] ;
  wire r_stage_reg_r_0_n_13;
  wire r_stage_reg_r_10_n_13;
  wire r_stage_reg_r_11_n_13;
  wire r_stage_reg_r_12_n_13;
  wire r_stage_reg_r_13_n_13;
  wire r_stage_reg_r_14_n_13;
  wire r_stage_reg_r_15_n_13;
  wire r_stage_reg_r_16_n_13;
  wire r_stage_reg_r_17_n_13;
  wire r_stage_reg_r_18_n_13;
  wire r_stage_reg_r_19_n_13;
  wire r_stage_reg_r_1_n_13;
  wire r_stage_reg_r_20_n_13;
  wire r_stage_reg_r_21_n_13;
  wire r_stage_reg_r_22_n_13;
  wire r_stage_reg_r_23_0;
  wire r_stage_reg_r_24_n_13;
  wire r_stage_reg_r_25_n_13;
  wire r_stage_reg_r_26_0;
  wire r_stage_reg_r_27_n_13;
  wire r_stage_reg_r_28_n_13;
  wire r_stage_reg_r_29_n_13;
  wire r_stage_reg_r_2_n_13;
  wire r_stage_reg_r_30_n_13;
  wire r_stage_reg_r_31_n_13;
  wire r_stage_reg_r_32_n_13;
  wire r_stage_reg_r_33_n_13;
  wire r_stage_reg_r_34_n_13;
  wire r_stage_reg_r_35_n_13;
  wire r_stage_reg_r_36_n_13;
  wire r_stage_reg_r_37_n_13;
  wire r_stage_reg_r_38_n_13;
  wire r_stage_reg_r_39_n_13;
  wire r_stage_reg_r_3_n_13;
  wire r_stage_reg_r_40_n_13;
  wire r_stage_reg_r_41_n_13;
  wire r_stage_reg_r_42_n_13;
  wire r_stage_reg_r_43_n_13;
  wire r_stage_reg_r_44_n_13;
  wire r_stage_reg_r_45_n_13;
  wire r_stage_reg_r_46_n_13;
  wire r_stage_reg_r_47_n_13;
  wire r_stage_reg_r_48_n_13;
  wire r_stage_reg_r_49_n_13;
  wire r_stage_reg_r_4_n_13;
  wire r_stage_reg_r_50_n_13;
  wire r_stage_reg_r_51_n_13;
  wire r_stage_reg_r_52_n_13;
  wire r_stage_reg_r_53_n_13;
  wire r_stage_reg_r_5_n_13;
  wire r_stage_reg_r_6_n_13;
  wire r_stage_reg_r_7_n_13;
  wire r_stage_reg_r_8_n_13;
  wire r_stage_reg_r_9_n_13;
  wire r_stage_reg_r_n_13;
  wire [54:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_13 ;
  wire \remd_tmp[10]_i_1_n_13 ;
  wire \remd_tmp[11]_i_1_n_13 ;
  wire \remd_tmp[12]_i_1_n_13 ;
  wire \remd_tmp[13]_i_1_n_13 ;
  wire \remd_tmp[14]_i_1_n_13 ;
  wire \remd_tmp[15]_i_1_n_13 ;
  wire \remd_tmp[16]_i_1_n_13 ;
  wire \remd_tmp[17]_i_1_n_13 ;
  wire \remd_tmp[18]_i_1_n_13 ;
  wire \remd_tmp[19]_i_1_n_13 ;
  wire \remd_tmp[1]_i_1_n_13 ;
  wire \remd_tmp[20]_i_1_n_13 ;
  wire \remd_tmp[21]_i_1_n_13 ;
  wire \remd_tmp[22]_i_1_n_13 ;
  wire \remd_tmp[23]_i_1_n_13 ;
  wire \remd_tmp[24]_i_1_n_13 ;
  wire \remd_tmp[25]_i_1_n_13 ;
  wire \remd_tmp[26]_i_1_n_13 ;
  wire \remd_tmp[27]_i_1_n_13 ;
  wire \remd_tmp[28]_i_1_n_13 ;
  wire \remd_tmp[29]_i_1_n_13 ;
  wire \remd_tmp[2]_i_1_n_13 ;
  wire \remd_tmp[30]_i_1_n_13 ;
  wire \remd_tmp[31]_i_1_n_13 ;
  wire \remd_tmp[32]_i_1_n_13 ;
  wire \remd_tmp[33]_i_1_n_13 ;
  wire \remd_tmp[34]_i_1_n_13 ;
  wire \remd_tmp[35]_i_1_n_13 ;
  wire \remd_tmp[36]_i_1_n_13 ;
  wire \remd_tmp[37]_i_1_n_13 ;
  wire \remd_tmp[38]_i_1_n_13 ;
  wire \remd_tmp[39]_i_1_n_13 ;
  wire \remd_tmp[3]_i_1_n_13 ;
  wire \remd_tmp[40]_i_1_n_13 ;
  wire \remd_tmp[41]_i_1_n_13 ;
  wire \remd_tmp[42]_i_1_n_13 ;
  wire \remd_tmp[43]_i_1_n_13 ;
  wire \remd_tmp[44]_i_1_n_13 ;
  wire \remd_tmp[45]_i_1_n_13 ;
  wire \remd_tmp[46]_i_1_n_13 ;
  wire \remd_tmp[47]_i_1_n_13 ;
  wire \remd_tmp[48]_i_1_n_13 ;
  wire \remd_tmp[49]_i_1_n_13 ;
  wire \remd_tmp[4]_i_1_n_13 ;
  wire \remd_tmp[50]_i_1_n_13 ;
  wire \remd_tmp[51]_i_1_n_13 ;
  wire \remd_tmp[52]_i_1_n_13 ;
  wire \remd_tmp[53]_i_1_n_13 ;
  wire \remd_tmp[54]_i_1_n_13 ;
  wire \remd_tmp[5]_i_1_n_13 ;
  wire \remd_tmp[6]_i_1_n_13 ;
  wire \remd_tmp[7]_i_1_n_13 ;
  wire \remd_tmp[8]_i_1_n_13 ;
  wire \remd_tmp[9]_i_1_n_13 ;
  wire [54:15]remd_tmp_mux;
  wire [3:3]NLW_cal_tmp_carry__12_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__13_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__13_O_UNCONNECTED;
  wire \NLW_r_stage_reg[32]_srl32___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_Q_UNCONNECTED ;
  wire \NLW_r_stage_reg[54]_srl22___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_13,cal_tmp_carry_n_14,cal_tmp_carry_n_15,cal_tmp_carry_n_16}),
        .CYINIT(1'b1),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_17,cal_tmp_carry_n_18,cal_tmp_carry_n_19,cal_tmp_carry_n_20}),
        .S({cal_tmp_carry_i_1_n_13,cal_tmp_carry_i_2_n_13,cal_tmp_carry_i_3_n_13,cal_tmp_carry_i_4_n_13}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_13),
        .CO({cal_tmp_carry__0_n_13,cal_tmp_carry__0_n_14,cal_tmp_carry__0_n_15,cal_tmp_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__0_n_17,cal_tmp_carry__0_n_18,cal_tmp_carry__0_n_19,cal_tmp_carry__0_n_20}),
        .S({cal_tmp_carry__0_i_1_n_13,cal_tmp_carry__0_i_2_n_13,cal_tmp_carry__0_i_3_n_13,cal_tmp_carry__0_i_4_n_13}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_1
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[6]),
        .O(cal_tmp_carry__0_i_1_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_2
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[5]),
        .O(cal_tmp_carry__0_i_2_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_3
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[4]),
        .O(cal_tmp_carry__0_i_3_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[3]),
        .O(cal_tmp_carry__0_i_4_n_13));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_13),
        .CO({cal_tmp_carry__1_n_13,cal_tmp_carry__1_n_14,cal_tmp_carry__1_n_15,cal_tmp_carry__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_17,cal_tmp_carry__1_n_18,cal_tmp_carry__1_n_19,cal_tmp_carry__1_n_20}),
        .S({cal_tmp_carry__1_i_1_n_13,cal_tmp_carry__1_i_2__0_n_13,cal_tmp_carry__1_i_3__0_n_13,cal_tmp_carry__1_i_4__0_n_13}));
  CARRY4 cal_tmp_carry__10
       (.CI(cal_tmp_carry__9_n_13),
        .CO({cal_tmp_carry__10_n_13,cal_tmp_carry__10_n_14,cal_tmp_carry__10_n_15,cal_tmp_carry__10_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[46:43]),
        .O({cal_tmp_carry__10_n_17,cal_tmp_carry__10_n_18,cal_tmp_carry__10_n_19,cal_tmp_carry__10_n_20}),
        .S({cal_tmp_carry__10_i_5_n_13,cal_tmp_carry__10_i_6_n_13,cal_tmp_carry__10_i_7_n_13,cal_tmp_carry__10_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__10_i_1
       (.I0(remd_tmp[46]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[46]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__10_i_2
       (.I0(remd_tmp[45]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[45]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__10_i_3
       (.I0(remd_tmp[44]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[44]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__10_i_4
       (.I0(remd_tmp[43]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[43]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__10_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[46]),
        .I2(divisor0[47]),
        .O(cal_tmp_carry__10_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__10_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[45]),
        .I2(divisor0[46]),
        .O(cal_tmp_carry__10_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__10_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[44]),
        .I2(divisor0[45]),
        .O(cal_tmp_carry__10_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__10_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[43]),
        .I2(divisor0[44]),
        .O(cal_tmp_carry__10_i_8_n_13));
  CARRY4 cal_tmp_carry__11
       (.CI(cal_tmp_carry__10_n_13),
        .CO({cal_tmp_carry__11_n_13,cal_tmp_carry__11_n_14,cal_tmp_carry__11_n_15,cal_tmp_carry__11_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[50:47]),
        .O({cal_tmp_carry__11_n_17,cal_tmp_carry__11_n_18,cal_tmp_carry__11_n_19,cal_tmp_carry__11_n_20}),
        .S({cal_tmp_carry__11_i_5_n_13,cal_tmp_carry__11_i_6_n_13,cal_tmp_carry__11_i_7_n_13,cal_tmp_carry__11_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__11_i_1
       (.I0(remd_tmp[50]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[50]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__11_i_2
       (.I0(remd_tmp[49]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[49]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__11_i_3
       (.I0(remd_tmp[48]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[48]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__11_i_4
       (.I0(remd_tmp[47]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[47]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__11_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[50]),
        .I2(divisor0[51]),
        .O(cal_tmp_carry__11_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__11_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[49]),
        .I2(divisor0[50]),
        .O(cal_tmp_carry__11_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__11_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[48]),
        .I2(divisor0[49]),
        .O(cal_tmp_carry__11_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__11_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[47]),
        .I2(divisor0[48]),
        .O(cal_tmp_carry__11_i_8_n_13));
  CARRY4 cal_tmp_carry__12
       (.CI(cal_tmp_carry__11_n_13),
        .CO({p_2_out,cal_tmp_carry__12_n_14,cal_tmp_carry__12_n_15,cal_tmp_carry__12_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[54:51]),
        .O({NLW_cal_tmp_carry__12_O_UNCONNECTED[3],cal_tmp_carry__12_n_18,cal_tmp_carry__12_n_19,cal_tmp_carry__12_n_20}),
        .S({cal_tmp_carry__12_i_5_n_13,cal_tmp_carry__12_i_6_n_13,cal_tmp_carry__12_i_7_n_13,cal_tmp_carry__12_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__12_i_1
       (.I0(remd_tmp[54]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[54]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__12_i_2
       (.I0(remd_tmp[53]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[53]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__12_i_3
       (.I0(remd_tmp[52]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[52]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__12_i_4
       (.I0(remd_tmp[51]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[51]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__12_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[54]),
        .I2(divisor0[55]),
        .O(cal_tmp_carry__12_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__12_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[53]),
        .I2(divisor0[54]),
        .O(cal_tmp_carry__12_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__12_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[52]),
        .I2(divisor0[53]),
        .O(cal_tmp_carry__12_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__12_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[51]),
        .I2(divisor0[52]),
        .O(cal_tmp_carry__12_i_8_n_13));
  CARRY4 cal_tmp_carry__13
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__13_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__13_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[10]),
        .O(cal_tmp_carry__1_i_1_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__0
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[9]),
        .O(cal_tmp_carry__1_i_2__0_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__0
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[8]),
        .O(cal_tmp_carry__1_i_3__0_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__0
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[7]),
        .O(cal_tmp_carry__1_i_4__0_n_13));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_13),
        .CO({cal_tmp_carry__2_n_13,cal_tmp_carry__2_n_14,cal_tmp_carry__2_n_15,cal_tmp_carry__2_n_16}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_17,cal_tmp_carry__2_n_18,cal_tmp_carry__2_n_19,cal_tmp_carry__2_n_20}),
        .S({cal_tmp_carry__2_i_1__0_n_13,cal_tmp_carry__2_i_2__0_n_13,cal_tmp_carry__2_i_3__0_n_13,cal_tmp_carry__2_i_4__0_n_13}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__0
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[14]),
        .O(cal_tmp_carry__2_i_1__0_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__0
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[13]),
        .O(cal_tmp_carry__2_i_2__0_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__0
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[12]),
        .O(cal_tmp_carry__2_i_3__0_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__0
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[11]),
        .O(cal_tmp_carry__2_i_4__0_n_13));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_13),
        .CO({cal_tmp_carry__3_n_13,cal_tmp_carry__3_n_14,cal_tmp_carry__3_n_15,cal_tmp_carry__3_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[18:15]),
        .O({cal_tmp_carry__3_n_17,cal_tmp_carry__3_n_18,cal_tmp_carry__3_n_19,cal_tmp_carry__3_n_20}),
        .S({cal_tmp_carry__3_i_5_n_13,cal_tmp_carry__3_i_6_n_13,cal_tmp_carry__3_i_7_n_13,cal_tmp_carry__3_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[18]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_2
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[17]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_3
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[16]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_4
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[15]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[18]),
        .I2(divisor0[19]),
        .O(cal_tmp_carry__3_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[17]),
        .I2(divisor0[18]),
        .O(cal_tmp_carry__3_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[16]),
        .I2(divisor0[17]),
        .O(cal_tmp_carry__3_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[15]),
        .I2(divisor0[16]),
        .O(cal_tmp_carry__3_i_8_n_13));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_13),
        .CO({cal_tmp_carry__4_n_13,cal_tmp_carry__4_n_14,cal_tmp_carry__4_n_15,cal_tmp_carry__4_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[22:19]),
        .O({cal_tmp_carry__4_n_17,cal_tmp_carry__4_n_18,cal_tmp_carry__4_n_19,cal_tmp_carry__4_n_20}),
        .S({cal_tmp_carry__4_i_5_n_13,cal_tmp_carry__4_i_6_n_13,cal_tmp_carry__4_i_7_n_13,cal_tmp_carry__4_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_1
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[22]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_2
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[21]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_3
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[20]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_4
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[19]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[22]),
        .I2(divisor0[23]),
        .O(cal_tmp_carry__4_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[21]),
        .I2(divisor0[22]),
        .O(cal_tmp_carry__4_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[20]),
        .I2(divisor0[21]),
        .O(cal_tmp_carry__4_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[19]),
        .I2(divisor0[20]),
        .O(cal_tmp_carry__4_i_8_n_13));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_13),
        .CO({cal_tmp_carry__5_n_13,cal_tmp_carry__5_n_14,cal_tmp_carry__5_n_15,cal_tmp_carry__5_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[26:23]),
        .O({cal_tmp_carry__5_n_17,cal_tmp_carry__5_n_18,cal_tmp_carry__5_n_19,cal_tmp_carry__5_n_20}),
        .S({cal_tmp_carry__5_i_5_n_13,cal_tmp_carry__5_i_6_n_13,cal_tmp_carry__5_i_7_n_13,cal_tmp_carry__5_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_1
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[26]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_2
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[25]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_3
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[24]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_4
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[23]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[26]),
        .I2(divisor0[27]),
        .O(cal_tmp_carry__5_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[25]),
        .I2(divisor0[26]),
        .O(cal_tmp_carry__5_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[24]),
        .I2(divisor0[25]),
        .O(cal_tmp_carry__5_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[23]),
        .I2(divisor0[24]),
        .O(cal_tmp_carry__5_i_8_n_13));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_13),
        .CO({cal_tmp_carry__6_n_13,cal_tmp_carry__6_n_14,cal_tmp_carry__6_n_15,cal_tmp_carry__6_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[30:27]),
        .O({cal_tmp_carry__6_n_17,cal_tmp_carry__6_n_18,cal_tmp_carry__6_n_19,cal_tmp_carry__6_n_20}),
        .S({cal_tmp_carry__6_i_5_n_13,cal_tmp_carry__6_i_6_n_13,cal_tmp_carry__6_i_7_n_13,cal_tmp_carry__6_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_1
       (.I0(remd_tmp[30]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[30]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_2
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[29]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_3
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[28]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_4
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[27]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[30]),
        .I2(divisor0[31]),
        .O(cal_tmp_carry__6_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[29]),
        .I2(divisor0[30]),
        .O(cal_tmp_carry__6_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[28]),
        .I2(divisor0[29]),
        .O(cal_tmp_carry__6_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[27]),
        .I2(divisor0[28]),
        .O(cal_tmp_carry__6_i_8_n_13));
  CARRY4 cal_tmp_carry__7
       (.CI(cal_tmp_carry__6_n_13),
        .CO({cal_tmp_carry__7_n_13,cal_tmp_carry__7_n_14,cal_tmp_carry__7_n_15,cal_tmp_carry__7_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[34:31]),
        .O({cal_tmp_carry__7_n_17,cal_tmp_carry__7_n_18,cal_tmp_carry__7_n_19,cal_tmp_carry__7_n_20}),
        .S({cal_tmp_carry__7_i_5_n_13,cal_tmp_carry__7_i_6_n_13,cal_tmp_carry__7_i_7_n_13,cal_tmp_carry__7_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__7_i_1
       (.I0(remd_tmp[34]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[34]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__7_i_2
       (.I0(remd_tmp[33]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[33]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__7_i_3
       (.I0(remd_tmp[32]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[32]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__7_i_4
       (.I0(remd_tmp[31]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[31]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__7_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[34]),
        .I2(divisor0[35]),
        .O(cal_tmp_carry__7_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__7_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[33]),
        .I2(divisor0[34]),
        .O(cal_tmp_carry__7_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__7_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[32]),
        .I2(divisor0[33]),
        .O(cal_tmp_carry__7_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__7_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[31]),
        .I2(divisor0[32]),
        .O(cal_tmp_carry__7_i_8_n_13));
  CARRY4 cal_tmp_carry__8
       (.CI(cal_tmp_carry__7_n_13),
        .CO({cal_tmp_carry__8_n_13,cal_tmp_carry__8_n_14,cal_tmp_carry__8_n_15,cal_tmp_carry__8_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[38:35]),
        .O({cal_tmp_carry__8_n_17,cal_tmp_carry__8_n_18,cal_tmp_carry__8_n_19,cal_tmp_carry__8_n_20}),
        .S({cal_tmp_carry__8_i_5_n_13,cal_tmp_carry__8_i_6_n_13,cal_tmp_carry__8_i_7_n_13,cal_tmp_carry__8_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__8_i_1
       (.I0(remd_tmp[38]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[38]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__8_i_2
       (.I0(remd_tmp[37]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[37]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__8_i_3
       (.I0(remd_tmp[36]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[36]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__8_i_4
       (.I0(remd_tmp[35]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[35]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__8_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[38]),
        .I2(divisor0[39]),
        .O(cal_tmp_carry__8_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__8_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[37]),
        .I2(divisor0[38]),
        .O(cal_tmp_carry__8_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__8_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[36]),
        .I2(divisor0[37]),
        .O(cal_tmp_carry__8_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__8_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[35]),
        .I2(divisor0[36]),
        .O(cal_tmp_carry__8_i_8_n_13));
  CARRY4 cal_tmp_carry__9
       (.CI(cal_tmp_carry__8_n_13),
        .CO({cal_tmp_carry__9_n_13,cal_tmp_carry__9_n_14,cal_tmp_carry__9_n_15,cal_tmp_carry__9_n_16}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[42:39]),
        .O({cal_tmp_carry__9_n_17,cal_tmp_carry__9_n_18,cal_tmp_carry__9_n_19,cal_tmp_carry__9_n_20}),
        .S({cal_tmp_carry__9_i_5_n_13,cal_tmp_carry__9_i_6_n_13,cal_tmp_carry__9_i_7_n_13,cal_tmp_carry__9_i_8_n_13}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__9_i_1
       (.I0(remd_tmp[42]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[42]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__9_i_2
       (.I0(remd_tmp[41]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[41]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__9_i_3
       (.I0(remd_tmp[40]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[40]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__9_i_4
       (.I0(remd_tmp[39]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(remd_tmp_mux[39]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__9_i_5
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[42]),
        .I2(divisor0[43]),
        .O(cal_tmp_carry__9_i_5_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__9_i_6
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[41]),
        .I2(divisor0[42]),
        .O(cal_tmp_carry__9_i_6_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__9_i_7
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[40]),
        .I2(divisor0[41]),
        .O(cal_tmp_carry__9_i_7_n_13));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__9_i_8
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[39]),
        .I2(divisor0[40]),
        .O(cal_tmp_carry__9_i_8_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_1
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[2]),
        .O(cal_tmp_carry_i_1_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_2
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[1]),
        .O(cal_tmp_carry_i_2_n_13));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_3
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(remd_tmp[0]),
        .O(cal_tmp_carry_i_3_n_13));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_4
       (.I0(\r_stage_reg[0]_rep_n_13 ),
        .I1(dividend_tmp[55]),
        .I2(dividend0[55]),
        .O(cal_tmp_carry_i_4_n_13));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [0]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [1]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [2]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [3]),
        .Q(dividend0[27]),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [4]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [5]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [6]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [7]),
        .Q(dividend0[31]),
        .R(1'b0));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [8]),
        .Q(dividend0[32]),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [9]),
        .Q(dividend0[33]),
        .R(1'b0));
  FDRE \dividend0_reg[34] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [10]),
        .Q(dividend0[34]),
        .R(1'b0));
  FDRE \dividend0_reg[35] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [11]),
        .Q(dividend0[35]),
        .R(1'b0));
  FDRE \dividend0_reg[36] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [12]),
        .Q(dividend0[36]),
        .R(1'b0));
  FDRE \dividend0_reg[37] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [13]),
        .Q(dividend0[37]),
        .R(1'b0));
  FDRE \dividend0_reg[38] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [14]),
        .Q(dividend0[38]),
        .R(1'b0));
  FDRE \dividend0_reg[39] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [15]),
        .Q(dividend0[39]),
        .R(1'b0));
  FDRE \dividend0_reg[40] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [16]),
        .Q(dividend0[40]),
        .R(1'b0));
  FDRE \dividend0_reg[41] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [17]),
        .Q(dividend0[41]),
        .R(1'b0));
  FDRE \dividend0_reg[42] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [18]),
        .Q(dividend0[42]),
        .R(1'b0));
  FDRE \dividend0_reg[43] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [19]),
        .Q(dividend0[43]),
        .R(1'b0));
  FDRE \dividend0_reg[44] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [20]),
        .Q(dividend0[44]),
        .R(1'b0));
  FDRE \dividend0_reg[45] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [21]),
        .Q(dividend0[45]),
        .R(1'b0));
  FDRE \dividend0_reg[46] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [22]),
        .Q(dividend0[46]),
        .R(1'b0));
  FDRE \dividend0_reg[47] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [23]),
        .Q(dividend0[47]),
        .R(1'b0));
  FDRE \dividend0_reg[48] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [24]),
        .Q(dividend0[48]),
        .R(1'b0));
  FDRE \dividend0_reg[49] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [25]),
        .Q(dividend0[49]),
        .R(1'b0));
  FDRE \dividend0_reg[50] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [26]),
        .Q(dividend0[50]),
        .R(1'b0));
  FDRE \dividend0_reg[51] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [27]),
        .Q(dividend0[51]),
        .R(1'b0));
  FDRE \dividend0_reg[52] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [28]),
        .Q(dividend0[52]),
        .R(1'b0));
  FDRE \dividend0_reg[53] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [29]),
        .Q(dividend0[53]),
        .R(1'b0));
  FDRE \dividend0_reg[54] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [30]),
        .Q(dividend0[54]),
        .R(1'b0));
  FDRE \dividend0_reg[55] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [31]),
        .Q(dividend0[55]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1__0 
       (.I0(D[9]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[10]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1__0 
       (.I0(D[10]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[11]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1__0 
       (.I0(D[11]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[12]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1__0 
       (.I0(D[12]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[13]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1__0 
       (.I0(D[13]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[14]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1__0 
       (.I0(D[14]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[15]_i_1__0_n_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1__0 
       (.I0(D[15]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[16]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1__0 
       (.I0(dividend_tmp[16]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[17]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1__0 
       (.I0(dividend_tmp[17]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[18]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1__0 
       (.I0(dividend_tmp[18]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[19]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__0 
       (.I0(D[0]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[1]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1__0 
       (.I0(dividend_tmp[19]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[20]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1__0 
       (.I0(dividend_tmp[20]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[21]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1__0 
       (.I0(dividend_tmp[21]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[22]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1__0 
       (.I0(dividend_tmp[22]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[23]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[24]_i_1__0 
       (.I0(dividend_tmp[23]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[24]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(dividend0[24]),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[25]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(dividend0[25]),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[26]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(dividend0[26]),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[27]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(dividend0[27]),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[28]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(dividend0[28]),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[29]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__0 
       (.I0(D[1]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[2]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(dividend0[29]),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[30]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(dividend0[30]),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[31]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[32]_i_1 
       (.I0(dividend0[31]),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[32]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[33]_i_1 
       (.I0(dividend0[32]),
        .I1(dividend_tmp[32]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[33]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[34]_i_1 
       (.I0(dividend0[33]),
        .I1(dividend_tmp[33]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[34]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[35]_i_1 
       (.I0(dividend0[34]),
        .I1(dividend_tmp[34]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[35]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[36]_i_1 
       (.I0(dividend0[35]),
        .I1(dividend_tmp[35]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[36]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[37]_i_1 
       (.I0(dividend0[36]),
        .I1(dividend_tmp[36]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[37]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[38]_i_1 
       (.I0(dividend0[37]),
        .I1(dividend_tmp[37]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[38]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[39]_i_1 
       (.I0(dividend0[38]),
        .I1(dividend_tmp[38]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[39]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__0 
       (.I0(D[2]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[3]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[40]_i_1 
       (.I0(dividend0[39]),
        .I1(dividend_tmp[39]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[40]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[41]_i_1 
       (.I0(dividend0[40]),
        .I1(dividend_tmp[40]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[41]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[42]_i_1 
       (.I0(dividend0[41]),
        .I1(dividend_tmp[41]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[42]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[43]_i_1 
       (.I0(dividend0[42]),
        .I1(dividend_tmp[42]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[43]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[44]_i_1 
       (.I0(dividend0[43]),
        .I1(dividend_tmp[43]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[44]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[45]_i_1 
       (.I0(dividend0[44]),
        .I1(dividend_tmp[44]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[45]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[46]_i_1 
       (.I0(dividend0[45]),
        .I1(dividend_tmp[45]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[46]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[47]_i_1 
       (.I0(dividend0[46]),
        .I1(dividend_tmp[46]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[47]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[48]_i_1 
       (.I0(dividend0[47]),
        .I1(dividend_tmp[47]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[48]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[49]_i_1 
       (.I0(dividend0[48]),
        .I1(dividend_tmp[48]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[49]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__0 
       (.I0(D[3]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[4]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[50]_i_1 
       (.I0(dividend0[49]),
        .I1(dividend_tmp[49]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[50]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[51]_i_1 
       (.I0(dividend0[50]),
        .I1(dividend_tmp[50]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[51]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[52]_i_1 
       (.I0(dividend0[51]),
        .I1(dividend_tmp[51]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[52]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[53]_i_1 
       (.I0(dividend0[52]),
        .I1(dividend_tmp[52]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[53]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[54]_i_1 
       (.I0(dividend0[53]),
        .I1(dividend_tmp[53]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[54]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[55]_i_1 
       (.I0(dividend0[54]),
        .I1(dividend_tmp[54]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .O(\dividend_tmp[55]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__0 
       (.I0(D[4]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[5]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__0 
       (.I0(D[5]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[6]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1__0 
       (.I0(D[6]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[7]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1__0 
       (.I0(D[7]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[8]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1__0 
       (.I0(D[8]),
        .I1(\r_stage_reg_n_13_[0] ),
        .O(\dividend_tmp[9]_i_1__0_n_13 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__0_n_13 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__0_n_13 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__0_n_13 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__0_n_13 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__0_n_13 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__0_n_13 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__0_n_13 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__0_n_13 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__0_n_13 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__0_n_13 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__0_n_13 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__0_n_13 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__0_n_13 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__0_n_13 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__0_n_13 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__0_n_13 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_13 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_13 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_13 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_13 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_13 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__0_n_13 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_13 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_13 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[32]_i_1_n_13 ),
        .Q(dividend_tmp[32]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[33]_i_1_n_13 ),
        .Q(dividend_tmp[33]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[34]_i_1_n_13 ),
        .Q(dividend_tmp[34]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[35]_i_1_n_13 ),
        .Q(dividend_tmp[35]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[36]_i_1_n_13 ),
        .Q(dividend_tmp[36]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[37]_i_1_n_13 ),
        .Q(dividend_tmp[37]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[38]_i_1_n_13 ),
        .Q(dividend_tmp[38]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[39]_i_1_n_13 ),
        .Q(dividend_tmp[39]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__0_n_13 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[40]_i_1_n_13 ),
        .Q(dividend_tmp[40]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[41]_i_1_n_13 ),
        .Q(dividend_tmp[41]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[42]_i_1_n_13 ),
        .Q(dividend_tmp[42]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[43]_i_1_n_13 ),
        .Q(dividend_tmp[43]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[44]_i_1_n_13 ),
        .Q(dividend_tmp[44]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[45]_i_1_n_13 ),
        .Q(dividend_tmp[45]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[46]_i_1_n_13 ),
        .Q(dividend_tmp[46]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[47]_i_1_n_13 ),
        .Q(dividend_tmp[47]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[48]_i_1_n_13 ),
        .Q(dividend_tmp[48]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[49]_i_1_n_13 ),
        .Q(dividend_tmp[49]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__0_n_13 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[50]_i_1_n_13 ),
        .Q(dividend_tmp[50]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[51]_i_1_n_13 ),
        .Q(dividend_tmp[51]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[52]_i_1_n_13 ),
        .Q(dividend_tmp[52]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[53]_i_1_n_13 ),
        .Q(dividend_tmp[53]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[54]_i_1_n_13 ),
        .Q(dividend_tmp[54]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[55]_i_1_n_13 ),
        .Q(dividend_tmp[55]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__0_n_13 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__0_n_13 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__0_n_13 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__0_n_13 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__0_n_13 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [0]),
        .Q(divisor0[16]),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [1]),
        .Q(divisor0[17]),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [2]),
        .Q(divisor0[18]),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [3]),
        .Q(divisor0[19]),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [4]),
        .Q(divisor0[20]),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [5]),
        .Q(divisor0[21]),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [6]),
        .Q(divisor0[22]),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [7]),
        .Q(divisor0[23]),
        .R(1'b0));
  FDRE \divisor0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [8]),
        .Q(divisor0[24]),
        .R(1'b0));
  FDRE \divisor0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [9]),
        .Q(divisor0[25]),
        .R(1'b0));
  FDRE \divisor0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [10]),
        .Q(divisor0[26]),
        .R(1'b0));
  FDRE \divisor0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [11]),
        .Q(divisor0[27]),
        .R(1'b0));
  FDRE \divisor0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [12]),
        .Q(divisor0[28]),
        .R(1'b0));
  FDRE \divisor0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [13]),
        .Q(divisor0[29]),
        .R(1'b0));
  FDRE \divisor0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [14]),
        .Q(divisor0[30]),
        .R(1'b0));
  FDRE \divisor0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [15]),
        .Q(divisor0[31]),
        .R(1'b0));
  FDRE \divisor0_reg[32] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [16]),
        .Q(divisor0[32]),
        .R(1'b0));
  FDRE \divisor0_reg[33] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [17]),
        .Q(divisor0[33]),
        .R(1'b0));
  FDRE \divisor0_reg[34] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [18]),
        .Q(divisor0[34]),
        .R(1'b0));
  FDRE \divisor0_reg[35] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [19]),
        .Q(divisor0[35]),
        .R(1'b0));
  FDRE \divisor0_reg[36] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [20]),
        .Q(divisor0[36]),
        .R(1'b0));
  FDRE \divisor0_reg[37] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [21]),
        .Q(divisor0[37]),
        .R(1'b0));
  FDRE \divisor0_reg[38] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [22]),
        .Q(divisor0[38]),
        .R(1'b0));
  FDRE \divisor0_reg[39] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [23]),
        .Q(divisor0[39]),
        .R(1'b0));
  FDRE \divisor0_reg[40] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [24]),
        .Q(divisor0[40]),
        .R(1'b0));
  FDRE \divisor0_reg[41] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [25]),
        .Q(divisor0[41]),
        .R(1'b0));
  FDRE \divisor0_reg[42] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [26]),
        .Q(divisor0[42]),
        .R(1'b0));
  FDRE \divisor0_reg[43] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [27]),
        .Q(divisor0[43]),
        .R(1'b0));
  FDRE \divisor0_reg[44] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [28]),
        .Q(divisor0[44]),
        .R(1'b0));
  FDRE \divisor0_reg[45] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [29]),
        .Q(divisor0[45]),
        .R(1'b0));
  FDRE \divisor0_reg[46] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [30]),
        .Q(divisor0[46]),
        .R(1'b0));
  FDRE \divisor0_reg[47] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [31]),
        .Q(divisor0[47]),
        .R(1'b0));
  FDRE \divisor0_reg[48] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [32]),
        .Q(divisor0[48]),
        .R(1'b0));
  FDRE \divisor0_reg[49] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [33]),
        .Q(divisor0[49]),
        .R(1'b0));
  FDRE \divisor0_reg[50] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [34]),
        .Q(divisor0[50]),
        .R(1'b0));
  FDRE \divisor0_reg[51] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [35]),
        .Q(divisor0[51]),
        .R(1'b0));
  FDRE \divisor0_reg[52] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [36]),
        .Q(divisor0[52]),
        .R(1'b0));
  FDRE \divisor0_reg[53] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [37]),
        .Q(divisor0[53]),
        .R(1'b0));
  FDRE \divisor0_reg[54] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [38]),
        .Q(divisor0[54]),
        .R(1'b0));
  FDRE \divisor0_reg[55] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[55]_0 [39]),
        .Q(divisor0[55]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg[0]_rep_n_13 ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[32]_srl32___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_30 " *) 
  SRLC32E \r_stage_reg[32]_srl32___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_13_[0] ),
        .Q(\NLW_r_stage_reg[32]_srl32___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_Q_UNCONNECTED ),
        .Q31(\r_stage_reg[32]_srl32___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_n_14 ));
  (* srl_bus_name = "inst/\udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\udiv_56ns_56ns_16_60_seq_1_U29/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/r_stage_reg[54]_srl22___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_52 " *) 
  SRLC32E \r_stage_reg[54]_srl22___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_52 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg[32]_srl32___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_n_14 ),
        .Q(\r_stage_reg[54]_srl22___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_n_13 ),
        .Q31(\NLW_r_stage_reg[54]_srl22___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[55]_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_53 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[54]_srl22___udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_n_13 ),
        .Q(\r_stage_reg[55]_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_53_n_13 ),
        .R(1'b0));
  FDRE \r_stage_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_13),
        .Q(E),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[55]_udiv_56ns_56ns_16_60_seq_1_U29_nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u_r_stage_reg_r_53_n_13 ),
        .I1(r_stage_reg_r_53_n_13),
        .O(r_stage_reg_gate_n_13));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_13),
        .Q(r_stage_reg_r_0_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_13),
        .Q(r_stage_reg_r_1_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_13),
        .Q(r_stage_reg_r_10_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_13),
        .Q(r_stage_reg_r_11_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_13),
        .Q(r_stage_reg_r_12_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_13),
        .Q(r_stage_reg_r_13_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_13),
        .Q(r_stage_reg_r_14_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_n_13),
        .Q(r_stage_reg_r_15_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_13),
        .Q(r_stage_reg_r_16_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_16_n_13),
        .Q(r_stage_reg_r_17_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_17_n_13),
        .Q(r_stage_reg_r_18_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_18_n_13),
        .Q(r_stage_reg_r_19_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_n_13),
        .Q(r_stage_reg_r_2_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_19_n_13),
        .Q(r_stage_reg_r_20_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_20_n_13),
        .Q(r_stage_reg_r_21_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_21_n_13),
        .Q(r_stage_reg_r_22_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_22_n_13),
        .Q(r_stage_reg_r_23_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_23_0),
        .Q(r_stage_reg_r_24_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_25
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_24_n_13),
        .Q(r_stage_reg_r_25_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_25_n_13),
        .Q(r_stage_reg_r_26_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_27
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_26_0),
        .Q(r_stage_reg_r_27_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_28
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_27_n_13),
        .Q(r_stage_reg_r_28_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_29
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_28_n_13),
        .Q(r_stage_reg_r_29_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_13),
        .Q(r_stage_reg_r_3_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_30
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_29_n_13),
        .Q(r_stage_reg_r_30_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_31
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_30_n_13),
        .Q(r_stage_reg_r_31_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_32
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_31_n_13),
        .Q(r_stage_reg_r_32_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_33
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_32_n_13),
        .Q(r_stage_reg_r_33_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_34
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_33_n_13),
        .Q(r_stage_reg_r_34_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_35
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_34_n_13),
        .Q(r_stage_reg_r_35_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_36
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_35_n_13),
        .Q(r_stage_reg_r_36_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_37
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_36_n_13),
        .Q(r_stage_reg_r_37_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_38
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_37_n_13),
        .Q(r_stage_reg_r_38_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_39
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_38_n_13),
        .Q(r_stage_reg_r_39_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_13),
        .Q(r_stage_reg_r_4_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_40
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_39_n_13),
        .Q(r_stage_reg_r_40_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_41
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_40_n_13),
        .Q(r_stage_reg_r_41_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_42
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_41_n_13),
        .Q(r_stage_reg_r_42_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_43
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_42_n_13),
        .Q(r_stage_reg_r_43_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_44
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_43_n_13),
        .Q(r_stage_reg_r_44_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_45
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_44_n_13),
        .Q(r_stage_reg_r_45_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_46
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_45_n_13),
        .Q(r_stage_reg_r_46_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_47
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_46_n_13),
        .Q(r_stage_reg_r_47_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_48
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_47_n_13),
        .Q(r_stage_reg_r_48_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_49
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_48_n_13),
        .Q(r_stage_reg_r_49_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_n_13),
        .Q(r_stage_reg_r_5_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_50
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_49_n_13),
        .Q(r_stage_reg_r_50_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_51
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_50_n_13),
        .Q(r_stage_reg_r_51_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_52
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_51_n_13),
        .Q(r_stage_reg_r_52_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_53
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_52_n_13),
        .Q(r_stage_reg_r_53_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_5_n_13),
        .Q(r_stage_reg_r_6_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_13),
        .Q(r_stage_reg_r_7_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_13),
        .Q(r_stage_reg_r_8_n_13),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_n_13),
        .Q(r_stage_reg_r_9_n_13),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend0[55]),
        .I1(dividend_tmp[55]),
        .I2(\r_stage_reg[0]_rep_n_13 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_20),
        .O(\remd_tmp[0]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_18),
        .O(\remd_tmp[10]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_17),
        .O(\remd_tmp[11]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_20),
        .O(\remd_tmp[12]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_19),
        .O(\remd_tmp[13]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_18),
        .O(\remd_tmp[14]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_17),
        .O(\remd_tmp[15]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_20),
        .O(\remd_tmp[16]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_19),
        .O(\remd_tmp[17]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_18),
        .O(\remd_tmp[18]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_17),
        .O(\remd_tmp[19]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_19),
        .O(\remd_tmp[1]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_20),
        .O(\remd_tmp[20]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_19),
        .O(\remd_tmp[21]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_18),
        .O(\remd_tmp[22]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_17),
        .O(\remd_tmp[23]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_20),
        .O(\remd_tmp[24]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_19),
        .O(\remd_tmp[25]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_18),
        .O(\remd_tmp[26]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_17),
        .O(\remd_tmp[27]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_20),
        .O(\remd_tmp[28]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_19),
        .O(\remd_tmp[29]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_18),
        .O(\remd_tmp[2]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_18),
        .O(\remd_tmp[30]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(remd_tmp[30]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_17),
        .O(\remd_tmp[31]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[32]_i_1 
       (.I0(remd_tmp[31]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_20),
        .O(\remd_tmp[32]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[33]_i_1 
       (.I0(remd_tmp[32]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_19),
        .O(\remd_tmp[33]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[34]_i_1 
       (.I0(remd_tmp[33]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_18),
        .O(\remd_tmp[34]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[35]_i_1 
       (.I0(remd_tmp[34]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__7_n_17),
        .O(\remd_tmp[35]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[36]_i_1 
       (.I0(remd_tmp[35]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_20),
        .O(\remd_tmp[36]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[37]_i_1 
       (.I0(remd_tmp[36]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_19),
        .O(\remd_tmp[37]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[38]_i_1 
       (.I0(remd_tmp[37]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_18),
        .O(\remd_tmp[38]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[39]_i_1 
       (.I0(remd_tmp[38]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__8_n_17),
        .O(\remd_tmp[39]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_17),
        .O(\remd_tmp[3]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[40]_i_1 
       (.I0(remd_tmp[39]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_20),
        .O(\remd_tmp[40]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[41]_i_1 
       (.I0(remd_tmp[40]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_19),
        .O(\remd_tmp[41]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[42]_i_1 
       (.I0(remd_tmp[41]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_18),
        .O(\remd_tmp[42]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[43]_i_1 
       (.I0(remd_tmp[42]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__9_n_17),
        .O(\remd_tmp[43]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[44]_i_1 
       (.I0(remd_tmp[43]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_20),
        .O(\remd_tmp[44]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[45]_i_1 
       (.I0(remd_tmp[44]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_19),
        .O(\remd_tmp[45]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[46]_i_1 
       (.I0(remd_tmp[45]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_18),
        .O(\remd_tmp[46]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[47]_i_1 
       (.I0(remd_tmp[46]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__10_n_17),
        .O(\remd_tmp[47]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[48]_i_1 
       (.I0(remd_tmp[47]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_20),
        .O(\remd_tmp[48]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[49]_i_1 
       (.I0(remd_tmp[48]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_19),
        .O(\remd_tmp[49]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_20),
        .O(\remd_tmp[4]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[50]_i_1 
       (.I0(remd_tmp[49]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_18),
        .O(\remd_tmp[50]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[51]_i_1 
       (.I0(remd_tmp[50]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__11_n_17),
        .O(\remd_tmp[51]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[52]_i_1 
       (.I0(remd_tmp[51]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_20),
        .O(\remd_tmp[52]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[53]_i_1 
       (.I0(remd_tmp[52]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_19),
        .O(\remd_tmp[53]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[54]_i_1 
       (.I0(remd_tmp[53]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__12_n_18),
        .O(\remd_tmp[54]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_19),
        .O(\remd_tmp[5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_18),
        .O(\remd_tmp[6]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_17),
        .O(\remd_tmp[7]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_20),
        .O(\remd_tmp[8]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_rep_n_13 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_19),
        .O(\remd_tmp[9]_i_1_n_13 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_13 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_13 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_13 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_13 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_13 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_13 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_13 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_13 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_13 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_13 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_13 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_13 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_13 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_13 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_13 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_13 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_13 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_13 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_13 ),
        .Q(remd_tmp[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_13 ),
        .Q(remd_tmp[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_13 ),
        .Q(remd_tmp[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_13 ),
        .Q(remd_tmp[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_13 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_13 ),
        .Q(remd_tmp[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_13 ),
        .Q(remd_tmp[31]),
        .R(1'b0));
  FDRE \remd_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[32]_i_1_n_13 ),
        .Q(remd_tmp[32]),
        .R(1'b0));
  FDRE \remd_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[33]_i_1_n_13 ),
        .Q(remd_tmp[33]),
        .R(1'b0));
  FDRE \remd_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[34]_i_1_n_13 ),
        .Q(remd_tmp[34]),
        .R(1'b0));
  FDRE \remd_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[35]_i_1_n_13 ),
        .Q(remd_tmp[35]),
        .R(1'b0));
  FDRE \remd_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[36]_i_1_n_13 ),
        .Q(remd_tmp[36]),
        .R(1'b0));
  FDRE \remd_tmp_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[37]_i_1_n_13 ),
        .Q(remd_tmp[37]),
        .R(1'b0));
  FDRE \remd_tmp_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[38]_i_1_n_13 ),
        .Q(remd_tmp[38]),
        .R(1'b0));
  FDRE \remd_tmp_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[39]_i_1_n_13 ),
        .Q(remd_tmp[39]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_13 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[40]_i_1_n_13 ),
        .Q(remd_tmp[40]),
        .R(1'b0));
  FDRE \remd_tmp_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[41]_i_1_n_13 ),
        .Q(remd_tmp[41]),
        .R(1'b0));
  FDRE \remd_tmp_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[42]_i_1_n_13 ),
        .Q(remd_tmp[42]),
        .R(1'b0));
  FDRE \remd_tmp_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[43]_i_1_n_13 ),
        .Q(remd_tmp[43]),
        .R(1'b0));
  FDRE \remd_tmp_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[44]_i_1_n_13 ),
        .Q(remd_tmp[44]),
        .R(1'b0));
  FDRE \remd_tmp_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[45]_i_1_n_13 ),
        .Q(remd_tmp[45]),
        .R(1'b0));
  FDRE \remd_tmp_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[46]_i_1_n_13 ),
        .Q(remd_tmp[46]),
        .R(1'b0));
  FDRE \remd_tmp_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[47]_i_1_n_13 ),
        .Q(remd_tmp[47]),
        .R(1'b0));
  FDRE \remd_tmp_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[48]_i_1_n_13 ),
        .Q(remd_tmp[48]),
        .R(1'b0));
  FDRE \remd_tmp_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[49]_i_1_n_13 ),
        .Q(remd_tmp[49]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_13 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[50]_i_1_n_13 ),
        .Q(remd_tmp[50]),
        .R(1'b0));
  FDRE \remd_tmp_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[51]_i_1_n_13 ),
        .Q(remd_tmp[51]),
        .R(1'b0));
  FDRE \remd_tmp_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[52]_i_1_n_13 ),
        .Q(remd_tmp[52]),
        .R(1'b0));
  FDRE \remd_tmp_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[53]_i_1_n_13 ),
        .Q(remd_tmp[53]),
        .R(1'b0));
  FDRE \remd_tmp_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[54]_i_1_n_13 ),
        .Q(remd_tmp[54]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_13 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_13 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_13 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_13 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_13 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
