// Seed: 2476332768
module module_0 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2
);
  logic id_4;
  wire  id_5;
  ;
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1
);
  localparam id_3 = 1;
  reg id_4;
  ;
  wire id_5;
  always @(posedge -1) begin : LABEL_0
    $signed(20);
    ;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  parameter id_6 = 1'b0;
  initial begin : LABEL_1
    if (-1'h0 << 1) id_4 = (1);
  end
  assign id_4 = id_4;
endmodule
