

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-gpgpu_dram_pcie_queues                    8 # d2p
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:N:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dram_cache 1024:1024:4,L:B:m:N:L,A:32:4,4:0,32 # DRAM Cache config {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-dram_cache_prefetch                    1 # DRAM Cache Prefetch Enable
-redram                                 0 # DRAM Cache Reconfig Enable
-redram_cache                           1 # DRAM Cache Reconfig Cache Ratio
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt rows=64:nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40:CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid;00000000.00000000.00000000.00000000.0RRRRRRR.RRRRRBBB.BDDDCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0:100.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>:<PCIe Frequency>}
-gpgpu_pinned                           0 # Pinned Memory
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
rows                                   64 # number of rows
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000007000 	high:15 low:12
addr_dec_mask[BK]    = 0000000000078000 	high:19 low:15
addr_dec_mask[ROW]   = 000000007ff80000 	high:31 low:19
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000008000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000:100000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225:0.00000001000000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
52999c8cbacc0ca3d1f44f408f66ed16  /home/soumya/GPGPUSIM-CHANGE/test/clock
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=clock.cu
self exe links to: /home/soumya/GPGPUSIM-CHANGE/test/clock
Running md5sum using "md5sum /home/soumya/GPGPUSIM-CHANGE/test/clock "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/soumya/GPGPUSIM-CHANGE/test/clock > _cuobjdump_complete_output_FQ6Y5h"
Parsing file _cuobjdump_complete_output_FQ6Y5h
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: clock.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: clock.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_30
Adding identifier: clock.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: clock.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: clock.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: clock.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14timedReductionPKfPfPl : hostFun 0x0x401070, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "shared" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14timedReductionPKfPfPl'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: Finding dominators for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: Finding postdominators for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14timedReductionPKfPfPl'...
GPGPU-Sim PTX: reconvergence points for _Z14timedReductionPKfPfPl...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (_1.ptx:40) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x080 (_1.ptx:56) mov.u32 %r28, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (_1.ptx:76) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:113) @!%p1 bra BB0_9;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x118 (_1.ptx:84) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (_1.ptx:103) shr.u32 %r17, %r4, 31;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x150 (_1.ptx:96) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (_1.ptx:103) shr.u32 %r17, %r4, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x188 (_1.ptx:109) @%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:113) @!%p1 bra BB0_9;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x190 (_1.ptx:113) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:126) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (_1.ptx:128) @%p1 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z14timedReductionPKfPfPl
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14timedReductionPKfPfPl'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6JTmZz"
Running: cat _ptx_6JTmZz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JPaMSR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JPaMSR --output-file  /dev/null 2> _ptx_6JTmZzinfo"
GPGPU-Sim PTX: Kernel '_Z14timedReductionPKfPfPl' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6JTmZz _ptx2_JPaMSR _ptx_6JTmZzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[clock] starting...

> Using CUDA device [0]: GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 

GPGPU-Sim PTX: cudaLaunch for 0x0x401070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14timedReductionPKfPfPl' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel '_Z14timedReductionPKfPfPl' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14timedReductionPKfPfPl'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
WAIT: READ 1024 8 140 Sat Dec 12 13:36:25 2020
4026531840
BUSY: 0
WAIT: READ 1024 8 140 Sat Dec 12 13:36:25 2020
0
BUSY: 0
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Sat Dec 12 13:36:25 2020
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(31,0,0) tid=(166,0,0)
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147485952
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147485952
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(45,0,0) tid=(255,0,0)
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147485952
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147485952
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486176
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486080
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486080
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486080
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486112
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486112
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486112
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486048
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486080
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486208
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486208
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147485984
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147485984
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147485984
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147485984
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486112
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486144
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486144
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486144
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486144
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486176
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:25 2020
2147486048
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486176
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486176
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486304
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486336
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486208
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486208
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486240
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486240
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486016
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486016
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 246080 (ipc=98.4) sim_rate=123040 (inst/sec) elapsed = 0:0:00:02 / Sat Dec 12 13:36:26 2020
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486016
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486048
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486048
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486304
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486304
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486304
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486432
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486432
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486336
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486336
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486336
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486368
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486240
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486240
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486272
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486272
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486272
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486272
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486400
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486432
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486432
BUSY: 0
WAIT: READ 1024 8 140 Sat Dec 12 13:36:26 2020
2147484544
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486368
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486368
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486368
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486400
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486400
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:26 2020
2147486400
BUSY: 0
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(59,0,0) tid=(127,0,0)
WAIT: READ 1024 8 140 Sat Dec 12 13:36:27 2020
2147485568
BUSY: 0
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 360768 (ipc=72.2) sim_rate=120256 (inst/sec) elapsed = 0:0:00:03 / Sat Dec 12 13:36:27 2020
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(62,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(57,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(54,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 701984 (ipc=100.3) sim_rate=175496 (inst/sec) elapsed = 0:0:00:04 / Sat Dec 12 13:36:28 2020
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(10,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(22,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(54,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(25,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(46,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(46,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(44,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(16,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(42,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(13,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(25,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(61,0,0) tid=(29,0,0)
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485696
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485760
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485696
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485760
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(53,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2029351 (ipc=225.5) sim_rate=405870 (inst/sec) elapsed = 0:0:00:05 / Sat Dec 12 13:36:29 2020
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485728
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485760
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485728
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485792
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485792
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485728
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485728
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485792
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485696
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485696
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485760
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485760
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485824
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485728
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485856
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485824
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485824
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485792
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485728
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485728
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485824
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485824
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485856
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485792
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485792
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485856
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485856
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485856
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485824
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485888
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485888
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485888
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485888
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485888
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485888
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485888
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485920
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485920
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485920
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485920
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486656
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486528
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10787,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486528
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10830,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486560
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10873,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486496
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10916,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486496
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10959,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486496
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11002,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486496
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11045,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486528
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11088,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486752
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11131,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486528
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11174,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486656
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11217,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486560
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11260,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486560
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11303,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486688
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11346,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485696
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11389,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485760
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485760
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485760
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486592
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486624
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11604,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486624
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11647,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486624
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11690,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486624
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11733,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486880
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11776,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486656
GPGPU-Sim uArch: Shader 10 finished CTA #3 (11819,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486784
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11862,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486656
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11905,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486688
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11948,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486816
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11991,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485728
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12034,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485696
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485696
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147485696
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486720
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486720
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12249,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486752
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12292,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:29 2020
2147486752
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12335,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486752
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12378,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486784
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12421,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486912
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12464,0), 1 CTAs running
BUSY: 0
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2114178 (ipc=169.1) sim_rate=352363 (inst/sec) elapsed = 0:0:00:06 / Sat Dec 12 13:36:30 2020
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486784
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486784
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12550,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486912
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12593,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485792
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12636,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485792
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485824
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485824
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486848
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486848
GPGPU-Sim uArch: Shader 5 finished CTA #3 (12851,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486848
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12894,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486880
GPGPU-Sim uArch: Shader 7 finished CTA #3 (12937,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486880
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12980,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486880
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13023,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486912
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13066,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486912
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13109,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485856
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13152,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485888
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485856
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485856
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485920
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485920
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485920
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147485920
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486464
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486560
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13539,0), 4 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486688
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13582,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486816
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13625,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486944
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13668,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486592
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13711,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486464
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13754,0), 4 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486720
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13797,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486816
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13840,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486944
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13883,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486464
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13926,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486592
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13969,0), 4 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486688
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14012,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486816
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14055,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486944
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14098,0), 1 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486592
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14141,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486464
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14184,0), 4 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486720
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14227,0), 3 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486848
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14270,0), 2 CTAs running
BUSY: 0
WAIT: WRITE 1024 Sat Dec 12 13:36:30 2020
2147486944
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14313,0), 1 CTAs running
BUSY: 0
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14356,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z14timedReductionPKfPfPl').
GPGPU-Sim uArch: GPU detected kernel '_Z14timedReductionPKfPfPl' finished on shader 4.
kernel_name = _Z14timedReductionPKfPfPl 
kernel_launch_uid = 1 
gpu_sim_cycle = 14357
gpu_sim_insn = 2114304
gpu_ipc =     147.2664
gpu_tot_sim_cycle = 14357
gpu_tot_sim_insn = 2114304
gpu_tot_ipc =     147.2664
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11556
gpu_stall_icnt2sh    = 1355
gpu_total_sim_rate=352384

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 46976
	L1I_total_cache_misses = 1984
	L1I_total_cache_miss_rate = 0.0422
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3178
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[1]: Access = 95, Miss = 31, Miss_rate = 0.326, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[2]: Access = 95, Miss = 31, Miss_rate = 0.326, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[3]: Access = 95, Miss = 31, Miss_rate = 0.326, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[4]: Access = 95, Miss = 31, Miss_rate = 0.326, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[5]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[6]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[8]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[9]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[10]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[11]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[12]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[13]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[14]: Access = 76, Miss = 28, Miss_rate = 0.368, Pending_hits = 48, Reservation_fails = 0
	L1D_total_cache_accesses = 1216
	L1D_total_cache_misses = 432
	L1D_total_cache_miss_rate = 0.3553
	L1D_total_cache_pending_hits = 784
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4129
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 44992
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1984
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3178
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
203, 141, 134, 134, 127, 127, 127, 127, 203, 141, 134, 134, 127, 127, 127, 127, 203, 141, 134, 134, 127, 127, 127, 127, 203, 141, 134, 134, 127, 127, 127, 127, 
gpgpu_n_tot_thrd_icount = 2293760
gpgpu_n_tot_w_icount = 71680
gpgpu_n_stall_shd_mem = 4129
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 240
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 192
gpgpu_n_shmem_insn = 98240
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4129
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4129
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9982	W0_Idle:154520	W0_Scoreboard:158064	W1:1728	W2:448	W3:0	W4:448	W5:0	W6:0	W7:0	W8:448	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:448	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:64	W32:68096
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1920 {8:240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7680 {40:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32640 {136:240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 4009 
averagemflatency = 2048 
max_icnt2mem_latency = 3734 
max_icnt2sh_latency = 14356 
mrq_lat_table:210 	12 	14 	15 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	2 	3 	29 	25 	200 	188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	64 	17 	1 	10 	51 	31 	55 	165 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13 	242 	0 	0 	0 	0 	1 	24 	39 	0 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	1 	0 	3 	2 	9 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 272/0 = inf
number of total memory accesses made:
dram[0]:        54         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 54
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total tag memory accesses made:
dram[0]:       218         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total tag accesses: 218
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total tag read accesses:
dram[0]:       214         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total tag reads: 214
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total writes: 32
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total tag write accesses:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total tag writes: 4
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      16900    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       4009         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21000 n_nop=20455 n_act=1 n_pre=0 n_req=272 n_rd=472 n_write=72 bw_util=0.05181
n_activity=3448 dram_eff=0.3155
bk0: 472a 19766i bk1: 0a 21000i bk2: 0a 21000i bk3: 0a 21000i bk4: 0a 21000i bk5: 0a 21000i bk6: 0a 21000i bk7: 0a 21000i bk8: 0a 21000i bk9: 0a 21000i bk10: 0a 21000i bk11: 0a 21000i bk12: 0a 21000i bk13: 0a 21000i bk14: 0a 21000i bk15: 0a 21000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0477619
Cache DRAM_CACHE_000:
MSHR contents

sub partition 0 sub_partition_contention=F has_dram_resource=T
sub partition 1 sub_partition_contention=F has_dram_resource=T
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21000 n_nop=21000 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 21000i bk1: 0a 21000i bk2: 0a 21000i bk3: 0a 21000i bk4: 0a 21000i bk5: 0a 21000i bk6: 0a 21000i bk7: 0a 21000i bk8: 0a 21000i bk9: 0a 21000i bk10: 0a 21000i bk11: 0a 21000i bk12: 0a 21000i bk13: 0a 21000i bk14: 0a 21000i bk15: 0a 21000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Cache DRAM_CACHE_001:
MSHR contents

sub partition 0 sub_partition_contention=F has_dram_resource=T
sub partition 1 sub_partition_contention=F has_dram_resource=T
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21000 n_nop=21000 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 21000i bk1: 0a 21000i bk2: 0a 21000i bk3: 0a 21000i bk4: 0a 21000i bk5: 0a 21000i bk6: 0a 21000i bk7: 0a 21000i bk8: 0a 21000i bk9: 0a 21000i bk10: 0a 21000i bk11: 0a 21000i bk12: 0a 21000i bk13: 0a 21000i bk14: 0a 21000i bk15: 0a 21000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Cache DRAM_CACHE_002:
MSHR contents

sub partition 0 sub_partition_contention=F has_dram_resource=T
sub partition 1 sub_partition_contention=F has_dram_resource=T
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21000 n_nop=21000 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 21000i bk1: 0a 21000i bk2: 0a 21000i bk3: 0a 21000i bk4: 0a 21000i bk5: 0a 21000i bk6: 0a 21000i bk7: 0a 21000i bk8: 0a 21000i bk9: 0a 21000i bk10: 0a 21000i bk11: 0a 21000i bk12: 0a 21000i bk13: 0a 21000i bk14: 0a 21000i bk15: 0a 21000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Cache DRAM_CACHE_003:
MSHR contents

sub partition 0 sub_partition_contention=F has_dram_resource=T
sub partition 1 sub_partition_contention=F has_dram_resource=T
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21000 n_nop=21000 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 21000i bk1: 0a 21000i bk2: 0a 21000i bk3: 0a 21000i bk4: 0a 21000i bk5: 0a 21000i bk6: 0a 21000i bk7: 0a 21000i bk8: 0a 21000i bk9: 0a 21000i bk10: 0a 21000i bk11: 0a 21000i bk12: 0a 21000i bk13: 0a 21000i bk14: 0a 21000i bk15: 0a 21000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Cache DRAM_CACHE_004:
MSHR contents

sub partition 0 sub_partition_contention=F has_dram_resource=T
sub partition 1 sub_partition_contention=F has_dram_resource=T
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21000 n_nop=21000 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 21000i bk1: 0a 21000i bk2: 0a 21000i bk3: 0a 21000i bk4: 0a 21000i bk5: 0a 21000i bk6: 0a 21000i bk7: 0a 21000i bk8: 0a 21000i bk9: 0a 21000i bk10: 0a 21000i bk11: 0a 21000i bk12: 0a 21000i bk13: 0a 21000i bk14: 0a 21000i bk15: 0a 21000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Cache DRAM_CACHE_005:
MSHR contents

sub partition 0 sub_partition_contention=F has_dram_resource=T
sub partition 1 sub_partition_contention=F has_dram_resource=T
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21000 n_nop=21000 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 21000i bk1: 0a 21000i bk2: 0a 21000i bk3: 0a 21000i bk4: 0a 21000i bk5: 0a 21000i bk6: 0a 21000i bk7: 0a 21000i bk8: 0a 21000i bk9: 0a 21000i bk10: 0a 21000i bk11: 0a 21000i bk12: 0a 21000i bk13: 0a 21000i bk14: 0a 21000i bk15: 0a 21000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Cache DRAM_CACHE_006:
MSHR contents

sub partition 0 sub_partition_contention=F has_dram_resource=T
sub partition 1 sub_partition_contention=F has_dram_resource=T
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21000 n_nop=21000 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 21000i bk1: 0a 21000i bk2: 0a 21000i bk3: 0a 21000i bk4: 0a 21000i bk5: 0a 21000i bk6: 0a 21000i bk7: 0a 21000i bk8: 0a 21000i bk9: 0a 21000i bk10: 0a 21000i bk11: 0a 21000i bk12: 0a 21000i bk13: 0a 21000i bk14: 0a 21000i bk15: 0a 21000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Cache DRAM_CACHE_007:
MSHR contents

sub partition 0 sub_partition_contention=F has_dram_resource=T
sub partition 1 sub_partition_contention=F has_dram_resource=T

========= L2 cache stats =========
L2_cache_bank[0]: Access = 522, Miss = 214, Miss_rate = 0.410, Pending_hits = 45, Reservation_fails = 4055
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 522
L2_total_cache_misses = 214
L2_total_cache_miss_rate = 0.4100
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 4055
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2507
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1230
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

========= DRAM cache stats =========
Reads Saved:0
Writes Saved:0
Num. Invalid Blocks:0
DRAM_cache_channel[0]: Access = 214, Miss = 196, Miss_rate = 0.916, Pending_hits = 6, Reservation_fails = 10244
Reads Saved:0
Writes Saved:0
Num. Invalid Blocks:0
DRAM_cache_channel[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
Reads Saved:0
Writes Saved:0
Num. Invalid Blocks:0
DRAM_cache_channel[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
Reads Saved:0
Writes Saved:0
Num. Invalid Blocks:0
DRAM_cache_channel[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
Reads Saved:0
Writes Saved:0
Num. Invalid Blocks:0
DRAM_cache_channel[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
Reads Saved:0
Writes Saved:0
Num. Invalid Blocks:0
DRAM_cache_channel[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
Reads Saved:0
Writes Saved:0
Num. Invalid Blocks:0
DRAM_cache_channel[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
Reads Saved:0
Writes Saved:0
Num. Invalid Blocks:0
DRAM_cache_channel[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
DRAM_total_cache_accesses = 214
DRAM_total_cache_misses = 196
DRAM_total_cache_miss_rate = 0.9159
DRAM_total_cache_pending_hits = 6
DRAM_total_cache_reservation_fails = 10244
DRAM_total_cache_breakdown:
	dram_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	dram_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	dram_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	dram_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 187
	dram_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	dram_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	dram_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10057
	dram_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	dram_cache_stats_breakdown[INST_ACC_R][MISS] = 1
dram_cache_data_port_util = 0.000
dram_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1812
icnt_total_pkts_simt_to_mem=714
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 554.575
	minimum = 6
	maximum = 3639
Network latency average = 531.549
	minimum = 6
	maximum = 3504
Slowest packet = 168
Flit latency average = 265.029
	minimum = 6
	maximum = 3504
Slowest flit = 456
Fragmentation average = 0.354406
	minimum = 0
	maximum = 145
Injected packet rate average = 0.00234571
	minimum = 0 (at node 16)
	maximum = 0.0363586 (at node 15)
Accepted packet rate average = 0.00234571
	minimum = 0 (at node 16)
	maximum = 0.0363586 (at node 15)
Injected flit rate average = 0.00567555
	minimum = 0 (at node 16)
	maximum = 0.12621 (at node 15)
Accepted flit rate average= 0.00567555
	minimum = 0 (at node 16)
	maximum = 0.0497318 (at node 15)
Injected packet length average = 2.41954
Accepted packet length average = 2.41954
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 554.575 (1 samples)
	minimum = 6 (1 samples)
	maximum = 3639 (1 samples)
Network latency average = 531.549 (1 samples)
	minimum = 6 (1 samples)
	maximum = 3504 (1 samples)
Flit latency average = 265.029 (1 samples)
	minimum = 6 (1 samples)
	maximum = 3504 (1 samples)
Fragmentation average = 0.354406 (1 samples)
	minimum = 0 (1 samples)
	maximum = 145 (1 samples)
Injected packet rate average = 0.00234571 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0363586 (1 samples)
Accepted packet rate average = 0.00234571 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0363586 (1 samples)
Injected flit rate average = 0.00567555 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.12621 (1 samples)
Accepted flit rate average = 0.00567555 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0497318 (1 samples)
Injected packet size average = 2.41954 (1 samples)
Accepted packet size average = 2.41954 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
PCIe:	 <NULL mem_fetch pointer>
PCIe Request---4	192	0


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 352384 (inst/sec)
gpgpu_simulation_rate = 2392 (cycle/sec)
time = 8951
[clock] test results...
PASSED

> exiting in 3 seconds: 3...2...1...done!

