\hypertarget{struct_a_d_c___init_type_def}{}\section{A\+D\+C\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_a_d_c___init_type_def}\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}}


Structure definition of A\+DC and regular group initialization.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+adc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a7e49d0db9ef7db8806bbfa57a1bd73a6}{Clock\+Prescaler}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_abebb8d3277cb9a5aae72578076762f5d}{Resolution}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_af9ec9040d55aa68c23d92d174b464ac1}{Data\+Align}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a47cd689a52562a2481059a5d8ed82788}{Scan\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_ae3eedd269c3acc6c6933e8a252c36e71}{E\+O\+C\+Selection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a4bf957b8be6ae85d71e9376e6f1e633b}{Continuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_aa72b0cc3e8dac3a30097cf12093c42a7}{Nbr\+Of\+Conversion}}
\item 
Functional\+State \mbox{\hyperlink{struct_a_d_c___init_type_def_afb62fa7128d7c97d53d2eb170ad467eb}{Discontinuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a5c0078be814bfe2608ae5758826eafb8}{Nbr\+Of\+Disc\+Conversion}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a47aba277f9d8f3c5774983de4ce9455b}{External\+Trig\+Conv}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_aeed14631d5f1d118a252ea24edd68ede}{External\+Trig\+Conv\+Edge}}
\item 
Functional\+State \mbox{\hyperlink{struct_a_d_c___init_type_def_a2c35c52d6f47c62915fa7d011e526510}{D\+M\+A\+Continuous\+Requests}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure definition of A\+DC and regular group initialization. 

\begin{DoxyNote}{Note}
Parameters of this structure are shared within 2 scopes\+:
\begin{DoxyItemize}
\item Scope entire A\+DC (affects regular and injected groups)\+: Clock\+Prescaler, Resolution, Scan\+Conv\+Mode, Data\+Align, Scan\+Conv\+Mode, E\+O\+C\+Selection, Low\+Power\+Auto\+Wait, Low\+Power\+Auto\+Power\+Off, Channels\+Bank.
\item Scope regular group\+: Continuous\+Conv\+Mode, Nbr\+Of\+Conversion, Discontinuous\+Conv\+Mode, Nbr\+Of\+Disc\+Conversion, External\+Trig\+Conv\+Edge, External\+Trig\+Conv. 
\end{DoxyItemize}

The setting of these parameters with function H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Init() is conditioned to A\+DC state. A\+DC state can be either\+:
\begin{DoxyItemize}
\item For all parameters\+: A\+DC disabled
\item For all parameters except \textquotesingle{}Resolution\textquotesingle{}, \textquotesingle{}Scan\+Conv\+Mode\textquotesingle{}, \textquotesingle{}Discontinuous\+Conv\+Mode\textquotesingle{}, \textquotesingle{}Nbr\+Of\+Disc\+Conversion\textquotesingle{} \+: A\+DC enabled without conversion on going on regular group.
\item For parameters \textquotesingle{}External\+Trig\+Conv\textquotesingle{} and \textquotesingle{}External\+Trig\+Conv\+Edge\textquotesingle{}\+: A\+DC enabled, even with conversion on going. If A\+DC is not in the appropriate state to modify some parameters, these parameters setting is bypassed without error reporting (as it can be the expected behaviour in case of intended action to update another parameter (which fullfills the A\+DC state condition) on the fly). 
\end{DoxyItemize}
\end{DoxyNote}


\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_a_d_c___init_type_def_a7e49d0db9ef7db8806bbfa57a1bd73a6}\label{struct_a_d_c___init_type_def_a7e49d0db9ef7db8806bbfa57a1bd73a6}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ClockPrescaler@{ClockPrescaler}}
\index{ClockPrescaler@{ClockPrescaler}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ClockPrescaler}{ClockPrescaler}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+Clock\+Prescaler}

Select A\+DC clock prescaler. The clock is common for all the A\+D\+Cs. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___clock_prescaler}{A\+DC Clock Prescaler}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_a4bf957b8be6ae85d71e9376e6f1e633b}\label{struct_a_d_c___init_type_def_a4bf957b8be6ae85d71e9376e6f1e633b}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ContinuousConvMode@{ContinuousConvMode}}
\index{ContinuousConvMode@{ContinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ContinuousConvMode}{ContinuousConvMode}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+Continuous\+Conv\+Mode}

Specifies whether the conversion is performed in single mode (one conversion) or continuous mode for regular group, after the selected trigger occurred (software start or external trigger). This parameter can be set to E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \mbox{\Hypertarget{struct_a_d_c___init_type_def_af9ec9040d55aa68c23d92d174b464ac1}\label{struct_a_d_c___init_type_def_af9ec9040d55aa68c23d92d174b464ac1}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DataAlign@{DataAlign}}
\index{DataAlign@{DataAlign}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{DataAlign}{DataAlign}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+Data\+Align}

Specifies A\+DC data alignment to right (M\+SB on register bit 11 and L\+SB on register bit 0) (default setting) or to left (if regular group\+: M\+SB on register bit 15 and L\+SB on register bit 4, if injected group (M\+SB kept as signed value due to potential negative value after offset application)\+: M\+SB on register bit 14 and L\+SB on register bit 3). This parameter can be a value of \mbox{\hyperlink{group___a_d_c___data___align}{A\+DC Data Align}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_afb62fa7128d7c97d53d2eb170ad467eb}\label{struct_a_d_c___init_type_def_afb62fa7128d7c97d53d2eb170ad467eb}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DiscontinuousConvMode@{DiscontinuousConvMode}}
\index{DiscontinuousConvMode@{DiscontinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{DiscontinuousConvMode}{DiscontinuousConvMode}}
{\footnotesize\ttfamily Functional\+State A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+Discontinuous\+Conv\+Mode}

Specifies whether the conversions sequence of regular group is performed in Complete-\/sequence/\+Discontinuous-\/sequence (main sequence subdivided in successive parts). Discontinuous mode is used only if sequencer is enabled (parameter \textquotesingle{}Scan\+Conv\+Mode\textquotesingle{}). If sequencer is disabled, this parameter is discarded. Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded. This parameter can be set to E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \mbox{\Hypertarget{struct_a_d_c___init_type_def_a2c35c52d6f47c62915fa7d011e526510}\label{struct_a_d_c___init_type_def_a2c35c52d6f47c62915fa7d011e526510}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DMAContinuousRequests@{DMAContinuousRequests}}
\index{DMAContinuousRequests@{DMAContinuousRequests}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{DMAContinuousRequests}{DMAContinuousRequests}}
{\footnotesize\ttfamily Functional\+State A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+D\+M\+A\+Continuous\+Requests}

Specifies whether the D\+MA requests are performed in one shot mode (D\+MA transfer stop when number of conversions is reached) or in Continuous mode (D\+MA transfer unlimited, whatever number of conversions). Note\+: In continuous mode, D\+MA must be configured in circular mode. Otherwise an overrun will be triggered when D\+MA buffer maximum pointer is reached. Note\+: This parameter must be modified when no conversion is on going on both regular and injected groups (A\+DC disabled, or A\+DC enabled without continuous mode or external trigger that could launch a conversion). This parameter can be set to E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \mbox{\Hypertarget{struct_a_d_c___init_type_def_ae3eedd269c3acc6c6933e8a252c36e71}\label{struct_a_d_c___init_type_def_ae3eedd269c3acc6c6933e8a252c36e71}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!EOCSelection@{EOCSelection}}
\index{EOCSelection@{EOCSelection}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{EOCSelection}{EOCSelection}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+E\+O\+C\+Selection}

Specifies what E\+OC (End Of Conversion) flag is used for conversion by polling and interruption\+: end of conversion of each rank or complete sequence. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___e_o_c_selection}{A\+DC E\+OC Selection}}. Note\+: For injected group, end of conversion (flag\&IT) is raised only at the end of the sequence. Therefore, if end of conversion is set to end of each conversion, injected group should not be used with interruption (H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Start\+\_\+\+IT) or polling (H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Start and H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Poll\+For\+Conversion). By the way, polling is still possible since driver will use an estimated timing for end of injected conversion. Note\+: If overrun feature is intended to be used, use A\+DC in mode \textquotesingle{}interruption\textquotesingle{} (function H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start\+\_\+\+I\+T() ) with parameter E\+O\+C\+Selection set to end of each conversion or in mode \textquotesingle{}transfer by D\+MA\textquotesingle{} (function H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start\+\_\+\+D\+M\+A()). If overrun feature is intended to be bypassed, use A\+DC in mode \textquotesingle{}polling\textquotesingle{} or \textquotesingle{}interruption\textquotesingle{} with parameter E\+O\+C\+Selection must be set to end of sequence \mbox{\Hypertarget{struct_a_d_c___init_type_def_a47aba277f9d8f3c5774983de4ce9455b}\label{struct_a_d_c___init_type_def_a47aba277f9d8f3c5774983de4ce9455b}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ExternalTrigConv@{ExternalTrigConv}}
\index{ExternalTrigConv@{ExternalTrigConv}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ExternalTrigConv}{ExternalTrigConv}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+External\+Trig\+Conv}

Selects the external event used to trigger the conversion start of regular group. If set to A\+D\+C\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT, external triggers are disabled. If set to external trigger source, triggering is on event rising edge by default. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular}{A\+DC External Trigger Source Regular}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_aeed14631d5f1d118a252ea24edd68ede}\label{struct_a_d_c___init_type_def_aeed14631d5f1d118a252ea24edd68ede}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ExternalTrigConvEdge@{ExternalTrigConvEdge}}
\index{ExternalTrigConvEdge@{ExternalTrigConvEdge}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ExternalTrigConvEdge}{ExternalTrigConvEdge}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+External\+Trig\+Conv\+Edge}

Selects the external trigger edge of regular group. If trigger is set to A\+D\+C\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT, this parameter is discarded. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular}{A\+DC External Trigger Edge Regular}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_aa72b0cc3e8dac3a30097cf12093c42a7}\label{struct_a_d_c___init_type_def_aa72b0cc3e8dac3a30097cf12093c42a7}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfConversion@{NbrOfConversion}}
\index{NbrOfConversion@{NbrOfConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{NbrOfConversion}{NbrOfConversion}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+Nbr\+Of\+Conversion}

Specifies the number of ranks that will be converted within the regular group sequencer. To use regular group sequencer and convert several ranks, parameter \textquotesingle{}Scan\+Conv\+Mode\textquotesingle{} must be enabled. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16. \mbox{\Hypertarget{struct_a_d_c___init_type_def_a5c0078be814bfe2608ae5758826eafb8}\label{struct_a_d_c___init_type_def_a5c0078be814bfe2608ae5758826eafb8}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfDiscConversion@{NbrOfDiscConversion}}
\index{NbrOfDiscConversion@{NbrOfDiscConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{NbrOfDiscConversion}{NbrOfDiscConversion}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+Nbr\+Of\+Disc\+Conversion}

Specifies the number of discontinuous conversions in which the main sequence of regular group (parameter Nbr\+Of\+Conversion) will be subdivided. If parameter \textquotesingle{}Discontinuous\+Conv\+Mode\textquotesingle{} is disabled, this parameter is discarded. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 8. \mbox{\Hypertarget{struct_a_d_c___init_type_def_abebb8d3277cb9a5aae72578076762f5d}\label{struct_a_d_c___init_type_def_abebb8d3277cb9a5aae72578076762f5d}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!Resolution@{Resolution}}
\index{Resolution@{Resolution}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{Resolution}{Resolution}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+Resolution}

Configures the A\+DC resolution. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___resolution}{A\+DC Resolution}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_a47cd689a52562a2481059a5d8ed82788}\label{struct_a_d_c___init_type_def_a47cd689a52562a2481059a5d8ed82788}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ScanConvMode@{ScanConvMode}}
\index{ScanConvMode@{ScanConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\subsubsection{\texorpdfstring{ScanConvMode}{ScanConvMode}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Init\+Type\+Def\+::\+Scan\+Conv\+Mode}

Configures the sequencer of regular and injected groups. This parameter can be associated to parameter \textquotesingle{}Discontinuous\+Conv\+Mode\textquotesingle{} to have main sequence subdivided in successive parts. If disabled\+: Conversion is performed in single mode (one channel converted, the one defined in rank 1). Parameters \textquotesingle{}Nbr\+Of\+Conversion\textquotesingle{} and \textquotesingle{}Injected\+Nbr\+Of\+Conversion\textquotesingle{} are discarded (equivalent to set to 1). If enabled\+: Conversions are performed in sequence mode (multiple ranks defined by \textquotesingle{}Nbr\+Of\+Conversion\textquotesingle{}/\textquotesingle{}Injected\+Nbr\+Of\+Conversion\textquotesingle{} and each channel rank). Scan direction is upward\+: from rank1 to rank \textquotesingle{}n\textquotesingle{}. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___scan__mode}{A\+DC sequencer scan mode}}. This parameter can be set to E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__adc_8h}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
