
FreeRTOS_project_stm32f105.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d604  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a8  0800d7f8  0800d7f8  0001d7f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dea0  0800dea0  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800dea0  0800dea0  0001dea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dea8  0800dea8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dea8  0800dea8  0001dea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800deac  0800deac  0001deac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800deb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006fc  200001e8  0800e094  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200008e4  0800e094  000208e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c3f  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000366e  00000000  00000000  00036e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001550  00000000  00000000  0003a4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d8  00000000  00000000  0003ba10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022840  00000000  00000000  0003cde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001795e  00000000  00000000  0005f628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4c92  00000000  00000000  00076f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013bc18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000711c  00000000  00000000  0013bc68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200001e8 	.word	0x200001e8
 800020c:	00000000 	.word	0x00000000
 8000210:	0800d7dc 	.word	0x0800d7dc

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200001ec 	.word	0x200001ec
 800022c:	0800d7dc 	.word	0x0800d7dc

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_fmul>:
 8000240:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000244:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000248:	bf1e      	ittt	ne
 800024a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800024e:	ea92 0f0c 	teqne	r2, ip
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d06f      	beq.n	8000338 <__aeabi_fmul+0xf8>
 8000258:	441a      	add	r2, r3
 800025a:	ea80 0c01 	eor.w	ip, r0, r1
 800025e:	0240      	lsls	r0, r0, #9
 8000260:	bf18      	it	ne
 8000262:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000266:	d01e      	beq.n	80002a6 <__aeabi_fmul+0x66>
 8000268:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800026c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000270:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000274:	fba0 3101 	umull	r3, r1, r0, r1
 8000278:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800027c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000280:	bf3e      	ittt	cc
 8000282:	0049      	lslcc	r1, r1, #1
 8000284:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000288:	005b      	lslcc	r3, r3, #1
 800028a:	ea40 0001 	orr.w	r0, r0, r1
 800028e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000292:	2afd      	cmp	r2, #253	; 0xfd
 8000294:	d81d      	bhi.n	80002d2 <__aeabi_fmul+0x92>
 8000296:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800029a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800029e:	bf08      	it	eq
 80002a0:	f020 0001 	biceq.w	r0, r0, #1
 80002a4:	4770      	bx	lr
 80002a6:	f090 0f00 	teq	r0, #0
 80002aa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80002ae:	bf08      	it	eq
 80002b0:	0249      	lsleq	r1, r1, #9
 80002b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002ba:	3a7f      	subs	r2, #127	; 0x7f
 80002bc:	bfc2      	ittt	gt
 80002be:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002c6:	4770      	bxgt	lr
 80002c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002cc:	f04f 0300 	mov.w	r3, #0
 80002d0:	3a01      	subs	r2, #1
 80002d2:	dc5d      	bgt.n	8000390 <__aeabi_fmul+0x150>
 80002d4:	f112 0f19 	cmn.w	r2, #25
 80002d8:	bfdc      	itt	le
 80002da:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002de:	4770      	bxle	lr
 80002e0:	f1c2 0200 	rsb	r2, r2, #0
 80002e4:	0041      	lsls	r1, r0, #1
 80002e6:	fa21 f102 	lsr.w	r1, r1, r2
 80002ea:	f1c2 0220 	rsb	r2, r2, #32
 80002ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80002f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80002f6:	f140 0000 	adc.w	r0, r0, #0
 80002fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002fe:	bf08      	it	eq
 8000300:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000304:	4770      	bx	lr
 8000306:	f092 0f00 	teq	r2, #0
 800030a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800030e:	bf02      	ittt	eq
 8000310:	0040      	lsleq	r0, r0, #1
 8000312:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000316:	3a01      	subeq	r2, #1
 8000318:	d0f9      	beq.n	800030e <__aeabi_fmul+0xce>
 800031a:	ea40 000c 	orr.w	r0, r0, ip
 800031e:	f093 0f00 	teq	r3, #0
 8000322:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000326:	bf02      	ittt	eq
 8000328:	0049      	lsleq	r1, r1, #1
 800032a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800032e:	3b01      	subeq	r3, #1
 8000330:	d0f9      	beq.n	8000326 <__aeabi_fmul+0xe6>
 8000332:	ea41 010c 	orr.w	r1, r1, ip
 8000336:	e78f      	b.n	8000258 <__aeabi_fmul+0x18>
 8000338:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800033c:	ea92 0f0c 	teq	r2, ip
 8000340:	bf18      	it	ne
 8000342:	ea93 0f0c 	teqne	r3, ip
 8000346:	d00a      	beq.n	800035e <__aeabi_fmul+0x11e>
 8000348:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800034c:	bf18      	it	ne
 800034e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000352:	d1d8      	bne.n	8000306 <__aeabi_fmul+0xc6>
 8000354:	ea80 0001 	eor.w	r0, r0, r1
 8000358:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800035c:	4770      	bx	lr
 800035e:	f090 0f00 	teq	r0, #0
 8000362:	bf17      	itett	ne
 8000364:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000368:	4608      	moveq	r0, r1
 800036a:	f091 0f00 	teqne	r1, #0
 800036e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000372:	d014      	beq.n	800039e <__aeabi_fmul+0x15e>
 8000374:	ea92 0f0c 	teq	r2, ip
 8000378:	d101      	bne.n	800037e <__aeabi_fmul+0x13e>
 800037a:	0242      	lsls	r2, r0, #9
 800037c:	d10f      	bne.n	800039e <__aeabi_fmul+0x15e>
 800037e:	ea93 0f0c 	teq	r3, ip
 8000382:	d103      	bne.n	800038c <__aeabi_fmul+0x14c>
 8000384:	024b      	lsls	r3, r1, #9
 8000386:	bf18      	it	ne
 8000388:	4608      	movne	r0, r1
 800038a:	d108      	bne.n	800039e <__aeabi_fmul+0x15e>
 800038c:	ea80 0001 	eor.w	r0, r0, r1
 8000390:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000394:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000398:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800039c:	4770      	bx	lr
 800039e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80003a2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80003a6:	4770      	bx	lr

080003a8 <__aeabi_drsub>:
 80003a8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	e002      	b.n	80003b4 <__adddf3>
 80003ae:	bf00      	nop

080003b0 <__aeabi_dsub>:
 80003b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b4 <__adddf3>:
 80003b4:	b530      	push	{r4, r5, lr}
 80003b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003be:	ea94 0f05 	teq	r4, r5
 80003c2:	bf08      	it	eq
 80003c4:	ea90 0f02 	teqeq	r0, r2
 80003c8:	bf1f      	itttt	ne
 80003ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003da:	f000 80e2 	beq.w	80005a2 <__adddf3+0x1ee>
 80003de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e6:	bfb8      	it	lt
 80003e8:	426d      	neglt	r5, r5
 80003ea:	dd0c      	ble.n	8000406 <__adddf3+0x52>
 80003ec:	442c      	add	r4, r5
 80003ee:	ea80 0202 	eor.w	r2, r0, r2
 80003f2:	ea81 0303 	eor.w	r3, r1, r3
 80003f6:	ea82 0000 	eor.w	r0, r2, r0
 80003fa:	ea83 0101 	eor.w	r1, r3, r1
 80003fe:	ea80 0202 	eor.w	r2, r0, r2
 8000402:	ea81 0303 	eor.w	r3, r1, r3
 8000406:	2d36      	cmp	r5, #54	; 0x36
 8000408:	bf88      	it	hi
 800040a:	bd30      	pophi	{r4, r5, pc}
 800040c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000410:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000414:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000418:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800041c:	d002      	beq.n	8000424 <__adddf3+0x70>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000428:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800042c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000430:	d002      	beq.n	8000438 <__adddf3+0x84>
 8000432:	4252      	negs	r2, r2
 8000434:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000438:	ea94 0f05 	teq	r4, r5
 800043c:	f000 80a7 	beq.w	800058e <__adddf3+0x1da>
 8000440:	f1a4 0401 	sub.w	r4, r4, #1
 8000444:	f1d5 0e20 	rsbs	lr, r5, #32
 8000448:	db0d      	blt.n	8000466 <__adddf3+0xb2>
 800044a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044e:	fa22 f205 	lsr.w	r2, r2, r5
 8000452:	1880      	adds	r0, r0, r2
 8000454:	f141 0100 	adc.w	r1, r1, #0
 8000458:	fa03 f20e 	lsl.w	r2, r3, lr
 800045c:	1880      	adds	r0, r0, r2
 800045e:	fa43 f305 	asr.w	r3, r3, r5
 8000462:	4159      	adcs	r1, r3
 8000464:	e00e      	b.n	8000484 <__adddf3+0xd0>
 8000466:	f1a5 0520 	sub.w	r5, r5, #32
 800046a:	f10e 0e20 	add.w	lr, lr, #32
 800046e:	2a01      	cmp	r2, #1
 8000470:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000474:	bf28      	it	cs
 8000476:	f04c 0c02 	orrcs.w	ip, ip, #2
 800047a:	fa43 f305 	asr.w	r3, r3, r5
 800047e:	18c0      	adds	r0, r0, r3
 8000480:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000484:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000488:	d507      	bpl.n	800049a <__adddf3+0xe6>
 800048a:	f04f 0e00 	mov.w	lr, #0
 800048e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000492:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000496:	eb6e 0101 	sbc.w	r1, lr, r1
 800049a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049e:	d31b      	bcc.n	80004d8 <__adddf3+0x124>
 80004a0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a4:	d30c      	bcc.n	80004c0 <__adddf3+0x10c>
 80004a6:	0849      	lsrs	r1, r1, #1
 80004a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80004ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b0:	f104 0401 	add.w	r4, r4, #1
 80004b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004bc:	f080 809a 	bcs.w	80005f4 <__adddf3+0x240>
 80004c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c4:	bf08      	it	eq
 80004c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004ca:	f150 0000 	adcs.w	r0, r0, #0
 80004ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004d2:	ea41 0105 	orr.w	r1, r1, r5
 80004d6:	bd30      	pop	{r4, r5, pc}
 80004d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004dc:	4140      	adcs	r0, r0
 80004de:	eb41 0101 	adc.w	r1, r1, r1
 80004e2:	3c01      	subs	r4, #1
 80004e4:	bf28      	it	cs
 80004e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004ea:	d2e9      	bcs.n	80004c0 <__adddf3+0x10c>
 80004ec:	f091 0f00 	teq	r1, #0
 80004f0:	bf04      	itt	eq
 80004f2:	4601      	moveq	r1, r0
 80004f4:	2000      	moveq	r0, #0
 80004f6:	fab1 f381 	clz	r3, r1
 80004fa:	bf08      	it	eq
 80004fc:	3320      	addeq	r3, #32
 80004fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000502:	f1b3 0220 	subs.w	r2, r3, #32
 8000506:	da0c      	bge.n	8000522 <__adddf3+0x16e>
 8000508:	320c      	adds	r2, #12
 800050a:	dd08      	ble.n	800051e <__adddf3+0x16a>
 800050c:	f102 0c14 	add.w	ip, r2, #20
 8000510:	f1c2 020c 	rsb	r2, r2, #12
 8000514:	fa01 f00c 	lsl.w	r0, r1, ip
 8000518:	fa21 f102 	lsr.w	r1, r1, r2
 800051c:	e00c      	b.n	8000538 <__adddf3+0x184>
 800051e:	f102 0214 	add.w	r2, r2, #20
 8000522:	bfd8      	it	le
 8000524:	f1c2 0c20 	rsble	ip, r2, #32
 8000528:	fa01 f102 	lsl.w	r1, r1, r2
 800052c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000530:	bfdc      	itt	le
 8000532:	ea41 010c 	orrle.w	r1, r1, ip
 8000536:	4090      	lslle	r0, r2
 8000538:	1ae4      	subs	r4, r4, r3
 800053a:	bfa2      	ittt	ge
 800053c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000540:	4329      	orrge	r1, r5
 8000542:	bd30      	popge	{r4, r5, pc}
 8000544:	ea6f 0404 	mvn.w	r4, r4
 8000548:	3c1f      	subs	r4, #31
 800054a:	da1c      	bge.n	8000586 <__adddf3+0x1d2>
 800054c:	340c      	adds	r4, #12
 800054e:	dc0e      	bgt.n	800056e <__adddf3+0x1ba>
 8000550:	f104 0414 	add.w	r4, r4, #20
 8000554:	f1c4 0220 	rsb	r2, r4, #32
 8000558:	fa20 f004 	lsr.w	r0, r0, r4
 800055c:	fa01 f302 	lsl.w	r3, r1, r2
 8000560:	ea40 0003 	orr.w	r0, r0, r3
 8000564:	fa21 f304 	lsr.w	r3, r1, r4
 8000568:	ea45 0103 	orr.w	r1, r5, r3
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	f1c4 040c 	rsb	r4, r4, #12
 8000572:	f1c4 0220 	rsb	r2, r4, #32
 8000576:	fa20 f002 	lsr.w	r0, r0, r2
 800057a:	fa01 f304 	lsl.w	r3, r1, r4
 800057e:	ea40 0003 	orr.w	r0, r0, r3
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	fa21 f004 	lsr.w	r0, r1, r4
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	f094 0f00 	teq	r4, #0
 8000592:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000596:	bf06      	itte	eq
 8000598:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800059c:	3401      	addeq	r4, #1
 800059e:	3d01      	subne	r5, #1
 80005a0:	e74e      	b.n	8000440 <__adddf3+0x8c>
 80005a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a6:	bf18      	it	ne
 80005a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005ac:	d029      	beq.n	8000602 <__adddf3+0x24e>
 80005ae:	ea94 0f05 	teq	r4, r5
 80005b2:	bf08      	it	eq
 80005b4:	ea90 0f02 	teqeq	r0, r2
 80005b8:	d005      	beq.n	80005c6 <__adddf3+0x212>
 80005ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80005be:	bf04      	itt	eq
 80005c0:	4619      	moveq	r1, r3
 80005c2:	4610      	moveq	r0, r2
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	ea91 0f03 	teq	r1, r3
 80005ca:	bf1e      	ittt	ne
 80005cc:	2100      	movne	r1, #0
 80005ce:	2000      	movne	r0, #0
 80005d0:	bd30      	popne	{r4, r5, pc}
 80005d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d6:	d105      	bne.n	80005e4 <__adddf3+0x230>
 80005d8:	0040      	lsls	r0, r0, #1
 80005da:	4149      	adcs	r1, r1
 80005dc:	bf28      	it	cs
 80005de:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005e2:	bd30      	pop	{r4, r5, pc}
 80005e4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e8:	bf3c      	itt	cc
 80005ea:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ee:	bd30      	popcc	{r4, r5, pc}
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005fc:	f04f 0000 	mov.w	r0, #0
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000606:	bf1a      	itte	ne
 8000608:	4619      	movne	r1, r3
 800060a:	4610      	movne	r0, r2
 800060c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000610:	bf1c      	itt	ne
 8000612:	460b      	movne	r3, r1
 8000614:	4602      	movne	r2, r0
 8000616:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800061a:	bf06      	itte	eq
 800061c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000620:	ea91 0f03 	teqeq	r1, r3
 8000624:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000628:	bd30      	pop	{r4, r5, pc}
 800062a:	bf00      	nop

0800062c <__aeabi_ui2d>:
 800062c:	f090 0f00 	teq	r0, #0
 8000630:	bf04      	itt	eq
 8000632:	2100      	moveq	r1, #0
 8000634:	4770      	bxeq	lr
 8000636:	b530      	push	{r4, r5, lr}
 8000638:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800063c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000640:	f04f 0500 	mov.w	r5, #0
 8000644:	f04f 0100 	mov.w	r1, #0
 8000648:	e750      	b.n	80004ec <__adddf3+0x138>
 800064a:	bf00      	nop

0800064c <__aeabi_i2d>:
 800064c:	f090 0f00 	teq	r0, #0
 8000650:	bf04      	itt	eq
 8000652:	2100      	moveq	r1, #0
 8000654:	4770      	bxeq	lr
 8000656:	b530      	push	{r4, r5, lr}
 8000658:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800065c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000660:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000664:	bf48      	it	mi
 8000666:	4240      	negmi	r0, r0
 8000668:	f04f 0100 	mov.w	r1, #0
 800066c:	e73e      	b.n	80004ec <__adddf3+0x138>
 800066e:	bf00      	nop

08000670 <__aeabi_f2d>:
 8000670:	0042      	lsls	r2, r0, #1
 8000672:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000676:	ea4f 0131 	mov.w	r1, r1, rrx
 800067a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067e:	bf1f      	itttt	ne
 8000680:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000684:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000688:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800068c:	4770      	bxne	lr
 800068e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000692:	bf08      	it	eq
 8000694:	4770      	bxeq	lr
 8000696:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800069a:	bf04      	itt	eq
 800069c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006a0:	4770      	bxeq	lr
 80006a2:	b530      	push	{r4, r5, lr}
 80006a4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	e71c      	b.n	80004ec <__adddf3+0x138>
 80006b2:	bf00      	nop

080006b4 <__aeabi_ul2d>:
 80006b4:	ea50 0201 	orrs.w	r2, r0, r1
 80006b8:	bf08      	it	eq
 80006ba:	4770      	bxeq	lr
 80006bc:	b530      	push	{r4, r5, lr}
 80006be:	f04f 0500 	mov.w	r5, #0
 80006c2:	e00a      	b.n	80006da <__aeabi_l2d+0x16>

080006c4 <__aeabi_l2d>:
 80006c4:	ea50 0201 	orrs.w	r2, r0, r1
 80006c8:	bf08      	it	eq
 80006ca:	4770      	bxeq	lr
 80006cc:	b530      	push	{r4, r5, lr}
 80006ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006d2:	d502      	bpl.n	80006da <__aeabi_l2d+0x16>
 80006d4:	4240      	negs	r0, r0
 80006d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006da:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006de:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e6:	f43f aed8 	beq.w	800049a <__adddf3+0xe6>
 80006ea:	f04f 0203 	mov.w	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000702:	f1c2 0320 	rsb	r3, r2, #32
 8000706:	fa00 fc03 	lsl.w	ip, r0, r3
 800070a:	fa20 f002 	lsr.w	r0, r0, r2
 800070e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000712:	ea40 000e 	orr.w	r0, r0, lr
 8000716:	fa21 f102 	lsr.w	r1, r1, r2
 800071a:	4414      	add	r4, r2
 800071c:	e6bd      	b.n	800049a <__adddf3+0xe6>
 800071e:	bf00      	nop

08000720 <__aeabi_dmul>:
 8000720:	b570      	push	{r4, r5, r6, lr}
 8000722:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000726:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072e:	bf1d      	ittte	ne
 8000730:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000734:	ea94 0f0c 	teqne	r4, ip
 8000738:	ea95 0f0c 	teqne	r5, ip
 800073c:	f000 f8de 	bleq	80008fc <__aeabi_dmul+0x1dc>
 8000740:	442c      	add	r4, r5
 8000742:	ea81 0603 	eor.w	r6, r1, r3
 8000746:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800074a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800074e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000752:	bf18      	it	ne
 8000754:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000758:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800075c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000760:	d038      	beq.n	80007d4 <__aeabi_dmul+0xb4>
 8000762:	fba0 ce02 	umull	ip, lr, r0, r2
 8000766:	f04f 0500 	mov.w	r5, #0
 800076a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800076e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000772:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000776:	f04f 0600 	mov.w	r6, #0
 800077a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800077e:	f09c 0f00 	teq	ip, #0
 8000782:	bf18      	it	ne
 8000784:	f04e 0e01 	orrne.w	lr, lr, #1
 8000788:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800078c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000790:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000794:	d204      	bcs.n	80007a0 <__aeabi_dmul+0x80>
 8000796:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800079a:	416d      	adcs	r5, r5
 800079c:	eb46 0606 	adc.w	r6, r6, r6
 80007a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80007a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80007b8:	bf88      	it	hi
 80007ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80007be:	d81e      	bhi.n	80007fe <__aeabi_dmul+0xde>
 80007c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80007c4:	bf08      	it	eq
 80007c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007ca:	f150 0000 	adcs.w	r0, r0, #0
 80007ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007d8:	ea46 0101 	orr.w	r1, r6, r1
 80007dc:	ea40 0002 	orr.w	r0, r0, r2
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007e8:	bfc2      	ittt	gt
 80007ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007f2:	bd70      	popgt	{r4, r5, r6, pc}
 80007f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007f8:	f04f 0e00 	mov.w	lr, #0
 80007fc:	3c01      	subs	r4, #1
 80007fe:	f300 80ab 	bgt.w	8000958 <__aeabi_dmul+0x238>
 8000802:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000806:	bfde      	ittt	le
 8000808:	2000      	movle	r0, #0
 800080a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800080e:	bd70      	pople	{r4, r5, r6, pc}
 8000810:	f1c4 0400 	rsb	r4, r4, #0
 8000814:	3c20      	subs	r4, #32
 8000816:	da35      	bge.n	8000884 <__aeabi_dmul+0x164>
 8000818:	340c      	adds	r4, #12
 800081a:	dc1b      	bgt.n	8000854 <__aeabi_dmul+0x134>
 800081c:	f104 0414 	add.w	r4, r4, #20
 8000820:	f1c4 0520 	rsb	r5, r4, #32
 8000824:	fa00 f305 	lsl.w	r3, r0, r5
 8000828:	fa20 f004 	lsr.w	r0, r0, r4
 800082c:	fa01 f205 	lsl.w	r2, r1, r5
 8000830:	ea40 0002 	orr.w	r0, r0, r2
 8000834:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000838:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800083c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000840:	fa21 f604 	lsr.w	r6, r1, r4
 8000844:	eb42 0106 	adc.w	r1, r2, r6
 8000848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800084c:	bf08      	it	eq
 800084e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f1c4 040c 	rsb	r4, r4, #12
 8000858:	f1c4 0520 	rsb	r5, r4, #32
 800085c:	fa00 f304 	lsl.w	r3, r0, r4
 8000860:	fa20 f005 	lsr.w	r0, r0, r5
 8000864:	fa01 f204 	lsl.w	r2, r1, r4
 8000868:	ea40 0002 	orr.w	r0, r0, r2
 800086c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000870:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000874:	f141 0100 	adc.w	r1, r1, #0
 8000878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800087c:	bf08      	it	eq
 800087e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f1c4 0520 	rsb	r5, r4, #32
 8000888:	fa00 f205 	lsl.w	r2, r0, r5
 800088c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000890:	fa20 f304 	lsr.w	r3, r0, r4
 8000894:	fa01 f205 	lsl.w	r2, r1, r5
 8000898:	ea43 0302 	orr.w	r3, r3, r2
 800089c:	fa21 f004 	lsr.w	r0, r1, r4
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	fa21 f204 	lsr.w	r2, r1, r4
 80008a8:	ea20 0002 	bic.w	r0, r0, r2
 80008ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008b4:	bf08      	it	eq
 80008b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008ba:	bd70      	pop	{r4, r5, r6, pc}
 80008bc:	f094 0f00 	teq	r4, #0
 80008c0:	d10f      	bne.n	80008e2 <__aeabi_dmul+0x1c2>
 80008c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80008c6:	0040      	lsls	r0, r0, #1
 80008c8:	eb41 0101 	adc.w	r1, r1, r1
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	bf08      	it	eq
 80008d2:	3c01      	subeq	r4, #1
 80008d4:	d0f7      	beq.n	80008c6 <__aeabi_dmul+0x1a6>
 80008d6:	ea41 0106 	orr.w	r1, r1, r6
 80008da:	f095 0f00 	teq	r5, #0
 80008de:	bf18      	it	ne
 80008e0:	4770      	bxne	lr
 80008e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008e6:	0052      	lsls	r2, r2, #1
 80008e8:	eb43 0303 	adc.w	r3, r3, r3
 80008ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008f0:	bf08      	it	eq
 80008f2:	3d01      	subeq	r5, #1
 80008f4:	d0f7      	beq.n	80008e6 <__aeabi_dmul+0x1c6>
 80008f6:	ea43 0306 	orr.w	r3, r3, r6
 80008fa:	4770      	bx	lr
 80008fc:	ea94 0f0c 	teq	r4, ip
 8000900:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000904:	bf18      	it	ne
 8000906:	ea95 0f0c 	teqne	r5, ip
 800090a:	d00c      	beq.n	8000926 <__aeabi_dmul+0x206>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	d1d1      	bne.n	80008bc <__aeabi_dmul+0x19c>
 8000918:	ea81 0103 	eor.w	r1, r1, r3
 800091c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000920:	f04f 0000 	mov.w	r0, #0
 8000924:	bd70      	pop	{r4, r5, r6, pc}
 8000926:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800092a:	bf06      	itte	eq
 800092c:	4610      	moveq	r0, r2
 800092e:	4619      	moveq	r1, r3
 8000930:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000934:	d019      	beq.n	800096a <__aeabi_dmul+0x24a>
 8000936:	ea94 0f0c 	teq	r4, ip
 800093a:	d102      	bne.n	8000942 <__aeabi_dmul+0x222>
 800093c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000940:	d113      	bne.n	800096a <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	d105      	bne.n	8000954 <__aeabi_dmul+0x234>
 8000948:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800094c:	bf1c      	itt	ne
 800094e:	4610      	movne	r0, r2
 8000950:	4619      	movne	r1, r3
 8000952:	d10a      	bne.n	800096a <__aeabi_dmul+0x24a>
 8000954:	ea81 0103 	eor.w	r1, r1, r3
 8000958:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800095c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000960:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000964:	f04f 0000 	mov.w	r0, #0
 8000968:	bd70      	pop	{r4, r5, r6, pc}
 800096a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800096e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000972:	bd70      	pop	{r4, r5, r6, pc}

08000974 <__aeabi_ddiv>:
 8000974:	b570      	push	{r4, r5, r6, lr}
 8000976:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800097a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800097e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000982:	bf1d      	ittte	ne
 8000984:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000988:	ea94 0f0c 	teqne	r4, ip
 800098c:	ea95 0f0c 	teqne	r5, ip
 8000990:	f000 f8a7 	bleq	8000ae2 <__aeabi_ddiv+0x16e>
 8000994:	eba4 0405 	sub.w	r4, r4, r5
 8000998:	ea81 0e03 	eor.w	lr, r1, r3
 800099c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80009a4:	f000 8088 	beq.w	8000ab8 <__aeabi_ddiv+0x144>
 80009a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009ac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80009b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009c8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80009cc:	429d      	cmp	r5, r3
 80009ce:	bf08      	it	eq
 80009d0:	4296      	cmpeq	r6, r2
 80009d2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009d6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009da:	d202      	bcs.n	80009e2 <__aeabi_ddiv+0x6e>
 80009dc:	085b      	lsrs	r3, r3, #1
 80009de:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e2:	1ab6      	subs	r6, r6, r2
 80009e4:	eb65 0503 	sbc.w	r5, r5, r3
 80009e8:	085b      	lsrs	r3, r3, #1
 80009ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009f2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a08:	085b      	lsrs	r3, r3, #1
 8000a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a16:	bf22      	ittt	cs
 8000a18:	1ab6      	subcs	r6, r6, r2
 8000a1a:	4675      	movcs	r5, lr
 8000a1c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a20:	085b      	lsrs	r3, r3, #1
 8000a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a2e:	bf22      	ittt	cs
 8000a30:	1ab6      	subcs	r6, r6, r2
 8000a32:	4675      	movcs	r5, lr
 8000a34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a38:	085b      	lsrs	r3, r3, #1
 8000a3a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a3e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a42:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a46:	bf22      	ittt	cs
 8000a48:	1ab6      	subcs	r6, r6, r2
 8000a4a:	4675      	movcs	r5, lr
 8000a4c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a50:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a54:	d018      	beq.n	8000a88 <__aeabi_ddiv+0x114>
 8000a56:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a5a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a5e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a62:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a66:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a6e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a72:	d1c0      	bne.n	80009f6 <__aeabi_ddiv+0x82>
 8000a74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a78:	d10b      	bne.n	8000a92 <__aeabi_ddiv+0x11e>
 8000a7a:	ea41 0100 	orr.w	r1, r1, r0
 8000a7e:	f04f 0000 	mov.w	r0, #0
 8000a82:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a86:	e7b6      	b.n	80009f6 <__aeabi_ddiv+0x82>
 8000a88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a8c:	bf04      	itt	eq
 8000a8e:	4301      	orreq	r1, r0
 8000a90:	2000      	moveq	r0, #0
 8000a92:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a96:	bf88      	it	hi
 8000a98:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a9c:	f63f aeaf 	bhi.w	80007fe <__aeabi_dmul+0xde>
 8000aa0:	ebb5 0c03 	subs.w	ip, r5, r3
 8000aa4:	bf04      	itt	eq
 8000aa6:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000aaa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aae:	f150 0000 	adcs.w	r0, r0, #0
 8000ab2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000ab6:	bd70      	pop	{r4, r5, r6, pc}
 8000ab8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000abc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ac0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000ac4:	bfc2      	ittt	gt
 8000ac6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ace:	bd70      	popgt	{r4, r5, r6, pc}
 8000ad0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ad4:	f04f 0e00 	mov.w	lr, #0
 8000ad8:	3c01      	subs	r4, #1
 8000ada:	e690      	b.n	80007fe <__aeabi_dmul+0xde>
 8000adc:	ea45 0e06 	orr.w	lr, r5, r6
 8000ae0:	e68d      	b.n	80007fe <__aeabi_dmul+0xde>
 8000ae2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ae6:	ea94 0f0c 	teq	r4, ip
 8000aea:	bf08      	it	eq
 8000aec:	ea95 0f0c 	teqeq	r5, ip
 8000af0:	f43f af3b 	beq.w	800096a <__aeabi_dmul+0x24a>
 8000af4:	ea94 0f0c 	teq	r4, ip
 8000af8:	d10a      	bne.n	8000b10 <__aeabi_ddiv+0x19c>
 8000afa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000afe:	f47f af34 	bne.w	800096a <__aeabi_dmul+0x24a>
 8000b02:	ea95 0f0c 	teq	r5, ip
 8000b06:	f47f af25 	bne.w	8000954 <__aeabi_dmul+0x234>
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	e72c      	b.n	800096a <__aeabi_dmul+0x24a>
 8000b10:	ea95 0f0c 	teq	r5, ip
 8000b14:	d106      	bne.n	8000b24 <__aeabi_ddiv+0x1b0>
 8000b16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b1a:	f43f aefd 	beq.w	8000918 <__aeabi_dmul+0x1f8>
 8000b1e:	4610      	mov	r0, r2
 8000b20:	4619      	mov	r1, r3
 8000b22:	e722      	b.n	800096a <__aeabi_dmul+0x24a>
 8000b24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b28:	bf18      	it	ne
 8000b2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b2e:	f47f aec5 	bne.w	80008bc <__aeabi_dmul+0x19c>
 8000b32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b36:	f47f af0d 	bne.w	8000954 <__aeabi_dmul+0x234>
 8000b3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b3e:	f47f aeeb 	bne.w	8000918 <__aeabi_dmul+0x1f8>
 8000b42:	e712      	b.n	800096a <__aeabi_dmul+0x24a>

08000b44 <__gedf2>:
 8000b44:	f04f 3cff 	mov.w	ip, #4294967295
 8000b48:	e006      	b.n	8000b58 <__cmpdf2+0x4>
 8000b4a:	bf00      	nop

08000b4c <__ledf2>:
 8000b4c:	f04f 0c01 	mov.w	ip, #1
 8000b50:	e002      	b.n	8000b58 <__cmpdf2+0x4>
 8000b52:	bf00      	nop

08000b54 <__cmpdf2>:
 8000b54:	f04f 0c01 	mov.w	ip, #1
 8000b58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	bf18      	it	ne
 8000b6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b6e:	d01b      	beq.n	8000ba8 <__cmpdf2+0x54>
 8000b70:	b001      	add	sp, #4
 8000b72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b76:	bf0c      	ite	eq
 8000b78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b7c:	ea91 0f03 	teqne	r1, r3
 8000b80:	bf02      	ittt	eq
 8000b82:	ea90 0f02 	teqeq	r0, r2
 8000b86:	2000      	moveq	r0, #0
 8000b88:	4770      	bxeq	lr
 8000b8a:	f110 0f00 	cmn.w	r0, #0
 8000b8e:	ea91 0f03 	teq	r1, r3
 8000b92:	bf58      	it	pl
 8000b94:	4299      	cmppl	r1, r3
 8000b96:	bf08      	it	eq
 8000b98:	4290      	cmpeq	r0, r2
 8000b9a:	bf2c      	ite	cs
 8000b9c:	17d8      	asrcs	r0, r3, #31
 8000b9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ba2:	f040 0001 	orr.w	r0, r0, #1
 8000ba6:	4770      	bx	lr
 8000ba8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb0:	d102      	bne.n	8000bb8 <__cmpdf2+0x64>
 8000bb2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bb6:	d107      	bne.n	8000bc8 <__cmpdf2+0x74>
 8000bb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bc0:	d1d6      	bne.n	8000b70 <__cmpdf2+0x1c>
 8000bc2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bc6:	d0d3      	beq.n	8000b70 <__cmpdf2+0x1c>
 8000bc8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_cdrcmple>:
 8000bd0:	4684      	mov	ip, r0
 8000bd2:	4610      	mov	r0, r2
 8000bd4:	4662      	mov	r2, ip
 8000bd6:	468c      	mov	ip, r1
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4663      	mov	r3, ip
 8000bdc:	e000      	b.n	8000be0 <__aeabi_cdcmpeq>
 8000bde:	bf00      	nop

08000be0 <__aeabi_cdcmpeq>:
 8000be0:	b501      	push	{r0, lr}
 8000be2:	f7ff ffb7 	bl	8000b54 <__cmpdf2>
 8000be6:	2800      	cmp	r0, #0
 8000be8:	bf48      	it	mi
 8000bea:	f110 0f00 	cmnmi.w	r0, #0
 8000bee:	bd01      	pop	{r0, pc}

08000bf0 <__aeabi_dcmpeq>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff fff4 	bl	8000be0 <__aeabi_cdcmpeq>
 8000bf8:	bf0c      	ite	eq
 8000bfa:	2001      	moveq	r0, #1
 8000bfc:	2000      	movne	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_dcmplt>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffea 	bl	8000be0 <__aeabi_cdcmpeq>
 8000c0c:	bf34      	ite	cc
 8000c0e:	2001      	movcc	r0, #1
 8000c10:	2000      	movcs	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_dcmple>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffe0 	bl	8000be0 <__aeabi_cdcmpeq>
 8000c20:	bf94      	ite	ls
 8000c22:	2001      	movls	r0, #1
 8000c24:	2000      	movhi	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_dcmpge>:
 8000c2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c30:	f7ff ffce 	bl	8000bd0 <__aeabi_cdrcmple>
 8000c34:	bf94      	ite	ls
 8000c36:	2001      	movls	r0, #1
 8000c38:	2000      	movhi	r0, #0
 8000c3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c3e:	bf00      	nop

08000c40 <__aeabi_dcmpgt>:
 8000c40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c44:	f7ff ffc4 	bl	8000bd0 <__aeabi_cdrcmple>
 8000c48:	bf34      	ite	cc
 8000c4a:	2001      	movcc	r0, #1
 8000c4c:	2000      	movcs	r0, #0
 8000c4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c52:	bf00      	nop

08000c54 <__aeabi_dcmpun>:
 8000c54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c5c:	d102      	bne.n	8000c64 <__aeabi_dcmpun+0x10>
 8000c5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c62:	d10a      	bne.n	8000c7a <__aeabi_dcmpun+0x26>
 8000c64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c6c:	d102      	bne.n	8000c74 <__aeabi_dcmpun+0x20>
 8000c6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c72:	d102      	bne.n	8000c7a <__aeabi_dcmpun+0x26>
 8000c74:	f04f 0000 	mov.w	r0, #0
 8000c78:	4770      	bx	lr
 8000c7a:	f04f 0001 	mov.w	r0, #1
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_d2iz>:
 8000c80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c88:	d215      	bcs.n	8000cb6 <__aeabi_d2iz+0x36>
 8000c8a:	d511      	bpl.n	8000cb0 <__aeabi_d2iz+0x30>
 8000c8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c94:	d912      	bls.n	8000cbc <__aeabi_d2iz+0x3c>
 8000c96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ca2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ca6:	fa23 f002 	lsr.w	r0, r3, r2
 8000caa:	bf18      	it	ne
 8000cac:	4240      	negne	r0, r0
 8000cae:	4770      	bx	lr
 8000cb0:	f04f 0000 	mov.w	r0, #0
 8000cb4:	4770      	bx	lr
 8000cb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cba:	d105      	bne.n	8000cc8 <__aeabi_d2iz+0x48>
 8000cbc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000cc0:	bf08      	it	eq
 8000cc2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000cc6:	4770      	bx	lr
 8000cc8:	f04f 0000 	mov.w	r0, #0
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <__aeabi_d2uiz>:
 8000cd0:	004a      	lsls	r2, r1, #1
 8000cd2:	d211      	bcs.n	8000cf8 <__aeabi_d2uiz+0x28>
 8000cd4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000cd8:	d211      	bcs.n	8000cfe <__aeabi_d2uiz+0x2e>
 8000cda:	d50d      	bpl.n	8000cf8 <__aeabi_d2uiz+0x28>
 8000cdc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ce0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ce4:	d40e      	bmi.n	8000d04 <__aeabi_d2uiz+0x34>
 8000ce6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000cee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cf2:	fa23 f002 	lsr.w	r0, r3, r2
 8000cf6:	4770      	bx	lr
 8000cf8:	f04f 0000 	mov.w	r0, #0
 8000cfc:	4770      	bx	lr
 8000cfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000d02:	d102      	bne.n	8000d0a <__aeabi_d2uiz+0x3a>
 8000d04:	f04f 30ff 	mov.w	r0, #4294967295
 8000d08:	4770      	bx	lr
 8000d0a:	f04f 0000 	mov.w	r0, #0
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_d2f>:
 8000d10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000d18:	bf24      	itt	cs
 8000d1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000d1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000d22:	d90d      	bls.n	8000d40 <__aeabi_d2f+0x30>
 8000d24:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d30:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000d34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d38:	bf08      	it	eq
 8000d3a:	f020 0001 	biceq.w	r0, r0, #1
 8000d3e:	4770      	bx	lr
 8000d40:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000d44:	d121      	bne.n	8000d8a <__aeabi_d2f+0x7a>
 8000d46:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d4a:	bfbc      	itt	lt
 8000d4c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d50:	4770      	bxlt	lr
 8000d52:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d5a:	f1c2 0218 	rsb	r2, r2, #24
 8000d5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000d62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d66:	fa20 f002 	lsr.w	r0, r0, r2
 8000d6a:	bf18      	it	ne
 8000d6c:	f040 0001 	orrne.w	r0, r0, #1
 8000d70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d7c:	ea40 000c 	orr.w	r0, r0, ip
 8000d80:	fa23 f302 	lsr.w	r3, r3, r2
 8000d84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d88:	e7cc      	b.n	8000d24 <__aeabi_d2f+0x14>
 8000d8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d8e:	d107      	bne.n	8000da0 <__aeabi_d2f+0x90>
 8000d90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d94:	bf1e      	ittt	ne
 8000d96:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d9a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d9e:	4770      	bxne	lr
 8000da0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000da4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop

08000db0 <__aeabi_frsub>:
 8000db0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000db4:	e002      	b.n	8000dbc <__addsf3>
 8000db6:	bf00      	nop

08000db8 <__aeabi_fsub>:
 8000db8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000dbc <__addsf3>:
 8000dbc:	0042      	lsls	r2, r0, #1
 8000dbe:	bf1f      	itttt	ne
 8000dc0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000dc4:	ea92 0f03 	teqne	r2, r3
 8000dc8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dcc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dd0:	d06a      	beq.n	8000ea8 <__addsf3+0xec>
 8000dd2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000dd6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000dda:	bfc1      	itttt	gt
 8000ddc:	18d2      	addgt	r2, r2, r3
 8000dde:	4041      	eorgt	r1, r0
 8000de0:	4048      	eorgt	r0, r1
 8000de2:	4041      	eorgt	r1, r0
 8000de4:	bfb8      	it	lt
 8000de6:	425b      	neglt	r3, r3
 8000de8:	2b19      	cmp	r3, #25
 8000dea:	bf88      	it	hi
 8000dec:	4770      	bxhi	lr
 8000dee:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000df2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000df6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000dfa:	bf18      	it	ne
 8000dfc:	4240      	negne	r0, r0
 8000dfe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000e02:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000e06:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000e0a:	bf18      	it	ne
 8000e0c:	4249      	negne	r1, r1
 8000e0e:	ea92 0f03 	teq	r2, r3
 8000e12:	d03f      	beq.n	8000e94 <__addsf3+0xd8>
 8000e14:	f1a2 0201 	sub.w	r2, r2, #1
 8000e18:	fa41 fc03 	asr.w	ip, r1, r3
 8000e1c:	eb10 000c 	adds.w	r0, r0, ip
 8000e20:	f1c3 0320 	rsb	r3, r3, #32
 8000e24:	fa01 f103 	lsl.w	r1, r1, r3
 8000e28:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e2c:	d502      	bpl.n	8000e34 <__addsf3+0x78>
 8000e2e:	4249      	negs	r1, r1
 8000e30:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e34:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000e38:	d313      	bcc.n	8000e62 <__addsf3+0xa6>
 8000e3a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e3e:	d306      	bcc.n	8000e4e <__addsf3+0x92>
 8000e40:	0840      	lsrs	r0, r0, #1
 8000e42:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e46:	f102 0201 	add.w	r2, r2, #1
 8000e4a:	2afe      	cmp	r2, #254	; 0xfe
 8000e4c:	d251      	bcs.n	8000ef2 <__addsf3+0x136>
 8000e4e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000e52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e56:	bf08      	it	eq
 8000e58:	f020 0001 	biceq.w	r0, r0, #1
 8000e5c:	ea40 0003 	orr.w	r0, r0, r3
 8000e60:	4770      	bx	lr
 8000e62:	0049      	lsls	r1, r1, #1
 8000e64:	eb40 0000 	adc.w	r0, r0, r0
 8000e68:	3a01      	subs	r2, #1
 8000e6a:	bf28      	it	cs
 8000e6c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000e70:	d2ed      	bcs.n	8000e4e <__addsf3+0x92>
 8000e72:	fab0 fc80 	clz	ip, r0
 8000e76:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e7a:	ebb2 020c 	subs.w	r2, r2, ip
 8000e7e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e82:	bfaa      	itet	ge
 8000e84:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e88:	4252      	neglt	r2, r2
 8000e8a:	4318      	orrge	r0, r3
 8000e8c:	bfbc      	itt	lt
 8000e8e:	40d0      	lsrlt	r0, r2
 8000e90:	4318      	orrlt	r0, r3
 8000e92:	4770      	bx	lr
 8000e94:	f092 0f00 	teq	r2, #0
 8000e98:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000e9c:	bf06      	itte	eq
 8000e9e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000ea2:	3201      	addeq	r2, #1
 8000ea4:	3b01      	subne	r3, #1
 8000ea6:	e7b5      	b.n	8000e14 <__addsf3+0x58>
 8000ea8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000eac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000eb0:	bf18      	it	ne
 8000eb2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eb6:	d021      	beq.n	8000efc <__addsf3+0x140>
 8000eb8:	ea92 0f03 	teq	r2, r3
 8000ebc:	d004      	beq.n	8000ec8 <__addsf3+0x10c>
 8000ebe:	f092 0f00 	teq	r2, #0
 8000ec2:	bf08      	it	eq
 8000ec4:	4608      	moveq	r0, r1
 8000ec6:	4770      	bx	lr
 8000ec8:	ea90 0f01 	teq	r0, r1
 8000ecc:	bf1c      	itt	ne
 8000ece:	2000      	movne	r0, #0
 8000ed0:	4770      	bxne	lr
 8000ed2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ed6:	d104      	bne.n	8000ee2 <__addsf3+0x126>
 8000ed8:	0040      	lsls	r0, r0, #1
 8000eda:	bf28      	it	cs
 8000edc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ee0:	4770      	bx	lr
 8000ee2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ee6:	bf3c      	itt	cc
 8000ee8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000eec:	4770      	bxcc	lr
 8000eee:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ef2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ef6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efa:	4770      	bx	lr
 8000efc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000f00:	bf16      	itet	ne
 8000f02:	4608      	movne	r0, r1
 8000f04:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000f08:	4601      	movne	r1, r0
 8000f0a:	0242      	lsls	r2, r0, #9
 8000f0c:	bf06      	itte	eq
 8000f0e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000f12:	ea90 0f01 	teqeq	r0, r1
 8000f16:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000f1a:	4770      	bx	lr

08000f1c <__aeabi_ui2f>:
 8000f1c:	f04f 0300 	mov.w	r3, #0
 8000f20:	e004      	b.n	8000f2c <__aeabi_i2f+0x8>
 8000f22:	bf00      	nop

08000f24 <__aeabi_i2f>:
 8000f24:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000f28:	bf48      	it	mi
 8000f2a:	4240      	negmi	r0, r0
 8000f2c:	ea5f 0c00 	movs.w	ip, r0
 8000f30:	bf08      	it	eq
 8000f32:	4770      	bxeq	lr
 8000f34:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000f38:	4601      	mov	r1, r0
 8000f3a:	f04f 0000 	mov.w	r0, #0
 8000f3e:	e01c      	b.n	8000f7a <__aeabi_l2f+0x2a>

08000f40 <__aeabi_ul2f>:
 8000f40:	ea50 0201 	orrs.w	r2, r0, r1
 8000f44:	bf08      	it	eq
 8000f46:	4770      	bxeq	lr
 8000f48:	f04f 0300 	mov.w	r3, #0
 8000f4c:	e00a      	b.n	8000f64 <__aeabi_l2f+0x14>
 8000f4e:	bf00      	nop

08000f50 <__aeabi_l2f>:
 8000f50:	ea50 0201 	orrs.w	r2, r0, r1
 8000f54:	bf08      	it	eq
 8000f56:	4770      	bxeq	lr
 8000f58:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000f5c:	d502      	bpl.n	8000f64 <__aeabi_l2f+0x14>
 8000f5e:	4240      	negs	r0, r0
 8000f60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f64:	ea5f 0c01 	movs.w	ip, r1
 8000f68:	bf02      	ittt	eq
 8000f6a:	4684      	moveq	ip, r0
 8000f6c:	4601      	moveq	r1, r0
 8000f6e:	2000      	moveq	r0, #0
 8000f70:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000f74:	bf08      	it	eq
 8000f76:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000f7a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000f7e:	fabc f28c 	clz	r2, ip
 8000f82:	3a08      	subs	r2, #8
 8000f84:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f88:	db10      	blt.n	8000fac <__aeabi_l2f+0x5c>
 8000f8a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f8e:	4463      	add	r3, ip
 8000f90:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f94:	f1c2 0220 	rsb	r2, r2, #32
 8000f98:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000f9c:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa0:	eb43 0002 	adc.w	r0, r3, r2
 8000fa4:	bf08      	it	eq
 8000fa6:	f020 0001 	biceq.w	r0, r0, #1
 8000faa:	4770      	bx	lr
 8000fac:	f102 0220 	add.w	r2, r2, #32
 8000fb0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000fb4:	f1c2 0220 	rsb	r2, r2, #32
 8000fb8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000fbc:	fa21 f202 	lsr.w	r2, r1, r2
 8000fc0:	eb43 0002 	adc.w	r0, r3, r2
 8000fc4:	bf08      	it	eq
 8000fc6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fca:	4770      	bx	lr

08000fcc <__gesf2>:
 8000fcc:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd0:	e006      	b.n	8000fe0 <__cmpsf2+0x4>
 8000fd2:	bf00      	nop

08000fd4 <__lesf2>:
 8000fd4:	f04f 0c01 	mov.w	ip, #1
 8000fd8:	e002      	b.n	8000fe0 <__cmpsf2+0x4>
 8000fda:	bf00      	nop

08000fdc <__cmpsf2>:
 8000fdc:	f04f 0c01 	mov.w	ip, #1
 8000fe0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fe4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff0:	bf18      	it	ne
 8000ff2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ff6:	d011      	beq.n	800101c <__cmpsf2+0x40>
 8000ff8:	b001      	add	sp, #4
 8000ffa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ffe:	bf18      	it	ne
 8001000:	ea90 0f01 	teqne	r0, r1
 8001004:	bf58      	it	pl
 8001006:	ebb2 0003 	subspl.w	r0, r2, r3
 800100a:	bf88      	it	hi
 800100c:	17c8      	asrhi	r0, r1, #31
 800100e:	bf38      	it	cc
 8001010:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001014:	bf18      	it	ne
 8001016:	f040 0001 	orrne.w	r0, r0, #1
 800101a:	4770      	bx	lr
 800101c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001020:	d102      	bne.n	8001028 <__cmpsf2+0x4c>
 8001022:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001026:	d105      	bne.n	8001034 <__cmpsf2+0x58>
 8001028:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800102c:	d1e4      	bne.n	8000ff8 <__cmpsf2+0x1c>
 800102e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001032:	d0e1      	beq.n	8000ff8 <__cmpsf2+0x1c>
 8001034:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop

0800103c <__aeabi_cfrcmple>:
 800103c:	4684      	mov	ip, r0
 800103e:	4608      	mov	r0, r1
 8001040:	4661      	mov	r1, ip
 8001042:	e7ff      	b.n	8001044 <__aeabi_cfcmpeq>

08001044 <__aeabi_cfcmpeq>:
 8001044:	b50f      	push	{r0, r1, r2, r3, lr}
 8001046:	f7ff ffc9 	bl	8000fdc <__cmpsf2>
 800104a:	2800      	cmp	r0, #0
 800104c:	bf48      	it	mi
 800104e:	f110 0f00 	cmnmi.w	r0, #0
 8001052:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001054 <__aeabi_fcmpeq>:
 8001054:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001058:	f7ff fff4 	bl	8001044 <__aeabi_cfcmpeq>
 800105c:	bf0c      	ite	eq
 800105e:	2001      	moveq	r0, #1
 8001060:	2000      	movne	r0, #0
 8001062:	f85d fb08 	ldr.w	pc, [sp], #8
 8001066:	bf00      	nop

08001068 <__aeabi_fcmplt>:
 8001068:	f84d ed08 	str.w	lr, [sp, #-8]!
 800106c:	f7ff ffea 	bl	8001044 <__aeabi_cfcmpeq>
 8001070:	bf34      	ite	cc
 8001072:	2001      	movcc	r0, #1
 8001074:	2000      	movcs	r0, #0
 8001076:	f85d fb08 	ldr.w	pc, [sp], #8
 800107a:	bf00      	nop

0800107c <__aeabi_fcmple>:
 800107c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001080:	f7ff ffe0 	bl	8001044 <__aeabi_cfcmpeq>
 8001084:	bf94      	ite	ls
 8001086:	2001      	movls	r0, #1
 8001088:	2000      	movhi	r0, #0
 800108a:	f85d fb08 	ldr.w	pc, [sp], #8
 800108e:	bf00      	nop

08001090 <__aeabi_fcmpge>:
 8001090:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001094:	f7ff ffd2 	bl	800103c <__aeabi_cfrcmple>
 8001098:	bf94      	ite	ls
 800109a:	2001      	movls	r0, #1
 800109c:	2000      	movhi	r0, #0
 800109e:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a2:	bf00      	nop

080010a4 <__aeabi_fcmpgt>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff ffc8 	bl	800103c <__aeabi_cfrcmple>
 80010ac:	bf34      	ite	cc
 80010ae:	2001      	movcc	r0, #1
 80010b0:	2000      	movcs	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_f2iz>:
 80010b8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010bc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010c0:	d30f      	bcc.n	80010e2 <__aeabi_f2iz+0x2a>
 80010c2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010c6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ca:	d90d      	bls.n	80010e8 <__aeabi_f2iz+0x30>
 80010cc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010d4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010d8:	fa23 f002 	lsr.w	r0, r3, r2
 80010dc:	bf18      	it	ne
 80010de:	4240      	negne	r0, r0
 80010e0:	4770      	bx	lr
 80010e2:	f04f 0000 	mov.w	r0, #0
 80010e6:	4770      	bx	lr
 80010e8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010ec:	d101      	bne.n	80010f2 <__aeabi_f2iz+0x3a>
 80010ee:	0242      	lsls	r2, r0, #9
 80010f0:	d105      	bne.n	80010fe <__aeabi_f2iz+0x46>
 80010f2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010f6:	bf08      	it	eq
 80010f8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010fc:	4770      	bx	lr
 80010fe:	f04f 0000 	mov.w	r0, #0
 8001102:	4770      	bx	lr

08001104 <__aeabi_f2uiz>:
 8001104:	0042      	lsls	r2, r0, #1
 8001106:	d20e      	bcs.n	8001126 <__aeabi_f2uiz+0x22>
 8001108:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800110c:	d30b      	bcc.n	8001126 <__aeabi_f2uiz+0x22>
 800110e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001112:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001116:	d409      	bmi.n	800112c <__aeabi_f2uiz+0x28>
 8001118:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800111c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001120:	fa23 f002 	lsr.w	r0, r3, r2
 8001124:	4770      	bx	lr
 8001126:	f04f 0000 	mov.w	r0, #0
 800112a:	4770      	bx	lr
 800112c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001130:	d101      	bne.n	8001136 <__aeabi_f2uiz+0x32>
 8001132:	0242      	lsls	r2, r0, #9
 8001134:	d102      	bne.n	800113c <__aeabi_f2uiz+0x38>
 8001136:	f04f 30ff 	mov.w	r0, #4294967295
 800113a:	4770      	bx	lr
 800113c:	f04f 0000 	mov.w	r0, #0
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop

08001144 <__aeabi_uldivmod>:
 8001144:	b953      	cbnz	r3, 800115c <__aeabi_uldivmod+0x18>
 8001146:	b94a      	cbnz	r2, 800115c <__aeabi_uldivmod+0x18>
 8001148:	2900      	cmp	r1, #0
 800114a:	bf08      	it	eq
 800114c:	2800      	cmpeq	r0, #0
 800114e:	bf1c      	itt	ne
 8001150:	f04f 31ff 	movne.w	r1, #4294967295
 8001154:	f04f 30ff 	movne.w	r0, #4294967295
 8001158:	f000 b9ae 	b.w	80014b8 <__aeabi_idiv0>
 800115c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001160:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001164:	f000 f83e 	bl	80011e4 <__udivmoddi4>
 8001168:	f8dd e004 	ldr.w	lr, [sp, #4]
 800116c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001170:	b004      	add	sp, #16
 8001172:	4770      	bx	lr

08001174 <__aeabi_d2lz>:
 8001174:	b538      	push	{r3, r4, r5, lr}
 8001176:	4605      	mov	r5, r0
 8001178:	460c      	mov	r4, r1
 800117a:	2200      	movs	r2, #0
 800117c:	2300      	movs	r3, #0
 800117e:	4628      	mov	r0, r5
 8001180:	4621      	mov	r1, r4
 8001182:	f7ff fd3f 	bl	8000c04 <__aeabi_dcmplt>
 8001186:	b928      	cbnz	r0, 8001194 <__aeabi_d2lz+0x20>
 8001188:	4628      	mov	r0, r5
 800118a:	4621      	mov	r1, r4
 800118c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001190:	f000 b80a 	b.w	80011a8 <__aeabi_d2ulz>
 8001194:	4628      	mov	r0, r5
 8001196:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800119a:	f000 f805 	bl	80011a8 <__aeabi_d2ulz>
 800119e:	4240      	negs	r0, r0
 80011a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a4:	bd38      	pop	{r3, r4, r5, pc}
 80011a6:	bf00      	nop

080011a8 <__aeabi_d2ulz>:
 80011a8:	b5d0      	push	{r4, r6, r7, lr}
 80011aa:	2200      	movs	r2, #0
 80011ac:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <__aeabi_d2ulz+0x34>)
 80011ae:	4606      	mov	r6, r0
 80011b0:	460f      	mov	r7, r1
 80011b2:	f7ff fab5 	bl	8000720 <__aeabi_dmul>
 80011b6:	f7ff fd8b 	bl	8000cd0 <__aeabi_d2uiz>
 80011ba:	4604      	mov	r4, r0
 80011bc:	f7ff fa36 	bl	800062c <__aeabi_ui2d>
 80011c0:	2200      	movs	r2, #0
 80011c2:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <__aeabi_d2ulz+0x38>)
 80011c4:	f7ff faac 	bl	8000720 <__aeabi_dmul>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4630      	mov	r0, r6
 80011ce:	4639      	mov	r1, r7
 80011d0:	f7ff f8ee 	bl	80003b0 <__aeabi_dsub>
 80011d4:	f7ff fd7c 	bl	8000cd0 <__aeabi_d2uiz>
 80011d8:	4621      	mov	r1, r4
 80011da:	bdd0      	pop	{r4, r6, r7, pc}
 80011dc:	3df00000 	.word	0x3df00000
 80011e0:	41f00000 	.word	0x41f00000

080011e4 <__udivmoddi4>:
 80011e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011e8:	9e08      	ldr	r6, [sp, #32]
 80011ea:	460d      	mov	r5, r1
 80011ec:	4604      	mov	r4, r0
 80011ee:	4688      	mov	r8, r1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d14d      	bne.n	8001290 <__udivmoddi4+0xac>
 80011f4:	428a      	cmp	r2, r1
 80011f6:	4694      	mov	ip, r2
 80011f8:	d968      	bls.n	80012cc <__udivmoddi4+0xe8>
 80011fa:	fab2 f282 	clz	r2, r2
 80011fe:	b152      	cbz	r2, 8001216 <__udivmoddi4+0x32>
 8001200:	fa01 f302 	lsl.w	r3, r1, r2
 8001204:	f1c2 0120 	rsb	r1, r2, #32
 8001208:	fa20 f101 	lsr.w	r1, r0, r1
 800120c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001210:	ea41 0803 	orr.w	r8, r1, r3
 8001214:	4094      	lsls	r4, r2
 8001216:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800121a:	fbb8 f7f1 	udiv	r7, r8, r1
 800121e:	fa1f fe8c 	uxth.w	lr, ip
 8001222:	fb01 8817 	mls	r8, r1, r7, r8
 8001226:	fb07 f00e 	mul.w	r0, r7, lr
 800122a:	0c23      	lsrs	r3, r4, #16
 800122c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001230:	4298      	cmp	r0, r3
 8001232:	d90a      	bls.n	800124a <__udivmoddi4+0x66>
 8001234:	eb1c 0303 	adds.w	r3, ip, r3
 8001238:	f107 35ff 	add.w	r5, r7, #4294967295
 800123c:	f080 811e 	bcs.w	800147c <__udivmoddi4+0x298>
 8001240:	4298      	cmp	r0, r3
 8001242:	f240 811b 	bls.w	800147c <__udivmoddi4+0x298>
 8001246:	3f02      	subs	r7, #2
 8001248:	4463      	add	r3, ip
 800124a:	1a1b      	subs	r3, r3, r0
 800124c:	fbb3 f0f1 	udiv	r0, r3, r1
 8001250:	fb01 3310 	mls	r3, r1, r0, r3
 8001254:	fb00 fe0e 	mul.w	lr, r0, lr
 8001258:	b2a4      	uxth	r4, r4
 800125a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800125e:	45a6      	cmp	lr, r4
 8001260:	d90a      	bls.n	8001278 <__udivmoddi4+0x94>
 8001262:	eb1c 0404 	adds.w	r4, ip, r4
 8001266:	f100 33ff 	add.w	r3, r0, #4294967295
 800126a:	f080 8109 	bcs.w	8001480 <__udivmoddi4+0x29c>
 800126e:	45a6      	cmp	lr, r4
 8001270:	f240 8106 	bls.w	8001480 <__udivmoddi4+0x29c>
 8001274:	4464      	add	r4, ip
 8001276:	3802      	subs	r0, #2
 8001278:	2100      	movs	r1, #0
 800127a:	eba4 040e 	sub.w	r4, r4, lr
 800127e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001282:	b11e      	cbz	r6, 800128c <__udivmoddi4+0xa8>
 8001284:	2300      	movs	r3, #0
 8001286:	40d4      	lsrs	r4, r2
 8001288:	e9c6 4300 	strd	r4, r3, [r6]
 800128c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001290:	428b      	cmp	r3, r1
 8001292:	d908      	bls.n	80012a6 <__udivmoddi4+0xc2>
 8001294:	2e00      	cmp	r6, #0
 8001296:	f000 80ee 	beq.w	8001476 <__udivmoddi4+0x292>
 800129a:	2100      	movs	r1, #0
 800129c:	e9c6 0500 	strd	r0, r5, [r6]
 80012a0:	4608      	mov	r0, r1
 80012a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012a6:	fab3 f183 	clz	r1, r3
 80012aa:	2900      	cmp	r1, #0
 80012ac:	d14a      	bne.n	8001344 <__udivmoddi4+0x160>
 80012ae:	42ab      	cmp	r3, r5
 80012b0:	d302      	bcc.n	80012b8 <__udivmoddi4+0xd4>
 80012b2:	4282      	cmp	r2, r0
 80012b4:	f200 80fc 	bhi.w	80014b0 <__udivmoddi4+0x2cc>
 80012b8:	1a84      	subs	r4, r0, r2
 80012ba:	eb65 0303 	sbc.w	r3, r5, r3
 80012be:	2001      	movs	r0, #1
 80012c0:	4698      	mov	r8, r3
 80012c2:	2e00      	cmp	r6, #0
 80012c4:	d0e2      	beq.n	800128c <__udivmoddi4+0xa8>
 80012c6:	e9c6 4800 	strd	r4, r8, [r6]
 80012ca:	e7df      	b.n	800128c <__udivmoddi4+0xa8>
 80012cc:	b902      	cbnz	r2, 80012d0 <__udivmoddi4+0xec>
 80012ce:	deff      	udf	#255	; 0xff
 80012d0:	fab2 f282 	clz	r2, r2
 80012d4:	2a00      	cmp	r2, #0
 80012d6:	f040 8091 	bne.w	80013fc <__udivmoddi4+0x218>
 80012da:	eba1 000c 	sub.w	r0, r1, ip
 80012de:	2101      	movs	r1, #1
 80012e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012e4:	fa1f fe8c 	uxth.w	lr, ip
 80012e8:	fbb0 f3f7 	udiv	r3, r0, r7
 80012ec:	fb07 0013 	mls	r0, r7, r3, r0
 80012f0:	0c25      	lsrs	r5, r4, #16
 80012f2:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80012f6:	fb0e f003 	mul.w	r0, lr, r3
 80012fa:	42a8      	cmp	r0, r5
 80012fc:	d908      	bls.n	8001310 <__udivmoddi4+0x12c>
 80012fe:	eb1c 0505 	adds.w	r5, ip, r5
 8001302:	f103 38ff 	add.w	r8, r3, #4294967295
 8001306:	d202      	bcs.n	800130e <__udivmoddi4+0x12a>
 8001308:	42a8      	cmp	r0, r5
 800130a:	f200 80ce 	bhi.w	80014aa <__udivmoddi4+0x2c6>
 800130e:	4643      	mov	r3, r8
 8001310:	1a2d      	subs	r5, r5, r0
 8001312:	fbb5 f0f7 	udiv	r0, r5, r7
 8001316:	fb07 5510 	mls	r5, r7, r0, r5
 800131a:	fb0e fe00 	mul.w	lr, lr, r0
 800131e:	b2a4      	uxth	r4, r4
 8001320:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001324:	45a6      	cmp	lr, r4
 8001326:	d908      	bls.n	800133a <__udivmoddi4+0x156>
 8001328:	eb1c 0404 	adds.w	r4, ip, r4
 800132c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001330:	d202      	bcs.n	8001338 <__udivmoddi4+0x154>
 8001332:	45a6      	cmp	lr, r4
 8001334:	f200 80b6 	bhi.w	80014a4 <__udivmoddi4+0x2c0>
 8001338:	4628      	mov	r0, r5
 800133a:	eba4 040e 	sub.w	r4, r4, lr
 800133e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001342:	e79e      	b.n	8001282 <__udivmoddi4+0x9e>
 8001344:	f1c1 0720 	rsb	r7, r1, #32
 8001348:	408b      	lsls	r3, r1
 800134a:	fa22 fc07 	lsr.w	ip, r2, r7
 800134e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001352:	fa25 fa07 	lsr.w	sl, r5, r7
 8001356:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800135a:	fbba f8f9 	udiv	r8, sl, r9
 800135e:	fa20 f307 	lsr.w	r3, r0, r7
 8001362:	fb09 aa18 	mls	sl, r9, r8, sl
 8001366:	408d      	lsls	r5, r1
 8001368:	fa1f fe8c 	uxth.w	lr, ip
 800136c:	431d      	orrs	r5, r3
 800136e:	fa00 f301 	lsl.w	r3, r0, r1
 8001372:	fb08 f00e 	mul.w	r0, r8, lr
 8001376:	0c2c      	lsrs	r4, r5, #16
 8001378:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800137c:	42a0      	cmp	r0, r4
 800137e:	fa02 f201 	lsl.w	r2, r2, r1
 8001382:	d90b      	bls.n	800139c <__udivmoddi4+0x1b8>
 8001384:	eb1c 0404 	adds.w	r4, ip, r4
 8001388:	f108 3aff 	add.w	sl, r8, #4294967295
 800138c:	f080 8088 	bcs.w	80014a0 <__udivmoddi4+0x2bc>
 8001390:	42a0      	cmp	r0, r4
 8001392:	f240 8085 	bls.w	80014a0 <__udivmoddi4+0x2bc>
 8001396:	f1a8 0802 	sub.w	r8, r8, #2
 800139a:	4464      	add	r4, ip
 800139c:	1a24      	subs	r4, r4, r0
 800139e:	fbb4 f0f9 	udiv	r0, r4, r9
 80013a2:	fb09 4410 	mls	r4, r9, r0, r4
 80013a6:	fb00 fe0e 	mul.w	lr, r0, lr
 80013aa:	b2ad      	uxth	r5, r5
 80013ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80013b0:	45a6      	cmp	lr, r4
 80013b2:	d908      	bls.n	80013c6 <__udivmoddi4+0x1e2>
 80013b4:	eb1c 0404 	adds.w	r4, ip, r4
 80013b8:	f100 35ff 	add.w	r5, r0, #4294967295
 80013bc:	d26c      	bcs.n	8001498 <__udivmoddi4+0x2b4>
 80013be:	45a6      	cmp	lr, r4
 80013c0:	d96a      	bls.n	8001498 <__udivmoddi4+0x2b4>
 80013c2:	3802      	subs	r0, #2
 80013c4:	4464      	add	r4, ip
 80013c6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80013ca:	fba0 9502 	umull	r9, r5, r0, r2
 80013ce:	eba4 040e 	sub.w	r4, r4, lr
 80013d2:	42ac      	cmp	r4, r5
 80013d4:	46c8      	mov	r8, r9
 80013d6:	46ae      	mov	lr, r5
 80013d8:	d356      	bcc.n	8001488 <__udivmoddi4+0x2a4>
 80013da:	d053      	beq.n	8001484 <__udivmoddi4+0x2a0>
 80013dc:	2e00      	cmp	r6, #0
 80013de:	d069      	beq.n	80014b4 <__udivmoddi4+0x2d0>
 80013e0:	ebb3 0208 	subs.w	r2, r3, r8
 80013e4:	eb64 040e 	sbc.w	r4, r4, lr
 80013e8:	fa22 f301 	lsr.w	r3, r2, r1
 80013ec:	fa04 f707 	lsl.w	r7, r4, r7
 80013f0:	431f      	orrs	r7, r3
 80013f2:	40cc      	lsrs	r4, r1
 80013f4:	e9c6 7400 	strd	r7, r4, [r6]
 80013f8:	2100      	movs	r1, #0
 80013fa:	e747      	b.n	800128c <__udivmoddi4+0xa8>
 80013fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8001400:	f1c2 0120 	rsb	r1, r2, #32
 8001404:	fa25 f301 	lsr.w	r3, r5, r1
 8001408:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800140c:	fa20 f101 	lsr.w	r1, r0, r1
 8001410:	4095      	lsls	r5, r2
 8001412:	430d      	orrs	r5, r1
 8001414:	fbb3 f1f7 	udiv	r1, r3, r7
 8001418:	fb07 3311 	mls	r3, r7, r1, r3
 800141c:	fa1f fe8c 	uxth.w	lr, ip
 8001420:	0c28      	lsrs	r0, r5, #16
 8001422:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001426:	fb01 f30e 	mul.w	r3, r1, lr
 800142a:	4283      	cmp	r3, r0
 800142c:	fa04 f402 	lsl.w	r4, r4, r2
 8001430:	d908      	bls.n	8001444 <__udivmoddi4+0x260>
 8001432:	eb1c 0000 	adds.w	r0, ip, r0
 8001436:	f101 38ff 	add.w	r8, r1, #4294967295
 800143a:	d22f      	bcs.n	800149c <__udivmoddi4+0x2b8>
 800143c:	4283      	cmp	r3, r0
 800143e:	d92d      	bls.n	800149c <__udivmoddi4+0x2b8>
 8001440:	3902      	subs	r1, #2
 8001442:	4460      	add	r0, ip
 8001444:	1ac0      	subs	r0, r0, r3
 8001446:	fbb0 f3f7 	udiv	r3, r0, r7
 800144a:	fb07 0013 	mls	r0, r7, r3, r0
 800144e:	b2ad      	uxth	r5, r5
 8001450:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001454:	fb03 f00e 	mul.w	r0, r3, lr
 8001458:	42a8      	cmp	r0, r5
 800145a:	d908      	bls.n	800146e <__udivmoddi4+0x28a>
 800145c:	eb1c 0505 	adds.w	r5, ip, r5
 8001460:	f103 38ff 	add.w	r8, r3, #4294967295
 8001464:	d216      	bcs.n	8001494 <__udivmoddi4+0x2b0>
 8001466:	42a8      	cmp	r0, r5
 8001468:	d914      	bls.n	8001494 <__udivmoddi4+0x2b0>
 800146a:	3b02      	subs	r3, #2
 800146c:	4465      	add	r5, ip
 800146e:	1a28      	subs	r0, r5, r0
 8001470:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001474:	e738      	b.n	80012e8 <__udivmoddi4+0x104>
 8001476:	4631      	mov	r1, r6
 8001478:	4630      	mov	r0, r6
 800147a:	e707      	b.n	800128c <__udivmoddi4+0xa8>
 800147c:	462f      	mov	r7, r5
 800147e:	e6e4      	b.n	800124a <__udivmoddi4+0x66>
 8001480:	4618      	mov	r0, r3
 8001482:	e6f9      	b.n	8001278 <__udivmoddi4+0x94>
 8001484:	454b      	cmp	r3, r9
 8001486:	d2a9      	bcs.n	80013dc <__udivmoddi4+0x1f8>
 8001488:	ebb9 0802 	subs.w	r8, r9, r2
 800148c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001490:	3801      	subs	r0, #1
 8001492:	e7a3      	b.n	80013dc <__udivmoddi4+0x1f8>
 8001494:	4643      	mov	r3, r8
 8001496:	e7ea      	b.n	800146e <__udivmoddi4+0x28a>
 8001498:	4628      	mov	r0, r5
 800149a:	e794      	b.n	80013c6 <__udivmoddi4+0x1e2>
 800149c:	4641      	mov	r1, r8
 800149e:	e7d1      	b.n	8001444 <__udivmoddi4+0x260>
 80014a0:	46d0      	mov	r8, sl
 80014a2:	e77b      	b.n	800139c <__udivmoddi4+0x1b8>
 80014a4:	4464      	add	r4, ip
 80014a6:	3802      	subs	r0, #2
 80014a8:	e747      	b.n	800133a <__udivmoddi4+0x156>
 80014aa:	3b02      	subs	r3, #2
 80014ac:	4465      	add	r5, ip
 80014ae:	e72f      	b.n	8001310 <__udivmoddi4+0x12c>
 80014b0:	4608      	mov	r0, r1
 80014b2:	e706      	b.n	80012c2 <__udivmoddi4+0xde>
 80014b4:	4631      	mov	r1, r6
 80014b6:	e6e9      	b.n	800128c <__udivmoddi4+0xa8>

080014b8 <__aeabi_idiv0>:
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop

080014bc <MAX31865_Init>:
//P.S.   spi 5 .
//  ,  Clock Polarity(CLPOL) = Low. Clock Phase(CPHA) = 2 Edge.
/*-------------------------------------------   spi-----------------------------------------------*/

/*=======================  MAX31865=========================*/
void MAX31865_Init(uint8_t num_wires) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
	///       ,  
	///    
	///,     -    
	///2,3  4 
	/// \param num_wires -    2,3  4 
	uint8_t MAX31865_Reinitialization_cnt = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	73fb      	strb	r3, [r7, #15]
	MAX31865_Sensor_Error = 0;
 80014ca:	4b24      	ldr	r3, [pc, #144]	; (800155c <MAX31865_Init+0xa0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
	uint8_t MAX31865_Configuration_register_write[] = { 0x80, 0x00 };
 80014d0:	2380      	movs	r3, #128	; 0x80
 80014d2:	81bb      	strh	r3, [r7, #12]
	if (num_wires == 2 || num_wires == 4) {
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d002      	beq.n	80014e0 <MAX31865_Init+0x24>
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	2b04      	cmp	r3, #4
 80014de:	d102      	bne.n	80014e6 <MAX31865_Init+0x2a>
		MAX31865_Configuration_register_write[1] = 0xC3; //0xC3
 80014e0:	23c3      	movs	r3, #195	; 0xc3
 80014e2:	737b      	strb	r3, [r7, #13]
 80014e4:	e004      	b.n	80014f0 <MAX31865_Init+0x34>
	} else if (num_wires == 3) {
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d101      	bne.n	80014f0 <MAX31865_Init+0x34>
		MAX31865_Configuration_register_write[1] = 0xD3; //0xD3
 80014ec:	23d3      	movs	r3, #211	; 0xd3
 80014ee:	737b      	strb	r3, [r7, #13]
	}
	cs_set();
 80014f0:	4b1b      	ldr	r3, [pc, #108]	; (8001560 <MAX31865_Init+0xa4>)
 80014f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80014f6:	611a      	str	r2, [r3, #16]
	HAL_SPI_Transmit(&hspi1, MAX31865_Configuration_register_write, 2, 100);
 80014f8:	f107 010c 	add.w	r1, r7, #12
 80014fc:	2364      	movs	r3, #100	; 0x64
 80014fe:	2202      	movs	r2, #2
 8001500:	4818      	ldr	r0, [pc, #96]	; (8001564 <MAX31865_Init+0xa8>)
 8001502:	f004 fa53 	bl	80059ac <HAL_SPI_Transmit>
	cs_reset();
 8001506:	4b16      	ldr	r3, [pc, #88]	; (8001560 <MAX31865_Init+0xa4>)
 8001508:	f44f 7280 	mov.w	r2, #256	; 0x100
 800150c:	611a      	str	r2, [r3, #16]
	//      , ..        ,  .
	while (MAX31865_Configuration_info() != 0xD1 && MAX31865_Configuration_info() != 0xC1) {
 800150e:	e014      	b.n	800153a <MAX31865_Init+0x7e>
		MAX31865_Reinitialization_cnt++;
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	3301      	adds	r3, #1
 8001514:	73fb      	strb	r3, [r7, #15]

		cs_set();
 8001516:	4b12      	ldr	r3, [pc, #72]	; (8001560 <MAX31865_Init+0xa4>)
 8001518:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800151c:	611a      	str	r2, [r3, #16]
		HAL_SPI_Transmit(&hspi1, MAX31865_Configuration_register_write, 2, 100);
 800151e:	f107 010c 	add.w	r1, r7, #12
 8001522:	2364      	movs	r3, #100	; 0x64
 8001524:	2202      	movs	r2, #2
 8001526:	480f      	ldr	r0, [pc, #60]	; (8001564 <MAX31865_Init+0xa8>)
 8001528:	f004 fa40 	bl	80059ac <HAL_SPI_Transmit>
		cs_reset();
 800152c:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <MAX31865_Init+0xa4>)
 800152e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001532:	611a      	str	r2, [r3, #16]

		if (MAX31865_Reinitialization_cnt == 100) {
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	2b64      	cmp	r3, #100	; 0x64
 8001538:	d00a      	beq.n	8001550 <MAX31865_Init+0x94>
	while (MAX31865_Configuration_info() != 0xD1 && MAX31865_Configuration_info() != 0xC1) {
 800153a:	f000 f815 	bl	8001568 <MAX31865_Configuration_info>
 800153e:	4603      	mov	r3, r0
 8001540:	2bd1      	cmp	r3, #209	; 0xd1
 8001542:	d006      	beq.n	8001552 <MAX31865_Init+0x96>
 8001544:	f000 f810 	bl	8001568 <MAX31865_Configuration_info>
 8001548:	4603      	mov	r3, r0
 800154a:	2bc1      	cmp	r3, #193	; 0xc1
 800154c:	d1e0      	bne.n	8001510 <MAX31865_Init+0x54>
			break;
		}

	}

}
 800154e:	e000      	b.n	8001552 <MAX31865_Init+0x96>
			break;
 8001550:	bf00      	nop
}
 8001552:	bf00      	nop
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20000210 	.word	0x20000210
 8001560:	40010800 	.word	0x40010800
 8001564:	200005f4 	.word	0x200005f4

08001568 <MAX31865_Configuration_info>:
/*=======================  MAX31865=========================*/

/*====================    MAX31865===================*/
uint8_t MAX31865_Configuration_info(void) {
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
	///      MAX31865
	///  .
	/// ,     0xC3,   0xC1
	///(. datasheet MAX31865 .14 "The fault status clear bit D1, self-clears to 0.")
	uint8_t read_data = 0x00;
 800156e:	2300      	movs	r3, #0
 8001570:	71fb      	strb	r3, [r7, #7]
	uint8_t MAX31865_Configuration = 0x00;
 8001572:	2300      	movs	r3, #0
 8001574:	71bb      	strb	r3, [r7, #6]
	cs_set();
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <MAX31865_Configuration_info+0x40>)
 8001578:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800157c:	611a      	str	r2, [r3, #16]
	HAL_SPI_Transmit(&hspi1, &read_data, 1, 100);
 800157e:	1df9      	adds	r1, r7, #7
 8001580:	2364      	movs	r3, #100	; 0x64
 8001582:	2201      	movs	r2, #1
 8001584:	4809      	ldr	r0, [pc, #36]	; (80015ac <MAX31865_Configuration_info+0x44>)
 8001586:	f004 fa11 	bl	80059ac <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &MAX31865_Configuration, 1, 100);
 800158a:	1db9      	adds	r1, r7, #6
 800158c:	2364      	movs	r3, #100	; 0x64
 800158e:	2201      	movs	r2, #1
 8001590:	4806      	ldr	r0, [pc, #24]	; (80015ac <MAX31865_Configuration_info+0x44>)
 8001592:	f004 fb47 	bl	8005c24 <HAL_SPI_Receive>
	cs_reset();
 8001596:	4b04      	ldr	r3, [pc, #16]	; (80015a8 <MAX31865_Configuration_info+0x40>)
 8001598:	f44f 7280 	mov.w	r2, #256	; 0x100
 800159c:	611a      	str	r2, [r3, #16]
	return MAX31865_Configuration;
 800159e:	79bb      	ldrb	r3, [r7, #6]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40010800 	.word	0x40010800
 80015ac:	200005f4 	.word	0x200005f4

080015b0 <MAX31865_Get_Temperature>:
/*====================    MAX31865===================*/

/*===================     MAX31865==================*/
double MAX31865_Get_Temperature(void) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af00      	add	r7, sp, #0
		uint8_t Fault_Status; // 
	};

	struct rx_data_MAX31865 MAX31865_receieve_data;

	uint8_t MAX31865_start_address_of_the_poll = 0x01; // ,     
 80015b6:	2301      	movs	r3, #1
 80015b8:	71fb      	strb	r3, [r7, #7]
	uint8_t MAX31865_rx_buffer[7]; //,     
	cs_set();
 80015ba:	4b2f      	ldr	r3, [pc, #188]	; (8001678 <MAX31865_Get_Temperature+0xc8>)
 80015bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80015c0:	611a      	str	r2, [r3, #16]
	HAL_SPI_Transmit(&hspi1, &MAX31865_start_address_of_the_poll, 1, 100);
 80015c2:	1df9      	adds	r1, r7, #7
 80015c4:	2364      	movs	r3, #100	; 0x64
 80015c6:	2201      	movs	r2, #1
 80015c8:	482c      	ldr	r0, [pc, #176]	; (800167c <MAX31865_Get_Temperature+0xcc>)
 80015ca:	f004 f9ef 	bl	80059ac <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, MAX31865_rx_buffer, 7, 100);
 80015ce:	4639      	mov	r1, r7
 80015d0:	2364      	movs	r3, #100	; 0x64
 80015d2:	2207      	movs	r2, #7
 80015d4:	4829      	ldr	r0, [pc, #164]	; (800167c <MAX31865_Get_Temperature+0xcc>)
 80015d6:	f004 fb25 	bl	8005c24 <HAL_SPI_Receive>
	cs_reset();
 80015da:	4b27      	ldr	r3, [pc, #156]	; (8001678 <MAX31865_Get_Temperature+0xc8>)
 80015dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015e0:	611a      	str	r2, [r3, #16]
	MAX31865_receieve_data.RTD_Resistance_Registers = ((MAX31865_rx_buffer[0] << 8) | MAX31865_rx_buffer[1]) >> 1; //  
 80015e2:	783b      	ldrb	r3, [r7, #0]
 80015e4:	021b      	lsls	r3, r3, #8
 80015e6:	787a      	ldrb	r2, [r7, #1]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	105b      	asrs	r3, r3, #1
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	813b      	strh	r3, [r7, #8]
	MAX31865_receieve_data.High_Fault_Threshold = ((MAX31865_rx_buffer[2] << 8) | MAX31865_rx_buffer[3]) >> 1; //   
 80015f0:	78bb      	ldrb	r3, [r7, #2]
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	78fa      	ldrb	r2, [r7, #3]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	105b      	asrs	r3, r3, #1
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	817b      	strh	r3, [r7, #10]
	MAX31865_receieve_data.Low_Fault_Threshold = (MAX31865_rx_buffer[4] << 8) | MAX31865_rx_buffer[5]; //   
 80015fe:	793b      	ldrb	r3, [r7, #4]
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21a      	sxth	r2, r3
 8001604:	797b      	ldrb	r3, [r7, #5]
 8001606:	b21b      	sxth	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	b21b      	sxth	r3, r3
 800160c:	b29b      	uxth	r3, r3
 800160e:	81bb      	strh	r3, [r7, #12]
	MAX31865_receieve_data.Fault_Status = MAX31865_rx_buffer[6]; // 
 8001610:	79bb      	ldrb	r3, [r7, #6]
 8001612:	73bb      	strb	r3, [r7, #14]
	if (MAX31865_receieve_data.Fault_Status > 0x00) {
 8001614:	7bbb      	ldrb	r3, [r7, #14]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d008      	beq.n	800162c <MAX31865_Get_Temperature+0x7c>

		/*--------------       ---------------*/
		MAX31865_Sensor_Error = 1;
 800161a:	4b19      	ldr	r3, [pc, #100]	; (8001680 <MAX31865_Get_Temperature+0xd0>)
 800161c:	2201      	movs	r2, #1
 800161e:	701a      	strb	r2, [r3, #0]
		//printf("Sensor Error!\r\n");

		/*----  ----*/
		MAX31865_Init(3);
 8001620:	2003      	movs	r0, #3
 8001622:	f7ff ff4b 	bl	80014bc <MAX31865_Init>
		MAX31865_Sensor_Error = 0;
 8001626:	4b16      	ldr	r3, [pc, #88]	; (8001680 <MAX31865_Get_Temperature+0xd0>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]

	//printf("RTD Resistance Registers = %X\r\n", MAX31865_receieve_data.RTD_Resistance_Registers);
	//printf("Hight Fault Treshold = %X\r\n", MAX31865_receieve_data.High_Fault_Threshold);
	//printf("Low Fault Treshold = %X\r\n", MAX31865_receieve_data.Low_Fault_Threshold);
	//printf("Fault status = %X\r\n", MAX31865_receieve_data.Fault_Status = MAX31865_rx_buffer[6]);
	data = ((double) MAX31865_receieve_data.RTD_Resistance_Registers * MAX31865_Rref ) / (double) 32768.0; // Replace 4000 by 400 for PT100
 800162c:	893b      	ldrh	r3, [r7, #8]
 800162e:	4618      	mov	r0, r3
 8001630:	f7fe fffc 	bl	800062c <__aeabi_ui2d>
 8001634:	a30e      	add	r3, pc, #56	; (adr r3, 8001670 <MAX31865_Get_Temperature+0xc0>)
 8001636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163a:	f7ff f871 	bl	8000720 <__aeabi_dmul>
 800163e:	4602      	mov	r2, r0
 8001640:	460b      	mov	r3, r1
 8001642:	4610      	mov	r0, r2
 8001644:	4619      	mov	r1, r3
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <MAX31865_Get_Temperature+0xd4>)
 800164c:	f7ff f992 	bl	8000974 <__aeabi_ddiv>
 8001650:	4602      	mov	r2, r0
 8001652:	460b      	mov	r3, r1
 8001654:	e9c7 2304 	strd	r2, r3, [r7, #16]
	//printf("Rrtd = %lf\n", data);
	return MAX31865_Get_Temperature_math(data);
 8001658:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800165c:	f000 f814 	bl	8001688 <MAX31865_Get_Temperature_math>
 8001660:	4602      	mov	r2, r0
 8001662:	460b      	mov	r3, r1
}
 8001664:	4610      	mov	r0, r2
 8001666:	4619      	mov	r1, r3
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	00000000 	.word	0x00000000
 8001674:	407ac800 	.word	0x407ac800
 8001678:	40010800 	.word	0x40010800
 800167c:	200005f4 	.word	0x200005f4
 8001680:	20000210 	.word	0x20000210
 8001684:	40e00000 	.word	0x40e00000

08001688 <MAX31865_Get_Temperature_math>:
/*===================     MAX31865==================*/

/*===============================================   ,   6651-2009===============================================*/
double MAX31865_Get_Temperature_math(double PT100_Resistance) {
 8001688:	b5b0      	push	{r4, r5, r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	e9c7 0100 	strd	r0, r1, [r7]
	if (PT100_Resistance >= (double) 100.0) {
 8001692:	f04f 0200 	mov.w	r2, #0
 8001696:	4b72      	ldr	r3, [pc, #456]	; (8001860 <MAX31865_Get_Temperature_math+0x1d8>)
 8001698:	e9d7 0100 	ldrd	r0, r1, [r7]
 800169c:	f7ff fac6 	bl	8000c2c <__aeabi_dcmpge>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d03b      	beq.n	800171e <MAX31865_Get_Temperature_math+0x96>
		double MAX31865_math_Discriminant = (double) 0.00001527480889 - ((double) -0.00000231 * (1 - (PT100_Resistance / MAX31865_PT100_R0 )));
 80016a6:	f04f 0200 	mov.w	r2, #0
 80016aa:	4b6d      	ldr	r3, [pc, #436]	; (8001860 <MAX31865_Get_Temperature_math+0x1d8>)
 80016ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016b0:	f7ff f960 	bl	8000974 <__aeabi_ddiv>
 80016b4:	4602      	mov	r2, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	f04f 0000 	mov.w	r0, #0
 80016bc:	4969      	ldr	r1, [pc, #420]	; (8001864 <MAX31865_Get_Temperature_math+0x1dc>)
 80016be:	f7fe fe77 	bl	80003b0 <__aeabi_dsub>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	4610      	mov	r0, r2
 80016c8:	4619      	mov	r1, r3
 80016ca:	a351      	add	r3, pc, #324	; (adr r3, 8001810 <MAX31865_Get_Temperature_math+0x188>)
 80016cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d0:	f7ff f826 	bl	8000720 <__aeabi_dmul>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4610      	mov	r0, r2
 80016da:	4619      	mov	r1, r3
 80016dc:	a34e      	add	r3, pc, #312	; (adr r3, 8001818 <MAX31865_Get_Temperature_math+0x190>)
 80016de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e2:	f7fe fe67 	bl	80003b4 <__adddf3>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
		MAX31865_PT100_T = ((double) -0.0039083 + sqrt(MAX31865_math_Discriminant)) / (double) -0.000001155;
 80016ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016f2:	f00b f9d5 	bl	800caa0 <sqrt>
 80016f6:	a34a      	add	r3, pc, #296	; (adr r3, 8001820 <MAX31865_Get_Temperature_math+0x198>)
 80016f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fc:	f7fe fe58 	bl	80003b0 <__aeabi_dsub>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4610      	mov	r0, r2
 8001706:	4619      	mov	r1, r3
 8001708:	a347      	add	r3, pc, #284	; (adr r3, 8001828 <MAX31865_Get_Temperature_math+0x1a0>)
 800170a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170e:	f7ff f931 	bl	8000974 <__aeabi_ddiv>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4954      	ldr	r1, [pc, #336]	; (8001868 <MAX31865_Get_Temperature_math+0x1e0>)
 8001718:	e9c1 2300 	strd	r2, r3, [r1]
 800171c:	e06d      	b.n	80017fa <MAX31865_Get_Temperature_math+0x172>
	} else {
		MAX31865_PT100_T = (double) 0.000000000270 * pow(PT100_Resistance, 5) - (double) 0.000000066245 * pow(PT100_Resistance, 4) - (double) 0.000000184636 * pow(PT100_Resistance, 3)
 800171e:	f04f 0200 	mov.w	r2, #0
 8001722:	4b52      	ldr	r3, [pc, #328]	; (800186c <MAX31865_Get_Temperature_math+0x1e4>)
 8001724:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001728:	f00b f952 	bl	800c9d0 <pow>
 800172c:	a340      	add	r3, pc, #256	; (adr r3, 8001830 <MAX31865_Get_Temperature_math+0x1a8>)
 800172e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001732:	f7fe fff5 	bl	8000720 <__aeabi_dmul>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4614      	mov	r4, r2
 800173c:	461d      	mov	r5, r3
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	4b4b      	ldr	r3, [pc, #300]	; (8001870 <MAX31865_Get_Temperature_math+0x1e8>)
 8001744:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001748:	f00b f942 	bl	800c9d0 <pow>
 800174c:	a33a      	add	r3, pc, #232	; (adr r3, 8001838 <MAX31865_Get_Temperature_math+0x1b0>)
 800174e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001752:	f7fe ffe5 	bl	8000720 <__aeabi_dmul>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4620      	mov	r0, r4
 800175c:	4629      	mov	r1, r5
 800175e:	f7fe fe27 	bl	80003b0 <__aeabi_dsub>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4614      	mov	r4, r2
 8001768:	461d      	mov	r5, r3
 800176a:	f04f 0200 	mov.w	r2, #0
 800176e:	4b41      	ldr	r3, [pc, #260]	; (8001874 <MAX31865_Get_Temperature_math+0x1ec>)
 8001770:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001774:	f00b f92c 	bl	800c9d0 <pow>
 8001778:	a331      	add	r3, pc, #196	; (adr r3, 8001840 <MAX31865_Get_Temperature_math+0x1b8>)
 800177a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177e:	f7fe ffcf 	bl	8000720 <__aeabi_dmul>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4620      	mov	r0, r4
 8001788:	4629      	mov	r1, r5
 800178a:	f7fe fe11 	bl	80003b0 <__aeabi_dsub>
 800178e:	4602      	mov	r2, r0
 8001790:	460b      	mov	r3, r1
 8001792:	4614      	mov	r4, r2
 8001794:	461d      	mov	r5, r3
				+ (double) 0.002320232987 * pow(PT100_Resistance, 2) + (double) 2.229927824035 * PT100_Resistance - (double) 242.090854986215;
 8001796:	f04f 0200 	mov.w	r2, #0
 800179a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800179e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017a2:	f00b f915 	bl	800c9d0 <pow>
 80017a6:	a328      	add	r3, pc, #160	; (adr r3, 8001848 <MAX31865_Get_Temperature_math+0x1c0>)
 80017a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ac:	f7fe ffb8 	bl	8000720 <__aeabi_dmul>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4620      	mov	r0, r4
 80017b6:	4629      	mov	r1, r5
 80017b8:	f7fe fdfc 	bl	80003b4 <__adddf3>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	4614      	mov	r4, r2
 80017c2:	461d      	mov	r5, r3
 80017c4:	a322      	add	r3, pc, #136	; (adr r3, 8001850 <MAX31865_Get_Temperature_math+0x1c8>)
 80017c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017ce:	f7fe ffa7 	bl	8000720 <__aeabi_dmul>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4620      	mov	r0, r4
 80017d8:	4629      	mov	r1, r5
 80017da:	f7fe fdeb 	bl	80003b4 <__adddf3>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	a31c      	add	r3, pc, #112	; (adr r3, 8001858 <MAX31865_Get_Temperature_math+0x1d0>)
 80017e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ec:	f7fe fde0 	bl	80003b0 <__aeabi_dsub>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
		MAX31865_PT100_T = (double) 0.000000000270 * pow(PT100_Resistance, 5) - (double) 0.000000066245 * pow(PT100_Resistance, 4) - (double) 0.000000184636 * pow(PT100_Resistance, 3)
 80017f4:	491c      	ldr	r1, [pc, #112]	; (8001868 <MAX31865_Get_Temperature_math+0x1e0>)
 80017f6:	e9c1 2300 	strd	r2, r3, [r1]
	}
	return MAX31865_PT100_T;
 80017fa:	4b1b      	ldr	r3, [pc, #108]	; (8001868 <MAX31865_Get_Temperature_math+0x1e0>)
 80017fc:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8001800:	4610      	mov	r0, r2
 8001802:	4619      	mov	r1, r3
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bdb0      	pop	{r4, r5, r7, pc}
 800180a:	bf00      	nop
 800180c:	f3af 8000 	nop.w
 8001810:	ee19ce88 	.word	0xee19ce88
 8001814:	3ec360af 	.word	0x3ec360af
 8001818:	dfc928d8 	.word	0xdfc928d8
 800181c:	3ef0044c 	.word	0x3ef0044c
 8001820:	4aed641c 	.word	0x4aed641c
 8001824:	3f700226 	.word	0x3f700226
 8001828:	ee19ce88 	.word	0xee19ce88
 800182c:	beb360af 	.word	0xbeb360af
 8001830:	e63e6cde 	.word	0xe63e6cde
 8001834:	3df28de3 	.word	0x3df28de3
 8001838:	5d50ae3a 	.word	0x5d50ae3a
 800183c:	3e71c852 	.word	0x3e71c852
 8001840:	6e664b7f 	.word	0x6e664b7f
 8001844:	3e88c80b 	.word	0x3e88c80b
 8001848:	998b63de 	.word	0x998b63de
 800184c:	3f6301e1 	.word	0x3f6301e1
 8001850:	66255dbb 	.word	0x66255dbb
 8001854:	4001d6e4 	.word	0x4001d6e4
 8001858:	48b74f1a 	.word	0x48b74f1a
 800185c:	406e42e8 	.word	0x406e42e8
 8001860:	40590000 	.word	0x40590000
 8001864:	3ff00000 	.word	0x3ff00000
 8001868:	20000208 	.word	0x20000208
 800186c:	40140000 	.word	0x40140000
 8001870:	40100000 	.word	0x40100000
 8001874:	40080000 	.word	0x40080000

08001878 <MAX31865_2_Init>:
//  ,  Clock Polarity(CLPOL) = Low. Clock Phase(CPHA) = 2 Edge.
/*-------------------------------------------   spi-----------------------------------------------*/


/*=======================  MAX31865=========================*/
void MAX31865_2_Init(uint8_t num_wires) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
	///       ,  
	///    
	///,     -    
	///2,3  4 
	/// \param num_wires -    2,3  4 
	uint8_t MAX31865_Reinitialization_cnt2 = 0;
 8001882:	2300      	movs	r3, #0
 8001884:	73fb      	strb	r3, [r7, #15]
	MAX31865_Sensor_Error2 = 0;
 8001886:	4b24      	ldr	r3, [pc, #144]	; (8001918 <MAX31865_2_Init+0xa0>)
 8001888:	2200      	movs	r2, #0
 800188a:	701a      	strb	r2, [r3, #0]
	uint8_t MAX31865_Configuration_register_write2[] = { 0x80, 0x00 };
 800188c:	2380      	movs	r3, #128	; 0x80
 800188e:	81bb      	strh	r3, [r7, #12]
	if (num_wires == 2 || num_wires == 4) {
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	2b02      	cmp	r3, #2
 8001894:	d002      	beq.n	800189c <MAX31865_2_Init+0x24>
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	2b04      	cmp	r3, #4
 800189a:	d102      	bne.n	80018a2 <MAX31865_2_Init+0x2a>
		MAX31865_Configuration_register_write2[1] = 0xC3; //0xC3
 800189c:	23c3      	movs	r3, #195	; 0xc3
 800189e:	737b      	strb	r3, [r7, #13]
 80018a0:	e004      	b.n	80018ac <MAX31865_2_Init+0x34>
	} else if (num_wires == 3) {
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	2b03      	cmp	r3, #3
 80018a6:	d101      	bne.n	80018ac <MAX31865_2_Init+0x34>
		MAX31865_Configuration_register_write2[1] = 0xD3; //0xD3
 80018a8:	23d3      	movs	r3, #211	; 0xd3
 80018aa:	737b      	strb	r3, [r7, #13]
	}
	cs_set2();
 80018ac:	4b1b      	ldr	r3, [pc, #108]	; (800191c <MAX31865_2_Init+0xa4>)
 80018ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80018b2:	611a      	str	r2, [r3, #16]
	HAL_SPI_Transmit(&hspi3, MAX31865_Configuration_register_write2, 2, 100);
 80018b4:	f107 010c 	add.w	r1, r7, #12
 80018b8:	2364      	movs	r3, #100	; 0x64
 80018ba:	2202      	movs	r2, #2
 80018bc:	4818      	ldr	r0, [pc, #96]	; (8001920 <MAX31865_2_Init+0xa8>)
 80018be:	f004 f875 	bl	80059ac <HAL_SPI_Transmit>
	cs_reset2();
 80018c2:	4b16      	ldr	r3, [pc, #88]	; (800191c <MAX31865_2_Init+0xa4>)
 80018c4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80018c8:	611a      	str	r2, [r3, #16]
	//      , ..        ,  .
	while (MAX31865_Configuration_info2() != 0xD1 && MAX31865_Configuration_info2() != 0xC1) {
 80018ca:	e014      	b.n	80018f6 <MAX31865_2_Init+0x7e>
		MAX31865_Reinitialization_cnt2++;
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	3301      	adds	r3, #1
 80018d0:	73fb      	strb	r3, [r7, #15]

		cs_set2();
 80018d2:	4b12      	ldr	r3, [pc, #72]	; (800191c <MAX31865_2_Init+0xa4>)
 80018d4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80018d8:	611a      	str	r2, [r3, #16]
		HAL_SPI_Transmit(&hspi3, MAX31865_Configuration_register_write2, 2, 100);
 80018da:	f107 010c 	add.w	r1, r7, #12
 80018de:	2364      	movs	r3, #100	; 0x64
 80018e0:	2202      	movs	r2, #2
 80018e2:	480f      	ldr	r0, [pc, #60]	; (8001920 <MAX31865_2_Init+0xa8>)
 80018e4:	f004 f862 	bl	80059ac <HAL_SPI_Transmit>
		cs_reset2();
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <MAX31865_2_Init+0xa4>)
 80018ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80018ee:	611a      	str	r2, [r3, #16]

		if (MAX31865_Reinitialization_cnt2 == 100) {
 80018f0:	7bfb      	ldrb	r3, [r7, #15]
 80018f2:	2b64      	cmp	r3, #100	; 0x64
 80018f4:	d00a      	beq.n	800190c <MAX31865_2_Init+0x94>
	while (MAX31865_Configuration_info2() != 0xD1 && MAX31865_Configuration_info2() != 0xC1) {
 80018f6:	f000 f815 	bl	8001924 <MAX31865_Configuration_info2>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2bd1      	cmp	r3, #209	; 0xd1
 80018fe:	d006      	beq.n	800190e <MAX31865_2_Init+0x96>
 8001900:	f000 f810 	bl	8001924 <MAX31865_Configuration_info2>
 8001904:	4603      	mov	r3, r0
 8001906:	2bc1      	cmp	r3, #193	; 0xc1
 8001908:	d1e0      	bne.n	80018cc <MAX31865_2_Init+0x54>
			break;
		}

	}

}
 800190a:	e000      	b.n	800190e <MAX31865_2_Init+0x96>
			break;
 800190c:	bf00      	nop
}
 800190e:	bf00      	nop
 8001910:	3710      	adds	r7, #16
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000220 	.word	0x20000220
 800191c:	40010800 	.word	0x40010800
 8001920:	2000064c 	.word	0x2000064c

08001924 <MAX31865_Configuration_info2>:
/*=======================  MAX31865=========================*/

/*====================    MAX31865===================*/
uint8_t MAX31865_Configuration_info2(void) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
	///      MAX31865
	///  .
	/// ,     0xC3,   0xC1
	///(. datasheet MAX31865 .14 "The fault status clear bit D1, self-clears to 0.")
	uint8_t read_data2 = 0x00;
 800192a:	2300      	movs	r3, #0
 800192c:	71fb      	strb	r3, [r7, #7]
	uint8_t MAX31865_Configuration2 = 0x00;
 800192e:	2300      	movs	r3, #0
 8001930:	71bb      	strb	r3, [r7, #6]
	cs_set2();
 8001932:	4b0c      	ldr	r3, [pc, #48]	; (8001964 <MAX31865_Configuration_info2+0x40>)
 8001934:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001938:	611a      	str	r2, [r3, #16]
	HAL_SPI_Transmit(&hspi3, &read_data2, 1, 100);
 800193a:	1df9      	adds	r1, r7, #7
 800193c:	2364      	movs	r3, #100	; 0x64
 800193e:	2201      	movs	r2, #1
 8001940:	4809      	ldr	r0, [pc, #36]	; (8001968 <MAX31865_Configuration_info2+0x44>)
 8001942:	f004 f833 	bl	80059ac <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &MAX31865_Configuration2, 1, 100);
 8001946:	1db9      	adds	r1, r7, #6
 8001948:	2364      	movs	r3, #100	; 0x64
 800194a:	2201      	movs	r2, #1
 800194c:	4806      	ldr	r0, [pc, #24]	; (8001968 <MAX31865_Configuration_info2+0x44>)
 800194e:	f004 f969 	bl	8005c24 <HAL_SPI_Receive>
	cs_reset2();
 8001952:	4b04      	ldr	r3, [pc, #16]	; (8001964 <MAX31865_Configuration_info2+0x40>)
 8001954:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001958:	611a      	str	r2, [r3, #16]
	return MAX31865_Configuration2;
 800195a:	79bb      	ldrb	r3, [r7, #6]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40010800 	.word	0x40010800
 8001968:	2000064c 	.word	0x2000064c
 800196c:	00000000 	.word	0x00000000

08001970 <MAX31865_Get_Temperature2>:
/*====================    MAX31865===================*/

/*===================     MAX31865==================*/
double MAX31865_Get_Temperature2(void) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
		uint8_t Fault_Status2; // 
	};

	struct rx_data_MAX31865_2 MAX31865_receieve_data2;

	uint8_t MAX31865_start_address_of_the_poll2 = 0x01; // ,     
 8001976:	2301      	movs	r3, #1
 8001978:	71fb      	strb	r3, [r7, #7]
	uint8_t MAX31865_rx_buffer2[7]; //,     
	cs_set2();
 800197a:	4b2f      	ldr	r3, [pc, #188]	; (8001a38 <MAX31865_Get_Temperature2+0xc8>)
 800197c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001980:	611a      	str	r2, [r3, #16]
	HAL_SPI_Transmit(&hspi3, &MAX31865_start_address_of_the_poll2, 1, 100);
 8001982:	1df9      	adds	r1, r7, #7
 8001984:	2364      	movs	r3, #100	; 0x64
 8001986:	2201      	movs	r2, #1
 8001988:	482c      	ldr	r0, [pc, #176]	; (8001a3c <MAX31865_Get_Temperature2+0xcc>)
 800198a:	f004 f80f 	bl	80059ac <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, MAX31865_rx_buffer2, 7, 100);
 800198e:	4639      	mov	r1, r7
 8001990:	2364      	movs	r3, #100	; 0x64
 8001992:	2207      	movs	r2, #7
 8001994:	4829      	ldr	r0, [pc, #164]	; (8001a3c <MAX31865_Get_Temperature2+0xcc>)
 8001996:	f004 f945 	bl	8005c24 <HAL_SPI_Receive>
	cs_reset2();
 800199a:	4b27      	ldr	r3, [pc, #156]	; (8001a38 <MAX31865_Get_Temperature2+0xc8>)
 800199c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80019a0:	611a      	str	r2, [r3, #16]
	MAX31865_receieve_data2.RTD_Resistance_Registers2 = ((MAX31865_rx_buffer2[0] << 8) | MAX31865_rx_buffer2[1]) >> 1; //  
 80019a2:	783b      	ldrb	r3, [r7, #0]
 80019a4:	021b      	lsls	r3, r3, #8
 80019a6:	787a      	ldrb	r2, [r7, #1]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	105b      	asrs	r3, r3, #1
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	813b      	strh	r3, [r7, #8]
	MAX31865_receieve_data2.High_Fault_Threshold2 = ((MAX31865_rx_buffer2[2] << 8) | MAX31865_rx_buffer2[3]) >> 1; //   
 80019b0:	78bb      	ldrb	r3, [r7, #2]
 80019b2:	021b      	lsls	r3, r3, #8
 80019b4:	78fa      	ldrb	r2, [r7, #3]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	105b      	asrs	r3, r3, #1
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	817b      	strh	r3, [r7, #10]
	MAX31865_receieve_data2.Low_Fault_Threshold2 = (MAX31865_rx_buffer2[4] << 8) | MAX31865_rx_buffer2[5]; //   
 80019be:	793b      	ldrb	r3, [r7, #4]
 80019c0:	021b      	lsls	r3, r3, #8
 80019c2:	b21a      	sxth	r2, r3
 80019c4:	797b      	ldrb	r3, [r7, #5]
 80019c6:	b21b      	sxth	r3, r3
 80019c8:	4313      	orrs	r3, r2
 80019ca:	b21b      	sxth	r3, r3
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	81bb      	strh	r3, [r7, #12]
	MAX31865_receieve_data2.Fault_Status2 = MAX31865_rx_buffer2[6]; // 
 80019d0:	79bb      	ldrb	r3, [r7, #6]
 80019d2:	73bb      	strb	r3, [r7, #14]
	if (MAX31865_receieve_data2.Fault_Status2 > 0x00) {
 80019d4:	7bbb      	ldrb	r3, [r7, #14]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d008      	beq.n	80019ec <MAX31865_Get_Temperature2+0x7c>

		/*--------------       ---------------*/
		MAX31865_Sensor_Error2 = 1;
 80019da:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <MAX31865_Get_Temperature2+0xd0>)
 80019dc:	2201      	movs	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
		//printf("Sensor Error!\r\n");

		/*----  ----*/
		MAX31865_2_Init(3);
 80019e0:	2003      	movs	r0, #3
 80019e2:	f7ff ff49 	bl	8001878 <MAX31865_2_Init>
		MAX31865_Sensor_Error2 = 0;
 80019e6:	4b16      	ldr	r3, [pc, #88]	; (8001a40 <MAX31865_Get_Temperature2+0xd0>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	701a      	strb	r2, [r3, #0]

	//printf("RTD Resistance Registers = %X\r\n", MAX31865_receieve_data.RTD_Resistance_Registers);
	//printf("Hight Fault Treshold = %X\r\n", MAX31865_receieve_data.High_Fault_Threshold);
	//printf("Low Fault Treshold = %X\r\n", MAX31865_receieve_data.Low_Fault_Threshold);
	//printf("Fault status = %X\r\n", MAX31865_receieve_data.Fault_Status = MAX31865_rx_buffer[6]);
	data2 = ((double) MAX31865_receieve_data2.RTD_Resistance_Registers2 * MAX31865_Rref ) / (double) 32768.0; // Replace 4000 by 400 for PT100
 80019ec:	893b      	ldrh	r3, [r7, #8]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fe1c 	bl	800062c <__aeabi_ui2d>
 80019f4:	a30e      	add	r3, pc, #56	; (adr r3, 8001a30 <MAX31865_Get_Temperature2+0xc0>)
 80019f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fa:	f7fe fe91 	bl	8000720 <__aeabi_dmul>
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	4610      	mov	r0, r2
 8001a04:	4619      	mov	r1, r3
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <MAX31865_Get_Temperature2+0xd4>)
 8001a0c:	f7fe ffb2 	bl	8000974 <__aeabi_ddiv>
 8001a10:	4602      	mov	r2, r0
 8001a12:	460b      	mov	r3, r1
 8001a14:	e9c7 2304 	strd	r2, r3, [r7, #16]
	//printf("Rrtd = %lf\n", data);
	return MAX31865_Get_Temperature_math2(data2);
 8001a18:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a1c:	f000 f814 	bl	8001a48 <MAX31865_Get_Temperature_math2>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
}
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	00000000 	.word	0x00000000
 8001a34:	407ac800 	.word	0x407ac800
 8001a38:	40010800 	.word	0x40010800
 8001a3c:	2000064c 	.word	0x2000064c
 8001a40:	20000220 	.word	0x20000220
 8001a44:	40e00000 	.word	0x40e00000

08001a48 <MAX31865_Get_Temperature_math2>:
/*===================     MAX31865==================*/

/*===============================================   ,   6651-2009===============================================*/
double MAX31865_Get_Temperature_math2(double PT100_Resistance) {
 8001a48:	b5b0      	push	{r4, r5, r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	e9c7 0100 	strd	r0, r1, [r7]
	if (PT100_Resistance >= (double) 100.0) {
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	4b72      	ldr	r3, [pc, #456]	; (8001c20 <MAX31865_Get_Temperature_math2+0x1d8>)
 8001a58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a5c:	f7ff f8e6 	bl	8000c2c <__aeabi_dcmpge>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d03b      	beq.n	8001ade <MAX31865_Get_Temperature_math2+0x96>
		double MAX31865_math_Discriminant = (double) 0.00001527480889 - ((double) -0.00000231 * (1 - (PT100_Resistance / MAX31865_PT100_R0 )));
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	4b6d      	ldr	r3, [pc, #436]	; (8001c20 <MAX31865_Get_Temperature_math2+0x1d8>)
 8001a6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a70:	f7fe ff80 	bl	8000974 <__aeabi_ddiv>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	f04f 0000 	mov.w	r0, #0
 8001a7c:	4969      	ldr	r1, [pc, #420]	; (8001c24 <MAX31865_Get_Temperature_math2+0x1dc>)
 8001a7e:	f7fe fc97 	bl	80003b0 <__aeabi_dsub>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	4610      	mov	r0, r2
 8001a88:	4619      	mov	r1, r3
 8001a8a:	a351      	add	r3, pc, #324	; (adr r3, 8001bd0 <MAX31865_Get_Temperature_math2+0x188>)
 8001a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a90:	f7fe fe46 	bl	8000720 <__aeabi_dmul>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	4610      	mov	r0, r2
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	a34e      	add	r3, pc, #312	; (adr r3, 8001bd8 <MAX31865_Get_Temperature_math2+0x190>)
 8001a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa2:	f7fe fc87 	bl	80003b4 <__adddf3>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	e9c7 2302 	strd	r2, r3, [r7, #8]
		MAX31865_PT100_T2 = ((double) -0.0039083 + sqrt(MAX31865_math_Discriminant)) / (double) -0.000001155;
 8001aae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ab2:	f00a fff5 	bl	800caa0 <sqrt>
 8001ab6:	a34a      	add	r3, pc, #296	; (adr r3, 8001be0 <MAX31865_Get_Temperature_math2+0x198>)
 8001ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abc:	f7fe fc78 	bl	80003b0 <__aeabi_dsub>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	a347      	add	r3, pc, #284	; (adr r3, 8001be8 <MAX31865_Get_Temperature_math2+0x1a0>)
 8001aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ace:	f7fe ff51 	bl	8000974 <__aeabi_ddiv>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4954      	ldr	r1, [pc, #336]	; (8001c28 <MAX31865_Get_Temperature_math2+0x1e0>)
 8001ad8:	e9c1 2300 	strd	r2, r3, [r1]
 8001adc:	e06d      	b.n	8001bba <MAX31865_Get_Temperature_math2+0x172>
	} else {
		MAX31865_PT100_T2 = (double) 0.000000000270 * pow(PT100_Resistance, 5) - (double) 0.000000066245 * pow(PT100_Resistance, 4) - (double) 0.000000184636 * pow(PT100_Resistance, 3)
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	4b52      	ldr	r3, [pc, #328]	; (8001c2c <MAX31865_Get_Temperature_math2+0x1e4>)
 8001ae4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ae8:	f00a ff72 	bl	800c9d0 <pow>
 8001aec:	a340      	add	r3, pc, #256	; (adr r3, 8001bf0 <MAX31865_Get_Temperature_math2+0x1a8>)
 8001aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af2:	f7fe fe15 	bl	8000720 <__aeabi_dmul>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4614      	mov	r4, r2
 8001afc:	461d      	mov	r5, r3
 8001afe:	f04f 0200 	mov.w	r2, #0
 8001b02:	4b4b      	ldr	r3, [pc, #300]	; (8001c30 <MAX31865_Get_Temperature_math2+0x1e8>)
 8001b04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b08:	f00a ff62 	bl	800c9d0 <pow>
 8001b0c:	a33a      	add	r3, pc, #232	; (adr r3, 8001bf8 <MAX31865_Get_Temperature_math2+0x1b0>)
 8001b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b12:	f7fe fe05 	bl	8000720 <__aeabi_dmul>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	4620      	mov	r0, r4
 8001b1c:	4629      	mov	r1, r5
 8001b1e:	f7fe fc47 	bl	80003b0 <__aeabi_dsub>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	4614      	mov	r4, r2
 8001b28:	461d      	mov	r5, r3
 8001b2a:	f04f 0200 	mov.w	r2, #0
 8001b2e:	4b41      	ldr	r3, [pc, #260]	; (8001c34 <MAX31865_Get_Temperature_math2+0x1ec>)
 8001b30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b34:	f00a ff4c 	bl	800c9d0 <pow>
 8001b38:	a331      	add	r3, pc, #196	; (adr r3, 8001c00 <MAX31865_Get_Temperature_math2+0x1b8>)
 8001b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3e:	f7fe fdef 	bl	8000720 <__aeabi_dmul>
 8001b42:	4602      	mov	r2, r0
 8001b44:	460b      	mov	r3, r1
 8001b46:	4620      	mov	r0, r4
 8001b48:	4629      	mov	r1, r5
 8001b4a:	f7fe fc31 	bl	80003b0 <__aeabi_dsub>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4614      	mov	r4, r2
 8001b54:	461d      	mov	r5, r3
		+ (double) 0.002320232987 * pow(PT100_Resistance, 2) + (double) 2.229927824035 * PT100_Resistance - (double) 242.090854986215;
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b62:	f00a ff35 	bl	800c9d0 <pow>
 8001b66:	a328      	add	r3, pc, #160	; (adr r3, 8001c08 <MAX31865_Get_Temperature_math2+0x1c0>)
 8001b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6c:	f7fe fdd8 	bl	8000720 <__aeabi_dmul>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4620      	mov	r0, r4
 8001b76:	4629      	mov	r1, r5
 8001b78:	f7fe fc1c 	bl	80003b4 <__adddf3>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4614      	mov	r4, r2
 8001b82:	461d      	mov	r5, r3
 8001b84:	a322      	add	r3, pc, #136	; (adr r3, 8001c10 <MAX31865_Get_Temperature_math2+0x1c8>)
 8001b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b8e:	f7fe fdc7 	bl	8000720 <__aeabi_dmul>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	4620      	mov	r0, r4
 8001b98:	4629      	mov	r1, r5
 8001b9a:	f7fe fc0b 	bl	80003b4 <__adddf3>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	4610      	mov	r0, r2
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	a31c      	add	r3, pc, #112	; (adr r3, 8001c18 <MAX31865_Get_Temperature_math2+0x1d0>)
 8001ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bac:	f7fe fc00 	bl	80003b0 <__aeabi_dsub>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
		MAX31865_PT100_T2 = (double) 0.000000000270 * pow(PT100_Resistance, 5) - (double) 0.000000066245 * pow(PT100_Resistance, 4) - (double) 0.000000184636 * pow(PT100_Resistance, 3)
 8001bb4:	491c      	ldr	r1, [pc, #112]	; (8001c28 <MAX31865_Get_Temperature_math2+0x1e0>)
 8001bb6:	e9c1 2300 	strd	r2, r3, [r1]
	}
	return MAX31865_PT100_T2;
 8001bba:	4b1b      	ldr	r3, [pc, #108]	; (8001c28 <MAX31865_Get_Temperature_math2+0x1e0>)
 8001bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	f3af 8000 	nop.w
 8001bd0:	ee19ce88 	.word	0xee19ce88
 8001bd4:	3ec360af 	.word	0x3ec360af
 8001bd8:	dfc928d8 	.word	0xdfc928d8
 8001bdc:	3ef0044c 	.word	0x3ef0044c
 8001be0:	4aed641c 	.word	0x4aed641c
 8001be4:	3f700226 	.word	0x3f700226
 8001be8:	ee19ce88 	.word	0xee19ce88
 8001bec:	beb360af 	.word	0xbeb360af
 8001bf0:	e63e6cde 	.word	0xe63e6cde
 8001bf4:	3df28de3 	.word	0x3df28de3
 8001bf8:	5d50ae3a 	.word	0x5d50ae3a
 8001bfc:	3e71c852 	.word	0x3e71c852
 8001c00:	6e664b7f 	.word	0x6e664b7f
 8001c04:	3e88c80b 	.word	0x3e88c80b
 8001c08:	998b63de 	.word	0x998b63de
 8001c0c:	3f6301e1 	.word	0x3f6301e1
 8001c10:	66255dbb 	.word	0x66255dbb
 8001c14:	4001d6e4 	.word	0x4001d6e4
 8001c18:	48b74f1a 	.word	0x48b74f1a
 8001c1c:	406e42e8 	.word	0x406e42e8
 8001c20:	40590000 	.word	0x40590000
 8001c24:	3ff00000 	.word	0x3ff00000
 8001c28:	20000218 	.word	0x20000218
 8001c2c:	40140000 	.word	0x40140000
 8001c30:	40100000 	.word	0x40100000
 8001c34:	40080000 	.word	0x40080000

08001c38 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4a06      	ldr	r2, [pc, #24]	; (8001c60 <vApplicationGetIdleTaskMemory+0x28>)
 8001c48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	4a05      	ldr	r2, [pc, #20]	; (8001c64 <vApplicationGetIdleTaskMemory+0x2c>)
 8001c4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2280      	movs	r2, #128	; 0x80
 8001c54:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001c56:	bf00      	nop
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr
 8001c60:	20000224 	.word	0x20000224
 8001c64:	200002d8 	.word	0x200002d8

08001c68 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a17      	ldr	r2, [pc, #92]	; (8001cd0 <HAL_UART_RxCpltCallback+0x68>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d126      	bne.n	8001cc6 <HAL_UART_RxCpltCallback+0x5e>
		previousTime = currentTime;
 8001c78:	4b16      	ldr	r3, [pc, #88]	; (8001cd4 <HAL_UART_RxCpltCallback+0x6c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a16      	ldr	r2, [pc, #88]	; (8001cd8 <HAL_UART_RxCpltCallback+0x70>)
 8001c7e:	6013      	str	r3, [r2, #0]
		rxBuf[rxindex] = Buf_1ch[0];
 8001c80:	4b16      	ldr	r3, [pc, #88]	; (8001cdc <HAL_UART_RxCpltCallback+0x74>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <HAL_UART_RxCpltCallback+0x78>)
 8001c88:	7819      	ldrb	r1, [r3, #0]
 8001c8a:	4b16      	ldr	r3, [pc, #88]	; (8001ce4 <HAL_UART_RxCpltCallback+0x7c>)
 8001c8c:	5499      	strb	r1, [r3, r2]
		final_data[rxindex] = rxBuf[rxindex];
 8001c8e:	4b13      	ldr	r3, [pc, #76]	; (8001cdc <HAL_UART_RxCpltCallback+0x74>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	4619      	mov	r1, r3
 8001c94:	4b11      	ldr	r3, [pc, #68]	; (8001cdc <HAL_UART_RxCpltCallback+0x74>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4b12      	ldr	r3, [pc, #72]	; (8001ce4 <HAL_UART_RxCpltCallback+0x7c>)
 8001c9c:	5c59      	ldrb	r1, [r3, r1]
 8001c9e:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <HAL_UART_RxCpltCallback+0x80>)
 8001ca0:	5499      	strb	r1, [r3, r2]
		rxindex++;
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	; (8001cdc <HAL_UART_RxCpltCallback+0x74>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	b2da      	uxtb	r2, r3
 8001caa:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <HAL_UART_RxCpltCallback+0x74>)
 8001cac:	701a      	strb	r2, [r3, #0]

		HAL_UART_Receive_DMA(&huart2, Buf_1ch, 1);
 8001cae:	2201      	movs	r2, #1
 8001cb0:	490b      	ldr	r1, [pc, #44]	; (8001ce0 <HAL_UART_RxCpltCallback+0x78>)
 8001cb2:	4807      	ldr	r0, [pc, #28]	; (8001cd0 <HAL_UART_RxCpltCallback+0x68>)
 8001cb4:	f004 fe9d 	bl	80069f2 <HAL_UART_Receive_DMA>
		if (rxindex >= 8) {
 8001cb8:	4b08      	ldr	r3, [pc, #32]	; (8001cdc <HAL_UART_RxCpltCallback+0x74>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b07      	cmp	r3, #7
 8001cbe:	d902      	bls.n	8001cc6 <HAL_UART_RxCpltCallback+0x5e>
			rxindex = 0;
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <HAL_UART_RxCpltCallback+0x74>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	200006a4 	.word	0x200006a4
 8001cd4:	20000528 	.word	0x20000528
 8001cd8:	2000052c 	.word	0x2000052c
 8001cdc:	20000550 	.word	0x20000550
 8001ce0:	20000554 	.word	0x20000554
 8001ce4:	20000548 	.word	0x20000548
 8001ce8:	20000540 	.word	0x20000540

08001cec <sendData>:

void sendData(char *data) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
	len = sizeof(txdata) / sizeof(txdata[0]);
 8001cf4:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <sendData+0x58>)
 8001cf6:	2208      	movs	r2, #8
 8001cf8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++) {
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	e00b      	b.n	8001d18 <sendData+0x2c>
		txdata[i] = data[i];
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	4413      	add	r3, r2
 8001d06:	7819      	ldrb	r1, [r3, #0]
 8001d08:	4a0f      	ldr	r2, [pc, #60]	; (8001d48 <sendData+0x5c>)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	460a      	mov	r2, r1
 8001d10:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++) {
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	3301      	adds	r3, #1
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	4b0a      	ldr	r3, [pc, #40]	; (8001d44 <sendData+0x58>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	4293      	cmp	r3, r2
 8001d22:	dbed      	blt.n	8001d00 <sendData+0x14>
	}
	sprintf(txdatanew, "%s",txdata);
 8001d24:	4a08      	ldr	r2, [pc, #32]	; (8001d48 <sendData+0x5c>)
 8001d26:	4909      	ldr	r1, [pc, #36]	; (8001d4c <sendData+0x60>)
 8001d28:	4809      	ldr	r0, [pc, #36]	; (8001d50 <sendData+0x64>)
 8001d2a:	f007 fb09 	bl	8009340 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)&txdatanew, 8, 500);
 8001d2e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001d32:	2208      	movs	r2, #8
 8001d34:	4906      	ldr	r1, [pc, #24]	; (8001d50 <sendData+0x64>)
 8001d36:	4807      	ldr	r0, [pc, #28]	; (8001d54 <sendData+0x68>)
 8001d38:	f004 fdc9 	bl	80068ce <HAL_UART_Transmit>
}
 8001d3c:	bf00      	nop
 8001d3e:	3710      	adds	r7, #16
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20000555 	.word	0x20000555
 8001d48:	20000530 	.word	0x20000530
 8001d4c:	0800d844 	.word	0x0800d844
 8001d50:	20000538 	.word	0x20000538
 8001d54:	200006a4 	.word	0x200006a4

08001d58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d58:	b5b0      	push	{r4, r5, r7, lr}
 8001d5a:	b0c0      	sub	sp, #256	; 0x100
 8001d5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d5e:	f001 f9b7 	bl	80030d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d62:	f000 f8f5 	bl	8001f50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d66:	f000 fa51 	bl	800220c <MX_GPIO_Init>
  MX_DMA_Init();
 8001d6a:	f000 fa29 	bl	80021c0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001d6e:	f000 f9fd 	bl	800216c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001d72:	f000 f98f 	bl	8002094 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001d76:	f000 f9c3 	bl	8002100 <MX_SPI3_Init>
  MX_ADC1_Init();
 8001d7a:	f000 f94d 	bl	8002018 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	MAX31865_Init(3); // num of wires
 8001d7e:	2003      	movs	r0, #3
 8001d80:	f7ff fb9c 	bl	80014bc <MAX31865_Init>
	MAX31865_2_Init(3); // num of wires
 8001d84:	2003      	movs	r0, #3
 8001d86:	f7ff fd77 	bl	8001878 <MAX31865_2_Init>
	HAL_UART_Receive_DMA(&huart2, Buf_1ch, 1); // dmay tekrar kurduk yine alabilsin diye
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	495b      	ldr	r1, [pc, #364]	; (8001efc <main+0x1a4>)
 8001d8e:	485c      	ldr	r0, [pc, #368]	; (8001f00 <main+0x1a8>)
 8001d90:	f004 fe2f 	bl	80069f2 <HAL_UART_Receive_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001d94:	4b5b      	ldr	r3, [pc, #364]	; (8001f04 <main+0x1ac>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	4b5a      	ldr	r3, [pc, #360]	; (8001f04 <main+0x1ac>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f022 0204 	bic.w	r2, r2, #4
 8001da2:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001da4:	4b58      	ldr	r3, [pc, #352]	; (8001f08 <main+0x1b0>)
 8001da6:	f107 04e4 	add.w	r4, r7, #228	; 0xe4
 8001daa:	461d      	mov	r5, r3
 8001dac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001db0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001db4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001db8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f005 fb88 	bl	80074d4 <osThreadCreate>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	4a51      	ldr	r2, [pc, #324]	; (8001f0c <main+0x1b4>)
 8001dc8:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, Task2_Init, osPriorityNormal, 0, 128);
 8001dca:	4b51      	ldr	r3, [pc, #324]	; (8001f10 <main+0x1b8>)
 8001dcc:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 8001dd0:	461d      	mov	r5, r3
 8001dd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dd6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001dda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 8001dde:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001de2:	2100      	movs	r1, #0
 8001de4:	4618      	mov	r0, r3
 8001de6:	f005 fb75 	bl	80074d4 <osThreadCreate>
 8001dea:	4603      	mov	r3, r0
 8001dec:	4a49      	ldr	r2, [pc, #292]	; (8001f14 <main+0x1bc>)
 8001dee:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task3 */
  osThreadDef(Task3, Task3_Init, osPriorityNormal, 0, 128);
 8001df0:	4b49      	ldr	r3, [pc, #292]	; (8001f18 <main+0x1c0>)
 8001df2:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8001df6:	461d      	mov	r5, r3
 8001df8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dfc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task3Handle = osThreadCreate(osThread(Task3), NULL);
 8001e04:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f005 fb62 	bl	80074d4 <osThreadCreate>
 8001e10:	4603      	mov	r3, r0
 8001e12:	4a42      	ldr	r2, [pc, #264]	; (8001f1c <main+0x1c4>)
 8001e14:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task4 */
  osThreadDef(Task4, Task4_Init, osPriorityNormal, 0, 128);
 8001e16:	4b42      	ldr	r3, [pc, #264]	; (8001f20 <main+0x1c8>)
 8001e18:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8001e1c:	461d      	mov	r5, r3
 8001e1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task4Handle = osThreadCreate(osThread(Task4), NULL);
 8001e2a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001e2e:	2100      	movs	r1, #0
 8001e30:	4618      	mov	r0, r3
 8001e32:	f005 fb4f 	bl	80074d4 <osThreadCreate>
 8001e36:	4603      	mov	r3, r0
 8001e38:	4a3a      	ldr	r2, [pc, #232]	; (8001f24 <main+0x1cc>)
 8001e3a:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task5 */
  osThreadDef(Task5, Task5_Init, osPriorityNormal, 0, 128);
 8001e3c:	4b3a      	ldr	r3, [pc, #232]	; (8001f28 <main+0x1d0>)
 8001e3e:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8001e42:	461d      	mov	r5, r3
 8001e44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task5Handle = osThreadCreate(osThread(Task5), NULL);
 8001e50:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f005 fb3c 	bl	80074d4 <osThreadCreate>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	4a33      	ldr	r2, [pc, #204]	; (8001f2c <main+0x1d4>)
 8001e60:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task6 */
  osThreadDef(Task6, Task6_Init, osPriorityNormal, 0, 128);
 8001e62:	4b33      	ldr	r3, [pc, #204]	; (8001f30 <main+0x1d8>)
 8001e64:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001e68:	461d      	mov	r5, r3
 8001e6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e6e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task6Handle = osThreadCreate(osThread(Task6), NULL);
 8001e76:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f005 fb29 	bl	80074d4 <osThreadCreate>
 8001e82:	4603      	mov	r3, r0
 8001e84:	4a2b      	ldr	r2, [pc, #172]	; (8001f34 <main+0x1dc>)
 8001e86:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task7 */
  osThreadDef(Task7, Task7_Init, osPriorityNormal, 0, 128);
 8001e88:	4b2b      	ldr	r3, [pc, #172]	; (8001f38 <main+0x1e0>)
 8001e8a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001e8e:	461d      	mov	r5, r3
 8001e90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e94:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task7Handle = osThreadCreate(osThread(Task7), NULL);
 8001e9c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f005 fb16 	bl	80074d4 <osThreadCreate>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	4a24      	ldr	r2, [pc, #144]	; (8001f3c <main+0x1e4>)
 8001eac:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task8 */
  osThreadDef(Task8, Task8_Init, osPriorityNormal, 0, 128);
 8001eae:	4b24      	ldr	r3, [pc, #144]	; (8001f40 <main+0x1e8>)
 8001eb0:	f107 0420 	add.w	r4, r7, #32
 8001eb4:	461d      	mov	r5, r3
 8001eb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ebe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task8Handle = osThreadCreate(osThread(Task8), NULL);
 8001ec2:	f107 0320 	add.w	r3, r7, #32
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f005 fb03 	bl	80074d4 <osThreadCreate>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4a1c      	ldr	r2, [pc, #112]	; (8001f44 <main+0x1ec>)
 8001ed2:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task9 */
  osThreadDef(Task9, Task9_Init, osPriorityIdle, 0, 128);
 8001ed4:	4b1c      	ldr	r3, [pc, #112]	; (8001f48 <main+0x1f0>)
 8001ed6:	1d3c      	adds	r4, r7, #4
 8001ed8:	461d      	mov	r5, r3
 8001eda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001edc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ede:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ee2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task9Handle = osThreadCreate(osThread(Task9), NULL);
 8001ee6:	1d3b      	adds	r3, r7, #4
 8001ee8:	2100      	movs	r1, #0
 8001eea:	4618      	mov	r0, r3
 8001eec:	f005 faf2 	bl	80074d4 <osThreadCreate>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	4a16      	ldr	r2, [pc, #88]	; (8001f4c <main+0x1f4>)
 8001ef4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001ef6:	f005 fae6 	bl	80074c6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001efa:	e7fe      	b.n	8001efa <main+0x1a2>
 8001efc:	20000554 	.word	0x20000554
 8001f00:	200006a4 	.word	0x200006a4
 8001f04:	200006e8 	.word	0x200006e8
 8001f08:	0800d848 	.word	0x0800d848
 8001f0c:	2000072c 	.word	0x2000072c
 8001f10:	0800d864 	.word	0x0800d864
 8001f14:	20000730 	.word	0x20000730
 8001f18:	0800d880 	.word	0x0800d880
 8001f1c:	20000734 	.word	0x20000734
 8001f20:	0800d89c 	.word	0x0800d89c
 8001f24:	20000738 	.word	0x20000738
 8001f28:	0800d8b8 	.word	0x0800d8b8
 8001f2c:	2000073c 	.word	0x2000073c
 8001f30:	0800d8d4 	.word	0x0800d8d4
 8001f34:	20000740 	.word	0x20000740
 8001f38:	0800d8f0 	.word	0x0800d8f0
 8001f3c:	20000744 	.word	0x20000744
 8001f40:	0800d90c 	.word	0x0800d90c
 8001f44:	20000748 	.word	0x20000748
 8001f48:	0800d928 	.word	0x0800d928
 8001f4c:	2000074c 	.word	0x2000074c

08001f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b09c      	sub	sp, #112	; 0x70
 8001f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f56:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f5a:	2238      	movs	r2, #56	; 0x38
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f006 fc30 	bl	80087c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	2220      	movs	r2, #32
 8001f78:	2100      	movs	r1, #0
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f006 fc22 	bl	80087c4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f80:	2301      	movs	r3, #1
 8001f82:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f88:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8001f92:	2300      	movs	r3, #0
 8001f94:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f96:	2302      	movs	r3, #2
 8001f98:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f9e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001fa0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001fa4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001faa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f002 fc52 	bl	8004858 <HAL_RCC_OscConfig>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001fba:	f000 fd45 	bl	8002a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fbe:	230f      	movs	r3, #15
 8001fc0:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fd8:	2102      	movs	r1, #2
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f002 ff52 	bl	8004e84 <HAL_RCC_ClockConfig>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001fe6:	f000 fd2f 	bl	8002a48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001fea:	2302      	movs	r3, #2
 8001fec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001fee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ff2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ff4:	1d3b      	adds	r3, r7, #4
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f003 f9c0 	bl	800537c <HAL_RCCEx_PeriphCLKConfig>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002002:	f000 fd21 	bl	8002a48 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8002006:	4b03      	ldr	r3, [pc, #12]	; (8002014 <SystemClock_Config+0xc4>)
 8002008:	2201      	movs	r2, #1
 800200a:	601a      	str	r2, [r3, #0]
}
 800200c:	bf00      	nop
 800200e:	3770      	adds	r7, #112	; 0x70
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	42420070 	.word	0x42420070

08002018 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002028:	4b18      	ldr	r3, [pc, #96]	; (800208c <MX_ADC1_Init+0x74>)
 800202a:	4a19      	ldr	r2, [pc, #100]	; (8002090 <MX_ADC1_Init+0x78>)
 800202c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800202e:	4b17      	ldr	r3, [pc, #92]	; (800208c <MX_ADC1_Init+0x74>)
 8002030:	2200      	movs	r2, #0
 8002032:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002034:	4b15      	ldr	r3, [pc, #84]	; (800208c <MX_ADC1_Init+0x74>)
 8002036:	2200      	movs	r2, #0
 8002038:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800203a:	4b14      	ldr	r3, [pc, #80]	; (800208c <MX_ADC1_Init+0x74>)
 800203c:	2200      	movs	r2, #0
 800203e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002040:	4b12      	ldr	r3, [pc, #72]	; (800208c <MX_ADC1_Init+0x74>)
 8002042:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002046:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002048:	4b10      	ldr	r3, [pc, #64]	; (800208c <MX_ADC1_Init+0x74>)
 800204a:	2200      	movs	r2, #0
 800204c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800204e:	4b0f      	ldr	r3, [pc, #60]	; (800208c <MX_ADC1_Init+0x74>)
 8002050:	2201      	movs	r2, #1
 8002052:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002054:	480d      	ldr	r0, [pc, #52]	; (800208c <MX_ADC1_Init+0x74>)
 8002056:	f001 f891 	bl	800317c <HAL_ADC_Init>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002060:	f000 fcf2 	bl	8002a48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002064:	230a      	movs	r3, #10
 8002066:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002068:	2301      	movs	r3, #1
 800206a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800206c:	2305      	movs	r3, #5
 800206e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	4619      	mov	r1, r3
 8002074:	4805      	ldr	r0, [pc, #20]	; (800208c <MX_ADC1_Init+0x74>)
 8002076:	f001 fb45 	bl	8003704 <HAL_ADC_ConfigChannel>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002080:	f000 fce2 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002084:	bf00      	nop
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	20000580 	.word	0x20000580
 8002090:	40012400 	.word	0x40012400

08002094 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002098:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <MX_SPI1_Init+0x64>)
 800209a:	4a18      	ldr	r2, [pc, #96]	; (80020fc <MX_SPI1_Init+0x68>)
 800209c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800209e:	4b16      	ldr	r3, [pc, #88]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020a6:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020b2:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80020b8:	4b0f      	ldr	r3, [pc, #60]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020be:	4b0e      	ldr	r3, [pc, #56]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80020c6:	4b0c      	ldr	r3, [pc, #48]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020c8:	2218      	movs	r2, #24
 80020ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020cc:	4b0a      	ldr	r3, [pc, #40]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020d2:	4b09      	ldr	r3, [pc, #36]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020d8:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020da:	2200      	movs	r2, #0
 80020dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80020de:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020e0:	220a      	movs	r2, #10
 80020e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80020e4:	4804      	ldr	r0, [pc, #16]	; (80020f8 <MX_SPI1_Init+0x64>)
 80020e6:	f003 fbdd 	bl	80058a4 <HAL_SPI_Init>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80020f0:	f000 fcaa 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80020f4:	bf00      	nop
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	200005f4 	.word	0x200005f4
 80020fc:	40013000 	.word	0x40013000

08002100 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002104:	4b17      	ldr	r3, [pc, #92]	; (8002164 <MX_SPI3_Init+0x64>)
 8002106:	4a18      	ldr	r2, [pc, #96]	; (8002168 <MX_SPI3_Init+0x68>)
 8002108:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800210a:	4b16      	ldr	r3, [pc, #88]	; (8002164 <MX_SPI3_Init+0x64>)
 800210c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002110:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002112:	4b14      	ldr	r3, [pc, #80]	; (8002164 <MX_SPI3_Init+0x64>)
 8002114:	2200      	movs	r2, #0
 8002116:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002118:	4b12      	ldr	r3, [pc, #72]	; (8002164 <MX_SPI3_Init+0x64>)
 800211a:	2200      	movs	r2, #0
 800211c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800211e:	4b11      	ldr	r3, [pc, #68]	; (8002164 <MX_SPI3_Init+0x64>)
 8002120:	2200      	movs	r2, #0
 8002122:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002124:	4b0f      	ldr	r3, [pc, #60]	; (8002164 <MX_SPI3_Init+0x64>)
 8002126:	2201      	movs	r2, #1
 8002128:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800212a:	4b0e      	ldr	r3, [pc, #56]	; (8002164 <MX_SPI3_Init+0x64>)
 800212c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002130:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002132:	4b0c      	ldr	r3, [pc, #48]	; (8002164 <MX_SPI3_Init+0x64>)
 8002134:	2218      	movs	r2, #24
 8002136:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002138:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <MX_SPI3_Init+0x64>)
 800213a:	2200      	movs	r2, #0
 800213c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800213e:	4b09      	ldr	r3, [pc, #36]	; (8002164 <MX_SPI3_Init+0x64>)
 8002140:	2200      	movs	r2, #0
 8002142:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002144:	4b07      	ldr	r3, [pc, #28]	; (8002164 <MX_SPI3_Init+0x64>)
 8002146:	2200      	movs	r2, #0
 8002148:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800214a:	4b06      	ldr	r3, [pc, #24]	; (8002164 <MX_SPI3_Init+0x64>)
 800214c:	220a      	movs	r2, #10
 800214e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002150:	4804      	ldr	r0, [pc, #16]	; (8002164 <MX_SPI3_Init+0x64>)
 8002152:	f003 fba7 	bl	80058a4 <HAL_SPI_Init>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800215c:	f000 fc74 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002160:	bf00      	nop
 8002162:	bd80      	pop	{r7, pc}
 8002164:	2000064c 	.word	0x2000064c
 8002168:	40003c00 	.word	0x40003c00

0800216c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002170:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <MX_USART2_UART_Init+0x4c>)
 8002172:	4a12      	ldr	r2, [pc, #72]	; (80021bc <MX_USART2_UART_Init+0x50>)
 8002174:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002176:	4b10      	ldr	r3, [pc, #64]	; (80021b8 <MX_USART2_UART_Init+0x4c>)
 8002178:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800217c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800217e:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <MX_USART2_UART_Init+0x4c>)
 8002180:	2200      	movs	r2, #0
 8002182:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002184:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <MX_USART2_UART_Init+0x4c>)
 8002186:	2200      	movs	r2, #0
 8002188:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800218a:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <MX_USART2_UART_Init+0x4c>)
 800218c:	2200      	movs	r2, #0
 800218e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002190:	4b09      	ldr	r3, [pc, #36]	; (80021b8 <MX_USART2_UART_Init+0x4c>)
 8002192:	220c      	movs	r2, #12
 8002194:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002196:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <MX_USART2_UART_Init+0x4c>)
 8002198:	2200      	movs	r2, #0
 800219a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <MX_USART2_UART_Init+0x4c>)
 800219e:	2200      	movs	r2, #0
 80021a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021a2:	4805      	ldr	r0, [pc, #20]	; (80021b8 <MX_USART2_UART_Init+0x4c>)
 80021a4:	f004 fb46 	bl	8006834 <HAL_UART_Init>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80021ae:	f000 fc4b 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	200006a4 	.word	0x200006a4
 80021bc:	40004400 	.word	0x40004400

080021c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021c6:	4b10      	ldr	r3, [pc, #64]	; (8002208 <MX_DMA_Init+0x48>)
 80021c8:	695b      	ldr	r3, [r3, #20]
 80021ca:	4a0f      	ldr	r2, [pc, #60]	; (8002208 <MX_DMA_Init+0x48>)
 80021cc:	f043 0301 	orr.w	r3, r3, #1
 80021d0:	6153      	str	r3, [r2, #20]
 80021d2:	4b0d      	ldr	r3, [pc, #52]	; (8002208 <MX_DMA_Init+0x48>)
 80021d4:	695b      	ldr	r3, [r3, #20]
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80021de:	2200      	movs	r2, #0
 80021e0:	2105      	movs	r1, #5
 80021e2:	200b      	movs	r0, #11
 80021e4:	f001 fcd7 	bl	8003b96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80021e8:	200b      	movs	r0, #11
 80021ea:	f001 fcf0 	bl	8003bce <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80021ee:	2200      	movs	r2, #0
 80021f0:	2105      	movs	r1, #5
 80021f2:	2010      	movs	r0, #16
 80021f4:	f001 fccf 	bl	8003b96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80021f8:	2010      	movs	r0, #16
 80021fa:	f001 fce8 	bl	8003bce <HAL_NVIC_EnableIRQ>

}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000

0800220c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002212:	f107 0310 	add.w	r3, r7, #16
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	605a      	str	r2, [r3, #4]
 800221c:	609a      	str	r2, [r3, #8]
 800221e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002220:	4b37      	ldr	r3, [pc, #220]	; (8002300 <MX_GPIO_Init+0xf4>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	4a36      	ldr	r2, [pc, #216]	; (8002300 <MX_GPIO_Init+0xf4>)
 8002226:	f043 0320 	orr.w	r3, r3, #32
 800222a:	6193      	str	r3, [r2, #24]
 800222c:	4b34      	ldr	r3, [pc, #208]	; (8002300 <MX_GPIO_Init+0xf4>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f003 0320 	and.w	r3, r3, #32
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002238:	4b31      	ldr	r3, [pc, #196]	; (8002300 <MX_GPIO_Init+0xf4>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	4a30      	ldr	r2, [pc, #192]	; (8002300 <MX_GPIO_Init+0xf4>)
 800223e:	f043 0310 	orr.w	r3, r3, #16
 8002242:	6193      	str	r3, [r2, #24]
 8002244:	4b2e      	ldr	r3, [pc, #184]	; (8002300 <MX_GPIO_Init+0xf4>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	f003 0310 	and.w	r3, r3, #16
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002250:	4b2b      	ldr	r3, [pc, #172]	; (8002300 <MX_GPIO_Init+0xf4>)
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	4a2a      	ldr	r2, [pc, #168]	; (8002300 <MX_GPIO_Init+0xf4>)
 8002256:	f043 0304 	orr.w	r3, r3, #4
 800225a:	6193      	str	r3, [r2, #24]
 800225c:	4b28      	ldr	r3, [pc, #160]	; (8002300 <MX_GPIO_Init+0xf4>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f003 0304 	and.w	r3, r3, #4
 8002264:	607b      	str	r3, [r7, #4]
 8002266:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002268:	4b25      	ldr	r3, [pc, #148]	; (8002300 <MX_GPIO_Init+0xf4>)
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	4a24      	ldr	r2, [pc, #144]	; (8002300 <MX_GPIO_Init+0xf4>)
 800226e:	f043 0308 	orr.w	r3, r3, #8
 8002272:	6193      	str	r3, [r2, #24]
 8002274:	4b22      	ldr	r3, [pc, #136]	; (8002300 <MX_GPIO_Init+0xf4>)
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	f003 0308 	and.w	r3, r3, #8
 800227c:	603b      	str	r3, [r7, #0]
 800227e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|m1_Pin|m2_Pin|m3_Pin
 8002280:	2200      	movs	r2, #0
 8002282:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8002286:	481f      	ldr	r0, [pc, #124]	; (8002304 <MX_GPIO_Init+0xf8>)
 8002288:	f002 facd 	bl	8004826 <HAL_GPIO_WritePin>
                          |m4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Sensor1_Pin Sensor7_Pin Sensor6_Pin Sensor5_Pin */
  GPIO_InitStruct.Pin = Sensor1_Pin|Sensor7_Pin|Sensor6_Pin|Sensor5_Pin;
 800228c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002290:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800229a:	f107 0310 	add.w	r3, r7, #16
 800229e:	4619      	mov	r1, r3
 80022a0:	4819      	ldr	r0, [pc, #100]	; (8002308 <MX_GPIO_Init+0xfc>)
 80022a2:	f002 f925 	bl	80044f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor4_Pin Sensor3_Pin Sensor2_Pin */
  GPIO_InitStruct.Pin = Sensor4_Pin|Sensor3_Pin|Sensor2_Pin;
 80022a6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80022aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b4:	f107 0310 	add.w	r3, r7, #16
 80022b8:	4619      	mov	r1, r3
 80022ba:	4814      	ldr	r0, [pc, #80]	; (800230c <MX_GPIO_Init+0x100>)
 80022bc:	f002 f918 	bl	80044f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_CS_Pin m1_Pin m2_Pin m3_Pin
                           m4_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|m1_Pin|m2_Pin|m3_Pin
 80022c0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80022c4:	613b      	str	r3, [r7, #16]
                          |m4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c6:	2301      	movs	r3, #1
 80022c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ce:	2302      	movs	r3, #2
 80022d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d2:	f107 0310 	add.w	r3, r7, #16
 80022d6:	4619      	mov	r1, r3
 80022d8:	480a      	ldr	r0, [pc, #40]	; (8002304 <MX_GPIO_Init+0xf8>)
 80022da:	f002 f909 	bl	80044f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS1_Pin */
  GPIO_InitStruct.Pin = SPI3_CS1_Pin;
 80022de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022e4:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <MX_GPIO_Init+0x104>)
 80022e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI3_CS1_GPIO_Port, &GPIO_InitStruct);
 80022ec:	f107 0310 	add.w	r3, r7, #16
 80022f0:	4619      	mov	r1, r3
 80022f2:	4804      	ldr	r0, [pc, #16]	; (8002304 <MX_GPIO_Init+0xf8>)
 80022f4:	f002 f8fc 	bl	80044f0 <HAL_GPIO_Init>

}
 80022f8:	bf00      	nop
 80022fa:	3720      	adds	r7, #32
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40021000 	.word	0x40021000
 8002304:	40010800 	.word	0x40010800
 8002308:	40010c00 	.word	0x40010c00
 800230c:	40011000 	.word	0x40011000
 8002310:	10110000 	.word	0x10110000

08002314 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		i++;
 800231c:	4b09      	ldr	r3, [pc, #36]	; (8002344 <StartDefaultTask+0x30>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	3301      	adds	r3, #1
 8002322:	4a08      	ldr	r2, [pc, #32]	; (8002344 <StartDefaultTask+0x30>)
 8002324:	6013      	str	r3, [r2, #0]
		HAL_Delay(1000);
 8002326:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800232a:	f000 ff03 	bl	8003134 <HAL_Delay>
		if(i==3){
 800232e:	4b05      	ldr	r3, [pc, #20]	; (8002344 <StartDefaultTask+0x30>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b03      	cmp	r3, #3
 8002334:	d102      	bne.n	800233c <StartDefaultTask+0x28>
			task2=1;
 8002336:	4b04      	ldr	r3, [pc, #16]	; (8002348 <StartDefaultTask+0x34>)
 8002338:	2201      	movs	r2, #1
 800233a:	701a      	strb	r2, [r3, #0]
		}
		osDelay(50);
 800233c:	2032      	movs	r0, #50	; 0x32
 800233e:	f005 f915 	bl	800756c <osDelay>
		i++;
 8002342:	e7eb      	b.n	800231c <StartDefaultTask+0x8>
 8002344:	200004dc 	.word	0x200004dc
 8002348:	200004d8 	.word	0x200004d8

0800234c <Task2_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task2_Init */
void Task2_Init(void const * argument)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_Init */
	/* Infinite loop */
	for(;;)
	{
		if(task2==1){
 8002354:	4b0d      	ldr	r3, [pc, #52]	; (800238c <Task2_Init+0x40>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d013      	beq.n	8002384 <Task2_Init+0x38>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800235c:	2201      	movs	r2, #1
 800235e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002362:	480b      	ldr	r0, [pc, #44]	; (8002390 <Task2_Init+0x44>)
 8002364:	f002 fa5f 	bl	8004826 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8002368:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800236c:	f000 fee2 	bl	8003134 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002370:	2200      	movs	r2, #0
 8002372:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002376:	4806      	ldr	r0, [pc, #24]	; (8002390 <Task2_Init+0x44>)
 8002378:	f002 fa55 	bl	8004826 <HAL_GPIO_WritePin>
			HAL_Delay(1000);}
 800237c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002380:	f000 fed8 	bl	8003134 <HAL_Delay>
		osDelay(25);
 8002384:	2019      	movs	r0, #25
 8002386:	f005 f8f1 	bl	800756c <osDelay>
		if(task2==1){
 800238a:	e7e3      	b.n	8002354 <Task2_Init+0x8>
 800238c:	200004d8 	.word	0x200004d8
 8002390:	40010800 	.word	0x40010800

08002394 <Task3_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task3_Init */
void Task3_Init(void const * argument)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task3_Init */
	/* Infinite loop */
	for(;;)
	{
		ADC_ChannelConfTypeDef sConfig = {3};
 800239c:	f107 030c 	add.w	r3, r7, #12
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	605a      	str	r2, [r3, #4]
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	2303      	movs	r3, #3
 80023aa:	60fb      	str	r3, [r7, #12]

		sConfig.Channel = ADC_CHANNEL_10;
 80023ac:	230a      	movs	r3, #10
 80023ae:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1;
 80023b0:	2301      	movs	r3, #1
 80023b2:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80023b4:	2305      	movs	r3, #5
 80023b6:	617b      	str	r3, [r7, #20]
		if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023b8:	f107 030c 	add.w	r3, r7, #12
 80023bc:	4619      	mov	r1, r3
 80023be:	486b      	ldr	r0, [pc, #428]	; (800256c <Task3_Init+0x1d8>)
 80023c0:	f001 f9a0 	bl	8003704 <HAL_ADC_ConfigChannel>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <Task3_Init+0x3a>
		{
			Error_Handler();
 80023ca:	f000 fb3d 	bl	8002a48 <Error_Handler>
		}
		HAL_ADC_Start(&hadc1);
 80023ce:	4867      	ldr	r0, [pc, #412]	; (800256c <Task3_Init+0x1d8>)
 80023d0:	f000 ffac 	bl	800332c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1,100);
 80023d4:	2164      	movs	r1, #100	; 0x64
 80023d6:	4865      	ldr	r0, [pc, #404]	; (800256c <Task3_Init+0x1d8>)
 80023d8:	f001 f882 	bl	80034e0 <HAL_ADC_PollForConversion>
		adc_val1=(float)HAL_ADC_GetValue(&hadc1);
 80023dc:	4863      	ldr	r0, [pc, #396]	; (800256c <Task3_Init+0x1d8>)
 80023de:	f001 f985 	bl	80036ec <HAL_ADC_GetValue>
 80023e2:	4603      	mov	r3, r0
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe fd99 	bl	8000f1c <__aeabi_ui2f>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7fe fe63 	bl	80010b8 <__aeabi_f2iz>
 80023f2:	4603      	mov	r3, r0
 80023f4:	4a5e      	ldr	r2, [pc, #376]	; (8002570 <Task3_Init+0x1dc>)
 80023f6:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 80023f8:	485c      	ldr	r0, [pc, #368]	; (800256c <Task3_Init+0x1d8>)
 80023fa:	f001 f845 	bl	8003488 <HAL_ADC_Stop>
		sprintf(str,"%d",adc_val1);
 80023fe:	4b5c      	ldr	r3, [pc, #368]	; (8002570 <Task3_Init+0x1dc>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	461a      	mov	r2, r3
 8002404:	495b      	ldr	r1, [pc, #364]	; (8002574 <Task3_Init+0x1e0>)
 8002406:	485c      	ldr	r0, [pc, #368]	; (8002578 <Task3_Init+0x1e4>)
 8002408:	f006 ff9a 	bl	8009340 <siprintf>
		HAL_UART_Transmit(&huart2,str,sizeof(str),500);
 800240c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002410:	220a      	movs	r2, #10
 8002412:	4959      	ldr	r1, [pc, #356]	; (8002578 <Task3_Init+0x1e4>)
 8002414:	4859      	ldr	r0, [pc, #356]	; (800257c <Task3_Init+0x1e8>)
 8002416:	f004 fa5a 	bl	80068ce <HAL_UART_Transmit>
		//		  ADC_ChannelConfTypeDef sConfig = {1};

		sConfig.Channel = ADC_CHANNEL_11;
 800241a:	230b      	movs	r3, #11
 800241c:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1;
 800241e:	2301      	movs	r3, #1
 8002420:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002422:	2305      	movs	r3, #5
 8002424:	617b      	str	r3, [r7, #20]
		if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002426:	f107 030c 	add.w	r3, r7, #12
 800242a:	4619      	mov	r1, r3
 800242c:	484f      	ldr	r0, [pc, #316]	; (800256c <Task3_Init+0x1d8>)
 800242e:	f001 f969 	bl	8003704 <HAL_ADC_ConfigChannel>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <Task3_Init+0xa8>
		{
			Error_Handler();
 8002438:	f000 fb06 	bl	8002a48 <Error_Handler>
		}
		HAL_ADC_Start(&hadc1);
 800243c:	484b      	ldr	r0, [pc, #300]	; (800256c <Task3_Init+0x1d8>)
 800243e:	f000 ff75 	bl	800332c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1,100);
 8002442:	2164      	movs	r1, #100	; 0x64
 8002444:	4849      	ldr	r0, [pc, #292]	; (800256c <Task3_Init+0x1d8>)
 8002446:	f001 f84b 	bl	80034e0 <HAL_ADC_PollForConversion>
		adc_val2=(float)HAL_ADC_GetValue(&hadc1);
 800244a:	4848      	ldr	r0, [pc, #288]	; (800256c <Task3_Init+0x1d8>)
 800244c:	f001 f94e 	bl	80036ec <HAL_ADC_GetValue>
 8002450:	4603      	mov	r3, r0
 8002452:	4618      	mov	r0, r3
 8002454:	f7fe fd62 	bl	8000f1c <__aeabi_ui2f>
 8002458:	4603      	mov	r3, r0
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe fe2c 	bl	80010b8 <__aeabi_f2iz>
 8002460:	4603      	mov	r3, r0
 8002462:	4a47      	ldr	r2, [pc, #284]	; (8002580 <Task3_Init+0x1ec>)
 8002464:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8002466:	4841      	ldr	r0, [pc, #260]	; (800256c <Task3_Init+0x1d8>)
 8002468:	f001 f80e 	bl	8003488 <HAL_ADC_Stop>
		sprintf(str2,"%d",adc_val2);
 800246c:	4b44      	ldr	r3, [pc, #272]	; (8002580 <Task3_Init+0x1ec>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	461a      	mov	r2, r3
 8002472:	4940      	ldr	r1, [pc, #256]	; (8002574 <Task3_Init+0x1e0>)
 8002474:	4843      	ldr	r0, [pc, #268]	; (8002584 <Task3_Init+0x1f0>)
 8002476:	f006 ff63 	bl	8009340 <siprintf>
		HAL_UART_Transmit(&huart2,str2,sizeof(str2),500);
 800247a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800247e:	220a      	movs	r2, #10
 8002480:	4940      	ldr	r1, [pc, #256]	; (8002584 <Task3_Init+0x1f0>)
 8002482:	483e      	ldr	r0, [pc, #248]	; (800257c <Task3_Init+0x1e8>)
 8002484:	f004 fa23 	bl	80068ce <HAL_UART_Transmit>

		sConfig.Channel = ADC_CHANNEL_12;
 8002488:	230c      	movs	r3, #12
 800248a:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1;
 800248c:	2301      	movs	r3, #1
 800248e:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002490:	2305      	movs	r3, #5
 8002492:	617b      	str	r3, [r7, #20]
		if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	4619      	mov	r1, r3
 800249a:	4834      	ldr	r0, [pc, #208]	; (800256c <Task3_Init+0x1d8>)
 800249c:	f001 f932 	bl	8003704 <HAL_ADC_ConfigChannel>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <Task3_Init+0x116>
		{
			Error_Handler();
 80024a6:	f000 facf 	bl	8002a48 <Error_Handler>
		}
		HAL_ADC_Start(&hadc1);
 80024aa:	4830      	ldr	r0, [pc, #192]	; (800256c <Task3_Init+0x1d8>)
 80024ac:	f000 ff3e 	bl	800332c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1,100);
 80024b0:	2164      	movs	r1, #100	; 0x64
 80024b2:	482e      	ldr	r0, [pc, #184]	; (800256c <Task3_Init+0x1d8>)
 80024b4:	f001 f814 	bl	80034e0 <HAL_ADC_PollForConversion>
		adc_val3=(float)HAL_ADC_GetValue(&hadc1);
 80024b8:	482c      	ldr	r0, [pc, #176]	; (800256c <Task3_Init+0x1d8>)
 80024ba:	f001 f917 	bl	80036ec <HAL_ADC_GetValue>
 80024be:	4603      	mov	r3, r0
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe fd2b 	bl	8000f1c <__aeabi_ui2f>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fe fdf5 	bl	80010b8 <__aeabi_f2iz>
 80024ce:	4603      	mov	r3, r0
 80024d0:	4a2d      	ldr	r2, [pc, #180]	; (8002588 <Task3_Init+0x1f4>)
 80024d2:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 80024d4:	4825      	ldr	r0, [pc, #148]	; (800256c <Task3_Init+0x1d8>)
 80024d6:	f000 ffd7 	bl	8003488 <HAL_ADC_Stop>
		sprintf(str3,"%d",adc_val2);
 80024da:	4b29      	ldr	r3, [pc, #164]	; (8002580 <Task3_Init+0x1ec>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	461a      	mov	r2, r3
 80024e0:	4924      	ldr	r1, [pc, #144]	; (8002574 <Task3_Init+0x1e0>)
 80024e2:	482a      	ldr	r0, [pc, #168]	; (800258c <Task3_Init+0x1f8>)
 80024e4:	f006 ff2c 	bl	8009340 <siprintf>
		HAL_UART_Transmit(&huart2,str3,sizeof(str3),500);
 80024e8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80024ec:	220a      	movs	r2, #10
 80024ee:	4927      	ldr	r1, [pc, #156]	; (800258c <Task3_Init+0x1f8>)
 80024f0:	4822      	ldr	r0, [pc, #136]	; (800257c <Task3_Init+0x1e8>)
 80024f2:	f004 f9ec 	bl	80068ce <HAL_UART_Transmit>

		sConfig.Channel = ADC_CHANNEL_13;
 80024f6:	230d      	movs	r3, #13
 80024f8:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1;
 80024fa:	2301      	movs	r3, #1
 80024fc:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80024fe:	2305      	movs	r3, #5
 8002500:	617b      	str	r3, [r7, #20]
		if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	4619      	mov	r1, r3
 8002508:	4818      	ldr	r0, [pc, #96]	; (800256c <Task3_Init+0x1d8>)
 800250a:	f001 f8fb 	bl	8003704 <HAL_ADC_ConfigChannel>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <Task3_Init+0x184>
		{
			Error_Handler();
 8002514:	f000 fa98 	bl	8002a48 <Error_Handler>
		}
		HAL_ADC_Start(&hadc1);
 8002518:	4814      	ldr	r0, [pc, #80]	; (800256c <Task3_Init+0x1d8>)
 800251a:	f000 ff07 	bl	800332c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1,100);
 800251e:	2164      	movs	r1, #100	; 0x64
 8002520:	4812      	ldr	r0, [pc, #72]	; (800256c <Task3_Init+0x1d8>)
 8002522:	f000 ffdd 	bl	80034e0 <HAL_ADC_PollForConversion>
		adc_val4=(float)HAL_ADC_GetValue(&hadc1);
 8002526:	4811      	ldr	r0, [pc, #68]	; (800256c <Task3_Init+0x1d8>)
 8002528:	f001 f8e0 	bl	80036ec <HAL_ADC_GetValue>
 800252c:	4603      	mov	r3, r0
 800252e:	4618      	mov	r0, r3
 8002530:	f7fe fcf4 	bl	8000f1c <__aeabi_ui2f>
 8002534:	4603      	mov	r3, r0
 8002536:	4618      	mov	r0, r3
 8002538:	f7fe fdbe 	bl	80010b8 <__aeabi_f2iz>
 800253c:	4603      	mov	r3, r0
 800253e:	4a14      	ldr	r2, [pc, #80]	; (8002590 <Task3_Init+0x1fc>)
 8002540:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8002542:	480a      	ldr	r0, [pc, #40]	; (800256c <Task3_Init+0x1d8>)
 8002544:	f000 ffa0 	bl	8003488 <HAL_ADC_Stop>
		sprintf(str4,"%d",adc_val4);
 8002548:	4b11      	ldr	r3, [pc, #68]	; (8002590 <Task3_Init+0x1fc>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	4909      	ldr	r1, [pc, #36]	; (8002574 <Task3_Init+0x1e0>)
 8002550:	4810      	ldr	r0, [pc, #64]	; (8002594 <Task3_Init+0x200>)
 8002552:	f006 fef5 	bl	8009340 <siprintf>
		HAL_UART_Transmit(&huart2,str4,sizeof(str4),500);
 8002556:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800255a:	220a      	movs	r2, #10
 800255c:	490d      	ldr	r1, [pc, #52]	; (8002594 <Task3_Init+0x200>)
 800255e:	4807      	ldr	r0, [pc, #28]	; (800257c <Task3_Init+0x1e8>)
 8002560:	f004 f9b5 	bl	80068ce <HAL_UART_Transmit>

		osDelay(200);
 8002564:	20c8      	movs	r0, #200	; 0xc8
 8002566:	f005 f801 	bl	800756c <osDelay>
	{
 800256a:	e717      	b.n	800239c <Task3_Init+0x8>
 800256c:	20000580 	.word	0x20000580
 8002570:	200004e0 	.word	0x200004e0
 8002574:	0800d944 	.word	0x0800d944
 8002578:	200004e4 	.word	0x200004e4
 800257c:	200006a4 	.word	0x200006a4
 8002580:	200004f0 	.word	0x200004f0
 8002584:	200004f4 	.word	0x200004f4
 8002588:	20000500 	.word	0x20000500
 800258c:	20000504 	.word	0x20000504
 8002590:	20000510 	.word	0x20000510
 8002594:	20000514 	.word	0x20000514

08002598 <Task4_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task4_Init */
void Task4_Init(void const * argument)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task4_Init */
	/* Infinite loop */
	for(;;)
	{
		Sensor1 = HAL_GPIO_ReadPin(GPIOB,Sensor1_Pin);
 80025a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025a4:	481f      	ldr	r0, [pc, #124]	; (8002624 <Task4_Init+0x8c>)
 80025a6:	f002 f927 	bl	80047f8 <HAL_GPIO_ReadPin>
 80025aa:	4603      	mov	r3, r0
 80025ac:	461a      	mov	r2, r3
 80025ae:	4b1e      	ldr	r3, [pc, #120]	; (8002628 <Task4_Init+0x90>)
 80025b0:	701a      	strb	r2, [r3, #0]
		Sensor2 = HAL_GPIO_ReadPin(GPIOC,Sensor2_Pin);
 80025b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025b6:	481d      	ldr	r0, [pc, #116]	; (800262c <Task4_Init+0x94>)
 80025b8:	f002 f91e 	bl	80047f8 <HAL_GPIO_ReadPin>
 80025bc:	4603      	mov	r3, r0
 80025be:	461a      	mov	r2, r3
 80025c0:	4b1b      	ldr	r3, [pc, #108]	; (8002630 <Task4_Init+0x98>)
 80025c2:	701a      	strb	r2, [r3, #0]
		Sensor3 = HAL_GPIO_ReadPin(GPIOC,Sensor3_Pin);
 80025c4:	2180      	movs	r1, #128	; 0x80
 80025c6:	4819      	ldr	r0, [pc, #100]	; (800262c <Task4_Init+0x94>)
 80025c8:	f002 f916 	bl	80047f8 <HAL_GPIO_ReadPin>
 80025cc:	4603      	mov	r3, r0
 80025ce:	461a      	mov	r2, r3
 80025d0:	4b18      	ldr	r3, [pc, #96]	; (8002634 <Task4_Init+0x9c>)
 80025d2:	701a      	strb	r2, [r3, #0]
		Sensor4 = HAL_GPIO_ReadPin(GPIOC,Sensor4_Pin);
 80025d4:	2140      	movs	r1, #64	; 0x40
 80025d6:	4815      	ldr	r0, [pc, #84]	; (800262c <Task4_Init+0x94>)
 80025d8:	f002 f90e 	bl	80047f8 <HAL_GPIO_ReadPin>
 80025dc:	4603      	mov	r3, r0
 80025de:	461a      	mov	r2, r3
 80025e0:	4b15      	ldr	r3, [pc, #84]	; (8002638 <Task4_Init+0xa0>)
 80025e2:	701a      	strb	r2, [r3, #0]
		Sensor5 = HAL_GPIO_ReadPin(GPIOB,Sensor5_Pin);
 80025e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025e8:	480e      	ldr	r0, [pc, #56]	; (8002624 <Task4_Init+0x8c>)
 80025ea:	f002 f905 	bl	80047f8 <HAL_GPIO_ReadPin>
 80025ee:	4603      	mov	r3, r0
 80025f0:	461a      	mov	r2, r3
 80025f2:	4b12      	ldr	r3, [pc, #72]	; (800263c <Task4_Init+0xa4>)
 80025f4:	701a      	strb	r2, [r3, #0]
		Sensor6 = HAL_GPIO_ReadPin(GPIOB,Sensor6_Pin);
 80025f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025fa:	480a      	ldr	r0, [pc, #40]	; (8002624 <Task4_Init+0x8c>)
 80025fc:	f002 f8fc 	bl	80047f8 <HAL_GPIO_ReadPin>
 8002600:	4603      	mov	r3, r0
 8002602:	461a      	mov	r2, r3
 8002604:	4b0e      	ldr	r3, [pc, #56]	; (8002640 <Task4_Init+0xa8>)
 8002606:	701a      	strb	r2, [r3, #0]
		Sensor7 = HAL_GPIO_ReadPin(GPIOB,Sensor7_Pin);
 8002608:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800260c:	4805      	ldr	r0, [pc, #20]	; (8002624 <Task4_Init+0x8c>)
 800260e:	f002 f8f3 	bl	80047f8 <HAL_GPIO_ReadPin>
 8002612:	4603      	mov	r3, r0
 8002614:	461a      	mov	r2, r3
 8002616:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <Task4_Init+0xac>)
 8002618:	701a      	strb	r2, [r3, #0]
		osDelay(100);
 800261a:	2064      	movs	r0, #100	; 0x64
 800261c:	f004 ffa6 	bl	800756c <osDelay>
		Sensor1 = HAL_GPIO_ReadPin(GPIOB,Sensor1_Pin);
 8002620:	e7be      	b.n	80025a0 <Task4_Init+0x8>
 8002622:	bf00      	nop
 8002624:	40010c00 	.word	0x40010c00
 8002628:	2000051f 	.word	0x2000051f
 800262c:	40011000 	.word	0x40011000
 8002630:	20000520 	.word	0x20000520
 8002634:	20000521 	.word	0x20000521
 8002638:	20000522 	.word	0x20000522
 800263c:	20000523 	.word	0x20000523
 8002640:	20000524 	.word	0x20000524
 8002644:	20000525 	.word	0x20000525

08002648 <Task5_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task5_Init */
void Task5_Init(void const * argument)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task5_Init */
	/* Infinite loop */
	for(;;)
	{

		sendData("1111111");
 8002650:	4803      	ldr	r0, [pc, #12]	; (8002660 <Task5_Init+0x18>)
 8002652:	f7ff fb4b 	bl	8001cec <sendData>

		osDelay(100);
 8002656:	2064      	movs	r0, #100	; 0x64
 8002658:	f004 ff88 	bl	800756c <osDelay>
		sendData("1111111");
 800265c:	e7f8      	b.n	8002650 <Task5_Init+0x8>
 800265e:	bf00      	nop
 8002660:	0800d948 	.word	0x0800d948
 8002664:	00000000 	.word	0x00000000

08002668 <Task6_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task6_Init */
void Task6_Init(void const * argument)
{
 8002668:	b5b0      	push	{r4, r5, r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task6_Init */
	/* Infinite loop */
	for(;;)
	{
		PT100_TemperatureHopper = MAX31865_Get_Temperature2();
 8002670:	f7ff f97e 	bl	8001970 <MAX31865_Get_Temperature2>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	4610      	mov	r0, r2
 800267a:	4619      	mov	r1, r3
 800267c:	f7fe fb48 	bl	8000d10 <__aeabi_d2f>
 8002680:	4603      	mov	r3, r0
 8002682:	4a59      	ldr	r2, [pc, #356]	; (80027e8 <Task6_Init+0x180>)
 8002684:	6013      	str	r3, [r2, #0]
		if (PT100_TemperatureHopper >= 0) {
 8002686:	4b58      	ldr	r3, [pc, #352]	; (80027e8 <Task6_Init+0x180>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f04f 0100 	mov.w	r1, #0
 800268e:	4618      	mov	r0, r3
 8002690:	f7fe fcfe 	bl	8001090 <__aeabi_fcmpge>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d04c      	beq.n	8002734 <Task6_Init+0xcc>
			PT100_TemperatureHopper = PT100_TemperatureHopper + 0.05;
 800269a:	4b53      	ldr	r3, [pc, #332]	; (80027e8 <Task6_Init+0x180>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fd ffe6 	bl	8000670 <__aeabi_f2d>
 80026a4:	a34e      	add	r3, pc, #312	; (adr r3, 80027e0 <Task6_Init+0x178>)
 80026a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026aa:	f7fd fe83 	bl	80003b4 <__adddf3>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	4610      	mov	r0, r2
 80026b4:	4619      	mov	r1, r3
 80026b6:	f7fe fb2b 	bl	8000d10 <__aeabi_d2f>
 80026ba:	4603      	mov	r3, r0
 80026bc:	4a4a      	ldr	r2, [pc, #296]	; (80027e8 <Task6_Init+0x180>)
 80026be:	6013      	str	r3, [r2, #0]
			sprintf(temperatureHopper, "+%d.%d", (uint16_t) (PT100_TemperatureHopper),((uint16_t) (PT100_TemperatureHopper * 100)- ((uint16_t) PT100_TemperatureHopper) * 100) / 10);
 80026c0:	4b49      	ldr	r3, [pc, #292]	; (80027e8 <Task6_Init+0x180>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fe fd1d 	bl	8001104 <__aeabi_f2uiz>
 80026ca:	4603      	mov	r3, r0
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	461d      	mov	r5, r3
 80026d0:	4b45      	ldr	r3, [pc, #276]	; (80027e8 <Task6_Init+0x180>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4945      	ldr	r1, [pc, #276]	; (80027ec <Task6_Init+0x184>)
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd fdb2 	bl	8000240 <__aeabi_fmul>
 80026dc:	4603      	mov	r3, r0
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fd10 	bl	8001104 <__aeabi_f2uiz>
 80026e4:	4603      	mov	r3, r0
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	461c      	mov	r4, r3
 80026ea:	4b3f      	ldr	r3, [pc, #252]	; (80027e8 <Task6_Init+0x180>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fe fd08 	bl	8001104 <__aeabi_f2uiz>
 80026f4:	4603      	mov	r3, r0
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	461a      	mov	r2, r3
 80026fa:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80026fe:	fb02 f303 	mul.w	r3, r2, r3
 8002702:	4423      	add	r3, r4
 8002704:	4a3a      	ldr	r2, [pc, #232]	; (80027f0 <Task6_Init+0x188>)
 8002706:	fb82 1203 	smull	r1, r2, r2, r3
 800270a:	1092      	asrs	r2, r2, #2
 800270c:	17db      	asrs	r3, r3, #31
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	462a      	mov	r2, r5
 8002712:	4938      	ldr	r1, [pc, #224]	; (80027f4 <Task6_Init+0x18c>)
 8002714:	4838      	ldr	r0, [pc, #224]	; (80027f8 <Task6_Init+0x190>)
 8002716:	f006 fe13 	bl	8009340 <siprintf>
			temp1 = (float)atof(temperatureHopper);
 800271a:	4837      	ldr	r0, [pc, #220]	; (80027f8 <Task6_Init+0x190>)
 800271c:	f005 ff0c 	bl	8008538 <atof>
 8002720:	4602      	mov	r2, r0
 8002722:	460b      	mov	r3, r1
 8002724:	4610      	mov	r0, r2
 8002726:	4619      	mov	r1, r3
 8002728:	f7fe faf2 	bl	8000d10 <__aeabi_d2f>
 800272c:	4603      	mov	r3, r0
 800272e:	4a33      	ldr	r2, [pc, #204]	; (80027fc <Task6_Init+0x194>)
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	e04d      	b.n	80027d0 <Task6_Init+0x168>
		}
		else {
			PT100_TemperatureHopper = -PT100_TemperatureHopper + 0.05;
 8002734:	4b2c      	ldr	r3, [pc, #176]	; (80027e8 <Task6_Init+0x180>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800273c:	4618      	mov	r0, r3
 800273e:	f7fd ff97 	bl	8000670 <__aeabi_f2d>
 8002742:	a327      	add	r3, pc, #156	; (adr r3, 80027e0 <Task6_Init+0x178>)
 8002744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002748:	f7fd fe34 	bl	80003b4 <__adddf3>
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	4610      	mov	r0, r2
 8002752:	4619      	mov	r1, r3
 8002754:	f7fe fadc 	bl	8000d10 <__aeabi_d2f>
 8002758:	4603      	mov	r3, r0
 800275a:	4a23      	ldr	r2, [pc, #140]	; (80027e8 <Task6_Init+0x180>)
 800275c:	6013      	str	r3, [r2, #0]
			sprintf(temperatureHopper, "-%d.%d", (uint16_t) (PT100_TemperatureHopper),((uint16_t) (PT100_TemperatureHopper * 100)- ((uint16_t) PT100_TemperatureHopper) * 100) / 10);
 800275e:	4b22      	ldr	r3, [pc, #136]	; (80027e8 <Task6_Init+0x180>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f7fe fcce 	bl	8001104 <__aeabi_f2uiz>
 8002768:	4603      	mov	r3, r0
 800276a:	b29b      	uxth	r3, r3
 800276c:	461d      	mov	r5, r3
 800276e:	4b1e      	ldr	r3, [pc, #120]	; (80027e8 <Task6_Init+0x180>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	491e      	ldr	r1, [pc, #120]	; (80027ec <Task6_Init+0x184>)
 8002774:	4618      	mov	r0, r3
 8002776:	f7fd fd63 	bl	8000240 <__aeabi_fmul>
 800277a:	4603      	mov	r3, r0
 800277c:	4618      	mov	r0, r3
 800277e:	f7fe fcc1 	bl	8001104 <__aeabi_f2uiz>
 8002782:	4603      	mov	r3, r0
 8002784:	b29b      	uxth	r3, r3
 8002786:	461c      	mov	r4, r3
 8002788:	4b17      	ldr	r3, [pc, #92]	; (80027e8 <Task6_Init+0x180>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4618      	mov	r0, r3
 800278e:	f7fe fcb9 	bl	8001104 <__aeabi_f2uiz>
 8002792:	4603      	mov	r3, r0
 8002794:	b29b      	uxth	r3, r3
 8002796:	461a      	mov	r2, r3
 8002798:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800279c:	fb02 f303 	mul.w	r3, r2, r3
 80027a0:	4423      	add	r3, r4
 80027a2:	4a13      	ldr	r2, [pc, #76]	; (80027f0 <Task6_Init+0x188>)
 80027a4:	fb82 1203 	smull	r1, r2, r2, r3
 80027a8:	1092      	asrs	r2, r2, #2
 80027aa:	17db      	asrs	r3, r3, #31
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	462a      	mov	r2, r5
 80027b0:	4913      	ldr	r1, [pc, #76]	; (8002800 <Task6_Init+0x198>)
 80027b2:	4811      	ldr	r0, [pc, #68]	; (80027f8 <Task6_Init+0x190>)
 80027b4:	f006 fdc4 	bl	8009340 <siprintf>
			temp1 = (float)atof(temperatureHopper);
 80027b8:	480f      	ldr	r0, [pc, #60]	; (80027f8 <Task6_Init+0x190>)
 80027ba:	f005 febd 	bl	8008538 <atof>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4610      	mov	r0, r2
 80027c4:	4619      	mov	r1, r3
 80027c6:	f7fe faa3 	bl	8000d10 <__aeabi_d2f>
 80027ca:	4603      	mov	r3, r0
 80027cc:	4a0b      	ldr	r2, [pc, #44]	; (80027fc <Task6_Init+0x194>)
 80027ce:	6013      	str	r3, [r2, #0]
		}
		osDelay(300);
 80027d0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027d4:	f004 feca 	bl	800756c <osDelay>
		PT100_TemperatureHopper = MAX31865_Get_Temperature2();
 80027d8:	e74a      	b.n	8002670 <Task6_Init+0x8>
 80027da:	bf00      	nop
 80027dc:	f3af 8000 	nop.w
 80027e0:	9999999a 	.word	0x9999999a
 80027e4:	3fa99999 	.word	0x3fa99999
 80027e8:	20000574 	.word	0x20000574
 80027ec:	42c80000 	.word	0x42c80000
 80027f0:	66666667 	.word	0x66666667
 80027f4:	0800d950 	.word	0x0800d950
 80027f8:	20000564 	.word	0x20000564
 80027fc:	2000057c 	.word	0x2000057c
 8002800:	0800d958 	.word	0x0800d958
 8002804:	00000000 	.word	0x00000000

08002808 <Task7_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task7_Init */
void Task7_Init(void const * argument)
{
 8002808:	b5b0      	push	{r4, r5, r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task7_Init */
	/* Infinite loop */
	for(;;)
	{
		PT100_Temperature = MAX31865_Get_Temperature();
 8002810:	f7fe fece 	bl	80015b0 <MAX31865_Get_Temperature>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	4610      	mov	r0, r2
 800281a:	4619      	mov	r1, r3
 800281c:	f7fe fa78 	bl	8000d10 <__aeabi_d2f>
 8002820:	4603      	mov	r3, r0
 8002822:	4a61      	ldr	r2, [pc, #388]	; (80029a8 <Task7_Init+0x1a0>)
 8002824:	6013      	str	r3, [r2, #0]
		if (PT100_Temperature >= 0) {
 8002826:	4b60      	ldr	r3, [pc, #384]	; (80029a8 <Task7_Init+0x1a0>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f04f 0100 	mov.w	r1, #0
 800282e:	4618      	mov	r0, r3
 8002830:	f7fe fc2e 	bl	8001090 <__aeabi_fcmpge>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d04c      	beq.n	80028d4 <Task7_Init+0xcc>
			PT100_Temperature = PT100_Temperature + 0.05;
 800283a:	4b5b      	ldr	r3, [pc, #364]	; (80029a8 <Task7_Init+0x1a0>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4618      	mov	r0, r3
 8002840:	f7fd ff16 	bl	8000670 <__aeabi_f2d>
 8002844:	a356      	add	r3, pc, #344	; (adr r3, 80029a0 <Task7_Init+0x198>)
 8002846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284a:	f7fd fdb3 	bl	80003b4 <__adddf3>
 800284e:	4602      	mov	r2, r0
 8002850:	460b      	mov	r3, r1
 8002852:	4610      	mov	r0, r2
 8002854:	4619      	mov	r1, r3
 8002856:	f7fe fa5b 	bl	8000d10 <__aeabi_d2f>
 800285a:	4603      	mov	r3, r0
 800285c:	4a52      	ldr	r2, [pc, #328]	; (80029a8 <Task7_Init+0x1a0>)
 800285e:	6013      	str	r3, [r2, #0]
			sprintf(temperature, "+%d.%d", (uint16_t) (PT100_Temperature),((uint16_t) (PT100_Temperature * 100)- ((uint16_t) PT100_Temperature) * 100) / 10);
 8002860:	4b51      	ldr	r3, [pc, #324]	; (80029a8 <Task7_Init+0x1a0>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4618      	mov	r0, r3
 8002866:	f7fe fc4d 	bl	8001104 <__aeabi_f2uiz>
 800286a:	4603      	mov	r3, r0
 800286c:	b29b      	uxth	r3, r3
 800286e:	461d      	mov	r5, r3
 8002870:	4b4d      	ldr	r3, [pc, #308]	; (80029a8 <Task7_Init+0x1a0>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	494d      	ldr	r1, [pc, #308]	; (80029ac <Task7_Init+0x1a4>)
 8002876:	4618      	mov	r0, r3
 8002878:	f7fd fce2 	bl	8000240 <__aeabi_fmul>
 800287c:	4603      	mov	r3, r0
 800287e:	4618      	mov	r0, r3
 8002880:	f7fe fc40 	bl	8001104 <__aeabi_f2uiz>
 8002884:	4603      	mov	r3, r0
 8002886:	b29b      	uxth	r3, r3
 8002888:	461c      	mov	r4, r3
 800288a:	4b47      	ldr	r3, [pc, #284]	; (80029a8 <Task7_Init+0x1a0>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4618      	mov	r0, r3
 8002890:	f7fe fc38 	bl	8001104 <__aeabi_f2uiz>
 8002894:	4603      	mov	r3, r0
 8002896:	b29b      	uxth	r3, r3
 8002898:	461a      	mov	r2, r3
 800289a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800289e:	fb02 f303 	mul.w	r3, r2, r3
 80028a2:	4423      	add	r3, r4
 80028a4:	4a42      	ldr	r2, [pc, #264]	; (80029b0 <Task7_Init+0x1a8>)
 80028a6:	fb82 1203 	smull	r1, r2, r2, r3
 80028aa:	1092      	asrs	r2, r2, #2
 80028ac:	17db      	asrs	r3, r3, #31
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	462a      	mov	r2, r5
 80028b2:	4940      	ldr	r1, [pc, #256]	; (80029b4 <Task7_Init+0x1ac>)
 80028b4:	4840      	ldr	r0, [pc, #256]	; (80029b8 <Task7_Init+0x1b0>)
 80028b6:	f006 fd43 	bl	8009340 <siprintf>
			temp = (float)atof(temperature);
 80028ba:	483f      	ldr	r0, [pc, #252]	; (80029b8 <Task7_Init+0x1b0>)
 80028bc:	f005 fe3c 	bl	8008538 <atof>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4610      	mov	r0, r2
 80028c6:	4619      	mov	r1, r3
 80028c8:	f7fe fa22 	bl	8000d10 <__aeabi_d2f>
 80028cc:	4603      	mov	r3, r0
 80028ce:	4a3b      	ldr	r2, [pc, #236]	; (80029bc <Task7_Init+0x1b4>)
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	e04d      	b.n	8002970 <Task7_Init+0x168>
		}
		else {
			PT100_Temperature = -PT100_Temperature + 0.05;
 80028d4:	4b34      	ldr	r3, [pc, #208]	; (80029a8 <Task7_Init+0x1a0>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80028dc:	4618      	mov	r0, r3
 80028de:	f7fd fec7 	bl	8000670 <__aeabi_f2d>
 80028e2:	a32f      	add	r3, pc, #188	; (adr r3, 80029a0 <Task7_Init+0x198>)
 80028e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e8:	f7fd fd64 	bl	80003b4 <__adddf3>
 80028ec:	4602      	mov	r2, r0
 80028ee:	460b      	mov	r3, r1
 80028f0:	4610      	mov	r0, r2
 80028f2:	4619      	mov	r1, r3
 80028f4:	f7fe fa0c 	bl	8000d10 <__aeabi_d2f>
 80028f8:	4603      	mov	r3, r0
 80028fa:	4a2b      	ldr	r2, [pc, #172]	; (80029a8 <Task7_Init+0x1a0>)
 80028fc:	6013      	str	r3, [r2, #0]
			sprintf(temperature, "-%d.%d", (uint16_t) (PT100_Temperature),((uint16_t) (PT100_Temperature * 100)- ((uint16_t) PT100_Temperature) * 100) / 10);
 80028fe:	4b2a      	ldr	r3, [pc, #168]	; (80029a8 <Task7_Init+0x1a0>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe fbfe 	bl	8001104 <__aeabi_f2uiz>
 8002908:	4603      	mov	r3, r0
 800290a:	b29b      	uxth	r3, r3
 800290c:	461d      	mov	r5, r3
 800290e:	4b26      	ldr	r3, [pc, #152]	; (80029a8 <Task7_Init+0x1a0>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4926      	ldr	r1, [pc, #152]	; (80029ac <Task7_Init+0x1a4>)
 8002914:	4618      	mov	r0, r3
 8002916:	f7fd fc93 	bl	8000240 <__aeabi_fmul>
 800291a:	4603      	mov	r3, r0
 800291c:	4618      	mov	r0, r3
 800291e:	f7fe fbf1 	bl	8001104 <__aeabi_f2uiz>
 8002922:	4603      	mov	r3, r0
 8002924:	b29b      	uxth	r3, r3
 8002926:	461c      	mov	r4, r3
 8002928:	4b1f      	ldr	r3, [pc, #124]	; (80029a8 <Task7_Init+0x1a0>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4618      	mov	r0, r3
 800292e:	f7fe fbe9 	bl	8001104 <__aeabi_f2uiz>
 8002932:	4603      	mov	r3, r0
 8002934:	b29b      	uxth	r3, r3
 8002936:	461a      	mov	r2, r3
 8002938:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800293c:	fb02 f303 	mul.w	r3, r2, r3
 8002940:	4423      	add	r3, r4
 8002942:	4a1b      	ldr	r2, [pc, #108]	; (80029b0 <Task7_Init+0x1a8>)
 8002944:	fb82 1203 	smull	r1, r2, r2, r3
 8002948:	1092      	asrs	r2, r2, #2
 800294a:	17db      	asrs	r3, r3, #31
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	462a      	mov	r2, r5
 8002950:	491b      	ldr	r1, [pc, #108]	; (80029c0 <Task7_Init+0x1b8>)
 8002952:	4819      	ldr	r0, [pc, #100]	; (80029b8 <Task7_Init+0x1b0>)
 8002954:	f006 fcf4 	bl	8009340 <siprintf>
			temp = (float)atof(temperature);
 8002958:	4817      	ldr	r0, [pc, #92]	; (80029b8 <Task7_Init+0x1b0>)
 800295a:	f005 fded 	bl	8008538 <atof>
 800295e:	4602      	mov	r2, r0
 8002960:	460b      	mov	r3, r1
 8002962:	4610      	mov	r0, r2
 8002964:	4619      	mov	r1, r3
 8002966:	f7fe f9d3 	bl	8000d10 <__aeabi_d2f>
 800296a:	4603      	mov	r3, r0
 800296c:	4a13      	ldr	r2, [pc, #76]	; (80029bc <Task7_Init+0x1b4>)
 800296e:	6013      	str	r3, [r2, #0]
		}

		if(temp>=30){
 8002970:	4b12      	ldr	r3, [pc, #72]	; (80029bc <Task7_Init+0x1b4>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4913      	ldr	r1, [pc, #76]	; (80029c4 <Task7_Init+0x1bc>)
 8002976:	4618      	mov	r0, r3
 8002978:	f7fe fb8a 	bl	8001090 <__aeabi_fcmpge>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d006      	beq.n	8002990 <Task7_Init+0x188>
			durum=1;
 8002982:	4b11      	ldr	r3, [pc, #68]	; (80029c8 <Task7_Init+0x1c0>)
 8002984:	2201      	movs	r2, #1
 8002986:	701a      	strb	r2, [r3, #0]
			sendData("4544214");
 8002988:	4810      	ldr	r0, [pc, #64]	; (80029cc <Task7_Init+0x1c4>)
 800298a:	f7ff f9af 	bl	8001cec <sendData>
 800298e:	e002      	b.n	8002996 <Task7_Init+0x18e>
		}
		else{
			durum=0;
 8002990:	4b0d      	ldr	r3, [pc, #52]	; (80029c8 <Task7_Init+0x1c0>)
 8002992:	2200      	movs	r2, #0
 8002994:	701a      	strb	r2, [r3, #0]
		}
		osDelay(320);
 8002996:	f44f 70a0 	mov.w	r0, #320	; 0x140
 800299a:	f004 fde7 	bl	800756c <osDelay>
		PT100_Temperature = MAX31865_Get_Temperature();
 800299e:	e737      	b.n	8002810 <Task7_Init+0x8>
 80029a0:	9999999a 	.word	0x9999999a
 80029a4:	3fa99999 	.word	0x3fa99999
 80029a8:	20000570 	.word	0x20000570
 80029ac:	42c80000 	.word	0x42c80000
 80029b0:	66666667 	.word	0x66666667
 80029b4:	0800d950 	.word	0x0800d950
 80029b8:	20000558 	.word	0x20000558
 80029bc:	20000578 	.word	0x20000578
 80029c0:	0800d958 	.word	0x0800d958
 80029c4:	41f00000 	.word	0x41f00000
 80029c8:	2000051e 	.word	0x2000051e
 80029cc:	0800d960 	.word	0x0800d960

080029d0 <Task8_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task8_Init */
void Task8_Init(void const * argument)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task8_Init */
	/* Infinite loop */
	for(;;)
	{
		sendData("0000000");
 80029d8:	480b      	ldr	r0, [pc, #44]	; (8002a08 <Task8_Init+0x38>)
 80029da:	f7ff f987 	bl	8001cec <sendData>

		if(durum==1){
 80029de:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <Task8_Init+0x3c>)
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d006      	beq.n	80029f4 <Task8_Init+0x24>
			HAL_GPIO_WritePin(GPIOA, m1_Pin|m2_Pin|m3_Pin
 80029e6:	2201      	movs	r2, #1
 80029e8:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 80029ec:	4808      	ldr	r0, [pc, #32]	; (8002a10 <Task8_Init+0x40>)
 80029ee:	f001 ff1a 	bl	8004826 <HAL_GPIO_WritePin>
 80029f2:	e005      	b.n	8002a00 <Task8_Init+0x30>
					|m4_Pin, GPIO_PIN_SET);

		}
		else{
			HAL_GPIO_WritePin(GPIOA, m1_Pin|m2_Pin|m3_Pin
 80029f4:	2200      	movs	r2, #0
 80029f6:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 80029fa:	4805      	ldr	r0, [pc, #20]	; (8002a10 <Task8_Init+0x40>)
 80029fc:	f001 ff13 	bl	8004826 <HAL_GPIO_WritePin>
					|m4_Pin, GPIO_PIN_RESET);
		}
		osDelay(75);
 8002a00:	204b      	movs	r0, #75	; 0x4b
 8002a02:	f004 fdb3 	bl	800756c <osDelay>
		sendData("0000000");
 8002a06:	e7e7      	b.n	80029d8 <Task8_Init+0x8>
 8002a08:	0800d968 	.word	0x0800d968
 8002a0c:	2000051e 	.word	0x2000051e
 8002a10:	40010800 	.word	0x40010800

08002a14 <Task9_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task9_Init */
void Task9_Init(void const * argument)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task9_Init */
	/* Infinite loop */
	for(;;)
	{

		osDelay(20);
 8002a1c:	2014      	movs	r0, #20
 8002a1e:	f004 fda5 	bl	800756c <osDelay>
 8002a22:	e7fb      	b.n	8002a1c <Task9_Init+0x8>

08002a24 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a04      	ldr	r2, [pc, #16]	; (8002a44 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d101      	bne.n	8002a3a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002a36:	f000 fb61 	bl	80030fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40012c00 	.word	0x40012c00

08002a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a4c:	b672      	cpsid	i
}
 8002a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002a50:	e7fe      	b.n	8002a50 <Error_Handler+0x8>
	...

08002a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a5a:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <HAL_MspInit+0x4c>)
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	4a10      	ldr	r2, [pc, #64]	; (8002aa0 <HAL_MspInit+0x4c>)
 8002a60:	f043 0301 	orr.w	r3, r3, #1
 8002a64:	6193      	str	r3, [r2, #24]
 8002a66:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <HAL_MspInit+0x4c>)
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	f003 0301 	and.w	r3, r3, #1
 8002a6e:	607b      	str	r3, [r7, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a72:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <HAL_MspInit+0x4c>)
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <HAL_MspInit+0x4c>)
 8002a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a7c:	61d3      	str	r3, [r2, #28]
 8002a7e:	4b08      	ldr	r3, [pc, #32]	; (8002aa0 <HAL_MspInit+0x4c>)
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	210f      	movs	r1, #15
 8002a8e:	f06f 0001 	mvn.w	r0, #1
 8002a92:	f001 f880 	bl	8003b96 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a96:	bf00      	nop
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40021000 	.word	0x40021000

08002aa4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b088      	sub	sp, #32
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aac:	f107 0310 	add.w	r3, r7, #16
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	605a      	str	r2, [r3, #4]
 8002ab6:	609a      	str	r2, [r3, #8]
 8002ab8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a28      	ldr	r2, [pc, #160]	; (8002b60 <HAL_ADC_MspInit+0xbc>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d149      	bne.n	8002b58 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ac4:	4b27      	ldr	r3, [pc, #156]	; (8002b64 <HAL_ADC_MspInit+0xc0>)
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	4a26      	ldr	r2, [pc, #152]	; (8002b64 <HAL_ADC_MspInit+0xc0>)
 8002aca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ace:	6193      	str	r3, [r2, #24]
 8002ad0:	4b24      	ldr	r3, [pc, #144]	; (8002b64 <HAL_ADC_MspInit+0xc0>)
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ad8:	60fb      	str	r3, [r7, #12]
 8002ada:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002adc:	4b21      	ldr	r3, [pc, #132]	; (8002b64 <HAL_ADC_MspInit+0xc0>)
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	4a20      	ldr	r2, [pc, #128]	; (8002b64 <HAL_ADC_MspInit+0xc0>)
 8002ae2:	f043 0310 	orr.w	r3, r3, #16
 8002ae6:	6193      	str	r3, [r2, #24]
 8002ae8:	4b1e      	ldr	r3, [pc, #120]	; (8002b64 <HAL_ADC_MspInit+0xc0>)
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	f003 0310 	and.w	r3, r3, #16
 8002af0:	60bb      	str	r3, [r7, #8]
 8002af2:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002af4:	230f      	movs	r3, #15
 8002af6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002af8:	2303      	movs	r3, #3
 8002afa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002afc:	f107 0310 	add.w	r3, r7, #16
 8002b00:	4619      	mov	r1, r3
 8002b02:	4819      	ldr	r0, [pc, #100]	; (8002b68 <HAL_ADC_MspInit+0xc4>)
 8002b04:	f001 fcf4 	bl	80044f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002b08:	4b18      	ldr	r3, [pc, #96]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b0a:	4a19      	ldr	r2, [pc, #100]	; (8002b70 <HAL_ADC_MspInit+0xcc>)
 8002b0c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b0e:	4b17      	ldr	r3, [pc, #92]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b14:	4b15      	ldr	r3, [pc, #84]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002b1a:	4b14      	ldr	r3, [pc, #80]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b1c:	2280      	movs	r2, #128	; 0x80
 8002b1e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b20:	4b12      	ldr	r3, [pc, #72]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b26:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002b28:	4b10      	ldr	r3, [pc, #64]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b2e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002b30:	4b0e      	ldr	r3, [pc, #56]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b32:	2220      	movs	r2, #32
 8002b34:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002b36:	4b0d      	ldr	r3, [pc, #52]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002b3c:	480b      	ldr	r0, [pc, #44]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b3e:	f001 f855 	bl	8003bec <HAL_DMA_Init>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002b48:	f7ff ff7e 	bl	8002a48 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a07      	ldr	r2, [pc, #28]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b50:	621a      	str	r2, [r3, #32]
 8002b52:	4a06      	ldr	r2, [pc, #24]	; (8002b6c <HAL_ADC_MspInit+0xc8>)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002b58:	bf00      	nop
 8002b5a:	3720      	adds	r7, #32
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40012400 	.word	0x40012400
 8002b64:	40021000 	.word	0x40021000
 8002b68:	40011000 	.word	0x40011000
 8002b6c:	200005b0 	.word	0x200005b0
 8002b70:	40020008 	.word	0x40020008

08002b74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b08c      	sub	sp, #48	; 0x30
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7c:	f107 031c 	add.w	r3, r7, #28
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a3e      	ldr	r2, [pc, #248]	; (8002c88 <HAL_SPI_MspInit+0x114>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d130      	bne.n	8002bf6 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b94:	4b3d      	ldr	r3, [pc, #244]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	4a3c      	ldr	r2, [pc, #240]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002b9a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b9e:	6193      	str	r3, [r2, #24]
 8002ba0:	4b3a      	ldr	r3, [pc, #232]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ba8:	61bb      	str	r3, [r7, #24]
 8002baa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bac:	4b37      	ldr	r3, [pc, #220]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	4a36      	ldr	r2, [pc, #216]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002bb2:	f043 0304 	orr.w	r3, r3, #4
 8002bb6:	6193      	str	r3, [r2, #24]
 8002bb8:	4b34      	ldr	r3, [pc, #208]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	617b      	str	r3, [r7, #20]
 8002bc2:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002bc4:	23a0      	movs	r3, #160	; 0xa0
 8002bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd0:	f107 031c 	add.w	r3, r7, #28
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	482e      	ldr	r0, [pc, #184]	; (8002c90 <HAL_SPI_MspInit+0x11c>)
 8002bd8:	f001 fc8a 	bl	80044f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002bdc:	2340      	movs	r3, #64	; 0x40
 8002bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002be0:	2300      	movs	r3, #0
 8002be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be4:	2300      	movs	r3, #0
 8002be6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be8:	f107 031c 	add.w	r3, r7, #28
 8002bec:	4619      	mov	r1, r3
 8002bee:	4828      	ldr	r0, [pc, #160]	; (8002c90 <HAL_SPI_MspInit+0x11c>)
 8002bf0:	f001 fc7e 	bl	80044f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002bf4:	e044      	b.n	8002c80 <HAL_SPI_MspInit+0x10c>
  else if(hspi->Instance==SPI3)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a26      	ldr	r2, [pc, #152]	; (8002c94 <HAL_SPI_MspInit+0x120>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d13f      	bne.n	8002c80 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c00:	4b22      	ldr	r3, [pc, #136]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002c02:	69db      	ldr	r3, [r3, #28]
 8002c04:	4a21      	ldr	r2, [pc, #132]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002c06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c0a:	61d3      	str	r3, [r2, #28]
 8002c0c:	4b1f      	ldr	r3, [pc, #124]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c14:	613b      	str	r3, [r7, #16]
 8002c16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c18:	4b1c      	ldr	r3, [pc, #112]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	4a1b      	ldr	r2, [pc, #108]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002c1e:	f043 0310 	orr.w	r3, r3, #16
 8002c22:	6193      	str	r3, [r2, #24]
 8002c24:	4b19      	ldr	r3, [pc, #100]	; (8002c8c <HAL_SPI_MspInit+0x118>)
 8002c26:	699b      	ldr	r3, [r3, #24]
 8002c28:	f003 0310 	and.w	r3, r3, #16
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8002c30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c36:	2302      	movs	r3, #2
 8002c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c3e:	f107 031c 	add.w	r3, r7, #28
 8002c42:	4619      	mov	r1, r3
 8002c44:	4814      	ldr	r0, [pc, #80]	; (8002c98 <HAL_SPI_MspInit+0x124>)
 8002c46:	f001 fc53 	bl	80044f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002c4a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c50:	2300      	movs	r3, #0
 8002c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c54:	2300      	movs	r3, #0
 8002c56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c58:	f107 031c 	add.w	r3, r7, #28
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	480e      	ldr	r0, [pc, #56]	; (8002c98 <HAL_SPI_MspInit+0x124>)
 8002c60:	f001 fc46 	bl	80044f0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_SPI3_ENABLE();
 8002c64:	4b0d      	ldr	r3, [pc, #52]	; (8002c9c <HAL_SPI_MspInit+0x128>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c6c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002c70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c7a:	4a08      	ldr	r2, [pc, #32]	; (8002c9c <HAL_SPI_MspInit+0x128>)
 8002c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7e:	6053      	str	r3, [r2, #4]
}
 8002c80:	bf00      	nop
 8002c82:	3730      	adds	r7, #48	; 0x30
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40013000 	.word	0x40013000
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	40010800 	.word	0x40010800
 8002c94:	40003c00 	.word	0x40003c00
 8002c98:	40011000 	.word	0x40011000
 8002c9c:	40010000 	.word	0x40010000

08002ca0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b088      	sub	sp, #32
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca8:	f107 0310 	add.w	r3, r7, #16
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a32      	ldr	r2, [pc, #200]	; (8002d84 <HAL_UART_MspInit+0xe4>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d15d      	bne.n	8002d7c <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cc0:	4b31      	ldr	r3, [pc, #196]	; (8002d88 <HAL_UART_MspInit+0xe8>)
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	4a30      	ldr	r2, [pc, #192]	; (8002d88 <HAL_UART_MspInit+0xe8>)
 8002cc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cca:	61d3      	str	r3, [r2, #28]
 8002ccc:	4b2e      	ldr	r3, [pc, #184]	; (8002d88 <HAL_UART_MspInit+0xe8>)
 8002cce:	69db      	ldr	r3, [r3, #28]
 8002cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd8:	4b2b      	ldr	r3, [pc, #172]	; (8002d88 <HAL_UART_MspInit+0xe8>)
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	4a2a      	ldr	r2, [pc, #168]	; (8002d88 <HAL_UART_MspInit+0xe8>)
 8002cde:	f043 0304 	orr.w	r3, r3, #4
 8002ce2:	6193      	str	r3, [r2, #24]
 8002ce4:	4b28      	ldr	r3, [pc, #160]	; (8002d88 <HAL_UART_MspInit+0xe8>)
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	60bb      	str	r3, [r7, #8]
 8002cee:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002cf0:	2304      	movs	r3, #4
 8002cf2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf4:	2302      	movs	r3, #2
 8002cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cfc:	f107 0310 	add.w	r3, r7, #16
 8002d00:	4619      	mov	r1, r3
 8002d02:	4822      	ldr	r0, [pc, #136]	; (8002d8c <HAL_UART_MspInit+0xec>)
 8002d04:	f001 fbf4 	bl	80044f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d08:	2308      	movs	r3, #8
 8002d0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d14:	f107 0310 	add.w	r3, r7, #16
 8002d18:	4619      	mov	r1, r3
 8002d1a:	481c      	ldr	r0, [pc, #112]	; (8002d8c <HAL_UART_MspInit+0xec>)
 8002d1c:	f001 fbe8 	bl	80044f0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002d20:	4b1b      	ldr	r3, [pc, #108]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d22:	4a1c      	ldr	r2, [pc, #112]	; (8002d94 <HAL_UART_MspInit+0xf4>)
 8002d24:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d26:	4b1a      	ldr	r3, [pc, #104]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d2c:	4b18      	ldr	r3, [pc, #96]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d32:	4b17      	ldr	r3, [pc, #92]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d34:	2280      	movs	r2, #128	; 0x80
 8002d36:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d38:	4b15      	ldr	r3, [pc, #84]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d3e:	4b14      	ldr	r3, [pc, #80]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002d44:	4b12      	ldr	r3, [pc, #72]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d4a:	4b11      	ldr	r3, [pc, #68]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002d50:	480f      	ldr	r0, [pc, #60]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d52:	f000 ff4b 	bl	8003bec <HAL_DMA_Init>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8002d5c:	f7ff fe74 	bl	8002a48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a0b      	ldr	r2, [pc, #44]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d64:	639a      	str	r2, [r3, #56]	; 0x38
 8002d66:	4a0a      	ldr	r2, [pc, #40]	; (8002d90 <HAL_UART_MspInit+0xf0>)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2105      	movs	r1, #5
 8002d70:	2026      	movs	r0, #38	; 0x26
 8002d72:	f000 ff10 	bl	8003b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d76:	2026      	movs	r0, #38	; 0x26
 8002d78:	f000 ff29 	bl	8003bce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d7c:	bf00      	nop
 8002d7e:	3720      	adds	r7, #32
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40004400 	.word	0x40004400
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	40010800 	.word	0x40010800
 8002d90:	200006e8 	.word	0x200006e8
 8002d94:	4002006c 	.word	0x4002006c

08002d98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b08c      	sub	sp, #48	; 0x30
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002da8:	2300      	movs	r3, #0
 8002daa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002dae:	4b2e      	ldr	r3, [pc, #184]	; (8002e68 <HAL_InitTick+0xd0>)
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	4a2d      	ldr	r2, [pc, #180]	; (8002e68 <HAL_InitTick+0xd0>)
 8002db4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002db8:	6193      	str	r3, [r2, #24]
 8002dba:	4b2b      	ldr	r3, [pc, #172]	; (8002e68 <HAL_InitTick+0xd0>)
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002dc6:	f107 020c 	add.w	r2, r7, #12
 8002dca:	f107 0310 	add.w	r3, r7, #16
 8002dce:	4611      	mov	r1, r2
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f002 fa85 	bl	80052e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002dd6:	f002 fa6f 	bl	80052b8 <HAL_RCC_GetPCLK2Freq>
 8002dda:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dde:	4a23      	ldr	r2, [pc, #140]	; (8002e6c <HAL_InitTick+0xd4>)
 8002de0:	fba2 2303 	umull	r2, r3, r2, r3
 8002de4:	0c9b      	lsrs	r3, r3, #18
 8002de6:	3b01      	subs	r3, #1
 8002de8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002dea:	4b21      	ldr	r3, [pc, #132]	; (8002e70 <HAL_InitTick+0xd8>)
 8002dec:	4a21      	ldr	r2, [pc, #132]	; (8002e74 <HAL_InitTick+0xdc>)
 8002dee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002df0:	4b1f      	ldr	r3, [pc, #124]	; (8002e70 <HAL_InitTick+0xd8>)
 8002df2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002df6:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002df8:	4a1d      	ldr	r2, [pc, #116]	; (8002e70 <HAL_InitTick+0xd8>)
 8002dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfc:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002dfe:	4b1c      	ldr	r3, [pc, #112]	; (8002e70 <HAL_InitTick+0xd8>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e04:	4b1a      	ldr	r3, [pc, #104]	; (8002e70 <HAL_InitTick+0xd8>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e0a:	4b19      	ldr	r3, [pc, #100]	; (8002e70 <HAL_InitTick+0xd8>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002e10:	4817      	ldr	r0, [pc, #92]	; (8002e70 <HAL_InitTick+0xd8>)
 8002e12:	f003 fab3 	bl	800637c <HAL_TIM_Base_Init>
 8002e16:	4603      	mov	r3, r0
 8002e18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002e1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d11b      	bne.n	8002e5c <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002e24:	4812      	ldr	r0, [pc, #72]	; (8002e70 <HAL_InitTick+0xd8>)
 8002e26:	f003 fb01 	bl	800642c <HAL_TIM_Base_Start_IT>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002e30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d111      	bne.n	8002e5c <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002e38:	2019      	movs	r0, #25
 8002e3a:	f000 fec8 	bl	8003bce <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b0f      	cmp	r3, #15
 8002e42:	d808      	bhi.n	8002e56 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8002e44:	2200      	movs	r2, #0
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	2019      	movs	r0, #25
 8002e4a:	f000 fea4 	bl	8003b96 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e4e:	4a0a      	ldr	r2, [pc, #40]	; (8002e78 <HAL_InitTick+0xe0>)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	e002      	b.n	8002e5c <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002e5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3730      	adds	r7, #48	; 0x30
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	431bde83 	.word	0x431bde83
 8002e70:	20000750 	.word	0x20000750
 8002e74:	40012c00 	.word	0x40012c00
 8002e78:	20000004 	.word	0x20000004

08002e7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e80:	e7fe      	b.n	8002e80 <NMI_Handler+0x4>

08002e82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e82:	b480      	push	{r7}
 8002e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e86:	e7fe      	b.n	8002e86 <HardFault_Handler+0x4>

08002e88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e8c:	e7fe      	b.n	8002e8c <MemManage_Handler+0x4>

08002e8e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e92:	e7fe      	b.n	8002e92 <BusFault_Handler+0x4>

08002e94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e98:	e7fe      	b.n	8002e98 <UsageFault_Handler+0x4>

08002e9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bc80      	pop	{r7}
 8002ea4:	4770      	bx	lr
	...

08002ea8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002eac:	4802      	ldr	r0, [pc, #8]	; (8002eb8 <DMA1_Channel1_IRQHandler+0x10>)
 8002eae:	f001 f8b5 	bl	800401c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	200005b0 	.word	0x200005b0

08002ebc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002ec0:	4802      	ldr	r0, [pc, #8]	; (8002ecc <DMA1_Channel6_IRQHandler+0x10>)
 8002ec2:	f001 f8ab 	bl	800401c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	200006e8 	.word	0x200006e8

08002ed0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ed4:	4802      	ldr	r0, [pc, #8]	; (8002ee0 <TIM1_UP_IRQHandler+0x10>)
 8002ed6:	f003 fb03 	bl	80064e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	20000750 	.word	0x20000750

08002ee4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ee8:	4802      	ldr	r0, [pc, #8]	; (8002ef4 <USART2_IRQHandler+0x10>)
 8002eea:	f003 fdb3 	bl	8006a54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002eee:	bf00      	nop
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	200006a4 	.word	0x200006a4

08002ef8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  return 1;
 8002efc:	2301      	movs	r3, #1
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr

08002f06 <_kill>:

int _kill(int pid, int sig)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b082      	sub	sp, #8
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
 8002f0e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f10:	f005 fb16 	bl	8008540 <__errno>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2216      	movs	r2, #22
 8002f18:	601a      	str	r2, [r3, #0]
  return -1;
 8002f1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <_exit>:

void _exit (int status)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b082      	sub	sp, #8
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f2e:	f04f 31ff 	mov.w	r1, #4294967295
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7ff ffe7 	bl	8002f06 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f38:	e7fe      	b.n	8002f38 <_exit+0x12>

08002f3a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b086      	sub	sp, #24
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f46:	2300      	movs	r3, #0
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	e00a      	b.n	8002f62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f4c:	f3af 8000 	nop.w
 8002f50:	4601      	mov	r1, r0
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	60ba      	str	r2, [r7, #8]
 8002f58:	b2ca      	uxtb	r2, r1
 8002f5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	617b      	str	r3, [r7, #20]
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	dbf0      	blt.n	8002f4c <_read+0x12>
  }

  return len;
 8002f6a:	687b      	ldr	r3, [r7, #4]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f80:	2300      	movs	r3, #0
 8002f82:	617b      	str	r3, [r7, #20]
 8002f84:	e009      	b.n	8002f9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	1c5a      	adds	r2, r3, #1
 8002f8a:	60ba      	str	r2, [r7, #8]
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	3301      	adds	r3, #1
 8002f98:	617b      	str	r3, [r7, #20]
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	dbf1      	blt.n	8002f86 <_write+0x12>
  }
  return len;
 8002fa2:	687b      	ldr	r3, [r7, #4]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3718      	adds	r7, #24
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <_close>:

int _close(int file)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002fb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bc80      	pop	{r7}
 8002fc0:	4770      	bx	lr

08002fc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
 8002fca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fd2:	605a      	str	r2, [r3, #4]
  return 0;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bc80      	pop	{r7}
 8002fde:	4770      	bx	lr

08002fe0 <_isatty>:

int _isatty(int file)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fe8:	2301      	movs	r3, #1
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bc80      	pop	{r7}
 8002ff2:	4770      	bx	lr

08002ff4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3714      	adds	r7, #20
 8003006:	46bd      	mov	sp, r7
 8003008:	bc80      	pop	{r7}
 800300a:	4770      	bx	lr

0800300c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003014:	4a14      	ldr	r2, [pc, #80]	; (8003068 <_sbrk+0x5c>)
 8003016:	4b15      	ldr	r3, [pc, #84]	; (800306c <_sbrk+0x60>)
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003020:	4b13      	ldr	r3, [pc, #76]	; (8003070 <_sbrk+0x64>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d102      	bne.n	800302e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003028:	4b11      	ldr	r3, [pc, #68]	; (8003070 <_sbrk+0x64>)
 800302a:	4a12      	ldr	r2, [pc, #72]	; (8003074 <_sbrk+0x68>)
 800302c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800302e:	4b10      	ldr	r3, [pc, #64]	; (8003070 <_sbrk+0x64>)
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4413      	add	r3, r2
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	429a      	cmp	r2, r3
 800303a:	d207      	bcs.n	800304c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800303c:	f005 fa80 	bl	8008540 <__errno>
 8003040:	4603      	mov	r3, r0
 8003042:	220c      	movs	r2, #12
 8003044:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003046:	f04f 33ff 	mov.w	r3, #4294967295
 800304a:	e009      	b.n	8003060 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800304c:	4b08      	ldr	r3, [pc, #32]	; (8003070 <_sbrk+0x64>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003052:	4b07      	ldr	r3, [pc, #28]	; (8003070 <_sbrk+0x64>)
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4413      	add	r3, r2
 800305a:	4a05      	ldr	r2, [pc, #20]	; (8003070 <_sbrk+0x64>)
 800305c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800305e:	68fb      	ldr	r3, [r7, #12]
}
 8003060:	4618      	mov	r0, r3
 8003062:	3718      	adds	r7, #24
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	20010000 	.word	0x20010000
 800306c:	00000400 	.word	0x00000400
 8003070:	20000798 	.word	0x20000798
 8003074:	200008e8 	.word	0x200008e8

08003078 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800307c:	bf00      	nop
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr

08003084 <Reset_Handler>:
 8003084:	480c      	ldr	r0, [pc, #48]	; (80030b8 <LoopFillZerobss+0x12>)
 8003086:	490d      	ldr	r1, [pc, #52]	; (80030bc <LoopFillZerobss+0x16>)
 8003088:	4a0d      	ldr	r2, [pc, #52]	; (80030c0 <LoopFillZerobss+0x1a>)
 800308a:	2300      	movs	r3, #0
 800308c:	e002      	b.n	8003094 <LoopCopyDataInit>

0800308e <CopyDataInit>:
 800308e:	58d4      	ldr	r4, [r2, r3]
 8003090:	50c4      	str	r4, [r0, r3]
 8003092:	3304      	adds	r3, #4

08003094 <LoopCopyDataInit>:
 8003094:	18c4      	adds	r4, r0, r3
 8003096:	428c      	cmp	r4, r1
 8003098:	d3f9      	bcc.n	800308e <CopyDataInit>
 800309a:	4a0a      	ldr	r2, [pc, #40]	; (80030c4 <LoopFillZerobss+0x1e>)
 800309c:	4c0a      	ldr	r4, [pc, #40]	; (80030c8 <LoopFillZerobss+0x22>)
 800309e:	2300      	movs	r3, #0
 80030a0:	e001      	b.n	80030a6 <LoopFillZerobss>

080030a2 <FillZerobss>:
 80030a2:	6013      	str	r3, [r2, #0]
 80030a4:	3204      	adds	r2, #4

080030a6 <LoopFillZerobss>:
 80030a6:	42a2      	cmp	r2, r4
 80030a8:	d3fb      	bcc.n	80030a2 <FillZerobss>
 80030aa:	f7ff ffe5 	bl	8003078 <SystemInit>
 80030ae:	f005 fb43 	bl	8008738 <__libc_init_array>
 80030b2:	f7fe fe51 	bl	8001d58 <main>
 80030b6:	4770      	bx	lr
 80030b8:	20000000 	.word	0x20000000
 80030bc:	200001e4 	.word	0x200001e4
 80030c0:	0800deb0 	.word	0x0800deb0
 80030c4:	200001e8 	.word	0x200001e8
 80030c8:	200008e4 	.word	0x200008e4

080030cc <ADC1_2_IRQHandler>:
 80030cc:	e7fe      	b.n	80030cc <ADC1_2_IRQHandler>
	...

080030d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030d4:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <HAL_Init+0x28>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a07      	ldr	r2, [pc, #28]	; (80030f8 <HAL_Init+0x28>)
 80030da:	f043 0310 	orr.w	r3, r3, #16
 80030de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030e0:	2003      	movs	r0, #3
 80030e2:	f000 fd4d 	bl	8003b80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030e6:	200f      	movs	r0, #15
 80030e8:	f7ff fe56 	bl	8002d98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030ec:	f7ff fcb2 	bl	8002a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	40022000 	.word	0x40022000

080030fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003100:	4b05      	ldr	r3, [pc, #20]	; (8003118 <HAL_IncTick+0x1c>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	461a      	mov	r2, r3
 8003106:	4b05      	ldr	r3, [pc, #20]	; (800311c <HAL_IncTick+0x20>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4413      	add	r3, r2
 800310c:	4a03      	ldr	r2, [pc, #12]	; (800311c <HAL_IncTick+0x20>)
 800310e:	6013      	str	r3, [r2, #0]
}
 8003110:	bf00      	nop
 8003112:	46bd      	mov	sp, r7
 8003114:	bc80      	pop	{r7}
 8003116:	4770      	bx	lr
 8003118:	20000008 	.word	0x20000008
 800311c:	2000079c 	.word	0x2000079c

08003120 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  return uwTick;
 8003124:	4b02      	ldr	r3, [pc, #8]	; (8003130 <HAL_GetTick+0x10>)
 8003126:	681b      	ldr	r3, [r3, #0]
}
 8003128:	4618      	mov	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr
 8003130:	2000079c 	.word	0x2000079c

08003134 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800313c:	f7ff fff0 	bl	8003120 <HAL_GetTick>
 8003140:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314c:	d005      	beq.n	800315a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800314e:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <HAL_Delay+0x44>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	461a      	mov	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	4413      	add	r3, r2
 8003158:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800315a:	bf00      	nop
 800315c:	f7ff ffe0 	bl	8003120 <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	429a      	cmp	r2, r3
 800316a:	d8f7      	bhi.n	800315c <HAL_Delay+0x28>
  {
  }
}
 800316c:	bf00      	nop
 800316e:	bf00      	nop
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	20000008 	.word	0x20000008

0800317c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003184:	2300      	movs	r3, #0
 8003186:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003188:	2300      	movs	r3, #0
 800318a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003190:	2300      	movs	r3, #0
 8003192:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e0be      	b.n	800331c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d109      	bne.n	80031c0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7ff fc72 	bl	8002aa4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 fbf1 	bl	80039a8 <ADC_ConversionStop_Disable>
 80031c6:	4603      	mov	r3, r0
 80031c8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ce:	f003 0310 	and.w	r3, r3, #16
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f040 8099 	bne.w	800330a <HAL_ADC_Init+0x18e>
 80031d8:	7dfb      	ldrb	r3, [r7, #23]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	f040 8095 	bne.w	800330a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031e8:	f023 0302 	bic.w	r3, r3, #2
 80031ec:	f043 0202 	orr.w	r2, r3, #2
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80031fc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	7b1b      	ldrb	r3, [r3, #12]
 8003202:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003204:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003206:	68ba      	ldr	r2, [r7, #8]
 8003208:	4313      	orrs	r3, r2
 800320a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003214:	d003      	beq.n	800321e <HAL_ADC_Init+0xa2>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d102      	bne.n	8003224 <HAL_ADC_Init+0xa8>
 800321e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003222:	e000      	b.n	8003226 <HAL_ADC_Init+0xaa>
 8003224:	2300      	movs	r3, #0
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	4313      	orrs	r3, r2
 800322a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	7d1b      	ldrb	r3, [r3, #20]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d119      	bne.n	8003268 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	7b1b      	ldrb	r3, [r3, #12]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d109      	bne.n	8003250 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	3b01      	subs	r3, #1
 8003242:	035a      	lsls	r2, r3, #13
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	4313      	orrs	r3, r2
 8003248:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800324c:	613b      	str	r3, [r7, #16]
 800324e:	e00b      	b.n	8003268 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003254:	f043 0220 	orr.w	r2, r3, #32
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003260:	f043 0201 	orr.w	r2, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	430a      	orrs	r2, r1
 800327a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689a      	ldr	r2, [r3, #8]
 8003282:	4b28      	ldr	r3, [pc, #160]	; (8003324 <HAL_ADC_Init+0x1a8>)
 8003284:	4013      	ands	r3, r2
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	6812      	ldr	r2, [r2, #0]
 800328a:	68b9      	ldr	r1, [r7, #8]
 800328c:	430b      	orrs	r3, r1
 800328e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003298:	d003      	beq.n	80032a2 <HAL_ADC_Init+0x126>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d104      	bne.n	80032ac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	3b01      	subs	r3, #1
 80032a8:	051b      	lsls	r3, r3, #20
 80032aa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	430a      	orrs	r2, r1
 80032be:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	4b18      	ldr	r3, [pc, #96]	; (8003328 <HAL_ADC_Init+0x1ac>)
 80032c8:	4013      	ands	r3, r2
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d10b      	bne.n	80032e8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032da:	f023 0303 	bic.w	r3, r3, #3
 80032de:	f043 0201 	orr.w	r2, r3, #1
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80032e6:	e018      	b.n	800331a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ec:	f023 0312 	bic.w	r3, r3, #18
 80032f0:	f043 0210 	orr.w	r2, r3, #16
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fc:	f043 0201 	orr.w	r2, r3, #1
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003308:	e007      	b.n	800331a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330e:	f043 0210 	orr.w	r2, r3, #16
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800331a:	7dfb      	ldrb	r3, [r7, #23]
}
 800331c:	4618      	mov	r0, r3
 800331e:	3718      	adds	r7, #24
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	ffe1f7fd 	.word	0xffe1f7fd
 8003328:	ff1f0efe 	.word	0xff1f0efe

0800332c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003334:	2300      	movs	r3, #0
 8003336:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800333e:	2b01      	cmp	r3, #1
 8003340:	d101      	bne.n	8003346 <HAL_ADC_Start+0x1a>
 8003342:	2302      	movs	r3, #2
 8003344:	e098      	b.n	8003478 <HAL_ADC_Start+0x14c>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 fad0 	bl	80038f4 <ADC_Enable>
 8003354:	4603      	mov	r3, r0
 8003356:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003358:	7bfb      	ldrb	r3, [r7, #15]
 800335a:	2b00      	cmp	r3, #0
 800335c:	f040 8087 	bne.w	800346e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003364:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003368:	f023 0301 	bic.w	r3, r3, #1
 800336c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a41      	ldr	r2, [pc, #260]	; (8003480 <HAL_ADC_Start+0x154>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d105      	bne.n	800338a <HAL_ADC_Start+0x5e>
 800337e:	4b41      	ldr	r3, [pc, #260]	; (8003484 <HAL_ADC_Start+0x158>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d115      	bne.n	80033b6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800338e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d026      	beq.n	80033f2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80033ac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80033b4:	e01d      	b.n	80033f2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ba:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a2f      	ldr	r2, [pc, #188]	; (8003484 <HAL_ADC_Start+0x158>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d004      	beq.n	80033d6 <HAL_ADC_Start+0xaa>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a2b      	ldr	r2, [pc, #172]	; (8003480 <HAL_ADC_Start+0x154>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d10d      	bne.n	80033f2 <HAL_ADC_Start+0xc6>
 80033d6:	4b2b      	ldr	r3, [pc, #172]	; (8003484 <HAL_ADC_Start+0x158>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d007      	beq.n	80033f2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80033ea:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d006      	beq.n	800340c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003402:	f023 0206 	bic.w	r2, r3, #6
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	62da      	str	r2, [r3, #44]	; 0x2c
 800340a:	e002      	b.n	8003412 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f06f 0202 	mvn.w	r2, #2
 8003422:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800342e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003432:	d113      	bne.n	800345c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003438:	4a11      	ldr	r2, [pc, #68]	; (8003480 <HAL_ADC_Start+0x154>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d105      	bne.n	800344a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800343e:	4b11      	ldr	r3, [pc, #68]	; (8003484 <HAL_ADC_Start+0x158>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003446:	2b00      	cmp	r3, #0
 8003448:	d108      	bne.n	800345c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	689a      	ldr	r2, [r3, #8]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003458:	609a      	str	r2, [r3, #8]
 800345a:	e00c      	b.n	8003476 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689a      	ldr	r2, [r3, #8]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800346a:	609a      	str	r2, [r3, #8]
 800346c:	e003      	b.n	8003476 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003476:	7bfb      	ldrb	r3, [r7, #15]
}
 8003478:	4618      	mov	r0, r3
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40012800 	.word	0x40012800
 8003484:	40012400 	.word	0x40012400

08003488 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003490:	2300      	movs	r3, #0
 8003492:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_ADC_Stop+0x1a>
 800349e:	2302      	movs	r3, #2
 80034a0:	e01a      	b.n	80034d8 <HAL_ADC_Stop+0x50>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 fa7c 	bl	80039a8 <ADC_ConversionStop_Disable>
 80034b0:	4603      	mov	r3, r0
 80034b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d109      	bne.n	80034ce <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034be:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034c2:	f023 0301 	bic.w	r3, r3, #1
 80034c6:	f043 0201 	orr.w	r2, r3, #1
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80034d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80034e0:	b590      	push	{r4, r7, lr}
 80034e2:	b087      	sub	sp, #28
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80034ee:	2300      	movs	r3, #0
 80034f0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80034f6:	f7ff fe13 	bl	8003120 <HAL_GetTick>
 80034fa:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00b      	beq.n	8003522 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350e:	f043 0220 	orr.w	r2, r3, #32
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e0d3      	b.n	80036ca <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352c:	2b00      	cmp	r3, #0
 800352e:	d131      	bne.n	8003594 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003536:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800353a:	2b00      	cmp	r3, #0
 800353c:	d12a      	bne.n	8003594 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800353e:	e021      	b.n	8003584 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003546:	d01d      	beq.n	8003584 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d007      	beq.n	800355e <HAL_ADC_PollForConversion+0x7e>
 800354e:	f7ff fde7 	bl	8003120 <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	683a      	ldr	r2, [r7, #0]
 800355a:	429a      	cmp	r2, r3
 800355c:	d212      	bcs.n	8003584 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10b      	bne.n	8003584 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003570:	f043 0204 	orr.w	r2, r3, #4
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e0a2      	b.n	80036ca <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d0d6      	beq.n	8003540 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003592:	e070      	b.n	8003676 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003594:	4b4f      	ldr	r3, [pc, #316]	; (80036d4 <HAL_ADC_PollForConversion+0x1f4>)
 8003596:	681c      	ldr	r4, [r3, #0]
 8003598:	2002      	movs	r0, #2
 800359a:	f002 f821 	bl	80055e0 <HAL_RCCEx_GetPeriphCLKFreq>
 800359e:	4603      	mov	r3, r0
 80035a0:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6919      	ldr	r1, [r3, #16]
 80035aa:	4b4b      	ldr	r3, [pc, #300]	; (80036d8 <HAL_ADC_PollForConversion+0x1f8>)
 80035ac:	400b      	ands	r3, r1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d118      	bne.n	80035e4 <HAL_ADC_PollForConversion+0x104>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68d9      	ldr	r1, [r3, #12]
 80035b8:	4b48      	ldr	r3, [pc, #288]	; (80036dc <HAL_ADC_PollForConversion+0x1fc>)
 80035ba:	400b      	ands	r3, r1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d111      	bne.n	80035e4 <HAL_ADC_PollForConversion+0x104>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6919      	ldr	r1, [r3, #16]
 80035c6:	4b46      	ldr	r3, [pc, #280]	; (80036e0 <HAL_ADC_PollForConversion+0x200>)
 80035c8:	400b      	ands	r3, r1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d108      	bne.n	80035e0 <HAL_ADC_PollForConversion+0x100>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68d9      	ldr	r1, [r3, #12]
 80035d4:	4b43      	ldr	r3, [pc, #268]	; (80036e4 <HAL_ADC_PollForConversion+0x204>)
 80035d6:	400b      	ands	r3, r1
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <HAL_ADC_PollForConversion+0x100>
 80035dc:	2314      	movs	r3, #20
 80035de:	e020      	b.n	8003622 <HAL_ADC_PollForConversion+0x142>
 80035e0:	2329      	movs	r3, #41	; 0x29
 80035e2:	e01e      	b.n	8003622 <HAL_ADC_PollForConversion+0x142>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6919      	ldr	r1, [r3, #16]
 80035ea:	4b3d      	ldr	r3, [pc, #244]	; (80036e0 <HAL_ADC_PollForConversion+0x200>)
 80035ec:	400b      	ands	r3, r1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d106      	bne.n	8003600 <HAL_ADC_PollForConversion+0x120>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	68d9      	ldr	r1, [r3, #12]
 80035f8:	4b3a      	ldr	r3, [pc, #232]	; (80036e4 <HAL_ADC_PollForConversion+0x204>)
 80035fa:	400b      	ands	r3, r1
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00d      	beq.n	800361c <HAL_ADC_PollForConversion+0x13c>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6919      	ldr	r1, [r3, #16]
 8003606:	4b38      	ldr	r3, [pc, #224]	; (80036e8 <HAL_ADC_PollForConversion+0x208>)
 8003608:	400b      	ands	r3, r1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d108      	bne.n	8003620 <HAL_ADC_PollForConversion+0x140>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68d9      	ldr	r1, [r3, #12]
 8003614:	4b34      	ldr	r3, [pc, #208]	; (80036e8 <HAL_ADC_PollForConversion+0x208>)
 8003616:	400b      	ands	r3, r1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d101      	bne.n	8003620 <HAL_ADC_PollForConversion+0x140>
 800361c:	2354      	movs	r3, #84	; 0x54
 800361e:	e000      	b.n	8003622 <HAL_ADC_PollForConversion+0x142>
 8003620:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003622:	fb02 f303 	mul.w	r3, r2, r3
 8003626:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003628:	e021      	b.n	800366e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003630:	d01a      	beq.n	8003668 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d007      	beq.n	8003648 <HAL_ADC_PollForConversion+0x168>
 8003638:	f7ff fd72 	bl	8003120 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d20f      	bcs.n	8003668 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	693a      	ldr	r2, [r7, #16]
 800364c:	429a      	cmp	r2, r3
 800364e:	d90b      	bls.n	8003668 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003654:	f043 0204 	orr.w	r2, r3, #4
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e030      	b.n	80036ca <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	3301      	adds	r3, #1
 800366c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	429a      	cmp	r2, r3
 8003674:	d8d9      	bhi.n	800362a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f06f 0212 	mvn.w	r2, #18
 800367e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003684:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003696:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800369a:	d115      	bne.n	80036c8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d111      	bne.n	80036c8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d105      	bne.n	80036c8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c0:	f043 0201 	orr.w	r2, r3, #1
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	371c      	adds	r7, #28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd90      	pop	{r4, r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20000000 	.word	0x20000000
 80036d8:	24924924 	.word	0x24924924
 80036dc:	00924924 	.word	0x00924924
 80036e0:	12492492 	.word	0x12492492
 80036e4:	00492492 	.word	0x00492492
 80036e8:	00249249 	.word	0x00249249

080036ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr

08003704 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800370e:	2300      	movs	r3, #0
 8003710:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003712:	2300      	movs	r3, #0
 8003714:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800371c:	2b01      	cmp	r3, #1
 800371e:	d101      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x20>
 8003720:	2302      	movs	r3, #2
 8003722:	e0dc      	b.n	80038de <HAL_ADC_ConfigChannel+0x1da>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2b06      	cmp	r3, #6
 8003732:	d81c      	bhi.n	800376e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	4613      	mov	r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	4413      	add	r3, r2
 8003744:	3b05      	subs	r3, #5
 8003746:	221f      	movs	r2, #31
 8003748:	fa02 f303 	lsl.w	r3, r2, r3
 800374c:	43db      	mvns	r3, r3
 800374e:	4019      	ands	r1, r3
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	6818      	ldr	r0, [r3, #0]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	4613      	mov	r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	4413      	add	r3, r2
 800375e:	3b05      	subs	r3, #5
 8003760:	fa00 f203 	lsl.w	r2, r0, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	635a      	str	r2, [r3, #52]	; 0x34
 800376c:	e03c      	b.n	80037e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b0c      	cmp	r3, #12
 8003774:	d81c      	bhi.n	80037b0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	3b23      	subs	r3, #35	; 0x23
 8003788:	221f      	movs	r2, #31
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	43db      	mvns	r3, r3
 8003790:	4019      	ands	r1, r3
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	6818      	ldr	r0, [r3, #0]
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685a      	ldr	r2, [r3, #4]
 800379a:	4613      	mov	r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	4413      	add	r3, r2
 80037a0:	3b23      	subs	r3, #35	; 0x23
 80037a2:	fa00 f203 	lsl.w	r2, r0, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	631a      	str	r2, [r3, #48]	; 0x30
 80037ae:	e01b      	b.n	80037e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	4613      	mov	r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	4413      	add	r3, r2
 80037c0:	3b41      	subs	r3, #65	; 0x41
 80037c2:	221f      	movs	r2, #31
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43db      	mvns	r3, r3
 80037ca:	4019      	ands	r1, r3
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	6818      	ldr	r0, [r3, #0]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	4413      	add	r3, r2
 80037da:	3b41      	subs	r3, #65	; 0x41
 80037dc:	fa00 f203 	lsl.w	r2, r0, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	430a      	orrs	r2, r1
 80037e6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2b09      	cmp	r3, #9
 80037ee:	d91c      	bls.n	800382a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68d9      	ldr	r1, [r3, #12]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	4613      	mov	r3, r2
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	4413      	add	r3, r2
 8003800:	3b1e      	subs	r3, #30
 8003802:	2207      	movs	r2, #7
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	4019      	ands	r1, r3
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	6898      	ldr	r0, [r3, #8]
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	4613      	mov	r3, r2
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	4413      	add	r3, r2
 800381a:	3b1e      	subs	r3, #30
 800381c:	fa00 f203 	lsl.w	r2, r0, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	60da      	str	r2, [r3, #12]
 8003828:	e019      	b.n	800385e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	6919      	ldr	r1, [r3, #16]
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	4613      	mov	r3, r2
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	4413      	add	r3, r2
 800383a:	2207      	movs	r2, #7
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	43db      	mvns	r3, r3
 8003842:	4019      	ands	r1, r3
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	6898      	ldr	r0, [r3, #8]
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	4613      	mov	r3, r2
 800384e:	005b      	lsls	r3, r3, #1
 8003850:	4413      	add	r3, r2
 8003852:	fa00 f203 	lsl.w	r2, r0, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2b10      	cmp	r3, #16
 8003864:	d003      	beq.n	800386e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800386a:	2b11      	cmp	r3, #17
 800386c:	d132      	bne.n	80038d4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a1d      	ldr	r2, [pc, #116]	; (80038e8 <HAL_ADC_ConfigChannel+0x1e4>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d125      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d126      	bne.n	80038d4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003894:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2b10      	cmp	r3, #16
 800389c:	d11a      	bne.n	80038d4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800389e:	4b13      	ldr	r3, [pc, #76]	; (80038ec <HAL_ADC_ConfigChannel+0x1e8>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a13      	ldr	r2, [pc, #76]	; (80038f0 <HAL_ADC_ConfigChannel+0x1ec>)
 80038a4:	fba2 2303 	umull	r2, r3, r2, r3
 80038a8:	0c9a      	lsrs	r2, r3, #18
 80038aa:	4613      	mov	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	4413      	add	r3, r2
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038b4:	e002      	b.n	80038bc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	3b01      	subs	r3, #1
 80038ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f9      	bne.n	80038b6 <HAL_ADC_ConfigChannel+0x1b2>
 80038c2:	e007      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c8:	f043 0220 	orr.w	r2, r3, #32
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80038dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr
 80038e8:	40012400 	.word	0x40012400
 80038ec:	20000000 	.word	0x20000000
 80038f0:	431bde83 	.word	0x431bde83

080038f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038fc:	2300      	movs	r3, #0
 80038fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003900:	2300      	movs	r3, #0
 8003902:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b01      	cmp	r3, #1
 8003910:	d040      	beq.n	8003994 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	689a      	ldr	r2, [r3, #8]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f042 0201 	orr.w	r2, r2, #1
 8003920:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003922:	4b1f      	ldr	r3, [pc, #124]	; (80039a0 <ADC_Enable+0xac>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a1f      	ldr	r2, [pc, #124]	; (80039a4 <ADC_Enable+0xb0>)
 8003928:	fba2 2303 	umull	r2, r3, r2, r3
 800392c:	0c9b      	lsrs	r3, r3, #18
 800392e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003930:	e002      	b.n	8003938 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	3b01      	subs	r3, #1
 8003936:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1f9      	bne.n	8003932 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800393e:	f7ff fbef 	bl	8003120 <HAL_GetTick>
 8003942:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003944:	e01f      	b.n	8003986 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003946:	f7ff fbeb 	bl	8003120 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	2b02      	cmp	r3, #2
 8003952:	d918      	bls.n	8003986 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b01      	cmp	r3, #1
 8003960:	d011      	beq.n	8003986 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003966:	f043 0210 	orr.w	r2, r3, #16
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003972:	f043 0201 	orr.w	r2, r3, #1
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e007      	b.n	8003996 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	2b01      	cmp	r3, #1
 8003992:	d1d8      	bne.n	8003946 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	20000000 	.word	0x20000000
 80039a4:	431bde83 	.word	0x431bde83

080039a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d12e      	bne.n	8003a20 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 0201 	bic.w	r2, r2, #1
 80039d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039d2:	f7ff fba5 	bl	8003120 <HAL_GetTick>
 80039d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80039d8:	e01b      	b.n	8003a12 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039da:	f7ff fba1 	bl	8003120 <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d914      	bls.n	8003a12 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d10d      	bne.n	8003a12 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039fa:	f043 0210 	orr.w	r2, r3, #16
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a06:	f043 0201 	orr.w	r2, r3, #1
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e007      	b.n	8003a22 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d0dc      	beq.n	80039da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
	...

08003a2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a3c:	4b0c      	ldr	r3, [pc, #48]	; (8003a70 <__NVIC_SetPriorityGrouping+0x44>)
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a42:	68ba      	ldr	r2, [r7, #8]
 8003a44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a48:	4013      	ands	r3, r2
 8003a4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a5e:	4a04      	ldr	r2, [pc, #16]	; (8003a70 <__NVIC_SetPriorityGrouping+0x44>)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	60d3      	str	r3, [r2, #12]
}
 8003a64:	bf00      	nop
 8003a66:	3714      	adds	r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	e000ed00 	.word	0xe000ed00

08003a74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a78:	4b04      	ldr	r3, [pc, #16]	; (8003a8c <__NVIC_GetPriorityGrouping+0x18>)
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	0a1b      	lsrs	r3, r3, #8
 8003a7e:	f003 0307 	and.w	r3, r3, #7
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bc80      	pop	{r7}
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	e000ed00 	.word	0xe000ed00

08003a90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	4603      	mov	r3, r0
 8003a98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	db0b      	blt.n	8003aba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aa2:	79fb      	ldrb	r3, [r7, #7]
 8003aa4:	f003 021f 	and.w	r2, r3, #31
 8003aa8:	4906      	ldr	r1, [pc, #24]	; (8003ac4 <__NVIC_EnableIRQ+0x34>)
 8003aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aae:	095b      	lsrs	r3, r3, #5
 8003ab0:	2001      	movs	r0, #1
 8003ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bc80      	pop	{r7}
 8003ac2:	4770      	bx	lr
 8003ac4:	e000e100 	.word	0xe000e100

08003ac8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	6039      	str	r1, [r7, #0]
 8003ad2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	db0a      	blt.n	8003af2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	b2da      	uxtb	r2, r3
 8003ae0:	490c      	ldr	r1, [pc, #48]	; (8003b14 <__NVIC_SetPriority+0x4c>)
 8003ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae6:	0112      	lsls	r2, r2, #4
 8003ae8:	b2d2      	uxtb	r2, r2
 8003aea:	440b      	add	r3, r1
 8003aec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003af0:	e00a      	b.n	8003b08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	b2da      	uxtb	r2, r3
 8003af6:	4908      	ldr	r1, [pc, #32]	; (8003b18 <__NVIC_SetPriority+0x50>)
 8003af8:	79fb      	ldrb	r3, [r7, #7]
 8003afa:	f003 030f 	and.w	r3, r3, #15
 8003afe:	3b04      	subs	r3, #4
 8003b00:	0112      	lsls	r2, r2, #4
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	440b      	add	r3, r1
 8003b06:	761a      	strb	r2, [r3, #24]
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bc80      	pop	{r7}
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	e000e100 	.word	0xe000e100
 8003b18:	e000ed00 	.word	0xe000ed00

08003b1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b089      	sub	sp, #36	; 0x24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f003 0307 	and.w	r3, r3, #7
 8003b2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f1c3 0307 	rsb	r3, r3, #7
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	bf28      	it	cs
 8003b3a:	2304      	movcs	r3, #4
 8003b3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	3304      	adds	r3, #4
 8003b42:	2b06      	cmp	r3, #6
 8003b44:	d902      	bls.n	8003b4c <NVIC_EncodePriority+0x30>
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	3b03      	subs	r3, #3
 8003b4a:	e000      	b.n	8003b4e <NVIC_EncodePriority+0x32>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b50:	f04f 32ff 	mov.w	r2, #4294967295
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5a:	43da      	mvns	r2, r3
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	401a      	ands	r2, r3
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b64:	f04f 31ff 	mov.w	r1, #4294967295
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6e:	43d9      	mvns	r1, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b74:	4313      	orrs	r3, r2
         );
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3724      	adds	r7, #36	; 0x24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr

08003b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f7ff ff4f 	bl	8003a2c <__NVIC_SetPriorityGrouping>
}
 8003b8e:	bf00      	nop
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b086      	sub	sp, #24
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	60b9      	str	r1, [r7, #8]
 8003ba0:	607a      	str	r2, [r7, #4]
 8003ba2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ba8:	f7ff ff64 	bl	8003a74 <__NVIC_GetPriorityGrouping>
 8003bac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	68b9      	ldr	r1, [r7, #8]
 8003bb2:	6978      	ldr	r0, [r7, #20]
 8003bb4:	f7ff ffb2 	bl	8003b1c <NVIC_EncodePriority>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bbe:	4611      	mov	r1, r2
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7ff ff81 	bl	8003ac8 <__NVIC_SetPriority>
}
 8003bc6:	bf00      	nop
 8003bc8:	3718      	adds	r7, #24
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b082      	sub	sp, #8
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff ff57 	bl	8003a90 <__NVIC_EnableIRQ>
}
 8003be2:	bf00      	nop
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d101      	bne.n	8003c02 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e059      	b.n	8003cb6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	461a      	mov	r2, r3
 8003c08:	4b2d      	ldr	r3, [pc, #180]	; (8003cc0 <HAL_DMA_Init+0xd4>)
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d80f      	bhi.n	8003c2e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	461a      	mov	r2, r3
 8003c14:	4b2b      	ldr	r3, [pc, #172]	; (8003cc4 <HAL_DMA_Init+0xd8>)
 8003c16:	4413      	add	r3, r2
 8003c18:	4a2b      	ldr	r2, [pc, #172]	; (8003cc8 <HAL_DMA_Init+0xdc>)
 8003c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1e:	091b      	lsrs	r3, r3, #4
 8003c20:	009a      	lsls	r2, r3, #2
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a28      	ldr	r2, [pc, #160]	; (8003ccc <HAL_DMA_Init+0xe0>)
 8003c2a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003c2c:	e00e      	b.n	8003c4c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	461a      	mov	r2, r3
 8003c34:	4b26      	ldr	r3, [pc, #152]	; (8003cd0 <HAL_DMA_Init+0xe4>)
 8003c36:	4413      	add	r3, r2
 8003c38:	4a23      	ldr	r2, [pc, #140]	; (8003cc8 <HAL_DMA_Init+0xdc>)
 8003c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3e:	091b      	lsrs	r3, r3, #4
 8003c40:	009a      	lsls	r2, r3, #2
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a22      	ldr	r2, [pc, #136]	; (8003cd4 <HAL_DMA_Init+0xe8>)
 8003c4a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c62:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003c66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003c70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3714      	adds	r7, #20
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bc80      	pop	{r7}
 8003cbe:	4770      	bx	lr
 8003cc0:	40020407 	.word	0x40020407
 8003cc4:	bffdfff8 	.word	0xbffdfff8
 8003cc8:	cccccccd 	.word	0xcccccccd
 8003ccc:	40020000 	.word	0x40020000
 8003cd0:	bffdfbf8 	.word	0xbffdfbf8
 8003cd4:	40020400 	.word	0x40020400

08003cd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
 8003ce4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d101      	bne.n	8003cf8 <HAL_DMA_Start_IT+0x20>
 8003cf4:	2302      	movs	r3, #2
 8003cf6:	e04a      	b.n	8003d8e <HAL_DMA_Start_IT+0xb6>
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d13a      	bne.n	8003d80 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2202      	movs	r2, #2
 8003d0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 0201 	bic.w	r2, r2, #1
 8003d26:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	68b9      	ldr	r1, [r7, #8]
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f000 fbb0 	bl	8004494 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d008      	beq.n	8003d4e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 020e 	orr.w	r2, r2, #14
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	e00f      	b.n	8003d6e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0204 	bic.w	r2, r2, #4
 8003d5c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f042 020a 	orr.w	r2, r2, #10
 8003d6c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f042 0201 	orr.w	r2, r2, #1
 8003d7c:	601a      	str	r2, [r3, #0]
 8003d7e:	e005      	b.n	8003d8c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003d88:	2302      	movs	r3, #2
 8003d8a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003d8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3718      	adds	r7, #24
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d96:	b480      	push	{r7}
 8003d98:	b085      	sub	sp, #20
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d008      	beq.n	8003dbe <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2204      	movs	r2, #4
 8003db0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e020      	b.n	8003e00 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 020e 	bic.w	r2, r2, #14
 8003dcc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 0201 	bic.w	r2, r2, #1
 8003ddc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de6:	2101      	movs	r1, #1
 8003de8:	fa01 f202 	lsl.w	r2, r1, r2
 8003dec:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bc80      	pop	{r7}
 8003e08:	4770      	bx	lr
	...

08003e0c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d005      	beq.n	8003e2e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2204      	movs	r2, #4
 8003e26:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	73fb      	strb	r3, [r7, #15]
 8003e2c:	e0d6      	b.n	8003fdc <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 020e 	bic.w	r2, r2, #14
 8003e3c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0201 	bic.w	r2, r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	461a      	mov	r2, r3
 8003e54:	4b64      	ldr	r3, [pc, #400]	; (8003fe8 <HAL_DMA_Abort_IT+0x1dc>)
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d958      	bls.n	8003f0c <HAL_DMA_Abort_IT+0x100>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a63      	ldr	r2, [pc, #396]	; (8003fec <HAL_DMA_Abort_IT+0x1e0>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d04f      	beq.n	8003f04 <HAL_DMA_Abort_IT+0xf8>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a61      	ldr	r2, [pc, #388]	; (8003ff0 <HAL_DMA_Abort_IT+0x1e4>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d048      	beq.n	8003f00 <HAL_DMA_Abort_IT+0xf4>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a60      	ldr	r2, [pc, #384]	; (8003ff4 <HAL_DMA_Abort_IT+0x1e8>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d040      	beq.n	8003efa <HAL_DMA_Abort_IT+0xee>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a5e      	ldr	r2, [pc, #376]	; (8003ff8 <HAL_DMA_Abort_IT+0x1ec>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d038      	beq.n	8003ef4 <HAL_DMA_Abort_IT+0xe8>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a5d      	ldr	r2, [pc, #372]	; (8003ffc <HAL_DMA_Abort_IT+0x1f0>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d030      	beq.n	8003eee <HAL_DMA_Abort_IT+0xe2>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a5b      	ldr	r2, [pc, #364]	; (8004000 <HAL_DMA_Abort_IT+0x1f4>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d028      	beq.n	8003ee8 <HAL_DMA_Abort_IT+0xdc>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a53      	ldr	r2, [pc, #332]	; (8003fe8 <HAL_DMA_Abort_IT+0x1dc>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d020      	beq.n	8003ee2 <HAL_DMA_Abort_IT+0xd6>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a57      	ldr	r2, [pc, #348]	; (8004004 <HAL_DMA_Abort_IT+0x1f8>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d019      	beq.n	8003ede <HAL_DMA_Abort_IT+0xd2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a56      	ldr	r2, [pc, #344]	; (8004008 <HAL_DMA_Abort_IT+0x1fc>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d012      	beq.n	8003eda <HAL_DMA_Abort_IT+0xce>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a54      	ldr	r2, [pc, #336]	; (800400c <HAL_DMA_Abort_IT+0x200>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d00a      	beq.n	8003ed4 <HAL_DMA_Abort_IT+0xc8>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a53      	ldr	r2, [pc, #332]	; (8004010 <HAL_DMA_Abort_IT+0x204>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d102      	bne.n	8003ece <HAL_DMA_Abort_IT+0xc2>
 8003ec8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ecc:	e01b      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003ece:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ed2:	e018      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003ed4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ed8:	e015      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003eda:	2310      	movs	r3, #16
 8003edc:	e013      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e011      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003ee2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ee6:	e00e      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003ee8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003eec:	e00b      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003eee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ef2:	e008      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003ef4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ef8:	e005      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003efa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003efe:	e002      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003f00:	2310      	movs	r3, #16
 8003f02:	e000      	b.n	8003f06 <HAL_DMA_Abort_IT+0xfa>
 8003f04:	2301      	movs	r3, #1
 8003f06:	4a43      	ldr	r2, [pc, #268]	; (8004014 <HAL_DMA_Abort_IT+0x208>)
 8003f08:	6053      	str	r3, [r2, #4]
 8003f0a:	e057      	b.n	8003fbc <HAL_DMA_Abort_IT+0x1b0>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a36      	ldr	r2, [pc, #216]	; (8003fec <HAL_DMA_Abort_IT+0x1e0>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d04f      	beq.n	8003fb6 <HAL_DMA_Abort_IT+0x1aa>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a35      	ldr	r2, [pc, #212]	; (8003ff0 <HAL_DMA_Abort_IT+0x1e4>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d048      	beq.n	8003fb2 <HAL_DMA_Abort_IT+0x1a6>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a33      	ldr	r2, [pc, #204]	; (8003ff4 <HAL_DMA_Abort_IT+0x1e8>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d040      	beq.n	8003fac <HAL_DMA_Abort_IT+0x1a0>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a32      	ldr	r2, [pc, #200]	; (8003ff8 <HAL_DMA_Abort_IT+0x1ec>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d038      	beq.n	8003fa6 <HAL_DMA_Abort_IT+0x19a>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a30      	ldr	r2, [pc, #192]	; (8003ffc <HAL_DMA_Abort_IT+0x1f0>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d030      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x194>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a2f      	ldr	r2, [pc, #188]	; (8004000 <HAL_DMA_Abort_IT+0x1f4>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d028      	beq.n	8003f9a <HAL_DMA_Abort_IT+0x18e>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a26      	ldr	r2, [pc, #152]	; (8003fe8 <HAL_DMA_Abort_IT+0x1dc>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d020      	beq.n	8003f94 <HAL_DMA_Abort_IT+0x188>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a2b      	ldr	r2, [pc, #172]	; (8004004 <HAL_DMA_Abort_IT+0x1f8>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d019      	beq.n	8003f90 <HAL_DMA_Abort_IT+0x184>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a29      	ldr	r2, [pc, #164]	; (8004008 <HAL_DMA_Abort_IT+0x1fc>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d012      	beq.n	8003f8c <HAL_DMA_Abort_IT+0x180>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a28      	ldr	r2, [pc, #160]	; (800400c <HAL_DMA_Abort_IT+0x200>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d00a      	beq.n	8003f86 <HAL_DMA_Abort_IT+0x17a>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a26      	ldr	r2, [pc, #152]	; (8004010 <HAL_DMA_Abort_IT+0x204>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d102      	bne.n	8003f80 <HAL_DMA_Abort_IT+0x174>
 8003f7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f7e:	e01b      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003f80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f84:	e018      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003f86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f8a:	e015      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003f8c:	2310      	movs	r3, #16
 8003f8e:	e013      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003f90:	2301      	movs	r3, #1
 8003f92:	e011      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003f94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f98:	e00e      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003f9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003f9e:	e00b      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003fa0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fa4:	e008      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003fa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003faa:	e005      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003fac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fb0:	e002      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003fb2:	2310      	movs	r3, #16
 8003fb4:	e000      	b.n	8003fb8 <HAL_DMA_Abort_IT+0x1ac>
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	4a17      	ldr	r2, [pc, #92]	; (8004018 <HAL_DMA_Abort_IT+0x20c>)
 8003fba:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	4798      	blx	r3
    } 
  }
  return status;
 8003fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	40020080 	.word	0x40020080
 8003fec:	40020008 	.word	0x40020008
 8003ff0:	4002001c 	.word	0x4002001c
 8003ff4:	40020030 	.word	0x40020030
 8003ff8:	40020044 	.word	0x40020044
 8003ffc:	40020058 	.word	0x40020058
 8004000:	4002006c 	.word	0x4002006c
 8004004:	40020408 	.word	0x40020408
 8004008:	4002041c 	.word	0x4002041c
 800400c:	40020430 	.word	0x40020430
 8004010:	40020444 	.word	0x40020444
 8004014:	40020400 	.word	0x40020400
 8004018:	40020000 	.word	0x40020000

0800401c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004038:	2204      	movs	r2, #4
 800403a:	409a      	lsls	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	4013      	ands	r3, r2
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 80f1 	beq.w	8004228 <HAL_DMA_IRQHandler+0x20c>
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b00      	cmp	r3, #0
 800404e:	f000 80eb 	beq.w	8004228 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0320 	and.w	r3, r3, #32
 800405c:	2b00      	cmp	r3, #0
 800405e:	d107      	bne.n	8004070 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f022 0204 	bic.w	r2, r2, #4
 800406e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	461a      	mov	r2, r3
 8004076:	4b5f      	ldr	r3, [pc, #380]	; (80041f4 <HAL_DMA_IRQHandler+0x1d8>)
 8004078:	429a      	cmp	r2, r3
 800407a:	d958      	bls.n	800412e <HAL_DMA_IRQHandler+0x112>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a5d      	ldr	r2, [pc, #372]	; (80041f8 <HAL_DMA_IRQHandler+0x1dc>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d04f      	beq.n	8004126 <HAL_DMA_IRQHandler+0x10a>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a5c      	ldr	r2, [pc, #368]	; (80041fc <HAL_DMA_IRQHandler+0x1e0>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d048      	beq.n	8004122 <HAL_DMA_IRQHandler+0x106>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a5a      	ldr	r2, [pc, #360]	; (8004200 <HAL_DMA_IRQHandler+0x1e4>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d040      	beq.n	800411c <HAL_DMA_IRQHandler+0x100>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a59      	ldr	r2, [pc, #356]	; (8004204 <HAL_DMA_IRQHandler+0x1e8>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d038      	beq.n	8004116 <HAL_DMA_IRQHandler+0xfa>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a57      	ldr	r2, [pc, #348]	; (8004208 <HAL_DMA_IRQHandler+0x1ec>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d030      	beq.n	8004110 <HAL_DMA_IRQHandler+0xf4>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a56      	ldr	r2, [pc, #344]	; (800420c <HAL_DMA_IRQHandler+0x1f0>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d028      	beq.n	800410a <HAL_DMA_IRQHandler+0xee>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a4d      	ldr	r2, [pc, #308]	; (80041f4 <HAL_DMA_IRQHandler+0x1d8>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d020      	beq.n	8004104 <HAL_DMA_IRQHandler+0xe8>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a52      	ldr	r2, [pc, #328]	; (8004210 <HAL_DMA_IRQHandler+0x1f4>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d019      	beq.n	8004100 <HAL_DMA_IRQHandler+0xe4>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a50      	ldr	r2, [pc, #320]	; (8004214 <HAL_DMA_IRQHandler+0x1f8>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d012      	beq.n	80040fc <HAL_DMA_IRQHandler+0xe0>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a4f      	ldr	r2, [pc, #316]	; (8004218 <HAL_DMA_IRQHandler+0x1fc>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d00a      	beq.n	80040f6 <HAL_DMA_IRQHandler+0xda>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a4d      	ldr	r2, [pc, #308]	; (800421c <HAL_DMA_IRQHandler+0x200>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d102      	bne.n	80040f0 <HAL_DMA_IRQHandler+0xd4>
 80040ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80040ee:	e01b      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 80040f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040f4:	e018      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 80040f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040fa:	e015      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 80040fc:	2340      	movs	r3, #64	; 0x40
 80040fe:	e013      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 8004100:	2304      	movs	r3, #4
 8004102:	e011      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 8004104:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004108:	e00e      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 800410a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800410e:	e00b      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 8004110:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004114:	e008      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 8004116:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800411a:	e005      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 800411c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004120:	e002      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 8004122:	2340      	movs	r3, #64	; 0x40
 8004124:	e000      	b.n	8004128 <HAL_DMA_IRQHandler+0x10c>
 8004126:	2304      	movs	r3, #4
 8004128:	4a3d      	ldr	r2, [pc, #244]	; (8004220 <HAL_DMA_IRQHandler+0x204>)
 800412a:	6053      	str	r3, [r2, #4]
 800412c:	e057      	b.n	80041de <HAL_DMA_IRQHandler+0x1c2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a31      	ldr	r2, [pc, #196]	; (80041f8 <HAL_DMA_IRQHandler+0x1dc>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d04f      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x1bc>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a2f      	ldr	r2, [pc, #188]	; (80041fc <HAL_DMA_IRQHandler+0x1e0>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d048      	beq.n	80041d4 <HAL_DMA_IRQHandler+0x1b8>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a2e      	ldr	r2, [pc, #184]	; (8004200 <HAL_DMA_IRQHandler+0x1e4>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d040      	beq.n	80041ce <HAL_DMA_IRQHandler+0x1b2>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a2c      	ldr	r2, [pc, #176]	; (8004204 <HAL_DMA_IRQHandler+0x1e8>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d038      	beq.n	80041c8 <HAL_DMA_IRQHandler+0x1ac>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a2b      	ldr	r2, [pc, #172]	; (8004208 <HAL_DMA_IRQHandler+0x1ec>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d030      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x1a6>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a29      	ldr	r2, [pc, #164]	; (800420c <HAL_DMA_IRQHandler+0x1f0>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d028      	beq.n	80041bc <HAL_DMA_IRQHandler+0x1a0>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a21      	ldr	r2, [pc, #132]	; (80041f4 <HAL_DMA_IRQHandler+0x1d8>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d020      	beq.n	80041b6 <HAL_DMA_IRQHandler+0x19a>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a25      	ldr	r2, [pc, #148]	; (8004210 <HAL_DMA_IRQHandler+0x1f4>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d019      	beq.n	80041b2 <HAL_DMA_IRQHandler+0x196>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a24      	ldr	r2, [pc, #144]	; (8004214 <HAL_DMA_IRQHandler+0x1f8>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d012      	beq.n	80041ae <HAL_DMA_IRQHandler+0x192>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a22      	ldr	r2, [pc, #136]	; (8004218 <HAL_DMA_IRQHandler+0x1fc>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d00a      	beq.n	80041a8 <HAL_DMA_IRQHandler+0x18c>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a21      	ldr	r2, [pc, #132]	; (800421c <HAL_DMA_IRQHandler+0x200>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d102      	bne.n	80041a2 <HAL_DMA_IRQHandler+0x186>
 800419c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80041a0:	e01b      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041a6:	e018      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041ac:	e015      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041ae:	2340      	movs	r3, #64	; 0x40
 80041b0:	e013      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041b2:	2304      	movs	r3, #4
 80041b4:	e011      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80041ba:	e00e      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041bc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80041c0:	e00b      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041c2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80041c6:	e008      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80041cc:	e005      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041d2:	e002      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041d4:	2340      	movs	r3, #64	; 0x40
 80041d6:	e000      	b.n	80041da <HAL_DMA_IRQHandler+0x1be>
 80041d8:	2304      	movs	r3, #4
 80041da:	4a12      	ldr	r2, [pc, #72]	; (8004224 <HAL_DMA_IRQHandler+0x208>)
 80041dc:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f000 8136 	beq.w	8004454 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80041f0:	e130      	b.n	8004454 <HAL_DMA_IRQHandler+0x438>
 80041f2:	bf00      	nop
 80041f4:	40020080 	.word	0x40020080
 80041f8:	40020008 	.word	0x40020008
 80041fc:	4002001c 	.word	0x4002001c
 8004200:	40020030 	.word	0x40020030
 8004204:	40020044 	.word	0x40020044
 8004208:	40020058 	.word	0x40020058
 800420c:	4002006c 	.word	0x4002006c
 8004210:	40020408 	.word	0x40020408
 8004214:	4002041c 	.word	0x4002041c
 8004218:	40020430 	.word	0x40020430
 800421c:	40020444 	.word	0x40020444
 8004220:	40020400 	.word	0x40020400
 8004224:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422c:	2202      	movs	r2, #2
 800422e:	409a      	lsls	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	4013      	ands	r3, r2
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 80dd 	beq.w	80043f4 <HAL_DMA_IRQHandler+0x3d8>
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 80d7 	beq.w	80043f4 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0320 	and.w	r3, r3, #32
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10b      	bne.n	800426c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 020a 	bic.w	r2, r2, #10
 8004262:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	461a      	mov	r2, r3
 8004272:	4b7b      	ldr	r3, [pc, #492]	; (8004460 <HAL_DMA_IRQHandler+0x444>)
 8004274:	429a      	cmp	r2, r3
 8004276:	d958      	bls.n	800432a <HAL_DMA_IRQHandler+0x30e>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a79      	ldr	r2, [pc, #484]	; (8004464 <HAL_DMA_IRQHandler+0x448>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d04f      	beq.n	8004322 <HAL_DMA_IRQHandler+0x306>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a78      	ldr	r2, [pc, #480]	; (8004468 <HAL_DMA_IRQHandler+0x44c>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d048      	beq.n	800431e <HAL_DMA_IRQHandler+0x302>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a76      	ldr	r2, [pc, #472]	; (800446c <HAL_DMA_IRQHandler+0x450>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d040      	beq.n	8004318 <HAL_DMA_IRQHandler+0x2fc>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a75      	ldr	r2, [pc, #468]	; (8004470 <HAL_DMA_IRQHandler+0x454>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d038      	beq.n	8004312 <HAL_DMA_IRQHandler+0x2f6>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a73      	ldr	r2, [pc, #460]	; (8004474 <HAL_DMA_IRQHandler+0x458>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d030      	beq.n	800430c <HAL_DMA_IRQHandler+0x2f0>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a72      	ldr	r2, [pc, #456]	; (8004478 <HAL_DMA_IRQHandler+0x45c>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d028      	beq.n	8004306 <HAL_DMA_IRQHandler+0x2ea>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a69      	ldr	r2, [pc, #420]	; (8004460 <HAL_DMA_IRQHandler+0x444>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d020      	beq.n	8004300 <HAL_DMA_IRQHandler+0x2e4>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a6e      	ldr	r2, [pc, #440]	; (800447c <HAL_DMA_IRQHandler+0x460>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d019      	beq.n	80042fc <HAL_DMA_IRQHandler+0x2e0>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a6c      	ldr	r2, [pc, #432]	; (8004480 <HAL_DMA_IRQHandler+0x464>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d012      	beq.n	80042f8 <HAL_DMA_IRQHandler+0x2dc>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a6b      	ldr	r2, [pc, #428]	; (8004484 <HAL_DMA_IRQHandler+0x468>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d00a      	beq.n	80042f2 <HAL_DMA_IRQHandler+0x2d6>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a69      	ldr	r2, [pc, #420]	; (8004488 <HAL_DMA_IRQHandler+0x46c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d102      	bne.n	80042ec <HAL_DMA_IRQHandler+0x2d0>
 80042e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80042ea:	e01b      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 80042ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042f0:	e018      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 80042f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042f6:	e015      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 80042f8:	2320      	movs	r3, #32
 80042fa:	e013      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 80042fc:	2302      	movs	r3, #2
 80042fe:	e011      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 8004300:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004304:	e00e      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 8004306:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800430a:	e00b      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 800430c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004310:	e008      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 8004312:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004316:	e005      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 8004318:	f44f 7300 	mov.w	r3, #512	; 0x200
 800431c:	e002      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 800431e:	2320      	movs	r3, #32
 8004320:	e000      	b.n	8004324 <HAL_DMA_IRQHandler+0x308>
 8004322:	2302      	movs	r3, #2
 8004324:	4a59      	ldr	r2, [pc, #356]	; (800448c <HAL_DMA_IRQHandler+0x470>)
 8004326:	6053      	str	r3, [r2, #4]
 8004328:	e057      	b.n	80043da <HAL_DMA_IRQHandler+0x3be>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a4d      	ldr	r2, [pc, #308]	; (8004464 <HAL_DMA_IRQHandler+0x448>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d04f      	beq.n	80043d4 <HAL_DMA_IRQHandler+0x3b8>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a4b      	ldr	r2, [pc, #300]	; (8004468 <HAL_DMA_IRQHandler+0x44c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d048      	beq.n	80043d0 <HAL_DMA_IRQHandler+0x3b4>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a4a      	ldr	r2, [pc, #296]	; (800446c <HAL_DMA_IRQHandler+0x450>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d040      	beq.n	80043ca <HAL_DMA_IRQHandler+0x3ae>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a48      	ldr	r2, [pc, #288]	; (8004470 <HAL_DMA_IRQHandler+0x454>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d038      	beq.n	80043c4 <HAL_DMA_IRQHandler+0x3a8>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a47      	ldr	r2, [pc, #284]	; (8004474 <HAL_DMA_IRQHandler+0x458>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d030      	beq.n	80043be <HAL_DMA_IRQHandler+0x3a2>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a45      	ldr	r2, [pc, #276]	; (8004478 <HAL_DMA_IRQHandler+0x45c>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d028      	beq.n	80043b8 <HAL_DMA_IRQHandler+0x39c>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a3d      	ldr	r2, [pc, #244]	; (8004460 <HAL_DMA_IRQHandler+0x444>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d020      	beq.n	80043b2 <HAL_DMA_IRQHandler+0x396>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a41      	ldr	r2, [pc, #260]	; (800447c <HAL_DMA_IRQHandler+0x460>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d019      	beq.n	80043ae <HAL_DMA_IRQHandler+0x392>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a40      	ldr	r2, [pc, #256]	; (8004480 <HAL_DMA_IRQHandler+0x464>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d012      	beq.n	80043aa <HAL_DMA_IRQHandler+0x38e>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a3e      	ldr	r2, [pc, #248]	; (8004484 <HAL_DMA_IRQHandler+0x468>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d00a      	beq.n	80043a4 <HAL_DMA_IRQHandler+0x388>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a3d      	ldr	r2, [pc, #244]	; (8004488 <HAL_DMA_IRQHandler+0x46c>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d102      	bne.n	800439e <HAL_DMA_IRQHandler+0x382>
 8004398:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800439c:	e01b      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 800439e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043a2:	e018      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80043a8:	e015      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043aa:	2320      	movs	r3, #32
 80043ac:	e013      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043ae:	2302      	movs	r3, #2
 80043b0:	e011      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80043b6:	e00e      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80043bc:	e00b      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043c2:	e008      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043c8:	e005      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80043ce:	e002      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043d0:	2320      	movs	r3, #32
 80043d2:	e000      	b.n	80043d6 <HAL_DMA_IRQHandler+0x3ba>
 80043d4:	2302      	movs	r3, #2
 80043d6:	4a2e      	ldr	r2, [pc, #184]	; (8004490 <HAL_DMA_IRQHandler+0x474>)
 80043d8:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d034      	beq.n	8004454 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80043f2:	e02f      	b.n	8004454 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f8:	2208      	movs	r2, #8
 80043fa:	409a      	lsls	r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	4013      	ands	r3, r2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d028      	beq.n	8004456 <HAL_DMA_IRQHandler+0x43a>
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b00      	cmp	r3, #0
 800440c:	d023      	beq.n	8004456 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f022 020e 	bic.w	r2, r2, #14
 800441c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004426:	2101      	movs	r1, #1
 8004428:	fa01 f202 	lsl.w	r2, r1, r2
 800442c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004448:	2b00      	cmp	r3, #0
 800444a:	d004      	beq.n	8004456 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	4798      	blx	r3
    }
  }
  return;
 8004454:	bf00      	nop
 8004456:	bf00      	nop
}
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	40020080 	.word	0x40020080
 8004464:	40020008 	.word	0x40020008
 8004468:	4002001c 	.word	0x4002001c
 800446c:	40020030 	.word	0x40020030
 8004470:	40020044 	.word	0x40020044
 8004474:	40020058 	.word	0x40020058
 8004478:	4002006c 	.word	0x4002006c
 800447c:	40020408 	.word	0x40020408
 8004480:	4002041c 	.word	0x4002041c
 8004484:	40020430 	.word	0x40020430
 8004488:	40020444 	.word	0x40020444
 800448c:	40020400 	.word	0x40020400
 8004490:	40020000 	.word	0x40020000

08004494 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
 80044a0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044aa:	2101      	movs	r1, #1
 80044ac:	fa01 f202 	lsl.w	r2, r1, r2
 80044b0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	683a      	ldr	r2, [r7, #0]
 80044b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	2b10      	cmp	r3, #16
 80044c0:	d108      	bne.n	80044d4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044d2:	e007      	b.n	80044e4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	60da      	str	r2, [r3, #12]
}
 80044e4:	bf00      	nop
 80044e6:	3714      	adds	r7, #20
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bc80      	pop	{r7}
 80044ec:	4770      	bx	lr
	...

080044f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b08b      	sub	sp, #44	; 0x2c
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80044fa:	2300      	movs	r3, #0
 80044fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80044fe:	2300      	movs	r3, #0
 8004500:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004502:	e169      	b.n	80047d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004504:	2201      	movs	r2, #1
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	69fa      	ldr	r2, [r7, #28]
 8004514:	4013      	ands	r3, r2
 8004516:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004518:	69ba      	ldr	r2, [r7, #24]
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	429a      	cmp	r2, r3
 800451e:	f040 8158 	bne.w	80047d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	4a9a      	ldr	r2, [pc, #616]	; (8004790 <HAL_GPIO_Init+0x2a0>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d05e      	beq.n	80045ea <HAL_GPIO_Init+0xfa>
 800452c:	4a98      	ldr	r2, [pc, #608]	; (8004790 <HAL_GPIO_Init+0x2a0>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d875      	bhi.n	800461e <HAL_GPIO_Init+0x12e>
 8004532:	4a98      	ldr	r2, [pc, #608]	; (8004794 <HAL_GPIO_Init+0x2a4>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d058      	beq.n	80045ea <HAL_GPIO_Init+0xfa>
 8004538:	4a96      	ldr	r2, [pc, #600]	; (8004794 <HAL_GPIO_Init+0x2a4>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d86f      	bhi.n	800461e <HAL_GPIO_Init+0x12e>
 800453e:	4a96      	ldr	r2, [pc, #600]	; (8004798 <HAL_GPIO_Init+0x2a8>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d052      	beq.n	80045ea <HAL_GPIO_Init+0xfa>
 8004544:	4a94      	ldr	r2, [pc, #592]	; (8004798 <HAL_GPIO_Init+0x2a8>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d869      	bhi.n	800461e <HAL_GPIO_Init+0x12e>
 800454a:	4a94      	ldr	r2, [pc, #592]	; (800479c <HAL_GPIO_Init+0x2ac>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d04c      	beq.n	80045ea <HAL_GPIO_Init+0xfa>
 8004550:	4a92      	ldr	r2, [pc, #584]	; (800479c <HAL_GPIO_Init+0x2ac>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d863      	bhi.n	800461e <HAL_GPIO_Init+0x12e>
 8004556:	4a92      	ldr	r2, [pc, #584]	; (80047a0 <HAL_GPIO_Init+0x2b0>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d046      	beq.n	80045ea <HAL_GPIO_Init+0xfa>
 800455c:	4a90      	ldr	r2, [pc, #576]	; (80047a0 <HAL_GPIO_Init+0x2b0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d85d      	bhi.n	800461e <HAL_GPIO_Init+0x12e>
 8004562:	2b12      	cmp	r3, #18
 8004564:	d82a      	bhi.n	80045bc <HAL_GPIO_Init+0xcc>
 8004566:	2b12      	cmp	r3, #18
 8004568:	d859      	bhi.n	800461e <HAL_GPIO_Init+0x12e>
 800456a:	a201      	add	r2, pc, #4	; (adr r2, 8004570 <HAL_GPIO_Init+0x80>)
 800456c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004570:	080045eb 	.word	0x080045eb
 8004574:	080045c5 	.word	0x080045c5
 8004578:	080045d7 	.word	0x080045d7
 800457c:	08004619 	.word	0x08004619
 8004580:	0800461f 	.word	0x0800461f
 8004584:	0800461f 	.word	0x0800461f
 8004588:	0800461f 	.word	0x0800461f
 800458c:	0800461f 	.word	0x0800461f
 8004590:	0800461f 	.word	0x0800461f
 8004594:	0800461f 	.word	0x0800461f
 8004598:	0800461f 	.word	0x0800461f
 800459c:	0800461f 	.word	0x0800461f
 80045a0:	0800461f 	.word	0x0800461f
 80045a4:	0800461f 	.word	0x0800461f
 80045a8:	0800461f 	.word	0x0800461f
 80045ac:	0800461f 	.word	0x0800461f
 80045b0:	0800461f 	.word	0x0800461f
 80045b4:	080045cd 	.word	0x080045cd
 80045b8:	080045e1 	.word	0x080045e1
 80045bc:	4a79      	ldr	r2, [pc, #484]	; (80047a4 <HAL_GPIO_Init+0x2b4>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d013      	beq.n	80045ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80045c2:	e02c      	b.n	800461e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	623b      	str	r3, [r7, #32]
          break;
 80045ca:	e029      	b.n	8004620 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	3304      	adds	r3, #4
 80045d2:	623b      	str	r3, [r7, #32]
          break;
 80045d4:	e024      	b.n	8004620 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	3308      	adds	r3, #8
 80045dc:	623b      	str	r3, [r7, #32]
          break;
 80045de:	e01f      	b.n	8004620 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	330c      	adds	r3, #12
 80045e6:	623b      	str	r3, [r7, #32]
          break;
 80045e8:	e01a      	b.n	8004620 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d102      	bne.n	80045f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80045f2:	2304      	movs	r3, #4
 80045f4:	623b      	str	r3, [r7, #32]
          break;
 80045f6:	e013      	b.n	8004620 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d105      	bne.n	800460c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004600:	2308      	movs	r3, #8
 8004602:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69fa      	ldr	r2, [r7, #28]
 8004608:	611a      	str	r2, [r3, #16]
          break;
 800460a:	e009      	b.n	8004620 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800460c:	2308      	movs	r3, #8
 800460e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	69fa      	ldr	r2, [r7, #28]
 8004614:	615a      	str	r2, [r3, #20]
          break;
 8004616:	e003      	b.n	8004620 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004618:	2300      	movs	r3, #0
 800461a:	623b      	str	r3, [r7, #32]
          break;
 800461c:	e000      	b.n	8004620 <HAL_GPIO_Init+0x130>
          break;
 800461e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	2bff      	cmp	r3, #255	; 0xff
 8004624:	d801      	bhi.n	800462a <HAL_GPIO_Init+0x13a>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	e001      	b.n	800462e <HAL_GPIO_Init+0x13e>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	3304      	adds	r3, #4
 800462e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	2bff      	cmp	r3, #255	; 0xff
 8004634:	d802      	bhi.n	800463c <HAL_GPIO_Init+0x14c>
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	e002      	b.n	8004642 <HAL_GPIO_Init+0x152>
 800463c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463e:	3b08      	subs	r3, #8
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	210f      	movs	r1, #15
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	fa01 f303 	lsl.w	r3, r1, r3
 8004650:	43db      	mvns	r3, r3
 8004652:	401a      	ands	r2, r3
 8004654:	6a39      	ldr	r1, [r7, #32]
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	fa01 f303 	lsl.w	r3, r1, r3
 800465c:	431a      	orrs	r2, r3
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 80b1 	beq.w	80047d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004670:	4b4d      	ldr	r3, [pc, #308]	; (80047a8 <HAL_GPIO_Init+0x2b8>)
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	4a4c      	ldr	r2, [pc, #304]	; (80047a8 <HAL_GPIO_Init+0x2b8>)
 8004676:	f043 0301 	orr.w	r3, r3, #1
 800467a:	6193      	str	r3, [r2, #24]
 800467c:	4b4a      	ldr	r3, [pc, #296]	; (80047a8 <HAL_GPIO_Init+0x2b8>)
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	f003 0301 	and.w	r3, r3, #1
 8004684:	60bb      	str	r3, [r7, #8]
 8004686:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004688:	4a48      	ldr	r2, [pc, #288]	; (80047ac <HAL_GPIO_Init+0x2bc>)
 800468a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468c:	089b      	lsrs	r3, r3, #2
 800468e:	3302      	adds	r3, #2
 8004690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004694:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004698:	f003 0303 	and.w	r3, r3, #3
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	220f      	movs	r2, #15
 80046a0:	fa02 f303 	lsl.w	r3, r2, r3
 80046a4:	43db      	mvns	r3, r3
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	4013      	ands	r3, r2
 80046aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a40      	ldr	r2, [pc, #256]	; (80047b0 <HAL_GPIO_Init+0x2c0>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d013      	beq.n	80046dc <HAL_GPIO_Init+0x1ec>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a3f      	ldr	r2, [pc, #252]	; (80047b4 <HAL_GPIO_Init+0x2c4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d00d      	beq.n	80046d8 <HAL_GPIO_Init+0x1e8>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a3e      	ldr	r2, [pc, #248]	; (80047b8 <HAL_GPIO_Init+0x2c8>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d007      	beq.n	80046d4 <HAL_GPIO_Init+0x1e4>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a3d      	ldr	r2, [pc, #244]	; (80047bc <HAL_GPIO_Init+0x2cc>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d101      	bne.n	80046d0 <HAL_GPIO_Init+0x1e0>
 80046cc:	2303      	movs	r3, #3
 80046ce:	e006      	b.n	80046de <HAL_GPIO_Init+0x1ee>
 80046d0:	2304      	movs	r3, #4
 80046d2:	e004      	b.n	80046de <HAL_GPIO_Init+0x1ee>
 80046d4:	2302      	movs	r3, #2
 80046d6:	e002      	b.n	80046de <HAL_GPIO_Init+0x1ee>
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <HAL_GPIO_Init+0x1ee>
 80046dc:	2300      	movs	r3, #0
 80046de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046e0:	f002 0203 	and.w	r2, r2, #3
 80046e4:	0092      	lsls	r2, r2, #2
 80046e6:	4093      	lsls	r3, r2
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80046ee:	492f      	ldr	r1, [pc, #188]	; (80047ac <HAL_GPIO_Init+0x2bc>)
 80046f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f2:	089b      	lsrs	r3, r3, #2
 80046f4:	3302      	adds	r3, #2
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d006      	beq.n	8004716 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004708:	4b2d      	ldr	r3, [pc, #180]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	492c      	ldr	r1, [pc, #176]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	4313      	orrs	r3, r2
 8004712:	600b      	str	r3, [r1, #0]
 8004714:	e006      	b.n	8004724 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004716:	4b2a      	ldr	r3, [pc, #168]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	43db      	mvns	r3, r3
 800471e:	4928      	ldr	r1, [pc, #160]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004720:	4013      	ands	r3, r2
 8004722:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d006      	beq.n	800473e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004730:	4b23      	ldr	r3, [pc, #140]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	4922      	ldr	r1, [pc, #136]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	4313      	orrs	r3, r2
 800473a:	604b      	str	r3, [r1, #4]
 800473c:	e006      	b.n	800474c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800473e:	4b20      	ldr	r3, [pc, #128]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	43db      	mvns	r3, r3
 8004746:	491e      	ldr	r1, [pc, #120]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004748:	4013      	ands	r3, r2
 800474a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d006      	beq.n	8004766 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004758:	4b19      	ldr	r3, [pc, #100]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 800475a:	689a      	ldr	r2, [r3, #8]
 800475c:	4918      	ldr	r1, [pc, #96]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	4313      	orrs	r3, r2
 8004762:	608b      	str	r3, [r1, #8]
 8004764:	e006      	b.n	8004774 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004766:	4b16      	ldr	r3, [pc, #88]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	43db      	mvns	r3, r3
 800476e:	4914      	ldr	r1, [pc, #80]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004770:	4013      	ands	r3, r2
 8004772:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d021      	beq.n	80047c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004780:	4b0f      	ldr	r3, [pc, #60]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	490e      	ldr	r1, [pc, #56]	; (80047c0 <HAL_GPIO_Init+0x2d0>)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	4313      	orrs	r3, r2
 800478a:	60cb      	str	r3, [r1, #12]
 800478c:	e021      	b.n	80047d2 <HAL_GPIO_Init+0x2e2>
 800478e:	bf00      	nop
 8004790:	10320000 	.word	0x10320000
 8004794:	10310000 	.word	0x10310000
 8004798:	10220000 	.word	0x10220000
 800479c:	10210000 	.word	0x10210000
 80047a0:	10120000 	.word	0x10120000
 80047a4:	10110000 	.word	0x10110000
 80047a8:	40021000 	.word	0x40021000
 80047ac:	40010000 	.word	0x40010000
 80047b0:	40010800 	.word	0x40010800
 80047b4:	40010c00 	.word	0x40010c00
 80047b8:	40011000 	.word	0x40011000
 80047bc:	40011400 	.word	0x40011400
 80047c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80047c4:	4b0b      	ldr	r3, [pc, #44]	; (80047f4 <HAL_GPIO_Init+0x304>)
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	43db      	mvns	r3, r3
 80047cc:	4909      	ldr	r1, [pc, #36]	; (80047f4 <HAL_GPIO_Init+0x304>)
 80047ce:	4013      	ands	r3, r2
 80047d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80047d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d4:	3301      	adds	r3, #1
 80047d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047de:	fa22 f303 	lsr.w	r3, r2, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	f47f ae8e 	bne.w	8004504 <HAL_GPIO_Init+0x14>
  }
}
 80047e8:	bf00      	nop
 80047ea:	bf00      	nop
 80047ec:	372c      	adds	r7, #44	; 0x2c
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr
 80047f4:	40010400 	.word	0x40010400

080047f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	460b      	mov	r3, r1
 8004802:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689a      	ldr	r2, [r3, #8]
 8004808:	887b      	ldrh	r3, [r7, #2]
 800480a:	4013      	ands	r3, r2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d002      	beq.n	8004816 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
 8004814:	e001      	b.n	800481a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004816:	2300      	movs	r3, #0
 8004818:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800481a:	7bfb      	ldrb	r3, [r7, #15]
}
 800481c:	4618      	mov	r0, r3
 800481e:	3714      	adds	r7, #20
 8004820:	46bd      	mov	sp, r7
 8004822:	bc80      	pop	{r7}
 8004824:	4770      	bx	lr

08004826 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004826:	b480      	push	{r7}
 8004828:	b083      	sub	sp, #12
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
 800482e:	460b      	mov	r3, r1
 8004830:	807b      	strh	r3, [r7, #2]
 8004832:	4613      	mov	r3, r2
 8004834:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004836:	787b      	ldrb	r3, [r7, #1]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800483c:	887a      	ldrh	r2, [r7, #2]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004842:	e003      	b.n	800484c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004844:	887b      	ldrh	r3, [r7, #2]
 8004846:	041a      	lsls	r2, r3, #16
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	611a      	str	r2, [r3, #16]
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	bc80      	pop	{r7}
 8004854:	4770      	bx	lr
	...

08004858 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e304      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0301 	and.w	r3, r3, #1
 8004872:	2b00      	cmp	r3, #0
 8004874:	f000 8087 	beq.w	8004986 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004878:	4b92      	ldr	r3, [pc, #584]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f003 030c 	and.w	r3, r3, #12
 8004880:	2b04      	cmp	r3, #4
 8004882:	d00c      	beq.n	800489e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004884:	4b8f      	ldr	r3, [pc, #572]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f003 030c 	and.w	r3, r3, #12
 800488c:	2b08      	cmp	r3, #8
 800488e:	d112      	bne.n	80048b6 <HAL_RCC_OscConfig+0x5e>
 8004890:	4b8c      	ldr	r3, [pc, #560]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004898:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800489c:	d10b      	bne.n	80048b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800489e:	4b89      	ldr	r3, [pc, #548]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d06c      	beq.n	8004984 <HAL_RCC_OscConfig+0x12c>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d168      	bne.n	8004984 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e2de      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048be:	d106      	bne.n	80048ce <HAL_RCC_OscConfig+0x76>
 80048c0:	4b80      	ldr	r3, [pc, #512]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a7f      	ldr	r2, [pc, #508]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80048c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048ca:	6013      	str	r3, [r2, #0]
 80048cc:	e02e      	b.n	800492c <HAL_RCC_OscConfig+0xd4>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10c      	bne.n	80048f0 <HAL_RCC_OscConfig+0x98>
 80048d6:	4b7b      	ldr	r3, [pc, #492]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a7a      	ldr	r2, [pc, #488]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80048dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048e0:	6013      	str	r3, [r2, #0]
 80048e2:	4b78      	ldr	r3, [pc, #480]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a77      	ldr	r2, [pc, #476]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80048e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	e01d      	b.n	800492c <HAL_RCC_OscConfig+0xd4>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048f8:	d10c      	bne.n	8004914 <HAL_RCC_OscConfig+0xbc>
 80048fa:	4b72      	ldr	r3, [pc, #456]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a71      	ldr	r2, [pc, #452]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004900:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004904:	6013      	str	r3, [r2, #0]
 8004906:	4b6f      	ldr	r3, [pc, #444]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a6e      	ldr	r2, [pc, #440]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 800490c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	e00b      	b.n	800492c <HAL_RCC_OscConfig+0xd4>
 8004914:	4b6b      	ldr	r3, [pc, #428]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a6a      	ldr	r2, [pc, #424]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 800491a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800491e:	6013      	str	r3, [r2, #0]
 8004920:	4b68      	ldr	r3, [pc, #416]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a67      	ldr	r2, [pc, #412]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004926:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800492a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d013      	beq.n	800495c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004934:	f7fe fbf4 	bl	8003120 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800493c:	f7fe fbf0 	bl	8003120 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b64      	cmp	r3, #100	; 0x64
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e292      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800494e:	4b5d      	ldr	r3, [pc, #372]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d0f0      	beq.n	800493c <HAL_RCC_OscConfig+0xe4>
 800495a:	e014      	b.n	8004986 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800495c:	f7fe fbe0 	bl	8003120 <HAL_GetTick>
 8004960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004962:	e008      	b.n	8004976 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004964:	f7fe fbdc 	bl	8003120 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b64      	cmp	r3, #100	; 0x64
 8004970:	d901      	bls.n	8004976 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e27e      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004976:	4b53      	ldr	r3, [pc, #332]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1f0      	bne.n	8004964 <HAL_RCC_OscConfig+0x10c>
 8004982:	e000      	b.n	8004986 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0302 	and.w	r3, r3, #2
 800498e:	2b00      	cmp	r3, #0
 8004990:	d063      	beq.n	8004a5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004992:	4b4c      	ldr	r3, [pc, #304]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f003 030c 	and.w	r3, r3, #12
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00b      	beq.n	80049b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800499e:	4b49      	ldr	r3, [pc, #292]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	f003 030c 	and.w	r3, r3, #12
 80049a6:	2b08      	cmp	r3, #8
 80049a8:	d11c      	bne.n	80049e4 <HAL_RCC_OscConfig+0x18c>
 80049aa:	4b46      	ldr	r3, [pc, #280]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d116      	bne.n	80049e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049b6:	4b43      	ldr	r3, [pc, #268]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d005      	beq.n	80049ce <HAL_RCC_OscConfig+0x176>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d001      	beq.n	80049ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e252      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049ce:	4b3d      	ldr	r3, [pc, #244]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	00db      	lsls	r3, r3, #3
 80049dc:	4939      	ldr	r1, [pc, #228]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049e2:	e03a      	b.n	8004a5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	695b      	ldr	r3, [r3, #20]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d020      	beq.n	8004a2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049ec:	4b36      	ldr	r3, [pc, #216]	; (8004ac8 <HAL_RCC_OscConfig+0x270>)
 80049ee:	2201      	movs	r2, #1
 80049f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f2:	f7fe fb95 	bl	8003120 <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049f8:	e008      	b.n	8004a0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049fa:	f7fe fb91 	bl	8003120 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e233      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a0c:	4b2d      	ldr	r3, [pc, #180]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0f0      	beq.n	80049fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a18:	4b2a      	ldr	r3, [pc, #168]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	00db      	lsls	r3, r3, #3
 8004a26:	4927      	ldr	r1, [pc, #156]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	600b      	str	r3, [r1, #0]
 8004a2c:	e015      	b.n	8004a5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a2e:	4b26      	ldr	r3, [pc, #152]	; (8004ac8 <HAL_RCC_OscConfig+0x270>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a34:	f7fe fb74 	bl	8003120 <HAL_GetTick>
 8004a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a3a:	e008      	b.n	8004a4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a3c:	f7fe fb70 	bl	8003120 <HAL_GetTick>
 8004a40:	4602      	mov	r2, r0
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d901      	bls.n	8004a4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e212      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a4e:	4b1d      	ldr	r3, [pc, #116]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d1f0      	bne.n	8004a3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0308 	and.w	r3, r3, #8
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d03a      	beq.n	8004adc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	69db      	ldr	r3, [r3, #28]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d019      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a6e:	4b17      	ldr	r3, [pc, #92]	; (8004acc <HAL_RCC_OscConfig+0x274>)
 8004a70:	2201      	movs	r2, #1
 8004a72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a74:	f7fe fb54 	bl	8003120 <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a7c:	f7fe fb50 	bl	8003120 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e1f2      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a8e:	4b0d      	ldr	r3, [pc, #52]	; (8004ac4 <HAL_RCC_OscConfig+0x26c>)
 8004a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d0f0      	beq.n	8004a7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004a9a:	2001      	movs	r0, #1
 8004a9c:	f000 fc50 	bl	8005340 <RCC_Delay>
 8004aa0:	e01c      	b.n	8004adc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004aa2:	4b0a      	ldr	r3, [pc, #40]	; (8004acc <HAL_RCC_OscConfig+0x274>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aa8:	f7fe fb3a 	bl	8003120 <HAL_GetTick>
 8004aac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aae:	e00f      	b.n	8004ad0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ab0:	f7fe fb36 	bl	8003120 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d908      	bls.n	8004ad0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e1d8      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
 8004ac2:	bf00      	nop
 8004ac4:	40021000 	.word	0x40021000
 8004ac8:	42420000 	.word	0x42420000
 8004acc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ad0:	4b9b      	ldr	r3, [pc, #620]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1e9      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0304 	and.w	r3, r3, #4
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f000 80a6 	beq.w	8004c36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aea:	2300      	movs	r3, #0
 8004aec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aee:	4b94      	ldr	r3, [pc, #592]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10d      	bne.n	8004b16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004afa:	4b91      	ldr	r3, [pc, #580]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	4a90      	ldr	r2, [pc, #576]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b04:	61d3      	str	r3, [r2, #28]
 8004b06:	4b8e      	ldr	r3, [pc, #568]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b08:	69db      	ldr	r3, [r3, #28]
 8004b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b0e:	60bb      	str	r3, [r7, #8]
 8004b10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b12:	2301      	movs	r3, #1
 8004b14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b16:	4b8b      	ldr	r3, [pc, #556]	; (8004d44 <HAL_RCC_OscConfig+0x4ec>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d118      	bne.n	8004b54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b22:	4b88      	ldr	r3, [pc, #544]	; (8004d44 <HAL_RCC_OscConfig+0x4ec>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a87      	ldr	r2, [pc, #540]	; (8004d44 <HAL_RCC_OscConfig+0x4ec>)
 8004b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b2e:	f7fe faf7 	bl	8003120 <HAL_GetTick>
 8004b32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b34:	e008      	b.n	8004b48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b36:	f7fe faf3 	bl	8003120 <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	2b64      	cmp	r3, #100	; 0x64
 8004b42:	d901      	bls.n	8004b48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	e195      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b48:	4b7e      	ldr	r3, [pc, #504]	; (8004d44 <HAL_RCC_OscConfig+0x4ec>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0f0      	beq.n	8004b36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d106      	bne.n	8004b6a <HAL_RCC_OscConfig+0x312>
 8004b5c:	4b78      	ldr	r3, [pc, #480]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	4a77      	ldr	r2, [pc, #476]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b62:	f043 0301 	orr.w	r3, r3, #1
 8004b66:	6213      	str	r3, [r2, #32]
 8004b68:	e02d      	b.n	8004bc6 <HAL_RCC_OscConfig+0x36e>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10c      	bne.n	8004b8c <HAL_RCC_OscConfig+0x334>
 8004b72:	4b73      	ldr	r3, [pc, #460]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	4a72      	ldr	r2, [pc, #456]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b78:	f023 0301 	bic.w	r3, r3, #1
 8004b7c:	6213      	str	r3, [r2, #32]
 8004b7e:	4b70      	ldr	r3, [pc, #448]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b80:	6a1b      	ldr	r3, [r3, #32]
 8004b82:	4a6f      	ldr	r2, [pc, #444]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b84:	f023 0304 	bic.w	r3, r3, #4
 8004b88:	6213      	str	r3, [r2, #32]
 8004b8a:	e01c      	b.n	8004bc6 <HAL_RCC_OscConfig+0x36e>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	2b05      	cmp	r3, #5
 8004b92:	d10c      	bne.n	8004bae <HAL_RCC_OscConfig+0x356>
 8004b94:	4b6a      	ldr	r3, [pc, #424]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b96:	6a1b      	ldr	r3, [r3, #32]
 8004b98:	4a69      	ldr	r2, [pc, #420]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004b9a:	f043 0304 	orr.w	r3, r3, #4
 8004b9e:	6213      	str	r3, [r2, #32]
 8004ba0:	4b67      	ldr	r3, [pc, #412]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	4a66      	ldr	r2, [pc, #408]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004ba6:	f043 0301 	orr.w	r3, r3, #1
 8004baa:	6213      	str	r3, [r2, #32]
 8004bac:	e00b      	b.n	8004bc6 <HAL_RCC_OscConfig+0x36e>
 8004bae:	4b64      	ldr	r3, [pc, #400]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	4a63      	ldr	r2, [pc, #396]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004bb4:	f023 0301 	bic.w	r3, r3, #1
 8004bb8:	6213      	str	r3, [r2, #32]
 8004bba:	4b61      	ldr	r3, [pc, #388]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	4a60      	ldr	r2, [pc, #384]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004bc0:	f023 0304 	bic.w	r3, r3, #4
 8004bc4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d015      	beq.n	8004bfa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bce:	f7fe faa7 	bl	8003120 <HAL_GetTick>
 8004bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bd4:	e00a      	b.n	8004bec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bd6:	f7fe faa3 	bl	8003120 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d901      	bls.n	8004bec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e143      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bec:	4b54      	ldr	r3, [pc, #336]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0ee      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x37e>
 8004bf8:	e014      	b.n	8004c24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bfa:	f7fe fa91 	bl	8003120 <HAL_GetTick>
 8004bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c00:	e00a      	b.n	8004c18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c02:	f7fe fa8d 	bl	8003120 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e12d      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c18:	4b49      	ldr	r3, [pc, #292]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1ee      	bne.n	8004c02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c24:	7dfb      	ldrb	r3, [r7, #23]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d105      	bne.n	8004c36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c2a:	4b45      	ldr	r3, [pc, #276]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	4a44      	ldr	r2, [pc, #272]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004c30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c34:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 808c 	beq.w	8004d58 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004c40:	4b3f      	ldr	r3, [pc, #252]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c4c:	d10e      	bne.n	8004c6c <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004c4e:	4b3c      	ldr	r3, [pc, #240]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004c56:	2b08      	cmp	r3, #8
 8004c58:	d108      	bne.n	8004c6c <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8004c5a:	4b39      	ldr	r3, [pc, #228]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004c62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c66:	d101      	bne.n	8004c6c <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e103      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d14e      	bne.n	8004d12 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004c74:	4b32      	ldr	r3, [pc, #200]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d009      	beq.n	8004c94 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8004c80:	4b2f      	ldr	r3, [pc, #188]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c84:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d001      	beq.n	8004c94 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e0ef      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004c94:	4b2c      	ldr	r3, [pc, #176]	; (8004d48 <HAL_RCC_OscConfig+0x4f0>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c9a:	f7fe fa41 	bl	8003120 <HAL_GetTick>
 8004c9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004ca0:	e008      	b.n	8004cb4 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ca2:	f7fe fa3d 	bl	8003120 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b64      	cmp	r3, #100	; 0x64
 8004cae:	d901      	bls.n	8004cb4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e0df      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004cb4:	4b22      	ldr	r3, [pc, #136]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1f0      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8004cc0:	4b1f      	ldr	r3, [pc, #124]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ccc:	491c      	ldr	r1, [pc, #112]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8004cd2:	4b1b      	ldr	r3, [pc, #108]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cde:	4918      	ldr	r1, [pc, #96]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8004ce4:	4b18      	ldr	r3, [pc, #96]	; (8004d48 <HAL_RCC_OscConfig+0x4f0>)
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cea:	f7fe fa19 	bl	8003120 <HAL_GetTick>
 8004cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004cf0:	e008      	b.n	8004d04 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004cf2:	f7fe fa15 	bl	8003120 <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b64      	cmp	r3, #100	; 0x64
 8004cfe:	d901      	bls.n	8004d04 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e0b7      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004d04:	4b0e      	ldr	r3, [pc, #56]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d0f0      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x49a>
 8004d10:	e022      	b.n	8004d58 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8004d12:	4b0b      	ldr	r3, [pc, #44]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d16:	4a0a      	ldr	r2, [pc, #40]	; (8004d40 <HAL_RCC_OscConfig+0x4e8>)
 8004d18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d1c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004d1e:	4b0a      	ldr	r3, [pc, #40]	; (8004d48 <HAL_RCC_OscConfig+0x4f0>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d24:	f7fe f9fc 	bl	8003120 <HAL_GetTick>
 8004d28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004d2a:	e00f      	b.n	8004d4c <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004d2c:	f7fe f9f8 	bl	8003120 <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b64      	cmp	r3, #100	; 0x64
 8004d38:	d908      	bls.n	8004d4c <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e09a      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
 8004d3e:	bf00      	nop
 8004d40:	40021000 	.word	0x40021000
 8004d44:	40007000 	.word	0x40007000
 8004d48:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004d4c:	4b4b      	ldr	r3, [pc, #300]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1e9      	bne.n	8004d2c <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 8088 	beq.w	8004e72 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d62:	4b46      	ldr	r3, [pc, #280]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f003 030c 	and.w	r3, r3, #12
 8004d6a:	2b08      	cmp	r3, #8
 8004d6c:	d068      	beq.n	8004e40 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d14d      	bne.n	8004e12 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d76:	4b42      	ldr	r3, [pc, #264]	; (8004e80 <HAL_RCC_OscConfig+0x628>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d7c:	f7fe f9d0 	bl	8003120 <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d84:	f7fe f9cc 	bl	8003120 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e06e      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d96:	4b39      	ldr	r3, [pc, #228]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1f0      	bne.n	8004d84 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004daa:	d10f      	bne.n	8004dcc <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8004dac:	4b33      	ldr	r3, [pc, #204]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	4931      	ldr	r1, [pc, #196]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004dba:	4b30      	ldr	r3, [pc, #192]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dbe:	f023 020f 	bic.w	r2, r3, #15
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	492d      	ldr	r1, [pc, #180]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dcc:	4b2b      	ldr	r3, [pc, #172]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ddc:	430b      	orrs	r3, r1
 8004dde:	4927      	ldr	r1, [pc, #156]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004de4:	4b26      	ldr	r3, [pc, #152]	; (8004e80 <HAL_RCC_OscConfig+0x628>)
 8004de6:	2201      	movs	r2, #1
 8004de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dea:	f7fe f999 	bl	8003120 <HAL_GetTick>
 8004dee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004df0:	e008      	b.n	8004e04 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004df2:	f7fe f995 	bl	8003120 <HAL_GetTick>
 8004df6:	4602      	mov	r2, r0
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d901      	bls.n	8004e04 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8004e00:	2303      	movs	r3, #3
 8004e02:	e037      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e04:	4b1d      	ldr	r3, [pc, #116]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d0f0      	beq.n	8004df2 <HAL_RCC_OscConfig+0x59a>
 8004e10:	e02f      	b.n	8004e72 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e12:	4b1b      	ldr	r3, [pc, #108]	; (8004e80 <HAL_RCC_OscConfig+0x628>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e18:	f7fe f982 	bl	8003120 <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e1e:	e008      	b.n	8004e32 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e20:	f7fe f97e 	bl	8003120 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d901      	bls.n	8004e32 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e020      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e32:	4b12      	ldr	r3, [pc, #72]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1f0      	bne.n	8004e20 <HAL_RCC_OscConfig+0x5c8>
 8004e3e:	e018      	b.n	8004e72 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a1b      	ldr	r3, [r3, #32]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d101      	bne.n	8004e4c <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e013      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e4c:	4b0b      	ldr	r3, [pc, #44]	; (8004e7c <HAL_RCC_OscConfig+0x624>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d106      	bne.n	8004e6e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d001      	beq.n	8004e72 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e000      	b.n	8004e74 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3718      	adds	r7, #24
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	40021000 	.word	0x40021000
 8004e80:	42420060 	.word	0x42420060

08004e84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d101      	bne.n	8004e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e0d0      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e98:	4b6a      	ldr	r3, [pc, #424]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d910      	bls.n	8004ec8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ea6:	4b67      	ldr	r3, [pc, #412]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f023 0207 	bic.w	r2, r3, #7
 8004eae:	4965      	ldr	r1, [pc, #404]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eb6:	4b63      	ldr	r3, [pc, #396]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0307 	and.w	r3, r3, #7
 8004ebe:	683a      	ldr	r2, [r7, #0]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d001      	beq.n	8004ec8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e0b8      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d020      	beq.n	8004f16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d005      	beq.n	8004eec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ee0:	4b59      	ldr	r3, [pc, #356]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	4a58      	ldr	r2, [pc, #352]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004ee6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004eea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ef8:	4b53      	ldr	r3, [pc, #332]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	4a52      	ldr	r2, [pc, #328]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004efe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004f02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f04:	4b50      	ldr	r3, [pc, #320]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	494d      	ldr	r1, [pc, #308]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d040      	beq.n	8004fa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d107      	bne.n	8004f3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f2a:	4b47      	ldr	r3, [pc, #284]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d115      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e07f      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d107      	bne.n	8004f52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f42:	4b41      	ldr	r3, [pc, #260]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d109      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e073      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f52:	4b3d      	ldr	r3, [pc, #244]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e06b      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f62:	4b39      	ldr	r3, [pc, #228]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f023 0203 	bic.w	r2, r3, #3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	4936      	ldr	r1, [pc, #216]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f74:	f7fe f8d4 	bl	8003120 <HAL_GetTick>
 8004f78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f7a:	e00a      	b.n	8004f92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f7c:	f7fe f8d0 	bl	8003120 <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e053      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f92:	4b2d      	ldr	r3, [pc, #180]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f003 020c 	and.w	r2, r3, #12
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d1eb      	bne.n	8004f7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fa4:	4b27      	ldr	r3, [pc, #156]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0307 	and.w	r3, r3, #7
 8004fac:	683a      	ldr	r2, [r7, #0]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d210      	bcs.n	8004fd4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fb2:	4b24      	ldr	r3, [pc, #144]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f023 0207 	bic.w	r2, r3, #7
 8004fba:	4922      	ldr	r1, [pc, #136]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fc2:	4b20      	ldr	r3, [pc, #128]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0307 	and.w	r3, r3, #7
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d001      	beq.n	8004fd4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e032      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0304 	and.w	r3, r3, #4
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d008      	beq.n	8004ff2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fe0:	4b19      	ldr	r3, [pc, #100]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	4916      	ldr	r1, [pc, #88]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0308 	and.w	r3, r3, #8
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d009      	beq.n	8005012 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ffe:	4b12      	ldr	r3, [pc, #72]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	00db      	lsls	r3, r3, #3
 800500c:	490e      	ldr	r1, [pc, #56]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 800500e:	4313      	orrs	r3, r2
 8005010:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005012:	f000 f821 	bl	8005058 <HAL_RCC_GetSysClockFreq>
 8005016:	4602      	mov	r2, r0
 8005018:	4b0b      	ldr	r3, [pc, #44]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	091b      	lsrs	r3, r3, #4
 800501e:	f003 030f 	and.w	r3, r3, #15
 8005022:	490a      	ldr	r1, [pc, #40]	; (800504c <HAL_RCC_ClockConfig+0x1c8>)
 8005024:	5ccb      	ldrb	r3, [r1, r3]
 8005026:	fa22 f303 	lsr.w	r3, r2, r3
 800502a:	4a09      	ldr	r2, [pc, #36]	; (8005050 <HAL_RCC_ClockConfig+0x1cc>)
 800502c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800502e:	4b09      	ldr	r3, [pc, #36]	; (8005054 <HAL_RCC_ClockConfig+0x1d0>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4618      	mov	r0, r3
 8005034:	f7fd feb0 	bl	8002d98 <HAL_InitTick>

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	40022000 	.word	0x40022000
 8005048:	40021000 	.word	0x40021000
 800504c:	0800d9b8 	.word	0x0800d9b8
 8005050:	20000000 	.word	0x20000000
 8005054:	20000004 	.word	0x20000004

08005058 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800505c:	b09d      	sub	sp, #116	; 0x74
 800505e:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8005060:	4b81      	ldr	r3, [pc, #516]	; (8005268 <HAL_RCC_GetSysClockFreq+0x210>)
 8005062:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8005066:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005068:	c407      	stmia	r4!, {r0, r1, r2}
 800506a:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 800506c:	4b7f      	ldr	r3, [pc, #508]	; (800526c <HAL_RCC_GetSysClockFreq+0x214>)
 800506e:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8005072:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005074:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005078:	2300      	movs	r3, #0
 800507a:	667b      	str	r3, [r7, #100]	; 0x64
 800507c:	2300      	movs	r3, #0
 800507e:	663b      	str	r3, [r7, #96]	; 0x60
 8005080:	2300      	movs	r3, #0
 8005082:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005084:	2300      	movs	r3, #0
 8005086:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t sysclockfreq = 0U;
 8005088:	2300      	movs	r3, #0
 800508a:	66bb      	str	r3, [r7, #104]	; 0x68
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 800508c:	2300      	movs	r3, #0
 800508e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005090:	2300      	movs	r3, #0
 8005092:	657b      	str	r3, [r7, #84]	; 0x54
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005094:	4b76      	ldr	r3, [pc, #472]	; (8005270 <HAL_RCC_GetSysClockFreq+0x218>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	667b      	str	r3, [r7, #100]	; 0x64

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800509a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b04      	cmp	r3, #4
 80050a2:	d002      	beq.n	80050aa <HAL_RCC_GetSysClockFreq+0x52>
 80050a4:	2b08      	cmp	r3, #8
 80050a6:	d003      	beq.n	80050b0 <HAL_RCC_GetSysClockFreq+0x58>
 80050a8:	e0d4      	b.n	8005254 <HAL_RCC_GetSysClockFreq+0x1fc>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050aa:	4b72      	ldr	r3, [pc, #456]	; (8005274 <HAL_RCC_GetSysClockFreq+0x21c>)
 80050ac:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 80050ae:	e0d4      	b.n	800525a <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80050b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050b2:	0c9b      	lsrs	r3, r3, #18
 80050b4:	f003 030f 	and.w	r3, r3, #15
 80050b8:	3340      	adds	r3, #64	; 0x40
 80050ba:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80050be:	4413      	add	r3, r2
 80050c0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80050c4:	65fb      	str	r3, [r7, #92]	; 0x5c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80050c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f000 80b9 	beq.w	8005244 <HAL_RCC_GetSysClockFreq+0x1ec>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80050d2:	4b67      	ldr	r3, [pc, #412]	; (8005270 <HAL_RCC_GetSysClockFreq+0x218>)
 80050d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d6:	f003 030f 	and.w	r3, r3, #15
 80050da:	3340      	adds	r3, #64	; 0x40
 80050dc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80050e0:	4413      	add	r3, r2
 80050e2:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80050e6:	663b      	str	r3, [r7, #96]	; 0x60
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80050e8:	4b61      	ldr	r3, [pc, #388]	; (8005270 <HAL_RCC_GetSysClockFreq+0x218>)
 80050ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 8095 	beq.w	8005220 <HAL_RCC_GetSysClockFreq+0x1c8>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80050f6:	4b5e      	ldr	r3, [pc, #376]	; (8005270 <HAL_RCC_GetSysClockFreq+0x218>)
 80050f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050fa:	091b      	lsrs	r3, r3, #4
 80050fc:	f003 030f 	and.w	r3, r3, #15
 8005100:	3301      	adds	r3, #1
 8005102:	65bb      	str	r3, [r7, #88]	; 0x58
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8005104:	4b5a      	ldr	r3, [pc, #360]	; (8005270 <HAL_RCC_GetSysClockFreq+0x218>)
 8005106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005108:	0a1b      	lsrs	r3, r3, #8
 800510a:	f003 030f 	and.w	r3, r3, #15
 800510e:	3302      	adds	r3, #2
 8005110:	657b      	str	r3, [r7, #84]	; 0x54
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8005112:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005114:	2200      	movs	r2, #0
 8005116:	61bb      	str	r3, [r7, #24]
 8005118:	61fa      	str	r2, [r7, #28]
 800511a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800511c:	2200      	movs	r2, #0
 800511e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005120:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005122:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8005126:	4622      	mov	r2, r4
 8005128:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800512c:	4684      	mov	ip, r0
 800512e:	fb0c f202 	mul.w	r2, ip, r2
 8005132:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8005136:	468c      	mov	ip, r1
 8005138:	4618      	mov	r0, r3
 800513a:	4621      	mov	r1, r4
 800513c:	4603      	mov	r3, r0
 800513e:	fb03 f30c 	mul.w	r3, r3, ip
 8005142:	4413      	add	r3, r2
 8005144:	4602      	mov	r2, r0
 8005146:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005148:	fba2 8901 	umull	r8, r9, r2, r1
 800514c:	444b      	add	r3, r9
 800514e:	4699      	mov	r9, r3
 8005150:	4642      	mov	r2, r8
 8005152:	464b      	mov	r3, r9
 8005154:	f04f 0000 	mov.w	r0, #0
 8005158:	f04f 0100 	mov.w	r1, #0
 800515c:	0159      	lsls	r1, r3, #5
 800515e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005162:	0150      	lsls	r0, r2, #5
 8005164:	4602      	mov	r2, r0
 8005166:	460b      	mov	r3, r1
 8005168:	ebb2 0508 	subs.w	r5, r2, r8
 800516c:	eb63 0609 	sbc.w	r6, r3, r9
 8005170:	f04f 0200 	mov.w	r2, #0
 8005174:	f04f 0300 	mov.w	r3, #0
 8005178:	01b3      	lsls	r3, r6, #6
 800517a:	ea43 6395 	orr.w	r3, r3, r5, lsr #26
 800517e:	01aa      	lsls	r2, r5, #6
 8005180:	ebb2 0a05 	subs.w	sl, r2, r5
 8005184:	eb63 0b06 	sbc.w	fp, r3, r6
 8005188:	f04f 0200 	mov.w	r2, #0
 800518c:	f04f 0300 	mov.w	r3, #0
 8005190:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005194:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005198:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800519c:	4692      	mov	sl, r2
 800519e:	469b      	mov	fp, r3
 80051a0:	eb1a 0308 	adds.w	r3, sl, r8
 80051a4:	603b      	str	r3, [r7, #0]
 80051a6:	eb4b 0309 	adc.w	r3, fp, r9
 80051aa:	607b      	str	r3, [r7, #4]
 80051ac:	f04f 0200 	mov.w	r2, #0
 80051b0:	f04f 0300 	mov.w	r3, #0
 80051b4:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051b8:	4629      	mov	r1, r5
 80051ba:	024b      	lsls	r3, r1, #9
 80051bc:	4620      	mov	r0, r4
 80051be:	4629      	mov	r1, r5
 80051c0:	4604      	mov	r4, r0
 80051c2:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80051c6:	4601      	mov	r1, r0
 80051c8:	024a      	lsls	r2, r1, #9
 80051ca:	4610      	mov	r0, r2
 80051cc:	4619      	mov	r1, r3
 80051ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051d0:	2200      	movs	r2, #0
 80051d2:	613b      	str	r3, [r7, #16]
 80051d4:	617a      	str	r2, [r7, #20]
 80051d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051d8:	2200      	movs	r2, #0
 80051da:	60bb      	str	r3, [r7, #8]
 80051dc:	60fa      	str	r2, [r7, #12]
 80051de:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80051e2:	4622      	mov	r2, r4
 80051e4:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80051e8:	4645      	mov	r5, r8
 80051ea:	fb05 f202 	mul.w	r2, r5, r2
 80051ee:	464e      	mov	r6, r9
 80051f0:	4625      	mov	r5, r4
 80051f2:	461c      	mov	r4, r3
 80051f4:	4623      	mov	r3, r4
 80051f6:	fb03 f306 	mul.w	r3, r3, r6
 80051fa:	4413      	add	r3, r2
 80051fc:	4622      	mov	r2, r4
 80051fe:	4644      	mov	r4, r8
 8005200:	fba2 2404 	umull	r2, r4, r2, r4
 8005204:	627c      	str	r4, [r7, #36]	; 0x24
 8005206:	623a      	str	r2, [r7, #32]
 8005208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800520a:	4413      	add	r3, r2
 800520c:	627b      	str	r3, [r7, #36]	; 0x24
 800520e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005212:	f7fb ff97 	bl	8001144 <__aeabi_uldivmod>
 8005216:	4602      	mov	r2, r0
 8005218:	460b      	mov	r3, r1
 800521a:	4613      	mov	r3, r2
 800521c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800521e:	e007      	b.n	8005230 <HAL_RCC_GetSysClockFreq+0x1d8>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8005220:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005222:	4a14      	ldr	r2, [pc, #80]	; (8005274 <HAL_RCC_GetSysClockFreq+0x21c>)
 8005224:	fb03 f202 	mul.w	r2, r3, r2
 8005228:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800522a:	fbb2 f3f3 	udiv	r3, r2, r3
 800522e:	66fb      	str	r3, [r7, #108]	; 0x6c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8005230:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8005234:	461a      	mov	r2, r3
 8005236:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005238:	4293      	cmp	r3, r2
 800523a:	d108      	bne.n	800524e <HAL_RCC_GetSysClockFreq+0x1f6>
        {
          pllclk = pllclk / 2;
 800523c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800523e:	085b      	lsrs	r3, r3, #1
 8005240:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005242:	e004      	b.n	800524e <HAL_RCC_GetSysClockFreq+0x1f6>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005244:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005246:	4a0c      	ldr	r2, [pc, #48]	; (8005278 <HAL_RCC_GetSysClockFreq+0x220>)
 8005248:	fb02 f303 	mul.w	r3, r2, r3
 800524c:	66fb      	str	r3, [r7, #108]	; 0x6c
      }
      sysclockfreq = pllclk;
 800524e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005250:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 8005252:	e002      	b.n	800525a <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005254:	4b07      	ldr	r3, [pc, #28]	; (8005274 <HAL_RCC_GetSysClockFreq+0x21c>)
 8005256:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 8005258:	bf00      	nop
    }
  }
  return sysclockfreq;
 800525a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
}
 800525c:	4618      	mov	r0, r3
 800525e:	3774      	adds	r7, #116	; 0x74
 8005260:	46bd      	mov	sp, r7
 8005262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005266:	bf00      	nop
 8005268:	0800d970 	.word	0x0800d970
 800526c:	0800d980 	.word	0x0800d980
 8005270:	40021000 	.word	0x40021000
 8005274:	007a1200 	.word	0x007a1200
 8005278:	003d0900 	.word	0x003d0900

0800527c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005280:	4b02      	ldr	r3, [pc, #8]	; (800528c <HAL_RCC_GetHCLKFreq+0x10>)
 8005282:	681b      	ldr	r3, [r3, #0]
}
 8005284:	4618      	mov	r0, r3
 8005286:	46bd      	mov	sp, r7
 8005288:	bc80      	pop	{r7}
 800528a:	4770      	bx	lr
 800528c:	20000000 	.word	0x20000000

08005290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005294:	f7ff fff2 	bl	800527c <HAL_RCC_GetHCLKFreq>
 8005298:	4602      	mov	r2, r0
 800529a:	4b05      	ldr	r3, [pc, #20]	; (80052b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	0a1b      	lsrs	r3, r3, #8
 80052a0:	f003 0307 	and.w	r3, r3, #7
 80052a4:	4903      	ldr	r1, [pc, #12]	; (80052b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052a6:	5ccb      	ldrb	r3, [r1, r3]
 80052a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40021000 	.word	0x40021000
 80052b4:	0800d9c8 	.word	0x0800d9c8

080052b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80052bc:	f7ff ffde 	bl	800527c <HAL_RCC_GetHCLKFreq>
 80052c0:	4602      	mov	r2, r0
 80052c2:	4b05      	ldr	r3, [pc, #20]	; (80052d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	0adb      	lsrs	r3, r3, #11
 80052c8:	f003 0307 	and.w	r3, r3, #7
 80052cc:	4903      	ldr	r1, [pc, #12]	; (80052dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80052ce:	5ccb      	ldrb	r3, [r1, r3]
 80052d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	40021000 	.word	0x40021000
 80052dc:	0800d9c8 	.word	0x0800d9c8

080052e0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	220f      	movs	r2, #15
 80052ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80052f0:	4b11      	ldr	r3, [pc, #68]	; (8005338 <HAL_RCC_GetClockConfig+0x58>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f003 0203 	and.w	r2, r3, #3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80052fc:	4b0e      	ldr	r3, [pc, #56]	; (8005338 <HAL_RCC_GetClockConfig+0x58>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005308:	4b0b      	ldr	r3, [pc, #44]	; (8005338 <HAL_RCC_GetClockConfig+0x58>)
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005314:	4b08      	ldr	r3, [pc, #32]	; (8005338 <HAL_RCC_GetClockConfig+0x58>)
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	08db      	lsrs	r3, r3, #3
 800531a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005322:	4b06      	ldr	r3, [pc, #24]	; (800533c <HAL_RCC_GetClockConfig+0x5c>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0207 	and.w	r2, r3, #7
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800532e:	bf00      	nop
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	bc80      	pop	{r7}
 8005336:	4770      	bx	lr
 8005338:	40021000 	.word	0x40021000
 800533c:	40022000 	.word	0x40022000

08005340 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005348:	4b0a      	ldr	r3, [pc, #40]	; (8005374 <RCC_Delay+0x34>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a0a      	ldr	r2, [pc, #40]	; (8005378 <RCC_Delay+0x38>)
 800534e:	fba2 2303 	umull	r2, r3, r2, r3
 8005352:	0a5b      	lsrs	r3, r3, #9
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	fb02 f303 	mul.w	r3, r2, r3
 800535a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800535c:	bf00      	nop
  }
  while (Delay --);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	1e5a      	subs	r2, r3, #1
 8005362:	60fa      	str	r2, [r7, #12]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1f9      	bne.n	800535c <RCC_Delay+0x1c>
}
 8005368:	bf00      	nop
 800536a:	bf00      	nop
 800536c:	3714      	adds	r7, #20
 800536e:	46bd      	mov	sp, r7
 8005370:	bc80      	pop	{r7}
 8005372:	4770      	bx	lr
 8005374:	20000000 	.word	0x20000000
 8005378:	10624dd3 	.word	0x10624dd3

0800537c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b088      	sub	sp, #32
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	617b      	str	r3, [r7, #20]
 8005388:	2300      	movs	r3, #0
 800538a:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 800538c:	2300      	movs	r3, #0
 800538e:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0301 	and.w	r3, r3, #1
 8005398:	2b00      	cmp	r3, #0
 800539a:	d07d      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 800539c:	2300      	movs	r3, #0
 800539e:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053a0:	4b8b      	ldr	r3, [pc, #556]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053a2:	69db      	ldr	r3, [r3, #28]
 80053a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10d      	bne.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ac:	4b88      	ldr	r3, [pc, #544]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053ae:	69db      	ldr	r3, [r3, #28]
 80053b0:	4a87      	ldr	r2, [pc, #540]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053b6:	61d3      	str	r3, [r2, #28]
 80053b8:	4b85      	ldr	r3, [pc, #532]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053ba:	69db      	ldr	r3, [r3, #28]
 80053bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053c0:	60fb      	str	r3, [r7, #12]
 80053c2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80053c4:	2301      	movs	r3, #1
 80053c6:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053c8:	4b82      	ldr	r3, [pc, #520]	; (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d118      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053d4:	4b7f      	ldr	r3, [pc, #508]	; (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a7e      	ldr	r2, [pc, #504]	; (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053e0:	f7fd fe9e 	bl	8003120 <HAL_GetTick>
 80053e4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053e6:	e008      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053e8:	f7fd fe9a 	bl	8003120 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	2b64      	cmp	r3, #100	; 0x64
 80053f4:	d901      	bls.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e0e5      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053fa:	4b76      	ldr	r3, [pc, #472]	; (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005402:	2b00      	cmp	r3, #0
 8005404:	d0f0      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005406:	4b72      	ldr	r3, [pc, #456]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800540e:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d02e      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	429a      	cmp	r2, r3
 8005422:	d027      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005424:	4b6a      	ldr	r3, [pc, #424]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800542c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800542e:	4b6a      	ldr	r3, [pc, #424]	; (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005430:	2201      	movs	r2, #1
 8005432:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005434:	4b68      	ldr	r3, [pc, #416]	; (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005436:	2200      	movs	r2, #0
 8005438:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800543a:	4a65      	ldr	r2, [pc, #404]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d014      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544a:	f7fd fe69 	bl	8003120 <HAL_GetTick>
 800544e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005450:	e00a      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005452:	f7fd fe65 	bl	8003120 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005460:	4293      	cmp	r3, r2
 8005462:	d901      	bls.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e0ae      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005468:	4b59      	ldr	r3, [pc, #356]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800546a:	6a1b      	ldr	r3, [r3, #32]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b00      	cmp	r3, #0
 8005472:	d0ee      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005474:	4b56      	ldr	r3, [pc, #344]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005476:	6a1b      	ldr	r3, [r3, #32]
 8005478:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	4953      	ldr	r1, [pc, #332]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005482:	4313      	orrs	r3, r2
 8005484:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005486:	7efb      	ldrb	r3, [r7, #27]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d105      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800548c:	4b50      	ldr	r3, [pc, #320]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800548e:	69db      	ldr	r3, [r3, #28]
 8005490:	4a4f      	ldr	r2, [pc, #316]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005492:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005496:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d008      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054a4:	4b4a      	ldr	r3, [pc, #296]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	4947      	ldr	r1, [pc, #284]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0304 	and.w	r3, r3, #4
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d008      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80054c2:	4b43      	ldr	r3, [pc, #268]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	4940      	ldr	r1, [pc, #256]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0308 	and.w	r3, r3, #8
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d008      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 80054e0:	4b3b      	ldr	r3, [pc, #236]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	691b      	ldr	r3, [r3, #16]
 80054ec:	4938      	ldr	r1, [pc, #224]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 80054f2:	4b37      	ldr	r3, [pc, #220]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d105      	bne.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80054fe:	4b34      	ldr	r3, [pc, #208]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005502:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 800550a:	2301      	movs	r3, #1
 800550c:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	2b01      	cmp	r3, #1
 8005512:	d148      	bne.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8005514:	4b2e      	ldr	r3, [pc, #184]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d138      	bne.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8005520:	4b2b      	ldr	r3, [pc, #172]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d009      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 800552c:	4b28      	ldr	r3, [pc, #160]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800552e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005530:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8005538:	429a      	cmp	r2, r3
 800553a:	d001      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e042      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8005540:	4b23      	ldr	r3, [pc, #140]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005544:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	4920      	ldr	r1, [pc, #128]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800554e:	4313      	orrs	r3, r2
 8005550:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8005552:	4b1f      	ldr	r3, [pc, #124]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005556:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	491c      	ldr	r1, [pc, #112]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005560:	4313      	orrs	r3, r2
 8005562:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8005564:	4b1d      	ldr	r3, [pc, #116]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005566:	2201      	movs	r2, #1
 8005568:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800556a:	f7fd fdd9 	bl	8003120 <HAL_GetTick>
 800556e:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005570:	e008      	b.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005572:	f7fd fdd5 	bl	8003120 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	2b64      	cmp	r3, #100	; 0x64
 800557e:	d901      	bls.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e020      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005584:	4b12      	ldr	r3, [pc, #72]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800558c:	2b00      	cmp	r3, #0
 800558e:	d0f0      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005590:	e009      	b.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8005592:	4b0f      	ldr	r3, [pc, #60]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005596:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d001      	beq.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e00f      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0310 	and.w	r3, r3, #16
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d008      	beq.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055b2:	4b07      	ldr	r3, [pc, #28]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	4904      	ldr	r1, [pc, #16]	; (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3720      	adds	r7, #32
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	40021000 	.word	0x40021000
 80055d4:	40007000 	.word	0x40007000
 80055d8:	42420440 	.word	0x42420440
 80055dc:	42420070 	.word	0x42420070

080055e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80055e0:	b590      	push	{r4, r7, lr}
 80055e2:	b093      	sub	sp, #76	; 0x4c
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 80055e8:	4ba8      	ldr	r3, [pc, #672]	; (800588c <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>)
 80055ea:	f107 0418 	add.w	r4, r7, #24
 80055ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80055f0:	c407      	stmia	r4!, {r0, r1, r2}
 80055f2:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 80055f4:	4ba6      	ldr	r3, [pc, #664]	; (8005890 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80055f6:	f107 0408 	add.w	r4, r7, #8
 80055fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80055fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005600:	2300      	movs	r3, #0
 8005602:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005604:	2300      	movs	r3, #0
 8005606:	647b      	str	r3, [r7, #68]	; 0x44
 8005608:	2300      	movs	r3, #0
 800560a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 800560c:	2300      	movs	r3, #0
 800560e:	637b      	str	r3, [r7, #52]	; 0x34
 8005610:	2300      	movs	r3, #0
 8005612:	633b      	str	r3, [r7, #48]	; 0x30
 8005614:	2300      	movs	r3, #0
 8005616:	62fb      	str	r3, [r7, #44]	; 0x2c
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005618:	2300      	movs	r3, #0
 800561a:	62bb      	str	r3, [r7, #40]	; 0x28
 800561c:	2300      	movs	r3, #0
 800561e:	643b      	str	r3, [r7, #64]	; 0x40

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	3b01      	subs	r3, #1
 8005624:	2b0f      	cmp	r3, #15
 8005626:	f200 8122 	bhi.w	800586e <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 800562a:	a201      	add	r2, pc, #4	; (adr r2, 8005630 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 800562c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005630:	080057ed 	.word	0x080057ed
 8005634:	08005853 	.word	0x08005853
 8005638:	0800586f 	.word	0x0800586f
 800563c:	0800574b 	.word	0x0800574b
 8005640:	0800586f 	.word	0x0800586f
 8005644:	0800586f 	.word	0x0800586f
 8005648:	0800586f 	.word	0x0800586f
 800564c:	0800579d 	.word	0x0800579d
 8005650:	0800586f 	.word	0x0800586f
 8005654:	0800586f 	.word	0x0800586f
 8005658:	0800586f 	.word	0x0800586f
 800565c:	0800586f 	.word	0x0800586f
 8005660:	0800586f 	.word	0x0800586f
 8005664:	0800586f 	.word	0x0800586f
 8005668:	0800586f 	.word	0x0800586f
 800566c:	08005671 	.word	0x08005671
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8005670:	4b88      	ldr	r3, [pc, #544]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005676:	4b87      	ldr	r3, [pc, #540]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800567e:	2b00      	cmp	r3, #0
 8005680:	f000 80f7 	beq.w	8005872 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005686:	0c9b      	lsrs	r3, r3, #18
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	3348      	adds	r3, #72	; 0x48
 800568e:	443b      	add	r3, r7
 8005690:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8005694:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005698:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d03d      	beq.n	800571c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80056a0:	4b7c      	ldr	r3, [pc, #496]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80056a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a4:	f003 030f 	and.w	r3, r3, #15
 80056a8:	3348      	adds	r3, #72	; 0x48
 80056aa:	443b      	add	r3, r7
 80056ac:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80056b0:	63fb      	str	r3, [r7, #60]	; 0x3c
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80056b2:	4b78      	ldr	r3, [pc, #480]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80056b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d01c      	beq.n	80056f8 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80056be:	4b75      	ldr	r3, [pc, #468]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80056c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c2:	091b      	lsrs	r3, r3, #4
 80056c4:	f003 030f 	and.w	r3, r3, #15
 80056c8:	3301      	adds	r3, #1
 80056ca:	62fb      	str	r3, [r7, #44]	; 0x2c
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80056cc:	4b71      	ldr	r3, [pc, #452]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80056ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d0:	0a1b      	lsrs	r3, r3, #8
 80056d2:	f003 030f 	and.w	r3, r3, #15
 80056d6:	3302      	adds	r3, #2
 80056d8:	637b      	str	r3, [r7, #52]	; 0x34
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 80056da:	4a6f      	ldr	r2, [pc, #444]	; (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80056dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056de:	fbb2 f3f3 	udiv	r3, r2, r3
 80056e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056e4:	fb03 f202 	mul.w	r2, r3, r2
 80056e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80056ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f0:	fb02 f303 	mul.w	r3, r2, r3
 80056f4:	647b      	str	r3, [r7, #68]	; 0x44
 80056f6:	e007      	b.n	8005708 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80056f8:	4a67      	ldr	r2, [pc, #412]	; (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80056fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005702:	fb02 f303 	mul.w	r3, r2, r3
 8005706:	647b      	str	r3, [r7, #68]	; 0x44
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8005708:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800570c:	461a      	mov	r2, r3
 800570e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005710:	4293      	cmp	r3, r2
 8005712:	d108      	bne.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
          {
            pllclk = pllclk / 2;
 8005714:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005716:	085b      	lsrs	r3, r3, #1
 8005718:	647b      	str	r3, [r7, #68]	; 0x44
 800571a:	e004      	b.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800571c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800571e:	4a5f      	ldr	r2, [pc, #380]	; (800589c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005720:	fb02 f303 	mul.w	r3, r2, r3
 8005724:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 8005726:	4b5b      	ldr	r3, [pc, #364]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800572e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005732:	d102      	bne.n	800573a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 8005734:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005736:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8005738:	e09b      	b.n	8005872 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
          frequency = (2 * pllclk) / 3;
 800573a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800573c:	005b      	lsls	r3, r3, #1
 800573e:	4a58      	ldr	r2, [pc, #352]	; (80058a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005740:	fba2 2303 	umull	r2, r3, r2, r3
 8005744:	085b      	lsrs	r3, r3, #1
 8005746:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8005748:	e093      	b.n	8005872 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 800574a:	4b52      	ldr	r3, [pc, #328]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800574c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800574e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d103      	bne.n	800575e <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 8005756:	f7ff fc7f 	bl	8005058 <HAL_RCC_GetSysClockFreq>
 800575a:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800575c:	e08b      	b.n	8005876 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 800575e:	4b4d      	ldr	r3, [pc, #308]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 8085 	beq.w	8005876 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800576c:	4b49      	ldr	r3, [pc, #292]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800576e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005770:	091b      	lsrs	r3, r3, #4
 8005772:	f003 030f 	and.w	r3, r3, #15
 8005776:	3301      	adds	r3, #1
 8005778:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 800577a:	4b46      	ldr	r3, [pc, #280]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800577c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577e:	0b1b      	lsrs	r3, r3, #12
 8005780:	f003 030f 	and.w	r3, r3, #15
 8005784:	3302      	adds	r3, #2
 8005786:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8005788:	4a43      	ldr	r2, [pc, #268]	; (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800578a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800578c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005790:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005792:	fb02 f303 	mul.w	r3, r2, r3
 8005796:	005b      	lsls	r3, r3, #1
 8005798:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800579a:	e06c      	b.n	8005876 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 800579c:	4b3d      	ldr	r3, [pc, #244]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800579e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d103      	bne.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 80057a8:	f7ff fc56 	bl	8005058 <HAL_RCC_GetSysClockFreq>
 80057ac:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80057ae:	e064      	b.n	800587a <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80057b0:	4b38      	ldr	r3, [pc, #224]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d05e      	beq.n	800587a <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80057bc:	4b35      	ldr	r3, [pc, #212]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80057be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c0:	091b      	lsrs	r3, r3, #4
 80057c2:	f003 030f 	and.w	r3, r3, #15
 80057c6:	3301      	adds	r3, #1
 80057c8:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80057ca:	4b32      	ldr	r3, [pc, #200]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80057cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ce:	0b1b      	lsrs	r3, r3, #12
 80057d0:	f003 030f 	and.w	r3, r3, #15
 80057d4:	3302      	adds	r3, #2
 80057d6:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80057d8:	4a2f      	ldr	r2, [pc, #188]	; (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80057da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80057e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057e2:	fb02 f303 	mul.w	r3, r2, r3
 80057e6:	005b      	lsls	r3, r3, #1
 80057e8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80057ea:	e046      	b.n	800587a <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80057ec:	4b29      	ldr	r3, [pc, #164]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80057ee:	6a1b      	ldr	r3, [r3, #32]
 80057f0:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80057f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057fc:	d108      	bne.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 80057fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005800:	f003 0302 	and.w	r3, r3, #2
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
      {
        frequency = LSE_VALUE;
 8005808:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800580c:	643b      	str	r3, [r7, #64]	; 0x40
 800580e:	e01f      	b.n	8005850 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005812:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005816:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800581a:	d109      	bne.n	8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
 800581c:	4b1d      	ldr	r3, [pc, #116]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	f003 0302 	and.w	r3, r3, #2
 8005824:	2b00      	cmp	r3, #0
 8005826:	d003      	beq.n	8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
      {
        frequency = LSI_VALUE;
 8005828:	f649 4340 	movw	r3, #40000	; 0x9c40
 800582c:	643b      	str	r3, [r7, #64]	; 0x40
 800582e:	e00f      	b.n	8005850 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005836:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800583a:	d120      	bne.n	800587e <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
 800583c:	4b15      	ldr	r3, [pc, #84]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d01a      	beq.n	800587e <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
      {
        frequency = HSE_VALUE / 128U;
 8005848:	f24f 4324 	movw	r3, #62500	; 0xf424
 800584c:	643b      	str	r3, [r7, #64]	; 0x40
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 800584e:	e016      	b.n	800587e <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
 8005850:	e015      	b.n	800587e <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005852:	f7ff fd31 	bl	80052b8 <HAL_RCC_GetPCLK2Freq>
 8005856:	4602      	mov	r2, r0
 8005858:	4b0e      	ldr	r3, [pc, #56]	; (8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	0b9b      	lsrs	r3, r3, #14
 800585e:	f003 0303 	and.w	r3, r3, #3
 8005862:	3301      	adds	r3, #1
 8005864:	005b      	lsls	r3, r3, #1
 8005866:	fbb2 f3f3 	udiv	r3, r2, r3
 800586a:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800586c:	e008      	b.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
    }
    default:
    {
      break;
 800586e:	bf00      	nop
 8005870:	e006      	b.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
      break;
 8005872:	bf00      	nop
 8005874:	e004      	b.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
      break;
 8005876:	bf00      	nop
 8005878:	e002      	b.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
      break;
 800587a:	bf00      	nop
 800587c:	e000      	b.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
      break;
 800587e:	bf00      	nop
    }
  }
  return (frequency);
 8005880:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8005882:	4618      	mov	r0, r3
 8005884:	374c      	adds	r7, #76	; 0x4c
 8005886:	46bd      	mov	sp, r7
 8005888:	bd90      	pop	{r4, r7, pc}
 800588a:	bf00      	nop
 800588c:	0800d990 	.word	0x0800d990
 8005890:	0800d9a0 	.word	0x0800d9a0
 8005894:	40021000 	.word	0x40021000
 8005898:	007a1200 	.word	0x007a1200
 800589c:	003d0900 	.word	0x003d0900
 80058a0:	aaaaaaab 	.word	0xaaaaaaab

080058a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d101      	bne.n	80058b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e076      	b.n	80059a4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d108      	bne.n	80058d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058c6:	d009      	beq.n	80058dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	61da      	str	r2, [r3, #28]
 80058ce:	e005      	b.n	80058dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d106      	bne.n	80058fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f7fd f93c 	bl	8002b74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2202      	movs	r2, #2
 8005900:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005912:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005924:	431a      	orrs	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800592e:	431a      	orrs	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	f003 0302 	and.w	r3, r3, #2
 8005938:	431a      	orrs	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	431a      	orrs	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800594c:	431a      	orrs	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a1b      	ldr	r3, [r3, #32]
 800595c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005960:	ea42 0103 	orr.w	r1, r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005968:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	430a      	orrs	r2, r1
 8005972:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	699b      	ldr	r3, [r3, #24]
 8005978:	0c1a      	lsrs	r2, r3, #16
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f002 0204 	and.w	r2, r2, #4
 8005982:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	69da      	ldr	r2, [r3, #28]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005992:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3708      	adds	r7, #8
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b088      	sub	sp, #32
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	603b      	str	r3, [r7, #0]
 80059b8:	4613      	mov	r3, r2
 80059ba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80059bc:	2300      	movs	r3, #0
 80059be:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d101      	bne.n	80059ce <HAL_SPI_Transmit+0x22>
 80059ca:	2302      	movs	r3, #2
 80059cc:	e126      	b.n	8005c1c <HAL_SPI_Transmit+0x270>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059d6:	f7fd fba3 	bl	8003120 <HAL_GetTick>
 80059da:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80059dc:	88fb      	ldrh	r3, [r7, #6]
 80059de:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d002      	beq.n	80059f2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80059ec:	2302      	movs	r3, #2
 80059ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80059f0:	e10b      	b.n	8005c0a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d002      	beq.n	80059fe <HAL_SPI_Transmit+0x52>
 80059f8:	88fb      	ldrh	r3, [r7, #6]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d102      	bne.n	8005a04 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a02:	e102      	b.n	8005c0a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2203      	movs	r2, #3
 8005a08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	88fa      	ldrh	r2, [r7, #6]
 8005a1c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	88fa      	ldrh	r2, [r7, #6]
 8005a22:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a4a:	d10f      	bne.n	8005a6c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a76:	2b40      	cmp	r3, #64	; 0x40
 8005a78:	d007      	beq.n	8005a8a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a92:	d14b      	bne.n	8005b2c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d002      	beq.n	8005aa2 <HAL_SPI_Transmit+0xf6>
 8005a9c:	8afb      	ldrh	r3, [r7, #22]
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d13e      	bne.n	8005b20 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa6:	881a      	ldrh	r2, [r3, #0]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab2:	1c9a      	adds	r2, r3, #2
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	b29a      	uxth	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005ac6:	e02b      	b.n	8005b20 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d112      	bne.n	8005afc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ada:	881a      	ldrh	r2, [r3, #0]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae6:	1c9a      	adds	r2, r3, #2
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	3b01      	subs	r3, #1
 8005af4:	b29a      	uxth	r2, r3
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	86da      	strh	r2, [r3, #54]	; 0x36
 8005afa:	e011      	b.n	8005b20 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005afc:	f7fd fb10 	bl	8003120 <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	683a      	ldr	r2, [r7, #0]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d803      	bhi.n	8005b14 <HAL_SPI_Transmit+0x168>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b12:	d102      	bne.n	8005b1a <HAL_SPI_Transmit+0x16e>
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d102      	bne.n	8005b20 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005b1e:	e074      	b.n	8005c0a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1ce      	bne.n	8005ac8 <HAL_SPI_Transmit+0x11c>
 8005b2a:	e04c      	b.n	8005bc6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d002      	beq.n	8005b3a <HAL_SPI_Transmit+0x18e>
 8005b34:	8afb      	ldrh	r3, [r7, #22]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d140      	bne.n	8005bbc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	330c      	adds	r3, #12
 8005b44:	7812      	ldrb	r2, [r2, #0]
 8005b46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4c:	1c5a      	adds	r2, r3, #1
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	b29a      	uxth	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005b60:	e02c      	b.n	8005bbc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f003 0302 	and.w	r3, r3, #2
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d113      	bne.n	8005b98 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	330c      	adds	r3, #12
 8005b7a:	7812      	ldrb	r2, [r2, #0]
 8005b7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b82:	1c5a      	adds	r2, r3, #1
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	b29a      	uxth	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	86da      	strh	r2, [r3, #54]	; 0x36
 8005b96:	e011      	b.n	8005bbc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b98:	f7fd fac2 	bl	8003120 <HAL_GetTick>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	1ad3      	subs	r3, r2, r3
 8005ba2:	683a      	ldr	r2, [r7, #0]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d803      	bhi.n	8005bb0 <HAL_SPI_Transmit+0x204>
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bae:	d102      	bne.n	8005bb6 <HAL_SPI_Transmit+0x20a>
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d102      	bne.n	8005bbc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005bb6:	2303      	movs	r3, #3
 8005bb8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005bba:	e026      	b.n	8005c0a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1cd      	bne.n	8005b62 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005bc6:	69ba      	ldr	r2, [r7, #24]
 8005bc8:	6839      	ldr	r1, [r7, #0]
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 fbb8 	bl	8006340 <SPI_EndRxTxTransaction>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d002      	beq.n	8005bdc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d10a      	bne.n	8005bfa <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005be4:	2300      	movs	r3, #0
 8005be6:	613b      	str	r3, [r7, #16]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	613b      	str	r3, [r7, #16]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	613b      	str	r3, [r7, #16]
 8005bf8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d002      	beq.n	8005c08 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	77fb      	strb	r3, [r7, #31]
 8005c06:	e000      	b.n	8005c0a <HAL_SPI_Transmit+0x25e>
  }

error:
 8005c08:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005c1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3720      	adds	r7, #32
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b088      	sub	sp, #32
 8005c28:	af02      	add	r7, sp, #8
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	603b      	str	r3, [r7, #0]
 8005c30:	4613      	mov	r3, r2
 8005c32:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c34:	2300      	movs	r3, #0
 8005c36:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c40:	d112      	bne.n	8005c68 <HAL_SPI_Receive+0x44>
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d10e      	bne.n	8005c68 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2204      	movs	r2, #4
 8005c4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005c52:	88fa      	ldrh	r2, [r7, #6]
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	68b9      	ldr	r1, [r7, #8]
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f000 f8f1 	bl	8005e46 <HAL_SPI_TransmitReceive>
 8005c64:	4603      	mov	r3, r0
 8005c66:	e0ea      	b.n	8005e3e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d101      	bne.n	8005c76 <HAL_SPI_Receive+0x52>
 8005c72:	2302      	movs	r3, #2
 8005c74:	e0e3      	b.n	8005e3e <HAL_SPI_Receive+0x21a>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c7e:	f7fd fa4f 	bl	8003120 <HAL_GetTick>
 8005c82:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d002      	beq.n	8005c96 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005c90:	2302      	movs	r3, #2
 8005c92:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c94:	e0ca      	b.n	8005e2c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d002      	beq.n	8005ca2 <HAL_SPI_Receive+0x7e>
 8005c9c:	88fb      	ldrh	r3, [r7, #6]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d102      	bne.n	8005ca8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005ca6:	e0c1      	b.n	8005e2c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2204      	movs	r2, #4
 8005cac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	68ba      	ldr	r2, [r7, #8]
 8005cba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	88fa      	ldrh	r2, [r7, #6]
 8005cc0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	88fa      	ldrh	r2, [r7, #6]
 8005cc6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cee:	d10f      	bne.n	8005d10 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cfe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005d0e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d1a:	2b40      	cmp	r3, #64	; 0x40
 8005d1c:	d007      	beq.n	8005d2e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d2c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d162      	bne.n	8005dfc <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005d36:	e02e      	b.n	8005d96 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f003 0301 	and.w	r3, r3, #1
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d115      	bne.n	8005d72 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f103 020c 	add.w	r2, r3, #12
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d52:	7812      	ldrb	r2, [r2, #0]
 8005d54:	b2d2      	uxtb	r2, r2
 8005d56:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5c:	1c5a      	adds	r2, r3, #1
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d70:	e011      	b.n	8005d96 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d72:	f7fd f9d5 	bl	8003120 <HAL_GetTick>
 8005d76:	4602      	mov	r2, r0
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	1ad3      	subs	r3, r2, r3
 8005d7c:	683a      	ldr	r2, [r7, #0]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d803      	bhi.n	8005d8a <HAL_SPI_Receive+0x166>
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d88:	d102      	bne.n	8005d90 <HAL_SPI_Receive+0x16c>
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d102      	bne.n	8005d96 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005d94:	e04a      	b.n	8005e2c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1cb      	bne.n	8005d38 <HAL_SPI_Receive+0x114>
 8005da0:	e031      	b.n	8005e06 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f003 0301 	and.w	r3, r3, #1
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d113      	bne.n	8005dd8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68da      	ldr	r2, [r3, #12]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dba:	b292      	uxth	r2, r2
 8005dbc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc2:	1c9a      	adds	r2, r3, #2
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005dd6:	e011      	b.n	8005dfc <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dd8:	f7fd f9a2 	bl	8003120 <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d803      	bhi.n	8005df0 <HAL_SPI_Receive+0x1cc>
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dee:	d102      	bne.n	8005df6 <HAL_SPI_Receive+0x1d2>
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d102      	bne.n	8005dfc <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005dfa:	e017      	b.n	8005e2c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1cd      	bne.n	8005da2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	6839      	ldr	r1, [r7, #0]
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 fa46 	bl	800629c <SPI_EndRxTransaction>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d002      	beq.n	8005e1c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2220      	movs	r2, #32
 8005e1a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d002      	beq.n	8005e2a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	75fb      	strb	r3, [r7, #23]
 8005e28:	e000      	b.n	8005e2c <HAL_SPI_Receive+0x208>
  }

error :
 8005e2a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3718      	adds	r7, #24
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b08c      	sub	sp, #48	; 0x30
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	60f8      	str	r0, [r7, #12]
 8005e4e:	60b9      	str	r1, [r7, #8]
 8005e50:	607a      	str	r2, [r7, #4]
 8005e52:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005e54:	2301      	movs	r3, #1
 8005e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d101      	bne.n	8005e6c <HAL_SPI_TransmitReceive+0x26>
 8005e68:	2302      	movs	r3, #2
 8005e6a:	e18a      	b.n	8006182 <HAL_SPI_TransmitReceive+0x33c>
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e74:	f7fd f954 	bl	8003120 <HAL_GetTick>
 8005e78:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005e8a:	887b      	ldrh	r3, [r7, #2]
 8005e8c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e8e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d00f      	beq.n	8005eb6 <HAL_SPI_TransmitReceive+0x70>
 8005e96:	69fb      	ldr	r3, [r7, #28]
 8005e98:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e9c:	d107      	bne.n	8005eae <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d103      	bne.n	8005eae <HAL_SPI_TransmitReceive+0x68>
 8005ea6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005eaa:	2b04      	cmp	r3, #4
 8005eac:	d003      	beq.n	8005eb6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005eae:	2302      	movs	r3, #2
 8005eb0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005eb4:	e15b      	b.n	800616e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d005      	beq.n	8005ec8 <HAL_SPI_TransmitReceive+0x82>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d002      	beq.n	8005ec8 <HAL_SPI_TransmitReceive+0x82>
 8005ec2:	887b      	ldrh	r3, [r7, #2]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d103      	bne.n	8005ed0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005ece:	e14e      	b.n	800616e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b04      	cmp	r3, #4
 8005eda:	d003      	beq.n	8005ee4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2205      	movs	r2, #5
 8005ee0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	687a      	ldr	r2, [r7, #4]
 8005eee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	887a      	ldrh	r2, [r7, #2]
 8005ef4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	887a      	ldrh	r2, [r7, #2]
 8005efa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	68ba      	ldr	r2, [r7, #8]
 8005f00:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	887a      	ldrh	r2, [r7, #2]
 8005f06:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	887a      	ldrh	r2, [r7, #2]
 8005f0c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2200      	movs	r2, #0
 8005f18:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f24:	2b40      	cmp	r3, #64	; 0x40
 8005f26:	d007      	beq.n	8005f38 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f40:	d178      	bne.n	8006034 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d002      	beq.n	8005f50 <HAL_SPI_TransmitReceive+0x10a>
 8005f4a:	8b7b      	ldrh	r3, [r7, #26]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d166      	bne.n	800601e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f54:	881a      	ldrh	r2, [r3, #0]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f60:	1c9a      	adds	r2, r3, #2
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	b29a      	uxth	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f74:	e053      	b.n	800601e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	f003 0302 	and.w	r3, r3, #2
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d11b      	bne.n	8005fbc <HAL_SPI_TransmitReceive+0x176>
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d016      	beq.n	8005fbc <HAL_SPI_TransmitReceive+0x176>
 8005f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d113      	bne.n	8005fbc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f98:	881a      	ldrh	r2, [r3, #0]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa4:	1c9a      	adds	r2, r3, #2
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	3b01      	subs	r3, #1
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d119      	bne.n	8005ffe <HAL_SPI_TransmitReceive+0x1b8>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d014      	beq.n	8005ffe <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68da      	ldr	r2, [r3, #12]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fde:	b292      	uxth	r2, r2
 8005fe0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe6:	1c9a      	adds	r2, r3, #2
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ffe:	f7fd f88f 	bl	8003120 <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800600a:	429a      	cmp	r2, r3
 800600c:	d807      	bhi.n	800601e <HAL_SPI_TransmitReceive+0x1d8>
 800600e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006014:	d003      	beq.n	800601e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800601c:	e0a7      	b.n	800616e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006022:	b29b      	uxth	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1a6      	bne.n	8005f76 <HAL_SPI_TransmitReceive+0x130>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800602c:	b29b      	uxth	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1a1      	bne.n	8005f76 <HAL_SPI_TransmitReceive+0x130>
 8006032:	e07c      	b.n	800612e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d002      	beq.n	8006042 <HAL_SPI_TransmitReceive+0x1fc>
 800603c:	8b7b      	ldrh	r3, [r7, #26]
 800603e:	2b01      	cmp	r3, #1
 8006040:	d16b      	bne.n	800611a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	330c      	adds	r3, #12
 800604c:	7812      	ldrb	r2, [r2, #0]
 800604e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006054:	1c5a      	adds	r2, r3, #1
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800605e:	b29b      	uxth	r3, r3
 8006060:	3b01      	subs	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006068:	e057      	b.n	800611a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b02      	cmp	r3, #2
 8006076:	d11c      	bne.n	80060b2 <HAL_SPI_TransmitReceive+0x26c>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800607c:	b29b      	uxth	r3, r3
 800607e:	2b00      	cmp	r3, #0
 8006080:	d017      	beq.n	80060b2 <HAL_SPI_TransmitReceive+0x26c>
 8006082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006084:	2b01      	cmp	r3, #1
 8006086:	d114      	bne.n	80060b2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	330c      	adds	r3, #12
 8006092:	7812      	ldrb	r2, [r2, #0]
 8006094:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609a:	1c5a      	adds	r2, r3, #1
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	3b01      	subs	r3, #1
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80060ae:	2300      	movs	r3, #0
 80060b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f003 0301 	and.w	r3, r3, #1
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d119      	bne.n	80060f4 <HAL_SPI_TransmitReceive+0x2ae>
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d014      	beq.n	80060f4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68da      	ldr	r2, [r3, #12]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d4:	b2d2      	uxtb	r2, r2
 80060d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060dc:	1c5a      	adds	r2, r3, #1
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060f0:	2301      	movs	r3, #1
 80060f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80060f4:	f7fd f814 	bl	8003120 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006100:	429a      	cmp	r2, r3
 8006102:	d803      	bhi.n	800610c <HAL_SPI_TransmitReceive+0x2c6>
 8006104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800610a:	d102      	bne.n	8006112 <HAL_SPI_TransmitReceive+0x2cc>
 800610c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800610e:	2b00      	cmp	r3, #0
 8006110:	d103      	bne.n	800611a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006118:	e029      	b.n	800616e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800611e:	b29b      	uxth	r3, r3
 8006120:	2b00      	cmp	r3, #0
 8006122:	d1a2      	bne.n	800606a <HAL_SPI_TransmitReceive+0x224>
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006128:	b29b      	uxth	r3, r3
 800612a:	2b00      	cmp	r3, #0
 800612c:	d19d      	bne.n	800606a <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800612e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006130:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f000 f904 	bl	8006340 <SPI_EndRxTxTransaction>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d006      	beq.n	800614c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2220      	movs	r2, #32
 8006148:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800614a:	e010      	b.n	800616e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d10b      	bne.n	800616c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006154:	2300      	movs	r3, #0
 8006156:	617b      	str	r3, [r7, #20]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	617b      	str	r3, [r7, #20]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	617b      	str	r3, [r7, #20]
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	e000      	b.n	800616e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800616c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2201      	movs	r2, #1
 8006172:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800617e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006182:	4618      	mov	r0, r3
 8006184:	3730      	adds	r7, #48	; 0x30
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
	...

0800618c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b088      	sub	sp, #32
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	603b      	str	r3, [r7, #0]
 8006198:	4613      	mov	r3, r2
 800619a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800619c:	f7fc ffc0 	bl	8003120 <HAL_GetTick>
 80061a0:	4602      	mov	r2, r0
 80061a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a4:	1a9b      	subs	r3, r3, r2
 80061a6:	683a      	ldr	r2, [r7, #0]
 80061a8:	4413      	add	r3, r2
 80061aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80061ac:	f7fc ffb8 	bl	8003120 <HAL_GetTick>
 80061b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80061b2:	4b39      	ldr	r3, [pc, #228]	; (8006298 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	015b      	lsls	r3, r3, #5
 80061b8:	0d1b      	lsrs	r3, r3, #20
 80061ba:	69fa      	ldr	r2, [r7, #28]
 80061bc:	fb02 f303 	mul.w	r3, r2, r3
 80061c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061c2:	e054      	b.n	800626e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ca:	d050      	beq.n	800626e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061cc:	f7fc ffa8 	bl	8003120 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	69fa      	ldr	r2, [r7, #28]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d902      	bls.n	80061e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80061dc:	69fb      	ldr	r3, [r7, #28]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d13d      	bne.n	800625e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	685a      	ldr	r2, [r3, #4]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80061f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061fa:	d111      	bne.n	8006220 <SPI_WaitFlagStateUntilTimeout+0x94>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006204:	d004      	beq.n	8006210 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800620e:	d107      	bne.n	8006220 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800621e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006224:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006228:	d10f      	bne.n	800624a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006248:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800625a:	2303      	movs	r3, #3
 800625c:	e017      	b.n	800628e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d101      	bne.n	8006268 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006264:	2300      	movs	r3, #0
 8006266:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	3b01      	subs	r3, #1
 800626c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	689a      	ldr	r2, [r3, #8]
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	4013      	ands	r3, r2
 8006278:	68ba      	ldr	r2, [r7, #8]
 800627a:	429a      	cmp	r2, r3
 800627c:	bf0c      	ite	eq
 800627e:	2301      	moveq	r3, #1
 8006280:	2300      	movne	r3, #0
 8006282:	b2db      	uxtb	r3, r3
 8006284:	461a      	mov	r2, r3
 8006286:	79fb      	ldrb	r3, [r7, #7]
 8006288:	429a      	cmp	r2, r3
 800628a:	d19b      	bne.n	80061c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3720      	adds	r7, #32
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	20000000 	.word	0x20000000

0800629c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b086      	sub	sp, #24
 80062a0:	af02      	add	r7, sp, #8
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062b0:	d111      	bne.n	80062d6 <SPI_EndRxTransaction+0x3a>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062ba:	d004      	beq.n	80062c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062c4:	d107      	bne.n	80062d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062d4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062de:	d117      	bne.n	8006310 <SPI_EndRxTransaction+0x74>
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062e8:	d112      	bne.n	8006310 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	2200      	movs	r2, #0
 80062f2:	2101      	movs	r1, #1
 80062f4:	68f8      	ldr	r0, [r7, #12]
 80062f6:	f7ff ff49 	bl	800618c <SPI_WaitFlagStateUntilTimeout>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d01a      	beq.n	8006336 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006304:	f043 0220 	orr.w	r2, r3, #32
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800630c:	2303      	movs	r3, #3
 800630e:	e013      	b.n	8006338 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	9300      	str	r3, [sp, #0]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	2200      	movs	r2, #0
 8006318:	2180      	movs	r1, #128	; 0x80
 800631a:	68f8      	ldr	r0, [r7, #12]
 800631c:	f7ff ff36 	bl	800618c <SPI_WaitFlagStateUntilTimeout>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d007      	beq.n	8006336 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800632a:	f043 0220 	orr.w	r2, r3, #32
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e000      	b.n	8006338 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006336:	2300      	movs	r3, #0
}
 8006338:	4618      	mov	r0, r3
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af02      	add	r7, sp, #8
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	2200      	movs	r2, #0
 8006354:	2180      	movs	r1, #128	; 0x80
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f7ff ff18 	bl	800618c <SPI_WaitFlagStateUntilTimeout>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d007      	beq.n	8006372 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006366:	f043 0220 	orr.w	r2, r3, #32
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e000      	b.n	8006374 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3710      	adds	r7, #16
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b082      	sub	sp, #8
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d101      	bne.n	800638e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e041      	b.n	8006412 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006394:	b2db      	uxtb	r3, r3
 8006396:	2b00      	cmp	r3, #0
 8006398:	d106      	bne.n	80063a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f839 	bl	800641a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	3304      	adds	r3, #4
 80063b8:	4619      	mov	r1, r3
 80063ba:	4610      	mov	r0, r2
 80063bc:	f000 f9bc 	bl	8006738 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006410:	2300      	movs	r3, #0
}
 8006412:	4618      	mov	r0, r3
 8006414:	3708      	adds	r7, #8
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}

0800641a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800641a:	b480      	push	{r7}
 800641c:	b083      	sub	sp, #12
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006422:	bf00      	nop
 8006424:	370c      	adds	r7, #12
 8006426:	46bd      	mov	sp, r7
 8006428:	bc80      	pop	{r7}
 800642a:	4770      	bx	lr

0800642c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800642c:	b480      	push	{r7}
 800642e:	b085      	sub	sp, #20
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800643a:	b2db      	uxtb	r3, r3
 800643c:	2b01      	cmp	r3, #1
 800643e:	d001      	beq.n	8006444 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e03f      	b.n	80064c4 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2202      	movs	r2, #2
 8006448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68da      	ldr	r2, [r3, #12]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f042 0201 	orr.w	r2, r2, #1
 800645a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a1b      	ldr	r2, [pc, #108]	; (80064d0 <HAL_TIM_Base_Start_IT+0xa4>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d013      	beq.n	800648e <HAL_TIM_Base_Start_IT+0x62>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800646e:	d00e      	beq.n	800648e <HAL_TIM_Base_Start_IT+0x62>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a17      	ldr	r2, [pc, #92]	; (80064d4 <HAL_TIM_Base_Start_IT+0xa8>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d009      	beq.n	800648e <HAL_TIM_Base_Start_IT+0x62>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a16      	ldr	r2, [pc, #88]	; (80064d8 <HAL_TIM_Base_Start_IT+0xac>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d004      	beq.n	800648e <HAL_TIM_Base_Start_IT+0x62>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a14      	ldr	r2, [pc, #80]	; (80064dc <HAL_TIM_Base_Start_IT+0xb0>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d111      	bne.n	80064b2 <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f003 0307 	and.w	r3, r3, #7
 8006498:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2b06      	cmp	r3, #6
 800649e:	d010      	beq.n	80064c2 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f042 0201 	orr.w	r2, r2, #1
 80064ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064b0:	e007      	b.n	80064c2 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f042 0201 	orr.w	r2, r2, #1
 80064c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3714      	adds	r7, #20
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bc80      	pop	{r7}
 80064cc:	4770      	bx	lr
 80064ce:	bf00      	nop
 80064d0:	40012c00 	.word	0x40012c00
 80064d4:	40000400 	.word	0x40000400
 80064d8:	40000800 	.word	0x40000800
 80064dc:	40000c00 	.word	0x40000c00

080064e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b082      	sub	sp, #8
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b02      	cmp	r3, #2
 80064f4:	d122      	bne.n	800653c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f003 0302 	and.w	r3, r3, #2
 8006500:	2b02      	cmp	r3, #2
 8006502:	d11b      	bne.n	800653c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f06f 0202 	mvn.w	r2, #2
 800650c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	f003 0303 	and.w	r3, r3, #3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d003      	beq.n	800652a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f8ed 	bl	8006702 <HAL_TIM_IC_CaptureCallback>
 8006528:	e005      	b.n	8006536 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 f8e0 	bl	80066f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 f8ef 	bl	8006714 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	f003 0304 	and.w	r3, r3, #4
 8006546:	2b04      	cmp	r3, #4
 8006548:	d122      	bne.n	8006590 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	f003 0304 	and.w	r3, r3, #4
 8006554:	2b04      	cmp	r3, #4
 8006556:	d11b      	bne.n	8006590 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f06f 0204 	mvn.w	r2, #4
 8006560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2202      	movs	r2, #2
 8006566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006572:	2b00      	cmp	r3, #0
 8006574:	d003      	beq.n	800657e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f8c3 	bl	8006702 <HAL_TIM_IC_CaptureCallback>
 800657c:	e005      	b.n	800658a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 f8b6 	bl	80066f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 f8c5 	bl	8006714 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	f003 0308 	and.w	r3, r3, #8
 800659a:	2b08      	cmp	r3, #8
 800659c:	d122      	bne.n	80065e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	f003 0308 	and.w	r3, r3, #8
 80065a8:	2b08      	cmp	r3, #8
 80065aa:	d11b      	bne.n	80065e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f06f 0208 	mvn.w	r2, #8
 80065b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2204      	movs	r2, #4
 80065ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	69db      	ldr	r3, [r3, #28]
 80065c2:	f003 0303 	and.w	r3, r3, #3
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d003      	beq.n	80065d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f899 	bl	8006702 <HAL_TIM_IC_CaptureCallback>
 80065d0:	e005      	b.n	80065de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f88c 	bl	80066f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f89b 	bl	8006714 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	f003 0310 	and.w	r3, r3, #16
 80065ee:	2b10      	cmp	r3, #16
 80065f0:	d122      	bne.n	8006638 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	f003 0310 	and.w	r3, r3, #16
 80065fc:	2b10      	cmp	r3, #16
 80065fe:	d11b      	bne.n	8006638 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f06f 0210 	mvn.w	r2, #16
 8006608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2208      	movs	r2, #8
 800660e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800661a:	2b00      	cmp	r3, #0
 800661c:	d003      	beq.n	8006626 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f86f 	bl	8006702 <HAL_TIM_IC_CaptureCallback>
 8006624:	e005      	b.n	8006632 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f862 	bl	80066f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 f871 	bl	8006714 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	2b01      	cmp	r3, #1
 8006644:	d10e      	bne.n	8006664 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	f003 0301 	and.w	r3, r3, #1
 8006650:	2b01      	cmp	r3, #1
 8006652:	d107      	bne.n	8006664 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f06f 0201 	mvn.w	r2, #1
 800665c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f7fc f9e0 	bl	8002a24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800666e:	2b80      	cmp	r3, #128	; 0x80
 8006670:	d10e      	bne.n	8006690 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800667c:	2b80      	cmp	r3, #128	; 0x80
 800667e:	d107      	bne.n	8006690 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 f8c9 	bl	8006822 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800669a:	2b40      	cmp	r3, #64	; 0x40
 800669c:	d10e      	bne.n	80066bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a8:	2b40      	cmp	r3, #64	; 0x40
 80066aa:	d107      	bne.n	80066bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 f835 	bl	8006726 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	691b      	ldr	r3, [r3, #16]
 80066c2:	f003 0320 	and.w	r3, r3, #32
 80066c6:	2b20      	cmp	r3, #32
 80066c8:	d10e      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	f003 0320 	and.w	r3, r3, #32
 80066d4:	2b20      	cmp	r3, #32
 80066d6:	d107      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f06f 0220 	mvn.w	r2, #32
 80066e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 f894 	bl	8006810 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066e8:	bf00      	nop
 80066ea:	3708      	adds	r7, #8
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066f8:	bf00      	nop
 80066fa:	370c      	adds	r7, #12
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bc80      	pop	{r7}
 8006700:	4770      	bx	lr

08006702 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006702:	b480      	push	{r7}
 8006704:	b083      	sub	sp, #12
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800670a:	bf00      	nop
 800670c:	370c      	adds	r7, #12
 800670e:	46bd      	mov	sp, r7
 8006710:	bc80      	pop	{r7}
 8006712:	4770      	bx	lr

08006714 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	bc80      	pop	{r7}
 8006724:	4770      	bx	lr

08006726 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006726:	b480      	push	{r7}
 8006728:	b083      	sub	sp, #12
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800672e:	bf00      	nop
 8006730:	370c      	adds	r7, #12
 8006732:	46bd      	mov	sp, r7
 8006734:	bc80      	pop	{r7}
 8006736:	4770      	bx	lr

08006738 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006738:	b480      	push	{r7}
 800673a:	b085      	sub	sp, #20
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a2d      	ldr	r2, [pc, #180]	; (8006800 <TIM_Base_SetConfig+0xc8>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d00f      	beq.n	8006770 <TIM_Base_SetConfig+0x38>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006756:	d00b      	beq.n	8006770 <TIM_Base_SetConfig+0x38>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a2a      	ldr	r2, [pc, #168]	; (8006804 <TIM_Base_SetConfig+0xcc>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d007      	beq.n	8006770 <TIM_Base_SetConfig+0x38>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a29      	ldr	r2, [pc, #164]	; (8006808 <TIM_Base_SetConfig+0xd0>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d003      	beq.n	8006770 <TIM_Base_SetConfig+0x38>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a28      	ldr	r2, [pc, #160]	; (800680c <TIM_Base_SetConfig+0xd4>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d108      	bne.n	8006782 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	4313      	orrs	r3, r2
 8006780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a1e      	ldr	r2, [pc, #120]	; (8006800 <TIM_Base_SetConfig+0xc8>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d00f      	beq.n	80067aa <TIM_Base_SetConfig+0x72>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006790:	d00b      	beq.n	80067aa <TIM_Base_SetConfig+0x72>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a1b      	ldr	r2, [pc, #108]	; (8006804 <TIM_Base_SetConfig+0xcc>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d007      	beq.n	80067aa <TIM_Base_SetConfig+0x72>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a1a      	ldr	r2, [pc, #104]	; (8006808 <TIM_Base_SetConfig+0xd0>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d003      	beq.n	80067aa <TIM_Base_SetConfig+0x72>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a19      	ldr	r2, [pc, #100]	; (800680c <TIM_Base_SetConfig+0xd4>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d108      	bne.n	80067bc <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	68db      	ldr	r3, [r3, #12]
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	695b      	ldr	r3, [r3, #20]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	689a      	ldr	r2, [r3, #8]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a07      	ldr	r2, [pc, #28]	; (8006800 <TIM_Base_SetConfig+0xc8>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d103      	bne.n	80067f0 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	691a      	ldr	r2, [r3, #16]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	615a      	str	r2, [r3, #20]
}
 80067f6:	bf00      	nop
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bc80      	pop	{r7}
 80067fe:	4770      	bx	lr
 8006800:	40012c00 	.word	0x40012c00
 8006804:	40000400 	.word	0x40000400
 8006808:	40000800 	.word	0x40000800
 800680c:	40000c00 	.word	0x40000c00

08006810 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006818:	bf00      	nop
 800681a:	370c      	adds	r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	bc80      	pop	{r7}
 8006820:	4770      	bx	lr

08006822 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006822:	b480      	push	{r7}
 8006824:	b083      	sub	sp, #12
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800682a:	bf00      	nop
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	bc80      	pop	{r7}
 8006832:	4770      	bx	lr

08006834 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d101      	bne.n	8006846 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e03f      	b.n	80068c6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b00      	cmp	r3, #0
 8006850:	d106      	bne.n	8006860 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f7fc fa20 	bl	8002ca0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2224      	movs	r2, #36	; 0x24
 8006864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68da      	ldr	r2, [r3, #12]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006876:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f000 fd7f 	bl	800737c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	691a      	ldr	r2, [r3, #16]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800688c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	695a      	ldr	r2, [r3, #20]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800689c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68da      	ldr	r2, [r3, #12]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2220      	movs	r2, #32
 80068b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2220      	movs	r2, #32
 80068c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3708      	adds	r7, #8
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}

080068ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b08a      	sub	sp, #40	; 0x28
 80068d2:	af02      	add	r7, sp, #8
 80068d4:	60f8      	str	r0, [r7, #12]
 80068d6:	60b9      	str	r1, [r7, #8]
 80068d8:	603b      	str	r3, [r7, #0]
 80068da:	4613      	mov	r3, r2
 80068dc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80068de:	2300      	movs	r3, #0
 80068e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b20      	cmp	r3, #32
 80068ec:	d17c      	bne.n	80069e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d002      	beq.n	80068fa <HAL_UART_Transmit+0x2c>
 80068f4:	88fb      	ldrh	r3, [r7, #6]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e075      	b.n	80069ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <HAL_UART_Transmit+0x3e>
 8006908:	2302      	movs	r3, #2
 800690a:	e06e      	b.n	80069ea <HAL_UART_Transmit+0x11c>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2200      	movs	r2, #0
 8006918:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2221      	movs	r2, #33	; 0x21
 800691e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006922:	f7fc fbfd 	bl	8003120 <HAL_GetTick>
 8006926:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	88fa      	ldrh	r2, [r7, #6]
 800692c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	88fa      	ldrh	r2, [r7, #6]
 8006932:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800693c:	d108      	bne.n	8006950 <HAL_UART_Transmit+0x82>
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d104      	bne.n	8006950 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006946:	2300      	movs	r3, #0
 8006948:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	61bb      	str	r3, [r7, #24]
 800694e:	e003      	b.n	8006958 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006954:	2300      	movs	r3, #0
 8006956:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006960:	e02a      	b.n	80069b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	9300      	str	r3, [sp, #0]
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	2200      	movs	r2, #0
 800696a:	2180      	movs	r1, #128	; 0x80
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f000 faf1 	bl	8006f54 <UART_WaitOnFlagUntilTimeout>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d001      	beq.n	800697c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006978:	2303      	movs	r3, #3
 800697a:	e036      	b.n	80069ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10b      	bne.n	800699a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	881b      	ldrh	r3, [r3, #0]
 8006986:	461a      	mov	r2, r3
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006990:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	3302      	adds	r3, #2
 8006996:	61bb      	str	r3, [r7, #24]
 8006998:	e007      	b.n	80069aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800699a:	69fb      	ldr	r3, [r7, #28]
 800699c:	781a      	ldrb	r2, [r3, #0]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	3301      	adds	r3, #1
 80069a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	3b01      	subs	r3, #1
 80069b2:	b29a      	uxth	r2, r3
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069bc:	b29b      	uxth	r3, r3
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1cf      	bne.n	8006962 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	2200      	movs	r2, #0
 80069ca:	2140      	movs	r1, #64	; 0x40
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 fac1 	bl	8006f54 <UART_WaitOnFlagUntilTimeout>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d001      	beq.n	80069dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80069d8:	2303      	movs	r3, #3
 80069da:	e006      	b.n	80069ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2220      	movs	r2, #32
 80069e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80069e4:	2300      	movs	r3, #0
 80069e6:	e000      	b.n	80069ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80069e8:	2302      	movs	r3, #2
  }
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3720      	adds	r7, #32
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b084      	sub	sp, #16
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	60f8      	str	r0, [r7, #12]
 80069fa:	60b9      	str	r1, [r7, #8]
 80069fc:	4613      	mov	r3, r2
 80069fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	2b20      	cmp	r3, #32
 8006a0a:	d11d      	bne.n	8006a48 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d002      	beq.n	8006a18 <HAL_UART_Receive_DMA+0x26>
 8006a12:	88fb      	ldrh	r3, [r7, #6]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d101      	bne.n	8006a1c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e016      	b.n	8006a4a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d101      	bne.n	8006a2a <HAL_UART_Receive_DMA+0x38>
 8006a26:	2302      	movs	r3, #2
 8006a28:	e00f      	b.n	8006a4a <HAL_UART_Receive_DMA+0x58>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8006a38:	88fb      	ldrh	r3, [r7, #6]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	68b9      	ldr	r1, [r7, #8]
 8006a3e:	68f8      	ldr	r0, [r7, #12]
 8006a40:	f000 fad2 	bl	8006fe8 <UART_Start_Receive_DMA>
 8006a44:	4603      	mov	r3, r0
 8006a46:	e000      	b.n	8006a4a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006a48:	2302      	movs	r3, #2
  }
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
	...

08006a54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b08a      	sub	sp, #40	; 0x28
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	695b      	ldr	r3, [r3, #20]
 8006a72:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006a74:	2300      	movs	r3, #0
 8006a76:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a7e:	f003 030f 	and.w	r3, r3, #15
 8006a82:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10d      	bne.n	8006aa6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8c:	f003 0320 	and.w	r3, r3, #32
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d008      	beq.n	8006aa6 <HAL_UART_IRQHandler+0x52>
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	f003 0320 	and.w	r3, r3, #32
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d003      	beq.n	8006aa6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 fbc2 	bl	8007228 <UART_Receive_IT>
      return;
 8006aa4:	e17b      	b.n	8006d9e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	f000 80b1 	beq.w	8006c10 <HAL_UART_IRQHandler+0x1bc>
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d105      	bne.n	8006ac4 <HAL_UART_IRQHandler+0x70>
 8006ab8:	6a3b      	ldr	r3, [r7, #32]
 8006aba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f000 80a6 	beq.w	8006c10 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac6:	f003 0301 	and.w	r3, r3, #1
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d00a      	beq.n	8006ae4 <HAL_UART_IRQHandler+0x90>
 8006ace:	6a3b      	ldr	r3, [r7, #32]
 8006ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d005      	beq.n	8006ae4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006adc:	f043 0201 	orr.w	r2, r3, #1
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae6:	f003 0304 	and.w	r3, r3, #4
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00a      	beq.n	8006b04 <HAL_UART_IRQHandler+0xb0>
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d005      	beq.n	8006b04 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006afc:	f043 0202 	orr.w	r2, r3, #2
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b06:	f003 0302 	and.w	r3, r3, #2
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00a      	beq.n	8006b24 <HAL_UART_IRQHandler+0xd0>
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	f003 0301 	and.w	r3, r3, #1
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d005      	beq.n	8006b24 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1c:	f043 0204 	orr.w	r2, r3, #4
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b26:	f003 0308 	and.w	r3, r3, #8
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00f      	beq.n	8006b4e <HAL_UART_IRQHandler+0xfa>
 8006b2e:	6a3b      	ldr	r3, [r7, #32]
 8006b30:	f003 0320 	and.w	r3, r3, #32
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d104      	bne.n	8006b42 <HAL_UART_IRQHandler+0xee>
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d005      	beq.n	8006b4e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b46:	f043 0208 	orr.w	r2, r3, #8
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f000 811e 	beq.w	8006d94 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5a:	f003 0320 	and.w	r3, r3, #32
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d007      	beq.n	8006b72 <HAL_UART_IRQHandler+0x11e>
 8006b62:	6a3b      	ldr	r3, [r7, #32]
 8006b64:	f003 0320 	and.w	r3, r3, #32
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d002      	beq.n	8006b72 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 fb5b 	bl	8007228 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	695b      	ldr	r3, [r3, #20]
 8006b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	bf14      	ite	ne
 8006b80:	2301      	movne	r3, #1
 8006b82:	2300      	moveq	r3, #0
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8c:	f003 0308 	and.w	r3, r3, #8
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d102      	bne.n	8006b9a <HAL_UART_IRQHandler+0x146>
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d031      	beq.n	8006bfe <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 fa9d 	bl	80070da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d023      	beq.n	8006bf6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	695a      	ldr	r2, [r3, #20]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bbc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d013      	beq.n	8006bee <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bca:	4a76      	ldr	r2, [pc, #472]	; (8006da4 <HAL_UART_IRQHandler+0x350>)
 8006bcc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7fd f91a 	bl	8003e0c <HAL_DMA_Abort_IT>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d016      	beq.n	8006c0c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006be8:	4610      	mov	r0, r2
 8006bea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bec:	e00e      	b.n	8006c0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f8ec 	bl	8006dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bf4:	e00a      	b.n	8006c0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f8e8 	bl	8006dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bfc:	e006      	b.n	8006c0c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 f8e4 	bl	8006dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006c0a:	e0c3      	b.n	8006d94 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c0c:	bf00      	nop
    return;
 8006c0e:	e0c1      	b.n	8006d94 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	f040 80a1 	bne.w	8006d5c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1c:	f003 0310 	and.w	r3, r3, #16
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 809b 	beq.w	8006d5c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006c26:	6a3b      	ldr	r3, [r7, #32]
 8006c28:	f003 0310 	and.w	r3, r3, #16
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	f000 8095 	beq.w	8006d5c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c32:	2300      	movs	r3, #0
 8006c34:	60fb      	str	r3, [r7, #12]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	60fb      	str	r3, [r7, #12]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	60fb      	str	r3, [r7, #12]
 8006c46:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	695b      	ldr	r3, [r3, #20]
 8006c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d04e      	beq.n	8006cf4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006c60:	8a3b      	ldrh	r3, [r7, #16]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 8098 	beq.w	8006d98 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c6c:	8a3a      	ldrh	r2, [r7, #16]
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	f080 8092 	bcs.w	8006d98 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	8a3a      	ldrh	r2, [r7, #16]
 8006c78:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c7e:	699b      	ldr	r3, [r3, #24]
 8006c80:	2b20      	cmp	r3, #32
 8006c82:	d02b      	beq.n	8006cdc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68da      	ldr	r2, [r3, #12]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c92:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	695a      	ldr	r2, [r3, #20]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f022 0201 	bic.w	r2, r2, #1
 8006ca2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	695a      	ldr	r2, [r3, #20]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cb2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68da      	ldr	r2, [r3, #12]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 0210 	bic.w	r2, r2, #16
 8006cd0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f7fd f85d 	bl	8003d96 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	1ad3      	subs	r3, r2, r3
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	4619      	mov	r1, r3
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f876 	bl	8006dde <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006cf2:	e051      	b.n	8006d98 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d047      	beq.n	8006d9c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006d0c:	8a7b      	ldrh	r3, [r7, #18]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d044      	beq.n	8006d9c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68da      	ldr	r2, [r3, #12]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006d20:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	695a      	ldr	r2, [r3, #20]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f022 0201 	bic.w	r2, r2, #1
 8006d30:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2220      	movs	r2, #32
 8006d36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	68da      	ldr	r2, [r3, #12]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f022 0210 	bic.w	r2, r2, #16
 8006d4e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d50:	8a7b      	ldrh	r3, [r7, #18]
 8006d52:	4619      	mov	r1, r3
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f842 	bl	8006dde <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006d5a:	e01f      	b.n	8006d9c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d008      	beq.n	8006d78 <HAL_UART_IRQHandler+0x324>
 8006d66:	6a3b      	ldr	r3, [r7, #32]
 8006d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d003      	beq.n	8006d78 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 f9f2 	bl	800715a <UART_Transmit_IT>
    return;
 8006d76:	e012      	b.n	8006d9e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d00d      	beq.n	8006d9e <HAL_UART_IRQHandler+0x34a>
 8006d82:	6a3b      	ldr	r3, [r7, #32]
 8006d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d008      	beq.n	8006d9e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f000 fa33 	bl	80071f8 <UART_EndTransmit_IT>
    return;
 8006d92:	e004      	b.n	8006d9e <HAL_UART_IRQHandler+0x34a>
    return;
 8006d94:	bf00      	nop
 8006d96:	e002      	b.n	8006d9e <HAL_UART_IRQHandler+0x34a>
      return;
 8006d98:	bf00      	nop
 8006d9a:	e000      	b.n	8006d9e <HAL_UART_IRQHandler+0x34a>
      return;
 8006d9c:	bf00      	nop
  }
}
 8006d9e:	3728      	adds	r7, #40	; 0x28
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}
 8006da4:	08007133 	.word	0x08007133

08006da8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bc80      	pop	{r7}
 8006db8:	4770      	bx	lr

08006dba <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b083      	sub	sp, #12
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006dc2:	bf00      	nop
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc80      	pop	{r7}
 8006dca:	4770      	bx	lr

08006dcc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bc80      	pop	{r7}
 8006ddc:	4770      	bx	lr

08006dde <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006dde:	b480      	push	{r7}
 8006de0:	b083      	sub	sp, #12
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	6078      	str	r0, [r7, #4]
 8006de6:	460b      	mov	r3, r1
 8006de8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006dea:	bf00      	nop
 8006dec:	370c      	adds	r7, #12
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bc80      	pop	{r7}
 8006df2:	4770      	bx	lr

08006df4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e00:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0320 	and.w	r3, r3, #32
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d12a      	bne.n	8006e66 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	68da      	ldr	r2, [r3, #12]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e24:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	695a      	ldr	r2, [r3, #20]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 0201 	bic.w	r2, r2, #1
 8006e34:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	695a      	ldr	r2, [r3, #20]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e44:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d107      	bne.n	8006e66 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68da      	ldr	r2, [r3, #12]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f022 0210 	bic.w	r2, r2, #16
 8006e64:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d106      	bne.n	8006e7c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e72:	4619      	mov	r1, r3
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f7ff ffb2 	bl	8006dde <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e7a:	e002      	b.n	8006e82 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f7fa fef3 	bl	8001c68 <HAL_UART_RxCpltCallback>
}
 8006e82:	bf00      	nop
 8006e84:	3710      	adds	r7, #16
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}

08006e8a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006e8a:	b580      	push	{r7, lr}
 8006e8c:	b084      	sub	sp, #16
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e96:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d108      	bne.n	8006eb2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ea4:	085b      	lsrs	r3, r3, #1
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	68f8      	ldr	r0, [r7, #12]
 8006eac:	f7ff ff97 	bl	8006dde <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006eb0:	e002      	b.n	8006eb8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f7ff ff81 	bl	8006dba <HAL_UART_RxHalfCpltCallback>
}
 8006eb8:	bf00      	nop
 8006eba:	3710      	adds	r7, #16
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}

08006ec0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	695b      	ldr	r3, [r3, #20]
 8006ed8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	bf14      	ite	ne
 8006ee0:	2301      	movne	r3, #1
 8006ee2:	2300      	moveq	r3, #0
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	2b21      	cmp	r3, #33	; 0x21
 8006ef2:	d108      	bne.n	8006f06 <UART_DMAError+0x46>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d005      	beq.n	8006f06 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	2200      	movs	r2, #0
 8006efe:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006f00:	68b8      	ldr	r0, [r7, #8]
 8006f02:	f000 f8d5 	bl	80070b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	695b      	ldr	r3, [r3, #20]
 8006f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	bf14      	ite	ne
 8006f14:	2301      	movne	r3, #1
 8006f16:	2300      	moveq	r3, #0
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b22      	cmp	r3, #34	; 0x22
 8006f26:	d108      	bne.n	8006f3a <UART_DMAError+0x7a>
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d005      	beq.n	8006f3a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	2200      	movs	r2, #0
 8006f32:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006f34:	68b8      	ldr	r0, [r7, #8]
 8006f36:	f000 f8d0 	bl	80070da <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3e:	f043 0210 	orr.w	r2, r3, #16
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f46:	68b8      	ldr	r0, [r7, #8]
 8006f48:	f7ff ff40 	bl	8006dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f4c:	bf00      	nop
 8006f4e:	3710      	adds	r7, #16
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b084      	sub	sp, #16
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	603b      	str	r3, [r7, #0]
 8006f60:	4613      	mov	r3, r2
 8006f62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f64:	e02c      	b.n	8006fc0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f6c:	d028      	beq.n	8006fc0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d007      	beq.n	8006f84 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f74:	f7fc f8d4 	bl	8003120 <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	1ad3      	subs	r3, r2, r3
 8006f7e:	69ba      	ldr	r2, [r7, #24]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d21d      	bcs.n	8006fc0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68da      	ldr	r2, [r3, #12]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006f92:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	695a      	ldr	r2, [r3, #20]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f022 0201 	bic.w	r2, r2, #1
 8006fa2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2220      	movs	r2, #32
 8006fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	e00f      	b.n	8006fe0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	4013      	ands	r3, r2
 8006fca:	68ba      	ldr	r2, [r7, #8]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	bf0c      	ite	eq
 8006fd0:	2301      	moveq	r3, #1
 8006fd2:	2300      	movne	r3, #0
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	79fb      	ldrb	r3, [r7, #7]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d0c3      	beq.n	8006f66 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3710      	adds	r7, #16
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006ff6:	68ba      	ldr	r2, [r7, #8]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	88fa      	ldrh	r2, [r7, #6]
 8007000:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2200      	movs	r2, #0
 8007006:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2222      	movs	r2, #34	; 0x22
 800700c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007014:	4a23      	ldr	r2, [pc, #140]	; (80070a4 <UART_Start_Receive_DMA+0xbc>)
 8007016:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800701c:	4a22      	ldr	r2, [pc, #136]	; (80070a8 <UART_Start_Receive_DMA+0xc0>)
 800701e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007024:	4a21      	ldr	r2, [pc, #132]	; (80070ac <UART_Start_Receive_DMA+0xc4>)
 8007026:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800702c:	2200      	movs	r2, #0
 800702e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007030:	f107 0308 	add.w	r3, r7, #8
 8007034:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	3304      	adds	r3, #4
 8007040:	4619      	mov	r1, r3
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	88fb      	ldrh	r3, [r7, #6]
 8007048:	f7fc fe46 	bl	8003cd8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800704c:	2300      	movs	r3, #0
 800704e:	613b      	str	r3, [r7, #16]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	613b      	str	r3, [r7, #16]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	613b      	str	r3, [r7, #16]
 8007060:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68da      	ldr	r2, [r3, #12]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007078:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	695a      	ldr	r2, [r3, #20]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f042 0201 	orr.w	r2, r2, #1
 8007088:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	695a      	ldr	r2, [r3, #20]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007098:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800709a:	2300      	movs	r3, #0
}
 800709c:	4618      	mov	r0, r3
 800709e:	3718      	adds	r7, #24
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	08006df5 	.word	0x08006df5
 80070a8:	08006e8b 	.word	0x08006e8b
 80070ac:	08006ec1 	.word	0x08006ec1

080070b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b083      	sub	sp, #12
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68da      	ldr	r2, [r3, #12]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80070c6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2220      	movs	r2, #32
 80070cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80070d0:	bf00      	nop
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bc80      	pop	{r7}
 80070d8:	4770      	bx	lr

080070da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070da:	b480      	push	{r7}
 80070dc:	b083      	sub	sp, #12
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68da      	ldr	r2, [r3, #12]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80070f0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	695a      	ldr	r2, [r3, #20]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f022 0201 	bic.w	r2, r2, #1
 8007100:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007106:	2b01      	cmp	r3, #1
 8007108:	d107      	bne.n	800711a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	68da      	ldr	r2, [r3, #12]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f022 0210 	bic.w	r2, r2, #16
 8007118:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2220      	movs	r2, #32
 800711e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007128:	bf00      	nop
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	bc80      	pop	{r7}
 8007130:	4770      	bx	lr

08007132 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007132:	b580      	push	{r7, lr}
 8007134:	b084      	sub	sp, #16
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2200      	movs	r2, #0
 8007144:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800714c:	68f8      	ldr	r0, [r7, #12]
 800714e:	f7ff fe3d 	bl	8006dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007152:	bf00      	nop
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}

0800715a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800715a:	b480      	push	{r7}
 800715c:	b085      	sub	sp, #20
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007168:	b2db      	uxtb	r3, r3
 800716a:	2b21      	cmp	r3, #33	; 0x21
 800716c:	d13e      	bne.n	80071ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007176:	d114      	bne.n	80071a2 <UART_Transmit_IT+0x48>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	691b      	ldr	r3, [r3, #16]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d110      	bne.n	80071a2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a1b      	ldr	r3, [r3, #32]
 8007184:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	881b      	ldrh	r3, [r3, #0]
 800718a:	461a      	mov	r2, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007194:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	1c9a      	adds	r2, r3, #2
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	621a      	str	r2, [r3, #32]
 80071a0:	e008      	b.n	80071b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	1c59      	adds	r1, r3, #1
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	6211      	str	r1, [r2, #32]
 80071ac:	781a      	ldrb	r2, [r3, #0]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	3b01      	subs	r3, #1
 80071bc:	b29b      	uxth	r3, r3
 80071be:	687a      	ldr	r2, [r7, #4]
 80071c0:	4619      	mov	r1, r3
 80071c2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d10f      	bne.n	80071e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	68da      	ldr	r2, [r3, #12]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80071d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68da      	ldr	r2, [r3, #12]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80071e8:	2300      	movs	r3, #0
 80071ea:	e000      	b.n	80071ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80071ec:	2302      	movs	r3, #2
  }
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3714      	adds	r7, #20
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bc80      	pop	{r7}
 80071f6:	4770      	bx	lr

080071f8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68da      	ldr	r2, [r3, #12]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800720e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2220      	movs	r2, #32
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f7ff fdc5 	bl	8006da8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800721e:	2300      	movs	r3, #0
}
 8007220:	4618      	mov	r0, r3
 8007222:	3708      	adds	r7, #8
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}

08007228 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b086      	sub	sp, #24
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007236:	b2db      	uxtb	r3, r3
 8007238:	2b22      	cmp	r3, #34	; 0x22
 800723a:	f040 8099 	bne.w	8007370 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007246:	d117      	bne.n	8007278 <UART_Receive_IT+0x50>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	691b      	ldr	r3, [r3, #16]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d113      	bne.n	8007278 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007250:	2300      	movs	r3, #0
 8007252:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007258:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	b29b      	uxth	r3, r3
 8007262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007266:	b29a      	uxth	r2, r3
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007270:	1c9a      	adds	r2, r3, #2
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	629a      	str	r2, [r3, #40]	; 0x28
 8007276:	e026      	b.n	80072c6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800727c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800727e:	2300      	movs	r3, #0
 8007280:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800728a:	d007      	beq.n	800729c <UART_Receive_IT+0x74>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d10a      	bne.n	80072aa <UART_Receive_IT+0x82>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	691b      	ldr	r3, [r3, #16]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d106      	bne.n	80072aa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	b2da      	uxtb	r2, r3
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	701a      	strb	r2, [r3, #0]
 80072a8:	e008      	b.n	80072bc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072b6:	b2da      	uxtb	r2, r3
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c0:	1c5a      	adds	r2, r3, #1
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	3b01      	subs	r3, #1
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	4619      	mov	r1, r3
 80072d4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d148      	bne.n	800736c <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68da      	ldr	r2, [r3, #12]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f022 0220 	bic.w	r2, r2, #32
 80072e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68da      	ldr	r2, [r3, #12]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80072f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	695a      	ldr	r2, [r3, #20]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f022 0201 	bic.w	r2, r2, #1
 8007308:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2220      	movs	r2, #32
 800730e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007316:	2b01      	cmp	r3, #1
 8007318:	d123      	bne.n	8007362 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68da      	ldr	r2, [r3, #12]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f022 0210 	bic.w	r2, r2, #16
 800732e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 0310 	and.w	r3, r3, #16
 800733a:	2b10      	cmp	r3, #16
 800733c:	d10a      	bne.n	8007354 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800733e:	2300      	movs	r3, #0
 8007340:	60fb      	str	r3, [r7, #12]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	60fb      	str	r3, [r7, #12]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	60fb      	str	r3, [r7, #12]
 8007352:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007358:	4619      	mov	r1, r3
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f7ff fd3f 	bl	8006dde <HAL_UARTEx_RxEventCallback>
 8007360:	e002      	b.n	8007368 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7fa fc80 	bl	8001c68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007368:	2300      	movs	r3, #0
 800736a:	e002      	b.n	8007372 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800736c:	2300      	movs	r3, #0
 800736e:	e000      	b.n	8007372 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007370:	2302      	movs	r3, #2
  }
}
 8007372:	4618      	mov	r0, r3
 8007374:	3718      	adds	r7, #24
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
	...

0800737c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	68da      	ldr	r2, [r3, #12]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	430a      	orrs	r2, r1
 8007398:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	689a      	ldr	r2, [r3, #8]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	431a      	orrs	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	695b      	ldr	r3, [r3, #20]
 80073a8:	4313      	orrs	r3, r2
 80073aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68db      	ldr	r3, [r3, #12]
 80073b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80073b6:	f023 030c 	bic.w	r3, r3, #12
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	6812      	ldr	r2, [r2, #0]
 80073be:	68b9      	ldr	r1, [r7, #8]
 80073c0:	430b      	orrs	r3, r1
 80073c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	695b      	ldr	r3, [r3, #20]
 80073ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	699a      	ldr	r2, [r3, #24]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a2c      	ldr	r2, [pc, #176]	; (8007490 <UART_SetConfig+0x114>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d103      	bne.n	80073ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80073e4:	f7fd ff68 	bl	80052b8 <HAL_RCC_GetPCLK2Freq>
 80073e8:	60f8      	str	r0, [r7, #12]
 80073ea:	e002      	b.n	80073f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80073ec:	f7fd ff50 	bl	8005290 <HAL_RCC_GetPCLK1Freq>
 80073f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	4613      	mov	r3, r2
 80073f6:	009b      	lsls	r3, r3, #2
 80073f8:	4413      	add	r3, r2
 80073fa:	009a      	lsls	r2, r3, #2
 80073fc:	441a      	add	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	fbb2 f3f3 	udiv	r3, r2, r3
 8007408:	4a22      	ldr	r2, [pc, #136]	; (8007494 <UART_SetConfig+0x118>)
 800740a:	fba2 2303 	umull	r2, r3, r2, r3
 800740e:	095b      	lsrs	r3, r3, #5
 8007410:	0119      	lsls	r1, r3, #4
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	4613      	mov	r3, r2
 8007416:	009b      	lsls	r3, r3, #2
 8007418:	4413      	add	r3, r2
 800741a:	009a      	lsls	r2, r3, #2
 800741c:	441a      	add	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	fbb2 f2f3 	udiv	r2, r2, r3
 8007428:	4b1a      	ldr	r3, [pc, #104]	; (8007494 <UART_SetConfig+0x118>)
 800742a:	fba3 0302 	umull	r0, r3, r3, r2
 800742e:	095b      	lsrs	r3, r3, #5
 8007430:	2064      	movs	r0, #100	; 0x64
 8007432:	fb00 f303 	mul.w	r3, r0, r3
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	011b      	lsls	r3, r3, #4
 800743a:	3332      	adds	r3, #50	; 0x32
 800743c:	4a15      	ldr	r2, [pc, #84]	; (8007494 <UART_SetConfig+0x118>)
 800743e:	fba2 2303 	umull	r2, r3, r2, r3
 8007442:	095b      	lsrs	r3, r3, #5
 8007444:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007448:	4419      	add	r1, r3
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	4613      	mov	r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	009a      	lsls	r2, r3, #2
 8007454:	441a      	add	r2, r3
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007460:	4b0c      	ldr	r3, [pc, #48]	; (8007494 <UART_SetConfig+0x118>)
 8007462:	fba3 0302 	umull	r0, r3, r3, r2
 8007466:	095b      	lsrs	r3, r3, #5
 8007468:	2064      	movs	r0, #100	; 0x64
 800746a:	fb00 f303 	mul.w	r3, r0, r3
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	011b      	lsls	r3, r3, #4
 8007472:	3332      	adds	r3, #50	; 0x32
 8007474:	4a07      	ldr	r2, [pc, #28]	; (8007494 <UART_SetConfig+0x118>)
 8007476:	fba2 2303 	umull	r2, r3, r2, r3
 800747a:	095b      	lsrs	r3, r3, #5
 800747c:	f003 020f 	and.w	r2, r3, #15
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	440a      	add	r2, r1
 8007486:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007488:	bf00      	nop
 800748a:	3710      	adds	r7, #16
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	40013800 	.word	0x40013800
 8007494:	51eb851f 	.word	0x51eb851f

08007498 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007498:	b480      	push	{r7}
 800749a:	b085      	sub	sp, #20
 800749c:	af00      	add	r7, sp, #0
 800749e:	4603      	mov	r3, r0
 80074a0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80074a2:	2300      	movs	r3, #0
 80074a4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80074a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80074aa:	2b84      	cmp	r3, #132	; 0x84
 80074ac:	d005      	beq.n	80074ba <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80074ae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	4413      	add	r3, r2
 80074b6:	3303      	adds	r3, #3
 80074b8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80074ba:	68fb      	ldr	r3, [r7, #12]
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3714      	adds	r7, #20
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bc80      	pop	{r7}
 80074c4:	4770      	bx	lr

080074c6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80074ca:	f000 fae7 	bl	8007a9c <vTaskStartScheduler>
  
  return osOK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80074d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074d6:	b089      	sub	sp, #36	; 0x24
 80074d8:	af04      	add	r7, sp, #16
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d020      	beq.n	8007528 <osThreadCreate+0x54>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d01c      	beq.n	8007528 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685c      	ldr	r4, [r3, #4]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681d      	ldr	r5, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	691e      	ldr	r6, [r3, #16]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007500:	4618      	mov	r0, r3
 8007502:	f7ff ffc9 	bl	8007498 <makeFreeRtosPriority>
 8007506:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	695b      	ldr	r3, [r3, #20]
 800750c:	687a      	ldr	r2, [r7, #4]
 800750e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007510:	9202      	str	r2, [sp, #8]
 8007512:	9301      	str	r3, [sp, #4]
 8007514:	9100      	str	r1, [sp, #0]
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	4632      	mov	r2, r6
 800751a:	4629      	mov	r1, r5
 800751c:	4620      	mov	r0, r4
 800751e:	f000 f8e8 	bl	80076f2 <xTaskCreateStatic>
 8007522:	4603      	mov	r3, r0
 8007524:	60fb      	str	r3, [r7, #12]
 8007526:	e01c      	b.n	8007562 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	685c      	ldr	r4, [r3, #4]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007534:	b29e      	uxth	r6, r3
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800753c:	4618      	mov	r0, r3
 800753e:	f7ff ffab 	bl	8007498 <makeFreeRtosPriority>
 8007542:	4602      	mov	r2, r0
 8007544:	f107 030c 	add.w	r3, r7, #12
 8007548:	9301      	str	r3, [sp, #4]
 800754a:	9200      	str	r2, [sp, #0]
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	4632      	mov	r2, r6
 8007550:	4629      	mov	r1, r5
 8007552:	4620      	mov	r0, r4
 8007554:	f000 f929 	bl	80077aa <xTaskCreate>
 8007558:	4603      	mov	r3, r0
 800755a:	2b01      	cmp	r3, #1
 800755c:	d001      	beq.n	8007562 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800755e:	2300      	movs	r3, #0
 8007560:	e000      	b.n	8007564 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007562:	68fb      	ldr	r3, [r7, #12]
}
 8007564:	4618      	mov	r0, r3
 8007566:	3714      	adds	r7, #20
 8007568:	46bd      	mov	sp, r7
 800756a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800756c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d001      	beq.n	8007582 <osDelay+0x16>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	e000      	b.n	8007584 <osDelay+0x18>
 8007582:	2301      	movs	r3, #1
 8007584:	4618      	mov	r0, r3
 8007586:	f000 fa55 	bl	8007a34 <vTaskDelay>
  
  return osOK;
 800758a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800758c:	4618      	mov	r0, r3
 800758e:	3710      	adds	r7, #16
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f103 0208 	add.w	r2, r3, #8
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f04f 32ff 	mov.w	r2, #4294967295
 80075ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f103 0208 	add.w	r2, r3, #8
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f103 0208 	add.w	r2, r3, #8
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80075c8:	bf00      	nop
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bc80      	pop	{r7}
 80075d0:	4770      	bx	lr

080075d2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80075d2:	b480      	push	{r7}
 80075d4:	b083      	sub	sp, #12
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80075e0:	bf00      	nop
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bc80      	pop	{r7}
 80075e8:	4770      	bx	lr

080075ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80075ea:	b480      	push	{r7}
 80075ec:	b085      	sub	sp, #20
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
 80075f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	68fa      	ldr	r2, [r7, #12]
 80075fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	689a      	ldr	r2, [r3, #8]
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	683a      	ldr	r2, [r7, #0]
 800760e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	1c5a      	adds	r2, r3, #1
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	601a      	str	r2, [r3, #0]
}
 8007626:	bf00      	nop
 8007628:	3714      	adds	r7, #20
 800762a:	46bd      	mov	sp, r7
 800762c:	bc80      	pop	{r7}
 800762e:	4770      	bx	lr

08007630 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007630:	b480      	push	{r7}
 8007632:	b085      	sub	sp, #20
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007646:	d103      	bne.n	8007650 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	691b      	ldr	r3, [r3, #16]
 800764c:	60fb      	str	r3, [r7, #12]
 800764e:	e00c      	b.n	800766a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	3308      	adds	r3, #8
 8007654:	60fb      	str	r3, [r7, #12]
 8007656:	e002      	b.n	800765e <vListInsert+0x2e>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	60fb      	str	r3, [r7, #12]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	68ba      	ldr	r2, [r7, #8]
 8007666:	429a      	cmp	r2, r3
 8007668:	d2f6      	bcs.n	8007658 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	685a      	ldr	r2, [r3, #4]
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	683a      	ldr	r2, [r7, #0]
 8007678:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	68fa      	ldr	r2, [r7, #12]
 800767e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	683a      	ldr	r2, [r7, #0]
 8007684:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	1c5a      	adds	r2, r3, #1
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	601a      	str	r2, [r3, #0]
}
 8007696:	bf00      	nop
 8007698:	3714      	adds	r7, #20
 800769a:	46bd      	mov	sp, r7
 800769c:	bc80      	pop	{r7}
 800769e:	4770      	bx	lr

080076a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	6892      	ldr	r2, [r2, #8]
 80076b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	6852      	ldr	r2, [r2, #4]
 80076c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d103      	bne.n	80076d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	689a      	ldr	r2, [r3, #8]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	1e5a      	subs	r2, r3, #1
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3714      	adds	r7, #20
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bc80      	pop	{r7}
 80076f0:	4770      	bx	lr

080076f2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b08e      	sub	sp, #56	; 0x38
 80076f6:	af04      	add	r7, sp, #16
 80076f8:	60f8      	str	r0, [r7, #12]
 80076fa:	60b9      	str	r1, [r7, #8]
 80076fc:	607a      	str	r2, [r7, #4]
 80076fe:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007702:	2b00      	cmp	r3, #0
 8007704:	d10a      	bne.n	800771c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800770a:	f383 8811 	msr	BASEPRI, r3
 800770e:	f3bf 8f6f 	isb	sy
 8007712:	f3bf 8f4f 	dsb	sy
 8007716:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007718:	bf00      	nop
 800771a:	e7fe      	b.n	800771a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800771c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800771e:	2b00      	cmp	r3, #0
 8007720:	d10a      	bne.n	8007738 <xTaskCreateStatic+0x46>
	__asm volatile
 8007722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007726:	f383 8811 	msr	BASEPRI, r3
 800772a:	f3bf 8f6f 	isb	sy
 800772e:	f3bf 8f4f 	dsb	sy
 8007732:	61fb      	str	r3, [r7, #28]
}
 8007734:	bf00      	nop
 8007736:	e7fe      	b.n	8007736 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007738:	23b4      	movs	r3, #180	; 0xb4
 800773a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	2bb4      	cmp	r3, #180	; 0xb4
 8007740:	d00a      	beq.n	8007758 <xTaskCreateStatic+0x66>
	__asm volatile
 8007742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007746:	f383 8811 	msr	BASEPRI, r3
 800774a:	f3bf 8f6f 	isb	sy
 800774e:	f3bf 8f4f 	dsb	sy
 8007752:	61bb      	str	r3, [r7, #24]
}
 8007754:	bf00      	nop
 8007756:	e7fe      	b.n	8007756 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800775a:	2b00      	cmp	r3, #0
 800775c:	d01e      	beq.n	800779c <xTaskCreateStatic+0xaa>
 800775e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007760:	2b00      	cmp	r3, #0
 8007762:	d01b      	beq.n	800779c <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007766:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800776c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800776e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007770:	2202      	movs	r2, #2
 8007772:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007776:	2300      	movs	r3, #0
 8007778:	9303      	str	r3, [sp, #12]
 800777a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777c:	9302      	str	r3, [sp, #8]
 800777e:	f107 0314 	add.w	r3, r7, #20
 8007782:	9301      	str	r3, [sp, #4]
 8007784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007786:	9300      	str	r3, [sp, #0]
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	68b9      	ldr	r1, [r7, #8]
 800778e:	68f8      	ldr	r0, [r7, #12]
 8007790:	f000 f850 	bl	8007834 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007794:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007796:	f000 f8e3 	bl	8007960 <prvAddNewTaskToReadyList>
 800779a:	e001      	b.n	80077a0 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800779c:	2300      	movs	r3, #0
 800779e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80077a0:	697b      	ldr	r3, [r7, #20]
	}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3728      	adds	r7, #40	; 0x28
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}

080077aa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80077aa:	b580      	push	{r7, lr}
 80077ac:	b08c      	sub	sp, #48	; 0x30
 80077ae:	af04      	add	r7, sp, #16
 80077b0:	60f8      	str	r0, [r7, #12]
 80077b2:	60b9      	str	r1, [r7, #8]
 80077b4:	603b      	str	r3, [r7, #0]
 80077b6:	4613      	mov	r3, r2
 80077b8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077ba:	88fb      	ldrh	r3, [r7, #6]
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	4618      	mov	r0, r3
 80077c0:	f000 fe96 	bl	80084f0 <pvPortMalloc>
 80077c4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d00e      	beq.n	80077ea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80077cc:	20b4      	movs	r0, #180	; 0xb4
 80077ce:	f000 fe8f 	bl	80084f0 <pvPortMalloc>
 80077d2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d003      	beq.n	80077e2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	697a      	ldr	r2, [r7, #20]
 80077de:	631a      	str	r2, [r3, #48]	; 0x30
 80077e0:	e005      	b.n	80077ee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80077e2:	6978      	ldr	r0, [r7, #20]
 80077e4:	f000 fe96 	bl	8008514 <vPortFree>
 80077e8:	e001      	b.n	80077ee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80077ea:	2300      	movs	r3, #0
 80077ec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d017      	beq.n	8007824 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80077fc:	88fa      	ldrh	r2, [r7, #6]
 80077fe:	2300      	movs	r3, #0
 8007800:	9303      	str	r3, [sp, #12]
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	9302      	str	r3, [sp, #8]
 8007806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007808:	9301      	str	r3, [sp, #4]
 800780a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780c:	9300      	str	r3, [sp, #0]
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	68b9      	ldr	r1, [r7, #8]
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 f80e 	bl	8007834 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007818:	69f8      	ldr	r0, [r7, #28]
 800781a:	f000 f8a1 	bl	8007960 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800781e:	2301      	movs	r3, #1
 8007820:	61bb      	str	r3, [r7, #24]
 8007822:	e002      	b.n	800782a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007824:	f04f 33ff 	mov.w	r3, #4294967295
 8007828:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800782a:	69bb      	ldr	r3, [r7, #24]
	}
 800782c:	4618      	mov	r0, r3
 800782e:	3720      	adds	r7, #32
 8007830:	46bd      	mov	sp, r7
 8007832:	bd80      	pop	{r7, pc}

08007834 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b088      	sub	sp, #32
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
 8007840:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007844:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800784c:	3b01      	subs	r3, #1
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4413      	add	r3, r2
 8007852:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	f023 0307 	bic.w	r3, r3, #7
 800785a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	f003 0307 	and.w	r3, r3, #7
 8007862:	2b00      	cmp	r3, #0
 8007864:	d00a      	beq.n	800787c <prvInitialiseNewTask+0x48>
	__asm volatile
 8007866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800786a:	f383 8811 	msr	BASEPRI, r3
 800786e:	f3bf 8f6f 	isb	sy
 8007872:	f3bf 8f4f 	dsb	sy
 8007876:	617b      	str	r3, [r7, #20]
}
 8007878:	bf00      	nop
 800787a:	e7fe      	b.n	800787a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800787c:	2300      	movs	r3, #0
 800787e:	61fb      	str	r3, [r7, #28]
 8007880:	e012      	b.n	80078a8 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007882:	68ba      	ldr	r2, [r7, #8]
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	4413      	add	r3, r2
 8007888:	7819      	ldrb	r1, [r3, #0]
 800788a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	4413      	add	r3, r2
 8007890:	3334      	adds	r3, #52	; 0x34
 8007892:	460a      	mov	r2, r1
 8007894:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007896:	68ba      	ldr	r2, [r7, #8]
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	4413      	add	r3, r2
 800789c:	781b      	ldrb	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d006      	beq.n	80078b0 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	3301      	adds	r3, #1
 80078a6:	61fb      	str	r3, [r7, #28]
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	2b0f      	cmp	r3, #15
 80078ac:	d9e9      	bls.n	8007882 <prvInitialiseNewTask+0x4e>
 80078ae:	e000      	b.n	80078b2 <prvInitialiseNewTask+0x7e>
		{
			break;
 80078b0:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80078b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80078ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078bc:	2b06      	cmp	r3, #6
 80078be:	d901      	bls.n	80078c4 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80078c0:	2306      	movs	r3, #6
 80078c2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80078c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078c8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80078ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078ce:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80078d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078d2:	2200      	movs	r2, #0
 80078d4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80078d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078d8:	3304      	adds	r3, #4
 80078da:	4618      	mov	r0, r3
 80078dc:	f7ff fe79 	bl	80075d2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80078e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e2:	3318      	adds	r3, #24
 80078e4:	4618      	mov	r0, r3
 80078e6:	f7ff fe74 	bl	80075d2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80078ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f2:	f1c3 0207 	rsb	r2, r3, #7
 80078f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80078fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078fe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007902:	2200      	movs	r2, #0
 8007904:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800790a:	2200      	movs	r2, #0
 800790c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007912:	334c      	adds	r3, #76	; 0x4c
 8007914:	2260      	movs	r2, #96	; 0x60
 8007916:	2100      	movs	r1, #0
 8007918:	4618      	mov	r0, r3
 800791a:	f000 ff53 	bl	80087c4 <memset>
 800791e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007920:	4a0c      	ldr	r2, [pc, #48]	; (8007954 <prvInitialiseNewTask+0x120>)
 8007922:	651a      	str	r2, [r3, #80]	; 0x50
 8007924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007926:	4a0c      	ldr	r2, [pc, #48]	; (8007958 <prvInitialiseNewTask+0x124>)
 8007928:	655a      	str	r2, [r3, #84]	; 0x54
 800792a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800792c:	4a0b      	ldr	r2, [pc, #44]	; (800795c <prvInitialiseNewTask+0x128>)
 800792e:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007930:	683a      	ldr	r2, [r7, #0]
 8007932:	68f9      	ldr	r1, [r7, #12]
 8007934:	69b8      	ldr	r0, [r7, #24]
 8007936:	f000 fc29 	bl	800818c <pxPortInitialiseStack>
 800793a:	4602      	mov	r2, r0
 800793c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800793e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007942:	2b00      	cmp	r3, #0
 8007944:	d002      	beq.n	800794c <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007948:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800794a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800794c:	bf00      	nop
 800794e:	3720      	adds	r7, #32
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}
 8007954:	0800d9f0 	.word	0x0800d9f0
 8007958:	0800da10 	.word	0x0800da10
 800795c:	0800d9d0 	.word	0x0800d9d0

08007960 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b082      	sub	sp, #8
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007968:	f000 fd00 	bl	800836c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800796c:	4b2a      	ldr	r3, [pc, #168]	; (8007a18 <prvAddNewTaskToReadyList+0xb8>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	3301      	adds	r3, #1
 8007972:	4a29      	ldr	r2, [pc, #164]	; (8007a18 <prvAddNewTaskToReadyList+0xb8>)
 8007974:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007976:	4b29      	ldr	r3, [pc, #164]	; (8007a1c <prvAddNewTaskToReadyList+0xbc>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d109      	bne.n	8007992 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800797e:	4a27      	ldr	r2, [pc, #156]	; (8007a1c <prvAddNewTaskToReadyList+0xbc>)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007984:	4b24      	ldr	r3, [pc, #144]	; (8007a18 <prvAddNewTaskToReadyList+0xb8>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2b01      	cmp	r3, #1
 800798a:	d110      	bne.n	80079ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800798c:	f000 fad2 	bl	8007f34 <prvInitialiseTaskLists>
 8007990:	e00d      	b.n	80079ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007992:	4b23      	ldr	r3, [pc, #140]	; (8007a20 <prvAddNewTaskToReadyList+0xc0>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d109      	bne.n	80079ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800799a:	4b20      	ldr	r3, [pc, #128]	; (8007a1c <prvAddNewTaskToReadyList+0xbc>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d802      	bhi.n	80079ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80079a8:	4a1c      	ldr	r2, [pc, #112]	; (8007a1c <prvAddNewTaskToReadyList+0xbc>)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80079ae:	4b1d      	ldr	r3, [pc, #116]	; (8007a24 <prvAddNewTaskToReadyList+0xc4>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	3301      	adds	r3, #1
 80079b4:	4a1b      	ldr	r2, [pc, #108]	; (8007a24 <prvAddNewTaskToReadyList+0xc4>)
 80079b6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079bc:	2201      	movs	r2, #1
 80079be:	409a      	lsls	r2, r3
 80079c0:	4b19      	ldr	r3, [pc, #100]	; (8007a28 <prvAddNewTaskToReadyList+0xc8>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	4a18      	ldr	r2, [pc, #96]	; (8007a28 <prvAddNewTaskToReadyList+0xc8>)
 80079c8:	6013      	str	r3, [r2, #0]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ce:	4613      	mov	r3, r2
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	4413      	add	r3, r2
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	4a15      	ldr	r2, [pc, #84]	; (8007a2c <prvAddNewTaskToReadyList+0xcc>)
 80079d8:	441a      	add	r2, r3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	3304      	adds	r3, #4
 80079de:	4619      	mov	r1, r3
 80079e0:	4610      	mov	r0, r2
 80079e2:	f7ff fe02 	bl	80075ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80079e6:	f000 fcf1 	bl	80083cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80079ea:	4b0d      	ldr	r3, [pc, #52]	; (8007a20 <prvAddNewTaskToReadyList+0xc0>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00e      	beq.n	8007a10 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80079f2:	4b0a      	ldr	r3, [pc, #40]	; (8007a1c <prvAddNewTaskToReadyList+0xbc>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d207      	bcs.n	8007a10 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007a00:	4b0b      	ldr	r3, [pc, #44]	; (8007a30 <prvAddNewTaskToReadyList+0xd0>)
 8007a02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a06:	601a      	str	r2, [r3, #0]
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a10:	bf00      	nop
 8007a12:	3708      	adds	r7, #8
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	200008a0 	.word	0x200008a0
 8007a1c:	200007a0 	.word	0x200007a0
 8007a20:	200008ac 	.word	0x200008ac
 8007a24:	200008bc 	.word	0x200008bc
 8007a28:	200008a8 	.word	0x200008a8
 8007a2c:	200007a4 	.word	0x200007a4
 8007a30:	e000ed04 	.word	0xe000ed04

08007a34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d017      	beq.n	8007a76 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007a46:	4b13      	ldr	r3, [pc, #76]	; (8007a94 <vTaskDelay+0x60>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00a      	beq.n	8007a64 <vTaskDelay+0x30>
	__asm volatile
 8007a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a52:	f383 8811 	msr	BASEPRI, r3
 8007a56:	f3bf 8f6f 	isb	sy
 8007a5a:	f3bf 8f4f 	dsb	sy
 8007a5e:	60bb      	str	r3, [r7, #8]
}
 8007a60:	bf00      	nop
 8007a62:	e7fe      	b.n	8007a62 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007a64:	f000 f884 	bl	8007b70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a68:	2100      	movs	r1, #0
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 fb28 	bl	80080c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007a70:	f000 f88c 	bl	8007b8c <xTaskResumeAll>
 8007a74:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d107      	bne.n	8007a8c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007a7c:	4b06      	ldr	r3, [pc, #24]	; (8007a98 <vTaskDelay+0x64>)
 8007a7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a82:	601a      	str	r2, [r3, #0]
 8007a84:	f3bf 8f4f 	dsb	sy
 8007a88:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a8c:	bf00      	nop
 8007a8e:	3710      	adds	r7, #16
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	200008c8 	.word	0x200008c8
 8007a98:	e000ed04 	.word	0xe000ed04

08007a9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b08a      	sub	sp, #40	; 0x28
 8007aa0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007aaa:	463a      	mov	r2, r7
 8007aac:	1d39      	adds	r1, r7, #4
 8007aae:	f107 0308 	add.w	r3, r7, #8
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f7fa f8c0 	bl	8001c38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ab8:	6839      	ldr	r1, [r7, #0]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	68ba      	ldr	r2, [r7, #8]
 8007abe:	9202      	str	r2, [sp, #8]
 8007ac0:	9301      	str	r3, [sp, #4]
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9300      	str	r3, [sp, #0]
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	460a      	mov	r2, r1
 8007aca:	4921      	ldr	r1, [pc, #132]	; (8007b50 <vTaskStartScheduler+0xb4>)
 8007acc:	4821      	ldr	r0, [pc, #132]	; (8007b54 <vTaskStartScheduler+0xb8>)
 8007ace:	f7ff fe10 	bl	80076f2 <xTaskCreateStatic>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	4a20      	ldr	r2, [pc, #128]	; (8007b58 <vTaskStartScheduler+0xbc>)
 8007ad6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007ad8:	4b1f      	ldr	r3, [pc, #124]	; (8007b58 <vTaskStartScheduler+0xbc>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d002      	beq.n	8007ae6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	617b      	str	r3, [r7, #20]
 8007ae4:	e001      	b.n	8007aea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d11b      	bne.n	8007b28 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af4:	f383 8811 	msr	BASEPRI, r3
 8007af8:	f3bf 8f6f 	isb	sy
 8007afc:	f3bf 8f4f 	dsb	sy
 8007b00:	613b      	str	r3, [r7, #16]
}
 8007b02:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007b04:	4b15      	ldr	r3, [pc, #84]	; (8007b5c <vTaskStartScheduler+0xc0>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	334c      	adds	r3, #76	; 0x4c
 8007b0a:	4a15      	ldr	r2, [pc, #84]	; (8007b60 <vTaskStartScheduler+0xc4>)
 8007b0c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b0e:	4b15      	ldr	r3, [pc, #84]	; (8007b64 <vTaskStartScheduler+0xc8>)
 8007b10:	f04f 32ff 	mov.w	r2, #4294967295
 8007b14:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b16:	4b14      	ldr	r3, [pc, #80]	; (8007b68 <vTaskStartScheduler+0xcc>)
 8007b18:	2201      	movs	r2, #1
 8007b1a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007b1c:	4b13      	ldr	r3, [pc, #76]	; (8007b6c <vTaskStartScheduler+0xd0>)
 8007b1e:	2200      	movs	r2, #0
 8007b20:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b22:	f000 fbb1 	bl	8008288 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b26:	e00e      	b.n	8007b46 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b2e:	d10a      	bne.n	8007b46 <vTaskStartScheduler+0xaa>
	__asm volatile
 8007b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b34:	f383 8811 	msr	BASEPRI, r3
 8007b38:	f3bf 8f6f 	isb	sy
 8007b3c:	f3bf 8f4f 	dsb	sy
 8007b40:	60fb      	str	r3, [r7, #12]
}
 8007b42:	bf00      	nop
 8007b44:	e7fe      	b.n	8007b44 <vTaskStartScheduler+0xa8>
}
 8007b46:	bf00      	nop
 8007b48:	3718      	adds	r7, #24
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	0800d9b0 	.word	0x0800d9b0
 8007b54:	08007f05 	.word	0x08007f05
 8007b58:	200008c4 	.word	0x200008c4
 8007b5c:	200007a0 	.word	0x200007a0
 8007b60:	20000010 	.word	0x20000010
 8007b64:	200008c0 	.word	0x200008c0
 8007b68:	200008ac 	.word	0x200008ac
 8007b6c:	200008a4 	.word	0x200008a4

08007b70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b70:	b480      	push	{r7}
 8007b72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007b74:	4b04      	ldr	r3, [pc, #16]	; (8007b88 <vTaskSuspendAll+0x18>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	4a03      	ldr	r2, [pc, #12]	; (8007b88 <vTaskSuspendAll+0x18>)
 8007b7c:	6013      	str	r3, [r2, #0]
}
 8007b7e:	bf00      	nop
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bc80      	pop	{r7}
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop
 8007b88:	200008c8 	.word	0x200008c8

08007b8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b084      	sub	sp, #16
 8007b90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007b92:	2300      	movs	r3, #0
 8007b94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007b96:	2300      	movs	r3, #0
 8007b98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007b9a:	4b41      	ldr	r3, [pc, #260]	; (8007ca0 <xTaskResumeAll+0x114>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d10a      	bne.n	8007bb8 <xTaskResumeAll+0x2c>
	__asm volatile
 8007ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba6:	f383 8811 	msr	BASEPRI, r3
 8007baa:	f3bf 8f6f 	isb	sy
 8007bae:	f3bf 8f4f 	dsb	sy
 8007bb2:	603b      	str	r3, [r7, #0]
}
 8007bb4:	bf00      	nop
 8007bb6:	e7fe      	b.n	8007bb6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007bb8:	f000 fbd8 	bl	800836c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007bbc:	4b38      	ldr	r3, [pc, #224]	; (8007ca0 <xTaskResumeAll+0x114>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	3b01      	subs	r3, #1
 8007bc2:	4a37      	ldr	r2, [pc, #220]	; (8007ca0 <xTaskResumeAll+0x114>)
 8007bc4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bc6:	4b36      	ldr	r3, [pc, #216]	; (8007ca0 <xTaskResumeAll+0x114>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d161      	bne.n	8007c92 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bce:	4b35      	ldr	r3, [pc, #212]	; (8007ca4 <xTaskResumeAll+0x118>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d05d      	beq.n	8007c92 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007bd6:	e02e      	b.n	8007c36 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007bd8:	4b33      	ldr	r3, [pc, #204]	; (8007ca8 <xTaskResumeAll+0x11c>)
 8007bda:	68db      	ldr	r3, [r3, #12]
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	3318      	adds	r3, #24
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7ff fd5b 	bl	80076a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	3304      	adds	r3, #4
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7ff fd56 	bl	80076a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	409a      	lsls	r2, r3
 8007bfc:	4b2b      	ldr	r3, [pc, #172]	; (8007cac <xTaskResumeAll+0x120>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	4a2a      	ldr	r2, [pc, #168]	; (8007cac <xTaskResumeAll+0x120>)
 8007c04:	6013      	str	r3, [r2, #0]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	4413      	add	r3, r2
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4a27      	ldr	r2, [pc, #156]	; (8007cb0 <xTaskResumeAll+0x124>)
 8007c14:	441a      	add	r2, r3
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3304      	adds	r3, #4
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	4610      	mov	r0, r2
 8007c1e:	f7ff fce4 	bl	80075ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c26:	4b23      	ldr	r3, [pc, #140]	; (8007cb4 <xTaskResumeAll+0x128>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d302      	bcc.n	8007c36 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007c30:	4b21      	ldr	r3, [pc, #132]	; (8007cb8 <xTaskResumeAll+0x12c>)
 8007c32:	2201      	movs	r2, #1
 8007c34:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c36:	4b1c      	ldr	r3, [pc, #112]	; (8007ca8 <xTaskResumeAll+0x11c>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d1cc      	bne.n	8007bd8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d001      	beq.n	8007c48 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c44:	f000 fa18 	bl	8008078 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007c48:	4b1c      	ldr	r3, [pc, #112]	; (8007cbc <xTaskResumeAll+0x130>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d010      	beq.n	8007c76 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c54:	f000 f836 	bl	8007cc4 <xTaskIncrementTick>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d002      	beq.n	8007c64 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007c5e:	4b16      	ldr	r3, [pc, #88]	; (8007cb8 <xTaskResumeAll+0x12c>)
 8007c60:	2201      	movs	r2, #1
 8007c62:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	3b01      	subs	r3, #1
 8007c68:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1f1      	bne.n	8007c54 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8007c70:	4b12      	ldr	r3, [pc, #72]	; (8007cbc <xTaskResumeAll+0x130>)
 8007c72:	2200      	movs	r2, #0
 8007c74:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c76:	4b10      	ldr	r3, [pc, #64]	; (8007cb8 <xTaskResumeAll+0x12c>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d009      	beq.n	8007c92 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c82:	4b0f      	ldr	r3, [pc, #60]	; (8007cc0 <xTaskResumeAll+0x134>)
 8007c84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c88:	601a      	str	r2, [r3, #0]
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c92:	f000 fb9b 	bl	80083cc <vPortExitCritical>

	return xAlreadyYielded;
 8007c96:	68bb      	ldr	r3, [r7, #8]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3710      	adds	r7, #16
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}
 8007ca0:	200008c8 	.word	0x200008c8
 8007ca4:	200008a0 	.word	0x200008a0
 8007ca8:	20000860 	.word	0x20000860
 8007cac:	200008a8 	.word	0x200008a8
 8007cb0:	200007a4 	.word	0x200007a4
 8007cb4:	200007a0 	.word	0x200007a0
 8007cb8:	200008b4 	.word	0x200008b4
 8007cbc:	200008b0 	.word	0x200008b0
 8007cc0:	e000ed04 	.word	0xe000ed04

08007cc4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b086      	sub	sp, #24
 8007cc8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cce:	4b51      	ldr	r3, [pc, #324]	; (8007e14 <xTaskIncrementTick+0x150>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f040 808d 	bne.w	8007df2 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007cd8:	4b4f      	ldr	r3, [pc, #316]	; (8007e18 <xTaskIncrementTick+0x154>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	3301      	adds	r3, #1
 8007cde:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007ce0:	4a4d      	ldr	r2, [pc, #308]	; (8007e18 <xTaskIncrementTick+0x154>)
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d120      	bne.n	8007d2e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007cec:	4b4b      	ldr	r3, [pc, #300]	; (8007e1c <xTaskIncrementTick+0x158>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00a      	beq.n	8007d0c <xTaskIncrementTick+0x48>
	__asm volatile
 8007cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfa:	f383 8811 	msr	BASEPRI, r3
 8007cfe:	f3bf 8f6f 	isb	sy
 8007d02:	f3bf 8f4f 	dsb	sy
 8007d06:	603b      	str	r3, [r7, #0]
}
 8007d08:	bf00      	nop
 8007d0a:	e7fe      	b.n	8007d0a <xTaskIncrementTick+0x46>
 8007d0c:	4b43      	ldr	r3, [pc, #268]	; (8007e1c <xTaskIncrementTick+0x158>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	60fb      	str	r3, [r7, #12]
 8007d12:	4b43      	ldr	r3, [pc, #268]	; (8007e20 <xTaskIncrementTick+0x15c>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a41      	ldr	r2, [pc, #260]	; (8007e1c <xTaskIncrementTick+0x158>)
 8007d18:	6013      	str	r3, [r2, #0]
 8007d1a:	4a41      	ldr	r2, [pc, #260]	; (8007e20 <xTaskIncrementTick+0x15c>)
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6013      	str	r3, [r2, #0]
 8007d20:	4b40      	ldr	r3, [pc, #256]	; (8007e24 <xTaskIncrementTick+0x160>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	3301      	adds	r3, #1
 8007d26:	4a3f      	ldr	r2, [pc, #252]	; (8007e24 <xTaskIncrementTick+0x160>)
 8007d28:	6013      	str	r3, [r2, #0]
 8007d2a:	f000 f9a5 	bl	8008078 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d2e:	4b3e      	ldr	r3, [pc, #248]	; (8007e28 <xTaskIncrementTick+0x164>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d34d      	bcc.n	8007dd4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d38:	4b38      	ldr	r3, [pc, #224]	; (8007e1c <xTaskIncrementTick+0x158>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d101      	bne.n	8007d46 <xTaskIncrementTick+0x82>
 8007d42:	2301      	movs	r3, #1
 8007d44:	e000      	b.n	8007d48 <xTaskIncrementTick+0x84>
 8007d46:	2300      	movs	r3, #0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d004      	beq.n	8007d56 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d4c:	4b36      	ldr	r3, [pc, #216]	; (8007e28 <xTaskIncrementTick+0x164>)
 8007d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d52:	601a      	str	r2, [r3, #0]
					break;
 8007d54:	e03e      	b.n	8007dd4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007d56:	4b31      	ldr	r3, [pc, #196]	; (8007e1c <xTaskIncrementTick+0x158>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	68db      	ldr	r3, [r3, #12]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007d66:	693a      	ldr	r2, [r7, #16]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d203      	bcs.n	8007d76 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007d6e:	4a2e      	ldr	r2, [pc, #184]	; (8007e28 <xTaskIncrementTick+0x164>)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6013      	str	r3, [r2, #0]
						break;
 8007d74:	e02e      	b.n	8007dd4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	3304      	adds	r3, #4
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f7ff fc90 	bl	80076a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d004      	beq.n	8007d92 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	3318      	adds	r3, #24
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7ff fc87 	bl	80076a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d96:	2201      	movs	r2, #1
 8007d98:	409a      	lsls	r2, r3
 8007d9a:	4b24      	ldr	r3, [pc, #144]	; (8007e2c <xTaskIncrementTick+0x168>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	4a22      	ldr	r2, [pc, #136]	; (8007e2c <xTaskIncrementTick+0x168>)
 8007da2:	6013      	str	r3, [r2, #0]
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da8:	4613      	mov	r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	4413      	add	r3, r2
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	4a1f      	ldr	r2, [pc, #124]	; (8007e30 <xTaskIncrementTick+0x16c>)
 8007db2:	441a      	add	r2, r3
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	3304      	adds	r3, #4
 8007db8:	4619      	mov	r1, r3
 8007dba:	4610      	mov	r0, r2
 8007dbc:	f7ff fc15 	bl	80075ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dc4:	4b1b      	ldr	r3, [pc, #108]	; (8007e34 <xTaskIncrementTick+0x170>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d3b4      	bcc.n	8007d38 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007dd2:	e7b1      	b.n	8007d38 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007dd4:	4b17      	ldr	r3, [pc, #92]	; (8007e34 <xTaskIncrementTick+0x170>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dda:	4915      	ldr	r1, [pc, #84]	; (8007e30 <xTaskIncrementTick+0x16c>)
 8007ddc:	4613      	mov	r3, r2
 8007dde:	009b      	lsls	r3, r3, #2
 8007de0:	4413      	add	r3, r2
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	440b      	add	r3, r1
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d907      	bls.n	8007dfc <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8007dec:	2301      	movs	r3, #1
 8007dee:	617b      	str	r3, [r7, #20]
 8007df0:	e004      	b.n	8007dfc <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007df2:	4b11      	ldr	r3, [pc, #68]	; (8007e38 <xTaskIncrementTick+0x174>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	3301      	adds	r3, #1
 8007df8:	4a0f      	ldr	r2, [pc, #60]	; (8007e38 <xTaskIncrementTick+0x174>)
 8007dfa:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007dfc:	4b0f      	ldr	r3, [pc, #60]	; (8007e3c <xTaskIncrementTick+0x178>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d001      	beq.n	8007e08 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8007e04:	2301      	movs	r3, #1
 8007e06:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007e08:	697b      	ldr	r3, [r7, #20]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3718      	adds	r7, #24
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	200008c8 	.word	0x200008c8
 8007e18:	200008a4 	.word	0x200008a4
 8007e1c:	20000858 	.word	0x20000858
 8007e20:	2000085c 	.word	0x2000085c
 8007e24:	200008b8 	.word	0x200008b8
 8007e28:	200008c0 	.word	0x200008c0
 8007e2c:	200008a8 	.word	0x200008a8
 8007e30:	200007a4 	.word	0x200007a4
 8007e34:	200007a0 	.word	0x200007a0
 8007e38:	200008b0 	.word	0x200008b0
 8007e3c:	200008b4 	.word	0x200008b4

08007e40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e40:	b480      	push	{r7}
 8007e42:	b087      	sub	sp, #28
 8007e44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e46:	4b29      	ldr	r3, [pc, #164]	; (8007eec <vTaskSwitchContext+0xac>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d003      	beq.n	8007e56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e4e:	4b28      	ldr	r3, [pc, #160]	; (8007ef0 <vTaskSwitchContext+0xb0>)
 8007e50:	2201      	movs	r2, #1
 8007e52:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e54:	e044      	b.n	8007ee0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8007e56:	4b26      	ldr	r3, [pc, #152]	; (8007ef0 <vTaskSwitchContext+0xb0>)
 8007e58:	2200      	movs	r2, #0
 8007e5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007e5c:	4b25      	ldr	r3, [pc, #148]	; (8007ef4 <vTaskSwitchContext+0xb4>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	fab3 f383 	clz	r3, r3
 8007e68:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007e6a:	7afb      	ldrb	r3, [r7, #11]
 8007e6c:	f1c3 031f 	rsb	r3, r3, #31
 8007e70:	617b      	str	r3, [r7, #20]
 8007e72:	4921      	ldr	r1, [pc, #132]	; (8007ef8 <vTaskSwitchContext+0xb8>)
 8007e74:	697a      	ldr	r2, [r7, #20]
 8007e76:	4613      	mov	r3, r2
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	4413      	add	r3, r2
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	440b      	add	r3, r1
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d10a      	bne.n	8007e9c <vTaskSwitchContext+0x5c>
	__asm volatile
 8007e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e8a:	f383 8811 	msr	BASEPRI, r3
 8007e8e:	f3bf 8f6f 	isb	sy
 8007e92:	f3bf 8f4f 	dsb	sy
 8007e96:	607b      	str	r3, [r7, #4]
}
 8007e98:	bf00      	nop
 8007e9a:	e7fe      	b.n	8007e9a <vTaskSwitchContext+0x5a>
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	4413      	add	r3, r2
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	4a14      	ldr	r2, [pc, #80]	; (8007ef8 <vTaskSwitchContext+0xb8>)
 8007ea8:	4413      	add	r3, r2
 8007eaa:	613b      	str	r3, [r7, #16]
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	685a      	ldr	r2, [r3, #4]
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	605a      	str	r2, [r3, #4]
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	685a      	ldr	r2, [r3, #4]
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	3308      	adds	r3, #8
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d104      	bne.n	8007ecc <vTaskSwitchContext+0x8c>
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	685a      	ldr	r2, [r3, #4]
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	605a      	str	r2, [r3, #4]
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	68db      	ldr	r3, [r3, #12]
 8007ed2:	4a0a      	ldr	r2, [pc, #40]	; (8007efc <vTaskSwitchContext+0xbc>)
 8007ed4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007ed6:	4b09      	ldr	r3, [pc, #36]	; (8007efc <vTaskSwitchContext+0xbc>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	334c      	adds	r3, #76	; 0x4c
 8007edc:	4a08      	ldr	r2, [pc, #32]	; (8007f00 <vTaskSwitchContext+0xc0>)
 8007ede:	6013      	str	r3, [r2, #0]
}
 8007ee0:	bf00      	nop
 8007ee2:	371c      	adds	r7, #28
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bc80      	pop	{r7}
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop
 8007eec:	200008c8 	.word	0x200008c8
 8007ef0:	200008b4 	.word	0x200008b4
 8007ef4:	200008a8 	.word	0x200008a8
 8007ef8:	200007a4 	.word	0x200007a4
 8007efc:	200007a0 	.word	0x200007a0
 8007f00:	20000010 	.word	0x20000010

08007f04 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b082      	sub	sp, #8
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007f0c:	f000 f852 	bl	8007fb4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007f10:	4b06      	ldr	r3, [pc, #24]	; (8007f2c <prvIdleTask+0x28>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d9f9      	bls.n	8007f0c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007f18:	4b05      	ldr	r3, [pc, #20]	; (8007f30 <prvIdleTask+0x2c>)
 8007f1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007f28:	e7f0      	b.n	8007f0c <prvIdleTask+0x8>
 8007f2a:	bf00      	nop
 8007f2c:	200007a4 	.word	0x200007a4
 8007f30:	e000ed04 	.word	0xe000ed04

08007f34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b082      	sub	sp, #8
 8007f38:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	607b      	str	r3, [r7, #4]
 8007f3e:	e00c      	b.n	8007f5a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	4613      	mov	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	4413      	add	r3, r2
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	4a12      	ldr	r2, [pc, #72]	; (8007f94 <prvInitialiseTaskLists+0x60>)
 8007f4c:	4413      	add	r3, r2
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7ff fb20 	bl	8007594 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	3301      	adds	r3, #1
 8007f58:	607b      	str	r3, [r7, #4]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2b06      	cmp	r3, #6
 8007f5e:	d9ef      	bls.n	8007f40 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007f60:	480d      	ldr	r0, [pc, #52]	; (8007f98 <prvInitialiseTaskLists+0x64>)
 8007f62:	f7ff fb17 	bl	8007594 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007f66:	480d      	ldr	r0, [pc, #52]	; (8007f9c <prvInitialiseTaskLists+0x68>)
 8007f68:	f7ff fb14 	bl	8007594 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007f6c:	480c      	ldr	r0, [pc, #48]	; (8007fa0 <prvInitialiseTaskLists+0x6c>)
 8007f6e:	f7ff fb11 	bl	8007594 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007f72:	480c      	ldr	r0, [pc, #48]	; (8007fa4 <prvInitialiseTaskLists+0x70>)
 8007f74:	f7ff fb0e 	bl	8007594 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007f78:	480b      	ldr	r0, [pc, #44]	; (8007fa8 <prvInitialiseTaskLists+0x74>)
 8007f7a:	f7ff fb0b 	bl	8007594 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007f7e:	4b0b      	ldr	r3, [pc, #44]	; (8007fac <prvInitialiseTaskLists+0x78>)
 8007f80:	4a05      	ldr	r2, [pc, #20]	; (8007f98 <prvInitialiseTaskLists+0x64>)
 8007f82:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007f84:	4b0a      	ldr	r3, [pc, #40]	; (8007fb0 <prvInitialiseTaskLists+0x7c>)
 8007f86:	4a05      	ldr	r2, [pc, #20]	; (8007f9c <prvInitialiseTaskLists+0x68>)
 8007f88:	601a      	str	r2, [r3, #0]
}
 8007f8a:	bf00      	nop
 8007f8c:	3708      	adds	r7, #8
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop
 8007f94:	200007a4 	.word	0x200007a4
 8007f98:	20000830 	.word	0x20000830
 8007f9c:	20000844 	.word	0x20000844
 8007fa0:	20000860 	.word	0x20000860
 8007fa4:	20000874 	.word	0x20000874
 8007fa8:	2000088c 	.word	0x2000088c
 8007fac:	20000858 	.word	0x20000858
 8007fb0:	2000085c 	.word	0x2000085c

08007fb4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b082      	sub	sp, #8
 8007fb8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007fba:	e019      	b.n	8007ff0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007fbc:	f000 f9d6 	bl	800836c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007fc0:	4b10      	ldr	r3, [pc, #64]	; (8008004 <prvCheckTasksWaitingTermination+0x50>)
 8007fc2:	68db      	ldr	r3, [r3, #12]
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	3304      	adds	r3, #4
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f7ff fb67 	bl	80076a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007fd2:	4b0d      	ldr	r3, [pc, #52]	; (8008008 <prvCheckTasksWaitingTermination+0x54>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	3b01      	subs	r3, #1
 8007fd8:	4a0b      	ldr	r2, [pc, #44]	; (8008008 <prvCheckTasksWaitingTermination+0x54>)
 8007fda:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007fdc:	4b0b      	ldr	r3, [pc, #44]	; (800800c <prvCheckTasksWaitingTermination+0x58>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	3b01      	subs	r3, #1
 8007fe2:	4a0a      	ldr	r2, [pc, #40]	; (800800c <prvCheckTasksWaitingTermination+0x58>)
 8007fe4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007fe6:	f000 f9f1 	bl	80083cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 f810 	bl	8008010 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ff0:	4b06      	ldr	r3, [pc, #24]	; (800800c <prvCheckTasksWaitingTermination+0x58>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d1e1      	bne.n	8007fbc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ff8:	bf00      	nop
 8007ffa:	bf00      	nop
 8007ffc:	3708      	adds	r7, #8
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}
 8008002:	bf00      	nop
 8008004:	20000874 	.word	0x20000874
 8008008:	200008a0 	.word	0x200008a0
 800800c:	20000888 	.word	0x20000888

08008010 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008010:	b580      	push	{r7, lr}
 8008012:	b084      	sub	sp, #16
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	334c      	adds	r3, #76	; 0x4c
 800801c:	4618      	mov	r0, r3
 800801e:	f001 f923 	bl	8009268 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008028:	2b00      	cmp	r3, #0
 800802a:	d108      	bne.n	800803e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008030:	4618      	mov	r0, r3
 8008032:	f000 fa6f 	bl	8008514 <vPortFree>
				vPortFree( pxTCB );
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f000 fa6c 	bl	8008514 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800803c:	e018      	b.n	8008070 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008044:	2b01      	cmp	r3, #1
 8008046:	d103      	bne.n	8008050 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fa63 	bl	8008514 <vPortFree>
	}
 800804e:	e00f      	b.n	8008070 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008056:	2b02      	cmp	r3, #2
 8008058:	d00a      	beq.n	8008070 <prvDeleteTCB+0x60>
	__asm volatile
 800805a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800805e:	f383 8811 	msr	BASEPRI, r3
 8008062:	f3bf 8f6f 	isb	sy
 8008066:	f3bf 8f4f 	dsb	sy
 800806a:	60fb      	str	r3, [r7, #12]
}
 800806c:	bf00      	nop
 800806e:	e7fe      	b.n	800806e <prvDeleteTCB+0x5e>
	}
 8008070:	bf00      	nop
 8008072:	3710      	adds	r7, #16
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800807e:	4b0e      	ldr	r3, [pc, #56]	; (80080b8 <prvResetNextTaskUnblockTime+0x40>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d101      	bne.n	800808c <prvResetNextTaskUnblockTime+0x14>
 8008088:	2301      	movs	r3, #1
 800808a:	e000      	b.n	800808e <prvResetNextTaskUnblockTime+0x16>
 800808c:	2300      	movs	r3, #0
 800808e:	2b00      	cmp	r3, #0
 8008090:	d004      	beq.n	800809c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008092:	4b0a      	ldr	r3, [pc, #40]	; (80080bc <prvResetNextTaskUnblockTime+0x44>)
 8008094:	f04f 32ff 	mov.w	r2, #4294967295
 8008098:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800809a:	e008      	b.n	80080ae <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800809c:	4b06      	ldr	r3, [pc, #24]	; (80080b8 <prvResetNextTaskUnblockTime+0x40>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	68db      	ldr	r3, [r3, #12]
 80080a4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	4a04      	ldr	r2, [pc, #16]	; (80080bc <prvResetNextTaskUnblockTime+0x44>)
 80080ac:	6013      	str	r3, [r2, #0]
}
 80080ae:	bf00      	nop
 80080b0:	370c      	adds	r7, #12
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bc80      	pop	{r7}
 80080b6:	4770      	bx	lr
 80080b8:	20000858 	.word	0x20000858
 80080bc:	200008c0 	.word	0x200008c0

080080c0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b084      	sub	sp, #16
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80080ca:	4b29      	ldr	r3, [pc, #164]	; (8008170 <prvAddCurrentTaskToDelayedList+0xb0>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080d0:	4b28      	ldr	r3, [pc, #160]	; (8008174 <prvAddCurrentTaskToDelayedList+0xb4>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	3304      	adds	r3, #4
 80080d6:	4618      	mov	r0, r3
 80080d8:	f7ff fae2 	bl	80076a0 <uxListRemove>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d10b      	bne.n	80080fa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80080e2:	4b24      	ldr	r3, [pc, #144]	; (8008174 <prvAddCurrentTaskToDelayedList+0xb4>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080e8:	2201      	movs	r2, #1
 80080ea:	fa02 f303 	lsl.w	r3, r2, r3
 80080ee:	43da      	mvns	r2, r3
 80080f0:	4b21      	ldr	r3, [pc, #132]	; (8008178 <prvAddCurrentTaskToDelayedList+0xb8>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4013      	ands	r3, r2
 80080f6:	4a20      	ldr	r2, [pc, #128]	; (8008178 <prvAddCurrentTaskToDelayedList+0xb8>)
 80080f8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008100:	d10a      	bne.n	8008118 <prvAddCurrentTaskToDelayedList+0x58>
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d007      	beq.n	8008118 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008108:	4b1a      	ldr	r3, [pc, #104]	; (8008174 <prvAddCurrentTaskToDelayedList+0xb4>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	3304      	adds	r3, #4
 800810e:	4619      	mov	r1, r3
 8008110:	481a      	ldr	r0, [pc, #104]	; (800817c <prvAddCurrentTaskToDelayedList+0xbc>)
 8008112:	f7ff fa6a 	bl	80075ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008116:	e026      	b.n	8008166 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008118:	68fa      	ldr	r2, [r7, #12]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4413      	add	r3, r2
 800811e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008120:	4b14      	ldr	r3, [pc, #80]	; (8008174 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008128:	68ba      	ldr	r2, [r7, #8]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	429a      	cmp	r2, r3
 800812e:	d209      	bcs.n	8008144 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008130:	4b13      	ldr	r3, [pc, #76]	; (8008180 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	4b0f      	ldr	r3, [pc, #60]	; (8008174 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3304      	adds	r3, #4
 800813a:	4619      	mov	r1, r3
 800813c:	4610      	mov	r0, r2
 800813e:	f7ff fa77 	bl	8007630 <vListInsert>
}
 8008142:	e010      	b.n	8008166 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008144:	4b0f      	ldr	r3, [pc, #60]	; (8008184 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	4b0a      	ldr	r3, [pc, #40]	; (8008174 <prvAddCurrentTaskToDelayedList+0xb4>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	3304      	adds	r3, #4
 800814e:	4619      	mov	r1, r3
 8008150:	4610      	mov	r0, r2
 8008152:	f7ff fa6d 	bl	8007630 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008156:	4b0c      	ldr	r3, [pc, #48]	; (8008188 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	68ba      	ldr	r2, [r7, #8]
 800815c:	429a      	cmp	r2, r3
 800815e:	d202      	bcs.n	8008166 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008160:	4a09      	ldr	r2, [pc, #36]	; (8008188 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	6013      	str	r3, [r2, #0]
}
 8008166:	bf00      	nop
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
 800816e:	bf00      	nop
 8008170:	200008a4 	.word	0x200008a4
 8008174:	200007a0 	.word	0x200007a0
 8008178:	200008a8 	.word	0x200008a8
 800817c:	2000088c 	.word	0x2000088c
 8008180:	2000085c 	.word	0x2000085c
 8008184:	20000858 	.word	0x20000858
 8008188:	200008c0 	.word	0x200008c0

0800818c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800818c:	b480      	push	{r7}
 800818e:	b085      	sub	sp, #20
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	3b04      	subs	r3, #4
 800819c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80081a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	3b04      	subs	r3, #4
 80081aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	f023 0201 	bic.w	r2, r3, #1
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	3b04      	subs	r3, #4
 80081ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081bc:	4a08      	ldr	r2, [pc, #32]	; (80081e0 <pxPortInitialiseStack+0x54>)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	3b14      	subs	r3, #20
 80081c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	3b20      	subs	r3, #32
 80081d2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80081d4:	68fb      	ldr	r3, [r7, #12]
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3714      	adds	r7, #20
 80081da:	46bd      	mov	sp, r7
 80081dc:	bc80      	pop	{r7}
 80081de:	4770      	bx	lr
 80081e0:	080081e5 	.word	0x080081e5

080081e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80081ea:	2300      	movs	r3, #0
 80081ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80081ee:	4b12      	ldr	r3, [pc, #72]	; (8008238 <prvTaskExitError+0x54>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081f6:	d00a      	beq.n	800820e <prvTaskExitError+0x2a>
	__asm volatile
 80081f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fc:	f383 8811 	msr	BASEPRI, r3
 8008200:	f3bf 8f6f 	isb	sy
 8008204:	f3bf 8f4f 	dsb	sy
 8008208:	60fb      	str	r3, [r7, #12]
}
 800820a:	bf00      	nop
 800820c:	e7fe      	b.n	800820c <prvTaskExitError+0x28>
	__asm volatile
 800820e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008212:	f383 8811 	msr	BASEPRI, r3
 8008216:	f3bf 8f6f 	isb	sy
 800821a:	f3bf 8f4f 	dsb	sy
 800821e:	60bb      	str	r3, [r7, #8]
}
 8008220:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008222:	bf00      	nop
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d0fc      	beq.n	8008224 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800822a:	bf00      	nop
 800822c:	bf00      	nop
 800822e:	3714      	adds	r7, #20
 8008230:	46bd      	mov	sp, r7
 8008232:	bc80      	pop	{r7}
 8008234:	4770      	bx	lr
 8008236:	bf00      	nop
 8008238:	2000000c 	.word	0x2000000c
 800823c:	00000000 	.word	0x00000000

08008240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008240:	4b07      	ldr	r3, [pc, #28]	; (8008260 <pxCurrentTCBConst2>)
 8008242:	6819      	ldr	r1, [r3, #0]
 8008244:	6808      	ldr	r0, [r1, #0]
 8008246:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800824a:	f380 8809 	msr	PSP, r0
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f04f 0000 	mov.w	r0, #0
 8008256:	f380 8811 	msr	BASEPRI, r0
 800825a:	f04e 0e0d 	orr.w	lr, lr, #13
 800825e:	4770      	bx	lr

08008260 <pxCurrentTCBConst2>:
 8008260:	200007a0 	.word	0x200007a0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008264:	bf00      	nop
 8008266:	bf00      	nop

08008268 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008268:	4806      	ldr	r0, [pc, #24]	; (8008284 <prvPortStartFirstTask+0x1c>)
 800826a:	6800      	ldr	r0, [r0, #0]
 800826c:	6800      	ldr	r0, [r0, #0]
 800826e:	f380 8808 	msr	MSP, r0
 8008272:	b662      	cpsie	i
 8008274:	b661      	cpsie	f
 8008276:	f3bf 8f4f 	dsb	sy
 800827a:	f3bf 8f6f 	isb	sy
 800827e:	df00      	svc	0
 8008280:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008282:	bf00      	nop
 8008284:	e000ed08 	.word	0xe000ed08

08008288 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800828e:	4b32      	ldr	r3, [pc, #200]	; (8008358 <xPortStartScheduler+0xd0>)
 8008290:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	781b      	ldrb	r3, [r3, #0]
 8008296:	b2db      	uxtb	r3, r3
 8008298:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	22ff      	movs	r2, #255	; 0xff
 800829e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80082a8:	78fb      	ldrb	r3, [r7, #3]
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80082b0:	b2da      	uxtb	r2, r3
 80082b2:	4b2a      	ldr	r3, [pc, #168]	; (800835c <xPortStartScheduler+0xd4>)
 80082b4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80082b6:	4b2a      	ldr	r3, [pc, #168]	; (8008360 <xPortStartScheduler+0xd8>)
 80082b8:	2207      	movs	r2, #7
 80082ba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80082bc:	e009      	b.n	80082d2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80082be:	4b28      	ldr	r3, [pc, #160]	; (8008360 <xPortStartScheduler+0xd8>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	3b01      	subs	r3, #1
 80082c4:	4a26      	ldr	r2, [pc, #152]	; (8008360 <xPortStartScheduler+0xd8>)
 80082c6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80082c8:	78fb      	ldrb	r3, [r7, #3]
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	005b      	lsls	r3, r3, #1
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80082d2:	78fb      	ldrb	r3, [r7, #3]
 80082d4:	b2db      	uxtb	r3, r3
 80082d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082da:	2b80      	cmp	r3, #128	; 0x80
 80082dc:	d0ef      	beq.n	80082be <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80082de:	4b20      	ldr	r3, [pc, #128]	; (8008360 <xPortStartScheduler+0xd8>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f1c3 0307 	rsb	r3, r3, #7
 80082e6:	2b04      	cmp	r3, #4
 80082e8:	d00a      	beq.n	8008300 <xPortStartScheduler+0x78>
	__asm volatile
 80082ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ee:	f383 8811 	msr	BASEPRI, r3
 80082f2:	f3bf 8f6f 	isb	sy
 80082f6:	f3bf 8f4f 	dsb	sy
 80082fa:	60bb      	str	r3, [r7, #8]
}
 80082fc:	bf00      	nop
 80082fe:	e7fe      	b.n	80082fe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008300:	4b17      	ldr	r3, [pc, #92]	; (8008360 <xPortStartScheduler+0xd8>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	021b      	lsls	r3, r3, #8
 8008306:	4a16      	ldr	r2, [pc, #88]	; (8008360 <xPortStartScheduler+0xd8>)
 8008308:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800830a:	4b15      	ldr	r3, [pc, #84]	; (8008360 <xPortStartScheduler+0xd8>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008312:	4a13      	ldr	r2, [pc, #76]	; (8008360 <xPortStartScheduler+0xd8>)
 8008314:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	b2da      	uxtb	r2, r3
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800831e:	4b11      	ldr	r3, [pc, #68]	; (8008364 <xPortStartScheduler+0xdc>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a10      	ldr	r2, [pc, #64]	; (8008364 <xPortStartScheduler+0xdc>)
 8008324:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008328:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800832a:	4b0e      	ldr	r3, [pc, #56]	; (8008364 <xPortStartScheduler+0xdc>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a0d      	ldr	r2, [pc, #52]	; (8008364 <xPortStartScheduler+0xdc>)
 8008330:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008334:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008336:	f000 f8b9 	bl	80084ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800833a:	4b0b      	ldr	r3, [pc, #44]	; (8008368 <xPortStartScheduler+0xe0>)
 800833c:	2200      	movs	r2, #0
 800833e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008340:	f7ff ff92 	bl	8008268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008344:	f7ff fd7c 	bl	8007e40 <vTaskSwitchContext>
	prvTaskExitError();
 8008348:	f7ff ff4c 	bl	80081e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800834c:	2300      	movs	r3, #0
}
 800834e:	4618      	mov	r0, r3
 8008350:	3710      	adds	r7, #16
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
 8008356:	bf00      	nop
 8008358:	e000e400 	.word	0xe000e400
 800835c:	200008cc 	.word	0x200008cc
 8008360:	200008d0 	.word	0x200008d0
 8008364:	e000ed20 	.word	0xe000ed20
 8008368:	2000000c 	.word	0x2000000c

0800836c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
	__asm volatile
 8008372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008376:	f383 8811 	msr	BASEPRI, r3
 800837a:	f3bf 8f6f 	isb	sy
 800837e:	f3bf 8f4f 	dsb	sy
 8008382:	607b      	str	r3, [r7, #4]
}
 8008384:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008386:	4b0f      	ldr	r3, [pc, #60]	; (80083c4 <vPortEnterCritical+0x58>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	3301      	adds	r3, #1
 800838c:	4a0d      	ldr	r2, [pc, #52]	; (80083c4 <vPortEnterCritical+0x58>)
 800838e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008390:	4b0c      	ldr	r3, [pc, #48]	; (80083c4 <vPortEnterCritical+0x58>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2b01      	cmp	r3, #1
 8008396:	d10f      	bne.n	80083b8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008398:	4b0b      	ldr	r3, [pc, #44]	; (80083c8 <vPortEnterCritical+0x5c>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	b2db      	uxtb	r3, r3
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00a      	beq.n	80083b8 <vPortEnterCritical+0x4c>
	__asm volatile
 80083a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a6:	f383 8811 	msr	BASEPRI, r3
 80083aa:	f3bf 8f6f 	isb	sy
 80083ae:	f3bf 8f4f 	dsb	sy
 80083b2:	603b      	str	r3, [r7, #0]
}
 80083b4:	bf00      	nop
 80083b6:	e7fe      	b.n	80083b6 <vPortEnterCritical+0x4a>
	}
}
 80083b8:	bf00      	nop
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	bc80      	pop	{r7}
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	2000000c 	.word	0x2000000c
 80083c8:	e000ed04 	.word	0xe000ed04

080083cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80083d2:	4b11      	ldr	r3, [pc, #68]	; (8008418 <vPortExitCritical+0x4c>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d10a      	bne.n	80083f0 <vPortExitCritical+0x24>
	__asm volatile
 80083da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083de:	f383 8811 	msr	BASEPRI, r3
 80083e2:	f3bf 8f6f 	isb	sy
 80083e6:	f3bf 8f4f 	dsb	sy
 80083ea:	607b      	str	r3, [r7, #4]
}
 80083ec:	bf00      	nop
 80083ee:	e7fe      	b.n	80083ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80083f0:	4b09      	ldr	r3, [pc, #36]	; (8008418 <vPortExitCritical+0x4c>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	3b01      	subs	r3, #1
 80083f6:	4a08      	ldr	r2, [pc, #32]	; (8008418 <vPortExitCritical+0x4c>)
 80083f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80083fa:	4b07      	ldr	r3, [pc, #28]	; (8008418 <vPortExitCritical+0x4c>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d105      	bne.n	800840e <vPortExitCritical+0x42>
 8008402:	2300      	movs	r3, #0
 8008404:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800840c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800840e:	bf00      	nop
 8008410:	370c      	adds	r7, #12
 8008412:	46bd      	mov	sp, r7
 8008414:	bc80      	pop	{r7}
 8008416:	4770      	bx	lr
 8008418:	2000000c 	.word	0x2000000c
 800841c:	00000000 	.word	0x00000000

08008420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008420:	f3ef 8009 	mrs	r0, PSP
 8008424:	f3bf 8f6f 	isb	sy
 8008428:	4b0d      	ldr	r3, [pc, #52]	; (8008460 <pxCurrentTCBConst>)
 800842a:	681a      	ldr	r2, [r3, #0]
 800842c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008430:	6010      	str	r0, [r2, #0]
 8008432:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008436:	f04f 0050 	mov.w	r0, #80	; 0x50
 800843a:	f380 8811 	msr	BASEPRI, r0
 800843e:	f7ff fcff 	bl	8007e40 <vTaskSwitchContext>
 8008442:	f04f 0000 	mov.w	r0, #0
 8008446:	f380 8811 	msr	BASEPRI, r0
 800844a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800844e:	6819      	ldr	r1, [r3, #0]
 8008450:	6808      	ldr	r0, [r1, #0]
 8008452:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008456:	f380 8809 	msr	PSP, r0
 800845a:	f3bf 8f6f 	isb	sy
 800845e:	4770      	bx	lr

08008460 <pxCurrentTCBConst>:
 8008460:	200007a0 	.word	0x200007a0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008464:	bf00      	nop
 8008466:	bf00      	nop

08008468 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
	__asm volatile
 800846e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008472:	f383 8811 	msr	BASEPRI, r3
 8008476:	f3bf 8f6f 	isb	sy
 800847a:	f3bf 8f4f 	dsb	sy
 800847e:	607b      	str	r3, [r7, #4]
}
 8008480:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008482:	f7ff fc1f 	bl	8007cc4 <xTaskIncrementTick>
 8008486:	4603      	mov	r3, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d003      	beq.n	8008494 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800848c:	4b06      	ldr	r3, [pc, #24]	; (80084a8 <SysTick_Handler+0x40>)
 800848e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008492:	601a      	str	r2, [r3, #0]
 8008494:	2300      	movs	r3, #0
 8008496:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	f383 8811 	msr	BASEPRI, r3
}
 800849e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80084a0:	bf00      	nop
 80084a2:	3708      	adds	r7, #8
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}
 80084a8:	e000ed04 	.word	0xe000ed04

080084ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80084ac:	b480      	push	{r7}
 80084ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80084b0:	4b0a      	ldr	r3, [pc, #40]	; (80084dc <vPortSetupTimerInterrupt+0x30>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80084b6:	4b0a      	ldr	r3, [pc, #40]	; (80084e0 <vPortSetupTimerInterrupt+0x34>)
 80084b8:	2200      	movs	r2, #0
 80084ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80084bc:	4b09      	ldr	r3, [pc, #36]	; (80084e4 <vPortSetupTimerInterrupt+0x38>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a09      	ldr	r2, [pc, #36]	; (80084e8 <vPortSetupTimerInterrupt+0x3c>)
 80084c2:	fba2 2303 	umull	r2, r3, r2, r3
 80084c6:	099b      	lsrs	r3, r3, #6
 80084c8:	4a08      	ldr	r2, [pc, #32]	; (80084ec <vPortSetupTimerInterrupt+0x40>)
 80084ca:	3b01      	subs	r3, #1
 80084cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80084ce:	4b03      	ldr	r3, [pc, #12]	; (80084dc <vPortSetupTimerInterrupt+0x30>)
 80084d0:	2207      	movs	r2, #7
 80084d2:	601a      	str	r2, [r3, #0]
}
 80084d4:	bf00      	nop
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bc80      	pop	{r7}
 80084da:	4770      	bx	lr
 80084dc:	e000e010 	.word	0xe000e010
 80084e0:	e000e018 	.word	0xe000e018
 80084e4:	20000000 	.word	0x20000000
 80084e8:	10624dd3 	.word	0x10624dd3
 80084ec:	e000e014 	.word	0xe000e014

080084f0 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
void *pvReturn;

	vTaskSuspendAll();
 80084f8:	f7ff fb3a 	bl	8007b70 <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 f943 	bl	8008788 <malloc>
 8008502:	4603      	mov	r3, r0
 8008504:	60fb      	str	r3, [r7, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008506:	f7ff fb41 	bl	8007b8c <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 800850a:	68fb      	ldr	r3, [r7, #12]
}
 800850c:	4618      	mov	r0, r3
 800850e:	3710      	adds	r7, #16
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b082      	sub	sp, #8
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
	if( pv )
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d006      	beq.n	8008530 <vPortFree+0x1c>
	{
		vTaskSuspendAll();
 8008522:	f7ff fb25 	bl	8007b70 <vTaskSuspendAll>
		{
			free( pv );
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f936 	bl	8008798 <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 800852c:	f7ff fb2e 	bl	8007b8c <xTaskResumeAll>
	}
}
 8008530:	bf00      	nop
 8008532:	3708      	adds	r7, #8
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <atof>:
 8008538:	2100      	movs	r1, #0
 800853a:	f001 bd6d 	b.w	800a018 <strtod>
	...

08008540 <__errno>:
 8008540:	4b01      	ldr	r3, [pc, #4]	; (8008548 <__errno+0x8>)
 8008542:	6818      	ldr	r0, [r3, #0]
 8008544:	4770      	bx	lr
 8008546:	bf00      	nop
 8008548:	20000010 	.word	0x20000010

0800854c <std>:
 800854c:	2300      	movs	r3, #0
 800854e:	b510      	push	{r4, lr}
 8008550:	4604      	mov	r4, r0
 8008552:	e9c0 3300 	strd	r3, r3, [r0]
 8008556:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800855a:	6083      	str	r3, [r0, #8]
 800855c:	8181      	strh	r1, [r0, #12]
 800855e:	6643      	str	r3, [r0, #100]	; 0x64
 8008560:	81c2      	strh	r2, [r0, #14]
 8008562:	6183      	str	r3, [r0, #24]
 8008564:	4619      	mov	r1, r3
 8008566:	2208      	movs	r2, #8
 8008568:	305c      	adds	r0, #92	; 0x5c
 800856a:	f000 f92b 	bl	80087c4 <memset>
 800856e:	4b05      	ldr	r3, [pc, #20]	; (8008584 <std+0x38>)
 8008570:	6224      	str	r4, [r4, #32]
 8008572:	6263      	str	r3, [r4, #36]	; 0x24
 8008574:	4b04      	ldr	r3, [pc, #16]	; (8008588 <std+0x3c>)
 8008576:	62a3      	str	r3, [r4, #40]	; 0x28
 8008578:	4b04      	ldr	r3, [pc, #16]	; (800858c <std+0x40>)
 800857a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800857c:	4b04      	ldr	r3, [pc, #16]	; (8008590 <std+0x44>)
 800857e:	6323      	str	r3, [r4, #48]	; 0x30
 8008580:	bd10      	pop	{r4, pc}
 8008582:	bf00      	nop
 8008584:	08009381 	.word	0x08009381
 8008588:	080093a3 	.word	0x080093a3
 800858c:	080093db 	.word	0x080093db
 8008590:	080093ff 	.word	0x080093ff

08008594 <_cleanup_r>:
 8008594:	4901      	ldr	r1, [pc, #4]	; (800859c <_cleanup_r+0x8>)
 8008596:	f000 b8af 	b.w	80086f8 <_fwalk_reent>
 800859a:	bf00      	nop
 800859c:	0800ae71 	.word	0x0800ae71

080085a0 <__sfmoreglue>:
 80085a0:	2268      	movs	r2, #104	; 0x68
 80085a2:	b570      	push	{r4, r5, r6, lr}
 80085a4:	1e4d      	subs	r5, r1, #1
 80085a6:	4355      	muls	r5, r2
 80085a8:	460e      	mov	r6, r1
 80085aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80085ae:	f000 f979 	bl	80088a4 <_malloc_r>
 80085b2:	4604      	mov	r4, r0
 80085b4:	b140      	cbz	r0, 80085c8 <__sfmoreglue+0x28>
 80085b6:	2100      	movs	r1, #0
 80085b8:	e9c0 1600 	strd	r1, r6, [r0]
 80085bc:	300c      	adds	r0, #12
 80085be:	60a0      	str	r0, [r4, #8]
 80085c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80085c4:	f000 f8fe 	bl	80087c4 <memset>
 80085c8:	4620      	mov	r0, r4
 80085ca:	bd70      	pop	{r4, r5, r6, pc}

080085cc <__sfp_lock_acquire>:
 80085cc:	4801      	ldr	r0, [pc, #4]	; (80085d4 <__sfp_lock_acquire+0x8>)
 80085ce:	f000 b8d8 	b.w	8008782 <__retarget_lock_acquire_recursive>
 80085d2:	bf00      	nop
 80085d4:	200008d5 	.word	0x200008d5

080085d8 <__sfp_lock_release>:
 80085d8:	4801      	ldr	r0, [pc, #4]	; (80085e0 <__sfp_lock_release+0x8>)
 80085da:	f000 b8d3 	b.w	8008784 <__retarget_lock_release_recursive>
 80085de:	bf00      	nop
 80085e0:	200008d5 	.word	0x200008d5

080085e4 <__sinit_lock_acquire>:
 80085e4:	4801      	ldr	r0, [pc, #4]	; (80085ec <__sinit_lock_acquire+0x8>)
 80085e6:	f000 b8cc 	b.w	8008782 <__retarget_lock_acquire_recursive>
 80085ea:	bf00      	nop
 80085ec:	200008d6 	.word	0x200008d6

080085f0 <__sinit_lock_release>:
 80085f0:	4801      	ldr	r0, [pc, #4]	; (80085f8 <__sinit_lock_release+0x8>)
 80085f2:	f000 b8c7 	b.w	8008784 <__retarget_lock_release_recursive>
 80085f6:	bf00      	nop
 80085f8:	200008d6 	.word	0x200008d6

080085fc <__sinit>:
 80085fc:	b510      	push	{r4, lr}
 80085fe:	4604      	mov	r4, r0
 8008600:	f7ff fff0 	bl	80085e4 <__sinit_lock_acquire>
 8008604:	69a3      	ldr	r3, [r4, #24]
 8008606:	b11b      	cbz	r3, 8008610 <__sinit+0x14>
 8008608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800860c:	f7ff bff0 	b.w	80085f0 <__sinit_lock_release>
 8008610:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008614:	6523      	str	r3, [r4, #80]	; 0x50
 8008616:	4b13      	ldr	r3, [pc, #76]	; (8008664 <__sinit+0x68>)
 8008618:	4a13      	ldr	r2, [pc, #76]	; (8008668 <__sinit+0x6c>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	62a2      	str	r2, [r4, #40]	; 0x28
 800861e:	42a3      	cmp	r3, r4
 8008620:	bf08      	it	eq
 8008622:	2301      	moveq	r3, #1
 8008624:	4620      	mov	r0, r4
 8008626:	bf08      	it	eq
 8008628:	61a3      	streq	r3, [r4, #24]
 800862a:	f000 f81f 	bl	800866c <__sfp>
 800862e:	6060      	str	r0, [r4, #4]
 8008630:	4620      	mov	r0, r4
 8008632:	f000 f81b 	bl	800866c <__sfp>
 8008636:	60a0      	str	r0, [r4, #8]
 8008638:	4620      	mov	r0, r4
 800863a:	f000 f817 	bl	800866c <__sfp>
 800863e:	2200      	movs	r2, #0
 8008640:	2104      	movs	r1, #4
 8008642:	60e0      	str	r0, [r4, #12]
 8008644:	6860      	ldr	r0, [r4, #4]
 8008646:	f7ff ff81 	bl	800854c <std>
 800864a:	2201      	movs	r2, #1
 800864c:	2109      	movs	r1, #9
 800864e:	68a0      	ldr	r0, [r4, #8]
 8008650:	f7ff ff7c 	bl	800854c <std>
 8008654:	2202      	movs	r2, #2
 8008656:	2112      	movs	r1, #18
 8008658:	68e0      	ldr	r0, [r4, #12]
 800865a:	f7ff ff77 	bl	800854c <std>
 800865e:	2301      	movs	r3, #1
 8008660:	61a3      	str	r3, [r4, #24]
 8008662:	e7d1      	b.n	8008608 <__sinit+0xc>
 8008664:	0800da30 	.word	0x0800da30
 8008668:	08008595 	.word	0x08008595

0800866c <__sfp>:
 800866c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800866e:	4607      	mov	r7, r0
 8008670:	f7ff ffac 	bl	80085cc <__sfp_lock_acquire>
 8008674:	4b1e      	ldr	r3, [pc, #120]	; (80086f0 <__sfp+0x84>)
 8008676:	681e      	ldr	r6, [r3, #0]
 8008678:	69b3      	ldr	r3, [r6, #24]
 800867a:	b913      	cbnz	r3, 8008682 <__sfp+0x16>
 800867c:	4630      	mov	r0, r6
 800867e:	f7ff ffbd 	bl	80085fc <__sinit>
 8008682:	3648      	adds	r6, #72	; 0x48
 8008684:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008688:	3b01      	subs	r3, #1
 800868a:	d503      	bpl.n	8008694 <__sfp+0x28>
 800868c:	6833      	ldr	r3, [r6, #0]
 800868e:	b30b      	cbz	r3, 80086d4 <__sfp+0x68>
 8008690:	6836      	ldr	r6, [r6, #0]
 8008692:	e7f7      	b.n	8008684 <__sfp+0x18>
 8008694:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008698:	b9d5      	cbnz	r5, 80086d0 <__sfp+0x64>
 800869a:	4b16      	ldr	r3, [pc, #88]	; (80086f4 <__sfp+0x88>)
 800869c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80086a0:	60e3      	str	r3, [r4, #12]
 80086a2:	6665      	str	r5, [r4, #100]	; 0x64
 80086a4:	f000 f86c 	bl	8008780 <__retarget_lock_init_recursive>
 80086a8:	f7ff ff96 	bl	80085d8 <__sfp_lock_release>
 80086ac:	2208      	movs	r2, #8
 80086ae:	4629      	mov	r1, r5
 80086b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80086b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80086b8:	6025      	str	r5, [r4, #0]
 80086ba:	61a5      	str	r5, [r4, #24]
 80086bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80086c0:	f000 f880 	bl	80087c4 <memset>
 80086c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80086c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80086cc:	4620      	mov	r0, r4
 80086ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086d0:	3468      	adds	r4, #104	; 0x68
 80086d2:	e7d9      	b.n	8008688 <__sfp+0x1c>
 80086d4:	2104      	movs	r1, #4
 80086d6:	4638      	mov	r0, r7
 80086d8:	f7ff ff62 	bl	80085a0 <__sfmoreglue>
 80086dc:	4604      	mov	r4, r0
 80086de:	6030      	str	r0, [r6, #0]
 80086e0:	2800      	cmp	r0, #0
 80086e2:	d1d5      	bne.n	8008690 <__sfp+0x24>
 80086e4:	f7ff ff78 	bl	80085d8 <__sfp_lock_release>
 80086e8:	230c      	movs	r3, #12
 80086ea:	603b      	str	r3, [r7, #0]
 80086ec:	e7ee      	b.n	80086cc <__sfp+0x60>
 80086ee:	bf00      	nop
 80086f0:	0800da30 	.word	0x0800da30
 80086f4:	ffff0001 	.word	0xffff0001

080086f8 <_fwalk_reent>:
 80086f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086fc:	4606      	mov	r6, r0
 80086fe:	4688      	mov	r8, r1
 8008700:	2700      	movs	r7, #0
 8008702:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008706:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800870a:	f1b9 0901 	subs.w	r9, r9, #1
 800870e:	d505      	bpl.n	800871c <_fwalk_reent+0x24>
 8008710:	6824      	ldr	r4, [r4, #0]
 8008712:	2c00      	cmp	r4, #0
 8008714:	d1f7      	bne.n	8008706 <_fwalk_reent+0xe>
 8008716:	4638      	mov	r0, r7
 8008718:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800871c:	89ab      	ldrh	r3, [r5, #12]
 800871e:	2b01      	cmp	r3, #1
 8008720:	d907      	bls.n	8008732 <_fwalk_reent+0x3a>
 8008722:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008726:	3301      	adds	r3, #1
 8008728:	d003      	beq.n	8008732 <_fwalk_reent+0x3a>
 800872a:	4629      	mov	r1, r5
 800872c:	4630      	mov	r0, r6
 800872e:	47c0      	blx	r8
 8008730:	4307      	orrs	r7, r0
 8008732:	3568      	adds	r5, #104	; 0x68
 8008734:	e7e9      	b.n	800870a <_fwalk_reent+0x12>
	...

08008738 <__libc_init_array>:
 8008738:	b570      	push	{r4, r5, r6, lr}
 800873a:	2600      	movs	r6, #0
 800873c:	4d0c      	ldr	r5, [pc, #48]	; (8008770 <__libc_init_array+0x38>)
 800873e:	4c0d      	ldr	r4, [pc, #52]	; (8008774 <__libc_init_array+0x3c>)
 8008740:	1b64      	subs	r4, r4, r5
 8008742:	10a4      	asrs	r4, r4, #2
 8008744:	42a6      	cmp	r6, r4
 8008746:	d109      	bne.n	800875c <__libc_init_array+0x24>
 8008748:	f005 f848 	bl	800d7dc <_init>
 800874c:	2600      	movs	r6, #0
 800874e:	4d0a      	ldr	r5, [pc, #40]	; (8008778 <__libc_init_array+0x40>)
 8008750:	4c0a      	ldr	r4, [pc, #40]	; (800877c <__libc_init_array+0x44>)
 8008752:	1b64      	subs	r4, r4, r5
 8008754:	10a4      	asrs	r4, r4, #2
 8008756:	42a6      	cmp	r6, r4
 8008758:	d105      	bne.n	8008766 <__libc_init_array+0x2e>
 800875a:	bd70      	pop	{r4, r5, r6, pc}
 800875c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008760:	4798      	blx	r3
 8008762:	3601      	adds	r6, #1
 8008764:	e7ee      	b.n	8008744 <__libc_init_array+0xc>
 8008766:	f855 3b04 	ldr.w	r3, [r5], #4
 800876a:	4798      	blx	r3
 800876c:	3601      	adds	r6, #1
 800876e:	e7f2      	b.n	8008756 <__libc_init_array+0x1e>
 8008770:	0800dea8 	.word	0x0800dea8
 8008774:	0800dea8 	.word	0x0800dea8
 8008778:	0800dea8 	.word	0x0800dea8
 800877c:	0800deac 	.word	0x0800deac

08008780 <__retarget_lock_init_recursive>:
 8008780:	4770      	bx	lr

08008782 <__retarget_lock_acquire_recursive>:
 8008782:	4770      	bx	lr

08008784 <__retarget_lock_release_recursive>:
 8008784:	4770      	bx	lr
	...

08008788 <malloc>:
 8008788:	4b02      	ldr	r3, [pc, #8]	; (8008794 <malloc+0xc>)
 800878a:	4601      	mov	r1, r0
 800878c:	6818      	ldr	r0, [r3, #0]
 800878e:	f000 b889 	b.w	80088a4 <_malloc_r>
 8008792:	bf00      	nop
 8008794:	20000010 	.word	0x20000010

08008798 <free>:
 8008798:	4b02      	ldr	r3, [pc, #8]	; (80087a4 <free+0xc>)
 800879a:	4601      	mov	r1, r0
 800879c:	6818      	ldr	r0, [r3, #0]
 800879e:	f000 b819 	b.w	80087d4 <_free_r>
 80087a2:	bf00      	nop
 80087a4:	20000010 	.word	0x20000010

080087a8 <memcpy>:
 80087a8:	440a      	add	r2, r1
 80087aa:	4291      	cmp	r1, r2
 80087ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80087b0:	d100      	bne.n	80087b4 <memcpy+0xc>
 80087b2:	4770      	bx	lr
 80087b4:	b510      	push	{r4, lr}
 80087b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087ba:	4291      	cmp	r1, r2
 80087bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087c0:	d1f9      	bne.n	80087b6 <memcpy+0xe>
 80087c2:	bd10      	pop	{r4, pc}

080087c4 <memset>:
 80087c4:	4603      	mov	r3, r0
 80087c6:	4402      	add	r2, r0
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d100      	bne.n	80087ce <memset+0xa>
 80087cc:	4770      	bx	lr
 80087ce:	f803 1b01 	strb.w	r1, [r3], #1
 80087d2:	e7f9      	b.n	80087c8 <memset+0x4>

080087d4 <_free_r>:
 80087d4:	b538      	push	{r3, r4, r5, lr}
 80087d6:	4605      	mov	r5, r0
 80087d8:	2900      	cmp	r1, #0
 80087da:	d040      	beq.n	800885e <_free_r+0x8a>
 80087dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087e0:	1f0c      	subs	r4, r1, #4
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	bfb8      	it	lt
 80087e6:	18e4      	addlt	r4, r4, r3
 80087e8:	f002 ff1a 	bl	800b620 <__malloc_lock>
 80087ec:	4a1c      	ldr	r2, [pc, #112]	; (8008860 <_free_r+0x8c>)
 80087ee:	6813      	ldr	r3, [r2, #0]
 80087f0:	b933      	cbnz	r3, 8008800 <_free_r+0x2c>
 80087f2:	6063      	str	r3, [r4, #4]
 80087f4:	6014      	str	r4, [r2, #0]
 80087f6:	4628      	mov	r0, r5
 80087f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087fc:	f002 bf16 	b.w	800b62c <__malloc_unlock>
 8008800:	42a3      	cmp	r3, r4
 8008802:	d908      	bls.n	8008816 <_free_r+0x42>
 8008804:	6820      	ldr	r0, [r4, #0]
 8008806:	1821      	adds	r1, r4, r0
 8008808:	428b      	cmp	r3, r1
 800880a:	bf01      	itttt	eq
 800880c:	6819      	ldreq	r1, [r3, #0]
 800880e:	685b      	ldreq	r3, [r3, #4]
 8008810:	1809      	addeq	r1, r1, r0
 8008812:	6021      	streq	r1, [r4, #0]
 8008814:	e7ed      	b.n	80087f2 <_free_r+0x1e>
 8008816:	461a      	mov	r2, r3
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	b10b      	cbz	r3, 8008820 <_free_r+0x4c>
 800881c:	42a3      	cmp	r3, r4
 800881e:	d9fa      	bls.n	8008816 <_free_r+0x42>
 8008820:	6811      	ldr	r1, [r2, #0]
 8008822:	1850      	adds	r0, r2, r1
 8008824:	42a0      	cmp	r0, r4
 8008826:	d10b      	bne.n	8008840 <_free_r+0x6c>
 8008828:	6820      	ldr	r0, [r4, #0]
 800882a:	4401      	add	r1, r0
 800882c:	1850      	adds	r0, r2, r1
 800882e:	4283      	cmp	r3, r0
 8008830:	6011      	str	r1, [r2, #0]
 8008832:	d1e0      	bne.n	80087f6 <_free_r+0x22>
 8008834:	6818      	ldr	r0, [r3, #0]
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	4401      	add	r1, r0
 800883a:	6011      	str	r1, [r2, #0]
 800883c:	6053      	str	r3, [r2, #4]
 800883e:	e7da      	b.n	80087f6 <_free_r+0x22>
 8008840:	d902      	bls.n	8008848 <_free_r+0x74>
 8008842:	230c      	movs	r3, #12
 8008844:	602b      	str	r3, [r5, #0]
 8008846:	e7d6      	b.n	80087f6 <_free_r+0x22>
 8008848:	6820      	ldr	r0, [r4, #0]
 800884a:	1821      	adds	r1, r4, r0
 800884c:	428b      	cmp	r3, r1
 800884e:	bf01      	itttt	eq
 8008850:	6819      	ldreq	r1, [r3, #0]
 8008852:	685b      	ldreq	r3, [r3, #4]
 8008854:	1809      	addeq	r1, r1, r0
 8008856:	6021      	streq	r1, [r4, #0]
 8008858:	6063      	str	r3, [r4, #4]
 800885a:	6054      	str	r4, [r2, #4]
 800885c:	e7cb      	b.n	80087f6 <_free_r+0x22>
 800885e:	bd38      	pop	{r3, r4, r5, pc}
 8008860:	200008d8 	.word	0x200008d8

08008864 <sbrk_aligned>:
 8008864:	b570      	push	{r4, r5, r6, lr}
 8008866:	4e0e      	ldr	r6, [pc, #56]	; (80088a0 <sbrk_aligned+0x3c>)
 8008868:	460c      	mov	r4, r1
 800886a:	6831      	ldr	r1, [r6, #0]
 800886c:	4605      	mov	r5, r0
 800886e:	b911      	cbnz	r1, 8008876 <sbrk_aligned+0x12>
 8008870:	f000 fd56 	bl	8009320 <_sbrk_r>
 8008874:	6030      	str	r0, [r6, #0]
 8008876:	4621      	mov	r1, r4
 8008878:	4628      	mov	r0, r5
 800887a:	f000 fd51 	bl	8009320 <_sbrk_r>
 800887e:	1c43      	adds	r3, r0, #1
 8008880:	d00a      	beq.n	8008898 <sbrk_aligned+0x34>
 8008882:	1cc4      	adds	r4, r0, #3
 8008884:	f024 0403 	bic.w	r4, r4, #3
 8008888:	42a0      	cmp	r0, r4
 800888a:	d007      	beq.n	800889c <sbrk_aligned+0x38>
 800888c:	1a21      	subs	r1, r4, r0
 800888e:	4628      	mov	r0, r5
 8008890:	f000 fd46 	bl	8009320 <_sbrk_r>
 8008894:	3001      	adds	r0, #1
 8008896:	d101      	bne.n	800889c <sbrk_aligned+0x38>
 8008898:	f04f 34ff 	mov.w	r4, #4294967295
 800889c:	4620      	mov	r0, r4
 800889e:	bd70      	pop	{r4, r5, r6, pc}
 80088a0:	200008dc 	.word	0x200008dc

080088a4 <_malloc_r>:
 80088a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a8:	1ccd      	adds	r5, r1, #3
 80088aa:	f025 0503 	bic.w	r5, r5, #3
 80088ae:	3508      	adds	r5, #8
 80088b0:	2d0c      	cmp	r5, #12
 80088b2:	bf38      	it	cc
 80088b4:	250c      	movcc	r5, #12
 80088b6:	2d00      	cmp	r5, #0
 80088b8:	4607      	mov	r7, r0
 80088ba:	db01      	blt.n	80088c0 <_malloc_r+0x1c>
 80088bc:	42a9      	cmp	r1, r5
 80088be:	d905      	bls.n	80088cc <_malloc_r+0x28>
 80088c0:	230c      	movs	r3, #12
 80088c2:	2600      	movs	r6, #0
 80088c4:	603b      	str	r3, [r7, #0]
 80088c6:	4630      	mov	r0, r6
 80088c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088cc:	4e2e      	ldr	r6, [pc, #184]	; (8008988 <_malloc_r+0xe4>)
 80088ce:	f002 fea7 	bl	800b620 <__malloc_lock>
 80088d2:	6833      	ldr	r3, [r6, #0]
 80088d4:	461c      	mov	r4, r3
 80088d6:	bb34      	cbnz	r4, 8008926 <_malloc_r+0x82>
 80088d8:	4629      	mov	r1, r5
 80088da:	4638      	mov	r0, r7
 80088dc:	f7ff ffc2 	bl	8008864 <sbrk_aligned>
 80088e0:	1c43      	adds	r3, r0, #1
 80088e2:	4604      	mov	r4, r0
 80088e4:	d14d      	bne.n	8008982 <_malloc_r+0xde>
 80088e6:	6834      	ldr	r4, [r6, #0]
 80088e8:	4626      	mov	r6, r4
 80088ea:	2e00      	cmp	r6, #0
 80088ec:	d140      	bne.n	8008970 <_malloc_r+0xcc>
 80088ee:	6823      	ldr	r3, [r4, #0]
 80088f0:	4631      	mov	r1, r6
 80088f2:	4638      	mov	r0, r7
 80088f4:	eb04 0803 	add.w	r8, r4, r3
 80088f8:	f000 fd12 	bl	8009320 <_sbrk_r>
 80088fc:	4580      	cmp	r8, r0
 80088fe:	d13a      	bne.n	8008976 <_malloc_r+0xd2>
 8008900:	6821      	ldr	r1, [r4, #0]
 8008902:	3503      	adds	r5, #3
 8008904:	1a6d      	subs	r5, r5, r1
 8008906:	f025 0503 	bic.w	r5, r5, #3
 800890a:	3508      	adds	r5, #8
 800890c:	2d0c      	cmp	r5, #12
 800890e:	bf38      	it	cc
 8008910:	250c      	movcc	r5, #12
 8008912:	4638      	mov	r0, r7
 8008914:	4629      	mov	r1, r5
 8008916:	f7ff ffa5 	bl	8008864 <sbrk_aligned>
 800891a:	3001      	adds	r0, #1
 800891c:	d02b      	beq.n	8008976 <_malloc_r+0xd2>
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	442b      	add	r3, r5
 8008922:	6023      	str	r3, [r4, #0]
 8008924:	e00e      	b.n	8008944 <_malloc_r+0xa0>
 8008926:	6822      	ldr	r2, [r4, #0]
 8008928:	1b52      	subs	r2, r2, r5
 800892a:	d41e      	bmi.n	800896a <_malloc_r+0xc6>
 800892c:	2a0b      	cmp	r2, #11
 800892e:	d916      	bls.n	800895e <_malloc_r+0xba>
 8008930:	1961      	adds	r1, r4, r5
 8008932:	42a3      	cmp	r3, r4
 8008934:	6025      	str	r5, [r4, #0]
 8008936:	bf18      	it	ne
 8008938:	6059      	strne	r1, [r3, #4]
 800893a:	6863      	ldr	r3, [r4, #4]
 800893c:	bf08      	it	eq
 800893e:	6031      	streq	r1, [r6, #0]
 8008940:	5162      	str	r2, [r4, r5]
 8008942:	604b      	str	r3, [r1, #4]
 8008944:	4638      	mov	r0, r7
 8008946:	f104 060b 	add.w	r6, r4, #11
 800894a:	f002 fe6f 	bl	800b62c <__malloc_unlock>
 800894e:	f026 0607 	bic.w	r6, r6, #7
 8008952:	1d23      	adds	r3, r4, #4
 8008954:	1af2      	subs	r2, r6, r3
 8008956:	d0b6      	beq.n	80088c6 <_malloc_r+0x22>
 8008958:	1b9b      	subs	r3, r3, r6
 800895a:	50a3      	str	r3, [r4, r2]
 800895c:	e7b3      	b.n	80088c6 <_malloc_r+0x22>
 800895e:	6862      	ldr	r2, [r4, #4]
 8008960:	42a3      	cmp	r3, r4
 8008962:	bf0c      	ite	eq
 8008964:	6032      	streq	r2, [r6, #0]
 8008966:	605a      	strne	r2, [r3, #4]
 8008968:	e7ec      	b.n	8008944 <_malloc_r+0xa0>
 800896a:	4623      	mov	r3, r4
 800896c:	6864      	ldr	r4, [r4, #4]
 800896e:	e7b2      	b.n	80088d6 <_malloc_r+0x32>
 8008970:	4634      	mov	r4, r6
 8008972:	6876      	ldr	r6, [r6, #4]
 8008974:	e7b9      	b.n	80088ea <_malloc_r+0x46>
 8008976:	230c      	movs	r3, #12
 8008978:	4638      	mov	r0, r7
 800897a:	603b      	str	r3, [r7, #0]
 800897c:	f002 fe56 	bl	800b62c <__malloc_unlock>
 8008980:	e7a1      	b.n	80088c6 <_malloc_r+0x22>
 8008982:	6025      	str	r5, [r4, #0]
 8008984:	e7de      	b.n	8008944 <_malloc_r+0xa0>
 8008986:	bf00      	nop
 8008988:	200008d8 	.word	0x200008d8

0800898c <__cvt>:
 800898c:	2b00      	cmp	r3, #0
 800898e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008992:	461f      	mov	r7, r3
 8008994:	bfbb      	ittet	lt
 8008996:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800899a:	461f      	movlt	r7, r3
 800899c:	2300      	movge	r3, #0
 800899e:	232d      	movlt	r3, #45	; 0x2d
 80089a0:	b088      	sub	sp, #32
 80089a2:	4614      	mov	r4, r2
 80089a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089a6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80089a8:	7013      	strb	r3, [r2, #0]
 80089aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089ac:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80089b0:	f023 0820 	bic.w	r8, r3, #32
 80089b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80089b8:	d005      	beq.n	80089c6 <__cvt+0x3a>
 80089ba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80089be:	d100      	bne.n	80089c2 <__cvt+0x36>
 80089c0:	3501      	adds	r5, #1
 80089c2:	2302      	movs	r3, #2
 80089c4:	e000      	b.n	80089c8 <__cvt+0x3c>
 80089c6:	2303      	movs	r3, #3
 80089c8:	aa07      	add	r2, sp, #28
 80089ca:	9204      	str	r2, [sp, #16]
 80089cc:	aa06      	add	r2, sp, #24
 80089ce:	e9cd a202 	strd	sl, r2, [sp, #8]
 80089d2:	e9cd 3500 	strd	r3, r5, [sp]
 80089d6:	4622      	mov	r2, r4
 80089d8:	463b      	mov	r3, r7
 80089da:	f001 fbd9 	bl	800a190 <_dtoa_r>
 80089de:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80089e2:	4606      	mov	r6, r0
 80089e4:	d102      	bne.n	80089ec <__cvt+0x60>
 80089e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80089e8:	07db      	lsls	r3, r3, #31
 80089ea:	d522      	bpl.n	8008a32 <__cvt+0xa6>
 80089ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80089f0:	eb06 0905 	add.w	r9, r6, r5
 80089f4:	d110      	bne.n	8008a18 <__cvt+0x8c>
 80089f6:	7833      	ldrb	r3, [r6, #0]
 80089f8:	2b30      	cmp	r3, #48	; 0x30
 80089fa:	d10a      	bne.n	8008a12 <__cvt+0x86>
 80089fc:	2200      	movs	r2, #0
 80089fe:	2300      	movs	r3, #0
 8008a00:	4620      	mov	r0, r4
 8008a02:	4639      	mov	r1, r7
 8008a04:	f7f8 f8f4 	bl	8000bf0 <__aeabi_dcmpeq>
 8008a08:	b918      	cbnz	r0, 8008a12 <__cvt+0x86>
 8008a0a:	f1c5 0501 	rsb	r5, r5, #1
 8008a0e:	f8ca 5000 	str.w	r5, [sl]
 8008a12:	f8da 3000 	ldr.w	r3, [sl]
 8008a16:	4499      	add	r9, r3
 8008a18:	2200      	movs	r2, #0
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	4639      	mov	r1, r7
 8008a20:	f7f8 f8e6 	bl	8000bf0 <__aeabi_dcmpeq>
 8008a24:	b108      	cbz	r0, 8008a2a <__cvt+0x9e>
 8008a26:	f8cd 901c 	str.w	r9, [sp, #28]
 8008a2a:	2230      	movs	r2, #48	; 0x30
 8008a2c:	9b07      	ldr	r3, [sp, #28]
 8008a2e:	454b      	cmp	r3, r9
 8008a30:	d307      	bcc.n	8008a42 <__cvt+0xb6>
 8008a32:	4630      	mov	r0, r6
 8008a34:	9b07      	ldr	r3, [sp, #28]
 8008a36:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008a38:	1b9b      	subs	r3, r3, r6
 8008a3a:	6013      	str	r3, [r2, #0]
 8008a3c:	b008      	add	sp, #32
 8008a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a42:	1c59      	adds	r1, r3, #1
 8008a44:	9107      	str	r1, [sp, #28]
 8008a46:	701a      	strb	r2, [r3, #0]
 8008a48:	e7f0      	b.n	8008a2c <__cvt+0xa0>

08008a4a <__exponent>:
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a4e:	2900      	cmp	r1, #0
 8008a50:	f803 2b02 	strb.w	r2, [r3], #2
 8008a54:	bfb6      	itet	lt
 8008a56:	222d      	movlt	r2, #45	; 0x2d
 8008a58:	222b      	movge	r2, #43	; 0x2b
 8008a5a:	4249      	neglt	r1, r1
 8008a5c:	2909      	cmp	r1, #9
 8008a5e:	7042      	strb	r2, [r0, #1]
 8008a60:	dd2b      	ble.n	8008aba <__exponent+0x70>
 8008a62:	f10d 0407 	add.w	r4, sp, #7
 8008a66:	46a4      	mov	ip, r4
 8008a68:	270a      	movs	r7, #10
 8008a6a:	fb91 f6f7 	sdiv	r6, r1, r7
 8008a6e:	460a      	mov	r2, r1
 8008a70:	46a6      	mov	lr, r4
 8008a72:	fb07 1516 	mls	r5, r7, r6, r1
 8008a76:	2a63      	cmp	r2, #99	; 0x63
 8008a78:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8008a7c:	4631      	mov	r1, r6
 8008a7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008a82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008a86:	dcf0      	bgt.n	8008a6a <__exponent+0x20>
 8008a88:	3130      	adds	r1, #48	; 0x30
 8008a8a:	f1ae 0502 	sub.w	r5, lr, #2
 8008a8e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008a92:	4629      	mov	r1, r5
 8008a94:	1c44      	adds	r4, r0, #1
 8008a96:	4561      	cmp	r1, ip
 8008a98:	d30a      	bcc.n	8008ab0 <__exponent+0x66>
 8008a9a:	f10d 0209 	add.w	r2, sp, #9
 8008a9e:	eba2 020e 	sub.w	r2, r2, lr
 8008aa2:	4565      	cmp	r5, ip
 8008aa4:	bf88      	it	hi
 8008aa6:	2200      	movhi	r2, #0
 8008aa8:	4413      	add	r3, r2
 8008aaa:	1a18      	subs	r0, r3, r0
 8008aac:	b003      	add	sp, #12
 8008aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ab0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ab4:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008ab8:	e7ed      	b.n	8008a96 <__exponent+0x4c>
 8008aba:	2330      	movs	r3, #48	; 0x30
 8008abc:	3130      	adds	r1, #48	; 0x30
 8008abe:	7083      	strb	r3, [r0, #2]
 8008ac0:	70c1      	strb	r1, [r0, #3]
 8008ac2:	1d03      	adds	r3, r0, #4
 8008ac4:	e7f1      	b.n	8008aaa <__exponent+0x60>
	...

08008ac8 <_printf_float>:
 8008ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008acc:	b091      	sub	sp, #68	; 0x44
 8008ace:	460c      	mov	r4, r1
 8008ad0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008ad4:	4616      	mov	r6, r2
 8008ad6:	461f      	mov	r7, r3
 8008ad8:	4605      	mov	r5, r0
 8008ada:	f002 fd6b 	bl	800b5b4 <_localeconv_r>
 8008ade:	6803      	ldr	r3, [r0, #0]
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	9309      	str	r3, [sp, #36]	; 0x24
 8008ae4:	f7f7 fba4 	bl	8000230 <strlen>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	930e      	str	r3, [sp, #56]	; 0x38
 8008aec:	f8d8 3000 	ldr.w	r3, [r8]
 8008af0:	900a      	str	r0, [sp, #40]	; 0x28
 8008af2:	3307      	adds	r3, #7
 8008af4:	f023 0307 	bic.w	r3, r3, #7
 8008af8:	f103 0208 	add.w	r2, r3, #8
 8008afc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008b00:	f8d4 b000 	ldr.w	fp, [r4]
 8008b04:	f8c8 2000 	str.w	r2, [r8]
 8008b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008b10:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8008b14:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8008b18:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8008b1e:	4640      	mov	r0, r8
 8008b20:	4b9c      	ldr	r3, [pc, #624]	; (8008d94 <_printf_float+0x2cc>)
 8008b22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b24:	f7f8 f896 	bl	8000c54 <__aeabi_dcmpun>
 8008b28:	bb70      	cbnz	r0, 8008b88 <_printf_float+0xc0>
 8008b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8008b2e:	4640      	mov	r0, r8
 8008b30:	4b98      	ldr	r3, [pc, #608]	; (8008d94 <_printf_float+0x2cc>)
 8008b32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b34:	f7f8 f870 	bl	8000c18 <__aeabi_dcmple>
 8008b38:	bb30      	cbnz	r0, 8008b88 <_printf_float+0xc0>
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	4640      	mov	r0, r8
 8008b40:	4651      	mov	r1, sl
 8008b42:	f7f8 f85f 	bl	8000c04 <__aeabi_dcmplt>
 8008b46:	b110      	cbz	r0, 8008b4e <_printf_float+0x86>
 8008b48:	232d      	movs	r3, #45	; 0x2d
 8008b4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b4e:	4b92      	ldr	r3, [pc, #584]	; (8008d98 <_printf_float+0x2d0>)
 8008b50:	4892      	ldr	r0, [pc, #584]	; (8008d9c <_printf_float+0x2d4>)
 8008b52:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008b56:	bf94      	ite	ls
 8008b58:	4698      	movls	r8, r3
 8008b5a:	4680      	movhi	r8, r0
 8008b5c:	2303      	movs	r3, #3
 8008b5e:	f04f 0a00 	mov.w	sl, #0
 8008b62:	6123      	str	r3, [r4, #16]
 8008b64:	f02b 0304 	bic.w	r3, fp, #4
 8008b68:	6023      	str	r3, [r4, #0]
 8008b6a:	4633      	mov	r3, r6
 8008b6c:	4621      	mov	r1, r4
 8008b6e:	4628      	mov	r0, r5
 8008b70:	9700      	str	r7, [sp, #0]
 8008b72:	aa0f      	add	r2, sp, #60	; 0x3c
 8008b74:	f000 f9d4 	bl	8008f20 <_printf_common>
 8008b78:	3001      	adds	r0, #1
 8008b7a:	f040 8090 	bne.w	8008c9e <_printf_float+0x1d6>
 8008b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b82:	b011      	add	sp, #68	; 0x44
 8008b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b88:	4642      	mov	r2, r8
 8008b8a:	4653      	mov	r3, sl
 8008b8c:	4640      	mov	r0, r8
 8008b8e:	4651      	mov	r1, sl
 8008b90:	f7f8 f860 	bl	8000c54 <__aeabi_dcmpun>
 8008b94:	b148      	cbz	r0, 8008baa <_printf_float+0xe2>
 8008b96:	f1ba 0f00 	cmp.w	sl, #0
 8008b9a:	bfb8      	it	lt
 8008b9c:	232d      	movlt	r3, #45	; 0x2d
 8008b9e:	4880      	ldr	r0, [pc, #512]	; (8008da0 <_printf_float+0x2d8>)
 8008ba0:	bfb8      	it	lt
 8008ba2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008ba6:	4b7f      	ldr	r3, [pc, #508]	; (8008da4 <_printf_float+0x2dc>)
 8008ba8:	e7d3      	b.n	8008b52 <_printf_float+0x8a>
 8008baa:	6863      	ldr	r3, [r4, #4]
 8008bac:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008bb0:	1c5a      	adds	r2, r3, #1
 8008bb2:	d142      	bne.n	8008c3a <_printf_float+0x172>
 8008bb4:	2306      	movs	r3, #6
 8008bb6:	6063      	str	r3, [r4, #4]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	9206      	str	r2, [sp, #24]
 8008bbc:	aa0e      	add	r2, sp, #56	; 0x38
 8008bbe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008bc2:	aa0d      	add	r2, sp, #52	; 0x34
 8008bc4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8008bc8:	9203      	str	r2, [sp, #12]
 8008bca:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8008bce:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008bd2:	6023      	str	r3, [r4, #0]
 8008bd4:	6863      	ldr	r3, [r4, #4]
 8008bd6:	4642      	mov	r2, r8
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	4628      	mov	r0, r5
 8008bdc:	4653      	mov	r3, sl
 8008bde:	910b      	str	r1, [sp, #44]	; 0x2c
 8008be0:	f7ff fed4 	bl	800898c <__cvt>
 8008be4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008be6:	4680      	mov	r8, r0
 8008be8:	2947      	cmp	r1, #71	; 0x47
 8008bea:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008bec:	d108      	bne.n	8008c00 <_printf_float+0x138>
 8008bee:	1cc8      	adds	r0, r1, #3
 8008bf0:	db02      	blt.n	8008bf8 <_printf_float+0x130>
 8008bf2:	6863      	ldr	r3, [r4, #4]
 8008bf4:	4299      	cmp	r1, r3
 8008bf6:	dd40      	ble.n	8008c7a <_printf_float+0x1b2>
 8008bf8:	f1a9 0902 	sub.w	r9, r9, #2
 8008bfc:	fa5f f989 	uxtb.w	r9, r9
 8008c00:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008c04:	d81f      	bhi.n	8008c46 <_printf_float+0x17e>
 8008c06:	464a      	mov	r2, r9
 8008c08:	3901      	subs	r1, #1
 8008c0a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008c0e:	910d      	str	r1, [sp, #52]	; 0x34
 8008c10:	f7ff ff1b 	bl	8008a4a <__exponent>
 8008c14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008c16:	4682      	mov	sl, r0
 8008c18:	1813      	adds	r3, r2, r0
 8008c1a:	2a01      	cmp	r2, #1
 8008c1c:	6123      	str	r3, [r4, #16]
 8008c1e:	dc02      	bgt.n	8008c26 <_printf_float+0x15e>
 8008c20:	6822      	ldr	r2, [r4, #0]
 8008c22:	07d2      	lsls	r2, r2, #31
 8008c24:	d501      	bpl.n	8008c2a <_printf_float+0x162>
 8008c26:	3301      	adds	r3, #1
 8008c28:	6123      	str	r3, [r4, #16]
 8008c2a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d09b      	beq.n	8008b6a <_printf_float+0xa2>
 8008c32:	232d      	movs	r3, #45	; 0x2d
 8008c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c38:	e797      	b.n	8008b6a <_printf_float+0xa2>
 8008c3a:	2947      	cmp	r1, #71	; 0x47
 8008c3c:	d1bc      	bne.n	8008bb8 <_printf_float+0xf0>
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1ba      	bne.n	8008bb8 <_printf_float+0xf0>
 8008c42:	2301      	movs	r3, #1
 8008c44:	e7b7      	b.n	8008bb6 <_printf_float+0xee>
 8008c46:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008c4a:	d118      	bne.n	8008c7e <_printf_float+0x1b6>
 8008c4c:	2900      	cmp	r1, #0
 8008c4e:	6863      	ldr	r3, [r4, #4]
 8008c50:	dd0b      	ble.n	8008c6a <_printf_float+0x1a2>
 8008c52:	6121      	str	r1, [r4, #16]
 8008c54:	b913      	cbnz	r3, 8008c5c <_printf_float+0x194>
 8008c56:	6822      	ldr	r2, [r4, #0]
 8008c58:	07d0      	lsls	r0, r2, #31
 8008c5a:	d502      	bpl.n	8008c62 <_printf_float+0x19a>
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	440b      	add	r3, r1
 8008c60:	6123      	str	r3, [r4, #16]
 8008c62:	f04f 0a00 	mov.w	sl, #0
 8008c66:	65a1      	str	r1, [r4, #88]	; 0x58
 8008c68:	e7df      	b.n	8008c2a <_printf_float+0x162>
 8008c6a:	b913      	cbnz	r3, 8008c72 <_printf_float+0x1aa>
 8008c6c:	6822      	ldr	r2, [r4, #0]
 8008c6e:	07d2      	lsls	r2, r2, #31
 8008c70:	d501      	bpl.n	8008c76 <_printf_float+0x1ae>
 8008c72:	3302      	adds	r3, #2
 8008c74:	e7f4      	b.n	8008c60 <_printf_float+0x198>
 8008c76:	2301      	movs	r3, #1
 8008c78:	e7f2      	b.n	8008c60 <_printf_float+0x198>
 8008c7a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008c7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c80:	4299      	cmp	r1, r3
 8008c82:	db05      	blt.n	8008c90 <_printf_float+0x1c8>
 8008c84:	6823      	ldr	r3, [r4, #0]
 8008c86:	6121      	str	r1, [r4, #16]
 8008c88:	07d8      	lsls	r0, r3, #31
 8008c8a:	d5ea      	bpl.n	8008c62 <_printf_float+0x19a>
 8008c8c:	1c4b      	adds	r3, r1, #1
 8008c8e:	e7e7      	b.n	8008c60 <_printf_float+0x198>
 8008c90:	2900      	cmp	r1, #0
 8008c92:	bfcc      	ite	gt
 8008c94:	2201      	movgt	r2, #1
 8008c96:	f1c1 0202 	rsble	r2, r1, #2
 8008c9a:	4413      	add	r3, r2
 8008c9c:	e7e0      	b.n	8008c60 <_printf_float+0x198>
 8008c9e:	6823      	ldr	r3, [r4, #0]
 8008ca0:	055a      	lsls	r2, r3, #21
 8008ca2:	d407      	bmi.n	8008cb4 <_printf_float+0x1ec>
 8008ca4:	6923      	ldr	r3, [r4, #16]
 8008ca6:	4642      	mov	r2, r8
 8008ca8:	4631      	mov	r1, r6
 8008caa:	4628      	mov	r0, r5
 8008cac:	47b8      	blx	r7
 8008cae:	3001      	adds	r0, #1
 8008cb0:	d12b      	bne.n	8008d0a <_printf_float+0x242>
 8008cb2:	e764      	b.n	8008b7e <_printf_float+0xb6>
 8008cb4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008cb8:	f240 80dd 	bls.w	8008e76 <_printf_float+0x3ae>
 8008cbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	f7f7 ff94 	bl	8000bf0 <__aeabi_dcmpeq>
 8008cc8:	2800      	cmp	r0, #0
 8008cca:	d033      	beq.n	8008d34 <_printf_float+0x26c>
 8008ccc:	2301      	movs	r3, #1
 8008cce:	4631      	mov	r1, r6
 8008cd0:	4628      	mov	r0, r5
 8008cd2:	4a35      	ldr	r2, [pc, #212]	; (8008da8 <_printf_float+0x2e0>)
 8008cd4:	47b8      	blx	r7
 8008cd6:	3001      	adds	r0, #1
 8008cd8:	f43f af51 	beq.w	8008b7e <_printf_float+0xb6>
 8008cdc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	db02      	blt.n	8008cea <_printf_float+0x222>
 8008ce4:	6823      	ldr	r3, [r4, #0]
 8008ce6:	07d8      	lsls	r0, r3, #31
 8008ce8:	d50f      	bpl.n	8008d0a <_printf_float+0x242>
 8008cea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008cee:	4631      	mov	r1, r6
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	47b8      	blx	r7
 8008cf4:	3001      	adds	r0, #1
 8008cf6:	f43f af42 	beq.w	8008b7e <_printf_float+0xb6>
 8008cfa:	f04f 0800 	mov.w	r8, #0
 8008cfe:	f104 091a 	add.w	r9, r4, #26
 8008d02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d04:	3b01      	subs	r3, #1
 8008d06:	4543      	cmp	r3, r8
 8008d08:	dc09      	bgt.n	8008d1e <_printf_float+0x256>
 8008d0a:	6823      	ldr	r3, [r4, #0]
 8008d0c:	079b      	lsls	r3, r3, #30
 8008d0e:	f100 8102 	bmi.w	8008f16 <_printf_float+0x44e>
 8008d12:	68e0      	ldr	r0, [r4, #12]
 8008d14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d16:	4298      	cmp	r0, r3
 8008d18:	bfb8      	it	lt
 8008d1a:	4618      	movlt	r0, r3
 8008d1c:	e731      	b.n	8008b82 <_printf_float+0xba>
 8008d1e:	2301      	movs	r3, #1
 8008d20:	464a      	mov	r2, r9
 8008d22:	4631      	mov	r1, r6
 8008d24:	4628      	mov	r0, r5
 8008d26:	47b8      	blx	r7
 8008d28:	3001      	adds	r0, #1
 8008d2a:	f43f af28 	beq.w	8008b7e <_printf_float+0xb6>
 8008d2e:	f108 0801 	add.w	r8, r8, #1
 8008d32:	e7e6      	b.n	8008d02 <_printf_float+0x23a>
 8008d34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	dc38      	bgt.n	8008dac <_printf_float+0x2e4>
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	4631      	mov	r1, r6
 8008d3e:	4628      	mov	r0, r5
 8008d40:	4a19      	ldr	r2, [pc, #100]	; (8008da8 <_printf_float+0x2e0>)
 8008d42:	47b8      	blx	r7
 8008d44:	3001      	adds	r0, #1
 8008d46:	f43f af1a 	beq.w	8008b7e <_printf_float+0xb6>
 8008d4a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	d102      	bne.n	8008d58 <_printf_float+0x290>
 8008d52:	6823      	ldr	r3, [r4, #0]
 8008d54:	07d9      	lsls	r1, r3, #31
 8008d56:	d5d8      	bpl.n	8008d0a <_printf_float+0x242>
 8008d58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d5c:	4631      	mov	r1, r6
 8008d5e:	4628      	mov	r0, r5
 8008d60:	47b8      	blx	r7
 8008d62:	3001      	adds	r0, #1
 8008d64:	f43f af0b 	beq.w	8008b7e <_printf_float+0xb6>
 8008d68:	f04f 0900 	mov.w	r9, #0
 8008d6c:	f104 0a1a 	add.w	sl, r4, #26
 8008d70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d72:	425b      	negs	r3, r3
 8008d74:	454b      	cmp	r3, r9
 8008d76:	dc01      	bgt.n	8008d7c <_printf_float+0x2b4>
 8008d78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d7a:	e794      	b.n	8008ca6 <_printf_float+0x1de>
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	4652      	mov	r2, sl
 8008d80:	4631      	mov	r1, r6
 8008d82:	4628      	mov	r0, r5
 8008d84:	47b8      	blx	r7
 8008d86:	3001      	adds	r0, #1
 8008d88:	f43f aef9 	beq.w	8008b7e <_printf_float+0xb6>
 8008d8c:	f109 0901 	add.w	r9, r9, #1
 8008d90:	e7ee      	b.n	8008d70 <_printf_float+0x2a8>
 8008d92:	bf00      	nop
 8008d94:	7fefffff 	.word	0x7fefffff
 8008d98:	0800da34 	.word	0x0800da34
 8008d9c:	0800da38 	.word	0x0800da38
 8008da0:	0800da40 	.word	0x0800da40
 8008da4:	0800da3c 	.word	0x0800da3c
 8008da8:	0800da44 	.word	0x0800da44
 8008dac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008dae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008db0:	429a      	cmp	r2, r3
 8008db2:	bfa8      	it	ge
 8008db4:	461a      	movge	r2, r3
 8008db6:	2a00      	cmp	r2, #0
 8008db8:	4691      	mov	r9, r2
 8008dba:	dc37      	bgt.n	8008e2c <_printf_float+0x364>
 8008dbc:	f04f 0b00 	mov.w	fp, #0
 8008dc0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008dc4:	f104 021a 	add.w	r2, r4, #26
 8008dc8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008dcc:	ebaa 0309 	sub.w	r3, sl, r9
 8008dd0:	455b      	cmp	r3, fp
 8008dd2:	dc33      	bgt.n	8008e3c <_printf_float+0x374>
 8008dd4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	db3b      	blt.n	8008e54 <_printf_float+0x38c>
 8008ddc:	6823      	ldr	r3, [r4, #0]
 8008dde:	07da      	lsls	r2, r3, #31
 8008de0:	d438      	bmi.n	8008e54 <_printf_float+0x38c>
 8008de2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008de4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008de6:	eba3 020a 	sub.w	r2, r3, sl
 8008dea:	eba3 0901 	sub.w	r9, r3, r1
 8008dee:	4591      	cmp	r9, r2
 8008df0:	bfa8      	it	ge
 8008df2:	4691      	movge	r9, r2
 8008df4:	f1b9 0f00 	cmp.w	r9, #0
 8008df8:	dc34      	bgt.n	8008e64 <_printf_float+0x39c>
 8008dfa:	f04f 0800 	mov.w	r8, #0
 8008dfe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e02:	f104 0a1a 	add.w	sl, r4, #26
 8008e06:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008e0a:	1a9b      	subs	r3, r3, r2
 8008e0c:	eba3 0309 	sub.w	r3, r3, r9
 8008e10:	4543      	cmp	r3, r8
 8008e12:	f77f af7a 	ble.w	8008d0a <_printf_float+0x242>
 8008e16:	2301      	movs	r3, #1
 8008e18:	4652      	mov	r2, sl
 8008e1a:	4631      	mov	r1, r6
 8008e1c:	4628      	mov	r0, r5
 8008e1e:	47b8      	blx	r7
 8008e20:	3001      	adds	r0, #1
 8008e22:	f43f aeac 	beq.w	8008b7e <_printf_float+0xb6>
 8008e26:	f108 0801 	add.w	r8, r8, #1
 8008e2a:	e7ec      	b.n	8008e06 <_printf_float+0x33e>
 8008e2c:	4613      	mov	r3, r2
 8008e2e:	4631      	mov	r1, r6
 8008e30:	4642      	mov	r2, r8
 8008e32:	4628      	mov	r0, r5
 8008e34:	47b8      	blx	r7
 8008e36:	3001      	adds	r0, #1
 8008e38:	d1c0      	bne.n	8008dbc <_printf_float+0x2f4>
 8008e3a:	e6a0      	b.n	8008b7e <_printf_float+0xb6>
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	4631      	mov	r1, r6
 8008e40:	4628      	mov	r0, r5
 8008e42:	920b      	str	r2, [sp, #44]	; 0x2c
 8008e44:	47b8      	blx	r7
 8008e46:	3001      	adds	r0, #1
 8008e48:	f43f ae99 	beq.w	8008b7e <_printf_float+0xb6>
 8008e4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e4e:	f10b 0b01 	add.w	fp, fp, #1
 8008e52:	e7b9      	b.n	8008dc8 <_printf_float+0x300>
 8008e54:	4631      	mov	r1, r6
 8008e56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e5a:	4628      	mov	r0, r5
 8008e5c:	47b8      	blx	r7
 8008e5e:	3001      	adds	r0, #1
 8008e60:	d1bf      	bne.n	8008de2 <_printf_float+0x31a>
 8008e62:	e68c      	b.n	8008b7e <_printf_float+0xb6>
 8008e64:	464b      	mov	r3, r9
 8008e66:	4631      	mov	r1, r6
 8008e68:	4628      	mov	r0, r5
 8008e6a:	eb08 020a 	add.w	r2, r8, sl
 8008e6e:	47b8      	blx	r7
 8008e70:	3001      	adds	r0, #1
 8008e72:	d1c2      	bne.n	8008dfa <_printf_float+0x332>
 8008e74:	e683      	b.n	8008b7e <_printf_float+0xb6>
 8008e76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e78:	2a01      	cmp	r2, #1
 8008e7a:	dc01      	bgt.n	8008e80 <_printf_float+0x3b8>
 8008e7c:	07db      	lsls	r3, r3, #31
 8008e7e:	d537      	bpl.n	8008ef0 <_printf_float+0x428>
 8008e80:	2301      	movs	r3, #1
 8008e82:	4642      	mov	r2, r8
 8008e84:	4631      	mov	r1, r6
 8008e86:	4628      	mov	r0, r5
 8008e88:	47b8      	blx	r7
 8008e8a:	3001      	adds	r0, #1
 8008e8c:	f43f ae77 	beq.w	8008b7e <_printf_float+0xb6>
 8008e90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e94:	4631      	mov	r1, r6
 8008e96:	4628      	mov	r0, r5
 8008e98:	47b8      	blx	r7
 8008e9a:	3001      	adds	r0, #1
 8008e9c:	f43f ae6f 	beq.w	8008b7e <_printf_float+0xb6>
 8008ea0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	f7f7 fea2 	bl	8000bf0 <__aeabi_dcmpeq>
 8008eac:	b9d8      	cbnz	r0, 8008ee6 <_printf_float+0x41e>
 8008eae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008eb0:	f108 0201 	add.w	r2, r8, #1
 8008eb4:	3b01      	subs	r3, #1
 8008eb6:	4631      	mov	r1, r6
 8008eb8:	4628      	mov	r0, r5
 8008eba:	47b8      	blx	r7
 8008ebc:	3001      	adds	r0, #1
 8008ebe:	d10e      	bne.n	8008ede <_printf_float+0x416>
 8008ec0:	e65d      	b.n	8008b7e <_printf_float+0xb6>
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	464a      	mov	r2, r9
 8008ec6:	4631      	mov	r1, r6
 8008ec8:	4628      	mov	r0, r5
 8008eca:	47b8      	blx	r7
 8008ecc:	3001      	adds	r0, #1
 8008ece:	f43f ae56 	beq.w	8008b7e <_printf_float+0xb6>
 8008ed2:	f108 0801 	add.w	r8, r8, #1
 8008ed6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	4543      	cmp	r3, r8
 8008edc:	dcf1      	bgt.n	8008ec2 <_printf_float+0x3fa>
 8008ede:	4653      	mov	r3, sl
 8008ee0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008ee4:	e6e0      	b.n	8008ca8 <_printf_float+0x1e0>
 8008ee6:	f04f 0800 	mov.w	r8, #0
 8008eea:	f104 091a 	add.w	r9, r4, #26
 8008eee:	e7f2      	b.n	8008ed6 <_printf_float+0x40e>
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	4642      	mov	r2, r8
 8008ef4:	e7df      	b.n	8008eb6 <_printf_float+0x3ee>
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	464a      	mov	r2, r9
 8008efa:	4631      	mov	r1, r6
 8008efc:	4628      	mov	r0, r5
 8008efe:	47b8      	blx	r7
 8008f00:	3001      	adds	r0, #1
 8008f02:	f43f ae3c 	beq.w	8008b7e <_printf_float+0xb6>
 8008f06:	f108 0801 	add.w	r8, r8, #1
 8008f0a:	68e3      	ldr	r3, [r4, #12]
 8008f0c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008f0e:	1a5b      	subs	r3, r3, r1
 8008f10:	4543      	cmp	r3, r8
 8008f12:	dcf0      	bgt.n	8008ef6 <_printf_float+0x42e>
 8008f14:	e6fd      	b.n	8008d12 <_printf_float+0x24a>
 8008f16:	f04f 0800 	mov.w	r8, #0
 8008f1a:	f104 0919 	add.w	r9, r4, #25
 8008f1e:	e7f4      	b.n	8008f0a <_printf_float+0x442>

08008f20 <_printf_common>:
 8008f20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f24:	4616      	mov	r6, r2
 8008f26:	4699      	mov	r9, r3
 8008f28:	688a      	ldr	r2, [r1, #8]
 8008f2a:	690b      	ldr	r3, [r1, #16]
 8008f2c:	4607      	mov	r7, r0
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	bfb8      	it	lt
 8008f32:	4613      	movlt	r3, r2
 8008f34:	6033      	str	r3, [r6, #0]
 8008f36:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f3a:	460c      	mov	r4, r1
 8008f3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f40:	b10a      	cbz	r2, 8008f46 <_printf_common+0x26>
 8008f42:	3301      	adds	r3, #1
 8008f44:	6033      	str	r3, [r6, #0]
 8008f46:	6823      	ldr	r3, [r4, #0]
 8008f48:	0699      	lsls	r1, r3, #26
 8008f4a:	bf42      	ittt	mi
 8008f4c:	6833      	ldrmi	r3, [r6, #0]
 8008f4e:	3302      	addmi	r3, #2
 8008f50:	6033      	strmi	r3, [r6, #0]
 8008f52:	6825      	ldr	r5, [r4, #0]
 8008f54:	f015 0506 	ands.w	r5, r5, #6
 8008f58:	d106      	bne.n	8008f68 <_printf_common+0x48>
 8008f5a:	f104 0a19 	add.w	sl, r4, #25
 8008f5e:	68e3      	ldr	r3, [r4, #12]
 8008f60:	6832      	ldr	r2, [r6, #0]
 8008f62:	1a9b      	subs	r3, r3, r2
 8008f64:	42ab      	cmp	r3, r5
 8008f66:	dc28      	bgt.n	8008fba <_printf_common+0x9a>
 8008f68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008f6c:	1e13      	subs	r3, r2, #0
 8008f6e:	6822      	ldr	r2, [r4, #0]
 8008f70:	bf18      	it	ne
 8008f72:	2301      	movne	r3, #1
 8008f74:	0692      	lsls	r2, r2, #26
 8008f76:	d42d      	bmi.n	8008fd4 <_printf_common+0xb4>
 8008f78:	4649      	mov	r1, r9
 8008f7a:	4638      	mov	r0, r7
 8008f7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f80:	47c0      	blx	r8
 8008f82:	3001      	adds	r0, #1
 8008f84:	d020      	beq.n	8008fc8 <_printf_common+0xa8>
 8008f86:	6823      	ldr	r3, [r4, #0]
 8008f88:	68e5      	ldr	r5, [r4, #12]
 8008f8a:	f003 0306 	and.w	r3, r3, #6
 8008f8e:	2b04      	cmp	r3, #4
 8008f90:	bf18      	it	ne
 8008f92:	2500      	movne	r5, #0
 8008f94:	6832      	ldr	r2, [r6, #0]
 8008f96:	f04f 0600 	mov.w	r6, #0
 8008f9a:	68a3      	ldr	r3, [r4, #8]
 8008f9c:	bf08      	it	eq
 8008f9e:	1aad      	subeq	r5, r5, r2
 8008fa0:	6922      	ldr	r2, [r4, #16]
 8008fa2:	bf08      	it	eq
 8008fa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	bfc4      	itt	gt
 8008fac:	1a9b      	subgt	r3, r3, r2
 8008fae:	18ed      	addgt	r5, r5, r3
 8008fb0:	341a      	adds	r4, #26
 8008fb2:	42b5      	cmp	r5, r6
 8008fb4:	d11a      	bne.n	8008fec <_printf_common+0xcc>
 8008fb6:	2000      	movs	r0, #0
 8008fb8:	e008      	b.n	8008fcc <_printf_common+0xac>
 8008fba:	2301      	movs	r3, #1
 8008fbc:	4652      	mov	r2, sl
 8008fbe:	4649      	mov	r1, r9
 8008fc0:	4638      	mov	r0, r7
 8008fc2:	47c0      	blx	r8
 8008fc4:	3001      	adds	r0, #1
 8008fc6:	d103      	bne.n	8008fd0 <_printf_common+0xb0>
 8008fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fd0:	3501      	adds	r5, #1
 8008fd2:	e7c4      	b.n	8008f5e <_printf_common+0x3e>
 8008fd4:	2030      	movs	r0, #48	; 0x30
 8008fd6:	18e1      	adds	r1, r4, r3
 8008fd8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008fdc:	1c5a      	adds	r2, r3, #1
 8008fde:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008fe2:	4422      	add	r2, r4
 8008fe4:	3302      	adds	r3, #2
 8008fe6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008fea:	e7c5      	b.n	8008f78 <_printf_common+0x58>
 8008fec:	2301      	movs	r3, #1
 8008fee:	4622      	mov	r2, r4
 8008ff0:	4649      	mov	r1, r9
 8008ff2:	4638      	mov	r0, r7
 8008ff4:	47c0      	blx	r8
 8008ff6:	3001      	adds	r0, #1
 8008ff8:	d0e6      	beq.n	8008fc8 <_printf_common+0xa8>
 8008ffa:	3601      	adds	r6, #1
 8008ffc:	e7d9      	b.n	8008fb2 <_printf_common+0x92>
	...

08009000 <_printf_i>:
 8009000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009004:	7e0f      	ldrb	r7, [r1, #24]
 8009006:	4691      	mov	r9, r2
 8009008:	2f78      	cmp	r7, #120	; 0x78
 800900a:	4680      	mov	r8, r0
 800900c:	460c      	mov	r4, r1
 800900e:	469a      	mov	sl, r3
 8009010:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009012:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009016:	d807      	bhi.n	8009028 <_printf_i+0x28>
 8009018:	2f62      	cmp	r7, #98	; 0x62
 800901a:	d80a      	bhi.n	8009032 <_printf_i+0x32>
 800901c:	2f00      	cmp	r7, #0
 800901e:	f000 80d9 	beq.w	80091d4 <_printf_i+0x1d4>
 8009022:	2f58      	cmp	r7, #88	; 0x58
 8009024:	f000 80a4 	beq.w	8009170 <_printf_i+0x170>
 8009028:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800902c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009030:	e03a      	b.n	80090a8 <_printf_i+0xa8>
 8009032:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009036:	2b15      	cmp	r3, #21
 8009038:	d8f6      	bhi.n	8009028 <_printf_i+0x28>
 800903a:	a101      	add	r1, pc, #4	; (adr r1, 8009040 <_printf_i+0x40>)
 800903c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009040:	08009099 	.word	0x08009099
 8009044:	080090ad 	.word	0x080090ad
 8009048:	08009029 	.word	0x08009029
 800904c:	08009029 	.word	0x08009029
 8009050:	08009029 	.word	0x08009029
 8009054:	08009029 	.word	0x08009029
 8009058:	080090ad 	.word	0x080090ad
 800905c:	08009029 	.word	0x08009029
 8009060:	08009029 	.word	0x08009029
 8009064:	08009029 	.word	0x08009029
 8009068:	08009029 	.word	0x08009029
 800906c:	080091bb 	.word	0x080091bb
 8009070:	080090dd 	.word	0x080090dd
 8009074:	0800919d 	.word	0x0800919d
 8009078:	08009029 	.word	0x08009029
 800907c:	08009029 	.word	0x08009029
 8009080:	080091dd 	.word	0x080091dd
 8009084:	08009029 	.word	0x08009029
 8009088:	080090dd 	.word	0x080090dd
 800908c:	08009029 	.word	0x08009029
 8009090:	08009029 	.word	0x08009029
 8009094:	080091a5 	.word	0x080091a5
 8009098:	682b      	ldr	r3, [r5, #0]
 800909a:	1d1a      	adds	r2, r3, #4
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	602a      	str	r2, [r5, #0]
 80090a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80090a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80090a8:	2301      	movs	r3, #1
 80090aa:	e0a4      	b.n	80091f6 <_printf_i+0x1f6>
 80090ac:	6820      	ldr	r0, [r4, #0]
 80090ae:	6829      	ldr	r1, [r5, #0]
 80090b0:	0606      	lsls	r6, r0, #24
 80090b2:	f101 0304 	add.w	r3, r1, #4
 80090b6:	d50a      	bpl.n	80090ce <_printf_i+0xce>
 80090b8:	680e      	ldr	r6, [r1, #0]
 80090ba:	602b      	str	r3, [r5, #0]
 80090bc:	2e00      	cmp	r6, #0
 80090be:	da03      	bge.n	80090c8 <_printf_i+0xc8>
 80090c0:	232d      	movs	r3, #45	; 0x2d
 80090c2:	4276      	negs	r6, r6
 80090c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090c8:	230a      	movs	r3, #10
 80090ca:	485e      	ldr	r0, [pc, #376]	; (8009244 <_printf_i+0x244>)
 80090cc:	e019      	b.n	8009102 <_printf_i+0x102>
 80090ce:	680e      	ldr	r6, [r1, #0]
 80090d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80090d4:	602b      	str	r3, [r5, #0]
 80090d6:	bf18      	it	ne
 80090d8:	b236      	sxthne	r6, r6
 80090da:	e7ef      	b.n	80090bc <_printf_i+0xbc>
 80090dc:	682b      	ldr	r3, [r5, #0]
 80090de:	6820      	ldr	r0, [r4, #0]
 80090e0:	1d19      	adds	r1, r3, #4
 80090e2:	6029      	str	r1, [r5, #0]
 80090e4:	0601      	lsls	r1, r0, #24
 80090e6:	d501      	bpl.n	80090ec <_printf_i+0xec>
 80090e8:	681e      	ldr	r6, [r3, #0]
 80090ea:	e002      	b.n	80090f2 <_printf_i+0xf2>
 80090ec:	0646      	lsls	r6, r0, #25
 80090ee:	d5fb      	bpl.n	80090e8 <_printf_i+0xe8>
 80090f0:	881e      	ldrh	r6, [r3, #0]
 80090f2:	2f6f      	cmp	r7, #111	; 0x6f
 80090f4:	bf0c      	ite	eq
 80090f6:	2308      	moveq	r3, #8
 80090f8:	230a      	movne	r3, #10
 80090fa:	4852      	ldr	r0, [pc, #328]	; (8009244 <_printf_i+0x244>)
 80090fc:	2100      	movs	r1, #0
 80090fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009102:	6865      	ldr	r5, [r4, #4]
 8009104:	2d00      	cmp	r5, #0
 8009106:	bfa8      	it	ge
 8009108:	6821      	ldrge	r1, [r4, #0]
 800910a:	60a5      	str	r5, [r4, #8]
 800910c:	bfa4      	itt	ge
 800910e:	f021 0104 	bicge.w	r1, r1, #4
 8009112:	6021      	strge	r1, [r4, #0]
 8009114:	b90e      	cbnz	r6, 800911a <_printf_i+0x11a>
 8009116:	2d00      	cmp	r5, #0
 8009118:	d04d      	beq.n	80091b6 <_printf_i+0x1b6>
 800911a:	4615      	mov	r5, r2
 800911c:	fbb6 f1f3 	udiv	r1, r6, r3
 8009120:	fb03 6711 	mls	r7, r3, r1, r6
 8009124:	5dc7      	ldrb	r7, [r0, r7]
 8009126:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800912a:	4637      	mov	r7, r6
 800912c:	42bb      	cmp	r3, r7
 800912e:	460e      	mov	r6, r1
 8009130:	d9f4      	bls.n	800911c <_printf_i+0x11c>
 8009132:	2b08      	cmp	r3, #8
 8009134:	d10b      	bne.n	800914e <_printf_i+0x14e>
 8009136:	6823      	ldr	r3, [r4, #0]
 8009138:	07de      	lsls	r6, r3, #31
 800913a:	d508      	bpl.n	800914e <_printf_i+0x14e>
 800913c:	6923      	ldr	r3, [r4, #16]
 800913e:	6861      	ldr	r1, [r4, #4]
 8009140:	4299      	cmp	r1, r3
 8009142:	bfde      	ittt	le
 8009144:	2330      	movle	r3, #48	; 0x30
 8009146:	f805 3c01 	strble.w	r3, [r5, #-1]
 800914a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800914e:	1b52      	subs	r2, r2, r5
 8009150:	6122      	str	r2, [r4, #16]
 8009152:	464b      	mov	r3, r9
 8009154:	4621      	mov	r1, r4
 8009156:	4640      	mov	r0, r8
 8009158:	f8cd a000 	str.w	sl, [sp]
 800915c:	aa03      	add	r2, sp, #12
 800915e:	f7ff fedf 	bl	8008f20 <_printf_common>
 8009162:	3001      	adds	r0, #1
 8009164:	d14c      	bne.n	8009200 <_printf_i+0x200>
 8009166:	f04f 30ff 	mov.w	r0, #4294967295
 800916a:	b004      	add	sp, #16
 800916c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009170:	4834      	ldr	r0, [pc, #208]	; (8009244 <_printf_i+0x244>)
 8009172:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009176:	6829      	ldr	r1, [r5, #0]
 8009178:	6823      	ldr	r3, [r4, #0]
 800917a:	f851 6b04 	ldr.w	r6, [r1], #4
 800917e:	6029      	str	r1, [r5, #0]
 8009180:	061d      	lsls	r5, r3, #24
 8009182:	d514      	bpl.n	80091ae <_printf_i+0x1ae>
 8009184:	07df      	lsls	r7, r3, #31
 8009186:	bf44      	itt	mi
 8009188:	f043 0320 	orrmi.w	r3, r3, #32
 800918c:	6023      	strmi	r3, [r4, #0]
 800918e:	b91e      	cbnz	r6, 8009198 <_printf_i+0x198>
 8009190:	6823      	ldr	r3, [r4, #0]
 8009192:	f023 0320 	bic.w	r3, r3, #32
 8009196:	6023      	str	r3, [r4, #0]
 8009198:	2310      	movs	r3, #16
 800919a:	e7af      	b.n	80090fc <_printf_i+0xfc>
 800919c:	6823      	ldr	r3, [r4, #0]
 800919e:	f043 0320 	orr.w	r3, r3, #32
 80091a2:	6023      	str	r3, [r4, #0]
 80091a4:	2378      	movs	r3, #120	; 0x78
 80091a6:	4828      	ldr	r0, [pc, #160]	; (8009248 <_printf_i+0x248>)
 80091a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80091ac:	e7e3      	b.n	8009176 <_printf_i+0x176>
 80091ae:	0659      	lsls	r1, r3, #25
 80091b0:	bf48      	it	mi
 80091b2:	b2b6      	uxthmi	r6, r6
 80091b4:	e7e6      	b.n	8009184 <_printf_i+0x184>
 80091b6:	4615      	mov	r5, r2
 80091b8:	e7bb      	b.n	8009132 <_printf_i+0x132>
 80091ba:	682b      	ldr	r3, [r5, #0]
 80091bc:	6826      	ldr	r6, [r4, #0]
 80091be:	1d18      	adds	r0, r3, #4
 80091c0:	6961      	ldr	r1, [r4, #20]
 80091c2:	6028      	str	r0, [r5, #0]
 80091c4:	0635      	lsls	r5, r6, #24
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	d501      	bpl.n	80091ce <_printf_i+0x1ce>
 80091ca:	6019      	str	r1, [r3, #0]
 80091cc:	e002      	b.n	80091d4 <_printf_i+0x1d4>
 80091ce:	0670      	lsls	r0, r6, #25
 80091d0:	d5fb      	bpl.n	80091ca <_printf_i+0x1ca>
 80091d2:	8019      	strh	r1, [r3, #0]
 80091d4:	2300      	movs	r3, #0
 80091d6:	4615      	mov	r5, r2
 80091d8:	6123      	str	r3, [r4, #16]
 80091da:	e7ba      	b.n	8009152 <_printf_i+0x152>
 80091dc:	682b      	ldr	r3, [r5, #0]
 80091de:	2100      	movs	r1, #0
 80091e0:	1d1a      	adds	r2, r3, #4
 80091e2:	602a      	str	r2, [r5, #0]
 80091e4:	681d      	ldr	r5, [r3, #0]
 80091e6:	6862      	ldr	r2, [r4, #4]
 80091e8:	4628      	mov	r0, r5
 80091ea:	f002 fa0b 	bl	800b604 <memchr>
 80091ee:	b108      	cbz	r0, 80091f4 <_printf_i+0x1f4>
 80091f0:	1b40      	subs	r0, r0, r5
 80091f2:	6060      	str	r0, [r4, #4]
 80091f4:	6863      	ldr	r3, [r4, #4]
 80091f6:	6123      	str	r3, [r4, #16]
 80091f8:	2300      	movs	r3, #0
 80091fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091fe:	e7a8      	b.n	8009152 <_printf_i+0x152>
 8009200:	462a      	mov	r2, r5
 8009202:	4649      	mov	r1, r9
 8009204:	4640      	mov	r0, r8
 8009206:	6923      	ldr	r3, [r4, #16]
 8009208:	47d0      	blx	sl
 800920a:	3001      	adds	r0, #1
 800920c:	d0ab      	beq.n	8009166 <_printf_i+0x166>
 800920e:	6823      	ldr	r3, [r4, #0]
 8009210:	079b      	lsls	r3, r3, #30
 8009212:	d413      	bmi.n	800923c <_printf_i+0x23c>
 8009214:	68e0      	ldr	r0, [r4, #12]
 8009216:	9b03      	ldr	r3, [sp, #12]
 8009218:	4298      	cmp	r0, r3
 800921a:	bfb8      	it	lt
 800921c:	4618      	movlt	r0, r3
 800921e:	e7a4      	b.n	800916a <_printf_i+0x16a>
 8009220:	2301      	movs	r3, #1
 8009222:	4632      	mov	r2, r6
 8009224:	4649      	mov	r1, r9
 8009226:	4640      	mov	r0, r8
 8009228:	47d0      	blx	sl
 800922a:	3001      	adds	r0, #1
 800922c:	d09b      	beq.n	8009166 <_printf_i+0x166>
 800922e:	3501      	adds	r5, #1
 8009230:	68e3      	ldr	r3, [r4, #12]
 8009232:	9903      	ldr	r1, [sp, #12]
 8009234:	1a5b      	subs	r3, r3, r1
 8009236:	42ab      	cmp	r3, r5
 8009238:	dcf2      	bgt.n	8009220 <_printf_i+0x220>
 800923a:	e7eb      	b.n	8009214 <_printf_i+0x214>
 800923c:	2500      	movs	r5, #0
 800923e:	f104 0619 	add.w	r6, r4, #25
 8009242:	e7f5      	b.n	8009230 <_printf_i+0x230>
 8009244:	0800da46 	.word	0x0800da46
 8009248:	0800da57 	.word	0x0800da57

0800924c <cleanup_glue>:
 800924c:	b538      	push	{r3, r4, r5, lr}
 800924e:	460c      	mov	r4, r1
 8009250:	6809      	ldr	r1, [r1, #0]
 8009252:	4605      	mov	r5, r0
 8009254:	b109      	cbz	r1, 800925a <cleanup_glue+0xe>
 8009256:	f7ff fff9 	bl	800924c <cleanup_glue>
 800925a:	4621      	mov	r1, r4
 800925c:	4628      	mov	r0, r5
 800925e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009262:	f7ff bab7 	b.w	80087d4 <_free_r>
	...

08009268 <_reclaim_reent>:
 8009268:	4b2c      	ldr	r3, [pc, #176]	; (800931c <_reclaim_reent+0xb4>)
 800926a:	b570      	push	{r4, r5, r6, lr}
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	4604      	mov	r4, r0
 8009270:	4283      	cmp	r3, r0
 8009272:	d051      	beq.n	8009318 <_reclaim_reent+0xb0>
 8009274:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009276:	b143      	cbz	r3, 800928a <_reclaim_reent+0x22>
 8009278:	68db      	ldr	r3, [r3, #12]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d14a      	bne.n	8009314 <_reclaim_reent+0xac>
 800927e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009280:	6819      	ldr	r1, [r3, #0]
 8009282:	b111      	cbz	r1, 800928a <_reclaim_reent+0x22>
 8009284:	4620      	mov	r0, r4
 8009286:	f7ff faa5 	bl	80087d4 <_free_r>
 800928a:	6961      	ldr	r1, [r4, #20]
 800928c:	b111      	cbz	r1, 8009294 <_reclaim_reent+0x2c>
 800928e:	4620      	mov	r0, r4
 8009290:	f7ff faa0 	bl	80087d4 <_free_r>
 8009294:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009296:	b111      	cbz	r1, 800929e <_reclaim_reent+0x36>
 8009298:	4620      	mov	r0, r4
 800929a:	f7ff fa9b 	bl	80087d4 <_free_r>
 800929e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80092a0:	b111      	cbz	r1, 80092a8 <_reclaim_reent+0x40>
 80092a2:	4620      	mov	r0, r4
 80092a4:	f7ff fa96 	bl	80087d4 <_free_r>
 80092a8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80092aa:	b111      	cbz	r1, 80092b2 <_reclaim_reent+0x4a>
 80092ac:	4620      	mov	r0, r4
 80092ae:	f7ff fa91 	bl	80087d4 <_free_r>
 80092b2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80092b4:	b111      	cbz	r1, 80092bc <_reclaim_reent+0x54>
 80092b6:	4620      	mov	r0, r4
 80092b8:	f7ff fa8c 	bl	80087d4 <_free_r>
 80092bc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80092be:	b111      	cbz	r1, 80092c6 <_reclaim_reent+0x5e>
 80092c0:	4620      	mov	r0, r4
 80092c2:	f7ff fa87 	bl	80087d4 <_free_r>
 80092c6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80092c8:	b111      	cbz	r1, 80092d0 <_reclaim_reent+0x68>
 80092ca:	4620      	mov	r0, r4
 80092cc:	f7ff fa82 	bl	80087d4 <_free_r>
 80092d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092d2:	b111      	cbz	r1, 80092da <_reclaim_reent+0x72>
 80092d4:	4620      	mov	r0, r4
 80092d6:	f7ff fa7d 	bl	80087d4 <_free_r>
 80092da:	69a3      	ldr	r3, [r4, #24]
 80092dc:	b1e3      	cbz	r3, 8009318 <_reclaim_reent+0xb0>
 80092de:	4620      	mov	r0, r4
 80092e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80092e2:	4798      	blx	r3
 80092e4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80092e6:	b1b9      	cbz	r1, 8009318 <_reclaim_reent+0xb0>
 80092e8:	4620      	mov	r0, r4
 80092ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092ee:	f7ff bfad 	b.w	800924c <cleanup_glue>
 80092f2:	5949      	ldr	r1, [r1, r5]
 80092f4:	b941      	cbnz	r1, 8009308 <_reclaim_reent+0xa0>
 80092f6:	3504      	adds	r5, #4
 80092f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092fa:	2d80      	cmp	r5, #128	; 0x80
 80092fc:	68d9      	ldr	r1, [r3, #12]
 80092fe:	d1f8      	bne.n	80092f2 <_reclaim_reent+0x8a>
 8009300:	4620      	mov	r0, r4
 8009302:	f7ff fa67 	bl	80087d4 <_free_r>
 8009306:	e7ba      	b.n	800927e <_reclaim_reent+0x16>
 8009308:	680e      	ldr	r6, [r1, #0]
 800930a:	4620      	mov	r0, r4
 800930c:	f7ff fa62 	bl	80087d4 <_free_r>
 8009310:	4631      	mov	r1, r6
 8009312:	e7ef      	b.n	80092f4 <_reclaim_reent+0x8c>
 8009314:	2500      	movs	r5, #0
 8009316:	e7ef      	b.n	80092f8 <_reclaim_reent+0x90>
 8009318:	bd70      	pop	{r4, r5, r6, pc}
 800931a:	bf00      	nop
 800931c:	20000010 	.word	0x20000010

08009320 <_sbrk_r>:
 8009320:	b538      	push	{r3, r4, r5, lr}
 8009322:	2300      	movs	r3, #0
 8009324:	4d05      	ldr	r5, [pc, #20]	; (800933c <_sbrk_r+0x1c>)
 8009326:	4604      	mov	r4, r0
 8009328:	4608      	mov	r0, r1
 800932a:	602b      	str	r3, [r5, #0]
 800932c:	f7f9 fe6e 	bl	800300c <_sbrk>
 8009330:	1c43      	adds	r3, r0, #1
 8009332:	d102      	bne.n	800933a <_sbrk_r+0x1a>
 8009334:	682b      	ldr	r3, [r5, #0]
 8009336:	b103      	cbz	r3, 800933a <_sbrk_r+0x1a>
 8009338:	6023      	str	r3, [r4, #0]
 800933a:	bd38      	pop	{r3, r4, r5, pc}
 800933c:	200008e0 	.word	0x200008e0

08009340 <siprintf>:
 8009340:	b40e      	push	{r1, r2, r3}
 8009342:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009346:	b500      	push	{lr}
 8009348:	b09c      	sub	sp, #112	; 0x70
 800934a:	ab1d      	add	r3, sp, #116	; 0x74
 800934c:	9002      	str	r0, [sp, #8]
 800934e:	9006      	str	r0, [sp, #24]
 8009350:	9107      	str	r1, [sp, #28]
 8009352:	9104      	str	r1, [sp, #16]
 8009354:	4808      	ldr	r0, [pc, #32]	; (8009378 <siprintf+0x38>)
 8009356:	4909      	ldr	r1, [pc, #36]	; (800937c <siprintf+0x3c>)
 8009358:	f853 2b04 	ldr.w	r2, [r3], #4
 800935c:	9105      	str	r1, [sp, #20]
 800935e:	6800      	ldr	r0, [r0, #0]
 8009360:	a902      	add	r1, sp, #8
 8009362:	9301      	str	r3, [sp, #4]
 8009364:	f002 fe90 	bl	800c088 <_svfiprintf_r>
 8009368:	2200      	movs	r2, #0
 800936a:	9b02      	ldr	r3, [sp, #8]
 800936c:	701a      	strb	r2, [r3, #0]
 800936e:	b01c      	add	sp, #112	; 0x70
 8009370:	f85d eb04 	ldr.w	lr, [sp], #4
 8009374:	b003      	add	sp, #12
 8009376:	4770      	bx	lr
 8009378:	20000010 	.word	0x20000010
 800937c:	ffff0208 	.word	0xffff0208

08009380 <__sread>:
 8009380:	b510      	push	{r4, lr}
 8009382:	460c      	mov	r4, r1
 8009384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009388:	f002 ff7e 	bl	800c288 <_read_r>
 800938c:	2800      	cmp	r0, #0
 800938e:	bfab      	itete	ge
 8009390:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009392:	89a3      	ldrhlt	r3, [r4, #12]
 8009394:	181b      	addge	r3, r3, r0
 8009396:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800939a:	bfac      	ite	ge
 800939c:	6563      	strge	r3, [r4, #84]	; 0x54
 800939e:	81a3      	strhlt	r3, [r4, #12]
 80093a0:	bd10      	pop	{r4, pc}

080093a2 <__swrite>:
 80093a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093a6:	461f      	mov	r7, r3
 80093a8:	898b      	ldrh	r3, [r1, #12]
 80093aa:	4605      	mov	r5, r0
 80093ac:	05db      	lsls	r3, r3, #23
 80093ae:	460c      	mov	r4, r1
 80093b0:	4616      	mov	r6, r2
 80093b2:	d505      	bpl.n	80093c0 <__swrite+0x1e>
 80093b4:	2302      	movs	r3, #2
 80093b6:	2200      	movs	r2, #0
 80093b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093bc:	f002 f8fe 	bl	800b5bc <_lseek_r>
 80093c0:	89a3      	ldrh	r3, [r4, #12]
 80093c2:	4632      	mov	r2, r6
 80093c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80093c8:	81a3      	strh	r3, [r4, #12]
 80093ca:	4628      	mov	r0, r5
 80093cc:	463b      	mov	r3, r7
 80093ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093d6:	f000 be2b 	b.w	800a030 <_write_r>

080093da <__sseek>:
 80093da:	b510      	push	{r4, lr}
 80093dc:	460c      	mov	r4, r1
 80093de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093e2:	f002 f8eb 	bl	800b5bc <_lseek_r>
 80093e6:	1c43      	adds	r3, r0, #1
 80093e8:	89a3      	ldrh	r3, [r4, #12]
 80093ea:	bf15      	itete	ne
 80093ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80093ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80093f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80093f6:	81a3      	strheq	r3, [r4, #12]
 80093f8:	bf18      	it	ne
 80093fa:	81a3      	strhne	r3, [r4, #12]
 80093fc:	bd10      	pop	{r4, pc}

080093fe <__sclose>:
 80093fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009402:	f000 be27 	b.w	800a054 <_close_r>

08009406 <sulp>:
 8009406:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800940a:	460f      	mov	r7, r1
 800940c:	4690      	mov	r8, r2
 800940e:	f002 fc83 	bl	800bd18 <__ulp>
 8009412:	4604      	mov	r4, r0
 8009414:	460d      	mov	r5, r1
 8009416:	f1b8 0f00 	cmp.w	r8, #0
 800941a:	d011      	beq.n	8009440 <sulp+0x3a>
 800941c:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009420:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009424:	2b00      	cmp	r3, #0
 8009426:	dd0b      	ble.n	8009440 <sulp+0x3a>
 8009428:	2400      	movs	r4, #0
 800942a:	051b      	lsls	r3, r3, #20
 800942c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009430:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009434:	4622      	mov	r2, r4
 8009436:	462b      	mov	r3, r5
 8009438:	f7f7 f972 	bl	8000720 <__aeabi_dmul>
 800943c:	4604      	mov	r4, r0
 800943e:	460d      	mov	r5, r1
 8009440:	4620      	mov	r0, r4
 8009442:	4629      	mov	r1, r5
 8009444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009448 <_strtod_l>:
 8009448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800944c:	469b      	mov	fp, r3
 800944e:	2300      	movs	r3, #0
 8009450:	b09f      	sub	sp, #124	; 0x7c
 8009452:	931a      	str	r3, [sp, #104]	; 0x68
 8009454:	4b9e      	ldr	r3, [pc, #632]	; (80096d0 <_strtod_l+0x288>)
 8009456:	4682      	mov	sl, r0
 8009458:	681f      	ldr	r7, [r3, #0]
 800945a:	460e      	mov	r6, r1
 800945c:	4638      	mov	r0, r7
 800945e:	9215      	str	r2, [sp, #84]	; 0x54
 8009460:	f7f6 fee6 	bl	8000230 <strlen>
 8009464:	f04f 0800 	mov.w	r8, #0
 8009468:	4604      	mov	r4, r0
 800946a:	f04f 0900 	mov.w	r9, #0
 800946e:	9619      	str	r6, [sp, #100]	; 0x64
 8009470:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009472:	781a      	ldrb	r2, [r3, #0]
 8009474:	2a2b      	cmp	r2, #43	; 0x2b
 8009476:	d04c      	beq.n	8009512 <_strtod_l+0xca>
 8009478:	d83a      	bhi.n	80094f0 <_strtod_l+0xa8>
 800947a:	2a0d      	cmp	r2, #13
 800947c:	d833      	bhi.n	80094e6 <_strtod_l+0x9e>
 800947e:	2a08      	cmp	r2, #8
 8009480:	d833      	bhi.n	80094ea <_strtod_l+0xa2>
 8009482:	2a00      	cmp	r2, #0
 8009484:	d03d      	beq.n	8009502 <_strtod_l+0xba>
 8009486:	2300      	movs	r3, #0
 8009488:	930a      	str	r3, [sp, #40]	; 0x28
 800948a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800948c:	782b      	ldrb	r3, [r5, #0]
 800948e:	2b30      	cmp	r3, #48	; 0x30
 8009490:	f040 80aa 	bne.w	80095e8 <_strtod_l+0x1a0>
 8009494:	786b      	ldrb	r3, [r5, #1]
 8009496:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800949a:	2b58      	cmp	r3, #88	; 0x58
 800949c:	d166      	bne.n	800956c <_strtod_l+0x124>
 800949e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094a0:	4650      	mov	r0, sl
 80094a2:	9301      	str	r3, [sp, #4]
 80094a4:	ab1a      	add	r3, sp, #104	; 0x68
 80094a6:	9300      	str	r3, [sp, #0]
 80094a8:	4a8a      	ldr	r2, [pc, #552]	; (80096d4 <_strtod_l+0x28c>)
 80094aa:	f8cd b008 	str.w	fp, [sp, #8]
 80094ae:	ab1b      	add	r3, sp, #108	; 0x6c
 80094b0:	a919      	add	r1, sp, #100	; 0x64
 80094b2:	f001 fd81 	bl	800afb8 <__gethex>
 80094b6:	f010 0607 	ands.w	r6, r0, #7
 80094ba:	4604      	mov	r4, r0
 80094bc:	d005      	beq.n	80094ca <_strtod_l+0x82>
 80094be:	2e06      	cmp	r6, #6
 80094c0:	d129      	bne.n	8009516 <_strtod_l+0xce>
 80094c2:	2300      	movs	r3, #0
 80094c4:	3501      	adds	r5, #1
 80094c6:	9519      	str	r5, [sp, #100]	; 0x64
 80094c8:	930a      	str	r3, [sp, #40]	; 0x28
 80094ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	f040 858a 	bne.w	8009fe6 <_strtod_l+0xb9e>
 80094d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094d4:	b1d3      	cbz	r3, 800950c <_strtod_l+0xc4>
 80094d6:	4642      	mov	r2, r8
 80094d8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80094dc:	4610      	mov	r0, r2
 80094de:	4619      	mov	r1, r3
 80094e0:	b01f      	add	sp, #124	; 0x7c
 80094e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e6:	2a20      	cmp	r2, #32
 80094e8:	d1cd      	bne.n	8009486 <_strtod_l+0x3e>
 80094ea:	3301      	adds	r3, #1
 80094ec:	9319      	str	r3, [sp, #100]	; 0x64
 80094ee:	e7bf      	b.n	8009470 <_strtod_l+0x28>
 80094f0:	2a2d      	cmp	r2, #45	; 0x2d
 80094f2:	d1c8      	bne.n	8009486 <_strtod_l+0x3e>
 80094f4:	2201      	movs	r2, #1
 80094f6:	920a      	str	r2, [sp, #40]	; 0x28
 80094f8:	1c5a      	adds	r2, r3, #1
 80094fa:	9219      	str	r2, [sp, #100]	; 0x64
 80094fc:	785b      	ldrb	r3, [r3, #1]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d1c3      	bne.n	800948a <_strtod_l+0x42>
 8009502:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009504:	9619      	str	r6, [sp, #100]	; 0x64
 8009506:	2b00      	cmp	r3, #0
 8009508:	f040 856b 	bne.w	8009fe2 <_strtod_l+0xb9a>
 800950c:	4642      	mov	r2, r8
 800950e:	464b      	mov	r3, r9
 8009510:	e7e4      	b.n	80094dc <_strtod_l+0x94>
 8009512:	2200      	movs	r2, #0
 8009514:	e7ef      	b.n	80094f6 <_strtod_l+0xae>
 8009516:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009518:	b13a      	cbz	r2, 800952a <_strtod_l+0xe2>
 800951a:	2135      	movs	r1, #53	; 0x35
 800951c:	a81c      	add	r0, sp, #112	; 0x70
 800951e:	f002 fcff 	bl	800bf20 <__copybits>
 8009522:	4650      	mov	r0, sl
 8009524:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009526:	f002 f8c7 	bl	800b6b8 <_Bfree>
 800952a:	3e01      	subs	r6, #1
 800952c:	2e04      	cmp	r6, #4
 800952e:	d806      	bhi.n	800953e <_strtod_l+0xf6>
 8009530:	e8df f006 	tbb	[pc, r6]
 8009534:	1714030a 	.word	0x1714030a
 8009538:	0a          	.byte	0x0a
 8009539:	00          	.byte	0x00
 800953a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800953e:	0721      	lsls	r1, r4, #28
 8009540:	d5c3      	bpl.n	80094ca <_strtod_l+0x82>
 8009542:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8009546:	e7c0      	b.n	80094ca <_strtod_l+0x82>
 8009548:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800954a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800954e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009552:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009556:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800955a:	e7f0      	b.n	800953e <_strtod_l+0xf6>
 800955c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80096d8 <_strtod_l+0x290>
 8009560:	e7ed      	b.n	800953e <_strtod_l+0xf6>
 8009562:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009566:	f04f 38ff 	mov.w	r8, #4294967295
 800956a:	e7e8      	b.n	800953e <_strtod_l+0xf6>
 800956c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800956e:	1c5a      	adds	r2, r3, #1
 8009570:	9219      	str	r2, [sp, #100]	; 0x64
 8009572:	785b      	ldrb	r3, [r3, #1]
 8009574:	2b30      	cmp	r3, #48	; 0x30
 8009576:	d0f9      	beq.n	800956c <_strtod_l+0x124>
 8009578:	2b00      	cmp	r3, #0
 800957a:	d0a6      	beq.n	80094ca <_strtod_l+0x82>
 800957c:	2301      	movs	r3, #1
 800957e:	9307      	str	r3, [sp, #28]
 8009580:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009582:	220a      	movs	r2, #10
 8009584:	9308      	str	r3, [sp, #32]
 8009586:	2300      	movs	r3, #0
 8009588:	469b      	mov	fp, r3
 800958a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800958e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8009590:	7805      	ldrb	r5, [r0, #0]
 8009592:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8009596:	b2d9      	uxtb	r1, r3
 8009598:	2909      	cmp	r1, #9
 800959a:	d927      	bls.n	80095ec <_strtod_l+0x1a4>
 800959c:	4622      	mov	r2, r4
 800959e:	4639      	mov	r1, r7
 80095a0:	f002 fe8a 	bl	800c2b8 <strncmp>
 80095a4:	2800      	cmp	r0, #0
 80095a6:	d033      	beq.n	8009610 <_strtod_l+0x1c8>
 80095a8:	2000      	movs	r0, #0
 80095aa:	462a      	mov	r2, r5
 80095ac:	465c      	mov	r4, fp
 80095ae:	4603      	mov	r3, r0
 80095b0:	9004      	str	r0, [sp, #16]
 80095b2:	2a65      	cmp	r2, #101	; 0x65
 80095b4:	d001      	beq.n	80095ba <_strtod_l+0x172>
 80095b6:	2a45      	cmp	r2, #69	; 0x45
 80095b8:	d114      	bne.n	80095e4 <_strtod_l+0x19c>
 80095ba:	b91c      	cbnz	r4, 80095c4 <_strtod_l+0x17c>
 80095bc:	9a07      	ldr	r2, [sp, #28]
 80095be:	4302      	orrs	r2, r0
 80095c0:	d09f      	beq.n	8009502 <_strtod_l+0xba>
 80095c2:	2400      	movs	r4, #0
 80095c4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80095c6:	1c72      	adds	r2, r6, #1
 80095c8:	9219      	str	r2, [sp, #100]	; 0x64
 80095ca:	7872      	ldrb	r2, [r6, #1]
 80095cc:	2a2b      	cmp	r2, #43	; 0x2b
 80095ce:	d079      	beq.n	80096c4 <_strtod_l+0x27c>
 80095d0:	2a2d      	cmp	r2, #45	; 0x2d
 80095d2:	f000 8083 	beq.w	80096dc <_strtod_l+0x294>
 80095d6:	2700      	movs	r7, #0
 80095d8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80095dc:	2909      	cmp	r1, #9
 80095de:	f240 8083 	bls.w	80096e8 <_strtod_l+0x2a0>
 80095e2:	9619      	str	r6, [sp, #100]	; 0x64
 80095e4:	2500      	movs	r5, #0
 80095e6:	e09f      	b.n	8009728 <_strtod_l+0x2e0>
 80095e8:	2300      	movs	r3, #0
 80095ea:	e7c8      	b.n	800957e <_strtod_l+0x136>
 80095ec:	f1bb 0f08 	cmp.w	fp, #8
 80095f0:	bfd5      	itete	le
 80095f2:	9906      	ldrle	r1, [sp, #24]
 80095f4:	9905      	ldrgt	r1, [sp, #20]
 80095f6:	fb02 3301 	mlale	r3, r2, r1, r3
 80095fa:	fb02 3301 	mlagt	r3, r2, r1, r3
 80095fe:	f100 0001 	add.w	r0, r0, #1
 8009602:	bfd4      	ite	le
 8009604:	9306      	strle	r3, [sp, #24]
 8009606:	9305      	strgt	r3, [sp, #20]
 8009608:	f10b 0b01 	add.w	fp, fp, #1
 800960c:	9019      	str	r0, [sp, #100]	; 0x64
 800960e:	e7be      	b.n	800958e <_strtod_l+0x146>
 8009610:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009612:	191a      	adds	r2, r3, r4
 8009614:	9219      	str	r2, [sp, #100]	; 0x64
 8009616:	5d1a      	ldrb	r2, [r3, r4]
 8009618:	f1bb 0f00 	cmp.w	fp, #0
 800961c:	d036      	beq.n	800968c <_strtod_l+0x244>
 800961e:	465c      	mov	r4, fp
 8009620:	9004      	str	r0, [sp, #16]
 8009622:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009626:	2b09      	cmp	r3, #9
 8009628:	d912      	bls.n	8009650 <_strtod_l+0x208>
 800962a:	2301      	movs	r3, #1
 800962c:	e7c1      	b.n	80095b2 <_strtod_l+0x16a>
 800962e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009630:	3001      	adds	r0, #1
 8009632:	1c5a      	adds	r2, r3, #1
 8009634:	9219      	str	r2, [sp, #100]	; 0x64
 8009636:	785a      	ldrb	r2, [r3, #1]
 8009638:	2a30      	cmp	r2, #48	; 0x30
 800963a:	d0f8      	beq.n	800962e <_strtod_l+0x1e6>
 800963c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009640:	2b08      	cmp	r3, #8
 8009642:	f200 84d5 	bhi.w	8009ff0 <_strtod_l+0xba8>
 8009646:	9004      	str	r0, [sp, #16]
 8009648:	2000      	movs	r0, #0
 800964a:	4604      	mov	r4, r0
 800964c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800964e:	9308      	str	r3, [sp, #32]
 8009650:	3a30      	subs	r2, #48	; 0x30
 8009652:	f100 0301 	add.w	r3, r0, #1
 8009656:	d013      	beq.n	8009680 <_strtod_l+0x238>
 8009658:	9904      	ldr	r1, [sp, #16]
 800965a:	1905      	adds	r5, r0, r4
 800965c:	4419      	add	r1, r3
 800965e:	9104      	str	r1, [sp, #16]
 8009660:	4623      	mov	r3, r4
 8009662:	210a      	movs	r1, #10
 8009664:	42ab      	cmp	r3, r5
 8009666:	d113      	bne.n	8009690 <_strtod_l+0x248>
 8009668:	1823      	adds	r3, r4, r0
 800966a:	2b08      	cmp	r3, #8
 800966c:	f104 0401 	add.w	r4, r4, #1
 8009670:	4404      	add	r4, r0
 8009672:	dc1b      	bgt.n	80096ac <_strtod_l+0x264>
 8009674:	230a      	movs	r3, #10
 8009676:	9906      	ldr	r1, [sp, #24]
 8009678:	fb03 2301 	mla	r3, r3, r1, r2
 800967c:	9306      	str	r3, [sp, #24]
 800967e:	2300      	movs	r3, #0
 8009680:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009682:	4618      	mov	r0, r3
 8009684:	1c51      	adds	r1, r2, #1
 8009686:	9119      	str	r1, [sp, #100]	; 0x64
 8009688:	7852      	ldrb	r2, [r2, #1]
 800968a:	e7ca      	b.n	8009622 <_strtod_l+0x1da>
 800968c:	4658      	mov	r0, fp
 800968e:	e7d3      	b.n	8009638 <_strtod_l+0x1f0>
 8009690:	2b08      	cmp	r3, #8
 8009692:	dc04      	bgt.n	800969e <_strtod_l+0x256>
 8009694:	9f06      	ldr	r7, [sp, #24]
 8009696:	434f      	muls	r7, r1
 8009698:	9706      	str	r7, [sp, #24]
 800969a:	3301      	adds	r3, #1
 800969c:	e7e2      	b.n	8009664 <_strtod_l+0x21c>
 800969e:	1c5f      	adds	r7, r3, #1
 80096a0:	2f10      	cmp	r7, #16
 80096a2:	bfde      	ittt	le
 80096a4:	9f05      	ldrle	r7, [sp, #20]
 80096a6:	434f      	mulle	r7, r1
 80096a8:	9705      	strle	r7, [sp, #20]
 80096aa:	e7f6      	b.n	800969a <_strtod_l+0x252>
 80096ac:	2c10      	cmp	r4, #16
 80096ae:	bfdf      	itttt	le
 80096b0:	230a      	movle	r3, #10
 80096b2:	9905      	ldrle	r1, [sp, #20]
 80096b4:	fb03 2301 	mlale	r3, r3, r1, r2
 80096b8:	9305      	strle	r3, [sp, #20]
 80096ba:	e7e0      	b.n	800967e <_strtod_l+0x236>
 80096bc:	2300      	movs	r3, #0
 80096be:	9304      	str	r3, [sp, #16]
 80096c0:	2301      	movs	r3, #1
 80096c2:	e77b      	b.n	80095bc <_strtod_l+0x174>
 80096c4:	2700      	movs	r7, #0
 80096c6:	1cb2      	adds	r2, r6, #2
 80096c8:	9219      	str	r2, [sp, #100]	; 0x64
 80096ca:	78b2      	ldrb	r2, [r6, #2]
 80096cc:	e784      	b.n	80095d8 <_strtod_l+0x190>
 80096ce:	bf00      	nop
 80096d0:	0800dbb0 	.word	0x0800dbb0
 80096d4:	0800da68 	.word	0x0800da68
 80096d8:	7ff00000 	.word	0x7ff00000
 80096dc:	2701      	movs	r7, #1
 80096de:	e7f2      	b.n	80096c6 <_strtod_l+0x27e>
 80096e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80096e2:	1c51      	adds	r1, r2, #1
 80096e4:	9119      	str	r1, [sp, #100]	; 0x64
 80096e6:	7852      	ldrb	r2, [r2, #1]
 80096e8:	2a30      	cmp	r2, #48	; 0x30
 80096ea:	d0f9      	beq.n	80096e0 <_strtod_l+0x298>
 80096ec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80096f0:	2908      	cmp	r1, #8
 80096f2:	f63f af77 	bhi.w	80095e4 <_strtod_l+0x19c>
 80096f6:	f04f 0e0a 	mov.w	lr, #10
 80096fa:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80096fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009700:	9209      	str	r2, [sp, #36]	; 0x24
 8009702:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009704:	1c51      	adds	r1, r2, #1
 8009706:	9119      	str	r1, [sp, #100]	; 0x64
 8009708:	7852      	ldrb	r2, [r2, #1]
 800970a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800970e:	2d09      	cmp	r5, #9
 8009710:	d935      	bls.n	800977e <_strtod_l+0x336>
 8009712:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009714:	1b49      	subs	r1, r1, r5
 8009716:	2908      	cmp	r1, #8
 8009718:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800971c:	dc02      	bgt.n	8009724 <_strtod_l+0x2dc>
 800971e:	4565      	cmp	r5, ip
 8009720:	bfa8      	it	ge
 8009722:	4665      	movge	r5, ip
 8009724:	b107      	cbz	r7, 8009728 <_strtod_l+0x2e0>
 8009726:	426d      	negs	r5, r5
 8009728:	2c00      	cmp	r4, #0
 800972a:	d14c      	bne.n	80097c6 <_strtod_l+0x37e>
 800972c:	9907      	ldr	r1, [sp, #28]
 800972e:	4301      	orrs	r1, r0
 8009730:	f47f aecb 	bne.w	80094ca <_strtod_l+0x82>
 8009734:	2b00      	cmp	r3, #0
 8009736:	f47f aee4 	bne.w	8009502 <_strtod_l+0xba>
 800973a:	2a69      	cmp	r2, #105	; 0x69
 800973c:	d026      	beq.n	800978c <_strtod_l+0x344>
 800973e:	dc23      	bgt.n	8009788 <_strtod_l+0x340>
 8009740:	2a49      	cmp	r2, #73	; 0x49
 8009742:	d023      	beq.n	800978c <_strtod_l+0x344>
 8009744:	2a4e      	cmp	r2, #78	; 0x4e
 8009746:	f47f aedc 	bne.w	8009502 <_strtod_l+0xba>
 800974a:	499d      	ldr	r1, [pc, #628]	; (80099c0 <_strtod_l+0x578>)
 800974c:	a819      	add	r0, sp, #100	; 0x64
 800974e:	f001 fe81 	bl	800b454 <__match>
 8009752:	2800      	cmp	r0, #0
 8009754:	f43f aed5 	beq.w	8009502 <_strtod_l+0xba>
 8009758:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800975a:	781b      	ldrb	r3, [r3, #0]
 800975c:	2b28      	cmp	r3, #40	; 0x28
 800975e:	d12c      	bne.n	80097ba <_strtod_l+0x372>
 8009760:	4998      	ldr	r1, [pc, #608]	; (80099c4 <_strtod_l+0x57c>)
 8009762:	aa1c      	add	r2, sp, #112	; 0x70
 8009764:	a819      	add	r0, sp, #100	; 0x64
 8009766:	f001 fe89 	bl	800b47c <__hexnan>
 800976a:	2805      	cmp	r0, #5
 800976c:	d125      	bne.n	80097ba <_strtod_l+0x372>
 800976e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009770:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8009774:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009778:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800977c:	e6a5      	b.n	80094ca <_strtod_l+0x82>
 800977e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8009782:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8009786:	e7bc      	b.n	8009702 <_strtod_l+0x2ba>
 8009788:	2a6e      	cmp	r2, #110	; 0x6e
 800978a:	e7dc      	b.n	8009746 <_strtod_l+0x2fe>
 800978c:	498e      	ldr	r1, [pc, #568]	; (80099c8 <_strtod_l+0x580>)
 800978e:	a819      	add	r0, sp, #100	; 0x64
 8009790:	f001 fe60 	bl	800b454 <__match>
 8009794:	2800      	cmp	r0, #0
 8009796:	f43f aeb4 	beq.w	8009502 <_strtod_l+0xba>
 800979a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800979c:	498b      	ldr	r1, [pc, #556]	; (80099cc <_strtod_l+0x584>)
 800979e:	3b01      	subs	r3, #1
 80097a0:	a819      	add	r0, sp, #100	; 0x64
 80097a2:	9319      	str	r3, [sp, #100]	; 0x64
 80097a4:	f001 fe56 	bl	800b454 <__match>
 80097a8:	b910      	cbnz	r0, 80097b0 <_strtod_l+0x368>
 80097aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80097ac:	3301      	adds	r3, #1
 80097ae:	9319      	str	r3, [sp, #100]	; 0x64
 80097b0:	f04f 0800 	mov.w	r8, #0
 80097b4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 80099d0 <_strtod_l+0x588>
 80097b8:	e687      	b.n	80094ca <_strtod_l+0x82>
 80097ba:	4886      	ldr	r0, [pc, #536]	; (80099d4 <_strtod_l+0x58c>)
 80097bc:	f002 fd76 	bl	800c2ac <nan>
 80097c0:	4680      	mov	r8, r0
 80097c2:	4689      	mov	r9, r1
 80097c4:	e681      	b.n	80094ca <_strtod_l+0x82>
 80097c6:	9b04      	ldr	r3, [sp, #16]
 80097c8:	f1bb 0f00 	cmp.w	fp, #0
 80097cc:	bf08      	it	eq
 80097ce:	46a3      	moveq	fp, r4
 80097d0:	1aeb      	subs	r3, r5, r3
 80097d2:	2c10      	cmp	r4, #16
 80097d4:	9806      	ldr	r0, [sp, #24]
 80097d6:	4626      	mov	r6, r4
 80097d8:	9307      	str	r3, [sp, #28]
 80097da:	bfa8      	it	ge
 80097dc:	2610      	movge	r6, #16
 80097de:	f7f6 ff25 	bl	800062c <__aeabi_ui2d>
 80097e2:	2c09      	cmp	r4, #9
 80097e4:	4680      	mov	r8, r0
 80097e6:	4689      	mov	r9, r1
 80097e8:	dd13      	ble.n	8009812 <_strtod_l+0x3ca>
 80097ea:	4b7b      	ldr	r3, [pc, #492]	; (80099d8 <_strtod_l+0x590>)
 80097ec:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80097f0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80097f4:	f7f6 ff94 	bl	8000720 <__aeabi_dmul>
 80097f8:	4680      	mov	r8, r0
 80097fa:	9805      	ldr	r0, [sp, #20]
 80097fc:	4689      	mov	r9, r1
 80097fe:	f7f6 ff15 	bl	800062c <__aeabi_ui2d>
 8009802:	4602      	mov	r2, r0
 8009804:	460b      	mov	r3, r1
 8009806:	4640      	mov	r0, r8
 8009808:	4649      	mov	r1, r9
 800980a:	f7f6 fdd3 	bl	80003b4 <__adddf3>
 800980e:	4680      	mov	r8, r0
 8009810:	4689      	mov	r9, r1
 8009812:	2c0f      	cmp	r4, #15
 8009814:	dc36      	bgt.n	8009884 <_strtod_l+0x43c>
 8009816:	9b07      	ldr	r3, [sp, #28]
 8009818:	2b00      	cmp	r3, #0
 800981a:	f43f ae56 	beq.w	80094ca <_strtod_l+0x82>
 800981e:	dd22      	ble.n	8009866 <_strtod_l+0x41e>
 8009820:	2b16      	cmp	r3, #22
 8009822:	dc09      	bgt.n	8009838 <_strtod_l+0x3f0>
 8009824:	496c      	ldr	r1, [pc, #432]	; (80099d8 <_strtod_l+0x590>)
 8009826:	4642      	mov	r2, r8
 8009828:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800982c:	464b      	mov	r3, r9
 800982e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009832:	f7f6 ff75 	bl	8000720 <__aeabi_dmul>
 8009836:	e7c3      	b.n	80097c0 <_strtod_l+0x378>
 8009838:	9a07      	ldr	r2, [sp, #28]
 800983a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800983e:	4293      	cmp	r3, r2
 8009840:	db20      	blt.n	8009884 <_strtod_l+0x43c>
 8009842:	4d65      	ldr	r5, [pc, #404]	; (80099d8 <_strtod_l+0x590>)
 8009844:	f1c4 040f 	rsb	r4, r4, #15
 8009848:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800984c:	4642      	mov	r2, r8
 800984e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009852:	464b      	mov	r3, r9
 8009854:	f7f6 ff64 	bl	8000720 <__aeabi_dmul>
 8009858:	9b07      	ldr	r3, [sp, #28]
 800985a:	1b1c      	subs	r4, r3, r4
 800985c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8009860:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009864:	e7e5      	b.n	8009832 <_strtod_l+0x3ea>
 8009866:	9b07      	ldr	r3, [sp, #28]
 8009868:	3316      	adds	r3, #22
 800986a:	db0b      	blt.n	8009884 <_strtod_l+0x43c>
 800986c:	9b04      	ldr	r3, [sp, #16]
 800986e:	4640      	mov	r0, r8
 8009870:	1b5d      	subs	r5, r3, r5
 8009872:	4b59      	ldr	r3, [pc, #356]	; (80099d8 <_strtod_l+0x590>)
 8009874:	4649      	mov	r1, r9
 8009876:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800987a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800987e:	f7f7 f879 	bl	8000974 <__aeabi_ddiv>
 8009882:	e79d      	b.n	80097c0 <_strtod_l+0x378>
 8009884:	9b07      	ldr	r3, [sp, #28]
 8009886:	1ba6      	subs	r6, r4, r6
 8009888:	441e      	add	r6, r3
 800988a:	2e00      	cmp	r6, #0
 800988c:	dd74      	ble.n	8009978 <_strtod_l+0x530>
 800988e:	f016 030f 	ands.w	r3, r6, #15
 8009892:	d00a      	beq.n	80098aa <_strtod_l+0x462>
 8009894:	4950      	ldr	r1, [pc, #320]	; (80099d8 <_strtod_l+0x590>)
 8009896:	4642      	mov	r2, r8
 8009898:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800989c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098a0:	464b      	mov	r3, r9
 80098a2:	f7f6 ff3d 	bl	8000720 <__aeabi_dmul>
 80098a6:	4680      	mov	r8, r0
 80098a8:	4689      	mov	r9, r1
 80098aa:	f036 060f 	bics.w	r6, r6, #15
 80098ae:	d052      	beq.n	8009956 <_strtod_l+0x50e>
 80098b0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80098b4:	dd27      	ble.n	8009906 <_strtod_l+0x4be>
 80098b6:	f04f 0b00 	mov.w	fp, #0
 80098ba:	f8cd b010 	str.w	fp, [sp, #16]
 80098be:	f8cd b020 	str.w	fp, [sp, #32]
 80098c2:	f8cd b018 	str.w	fp, [sp, #24]
 80098c6:	2322      	movs	r3, #34	; 0x22
 80098c8:	f04f 0800 	mov.w	r8, #0
 80098cc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80099d0 <_strtod_l+0x588>
 80098d0:	f8ca 3000 	str.w	r3, [sl]
 80098d4:	9b08      	ldr	r3, [sp, #32]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f43f adf7 	beq.w	80094ca <_strtod_l+0x82>
 80098dc:	4650      	mov	r0, sl
 80098de:	991a      	ldr	r1, [sp, #104]	; 0x68
 80098e0:	f001 feea 	bl	800b6b8 <_Bfree>
 80098e4:	4650      	mov	r0, sl
 80098e6:	9906      	ldr	r1, [sp, #24]
 80098e8:	f001 fee6 	bl	800b6b8 <_Bfree>
 80098ec:	4650      	mov	r0, sl
 80098ee:	9904      	ldr	r1, [sp, #16]
 80098f0:	f001 fee2 	bl	800b6b8 <_Bfree>
 80098f4:	4650      	mov	r0, sl
 80098f6:	9908      	ldr	r1, [sp, #32]
 80098f8:	f001 fede 	bl	800b6b8 <_Bfree>
 80098fc:	4659      	mov	r1, fp
 80098fe:	4650      	mov	r0, sl
 8009900:	f001 feda 	bl	800b6b8 <_Bfree>
 8009904:	e5e1      	b.n	80094ca <_strtod_l+0x82>
 8009906:	4b35      	ldr	r3, [pc, #212]	; (80099dc <_strtod_l+0x594>)
 8009908:	4640      	mov	r0, r8
 800990a:	9305      	str	r3, [sp, #20]
 800990c:	2300      	movs	r3, #0
 800990e:	4649      	mov	r1, r9
 8009910:	461f      	mov	r7, r3
 8009912:	1136      	asrs	r6, r6, #4
 8009914:	2e01      	cmp	r6, #1
 8009916:	dc21      	bgt.n	800995c <_strtod_l+0x514>
 8009918:	b10b      	cbz	r3, 800991e <_strtod_l+0x4d6>
 800991a:	4680      	mov	r8, r0
 800991c:	4689      	mov	r9, r1
 800991e:	4b2f      	ldr	r3, [pc, #188]	; (80099dc <_strtod_l+0x594>)
 8009920:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009924:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009928:	4642      	mov	r2, r8
 800992a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800992e:	464b      	mov	r3, r9
 8009930:	f7f6 fef6 	bl	8000720 <__aeabi_dmul>
 8009934:	4b26      	ldr	r3, [pc, #152]	; (80099d0 <_strtod_l+0x588>)
 8009936:	460a      	mov	r2, r1
 8009938:	400b      	ands	r3, r1
 800993a:	4929      	ldr	r1, [pc, #164]	; (80099e0 <_strtod_l+0x598>)
 800993c:	4680      	mov	r8, r0
 800993e:	428b      	cmp	r3, r1
 8009940:	d8b9      	bhi.n	80098b6 <_strtod_l+0x46e>
 8009942:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009946:	428b      	cmp	r3, r1
 8009948:	bf86      	itte	hi
 800994a:	f04f 38ff 	movhi.w	r8, #4294967295
 800994e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80099e4 <_strtod_l+0x59c>
 8009952:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8009956:	2300      	movs	r3, #0
 8009958:	9305      	str	r3, [sp, #20]
 800995a:	e07f      	b.n	8009a5c <_strtod_l+0x614>
 800995c:	07f2      	lsls	r2, r6, #31
 800995e:	d505      	bpl.n	800996c <_strtod_l+0x524>
 8009960:	9b05      	ldr	r3, [sp, #20]
 8009962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009966:	f7f6 fedb 	bl	8000720 <__aeabi_dmul>
 800996a:	2301      	movs	r3, #1
 800996c:	9a05      	ldr	r2, [sp, #20]
 800996e:	3701      	adds	r7, #1
 8009970:	3208      	adds	r2, #8
 8009972:	1076      	asrs	r6, r6, #1
 8009974:	9205      	str	r2, [sp, #20]
 8009976:	e7cd      	b.n	8009914 <_strtod_l+0x4cc>
 8009978:	d0ed      	beq.n	8009956 <_strtod_l+0x50e>
 800997a:	4276      	negs	r6, r6
 800997c:	f016 020f 	ands.w	r2, r6, #15
 8009980:	d00a      	beq.n	8009998 <_strtod_l+0x550>
 8009982:	4b15      	ldr	r3, [pc, #84]	; (80099d8 <_strtod_l+0x590>)
 8009984:	4640      	mov	r0, r8
 8009986:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800998a:	4649      	mov	r1, r9
 800998c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009990:	f7f6 fff0 	bl	8000974 <__aeabi_ddiv>
 8009994:	4680      	mov	r8, r0
 8009996:	4689      	mov	r9, r1
 8009998:	1136      	asrs	r6, r6, #4
 800999a:	d0dc      	beq.n	8009956 <_strtod_l+0x50e>
 800999c:	2e1f      	cmp	r6, #31
 800999e:	dd23      	ble.n	80099e8 <_strtod_l+0x5a0>
 80099a0:	f04f 0b00 	mov.w	fp, #0
 80099a4:	f8cd b010 	str.w	fp, [sp, #16]
 80099a8:	f8cd b020 	str.w	fp, [sp, #32]
 80099ac:	f8cd b018 	str.w	fp, [sp, #24]
 80099b0:	2322      	movs	r3, #34	; 0x22
 80099b2:	f04f 0800 	mov.w	r8, #0
 80099b6:	f04f 0900 	mov.w	r9, #0
 80099ba:	f8ca 3000 	str.w	r3, [sl]
 80099be:	e789      	b.n	80098d4 <_strtod_l+0x48c>
 80099c0:	0800da41 	.word	0x0800da41
 80099c4:	0800da7c 	.word	0x0800da7c
 80099c8:	0800da39 	.word	0x0800da39
 80099cc:	0800dabb 	.word	0x0800dabb
 80099d0:	7ff00000 	.word	0x7ff00000
 80099d4:	0800dd68 	.word	0x0800dd68
 80099d8:	0800dc48 	.word	0x0800dc48
 80099dc:	0800dc20 	.word	0x0800dc20
 80099e0:	7ca00000 	.word	0x7ca00000
 80099e4:	7fefffff 	.word	0x7fefffff
 80099e8:	f016 0310 	ands.w	r3, r6, #16
 80099ec:	bf18      	it	ne
 80099ee:	236a      	movne	r3, #106	; 0x6a
 80099f0:	4640      	mov	r0, r8
 80099f2:	9305      	str	r3, [sp, #20]
 80099f4:	4649      	mov	r1, r9
 80099f6:	2300      	movs	r3, #0
 80099f8:	4fb0      	ldr	r7, [pc, #704]	; (8009cbc <_strtod_l+0x874>)
 80099fa:	07f2      	lsls	r2, r6, #31
 80099fc:	d504      	bpl.n	8009a08 <_strtod_l+0x5c0>
 80099fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a02:	f7f6 fe8d 	bl	8000720 <__aeabi_dmul>
 8009a06:	2301      	movs	r3, #1
 8009a08:	1076      	asrs	r6, r6, #1
 8009a0a:	f107 0708 	add.w	r7, r7, #8
 8009a0e:	d1f4      	bne.n	80099fa <_strtod_l+0x5b2>
 8009a10:	b10b      	cbz	r3, 8009a16 <_strtod_l+0x5ce>
 8009a12:	4680      	mov	r8, r0
 8009a14:	4689      	mov	r9, r1
 8009a16:	9b05      	ldr	r3, [sp, #20]
 8009a18:	b1c3      	cbz	r3, 8009a4c <_strtod_l+0x604>
 8009a1a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009a1e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	4649      	mov	r1, r9
 8009a26:	dd11      	ble.n	8009a4c <_strtod_l+0x604>
 8009a28:	2b1f      	cmp	r3, #31
 8009a2a:	f340 8127 	ble.w	8009c7c <_strtod_l+0x834>
 8009a2e:	2b34      	cmp	r3, #52	; 0x34
 8009a30:	bfd8      	it	le
 8009a32:	f04f 33ff 	movle.w	r3, #4294967295
 8009a36:	f04f 0800 	mov.w	r8, #0
 8009a3a:	bfcf      	iteee	gt
 8009a3c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009a40:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009a44:	fa03 f202 	lslle.w	r2, r3, r2
 8009a48:	ea02 0901 	andle.w	r9, r2, r1
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	2300      	movs	r3, #0
 8009a50:	4640      	mov	r0, r8
 8009a52:	4649      	mov	r1, r9
 8009a54:	f7f7 f8cc 	bl	8000bf0 <__aeabi_dcmpeq>
 8009a58:	2800      	cmp	r0, #0
 8009a5a:	d1a1      	bne.n	80099a0 <_strtod_l+0x558>
 8009a5c:	9b06      	ldr	r3, [sp, #24]
 8009a5e:	465a      	mov	r2, fp
 8009a60:	9300      	str	r3, [sp, #0]
 8009a62:	4650      	mov	r0, sl
 8009a64:	4623      	mov	r3, r4
 8009a66:	9908      	ldr	r1, [sp, #32]
 8009a68:	f001 fe8e 	bl	800b788 <__s2b>
 8009a6c:	9008      	str	r0, [sp, #32]
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	f43f af21 	beq.w	80098b6 <_strtod_l+0x46e>
 8009a74:	9b04      	ldr	r3, [sp, #16]
 8009a76:	f04f 0b00 	mov.w	fp, #0
 8009a7a:	1b5d      	subs	r5, r3, r5
 8009a7c:	9b07      	ldr	r3, [sp, #28]
 8009a7e:	f8cd b010 	str.w	fp, [sp, #16]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	bfb4      	ite	lt
 8009a86:	462b      	movlt	r3, r5
 8009a88:	2300      	movge	r3, #0
 8009a8a:	930e      	str	r3, [sp, #56]	; 0x38
 8009a8c:	9b07      	ldr	r3, [sp, #28]
 8009a8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009a92:	9314      	str	r3, [sp, #80]	; 0x50
 8009a94:	9b08      	ldr	r3, [sp, #32]
 8009a96:	4650      	mov	r0, sl
 8009a98:	6859      	ldr	r1, [r3, #4]
 8009a9a:	f001 fdcd 	bl	800b638 <_Balloc>
 8009a9e:	9006      	str	r0, [sp, #24]
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	f43f af10 	beq.w	80098c6 <_strtod_l+0x47e>
 8009aa6:	9b08      	ldr	r3, [sp, #32]
 8009aa8:	300c      	adds	r0, #12
 8009aaa:	691a      	ldr	r2, [r3, #16]
 8009aac:	f103 010c 	add.w	r1, r3, #12
 8009ab0:	3202      	adds	r2, #2
 8009ab2:	0092      	lsls	r2, r2, #2
 8009ab4:	f7fe fe78 	bl	80087a8 <memcpy>
 8009ab8:	ab1c      	add	r3, sp, #112	; 0x70
 8009aba:	9301      	str	r3, [sp, #4]
 8009abc:	ab1b      	add	r3, sp, #108	; 0x6c
 8009abe:	9300      	str	r3, [sp, #0]
 8009ac0:	4642      	mov	r2, r8
 8009ac2:	464b      	mov	r3, r9
 8009ac4:	4650      	mov	r0, sl
 8009ac6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8009aca:	f002 f99f 	bl	800be0c <__d2b>
 8009ace:	901a      	str	r0, [sp, #104]	; 0x68
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	f43f aef8 	beq.w	80098c6 <_strtod_l+0x47e>
 8009ad6:	2101      	movs	r1, #1
 8009ad8:	4650      	mov	r0, sl
 8009ada:	f001 feed 	bl	800b8b8 <__i2b>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	9004      	str	r0, [sp, #16]
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f43f aeef 	beq.w	80098c6 <_strtod_l+0x47e>
 8009ae8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009aea:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009aec:	2d00      	cmp	r5, #0
 8009aee:	bfab      	itete	ge
 8009af0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009af2:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8009af4:	18ee      	addge	r6, r5, r3
 8009af6:	1b5c      	sublt	r4, r3, r5
 8009af8:	9b05      	ldr	r3, [sp, #20]
 8009afa:	bfa8      	it	ge
 8009afc:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8009afe:	eba5 0503 	sub.w	r5, r5, r3
 8009b02:	4415      	add	r5, r2
 8009b04:	4b6e      	ldr	r3, [pc, #440]	; (8009cc0 <_strtod_l+0x878>)
 8009b06:	f105 35ff 	add.w	r5, r5, #4294967295
 8009b0a:	bfb8      	it	lt
 8009b0c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8009b0e:	429d      	cmp	r5, r3
 8009b10:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009b14:	f280 80c4 	bge.w	8009ca0 <_strtod_l+0x858>
 8009b18:	1b5b      	subs	r3, r3, r5
 8009b1a:	2b1f      	cmp	r3, #31
 8009b1c:	f04f 0701 	mov.w	r7, #1
 8009b20:	eba2 0203 	sub.w	r2, r2, r3
 8009b24:	f300 80b1 	bgt.w	8009c8a <_strtod_l+0x842>
 8009b28:	2500      	movs	r5, #0
 8009b2a:	fa07 f303 	lsl.w	r3, r7, r3
 8009b2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b30:	18b7      	adds	r7, r6, r2
 8009b32:	9b05      	ldr	r3, [sp, #20]
 8009b34:	42be      	cmp	r6, r7
 8009b36:	4414      	add	r4, r2
 8009b38:	441c      	add	r4, r3
 8009b3a:	4633      	mov	r3, r6
 8009b3c:	bfa8      	it	ge
 8009b3e:	463b      	movge	r3, r7
 8009b40:	42a3      	cmp	r3, r4
 8009b42:	bfa8      	it	ge
 8009b44:	4623      	movge	r3, r4
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	bfc2      	ittt	gt
 8009b4a:	1aff      	subgt	r7, r7, r3
 8009b4c:	1ae4      	subgt	r4, r4, r3
 8009b4e:	1af6      	subgt	r6, r6, r3
 8009b50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	dd17      	ble.n	8009b86 <_strtod_l+0x73e>
 8009b56:	461a      	mov	r2, r3
 8009b58:	4650      	mov	r0, sl
 8009b5a:	9904      	ldr	r1, [sp, #16]
 8009b5c:	f001 ff6a 	bl	800ba34 <__pow5mult>
 8009b60:	9004      	str	r0, [sp, #16]
 8009b62:	2800      	cmp	r0, #0
 8009b64:	f43f aeaf 	beq.w	80098c6 <_strtod_l+0x47e>
 8009b68:	4601      	mov	r1, r0
 8009b6a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009b6c:	4650      	mov	r0, sl
 8009b6e:	f001 feb9 	bl	800b8e4 <__multiply>
 8009b72:	9009      	str	r0, [sp, #36]	; 0x24
 8009b74:	2800      	cmp	r0, #0
 8009b76:	f43f aea6 	beq.w	80098c6 <_strtod_l+0x47e>
 8009b7a:	4650      	mov	r0, sl
 8009b7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009b7e:	f001 fd9b 	bl	800b6b8 <_Bfree>
 8009b82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b84:	931a      	str	r3, [sp, #104]	; 0x68
 8009b86:	2f00      	cmp	r7, #0
 8009b88:	f300 808e 	bgt.w	8009ca8 <_strtod_l+0x860>
 8009b8c:	9b07      	ldr	r3, [sp, #28]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	dd08      	ble.n	8009ba4 <_strtod_l+0x75c>
 8009b92:	4650      	mov	r0, sl
 8009b94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009b96:	9906      	ldr	r1, [sp, #24]
 8009b98:	f001 ff4c 	bl	800ba34 <__pow5mult>
 8009b9c:	9006      	str	r0, [sp, #24]
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	f43f ae91 	beq.w	80098c6 <_strtod_l+0x47e>
 8009ba4:	2c00      	cmp	r4, #0
 8009ba6:	dd08      	ble.n	8009bba <_strtod_l+0x772>
 8009ba8:	4622      	mov	r2, r4
 8009baa:	4650      	mov	r0, sl
 8009bac:	9906      	ldr	r1, [sp, #24]
 8009bae:	f001 ff9b 	bl	800bae8 <__lshift>
 8009bb2:	9006      	str	r0, [sp, #24]
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	f43f ae86 	beq.w	80098c6 <_strtod_l+0x47e>
 8009bba:	2e00      	cmp	r6, #0
 8009bbc:	dd08      	ble.n	8009bd0 <_strtod_l+0x788>
 8009bbe:	4632      	mov	r2, r6
 8009bc0:	4650      	mov	r0, sl
 8009bc2:	9904      	ldr	r1, [sp, #16]
 8009bc4:	f001 ff90 	bl	800bae8 <__lshift>
 8009bc8:	9004      	str	r0, [sp, #16]
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	f43f ae7b 	beq.w	80098c6 <_strtod_l+0x47e>
 8009bd0:	4650      	mov	r0, sl
 8009bd2:	9a06      	ldr	r2, [sp, #24]
 8009bd4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009bd6:	f002 f813 	bl	800bc00 <__mdiff>
 8009bda:	4683      	mov	fp, r0
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	f43f ae72 	beq.w	80098c6 <_strtod_l+0x47e>
 8009be2:	2400      	movs	r4, #0
 8009be4:	68c3      	ldr	r3, [r0, #12]
 8009be6:	9904      	ldr	r1, [sp, #16]
 8009be8:	60c4      	str	r4, [r0, #12]
 8009bea:	930b      	str	r3, [sp, #44]	; 0x2c
 8009bec:	f001 ffec 	bl	800bbc8 <__mcmp>
 8009bf0:	42a0      	cmp	r0, r4
 8009bf2:	da6b      	bge.n	8009ccc <_strtod_l+0x884>
 8009bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bf6:	ea53 0308 	orrs.w	r3, r3, r8
 8009bfa:	f040 8091 	bne.w	8009d20 <_strtod_l+0x8d8>
 8009bfe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	f040 808c 	bne.w	8009d20 <_strtod_l+0x8d8>
 8009c08:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009c0c:	0d1b      	lsrs	r3, r3, #20
 8009c0e:	051b      	lsls	r3, r3, #20
 8009c10:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009c14:	f240 8084 	bls.w	8009d20 <_strtod_l+0x8d8>
 8009c18:	f8db 3014 	ldr.w	r3, [fp, #20]
 8009c1c:	b91b      	cbnz	r3, 8009c26 <_strtod_l+0x7de>
 8009c1e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009c22:	2b01      	cmp	r3, #1
 8009c24:	dd7c      	ble.n	8009d20 <_strtod_l+0x8d8>
 8009c26:	4659      	mov	r1, fp
 8009c28:	2201      	movs	r2, #1
 8009c2a:	4650      	mov	r0, sl
 8009c2c:	f001 ff5c 	bl	800bae8 <__lshift>
 8009c30:	9904      	ldr	r1, [sp, #16]
 8009c32:	4683      	mov	fp, r0
 8009c34:	f001 ffc8 	bl	800bbc8 <__mcmp>
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	dd71      	ble.n	8009d20 <_strtod_l+0x8d8>
 8009c3c:	9905      	ldr	r1, [sp, #20]
 8009c3e:	464b      	mov	r3, r9
 8009c40:	4a20      	ldr	r2, [pc, #128]	; (8009cc4 <_strtod_l+0x87c>)
 8009c42:	2900      	cmp	r1, #0
 8009c44:	f000 808c 	beq.w	8009d60 <_strtod_l+0x918>
 8009c48:	ea02 0109 	and.w	r1, r2, r9
 8009c4c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009c50:	f300 8086 	bgt.w	8009d60 <_strtod_l+0x918>
 8009c54:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009c58:	f77f aeaa 	ble.w	80099b0 <_strtod_l+0x568>
 8009c5c:	4640      	mov	r0, r8
 8009c5e:	4649      	mov	r1, r9
 8009c60:	4b19      	ldr	r3, [pc, #100]	; (8009cc8 <_strtod_l+0x880>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	f7f6 fd5c 	bl	8000720 <__aeabi_dmul>
 8009c68:	460b      	mov	r3, r1
 8009c6a:	4303      	orrs	r3, r0
 8009c6c:	bf08      	it	eq
 8009c6e:	2322      	moveq	r3, #34	; 0x22
 8009c70:	4680      	mov	r8, r0
 8009c72:	4689      	mov	r9, r1
 8009c74:	bf08      	it	eq
 8009c76:	f8ca 3000 	streq.w	r3, [sl]
 8009c7a:	e62f      	b.n	80098dc <_strtod_l+0x494>
 8009c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c80:	fa02 f303 	lsl.w	r3, r2, r3
 8009c84:	ea03 0808 	and.w	r8, r3, r8
 8009c88:	e6e0      	b.n	8009a4c <_strtod_l+0x604>
 8009c8a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8009c8e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8009c92:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8009c96:	35e2      	adds	r5, #226	; 0xe2
 8009c98:	fa07 f505 	lsl.w	r5, r7, r5
 8009c9c:	970f      	str	r7, [sp, #60]	; 0x3c
 8009c9e:	e747      	b.n	8009b30 <_strtod_l+0x6e8>
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	2500      	movs	r5, #0
 8009ca4:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ca6:	e743      	b.n	8009b30 <_strtod_l+0x6e8>
 8009ca8:	463a      	mov	r2, r7
 8009caa:	4650      	mov	r0, sl
 8009cac:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009cae:	f001 ff1b 	bl	800bae8 <__lshift>
 8009cb2:	901a      	str	r0, [sp, #104]	; 0x68
 8009cb4:	2800      	cmp	r0, #0
 8009cb6:	f47f af69 	bne.w	8009b8c <_strtod_l+0x744>
 8009cba:	e604      	b.n	80098c6 <_strtod_l+0x47e>
 8009cbc:	0800da90 	.word	0x0800da90
 8009cc0:	fffffc02 	.word	0xfffffc02
 8009cc4:	7ff00000 	.word	0x7ff00000
 8009cc8:	39500000 	.word	0x39500000
 8009ccc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009cd0:	d165      	bne.n	8009d9e <_strtod_l+0x956>
 8009cd2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009cd8:	b35a      	cbz	r2, 8009d32 <_strtod_l+0x8ea>
 8009cda:	4a99      	ldr	r2, [pc, #612]	; (8009f40 <_strtod_l+0xaf8>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d12b      	bne.n	8009d38 <_strtod_l+0x8f0>
 8009ce0:	9b05      	ldr	r3, [sp, #20]
 8009ce2:	4641      	mov	r1, r8
 8009ce4:	b303      	cbz	r3, 8009d28 <_strtod_l+0x8e0>
 8009ce6:	464a      	mov	r2, r9
 8009ce8:	4b96      	ldr	r3, [pc, #600]	; (8009f44 <_strtod_l+0xafc>)
 8009cea:	4013      	ands	r3, r2
 8009cec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8009cf4:	d81b      	bhi.n	8009d2e <_strtod_l+0x8e6>
 8009cf6:	0d1b      	lsrs	r3, r3, #20
 8009cf8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8009d00:	4299      	cmp	r1, r3
 8009d02:	d119      	bne.n	8009d38 <_strtod_l+0x8f0>
 8009d04:	4b90      	ldr	r3, [pc, #576]	; (8009f48 <_strtod_l+0xb00>)
 8009d06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d102      	bne.n	8009d12 <_strtod_l+0x8ca>
 8009d0c:	3101      	adds	r1, #1
 8009d0e:	f43f adda 	beq.w	80098c6 <_strtod_l+0x47e>
 8009d12:	f04f 0800 	mov.w	r8, #0
 8009d16:	4b8b      	ldr	r3, [pc, #556]	; (8009f44 <_strtod_l+0xafc>)
 8009d18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d1a:	401a      	ands	r2, r3
 8009d1c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8009d20:	9b05      	ldr	r3, [sp, #20]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d19a      	bne.n	8009c5c <_strtod_l+0x814>
 8009d26:	e5d9      	b.n	80098dc <_strtod_l+0x494>
 8009d28:	f04f 33ff 	mov.w	r3, #4294967295
 8009d2c:	e7e8      	b.n	8009d00 <_strtod_l+0x8b8>
 8009d2e:	4613      	mov	r3, r2
 8009d30:	e7e6      	b.n	8009d00 <_strtod_l+0x8b8>
 8009d32:	ea53 0308 	orrs.w	r3, r3, r8
 8009d36:	d081      	beq.n	8009c3c <_strtod_l+0x7f4>
 8009d38:	b1e5      	cbz	r5, 8009d74 <_strtod_l+0x92c>
 8009d3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d3c:	421d      	tst	r5, r3
 8009d3e:	d0ef      	beq.n	8009d20 <_strtod_l+0x8d8>
 8009d40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d42:	4640      	mov	r0, r8
 8009d44:	4649      	mov	r1, r9
 8009d46:	9a05      	ldr	r2, [sp, #20]
 8009d48:	b1c3      	cbz	r3, 8009d7c <_strtod_l+0x934>
 8009d4a:	f7ff fb5c 	bl	8009406 <sulp>
 8009d4e:	4602      	mov	r2, r0
 8009d50:	460b      	mov	r3, r1
 8009d52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d56:	f7f6 fb2d 	bl	80003b4 <__adddf3>
 8009d5a:	4680      	mov	r8, r0
 8009d5c:	4689      	mov	r9, r1
 8009d5e:	e7df      	b.n	8009d20 <_strtod_l+0x8d8>
 8009d60:	4013      	ands	r3, r2
 8009d62:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009d66:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009d6a:	f04f 38ff 	mov.w	r8, #4294967295
 8009d6e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009d72:	e7d5      	b.n	8009d20 <_strtod_l+0x8d8>
 8009d74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d76:	ea13 0f08 	tst.w	r3, r8
 8009d7a:	e7e0      	b.n	8009d3e <_strtod_l+0x8f6>
 8009d7c:	f7ff fb43 	bl	8009406 <sulp>
 8009d80:	4602      	mov	r2, r0
 8009d82:	460b      	mov	r3, r1
 8009d84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d88:	f7f6 fb12 	bl	80003b0 <__aeabi_dsub>
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	2300      	movs	r3, #0
 8009d90:	4680      	mov	r8, r0
 8009d92:	4689      	mov	r9, r1
 8009d94:	f7f6 ff2c 	bl	8000bf0 <__aeabi_dcmpeq>
 8009d98:	2800      	cmp	r0, #0
 8009d9a:	d0c1      	beq.n	8009d20 <_strtod_l+0x8d8>
 8009d9c:	e608      	b.n	80099b0 <_strtod_l+0x568>
 8009d9e:	4658      	mov	r0, fp
 8009da0:	9904      	ldr	r1, [sp, #16]
 8009da2:	f002 f88f 	bl	800bec4 <__ratio>
 8009da6:	2200      	movs	r2, #0
 8009da8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009dac:	4606      	mov	r6, r0
 8009dae:	460f      	mov	r7, r1
 8009db0:	f7f6 ff32 	bl	8000c18 <__aeabi_dcmple>
 8009db4:	2800      	cmp	r0, #0
 8009db6:	d070      	beq.n	8009e9a <_strtod_l+0xa52>
 8009db8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d042      	beq.n	8009e44 <_strtod_l+0x9fc>
 8009dbe:	2600      	movs	r6, #0
 8009dc0:	4f62      	ldr	r7, [pc, #392]	; (8009f4c <_strtod_l+0xb04>)
 8009dc2:	4d62      	ldr	r5, [pc, #392]	; (8009f4c <_strtod_l+0xb04>)
 8009dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dc6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009dca:	0d1b      	lsrs	r3, r3, #20
 8009dcc:	051b      	lsls	r3, r3, #20
 8009dce:	930f      	str	r3, [sp, #60]	; 0x3c
 8009dd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009dd2:	4b5f      	ldr	r3, [pc, #380]	; (8009f50 <_strtod_l+0xb08>)
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	f040 80c3 	bne.w	8009f60 <_strtod_l+0xb18>
 8009dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ddc:	4640      	mov	r0, r8
 8009dde:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8009de2:	4649      	mov	r1, r9
 8009de4:	f001 ff98 	bl	800bd18 <__ulp>
 8009de8:	4602      	mov	r2, r0
 8009dea:	460b      	mov	r3, r1
 8009dec:	4630      	mov	r0, r6
 8009dee:	4639      	mov	r1, r7
 8009df0:	f7f6 fc96 	bl	8000720 <__aeabi_dmul>
 8009df4:	4642      	mov	r2, r8
 8009df6:	464b      	mov	r3, r9
 8009df8:	f7f6 fadc 	bl	80003b4 <__adddf3>
 8009dfc:	460b      	mov	r3, r1
 8009dfe:	4951      	ldr	r1, [pc, #324]	; (8009f44 <_strtod_l+0xafc>)
 8009e00:	4a54      	ldr	r2, [pc, #336]	; (8009f54 <_strtod_l+0xb0c>)
 8009e02:	4019      	ands	r1, r3
 8009e04:	4291      	cmp	r1, r2
 8009e06:	4680      	mov	r8, r0
 8009e08:	d95d      	bls.n	8009ec6 <_strtod_l+0xa7e>
 8009e0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e0c:	4b4e      	ldr	r3, [pc, #312]	; (8009f48 <_strtod_l+0xb00>)
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	d103      	bne.n	8009e1a <_strtod_l+0x9d2>
 8009e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e14:	3301      	adds	r3, #1
 8009e16:	f43f ad56 	beq.w	80098c6 <_strtod_l+0x47e>
 8009e1a:	f04f 38ff 	mov.w	r8, #4294967295
 8009e1e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8009f48 <_strtod_l+0xb00>
 8009e22:	4650      	mov	r0, sl
 8009e24:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009e26:	f001 fc47 	bl	800b6b8 <_Bfree>
 8009e2a:	4650      	mov	r0, sl
 8009e2c:	9906      	ldr	r1, [sp, #24]
 8009e2e:	f001 fc43 	bl	800b6b8 <_Bfree>
 8009e32:	4650      	mov	r0, sl
 8009e34:	9904      	ldr	r1, [sp, #16]
 8009e36:	f001 fc3f 	bl	800b6b8 <_Bfree>
 8009e3a:	4659      	mov	r1, fp
 8009e3c:	4650      	mov	r0, sl
 8009e3e:	f001 fc3b 	bl	800b6b8 <_Bfree>
 8009e42:	e627      	b.n	8009a94 <_strtod_l+0x64c>
 8009e44:	f1b8 0f00 	cmp.w	r8, #0
 8009e48:	d119      	bne.n	8009e7e <_strtod_l+0xa36>
 8009e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e50:	b9e3      	cbnz	r3, 8009e8c <_strtod_l+0xa44>
 8009e52:	2200      	movs	r2, #0
 8009e54:	4630      	mov	r0, r6
 8009e56:	4639      	mov	r1, r7
 8009e58:	4b3c      	ldr	r3, [pc, #240]	; (8009f4c <_strtod_l+0xb04>)
 8009e5a:	f7f6 fed3 	bl	8000c04 <__aeabi_dcmplt>
 8009e5e:	b9c8      	cbnz	r0, 8009e94 <_strtod_l+0xa4c>
 8009e60:	2200      	movs	r2, #0
 8009e62:	4630      	mov	r0, r6
 8009e64:	4639      	mov	r1, r7
 8009e66:	4b3c      	ldr	r3, [pc, #240]	; (8009f58 <_strtod_l+0xb10>)
 8009e68:	f7f6 fc5a 	bl	8000720 <__aeabi_dmul>
 8009e6c:	4604      	mov	r4, r0
 8009e6e:	460d      	mov	r5, r1
 8009e70:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009e74:	9416      	str	r4, [sp, #88]	; 0x58
 8009e76:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e78:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8009e7c:	e7a2      	b.n	8009dc4 <_strtod_l+0x97c>
 8009e7e:	f1b8 0f01 	cmp.w	r8, #1
 8009e82:	d103      	bne.n	8009e8c <_strtod_l+0xa44>
 8009e84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	f43f ad92 	beq.w	80099b0 <_strtod_l+0x568>
 8009e8c:	2600      	movs	r6, #0
 8009e8e:	2400      	movs	r4, #0
 8009e90:	4f32      	ldr	r7, [pc, #200]	; (8009f5c <_strtod_l+0xb14>)
 8009e92:	e796      	b.n	8009dc2 <_strtod_l+0x97a>
 8009e94:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009e96:	4d30      	ldr	r5, [pc, #192]	; (8009f58 <_strtod_l+0xb10>)
 8009e98:	e7ea      	b.n	8009e70 <_strtod_l+0xa28>
 8009e9a:	4b2f      	ldr	r3, [pc, #188]	; (8009f58 <_strtod_l+0xb10>)
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	4630      	mov	r0, r6
 8009ea0:	4639      	mov	r1, r7
 8009ea2:	f7f6 fc3d 	bl	8000720 <__aeabi_dmul>
 8009ea6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	460d      	mov	r5, r1
 8009eac:	b933      	cbnz	r3, 8009ebc <_strtod_l+0xa74>
 8009eae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009eb2:	9010      	str	r0, [sp, #64]	; 0x40
 8009eb4:	9311      	str	r3, [sp, #68]	; 0x44
 8009eb6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009eba:	e783      	b.n	8009dc4 <_strtod_l+0x97c>
 8009ebc:	4602      	mov	r2, r0
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009ec4:	e7f7      	b.n	8009eb6 <_strtod_l+0xa6e>
 8009ec6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009eca:	9b05      	ldr	r3, [sp, #20]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d1a8      	bne.n	8009e22 <_strtod_l+0x9da>
 8009ed0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009ed4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009ed6:	0d1b      	lsrs	r3, r3, #20
 8009ed8:	051b      	lsls	r3, r3, #20
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d1a1      	bne.n	8009e22 <_strtod_l+0x9da>
 8009ede:	4620      	mov	r0, r4
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	f7f7 f947 	bl	8001174 <__aeabi_d2lz>
 8009ee6:	f7f6 fbed 	bl	80006c4 <__aeabi_l2d>
 8009eea:	4602      	mov	r2, r0
 8009eec:	460b      	mov	r3, r1
 8009eee:	4620      	mov	r0, r4
 8009ef0:	4629      	mov	r1, r5
 8009ef2:	f7f6 fa5d 	bl	80003b0 <__aeabi_dsub>
 8009ef6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ef8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009efc:	ea43 0308 	orr.w	r3, r3, r8
 8009f00:	4313      	orrs	r3, r2
 8009f02:	4604      	mov	r4, r0
 8009f04:	460d      	mov	r5, r1
 8009f06:	d066      	beq.n	8009fd6 <_strtod_l+0xb8e>
 8009f08:	a309      	add	r3, pc, #36	; (adr r3, 8009f30 <_strtod_l+0xae8>)
 8009f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f0e:	f7f6 fe79 	bl	8000c04 <__aeabi_dcmplt>
 8009f12:	2800      	cmp	r0, #0
 8009f14:	f47f ace2 	bne.w	80098dc <_strtod_l+0x494>
 8009f18:	a307      	add	r3, pc, #28	; (adr r3, 8009f38 <_strtod_l+0xaf0>)
 8009f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1e:	4620      	mov	r0, r4
 8009f20:	4629      	mov	r1, r5
 8009f22:	f7f6 fe8d 	bl	8000c40 <__aeabi_dcmpgt>
 8009f26:	2800      	cmp	r0, #0
 8009f28:	f43f af7b 	beq.w	8009e22 <_strtod_l+0x9da>
 8009f2c:	e4d6      	b.n	80098dc <_strtod_l+0x494>
 8009f2e:	bf00      	nop
 8009f30:	94a03595 	.word	0x94a03595
 8009f34:	3fdfffff 	.word	0x3fdfffff
 8009f38:	35afe535 	.word	0x35afe535
 8009f3c:	3fe00000 	.word	0x3fe00000
 8009f40:	000fffff 	.word	0x000fffff
 8009f44:	7ff00000 	.word	0x7ff00000
 8009f48:	7fefffff 	.word	0x7fefffff
 8009f4c:	3ff00000 	.word	0x3ff00000
 8009f50:	7fe00000 	.word	0x7fe00000
 8009f54:	7c9fffff 	.word	0x7c9fffff
 8009f58:	3fe00000 	.word	0x3fe00000
 8009f5c:	bff00000 	.word	0xbff00000
 8009f60:	9b05      	ldr	r3, [sp, #20]
 8009f62:	b313      	cbz	r3, 8009faa <_strtod_l+0xb62>
 8009f64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f66:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009f6a:	d81e      	bhi.n	8009faa <_strtod_l+0xb62>
 8009f6c:	a326      	add	r3, pc, #152	; (adr r3, 800a008 <_strtod_l+0xbc0>)
 8009f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f72:	4620      	mov	r0, r4
 8009f74:	4629      	mov	r1, r5
 8009f76:	f7f6 fe4f 	bl	8000c18 <__aeabi_dcmple>
 8009f7a:	b190      	cbz	r0, 8009fa2 <_strtod_l+0xb5a>
 8009f7c:	4629      	mov	r1, r5
 8009f7e:	4620      	mov	r0, r4
 8009f80:	f7f6 fea6 	bl	8000cd0 <__aeabi_d2uiz>
 8009f84:	2801      	cmp	r0, #1
 8009f86:	bf38      	it	cc
 8009f88:	2001      	movcc	r0, #1
 8009f8a:	f7f6 fb4f 	bl	800062c <__aeabi_ui2d>
 8009f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f90:	4604      	mov	r4, r0
 8009f92:	460d      	mov	r5, r1
 8009f94:	b9d3      	cbnz	r3, 8009fcc <_strtod_l+0xb84>
 8009f96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f9a:	9012      	str	r0, [sp, #72]	; 0x48
 8009f9c:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f9e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8009fa2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009fa4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8009fa8:	1a9f      	subs	r7, r3, r2
 8009faa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009fae:	f001 feb3 	bl	800bd18 <__ulp>
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	4630      	mov	r0, r6
 8009fb8:	4639      	mov	r1, r7
 8009fba:	f7f6 fbb1 	bl	8000720 <__aeabi_dmul>
 8009fbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009fc2:	f7f6 f9f7 	bl	80003b4 <__adddf3>
 8009fc6:	4680      	mov	r8, r0
 8009fc8:	4689      	mov	r9, r1
 8009fca:	e77e      	b.n	8009eca <_strtod_l+0xa82>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	460b      	mov	r3, r1
 8009fd0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8009fd4:	e7e3      	b.n	8009f9e <_strtod_l+0xb56>
 8009fd6:	a30e      	add	r3, pc, #56	; (adr r3, 800a010 <_strtod_l+0xbc8>)
 8009fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fdc:	f7f6 fe12 	bl	8000c04 <__aeabi_dcmplt>
 8009fe0:	e7a1      	b.n	8009f26 <_strtod_l+0xade>
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	930a      	str	r3, [sp, #40]	; 0x28
 8009fe6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009fe8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009fea:	6013      	str	r3, [r2, #0]
 8009fec:	f7ff ba71 	b.w	80094d2 <_strtod_l+0x8a>
 8009ff0:	2a65      	cmp	r2, #101	; 0x65
 8009ff2:	f43f ab63 	beq.w	80096bc <_strtod_l+0x274>
 8009ff6:	2a45      	cmp	r2, #69	; 0x45
 8009ff8:	f43f ab60 	beq.w	80096bc <_strtod_l+0x274>
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	f7ff bb95 	b.w	800972c <_strtod_l+0x2e4>
 800a002:	bf00      	nop
 800a004:	f3af 8000 	nop.w
 800a008:	ffc00000 	.word	0xffc00000
 800a00c:	41dfffff 	.word	0x41dfffff
 800a010:	94a03595 	.word	0x94a03595
 800a014:	3fcfffff 	.word	0x3fcfffff

0800a018 <strtod>:
 800a018:	460a      	mov	r2, r1
 800a01a:	4601      	mov	r1, r0
 800a01c:	4802      	ldr	r0, [pc, #8]	; (800a028 <strtod+0x10>)
 800a01e:	4b03      	ldr	r3, [pc, #12]	; (800a02c <strtod+0x14>)
 800a020:	6800      	ldr	r0, [r0, #0]
 800a022:	f7ff ba11 	b.w	8009448 <_strtod_l>
 800a026:	bf00      	nop
 800a028:	20000010 	.word	0x20000010
 800a02c:	20000078 	.word	0x20000078

0800a030 <_write_r>:
 800a030:	b538      	push	{r3, r4, r5, lr}
 800a032:	4604      	mov	r4, r0
 800a034:	4608      	mov	r0, r1
 800a036:	4611      	mov	r1, r2
 800a038:	2200      	movs	r2, #0
 800a03a:	4d05      	ldr	r5, [pc, #20]	; (800a050 <_write_r+0x20>)
 800a03c:	602a      	str	r2, [r5, #0]
 800a03e:	461a      	mov	r2, r3
 800a040:	f7f8 ff98 	bl	8002f74 <_write>
 800a044:	1c43      	adds	r3, r0, #1
 800a046:	d102      	bne.n	800a04e <_write_r+0x1e>
 800a048:	682b      	ldr	r3, [r5, #0]
 800a04a:	b103      	cbz	r3, 800a04e <_write_r+0x1e>
 800a04c:	6023      	str	r3, [r4, #0]
 800a04e:	bd38      	pop	{r3, r4, r5, pc}
 800a050:	200008e0 	.word	0x200008e0

0800a054 <_close_r>:
 800a054:	b538      	push	{r3, r4, r5, lr}
 800a056:	2300      	movs	r3, #0
 800a058:	4d05      	ldr	r5, [pc, #20]	; (800a070 <_close_r+0x1c>)
 800a05a:	4604      	mov	r4, r0
 800a05c:	4608      	mov	r0, r1
 800a05e:	602b      	str	r3, [r5, #0]
 800a060:	f7f8 ffa4 	bl	8002fac <_close>
 800a064:	1c43      	adds	r3, r0, #1
 800a066:	d102      	bne.n	800a06e <_close_r+0x1a>
 800a068:	682b      	ldr	r3, [r5, #0]
 800a06a:	b103      	cbz	r3, 800a06e <_close_r+0x1a>
 800a06c:	6023      	str	r3, [r4, #0]
 800a06e:	bd38      	pop	{r3, r4, r5, pc}
 800a070:	200008e0 	.word	0x200008e0

0800a074 <quorem>:
 800a074:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a078:	6903      	ldr	r3, [r0, #16]
 800a07a:	690c      	ldr	r4, [r1, #16]
 800a07c:	4607      	mov	r7, r0
 800a07e:	42a3      	cmp	r3, r4
 800a080:	f2c0 8082 	blt.w	800a188 <quorem+0x114>
 800a084:	3c01      	subs	r4, #1
 800a086:	f100 0514 	add.w	r5, r0, #20
 800a08a:	f101 0814 	add.w	r8, r1, #20
 800a08e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a092:	9301      	str	r3, [sp, #4]
 800a094:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a098:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a09c:	3301      	adds	r3, #1
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	fbb2 f6f3 	udiv	r6, r2, r3
 800a0a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a0a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a0ac:	d331      	bcc.n	800a112 <quorem+0x9e>
 800a0ae:	f04f 0e00 	mov.w	lr, #0
 800a0b2:	4640      	mov	r0, r8
 800a0b4:	46ac      	mov	ip, r5
 800a0b6:	46f2      	mov	sl, lr
 800a0b8:	f850 2b04 	ldr.w	r2, [r0], #4
 800a0bc:	b293      	uxth	r3, r2
 800a0be:	fb06 e303 	mla	r3, r6, r3, lr
 800a0c2:	0c12      	lsrs	r2, r2, #16
 800a0c4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a0c8:	b29b      	uxth	r3, r3
 800a0ca:	fb06 e202 	mla	r2, r6, r2, lr
 800a0ce:	ebaa 0303 	sub.w	r3, sl, r3
 800a0d2:	f8dc a000 	ldr.w	sl, [ip]
 800a0d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a0da:	fa1f fa8a 	uxth.w	sl, sl
 800a0de:	4453      	add	r3, sl
 800a0e0:	f8dc a000 	ldr.w	sl, [ip]
 800a0e4:	b292      	uxth	r2, r2
 800a0e6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a0ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a0ee:	b29b      	uxth	r3, r3
 800a0f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0f4:	4581      	cmp	r9, r0
 800a0f6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a0fa:	f84c 3b04 	str.w	r3, [ip], #4
 800a0fe:	d2db      	bcs.n	800a0b8 <quorem+0x44>
 800a100:	f855 300b 	ldr.w	r3, [r5, fp]
 800a104:	b92b      	cbnz	r3, 800a112 <quorem+0x9e>
 800a106:	9b01      	ldr	r3, [sp, #4]
 800a108:	3b04      	subs	r3, #4
 800a10a:	429d      	cmp	r5, r3
 800a10c:	461a      	mov	r2, r3
 800a10e:	d32f      	bcc.n	800a170 <quorem+0xfc>
 800a110:	613c      	str	r4, [r7, #16]
 800a112:	4638      	mov	r0, r7
 800a114:	f001 fd58 	bl	800bbc8 <__mcmp>
 800a118:	2800      	cmp	r0, #0
 800a11a:	db25      	blt.n	800a168 <quorem+0xf4>
 800a11c:	4628      	mov	r0, r5
 800a11e:	f04f 0c00 	mov.w	ip, #0
 800a122:	3601      	adds	r6, #1
 800a124:	f858 1b04 	ldr.w	r1, [r8], #4
 800a128:	f8d0 e000 	ldr.w	lr, [r0]
 800a12c:	b28b      	uxth	r3, r1
 800a12e:	ebac 0303 	sub.w	r3, ip, r3
 800a132:	fa1f f28e 	uxth.w	r2, lr
 800a136:	4413      	add	r3, r2
 800a138:	0c0a      	lsrs	r2, r1, #16
 800a13a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a13e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a142:	b29b      	uxth	r3, r3
 800a144:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a148:	45c1      	cmp	r9, r8
 800a14a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a14e:	f840 3b04 	str.w	r3, [r0], #4
 800a152:	d2e7      	bcs.n	800a124 <quorem+0xb0>
 800a154:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a158:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a15c:	b922      	cbnz	r2, 800a168 <quorem+0xf4>
 800a15e:	3b04      	subs	r3, #4
 800a160:	429d      	cmp	r5, r3
 800a162:	461a      	mov	r2, r3
 800a164:	d30a      	bcc.n	800a17c <quorem+0x108>
 800a166:	613c      	str	r4, [r7, #16]
 800a168:	4630      	mov	r0, r6
 800a16a:	b003      	add	sp, #12
 800a16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a170:	6812      	ldr	r2, [r2, #0]
 800a172:	3b04      	subs	r3, #4
 800a174:	2a00      	cmp	r2, #0
 800a176:	d1cb      	bne.n	800a110 <quorem+0x9c>
 800a178:	3c01      	subs	r4, #1
 800a17a:	e7c6      	b.n	800a10a <quorem+0x96>
 800a17c:	6812      	ldr	r2, [r2, #0]
 800a17e:	3b04      	subs	r3, #4
 800a180:	2a00      	cmp	r2, #0
 800a182:	d1f0      	bne.n	800a166 <quorem+0xf2>
 800a184:	3c01      	subs	r4, #1
 800a186:	e7eb      	b.n	800a160 <quorem+0xec>
 800a188:	2000      	movs	r0, #0
 800a18a:	e7ee      	b.n	800a16a <quorem+0xf6>
 800a18c:	0000      	movs	r0, r0
	...

0800a190 <_dtoa_r>:
 800a190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a194:	4616      	mov	r6, r2
 800a196:	461f      	mov	r7, r3
 800a198:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a19a:	b099      	sub	sp, #100	; 0x64
 800a19c:	4605      	mov	r5, r0
 800a19e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a1a2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800a1a6:	b974      	cbnz	r4, 800a1c6 <_dtoa_r+0x36>
 800a1a8:	2010      	movs	r0, #16
 800a1aa:	f7fe faed 	bl	8008788 <malloc>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	6268      	str	r0, [r5, #36]	; 0x24
 800a1b2:	b920      	cbnz	r0, 800a1be <_dtoa_r+0x2e>
 800a1b4:	21ea      	movs	r1, #234	; 0xea
 800a1b6:	4ba8      	ldr	r3, [pc, #672]	; (800a458 <_dtoa_r+0x2c8>)
 800a1b8:	48a8      	ldr	r0, [pc, #672]	; (800a45c <_dtoa_r+0x2cc>)
 800a1ba:	f002 f89f 	bl	800c2fc <__assert_func>
 800a1be:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a1c2:	6004      	str	r4, [r0, #0]
 800a1c4:	60c4      	str	r4, [r0, #12]
 800a1c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a1c8:	6819      	ldr	r1, [r3, #0]
 800a1ca:	b151      	cbz	r1, 800a1e2 <_dtoa_r+0x52>
 800a1cc:	685a      	ldr	r2, [r3, #4]
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	4093      	lsls	r3, r2
 800a1d2:	604a      	str	r2, [r1, #4]
 800a1d4:	608b      	str	r3, [r1, #8]
 800a1d6:	4628      	mov	r0, r5
 800a1d8:	f001 fa6e 	bl	800b6b8 <_Bfree>
 800a1dc:	2200      	movs	r2, #0
 800a1de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a1e0:	601a      	str	r2, [r3, #0]
 800a1e2:	1e3b      	subs	r3, r7, #0
 800a1e4:	bfaf      	iteee	ge
 800a1e6:	2300      	movge	r3, #0
 800a1e8:	2201      	movlt	r2, #1
 800a1ea:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a1ee:	9305      	strlt	r3, [sp, #20]
 800a1f0:	bfa8      	it	ge
 800a1f2:	f8c8 3000 	strge.w	r3, [r8]
 800a1f6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800a1fa:	4b99      	ldr	r3, [pc, #612]	; (800a460 <_dtoa_r+0x2d0>)
 800a1fc:	bfb8      	it	lt
 800a1fe:	f8c8 2000 	strlt.w	r2, [r8]
 800a202:	ea33 0309 	bics.w	r3, r3, r9
 800a206:	d119      	bne.n	800a23c <_dtoa_r+0xac>
 800a208:	f242 730f 	movw	r3, #9999	; 0x270f
 800a20c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a20e:	6013      	str	r3, [r2, #0]
 800a210:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a214:	4333      	orrs	r3, r6
 800a216:	f000 857f 	beq.w	800ad18 <_dtoa_r+0xb88>
 800a21a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a21c:	b953      	cbnz	r3, 800a234 <_dtoa_r+0xa4>
 800a21e:	4b91      	ldr	r3, [pc, #580]	; (800a464 <_dtoa_r+0x2d4>)
 800a220:	e022      	b.n	800a268 <_dtoa_r+0xd8>
 800a222:	4b91      	ldr	r3, [pc, #580]	; (800a468 <_dtoa_r+0x2d8>)
 800a224:	9303      	str	r3, [sp, #12]
 800a226:	3308      	adds	r3, #8
 800a228:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a22a:	6013      	str	r3, [r2, #0]
 800a22c:	9803      	ldr	r0, [sp, #12]
 800a22e:	b019      	add	sp, #100	; 0x64
 800a230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a234:	4b8b      	ldr	r3, [pc, #556]	; (800a464 <_dtoa_r+0x2d4>)
 800a236:	9303      	str	r3, [sp, #12]
 800a238:	3303      	adds	r3, #3
 800a23a:	e7f5      	b.n	800a228 <_dtoa_r+0x98>
 800a23c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a240:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800a244:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a248:	2200      	movs	r2, #0
 800a24a:	2300      	movs	r3, #0
 800a24c:	f7f6 fcd0 	bl	8000bf0 <__aeabi_dcmpeq>
 800a250:	4680      	mov	r8, r0
 800a252:	b158      	cbz	r0, 800a26c <_dtoa_r+0xdc>
 800a254:	2301      	movs	r3, #1
 800a256:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a258:	6013      	str	r3, [r2, #0]
 800a25a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	f000 8558 	beq.w	800ad12 <_dtoa_r+0xb82>
 800a262:	4882      	ldr	r0, [pc, #520]	; (800a46c <_dtoa_r+0x2dc>)
 800a264:	6018      	str	r0, [r3, #0]
 800a266:	1e43      	subs	r3, r0, #1
 800a268:	9303      	str	r3, [sp, #12]
 800a26a:	e7df      	b.n	800a22c <_dtoa_r+0x9c>
 800a26c:	ab16      	add	r3, sp, #88	; 0x58
 800a26e:	9301      	str	r3, [sp, #4]
 800a270:	ab17      	add	r3, sp, #92	; 0x5c
 800a272:	9300      	str	r3, [sp, #0]
 800a274:	4628      	mov	r0, r5
 800a276:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a27a:	f001 fdc7 	bl	800be0c <__d2b>
 800a27e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a282:	4683      	mov	fp, r0
 800a284:	2c00      	cmp	r4, #0
 800a286:	d07f      	beq.n	800a388 <_dtoa_r+0x1f8>
 800a288:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a28c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a28e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a292:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a296:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a29a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a29e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	4b72      	ldr	r3, [pc, #456]	; (800a470 <_dtoa_r+0x2e0>)
 800a2a6:	f7f6 f883 	bl	80003b0 <__aeabi_dsub>
 800a2aa:	a365      	add	r3, pc, #404	; (adr r3, 800a440 <_dtoa_r+0x2b0>)
 800a2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b0:	f7f6 fa36 	bl	8000720 <__aeabi_dmul>
 800a2b4:	a364      	add	r3, pc, #400	; (adr r3, 800a448 <_dtoa_r+0x2b8>)
 800a2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ba:	f7f6 f87b 	bl	80003b4 <__adddf3>
 800a2be:	4606      	mov	r6, r0
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	460f      	mov	r7, r1
 800a2c4:	f7f6 f9c2 	bl	800064c <__aeabi_i2d>
 800a2c8:	a361      	add	r3, pc, #388	; (adr r3, 800a450 <_dtoa_r+0x2c0>)
 800a2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ce:	f7f6 fa27 	bl	8000720 <__aeabi_dmul>
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	460b      	mov	r3, r1
 800a2d6:	4630      	mov	r0, r6
 800a2d8:	4639      	mov	r1, r7
 800a2da:	f7f6 f86b 	bl	80003b4 <__adddf3>
 800a2de:	4606      	mov	r6, r0
 800a2e0:	460f      	mov	r7, r1
 800a2e2:	f7f6 fccd 	bl	8000c80 <__aeabi_d2iz>
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	4682      	mov	sl, r0
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	4630      	mov	r0, r6
 800a2ee:	4639      	mov	r1, r7
 800a2f0:	f7f6 fc88 	bl	8000c04 <__aeabi_dcmplt>
 800a2f4:	b148      	cbz	r0, 800a30a <_dtoa_r+0x17a>
 800a2f6:	4650      	mov	r0, sl
 800a2f8:	f7f6 f9a8 	bl	800064c <__aeabi_i2d>
 800a2fc:	4632      	mov	r2, r6
 800a2fe:	463b      	mov	r3, r7
 800a300:	f7f6 fc76 	bl	8000bf0 <__aeabi_dcmpeq>
 800a304:	b908      	cbnz	r0, 800a30a <_dtoa_r+0x17a>
 800a306:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a30a:	f1ba 0f16 	cmp.w	sl, #22
 800a30e:	d858      	bhi.n	800a3c2 <_dtoa_r+0x232>
 800a310:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a314:	4b57      	ldr	r3, [pc, #348]	; (800a474 <_dtoa_r+0x2e4>)
 800a316:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31e:	f7f6 fc71 	bl	8000c04 <__aeabi_dcmplt>
 800a322:	2800      	cmp	r0, #0
 800a324:	d04f      	beq.n	800a3c6 <_dtoa_r+0x236>
 800a326:	2300      	movs	r3, #0
 800a328:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a32c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a32e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a330:	1b1c      	subs	r4, r3, r4
 800a332:	1e63      	subs	r3, r4, #1
 800a334:	9309      	str	r3, [sp, #36]	; 0x24
 800a336:	bf49      	itett	mi
 800a338:	f1c4 0301 	rsbmi	r3, r4, #1
 800a33c:	2300      	movpl	r3, #0
 800a33e:	9306      	strmi	r3, [sp, #24]
 800a340:	2300      	movmi	r3, #0
 800a342:	bf54      	ite	pl
 800a344:	9306      	strpl	r3, [sp, #24]
 800a346:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a348:	f1ba 0f00 	cmp.w	sl, #0
 800a34c:	db3d      	blt.n	800a3ca <_dtoa_r+0x23a>
 800a34e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a350:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a354:	4453      	add	r3, sl
 800a356:	9309      	str	r3, [sp, #36]	; 0x24
 800a358:	2300      	movs	r3, #0
 800a35a:	930a      	str	r3, [sp, #40]	; 0x28
 800a35c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a35e:	2b09      	cmp	r3, #9
 800a360:	f200 808c 	bhi.w	800a47c <_dtoa_r+0x2ec>
 800a364:	2b05      	cmp	r3, #5
 800a366:	bfc4      	itt	gt
 800a368:	3b04      	subgt	r3, #4
 800a36a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800a36c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a36e:	bfc8      	it	gt
 800a370:	2400      	movgt	r4, #0
 800a372:	f1a3 0302 	sub.w	r3, r3, #2
 800a376:	bfd8      	it	le
 800a378:	2401      	movle	r4, #1
 800a37a:	2b03      	cmp	r3, #3
 800a37c:	f200 808a 	bhi.w	800a494 <_dtoa_r+0x304>
 800a380:	e8df f003 	tbb	[pc, r3]
 800a384:	5b4d4f2d 	.word	0x5b4d4f2d
 800a388:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800a38c:	441c      	add	r4, r3
 800a38e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800a392:	2b20      	cmp	r3, #32
 800a394:	bfc3      	ittte	gt
 800a396:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a39a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800a39e:	fa09 f303 	lslgt.w	r3, r9, r3
 800a3a2:	f1c3 0320 	rsble	r3, r3, #32
 800a3a6:	bfc6      	itte	gt
 800a3a8:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a3ac:	4318      	orrgt	r0, r3
 800a3ae:	fa06 f003 	lslle.w	r0, r6, r3
 800a3b2:	f7f6 f93b 	bl	800062c <__aeabi_ui2d>
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a3bc:	3c01      	subs	r4, #1
 800a3be:	9313      	str	r3, [sp, #76]	; 0x4c
 800a3c0:	e76f      	b.n	800a2a2 <_dtoa_r+0x112>
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	e7b2      	b.n	800a32c <_dtoa_r+0x19c>
 800a3c6:	900f      	str	r0, [sp, #60]	; 0x3c
 800a3c8:	e7b1      	b.n	800a32e <_dtoa_r+0x19e>
 800a3ca:	9b06      	ldr	r3, [sp, #24]
 800a3cc:	eba3 030a 	sub.w	r3, r3, sl
 800a3d0:	9306      	str	r3, [sp, #24]
 800a3d2:	f1ca 0300 	rsb	r3, sl, #0
 800a3d6:	930a      	str	r3, [sp, #40]	; 0x28
 800a3d8:	2300      	movs	r3, #0
 800a3da:	930e      	str	r3, [sp, #56]	; 0x38
 800a3dc:	e7be      	b.n	800a35c <_dtoa_r+0x1cc>
 800a3de:	2300      	movs	r3, #0
 800a3e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	dc58      	bgt.n	800a49a <_dtoa_r+0x30a>
 800a3e8:	f04f 0901 	mov.w	r9, #1
 800a3ec:	464b      	mov	r3, r9
 800a3ee:	f8cd 9020 	str.w	r9, [sp, #32]
 800a3f2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800a3fa:	6042      	str	r2, [r0, #4]
 800a3fc:	2204      	movs	r2, #4
 800a3fe:	f102 0614 	add.w	r6, r2, #20
 800a402:	429e      	cmp	r6, r3
 800a404:	6841      	ldr	r1, [r0, #4]
 800a406:	d94e      	bls.n	800a4a6 <_dtoa_r+0x316>
 800a408:	4628      	mov	r0, r5
 800a40a:	f001 f915 	bl	800b638 <_Balloc>
 800a40e:	9003      	str	r0, [sp, #12]
 800a410:	2800      	cmp	r0, #0
 800a412:	d14c      	bne.n	800a4ae <_dtoa_r+0x31e>
 800a414:	4602      	mov	r2, r0
 800a416:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a41a:	4b17      	ldr	r3, [pc, #92]	; (800a478 <_dtoa_r+0x2e8>)
 800a41c:	e6cc      	b.n	800a1b8 <_dtoa_r+0x28>
 800a41e:	2301      	movs	r3, #1
 800a420:	e7de      	b.n	800a3e0 <_dtoa_r+0x250>
 800a422:	2300      	movs	r3, #0
 800a424:	930b      	str	r3, [sp, #44]	; 0x2c
 800a426:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a428:	eb0a 0903 	add.w	r9, sl, r3
 800a42c:	f109 0301 	add.w	r3, r9, #1
 800a430:	2b01      	cmp	r3, #1
 800a432:	9308      	str	r3, [sp, #32]
 800a434:	bfb8      	it	lt
 800a436:	2301      	movlt	r3, #1
 800a438:	e7dd      	b.n	800a3f6 <_dtoa_r+0x266>
 800a43a:	2301      	movs	r3, #1
 800a43c:	e7f2      	b.n	800a424 <_dtoa_r+0x294>
 800a43e:	bf00      	nop
 800a440:	636f4361 	.word	0x636f4361
 800a444:	3fd287a7 	.word	0x3fd287a7
 800a448:	8b60c8b3 	.word	0x8b60c8b3
 800a44c:	3fc68a28 	.word	0x3fc68a28
 800a450:	509f79fb 	.word	0x509f79fb
 800a454:	3fd34413 	.word	0x3fd34413
 800a458:	0800dac5 	.word	0x0800dac5
 800a45c:	0800dadc 	.word	0x0800dadc
 800a460:	7ff00000 	.word	0x7ff00000
 800a464:	0800dac1 	.word	0x0800dac1
 800a468:	0800dab8 	.word	0x0800dab8
 800a46c:	0800da45 	.word	0x0800da45
 800a470:	3ff80000 	.word	0x3ff80000
 800a474:	0800dc48 	.word	0x0800dc48
 800a478:	0800db37 	.word	0x0800db37
 800a47c:	2401      	movs	r4, #1
 800a47e:	2300      	movs	r3, #0
 800a480:	940b      	str	r4, [sp, #44]	; 0x2c
 800a482:	9322      	str	r3, [sp, #136]	; 0x88
 800a484:	f04f 39ff 	mov.w	r9, #4294967295
 800a488:	2200      	movs	r2, #0
 800a48a:	2312      	movs	r3, #18
 800a48c:	f8cd 9020 	str.w	r9, [sp, #32]
 800a490:	9223      	str	r2, [sp, #140]	; 0x8c
 800a492:	e7b0      	b.n	800a3f6 <_dtoa_r+0x266>
 800a494:	2301      	movs	r3, #1
 800a496:	930b      	str	r3, [sp, #44]	; 0x2c
 800a498:	e7f4      	b.n	800a484 <_dtoa_r+0x2f4>
 800a49a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800a49e:	464b      	mov	r3, r9
 800a4a0:	f8cd 9020 	str.w	r9, [sp, #32]
 800a4a4:	e7a7      	b.n	800a3f6 <_dtoa_r+0x266>
 800a4a6:	3101      	adds	r1, #1
 800a4a8:	6041      	str	r1, [r0, #4]
 800a4aa:	0052      	lsls	r2, r2, #1
 800a4ac:	e7a7      	b.n	800a3fe <_dtoa_r+0x26e>
 800a4ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a4b0:	9a03      	ldr	r2, [sp, #12]
 800a4b2:	601a      	str	r2, [r3, #0]
 800a4b4:	9b08      	ldr	r3, [sp, #32]
 800a4b6:	2b0e      	cmp	r3, #14
 800a4b8:	f200 80a8 	bhi.w	800a60c <_dtoa_r+0x47c>
 800a4bc:	2c00      	cmp	r4, #0
 800a4be:	f000 80a5 	beq.w	800a60c <_dtoa_r+0x47c>
 800a4c2:	f1ba 0f00 	cmp.w	sl, #0
 800a4c6:	dd34      	ble.n	800a532 <_dtoa_r+0x3a2>
 800a4c8:	4a9a      	ldr	r2, [pc, #616]	; (800a734 <_dtoa_r+0x5a4>)
 800a4ca:	f00a 030f 	and.w	r3, sl, #15
 800a4ce:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a4d2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a4d6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a4da:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a4de:	ea4f 142a 	mov.w	r4, sl, asr #4
 800a4e2:	d016      	beq.n	800a512 <_dtoa_r+0x382>
 800a4e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a4e8:	4b93      	ldr	r3, [pc, #588]	; (800a738 <_dtoa_r+0x5a8>)
 800a4ea:	2703      	movs	r7, #3
 800a4ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a4f0:	f7f6 fa40 	bl	8000974 <__aeabi_ddiv>
 800a4f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4f8:	f004 040f 	and.w	r4, r4, #15
 800a4fc:	4e8e      	ldr	r6, [pc, #568]	; (800a738 <_dtoa_r+0x5a8>)
 800a4fe:	b954      	cbnz	r4, 800a516 <_dtoa_r+0x386>
 800a500:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a504:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a508:	f7f6 fa34 	bl	8000974 <__aeabi_ddiv>
 800a50c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a510:	e029      	b.n	800a566 <_dtoa_r+0x3d6>
 800a512:	2702      	movs	r7, #2
 800a514:	e7f2      	b.n	800a4fc <_dtoa_r+0x36c>
 800a516:	07e1      	lsls	r1, r4, #31
 800a518:	d508      	bpl.n	800a52c <_dtoa_r+0x39c>
 800a51a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a51e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a522:	f7f6 f8fd 	bl	8000720 <__aeabi_dmul>
 800a526:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a52a:	3701      	adds	r7, #1
 800a52c:	1064      	asrs	r4, r4, #1
 800a52e:	3608      	adds	r6, #8
 800a530:	e7e5      	b.n	800a4fe <_dtoa_r+0x36e>
 800a532:	f000 80a5 	beq.w	800a680 <_dtoa_r+0x4f0>
 800a536:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a53a:	f1ca 0400 	rsb	r4, sl, #0
 800a53e:	4b7d      	ldr	r3, [pc, #500]	; (800a734 <_dtoa_r+0x5a4>)
 800a540:	f004 020f 	and.w	r2, r4, #15
 800a544:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a54c:	f7f6 f8e8 	bl	8000720 <__aeabi_dmul>
 800a550:	2702      	movs	r7, #2
 800a552:	2300      	movs	r3, #0
 800a554:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a558:	4e77      	ldr	r6, [pc, #476]	; (800a738 <_dtoa_r+0x5a8>)
 800a55a:	1124      	asrs	r4, r4, #4
 800a55c:	2c00      	cmp	r4, #0
 800a55e:	f040 8084 	bne.w	800a66a <_dtoa_r+0x4da>
 800a562:	2b00      	cmp	r3, #0
 800a564:	d1d2      	bne.n	800a50c <_dtoa_r+0x37c>
 800a566:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a568:	2b00      	cmp	r3, #0
 800a56a:	f000 808b 	beq.w	800a684 <_dtoa_r+0x4f4>
 800a56e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a572:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a576:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a57a:	2200      	movs	r2, #0
 800a57c:	4b6f      	ldr	r3, [pc, #444]	; (800a73c <_dtoa_r+0x5ac>)
 800a57e:	f7f6 fb41 	bl	8000c04 <__aeabi_dcmplt>
 800a582:	2800      	cmp	r0, #0
 800a584:	d07e      	beq.n	800a684 <_dtoa_r+0x4f4>
 800a586:	9b08      	ldr	r3, [sp, #32]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d07b      	beq.n	800a684 <_dtoa_r+0x4f4>
 800a58c:	f1b9 0f00 	cmp.w	r9, #0
 800a590:	dd38      	ble.n	800a604 <_dtoa_r+0x474>
 800a592:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a596:	2200      	movs	r2, #0
 800a598:	4b69      	ldr	r3, [pc, #420]	; (800a740 <_dtoa_r+0x5b0>)
 800a59a:	f7f6 f8c1 	bl	8000720 <__aeabi_dmul>
 800a59e:	464c      	mov	r4, r9
 800a5a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a5a4:	f10a 38ff 	add.w	r8, sl, #4294967295
 800a5a8:	3701      	adds	r7, #1
 800a5aa:	4638      	mov	r0, r7
 800a5ac:	f7f6 f84e 	bl	800064c <__aeabi_i2d>
 800a5b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5b4:	f7f6 f8b4 	bl	8000720 <__aeabi_dmul>
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	4b62      	ldr	r3, [pc, #392]	; (800a744 <_dtoa_r+0x5b4>)
 800a5bc:	f7f5 fefa 	bl	80003b4 <__adddf3>
 800a5c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a5c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a5c8:	9611      	str	r6, [sp, #68]	; 0x44
 800a5ca:	2c00      	cmp	r4, #0
 800a5cc:	d15d      	bne.n	800a68a <_dtoa_r+0x4fa>
 800a5ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	4b5c      	ldr	r3, [pc, #368]	; (800a748 <_dtoa_r+0x5b8>)
 800a5d6:	f7f5 feeb 	bl	80003b0 <__aeabi_dsub>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	460b      	mov	r3, r1
 800a5de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a5e2:	4633      	mov	r3, r6
 800a5e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5e6:	f7f6 fb2b 	bl	8000c40 <__aeabi_dcmpgt>
 800a5ea:	2800      	cmp	r0, #0
 800a5ec:	f040 829c 	bne.w	800ab28 <_dtoa_r+0x998>
 800a5f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5f6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a5fa:	f7f6 fb03 	bl	8000c04 <__aeabi_dcmplt>
 800a5fe:	2800      	cmp	r0, #0
 800a600:	f040 8290 	bne.w	800ab24 <_dtoa_r+0x994>
 800a604:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800a608:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a60c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a60e:	2b00      	cmp	r3, #0
 800a610:	f2c0 8152 	blt.w	800a8b8 <_dtoa_r+0x728>
 800a614:	f1ba 0f0e 	cmp.w	sl, #14
 800a618:	f300 814e 	bgt.w	800a8b8 <_dtoa_r+0x728>
 800a61c:	4b45      	ldr	r3, [pc, #276]	; (800a734 <_dtoa_r+0x5a4>)
 800a61e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a622:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a626:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800a62a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	f280 80db 	bge.w	800a7e8 <_dtoa_r+0x658>
 800a632:	9b08      	ldr	r3, [sp, #32]
 800a634:	2b00      	cmp	r3, #0
 800a636:	f300 80d7 	bgt.w	800a7e8 <_dtoa_r+0x658>
 800a63a:	f040 8272 	bne.w	800ab22 <_dtoa_r+0x992>
 800a63e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a642:	2200      	movs	r2, #0
 800a644:	4b40      	ldr	r3, [pc, #256]	; (800a748 <_dtoa_r+0x5b8>)
 800a646:	f7f6 f86b 	bl	8000720 <__aeabi_dmul>
 800a64a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a64e:	f7f6 faed 	bl	8000c2c <__aeabi_dcmpge>
 800a652:	9c08      	ldr	r4, [sp, #32]
 800a654:	4626      	mov	r6, r4
 800a656:	2800      	cmp	r0, #0
 800a658:	f040 8248 	bne.w	800aaec <_dtoa_r+0x95c>
 800a65c:	2331      	movs	r3, #49	; 0x31
 800a65e:	9f03      	ldr	r7, [sp, #12]
 800a660:	f10a 0a01 	add.w	sl, sl, #1
 800a664:	f807 3b01 	strb.w	r3, [r7], #1
 800a668:	e244      	b.n	800aaf4 <_dtoa_r+0x964>
 800a66a:	07e2      	lsls	r2, r4, #31
 800a66c:	d505      	bpl.n	800a67a <_dtoa_r+0x4ea>
 800a66e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a672:	f7f6 f855 	bl	8000720 <__aeabi_dmul>
 800a676:	2301      	movs	r3, #1
 800a678:	3701      	adds	r7, #1
 800a67a:	1064      	asrs	r4, r4, #1
 800a67c:	3608      	adds	r6, #8
 800a67e:	e76d      	b.n	800a55c <_dtoa_r+0x3cc>
 800a680:	2702      	movs	r7, #2
 800a682:	e770      	b.n	800a566 <_dtoa_r+0x3d6>
 800a684:	46d0      	mov	r8, sl
 800a686:	9c08      	ldr	r4, [sp, #32]
 800a688:	e78f      	b.n	800a5aa <_dtoa_r+0x41a>
 800a68a:	9903      	ldr	r1, [sp, #12]
 800a68c:	4b29      	ldr	r3, [pc, #164]	; (800a734 <_dtoa_r+0x5a4>)
 800a68e:	4421      	add	r1, r4
 800a690:	9112      	str	r1, [sp, #72]	; 0x48
 800a692:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a694:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a698:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a69c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a6a0:	2900      	cmp	r1, #0
 800a6a2:	d055      	beq.n	800a750 <_dtoa_r+0x5c0>
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	4929      	ldr	r1, [pc, #164]	; (800a74c <_dtoa_r+0x5bc>)
 800a6a8:	f7f6 f964 	bl	8000974 <__aeabi_ddiv>
 800a6ac:	463b      	mov	r3, r7
 800a6ae:	4632      	mov	r2, r6
 800a6b0:	f7f5 fe7e 	bl	80003b0 <__aeabi_dsub>
 800a6b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a6b8:	9f03      	ldr	r7, [sp, #12]
 800a6ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6be:	f7f6 fadf 	bl	8000c80 <__aeabi_d2iz>
 800a6c2:	4604      	mov	r4, r0
 800a6c4:	f7f5 ffc2 	bl	800064c <__aeabi_i2d>
 800a6c8:	4602      	mov	r2, r0
 800a6ca:	460b      	mov	r3, r1
 800a6cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6d0:	f7f5 fe6e 	bl	80003b0 <__aeabi_dsub>
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	460b      	mov	r3, r1
 800a6d8:	3430      	adds	r4, #48	; 0x30
 800a6da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a6de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a6e2:	f807 4b01 	strb.w	r4, [r7], #1
 800a6e6:	f7f6 fa8d 	bl	8000c04 <__aeabi_dcmplt>
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	d174      	bne.n	800a7d8 <_dtoa_r+0x648>
 800a6ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6f2:	2000      	movs	r0, #0
 800a6f4:	4911      	ldr	r1, [pc, #68]	; (800a73c <_dtoa_r+0x5ac>)
 800a6f6:	f7f5 fe5b 	bl	80003b0 <__aeabi_dsub>
 800a6fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a6fe:	f7f6 fa81 	bl	8000c04 <__aeabi_dcmplt>
 800a702:	2800      	cmp	r0, #0
 800a704:	f040 80b7 	bne.w	800a876 <_dtoa_r+0x6e6>
 800a708:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a70a:	429f      	cmp	r7, r3
 800a70c:	f43f af7a 	beq.w	800a604 <_dtoa_r+0x474>
 800a710:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a714:	2200      	movs	r2, #0
 800a716:	4b0a      	ldr	r3, [pc, #40]	; (800a740 <_dtoa_r+0x5b0>)
 800a718:	f7f6 f802 	bl	8000720 <__aeabi_dmul>
 800a71c:	2200      	movs	r2, #0
 800a71e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a722:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a726:	4b06      	ldr	r3, [pc, #24]	; (800a740 <_dtoa_r+0x5b0>)
 800a728:	f7f5 fffa 	bl	8000720 <__aeabi_dmul>
 800a72c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a730:	e7c3      	b.n	800a6ba <_dtoa_r+0x52a>
 800a732:	bf00      	nop
 800a734:	0800dc48 	.word	0x0800dc48
 800a738:	0800dc20 	.word	0x0800dc20
 800a73c:	3ff00000 	.word	0x3ff00000
 800a740:	40240000 	.word	0x40240000
 800a744:	401c0000 	.word	0x401c0000
 800a748:	40140000 	.word	0x40140000
 800a74c:	3fe00000 	.word	0x3fe00000
 800a750:	4630      	mov	r0, r6
 800a752:	4639      	mov	r1, r7
 800a754:	f7f5 ffe4 	bl	8000720 <__aeabi_dmul>
 800a758:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a75a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a75e:	9c03      	ldr	r4, [sp, #12]
 800a760:	9314      	str	r3, [sp, #80]	; 0x50
 800a762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a766:	f7f6 fa8b 	bl	8000c80 <__aeabi_d2iz>
 800a76a:	9015      	str	r0, [sp, #84]	; 0x54
 800a76c:	f7f5 ff6e 	bl	800064c <__aeabi_i2d>
 800a770:	4602      	mov	r2, r0
 800a772:	460b      	mov	r3, r1
 800a774:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a778:	f7f5 fe1a 	bl	80003b0 <__aeabi_dsub>
 800a77c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a77e:	4606      	mov	r6, r0
 800a780:	3330      	adds	r3, #48	; 0x30
 800a782:	f804 3b01 	strb.w	r3, [r4], #1
 800a786:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a788:	460f      	mov	r7, r1
 800a78a:	429c      	cmp	r4, r3
 800a78c:	f04f 0200 	mov.w	r2, #0
 800a790:	d124      	bne.n	800a7dc <_dtoa_r+0x64c>
 800a792:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a796:	4bb0      	ldr	r3, [pc, #704]	; (800aa58 <_dtoa_r+0x8c8>)
 800a798:	f7f5 fe0c 	bl	80003b4 <__adddf3>
 800a79c:	4602      	mov	r2, r0
 800a79e:	460b      	mov	r3, r1
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	4639      	mov	r1, r7
 800a7a4:	f7f6 fa4c 	bl	8000c40 <__aeabi_dcmpgt>
 800a7a8:	2800      	cmp	r0, #0
 800a7aa:	d163      	bne.n	800a874 <_dtoa_r+0x6e4>
 800a7ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a7b0:	2000      	movs	r0, #0
 800a7b2:	49a9      	ldr	r1, [pc, #676]	; (800aa58 <_dtoa_r+0x8c8>)
 800a7b4:	f7f5 fdfc 	bl	80003b0 <__aeabi_dsub>
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	460b      	mov	r3, r1
 800a7bc:	4630      	mov	r0, r6
 800a7be:	4639      	mov	r1, r7
 800a7c0:	f7f6 fa20 	bl	8000c04 <__aeabi_dcmplt>
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	f43f af1d 	beq.w	800a604 <_dtoa_r+0x474>
 800a7ca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800a7cc:	1e7b      	subs	r3, r7, #1
 800a7ce:	9314      	str	r3, [sp, #80]	; 0x50
 800a7d0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800a7d4:	2b30      	cmp	r3, #48	; 0x30
 800a7d6:	d0f8      	beq.n	800a7ca <_dtoa_r+0x63a>
 800a7d8:	46c2      	mov	sl, r8
 800a7da:	e03b      	b.n	800a854 <_dtoa_r+0x6c4>
 800a7dc:	4b9f      	ldr	r3, [pc, #636]	; (800aa5c <_dtoa_r+0x8cc>)
 800a7de:	f7f5 ff9f 	bl	8000720 <__aeabi_dmul>
 800a7e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7e6:	e7bc      	b.n	800a762 <_dtoa_r+0x5d2>
 800a7e8:	9f03      	ldr	r7, [sp, #12]
 800a7ea:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a7ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a7f2:	4640      	mov	r0, r8
 800a7f4:	4649      	mov	r1, r9
 800a7f6:	f7f6 f8bd 	bl	8000974 <__aeabi_ddiv>
 800a7fa:	f7f6 fa41 	bl	8000c80 <__aeabi_d2iz>
 800a7fe:	4604      	mov	r4, r0
 800a800:	f7f5 ff24 	bl	800064c <__aeabi_i2d>
 800a804:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a808:	f7f5 ff8a 	bl	8000720 <__aeabi_dmul>
 800a80c:	4602      	mov	r2, r0
 800a80e:	460b      	mov	r3, r1
 800a810:	4640      	mov	r0, r8
 800a812:	4649      	mov	r1, r9
 800a814:	f7f5 fdcc 	bl	80003b0 <__aeabi_dsub>
 800a818:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800a81c:	f807 6b01 	strb.w	r6, [r7], #1
 800a820:	9e03      	ldr	r6, [sp, #12]
 800a822:	f8dd c020 	ldr.w	ip, [sp, #32]
 800a826:	1bbe      	subs	r6, r7, r6
 800a828:	45b4      	cmp	ip, r6
 800a82a:	4602      	mov	r2, r0
 800a82c:	460b      	mov	r3, r1
 800a82e:	d136      	bne.n	800a89e <_dtoa_r+0x70e>
 800a830:	f7f5 fdc0 	bl	80003b4 <__adddf3>
 800a834:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a838:	4680      	mov	r8, r0
 800a83a:	4689      	mov	r9, r1
 800a83c:	f7f6 fa00 	bl	8000c40 <__aeabi_dcmpgt>
 800a840:	bb58      	cbnz	r0, 800a89a <_dtoa_r+0x70a>
 800a842:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a846:	4640      	mov	r0, r8
 800a848:	4649      	mov	r1, r9
 800a84a:	f7f6 f9d1 	bl	8000bf0 <__aeabi_dcmpeq>
 800a84e:	b108      	cbz	r0, 800a854 <_dtoa_r+0x6c4>
 800a850:	07e1      	lsls	r1, r4, #31
 800a852:	d422      	bmi.n	800a89a <_dtoa_r+0x70a>
 800a854:	4628      	mov	r0, r5
 800a856:	4659      	mov	r1, fp
 800a858:	f000 ff2e 	bl	800b6b8 <_Bfree>
 800a85c:	2300      	movs	r3, #0
 800a85e:	703b      	strb	r3, [r7, #0]
 800a860:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a862:	f10a 0001 	add.w	r0, sl, #1
 800a866:	6018      	str	r0, [r3, #0]
 800a868:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	f43f acde 	beq.w	800a22c <_dtoa_r+0x9c>
 800a870:	601f      	str	r7, [r3, #0]
 800a872:	e4db      	b.n	800a22c <_dtoa_r+0x9c>
 800a874:	4627      	mov	r7, r4
 800a876:	463b      	mov	r3, r7
 800a878:	461f      	mov	r7, r3
 800a87a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a87e:	2a39      	cmp	r2, #57	; 0x39
 800a880:	d107      	bne.n	800a892 <_dtoa_r+0x702>
 800a882:	9a03      	ldr	r2, [sp, #12]
 800a884:	429a      	cmp	r2, r3
 800a886:	d1f7      	bne.n	800a878 <_dtoa_r+0x6e8>
 800a888:	2230      	movs	r2, #48	; 0x30
 800a88a:	9903      	ldr	r1, [sp, #12]
 800a88c:	f108 0801 	add.w	r8, r8, #1
 800a890:	700a      	strb	r2, [r1, #0]
 800a892:	781a      	ldrb	r2, [r3, #0]
 800a894:	3201      	adds	r2, #1
 800a896:	701a      	strb	r2, [r3, #0]
 800a898:	e79e      	b.n	800a7d8 <_dtoa_r+0x648>
 800a89a:	46d0      	mov	r8, sl
 800a89c:	e7eb      	b.n	800a876 <_dtoa_r+0x6e6>
 800a89e:	2200      	movs	r2, #0
 800a8a0:	4b6e      	ldr	r3, [pc, #440]	; (800aa5c <_dtoa_r+0x8cc>)
 800a8a2:	f7f5 ff3d 	bl	8000720 <__aeabi_dmul>
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	4680      	mov	r8, r0
 800a8ac:	4689      	mov	r9, r1
 800a8ae:	f7f6 f99f 	bl	8000bf0 <__aeabi_dcmpeq>
 800a8b2:	2800      	cmp	r0, #0
 800a8b4:	d09b      	beq.n	800a7ee <_dtoa_r+0x65e>
 800a8b6:	e7cd      	b.n	800a854 <_dtoa_r+0x6c4>
 800a8b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8ba:	2a00      	cmp	r2, #0
 800a8bc:	f000 80d0 	beq.w	800aa60 <_dtoa_r+0x8d0>
 800a8c0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a8c2:	2a01      	cmp	r2, #1
 800a8c4:	f300 80ae 	bgt.w	800aa24 <_dtoa_r+0x894>
 800a8c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a8ca:	2a00      	cmp	r2, #0
 800a8cc:	f000 80a6 	beq.w	800aa1c <_dtoa_r+0x88c>
 800a8d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a8d4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a8d6:	9f06      	ldr	r7, [sp, #24]
 800a8d8:	9a06      	ldr	r2, [sp, #24]
 800a8da:	2101      	movs	r1, #1
 800a8dc:	441a      	add	r2, r3
 800a8de:	9206      	str	r2, [sp, #24]
 800a8e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8e2:	4628      	mov	r0, r5
 800a8e4:	441a      	add	r2, r3
 800a8e6:	9209      	str	r2, [sp, #36]	; 0x24
 800a8e8:	f000 ffe6 	bl	800b8b8 <__i2b>
 800a8ec:	4606      	mov	r6, r0
 800a8ee:	2f00      	cmp	r7, #0
 800a8f0:	dd0c      	ble.n	800a90c <_dtoa_r+0x77c>
 800a8f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	dd09      	ble.n	800a90c <_dtoa_r+0x77c>
 800a8f8:	42bb      	cmp	r3, r7
 800a8fa:	bfa8      	it	ge
 800a8fc:	463b      	movge	r3, r7
 800a8fe:	9a06      	ldr	r2, [sp, #24]
 800a900:	1aff      	subs	r7, r7, r3
 800a902:	1ad2      	subs	r2, r2, r3
 800a904:	9206      	str	r2, [sp, #24]
 800a906:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a908:	1ad3      	subs	r3, r2, r3
 800a90a:	9309      	str	r3, [sp, #36]	; 0x24
 800a90c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a90e:	b1f3      	cbz	r3, 800a94e <_dtoa_r+0x7be>
 800a910:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a912:	2b00      	cmp	r3, #0
 800a914:	f000 80a8 	beq.w	800aa68 <_dtoa_r+0x8d8>
 800a918:	2c00      	cmp	r4, #0
 800a91a:	dd10      	ble.n	800a93e <_dtoa_r+0x7ae>
 800a91c:	4631      	mov	r1, r6
 800a91e:	4622      	mov	r2, r4
 800a920:	4628      	mov	r0, r5
 800a922:	f001 f887 	bl	800ba34 <__pow5mult>
 800a926:	465a      	mov	r2, fp
 800a928:	4601      	mov	r1, r0
 800a92a:	4606      	mov	r6, r0
 800a92c:	4628      	mov	r0, r5
 800a92e:	f000 ffd9 	bl	800b8e4 <__multiply>
 800a932:	4680      	mov	r8, r0
 800a934:	4659      	mov	r1, fp
 800a936:	4628      	mov	r0, r5
 800a938:	f000 febe 	bl	800b6b8 <_Bfree>
 800a93c:	46c3      	mov	fp, r8
 800a93e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a940:	1b1a      	subs	r2, r3, r4
 800a942:	d004      	beq.n	800a94e <_dtoa_r+0x7be>
 800a944:	4659      	mov	r1, fp
 800a946:	4628      	mov	r0, r5
 800a948:	f001 f874 	bl	800ba34 <__pow5mult>
 800a94c:	4683      	mov	fp, r0
 800a94e:	2101      	movs	r1, #1
 800a950:	4628      	mov	r0, r5
 800a952:	f000 ffb1 	bl	800b8b8 <__i2b>
 800a956:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a958:	4604      	mov	r4, r0
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	f340 8086 	ble.w	800aa6c <_dtoa_r+0x8dc>
 800a960:	461a      	mov	r2, r3
 800a962:	4601      	mov	r1, r0
 800a964:	4628      	mov	r0, r5
 800a966:	f001 f865 	bl	800ba34 <__pow5mult>
 800a96a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a96c:	4604      	mov	r4, r0
 800a96e:	2b01      	cmp	r3, #1
 800a970:	dd7f      	ble.n	800aa72 <_dtoa_r+0x8e2>
 800a972:	f04f 0800 	mov.w	r8, #0
 800a976:	6923      	ldr	r3, [r4, #16]
 800a978:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a97c:	6918      	ldr	r0, [r3, #16]
 800a97e:	f000 ff4d 	bl	800b81c <__hi0bits>
 800a982:	f1c0 0020 	rsb	r0, r0, #32
 800a986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a988:	4418      	add	r0, r3
 800a98a:	f010 001f 	ands.w	r0, r0, #31
 800a98e:	f000 8092 	beq.w	800aab6 <_dtoa_r+0x926>
 800a992:	f1c0 0320 	rsb	r3, r0, #32
 800a996:	2b04      	cmp	r3, #4
 800a998:	f340 808a 	ble.w	800aab0 <_dtoa_r+0x920>
 800a99c:	f1c0 001c 	rsb	r0, r0, #28
 800a9a0:	9b06      	ldr	r3, [sp, #24]
 800a9a2:	4407      	add	r7, r0
 800a9a4:	4403      	add	r3, r0
 800a9a6:	9306      	str	r3, [sp, #24]
 800a9a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9aa:	4403      	add	r3, r0
 800a9ac:	9309      	str	r3, [sp, #36]	; 0x24
 800a9ae:	9b06      	ldr	r3, [sp, #24]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	dd05      	ble.n	800a9c0 <_dtoa_r+0x830>
 800a9b4:	4659      	mov	r1, fp
 800a9b6:	461a      	mov	r2, r3
 800a9b8:	4628      	mov	r0, r5
 800a9ba:	f001 f895 	bl	800bae8 <__lshift>
 800a9be:	4683      	mov	fp, r0
 800a9c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	dd05      	ble.n	800a9d2 <_dtoa_r+0x842>
 800a9c6:	4621      	mov	r1, r4
 800a9c8:	461a      	mov	r2, r3
 800a9ca:	4628      	mov	r0, r5
 800a9cc:	f001 f88c 	bl	800bae8 <__lshift>
 800a9d0:	4604      	mov	r4, r0
 800a9d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d070      	beq.n	800aaba <_dtoa_r+0x92a>
 800a9d8:	4621      	mov	r1, r4
 800a9da:	4658      	mov	r0, fp
 800a9dc:	f001 f8f4 	bl	800bbc8 <__mcmp>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	da6a      	bge.n	800aaba <_dtoa_r+0x92a>
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	4659      	mov	r1, fp
 800a9e8:	220a      	movs	r2, #10
 800a9ea:	4628      	mov	r0, r5
 800a9ec:	f000 fe86 	bl	800b6fc <__multadd>
 800a9f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9f2:	4683      	mov	fp, r0
 800a9f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f000 8194 	beq.w	800ad26 <_dtoa_r+0xb96>
 800a9fe:	4631      	mov	r1, r6
 800aa00:	2300      	movs	r3, #0
 800aa02:	220a      	movs	r2, #10
 800aa04:	4628      	mov	r0, r5
 800aa06:	f000 fe79 	bl	800b6fc <__multadd>
 800aa0a:	f1b9 0f00 	cmp.w	r9, #0
 800aa0e:	4606      	mov	r6, r0
 800aa10:	f300 8093 	bgt.w	800ab3a <_dtoa_r+0x9aa>
 800aa14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa16:	2b02      	cmp	r3, #2
 800aa18:	dc57      	bgt.n	800aaca <_dtoa_r+0x93a>
 800aa1a:	e08e      	b.n	800ab3a <_dtoa_r+0x9aa>
 800aa1c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aa22:	e757      	b.n	800a8d4 <_dtoa_r+0x744>
 800aa24:	9b08      	ldr	r3, [sp, #32]
 800aa26:	1e5c      	subs	r4, r3, #1
 800aa28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa2a:	42a3      	cmp	r3, r4
 800aa2c:	bfb7      	itett	lt
 800aa2e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aa30:	1b1c      	subge	r4, r3, r4
 800aa32:	1ae2      	sublt	r2, r4, r3
 800aa34:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800aa36:	bfbe      	ittt	lt
 800aa38:	940a      	strlt	r4, [sp, #40]	; 0x28
 800aa3a:	189b      	addlt	r3, r3, r2
 800aa3c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800aa3e:	9b08      	ldr	r3, [sp, #32]
 800aa40:	bfb8      	it	lt
 800aa42:	2400      	movlt	r4, #0
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	bfbb      	ittet	lt
 800aa48:	9b06      	ldrlt	r3, [sp, #24]
 800aa4a:	9a08      	ldrlt	r2, [sp, #32]
 800aa4c:	9f06      	ldrge	r7, [sp, #24]
 800aa4e:	1a9f      	sublt	r7, r3, r2
 800aa50:	bfac      	ite	ge
 800aa52:	9b08      	ldrge	r3, [sp, #32]
 800aa54:	2300      	movlt	r3, #0
 800aa56:	e73f      	b.n	800a8d8 <_dtoa_r+0x748>
 800aa58:	3fe00000 	.word	0x3fe00000
 800aa5c:	40240000 	.word	0x40240000
 800aa60:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800aa62:	9f06      	ldr	r7, [sp, #24]
 800aa64:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800aa66:	e742      	b.n	800a8ee <_dtoa_r+0x75e>
 800aa68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa6a:	e76b      	b.n	800a944 <_dtoa_r+0x7b4>
 800aa6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa6e:	2b01      	cmp	r3, #1
 800aa70:	dc19      	bgt.n	800aaa6 <_dtoa_r+0x916>
 800aa72:	9b04      	ldr	r3, [sp, #16]
 800aa74:	b9bb      	cbnz	r3, 800aaa6 <_dtoa_r+0x916>
 800aa76:	9b05      	ldr	r3, [sp, #20]
 800aa78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa7c:	b99b      	cbnz	r3, 800aaa6 <_dtoa_r+0x916>
 800aa7e:	9b05      	ldr	r3, [sp, #20]
 800aa80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa84:	0d1b      	lsrs	r3, r3, #20
 800aa86:	051b      	lsls	r3, r3, #20
 800aa88:	b183      	cbz	r3, 800aaac <_dtoa_r+0x91c>
 800aa8a:	f04f 0801 	mov.w	r8, #1
 800aa8e:	9b06      	ldr	r3, [sp, #24]
 800aa90:	3301      	adds	r3, #1
 800aa92:	9306      	str	r3, [sp, #24]
 800aa94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa96:	3301      	adds	r3, #1
 800aa98:	9309      	str	r3, [sp, #36]	; 0x24
 800aa9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	f47f af6a 	bne.w	800a976 <_dtoa_r+0x7e6>
 800aaa2:	2001      	movs	r0, #1
 800aaa4:	e76f      	b.n	800a986 <_dtoa_r+0x7f6>
 800aaa6:	f04f 0800 	mov.w	r8, #0
 800aaaa:	e7f6      	b.n	800aa9a <_dtoa_r+0x90a>
 800aaac:	4698      	mov	r8, r3
 800aaae:	e7f4      	b.n	800aa9a <_dtoa_r+0x90a>
 800aab0:	f43f af7d 	beq.w	800a9ae <_dtoa_r+0x81e>
 800aab4:	4618      	mov	r0, r3
 800aab6:	301c      	adds	r0, #28
 800aab8:	e772      	b.n	800a9a0 <_dtoa_r+0x810>
 800aaba:	9b08      	ldr	r3, [sp, #32]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	dc36      	bgt.n	800ab2e <_dtoa_r+0x99e>
 800aac0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aac2:	2b02      	cmp	r3, #2
 800aac4:	dd33      	ble.n	800ab2e <_dtoa_r+0x99e>
 800aac6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aaca:	f1b9 0f00 	cmp.w	r9, #0
 800aace:	d10d      	bne.n	800aaec <_dtoa_r+0x95c>
 800aad0:	4621      	mov	r1, r4
 800aad2:	464b      	mov	r3, r9
 800aad4:	2205      	movs	r2, #5
 800aad6:	4628      	mov	r0, r5
 800aad8:	f000 fe10 	bl	800b6fc <__multadd>
 800aadc:	4601      	mov	r1, r0
 800aade:	4604      	mov	r4, r0
 800aae0:	4658      	mov	r0, fp
 800aae2:	f001 f871 	bl	800bbc8 <__mcmp>
 800aae6:	2800      	cmp	r0, #0
 800aae8:	f73f adb8 	bgt.w	800a65c <_dtoa_r+0x4cc>
 800aaec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aaee:	9f03      	ldr	r7, [sp, #12]
 800aaf0:	ea6f 0a03 	mvn.w	sl, r3
 800aaf4:	f04f 0800 	mov.w	r8, #0
 800aaf8:	4621      	mov	r1, r4
 800aafa:	4628      	mov	r0, r5
 800aafc:	f000 fddc 	bl	800b6b8 <_Bfree>
 800ab00:	2e00      	cmp	r6, #0
 800ab02:	f43f aea7 	beq.w	800a854 <_dtoa_r+0x6c4>
 800ab06:	f1b8 0f00 	cmp.w	r8, #0
 800ab0a:	d005      	beq.n	800ab18 <_dtoa_r+0x988>
 800ab0c:	45b0      	cmp	r8, r6
 800ab0e:	d003      	beq.n	800ab18 <_dtoa_r+0x988>
 800ab10:	4641      	mov	r1, r8
 800ab12:	4628      	mov	r0, r5
 800ab14:	f000 fdd0 	bl	800b6b8 <_Bfree>
 800ab18:	4631      	mov	r1, r6
 800ab1a:	4628      	mov	r0, r5
 800ab1c:	f000 fdcc 	bl	800b6b8 <_Bfree>
 800ab20:	e698      	b.n	800a854 <_dtoa_r+0x6c4>
 800ab22:	2400      	movs	r4, #0
 800ab24:	4626      	mov	r6, r4
 800ab26:	e7e1      	b.n	800aaec <_dtoa_r+0x95c>
 800ab28:	46c2      	mov	sl, r8
 800ab2a:	4626      	mov	r6, r4
 800ab2c:	e596      	b.n	800a65c <_dtoa_r+0x4cc>
 800ab2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	f000 80fd 	beq.w	800ad34 <_dtoa_r+0xba4>
 800ab3a:	2f00      	cmp	r7, #0
 800ab3c:	dd05      	ble.n	800ab4a <_dtoa_r+0x9ba>
 800ab3e:	4631      	mov	r1, r6
 800ab40:	463a      	mov	r2, r7
 800ab42:	4628      	mov	r0, r5
 800ab44:	f000 ffd0 	bl	800bae8 <__lshift>
 800ab48:	4606      	mov	r6, r0
 800ab4a:	f1b8 0f00 	cmp.w	r8, #0
 800ab4e:	d05c      	beq.n	800ac0a <_dtoa_r+0xa7a>
 800ab50:	4628      	mov	r0, r5
 800ab52:	6871      	ldr	r1, [r6, #4]
 800ab54:	f000 fd70 	bl	800b638 <_Balloc>
 800ab58:	4607      	mov	r7, r0
 800ab5a:	b928      	cbnz	r0, 800ab68 <_dtoa_r+0x9d8>
 800ab5c:	4602      	mov	r2, r0
 800ab5e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ab62:	4b7f      	ldr	r3, [pc, #508]	; (800ad60 <_dtoa_r+0xbd0>)
 800ab64:	f7ff bb28 	b.w	800a1b8 <_dtoa_r+0x28>
 800ab68:	6932      	ldr	r2, [r6, #16]
 800ab6a:	f106 010c 	add.w	r1, r6, #12
 800ab6e:	3202      	adds	r2, #2
 800ab70:	0092      	lsls	r2, r2, #2
 800ab72:	300c      	adds	r0, #12
 800ab74:	f7fd fe18 	bl	80087a8 <memcpy>
 800ab78:	2201      	movs	r2, #1
 800ab7a:	4639      	mov	r1, r7
 800ab7c:	4628      	mov	r0, r5
 800ab7e:	f000 ffb3 	bl	800bae8 <__lshift>
 800ab82:	46b0      	mov	r8, r6
 800ab84:	4606      	mov	r6, r0
 800ab86:	9b03      	ldr	r3, [sp, #12]
 800ab88:	3301      	adds	r3, #1
 800ab8a:	9308      	str	r3, [sp, #32]
 800ab8c:	9b03      	ldr	r3, [sp, #12]
 800ab8e:	444b      	add	r3, r9
 800ab90:	930a      	str	r3, [sp, #40]	; 0x28
 800ab92:	9b04      	ldr	r3, [sp, #16]
 800ab94:	f003 0301 	and.w	r3, r3, #1
 800ab98:	9309      	str	r3, [sp, #36]	; 0x24
 800ab9a:	9b08      	ldr	r3, [sp, #32]
 800ab9c:	4621      	mov	r1, r4
 800ab9e:	3b01      	subs	r3, #1
 800aba0:	4658      	mov	r0, fp
 800aba2:	9304      	str	r3, [sp, #16]
 800aba4:	f7ff fa66 	bl	800a074 <quorem>
 800aba8:	4603      	mov	r3, r0
 800abaa:	4641      	mov	r1, r8
 800abac:	3330      	adds	r3, #48	; 0x30
 800abae:	9006      	str	r0, [sp, #24]
 800abb0:	4658      	mov	r0, fp
 800abb2:	930b      	str	r3, [sp, #44]	; 0x2c
 800abb4:	f001 f808 	bl	800bbc8 <__mcmp>
 800abb8:	4632      	mov	r2, r6
 800abba:	4681      	mov	r9, r0
 800abbc:	4621      	mov	r1, r4
 800abbe:	4628      	mov	r0, r5
 800abc0:	f001 f81e 	bl	800bc00 <__mdiff>
 800abc4:	68c2      	ldr	r2, [r0, #12]
 800abc6:	4607      	mov	r7, r0
 800abc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abca:	bb02      	cbnz	r2, 800ac0e <_dtoa_r+0xa7e>
 800abcc:	4601      	mov	r1, r0
 800abce:	4658      	mov	r0, fp
 800abd0:	f000 fffa 	bl	800bbc8 <__mcmp>
 800abd4:	4602      	mov	r2, r0
 800abd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abd8:	4639      	mov	r1, r7
 800abda:	4628      	mov	r0, r5
 800abdc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800abe0:	f000 fd6a 	bl	800b6b8 <_Bfree>
 800abe4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800abe6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800abe8:	9f08      	ldr	r7, [sp, #32]
 800abea:	ea43 0102 	orr.w	r1, r3, r2
 800abee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abf0:	430b      	orrs	r3, r1
 800abf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abf4:	d10d      	bne.n	800ac12 <_dtoa_r+0xa82>
 800abf6:	2b39      	cmp	r3, #57	; 0x39
 800abf8:	d029      	beq.n	800ac4e <_dtoa_r+0xabe>
 800abfa:	f1b9 0f00 	cmp.w	r9, #0
 800abfe:	dd01      	ble.n	800ac04 <_dtoa_r+0xa74>
 800ac00:	9b06      	ldr	r3, [sp, #24]
 800ac02:	3331      	adds	r3, #49	; 0x31
 800ac04:	9a04      	ldr	r2, [sp, #16]
 800ac06:	7013      	strb	r3, [r2, #0]
 800ac08:	e776      	b.n	800aaf8 <_dtoa_r+0x968>
 800ac0a:	4630      	mov	r0, r6
 800ac0c:	e7b9      	b.n	800ab82 <_dtoa_r+0x9f2>
 800ac0e:	2201      	movs	r2, #1
 800ac10:	e7e2      	b.n	800abd8 <_dtoa_r+0xa48>
 800ac12:	f1b9 0f00 	cmp.w	r9, #0
 800ac16:	db06      	blt.n	800ac26 <_dtoa_r+0xa96>
 800ac18:	9922      	ldr	r1, [sp, #136]	; 0x88
 800ac1a:	ea41 0909 	orr.w	r9, r1, r9
 800ac1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac20:	ea59 0101 	orrs.w	r1, r9, r1
 800ac24:	d120      	bne.n	800ac68 <_dtoa_r+0xad8>
 800ac26:	2a00      	cmp	r2, #0
 800ac28:	ddec      	ble.n	800ac04 <_dtoa_r+0xa74>
 800ac2a:	4659      	mov	r1, fp
 800ac2c:	2201      	movs	r2, #1
 800ac2e:	4628      	mov	r0, r5
 800ac30:	9308      	str	r3, [sp, #32]
 800ac32:	f000 ff59 	bl	800bae8 <__lshift>
 800ac36:	4621      	mov	r1, r4
 800ac38:	4683      	mov	fp, r0
 800ac3a:	f000 ffc5 	bl	800bbc8 <__mcmp>
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	9b08      	ldr	r3, [sp, #32]
 800ac42:	dc02      	bgt.n	800ac4a <_dtoa_r+0xaba>
 800ac44:	d1de      	bne.n	800ac04 <_dtoa_r+0xa74>
 800ac46:	07da      	lsls	r2, r3, #31
 800ac48:	d5dc      	bpl.n	800ac04 <_dtoa_r+0xa74>
 800ac4a:	2b39      	cmp	r3, #57	; 0x39
 800ac4c:	d1d8      	bne.n	800ac00 <_dtoa_r+0xa70>
 800ac4e:	2339      	movs	r3, #57	; 0x39
 800ac50:	9a04      	ldr	r2, [sp, #16]
 800ac52:	7013      	strb	r3, [r2, #0]
 800ac54:	463b      	mov	r3, r7
 800ac56:	461f      	mov	r7, r3
 800ac58:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800ac5c:	3b01      	subs	r3, #1
 800ac5e:	2a39      	cmp	r2, #57	; 0x39
 800ac60:	d050      	beq.n	800ad04 <_dtoa_r+0xb74>
 800ac62:	3201      	adds	r2, #1
 800ac64:	701a      	strb	r2, [r3, #0]
 800ac66:	e747      	b.n	800aaf8 <_dtoa_r+0x968>
 800ac68:	2a00      	cmp	r2, #0
 800ac6a:	dd03      	ble.n	800ac74 <_dtoa_r+0xae4>
 800ac6c:	2b39      	cmp	r3, #57	; 0x39
 800ac6e:	d0ee      	beq.n	800ac4e <_dtoa_r+0xabe>
 800ac70:	3301      	adds	r3, #1
 800ac72:	e7c7      	b.n	800ac04 <_dtoa_r+0xa74>
 800ac74:	9a08      	ldr	r2, [sp, #32]
 800ac76:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ac78:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ac7c:	428a      	cmp	r2, r1
 800ac7e:	d02a      	beq.n	800acd6 <_dtoa_r+0xb46>
 800ac80:	4659      	mov	r1, fp
 800ac82:	2300      	movs	r3, #0
 800ac84:	220a      	movs	r2, #10
 800ac86:	4628      	mov	r0, r5
 800ac88:	f000 fd38 	bl	800b6fc <__multadd>
 800ac8c:	45b0      	cmp	r8, r6
 800ac8e:	4683      	mov	fp, r0
 800ac90:	f04f 0300 	mov.w	r3, #0
 800ac94:	f04f 020a 	mov.w	r2, #10
 800ac98:	4641      	mov	r1, r8
 800ac9a:	4628      	mov	r0, r5
 800ac9c:	d107      	bne.n	800acae <_dtoa_r+0xb1e>
 800ac9e:	f000 fd2d 	bl	800b6fc <__multadd>
 800aca2:	4680      	mov	r8, r0
 800aca4:	4606      	mov	r6, r0
 800aca6:	9b08      	ldr	r3, [sp, #32]
 800aca8:	3301      	adds	r3, #1
 800acaa:	9308      	str	r3, [sp, #32]
 800acac:	e775      	b.n	800ab9a <_dtoa_r+0xa0a>
 800acae:	f000 fd25 	bl	800b6fc <__multadd>
 800acb2:	4631      	mov	r1, r6
 800acb4:	4680      	mov	r8, r0
 800acb6:	2300      	movs	r3, #0
 800acb8:	220a      	movs	r2, #10
 800acba:	4628      	mov	r0, r5
 800acbc:	f000 fd1e 	bl	800b6fc <__multadd>
 800acc0:	4606      	mov	r6, r0
 800acc2:	e7f0      	b.n	800aca6 <_dtoa_r+0xb16>
 800acc4:	f1b9 0f00 	cmp.w	r9, #0
 800acc8:	bfcc      	ite	gt
 800acca:	464f      	movgt	r7, r9
 800accc:	2701      	movle	r7, #1
 800acce:	f04f 0800 	mov.w	r8, #0
 800acd2:	9a03      	ldr	r2, [sp, #12]
 800acd4:	4417      	add	r7, r2
 800acd6:	4659      	mov	r1, fp
 800acd8:	2201      	movs	r2, #1
 800acda:	4628      	mov	r0, r5
 800acdc:	9308      	str	r3, [sp, #32]
 800acde:	f000 ff03 	bl	800bae8 <__lshift>
 800ace2:	4621      	mov	r1, r4
 800ace4:	4683      	mov	fp, r0
 800ace6:	f000 ff6f 	bl	800bbc8 <__mcmp>
 800acea:	2800      	cmp	r0, #0
 800acec:	dcb2      	bgt.n	800ac54 <_dtoa_r+0xac4>
 800acee:	d102      	bne.n	800acf6 <_dtoa_r+0xb66>
 800acf0:	9b08      	ldr	r3, [sp, #32]
 800acf2:	07db      	lsls	r3, r3, #31
 800acf4:	d4ae      	bmi.n	800ac54 <_dtoa_r+0xac4>
 800acf6:	463b      	mov	r3, r7
 800acf8:	461f      	mov	r7, r3
 800acfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800acfe:	2a30      	cmp	r2, #48	; 0x30
 800ad00:	d0fa      	beq.n	800acf8 <_dtoa_r+0xb68>
 800ad02:	e6f9      	b.n	800aaf8 <_dtoa_r+0x968>
 800ad04:	9a03      	ldr	r2, [sp, #12]
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d1a5      	bne.n	800ac56 <_dtoa_r+0xac6>
 800ad0a:	2331      	movs	r3, #49	; 0x31
 800ad0c:	f10a 0a01 	add.w	sl, sl, #1
 800ad10:	e779      	b.n	800ac06 <_dtoa_r+0xa76>
 800ad12:	4b14      	ldr	r3, [pc, #80]	; (800ad64 <_dtoa_r+0xbd4>)
 800ad14:	f7ff baa8 	b.w	800a268 <_dtoa_r+0xd8>
 800ad18:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f47f aa81 	bne.w	800a222 <_dtoa_r+0x92>
 800ad20:	4b11      	ldr	r3, [pc, #68]	; (800ad68 <_dtoa_r+0xbd8>)
 800ad22:	f7ff baa1 	b.w	800a268 <_dtoa_r+0xd8>
 800ad26:	f1b9 0f00 	cmp.w	r9, #0
 800ad2a:	dc03      	bgt.n	800ad34 <_dtoa_r+0xba4>
 800ad2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad2e:	2b02      	cmp	r3, #2
 800ad30:	f73f aecb 	bgt.w	800aaca <_dtoa_r+0x93a>
 800ad34:	9f03      	ldr	r7, [sp, #12]
 800ad36:	4621      	mov	r1, r4
 800ad38:	4658      	mov	r0, fp
 800ad3a:	f7ff f99b 	bl	800a074 <quorem>
 800ad3e:	9a03      	ldr	r2, [sp, #12]
 800ad40:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ad44:	f807 3b01 	strb.w	r3, [r7], #1
 800ad48:	1aba      	subs	r2, r7, r2
 800ad4a:	4591      	cmp	r9, r2
 800ad4c:	ddba      	ble.n	800acc4 <_dtoa_r+0xb34>
 800ad4e:	4659      	mov	r1, fp
 800ad50:	2300      	movs	r3, #0
 800ad52:	220a      	movs	r2, #10
 800ad54:	4628      	mov	r0, r5
 800ad56:	f000 fcd1 	bl	800b6fc <__multadd>
 800ad5a:	4683      	mov	fp, r0
 800ad5c:	e7eb      	b.n	800ad36 <_dtoa_r+0xba6>
 800ad5e:	bf00      	nop
 800ad60:	0800db37 	.word	0x0800db37
 800ad64:	0800da44 	.word	0x0800da44
 800ad68:	0800dab8 	.word	0x0800dab8

0800ad6c <__sflush_r>:
 800ad6c:	898a      	ldrh	r2, [r1, #12]
 800ad6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad70:	4605      	mov	r5, r0
 800ad72:	0710      	lsls	r0, r2, #28
 800ad74:	460c      	mov	r4, r1
 800ad76:	d457      	bmi.n	800ae28 <__sflush_r+0xbc>
 800ad78:	684b      	ldr	r3, [r1, #4]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	dc04      	bgt.n	800ad88 <__sflush_r+0x1c>
 800ad7e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	dc01      	bgt.n	800ad88 <__sflush_r+0x1c>
 800ad84:	2000      	movs	r0, #0
 800ad86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad8a:	2e00      	cmp	r6, #0
 800ad8c:	d0fa      	beq.n	800ad84 <__sflush_r+0x18>
 800ad8e:	2300      	movs	r3, #0
 800ad90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad94:	682f      	ldr	r7, [r5, #0]
 800ad96:	602b      	str	r3, [r5, #0]
 800ad98:	d032      	beq.n	800ae00 <__sflush_r+0x94>
 800ad9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad9c:	89a3      	ldrh	r3, [r4, #12]
 800ad9e:	075a      	lsls	r2, r3, #29
 800ada0:	d505      	bpl.n	800adae <__sflush_r+0x42>
 800ada2:	6863      	ldr	r3, [r4, #4]
 800ada4:	1ac0      	subs	r0, r0, r3
 800ada6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ada8:	b10b      	cbz	r3, 800adae <__sflush_r+0x42>
 800adaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800adac:	1ac0      	subs	r0, r0, r3
 800adae:	2300      	movs	r3, #0
 800adb0:	4602      	mov	r2, r0
 800adb2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800adb4:	4628      	mov	r0, r5
 800adb6:	6a21      	ldr	r1, [r4, #32]
 800adb8:	47b0      	blx	r6
 800adba:	1c43      	adds	r3, r0, #1
 800adbc:	89a3      	ldrh	r3, [r4, #12]
 800adbe:	d106      	bne.n	800adce <__sflush_r+0x62>
 800adc0:	6829      	ldr	r1, [r5, #0]
 800adc2:	291d      	cmp	r1, #29
 800adc4:	d82c      	bhi.n	800ae20 <__sflush_r+0xb4>
 800adc6:	4a29      	ldr	r2, [pc, #164]	; (800ae6c <__sflush_r+0x100>)
 800adc8:	40ca      	lsrs	r2, r1
 800adca:	07d6      	lsls	r6, r2, #31
 800adcc:	d528      	bpl.n	800ae20 <__sflush_r+0xb4>
 800adce:	2200      	movs	r2, #0
 800add0:	6062      	str	r2, [r4, #4]
 800add2:	6922      	ldr	r2, [r4, #16]
 800add4:	04d9      	lsls	r1, r3, #19
 800add6:	6022      	str	r2, [r4, #0]
 800add8:	d504      	bpl.n	800ade4 <__sflush_r+0x78>
 800adda:	1c42      	adds	r2, r0, #1
 800addc:	d101      	bne.n	800ade2 <__sflush_r+0x76>
 800adde:	682b      	ldr	r3, [r5, #0]
 800ade0:	b903      	cbnz	r3, 800ade4 <__sflush_r+0x78>
 800ade2:	6560      	str	r0, [r4, #84]	; 0x54
 800ade4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ade6:	602f      	str	r7, [r5, #0]
 800ade8:	2900      	cmp	r1, #0
 800adea:	d0cb      	beq.n	800ad84 <__sflush_r+0x18>
 800adec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800adf0:	4299      	cmp	r1, r3
 800adf2:	d002      	beq.n	800adfa <__sflush_r+0x8e>
 800adf4:	4628      	mov	r0, r5
 800adf6:	f7fd fced 	bl	80087d4 <_free_r>
 800adfa:	2000      	movs	r0, #0
 800adfc:	6360      	str	r0, [r4, #52]	; 0x34
 800adfe:	e7c2      	b.n	800ad86 <__sflush_r+0x1a>
 800ae00:	6a21      	ldr	r1, [r4, #32]
 800ae02:	2301      	movs	r3, #1
 800ae04:	4628      	mov	r0, r5
 800ae06:	47b0      	blx	r6
 800ae08:	1c41      	adds	r1, r0, #1
 800ae0a:	d1c7      	bne.n	800ad9c <__sflush_r+0x30>
 800ae0c:	682b      	ldr	r3, [r5, #0]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d0c4      	beq.n	800ad9c <__sflush_r+0x30>
 800ae12:	2b1d      	cmp	r3, #29
 800ae14:	d001      	beq.n	800ae1a <__sflush_r+0xae>
 800ae16:	2b16      	cmp	r3, #22
 800ae18:	d101      	bne.n	800ae1e <__sflush_r+0xb2>
 800ae1a:	602f      	str	r7, [r5, #0]
 800ae1c:	e7b2      	b.n	800ad84 <__sflush_r+0x18>
 800ae1e:	89a3      	ldrh	r3, [r4, #12]
 800ae20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae24:	81a3      	strh	r3, [r4, #12]
 800ae26:	e7ae      	b.n	800ad86 <__sflush_r+0x1a>
 800ae28:	690f      	ldr	r7, [r1, #16]
 800ae2a:	2f00      	cmp	r7, #0
 800ae2c:	d0aa      	beq.n	800ad84 <__sflush_r+0x18>
 800ae2e:	0793      	lsls	r3, r2, #30
 800ae30:	bf18      	it	ne
 800ae32:	2300      	movne	r3, #0
 800ae34:	680e      	ldr	r6, [r1, #0]
 800ae36:	bf08      	it	eq
 800ae38:	694b      	ldreq	r3, [r1, #20]
 800ae3a:	1bf6      	subs	r6, r6, r7
 800ae3c:	600f      	str	r7, [r1, #0]
 800ae3e:	608b      	str	r3, [r1, #8]
 800ae40:	2e00      	cmp	r6, #0
 800ae42:	dd9f      	ble.n	800ad84 <__sflush_r+0x18>
 800ae44:	4633      	mov	r3, r6
 800ae46:	463a      	mov	r2, r7
 800ae48:	4628      	mov	r0, r5
 800ae4a:	6a21      	ldr	r1, [r4, #32]
 800ae4c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800ae50:	47e0      	blx	ip
 800ae52:	2800      	cmp	r0, #0
 800ae54:	dc06      	bgt.n	800ae64 <__sflush_r+0xf8>
 800ae56:	89a3      	ldrh	r3, [r4, #12]
 800ae58:	f04f 30ff 	mov.w	r0, #4294967295
 800ae5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae60:	81a3      	strh	r3, [r4, #12]
 800ae62:	e790      	b.n	800ad86 <__sflush_r+0x1a>
 800ae64:	4407      	add	r7, r0
 800ae66:	1a36      	subs	r6, r6, r0
 800ae68:	e7ea      	b.n	800ae40 <__sflush_r+0xd4>
 800ae6a:	bf00      	nop
 800ae6c:	20400001 	.word	0x20400001

0800ae70 <_fflush_r>:
 800ae70:	b538      	push	{r3, r4, r5, lr}
 800ae72:	690b      	ldr	r3, [r1, #16]
 800ae74:	4605      	mov	r5, r0
 800ae76:	460c      	mov	r4, r1
 800ae78:	b913      	cbnz	r3, 800ae80 <_fflush_r+0x10>
 800ae7a:	2500      	movs	r5, #0
 800ae7c:	4628      	mov	r0, r5
 800ae7e:	bd38      	pop	{r3, r4, r5, pc}
 800ae80:	b118      	cbz	r0, 800ae8a <_fflush_r+0x1a>
 800ae82:	6983      	ldr	r3, [r0, #24]
 800ae84:	b90b      	cbnz	r3, 800ae8a <_fflush_r+0x1a>
 800ae86:	f7fd fbb9 	bl	80085fc <__sinit>
 800ae8a:	4b14      	ldr	r3, [pc, #80]	; (800aedc <_fflush_r+0x6c>)
 800ae8c:	429c      	cmp	r4, r3
 800ae8e:	d11b      	bne.n	800aec8 <_fflush_r+0x58>
 800ae90:	686c      	ldr	r4, [r5, #4]
 800ae92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d0ef      	beq.n	800ae7a <_fflush_r+0xa>
 800ae9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae9c:	07d0      	lsls	r0, r2, #31
 800ae9e:	d404      	bmi.n	800aeaa <_fflush_r+0x3a>
 800aea0:	0599      	lsls	r1, r3, #22
 800aea2:	d402      	bmi.n	800aeaa <_fflush_r+0x3a>
 800aea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aea6:	f7fd fc6c 	bl	8008782 <__retarget_lock_acquire_recursive>
 800aeaa:	4628      	mov	r0, r5
 800aeac:	4621      	mov	r1, r4
 800aeae:	f7ff ff5d 	bl	800ad6c <__sflush_r>
 800aeb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aeb4:	4605      	mov	r5, r0
 800aeb6:	07da      	lsls	r2, r3, #31
 800aeb8:	d4e0      	bmi.n	800ae7c <_fflush_r+0xc>
 800aeba:	89a3      	ldrh	r3, [r4, #12]
 800aebc:	059b      	lsls	r3, r3, #22
 800aebe:	d4dd      	bmi.n	800ae7c <_fflush_r+0xc>
 800aec0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aec2:	f7fd fc5f 	bl	8008784 <__retarget_lock_release_recursive>
 800aec6:	e7d9      	b.n	800ae7c <_fflush_r+0xc>
 800aec8:	4b05      	ldr	r3, [pc, #20]	; (800aee0 <_fflush_r+0x70>)
 800aeca:	429c      	cmp	r4, r3
 800aecc:	d101      	bne.n	800aed2 <_fflush_r+0x62>
 800aece:	68ac      	ldr	r4, [r5, #8]
 800aed0:	e7df      	b.n	800ae92 <_fflush_r+0x22>
 800aed2:	4b04      	ldr	r3, [pc, #16]	; (800aee4 <_fflush_r+0x74>)
 800aed4:	429c      	cmp	r4, r3
 800aed6:	bf08      	it	eq
 800aed8:	68ec      	ldreq	r4, [r5, #12]
 800aeda:	e7da      	b.n	800ae92 <_fflush_r+0x22>
 800aedc:	0800d9f0 	.word	0x0800d9f0
 800aee0:	0800da10 	.word	0x0800da10
 800aee4:	0800d9d0 	.word	0x0800d9d0

0800aee8 <rshift>:
 800aee8:	6903      	ldr	r3, [r0, #16]
 800aeea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aeee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aef2:	f100 0414 	add.w	r4, r0, #20
 800aef6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800aefa:	dd46      	ble.n	800af8a <rshift+0xa2>
 800aefc:	f011 011f 	ands.w	r1, r1, #31
 800af00:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800af04:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800af08:	d10c      	bne.n	800af24 <rshift+0x3c>
 800af0a:	4629      	mov	r1, r5
 800af0c:	f100 0710 	add.w	r7, r0, #16
 800af10:	42b1      	cmp	r1, r6
 800af12:	d335      	bcc.n	800af80 <rshift+0x98>
 800af14:	1a9b      	subs	r3, r3, r2
 800af16:	009b      	lsls	r3, r3, #2
 800af18:	1eea      	subs	r2, r5, #3
 800af1a:	4296      	cmp	r6, r2
 800af1c:	bf38      	it	cc
 800af1e:	2300      	movcc	r3, #0
 800af20:	4423      	add	r3, r4
 800af22:	e015      	b.n	800af50 <rshift+0x68>
 800af24:	46a1      	mov	r9, r4
 800af26:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800af2a:	f1c1 0820 	rsb	r8, r1, #32
 800af2e:	40cf      	lsrs	r7, r1
 800af30:	f105 0e04 	add.w	lr, r5, #4
 800af34:	4576      	cmp	r6, lr
 800af36:	46f4      	mov	ip, lr
 800af38:	d816      	bhi.n	800af68 <rshift+0x80>
 800af3a:	1a9a      	subs	r2, r3, r2
 800af3c:	0092      	lsls	r2, r2, #2
 800af3e:	3a04      	subs	r2, #4
 800af40:	3501      	adds	r5, #1
 800af42:	42ae      	cmp	r6, r5
 800af44:	bf38      	it	cc
 800af46:	2200      	movcc	r2, #0
 800af48:	18a3      	adds	r3, r4, r2
 800af4a:	50a7      	str	r7, [r4, r2]
 800af4c:	b107      	cbz	r7, 800af50 <rshift+0x68>
 800af4e:	3304      	adds	r3, #4
 800af50:	42a3      	cmp	r3, r4
 800af52:	eba3 0204 	sub.w	r2, r3, r4
 800af56:	bf08      	it	eq
 800af58:	2300      	moveq	r3, #0
 800af5a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800af5e:	6102      	str	r2, [r0, #16]
 800af60:	bf08      	it	eq
 800af62:	6143      	streq	r3, [r0, #20]
 800af64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af68:	f8dc c000 	ldr.w	ip, [ip]
 800af6c:	fa0c fc08 	lsl.w	ip, ip, r8
 800af70:	ea4c 0707 	orr.w	r7, ip, r7
 800af74:	f849 7b04 	str.w	r7, [r9], #4
 800af78:	f85e 7b04 	ldr.w	r7, [lr], #4
 800af7c:	40cf      	lsrs	r7, r1
 800af7e:	e7d9      	b.n	800af34 <rshift+0x4c>
 800af80:	f851 cb04 	ldr.w	ip, [r1], #4
 800af84:	f847 cf04 	str.w	ip, [r7, #4]!
 800af88:	e7c2      	b.n	800af10 <rshift+0x28>
 800af8a:	4623      	mov	r3, r4
 800af8c:	e7e0      	b.n	800af50 <rshift+0x68>

0800af8e <__hexdig_fun>:
 800af8e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800af92:	2b09      	cmp	r3, #9
 800af94:	d802      	bhi.n	800af9c <__hexdig_fun+0xe>
 800af96:	3820      	subs	r0, #32
 800af98:	b2c0      	uxtb	r0, r0
 800af9a:	4770      	bx	lr
 800af9c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800afa0:	2b05      	cmp	r3, #5
 800afa2:	d801      	bhi.n	800afa8 <__hexdig_fun+0x1a>
 800afa4:	3847      	subs	r0, #71	; 0x47
 800afa6:	e7f7      	b.n	800af98 <__hexdig_fun+0xa>
 800afa8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800afac:	2b05      	cmp	r3, #5
 800afae:	d801      	bhi.n	800afb4 <__hexdig_fun+0x26>
 800afb0:	3827      	subs	r0, #39	; 0x27
 800afb2:	e7f1      	b.n	800af98 <__hexdig_fun+0xa>
 800afb4:	2000      	movs	r0, #0
 800afb6:	4770      	bx	lr

0800afb8 <__gethex>:
 800afb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afbc:	b08b      	sub	sp, #44	; 0x2c
 800afbe:	9305      	str	r3, [sp, #20]
 800afc0:	4bb2      	ldr	r3, [pc, #712]	; (800b28c <__gethex+0x2d4>)
 800afc2:	9002      	str	r0, [sp, #8]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	468b      	mov	fp, r1
 800afc8:	4618      	mov	r0, r3
 800afca:	4690      	mov	r8, r2
 800afcc:	9303      	str	r3, [sp, #12]
 800afce:	f7f5 f92f 	bl	8000230 <strlen>
 800afd2:	4682      	mov	sl, r0
 800afd4:	9b03      	ldr	r3, [sp, #12]
 800afd6:	f8db 2000 	ldr.w	r2, [fp]
 800afda:	4403      	add	r3, r0
 800afdc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800afe0:	9306      	str	r3, [sp, #24]
 800afe2:	1c93      	adds	r3, r2, #2
 800afe4:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800afe8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800afec:	32fe      	adds	r2, #254	; 0xfe
 800afee:	18d1      	adds	r1, r2, r3
 800aff0:	461f      	mov	r7, r3
 800aff2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aff6:	9101      	str	r1, [sp, #4]
 800aff8:	2830      	cmp	r0, #48	; 0x30
 800affa:	d0f8      	beq.n	800afee <__gethex+0x36>
 800affc:	f7ff ffc7 	bl	800af8e <__hexdig_fun>
 800b000:	4604      	mov	r4, r0
 800b002:	2800      	cmp	r0, #0
 800b004:	d13a      	bne.n	800b07c <__gethex+0xc4>
 800b006:	4652      	mov	r2, sl
 800b008:	4638      	mov	r0, r7
 800b00a:	9903      	ldr	r1, [sp, #12]
 800b00c:	f001 f954 	bl	800c2b8 <strncmp>
 800b010:	4605      	mov	r5, r0
 800b012:	2800      	cmp	r0, #0
 800b014:	d166      	bne.n	800b0e4 <__gethex+0x12c>
 800b016:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b01a:	eb07 060a 	add.w	r6, r7, sl
 800b01e:	f7ff ffb6 	bl	800af8e <__hexdig_fun>
 800b022:	2800      	cmp	r0, #0
 800b024:	d060      	beq.n	800b0e8 <__gethex+0x130>
 800b026:	4633      	mov	r3, r6
 800b028:	7818      	ldrb	r0, [r3, #0]
 800b02a:	461f      	mov	r7, r3
 800b02c:	2830      	cmp	r0, #48	; 0x30
 800b02e:	f103 0301 	add.w	r3, r3, #1
 800b032:	d0f9      	beq.n	800b028 <__gethex+0x70>
 800b034:	f7ff ffab 	bl	800af8e <__hexdig_fun>
 800b038:	2301      	movs	r3, #1
 800b03a:	fab0 f480 	clz	r4, r0
 800b03e:	4635      	mov	r5, r6
 800b040:	0964      	lsrs	r4, r4, #5
 800b042:	9301      	str	r3, [sp, #4]
 800b044:	463a      	mov	r2, r7
 800b046:	4616      	mov	r6, r2
 800b048:	7830      	ldrb	r0, [r6, #0]
 800b04a:	3201      	adds	r2, #1
 800b04c:	f7ff ff9f 	bl	800af8e <__hexdig_fun>
 800b050:	2800      	cmp	r0, #0
 800b052:	d1f8      	bne.n	800b046 <__gethex+0x8e>
 800b054:	4652      	mov	r2, sl
 800b056:	4630      	mov	r0, r6
 800b058:	9903      	ldr	r1, [sp, #12]
 800b05a:	f001 f92d 	bl	800c2b8 <strncmp>
 800b05e:	b980      	cbnz	r0, 800b082 <__gethex+0xca>
 800b060:	b94d      	cbnz	r5, 800b076 <__gethex+0xbe>
 800b062:	eb06 050a 	add.w	r5, r6, sl
 800b066:	462a      	mov	r2, r5
 800b068:	4616      	mov	r6, r2
 800b06a:	7830      	ldrb	r0, [r6, #0]
 800b06c:	3201      	adds	r2, #1
 800b06e:	f7ff ff8e 	bl	800af8e <__hexdig_fun>
 800b072:	2800      	cmp	r0, #0
 800b074:	d1f8      	bne.n	800b068 <__gethex+0xb0>
 800b076:	1bad      	subs	r5, r5, r6
 800b078:	00ad      	lsls	r5, r5, #2
 800b07a:	e004      	b.n	800b086 <__gethex+0xce>
 800b07c:	2400      	movs	r4, #0
 800b07e:	4625      	mov	r5, r4
 800b080:	e7e0      	b.n	800b044 <__gethex+0x8c>
 800b082:	2d00      	cmp	r5, #0
 800b084:	d1f7      	bne.n	800b076 <__gethex+0xbe>
 800b086:	7833      	ldrb	r3, [r6, #0]
 800b088:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b08c:	2b50      	cmp	r3, #80	; 0x50
 800b08e:	d139      	bne.n	800b104 <__gethex+0x14c>
 800b090:	7873      	ldrb	r3, [r6, #1]
 800b092:	2b2b      	cmp	r3, #43	; 0x2b
 800b094:	d02a      	beq.n	800b0ec <__gethex+0x134>
 800b096:	2b2d      	cmp	r3, #45	; 0x2d
 800b098:	d02c      	beq.n	800b0f4 <__gethex+0x13c>
 800b09a:	f04f 0900 	mov.w	r9, #0
 800b09e:	1c71      	adds	r1, r6, #1
 800b0a0:	7808      	ldrb	r0, [r1, #0]
 800b0a2:	f7ff ff74 	bl	800af8e <__hexdig_fun>
 800b0a6:	1e43      	subs	r3, r0, #1
 800b0a8:	b2db      	uxtb	r3, r3
 800b0aa:	2b18      	cmp	r3, #24
 800b0ac:	d82a      	bhi.n	800b104 <__gethex+0x14c>
 800b0ae:	f1a0 0210 	sub.w	r2, r0, #16
 800b0b2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b0b6:	f7ff ff6a 	bl	800af8e <__hexdig_fun>
 800b0ba:	1e43      	subs	r3, r0, #1
 800b0bc:	b2db      	uxtb	r3, r3
 800b0be:	2b18      	cmp	r3, #24
 800b0c0:	d91b      	bls.n	800b0fa <__gethex+0x142>
 800b0c2:	f1b9 0f00 	cmp.w	r9, #0
 800b0c6:	d000      	beq.n	800b0ca <__gethex+0x112>
 800b0c8:	4252      	negs	r2, r2
 800b0ca:	4415      	add	r5, r2
 800b0cc:	f8cb 1000 	str.w	r1, [fp]
 800b0d0:	b1d4      	cbz	r4, 800b108 <__gethex+0x150>
 800b0d2:	9b01      	ldr	r3, [sp, #4]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	bf14      	ite	ne
 800b0d8:	2700      	movne	r7, #0
 800b0da:	2706      	moveq	r7, #6
 800b0dc:	4638      	mov	r0, r7
 800b0de:	b00b      	add	sp, #44	; 0x2c
 800b0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0e4:	463e      	mov	r6, r7
 800b0e6:	4625      	mov	r5, r4
 800b0e8:	2401      	movs	r4, #1
 800b0ea:	e7cc      	b.n	800b086 <__gethex+0xce>
 800b0ec:	f04f 0900 	mov.w	r9, #0
 800b0f0:	1cb1      	adds	r1, r6, #2
 800b0f2:	e7d5      	b.n	800b0a0 <__gethex+0xe8>
 800b0f4:	f04f 0901 	mov.w	r9, #1
 800b0f8:	e7fa      	b.n	800b0f0 <__gethex+0x138>
 800b0fa:	230a      	movs	r3, #10
 800b0fc:	fb03 0202 	mla	r2, r3, r2, r0
 800b100:	3a10      	subs	r2, #16
 800b102:	e7d6      	b.n	800b0b2 <__gethex+0xfa>
 800b104:	4631      	mov	r1, r6
 800b106:	e7e1      	b.n	800b0cc <__gethex+0x114>
 800b108:	4621      	mov	r1, r4
 800b10a:	1bf3      	subs	r3, r6, r7
 800b10c:	3b01      	subs	r3, #1
 800b10e:	2b07      	cmp	r3, #7
 800b110:	dc0a      	bgt.n	800b128 <__gethex+0x170>
 800b112:	9802      	ldr	r0, [sp, #8]
 800b114:	f000 fa90 	bl	800b638 <_Balloc>
 800b118:	4604      	mov	r4, r0
 800b11a:	b940      	cbnz	r0, 800b12e <__gethex+0x176>
 800b11c:	4602      	mov	r2, r0
 800b11e:	21de      	movs	r1, #222	; 0xde
 800b120:	4b5b      	ldr	r3, [pc, #364]	; (800b290 <__gethex+0x2d8>)
 800b122:	485c      	ldr	r0, [pc, #368]	; (800b294 <__gethex+0x2dc>)
 800b124:	f001 f8ea 	bl	800c2fc <__assert_func>
 800b128:	3101      	adds	r1, #1
 800b12a:	105b      	asrs	r3, r3, #1
 800b12c:	e7ef      	b.n	800b10e <__gethex+0x156>
 800b12e:	f04f 0b00 	mov.w	fp, #0
 800b132:	f100 0914 	add.w	r9, r0, #20
 800b136:	f1ca 0301 	rsb	r3, sl, #1
 800b13a:	f8cd 9010 	str.w	r9, [sp, #16]
 800b13e:	f8cd b004 	str.w	fp, [sp, #4]
 800b142:	9308      	str	r3, [sp, #32]
 800b144:	42b7      	cmp	r7, r6
 800b146:	d33f      	bcc.n	800b1c8 <__gethex+0x210>
 800b148:	9f04      	ldr	r7, [sp, #16]
 800b14a:	9b01      	ldr	r3, [sp, #4]
 800b14c:	f847 3b04 	str.w	r3, [r7], #4
 800b150:	eba7 0709 	sub.w	r7, r7, r9
 800b154:	10bf      	asrs	r7, r7, #2
 800b156:	6127      	str	r7, [r4, #16]
 800b158:	4618      	mov	r0, r3
 800b15a:	f000 fb5f 	bl	800b81c <__hi0bits>
 800b15e:	017f      	lsls	r7, r7, #5
 800b160:	f8d8 6000 	ldr.w	r6, [r8]
 800b164:	1a3f      	subs	r7, r7, r0
 800b166:	42b7      	cmp	r7, r6
 800b168:	dd62      	ble.n	800b230 <__gethex+0x278>
 800b16a:	1bbf      	subs	r7, r7, r6
 800b16c:	4639      	mov	r1, r7
 800b16e:	4620      	mov	r0, r4
 800b170:	f000 fef9 	bl	800bf66 <__any_on>
 800b174:	4682      	mov	sl, r0
 800b176:	b1a8      	cbz	r0, 800b1a4 <__gethex+0x1ec>
 800b178:	f04f 0a01 	mov.w	sl, #1
 800b17c:	1e7b      	subs	r3, r7, #1
 800b17e:	1159      	asrs	r1, r3, #5
 800b180:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b184:	f003 021f 	and.w	r2, r3, #31
 800b188:	fa0a f202 	lsl.w	r2, sl, r2
 800b18c:	420a      	tst	r2, r1
 800b18e:	d009      	beq.n	800b1a4 <__gethex+0x1ec>
 800b190:	4553      	cmp	r3, sl
 800b192:	dd05      	ble.n	800b1a0 <__gethex+0x1e8>
 800b194:	4620      	mov	r0, r4
 800b196:	1eb9      	subs	r1, r7, #2
 800b198:	f000 fee5 	bl	800bf66 <__any_on>
 800b19c:	2800      	cmp	r0, #0
 800b19e:	d144      	bne.n	800b22a <__gethex+0x272>
 800b1a0:	f04f 0a02 	mov.w	sl, #2
 800b1a4:	4639      	mov	r1, r7
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	f7ff fe9e 	bl	800aee8 <rshift>
 800b1ac:	443d      	add	r5, r7
 800b1ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b1b2:	42ab      	cmp	r3, r5
 800b1b4:	da4a      	bge.n	800b24c <__gethex+0x294>
 800b1b6:	4621      	mov	r1, r4
 800b1b8:	9802      	ldr	r0, [sp, #8]
 800b1ba:	f000 fa7d 	bl	800b6b8 <_Bfree>
 800b1be:	2300      	movs	r3, #0
 800b1c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b1c2:	27a3      	movs	r7, #163	; 0xa3
 800b1c4:	6013      	str	r3, [r2, #0]
 800b1c6:	e789      	b.n	800b0dc <__gethex+0x124>
 800b1c8:	1e73      	subs	r3, r6, #1
 800b1ca:	9a06      	ldr	r2, [sp, #24]
 800b1cc:	9307      	str	r3, [sp, #28]
 800b1ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d019      	beq.n	800b20a <__gethex+0x252>
 800b1d6:	f1bb 0f20 	cmp.w	fp, #32
 800b1da:	d107      	bne.n	800b1ec <__gethex+0x234>
 800b1dc:	9b04      	ldr	r3, [sp, #16]
 800b1de:	9a01      	ldr	r2, [sp, #4]
 800b1e0:	f843 2b04 	str.w	r2, [r3], #4
 800b1e4:	9304      	str	r3, [sp, #16]
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	469b      	mov	fp, r3
 800b1ea:	9301      	str	r3, [sp, #4]
 800b1ec:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b1f0:	f7ff fecd 	bl	800af8e <__hexdig_fun>
 800b1f4:	9b01      	ldr	r3, [sp, #4]
 800b1f6:	f000 000f 	and.w	r0, r0, #15
 800b1fa:	fa00 f00b 	lsl.w	r0, r0, fp
 800b1fe:	4303      	orrs	r3, r0
 800b200:	9301      	str	r3, [sp, #4]
 800b202:	f10b 0b04 	add.w	fp, fp, #4
 800b206:	9b07      	ldr	r3, [sp, #28]
 800b208:	e00d      	b.n	800b226 <__gethex+0x26e>
 800b20a:	9a08      	ldr	r2, [sp, #32]
 800b20c:	1e73      	subs	r3, r6, #1
 800b20e:	4413      	add	r3, r2
 800b210:	42bb      	cmp	r3, r7
 800b212:	d3e0      	bcc.n	800b1d6 <__gethex+0x21e>
 800b214:	4618      	mov	r0, r3
 800b216:	4652      	mov	r2, sl
 800b218:	9903      	ldr	r1, [sp, #12]
 800b21a:	9309      	str	r3, [sp, #36]	; 0x24
 800b21c:	f001 f84c 	bl	800c2b8 <strncmp>
 800b220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b222:	2800      	cmp	r0, #0
 800b224:	d1d7      	bne.n	800b1d6 <__gethex+0x21e>
 800b226:	461e      	mov	r6, r3
 800b228:	e78c      	b.n	800b144 <__gethex+0x18c>
 800b22a:	f04f 0a03 	mov.w	sl, #3
 800b22e:	e7b9      	b.n	800b1a4 <__gethex+0x1ec>
 800b230:	da09      	bge.n	800b246 <__gethex+0x28e>
 800b232:	1bf7      	subs	r7, r6, r7
 800b234:	4621      	mov	r1, r4
 800b236:	463a      	mov	r2, r7
 800b238:	9802      	ldr	r0, [sp, #8]
 800b23a:	f000 fc55 	bl	800bae8 <__lshift>
 800b23e:	4604      	mov	r4, r0
 800b240:	1bed      	subs	r5, r5, r7
 800b242:	f100 0914 	add.w	r9, r0, #20
 800b246:	f04f 0a00 	mov.w	sl, #0
 800b24a:	e7b0      	b.n	800b1ae <__gethex+0x1f6>
 800b24c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b250:	42a8      	cmp	r0, r5
 800b252:	dd72      	ble.n	800b33a <__gethex+0x382>
 800b254:	1b45      	subs	r5, r0, r5
 800b256:	42ae      	cmp	r6, r5
 800b258:	dc35      	bgt.n	800b2c6 <__gethex+0x30e>
 800b25a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b25e:	2b02      	cmp	r3, #2
 800b260:	d029      	beq.n	800b2b6 <__gethex+0x2fe>
 800b262:	2b03      	cmp	r3, #3
 800b264:	d02b      	beq.n	800b2be <__gethex+0x306>
 800b266:	2b01      	cmp	r3, #1
 800b268:	d11c      	bne.n	800b2a4 <__gethex+0x2ec>
 800b26a:	42ae      	cmp	r6, r5
 800b26c:	d11a      	bne.n	800b2a4 <__gethex+0x2ec>
 800b26e:	2e01      	cmp	r6, #1
 800b270:	d112      	bne.n	800b298 <__gethex+0x2e0>
 800b272:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b276:	9a05      	ldr	r2, [sp, #20]
 800b278:	2762      	movs	r7, #98	; 0x62
 800b27a:	6013      	str	r3, [r2, #0]
 800b27c:	2301      	movs	r3, #1
 800b27e:	6123      	str	r3, [r4, #16]
 800b280:	f8c9 3000 	str.w	r3, [r9]
 800b284:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b286:	601c      	str	r4, [r3, #0]
 800b288:	e728      	b.n	800b0dc <__gethex+0x124>
 800b28a:	bf00      	nop
 800b28c:	0800dbb0 	.word	0x0800dbb0
 800b290:	0800db37 	.word	0x0800db37
 800b294:	0800db48 	.word	0x0800db48
 800b298:	4620      	mov	r0, r4
 800b29a:	1e71      	subs	r1, r6, #1
 800b29c:	f000 fe63 	bl	800bf66 <__any_on>
 800b2a0:	2800      	cmp	r0, #0
 800b2a2:	d1e6      	bne.n	800b272 <__gethex+0x2ba>
 800b2a4:	4621      	mov	r1, r4
 800b2a6:	9802      	ldr	r0, [sp, #8]
 800b2a8:	f000 fa06 	bl	800b6b8 <_Bfree>
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2b0:	2750      	movs	r7, #80	; 0x50
 800b2b2:	6013      	str	r3, [r2, #0]
 800b2b4:	e712      	b.n	800b0dc <__gethex+0x124>
 800b2b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d1f3      	bne.n	800b2a4 <__gethex+0x2ec>
 800b2bc:	e7d9      	b.n	800b272 <__gethex+0x2ba>
 800b2be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d1d6      	bne.n	800b272 <__gethex+0x2ba>
 800b2c4:	e7ee      	b.n	800b2a4 <__gethex+0x2ec>
 800b2c6:	1e6f      	subs	r7, r5, #1
 800b2c8:	f1ba 0f00 	cmp.w	sl, #0
 800b2cc:	d132      	bne.n	800b334 <__gethex+0x37c>
 800b2ce:	b127      	cbz	r7, 800b2da <__gethex+0x322>
 800b2d0:	4639      	mov	r1, r7
 800b2d2:	4620      	mov	r0, r4
 800b2d4:	f000 fe47 	bl	800bf66 <__any_on>
 800b2d8:	4682      	mov	sl, r0
 800b2da:	2101      	movs	r1, #1
 800b2dc:	117b      	asrs	r3, r7, #5
 800b2de:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b2e2:	f007 071f 	and.w	r7, r7, #31
 800b2e6:	fa01 f707 	lsl.w	r7, r1, r7
 800b2ea:	421f      	tst	r7, r3
 800b2ec:	f04f 0702 	mov.w	r7, #2
 800b2f0:	4629      	mov	r1, r5
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	bf18      	it	ne
 800b2f6:	f04a 0a02 	orrne.w	sl, sl, #2
 800b2fa:	1b76      	subs	r6, r6, r5
 800b2fc:	f7ff fdf4 	bl	800aee8 <rshift>
 800b300:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b304:	f1ba 0f00 	cmp.w	sl, #0
 800b308:	d048      	beq.n	800b39c <__gethex+0x3e4>
 800b30a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b30e:	2b02      	cmp	r3, #2
 800b310:	d015      	beq.n	800b33e <__gethex+0x386>
 800b312:	2b03      	cmp	r3, #3
 800b314:	d017      	beq.n	800b346 <__gethex+0x38e>
 800b316:	2b01      	cmp	r3, #1
 800b318:	d109      	bne.n	800b32e <__gethex+0x376>
 800b31a:	f01a 0f02 	tst.w	sl, #2
 800b31e:	d006      	beq.n	800b32e <__gethex+0x376>
 800b320:	f8d9 0000 	ldr.w	r0, [r9]
 800b324:	ea4a 0a00 	orr.w	sl, sl, r0
 800b328:	f01a 0f01 	tst.w	sl, #1
 800b32c:	d10e      	bne.n	800b34c <__gethex+0x394>
 800b32e:	f047 0710 	orr.w	r7, r7, #16
 800b332:	e033      	b.n	800b39c <__gethex+0x3e4>
 800b334:	f04f 0a01 	mov.w	sl, #1
 800b338:	e7cf      	b.n	800b2da <__gethex+0x322>
 800b33a:	2701      	movs	r7, #1
 800b33c:	e7e2      	b.n	800b304 <__gethex+0x34c>
 800b33e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b340:	f1c3 0301 	rsb	r3, r3, #1
 800b344:	9315      	str	r3, [sp, #84]	; 0x54
 800b346:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d0f0      	beq.n	800b32e <__gethex+0x376>
 800b34c:	f04f 0c00 	mov.w	ip, #0
 800b350:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b354:	f104 0314 	add.w	r3, r4, #20
 800b358:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b35c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b360:	4618      	mov	r0, r3
 800b362:	f853 2b04 	ldr.w	r2, [r3], #4
 800b366:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b36a:	d01c      	beq.n	800b3a6 <__gethex+0x3ee>
 800b36c:	3201      	adds	r2, #1
 800b36e:	6002      	str	r2, [r0, #0]
 800b370:	2f02      	cmp	r7, #2
 800b372:	f104 0314 	add.w	r3, r4, #20
 800b376:	d13d      	bne.n	800b3f4 <__gethex+0x43c>
 800b378:	f8d8 2000 	ldr.w	r2, [r8]
 800b37c:	3a01      	subs	r2, #1
 800b37e:	42b2      	cmp	r2, r6
 800b380:	d10a      	bne.n	800b398 <__gethex+0x3e0>
 800b382:	2201      	movs	r2, #1
 800b384:	1171      	asrs	r1, r6, #5
 800b386:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b38a:	f006 061f 	and.w	r6, r6, #31
 800b38e:	fa02 f606 	lsl.w	r6, r2, r6
 800b392:	421e      	tst	r6, r3
 800b394:	bf18      	it	ne
 800b396:	4617      	movne	r7, r2
 800b398:	f047 0720 	orr.w	r7, r7, #32
 800b39c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b39e:	601c      	str	r4, [r3, #0]
 800b3a0:	9b05      	ldr	r3, [sp, #20]
 800b3a2:	601d      	str	r5, [r3, #0]
 800b3a4:	e69a      	b.n	800b0dc <__gethex+0x124>
 800b3a6:	4299      	cmp	r1, r3
 800b3a8:	f843 cc04 	str.w	ip, [r3, #-4]
 800b3ac:	d8d8      	bhi.n	800b360 <__gethex+0x3a8>
 800b3ae:	68a3      	ldr	r3, [r4, #8]
 800b3b0:	459b      	cmp	fp, r3
 800b3b2:	db17      	blt.n	800b3e4 <__gethex+0x42c>
 800b3b4:	6861      	ldr	r1, [r4, #4]
 800b3b6:	9802      	ldr	r0, [sp, #8]
 800b3b8:	3101      	adds	r1, #1
 800b3ba:	f000 f93d 	bl	800b638 <_Balloc>
 800b3be:	4681      	mov	r9, r0
 800b3c0:	b918      	cbnz	r0, 800b3ca <__gethex+0x412>
 800b3c2:	4602      	mov	r2, r0
 800b3c4:	2184      	movs	r1, #132	; 0x84
 800b3c6:	4b19      	ldr	r3, [pc, #100]	; (800b42c <__gethex+0x474>)
 800b3c8:	e6ab      	b.n	800b122 <__gethex+0x16a>
 800b3ca:	6922      	ldr	r2, [r4, #16]
 800b3cc:	f104 010c 	add.w	r1, r4, #12
 800b3d0:	3202      	adds	r2, #2
 800b3d2:	0092      	lsls	r2, r2, #2
 800b3d4:	300c      	adds	r0, #12
 800b3d6:	f7fd f9e7 	bl	80087a8 <memcpy>
 800b3da:	4621      	mov	r1, r4
 800b3dc:	9802      	ldr	r0, [sp, #8]
 800b3de:	f000 f96b 	bl	800b6b8 <_Bfree>
 800b3e2:	464c      	mov	r4, r9
 800b3e4:	6923      	ldr	r3, [r4, #16]
 800b3e6:	1c5a      	adds	r2, r3, #1
 800b3e8:	6122      	str	r2, [r4, #16]
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b3f0:	615a      	str	r2, [r3, #20]
 800b3f2:	e7bd      	b.n	800b370 <__gethex+0x3b8>
 800b3f4:	6922      	ldr	r2, [r4, #16]
 800b3f6:	455a      	cmp	r2, fp
 800b3f8:	dd0b      	ble.n	800b412 <__gethex+0x45a>
 800b3fa:	2101      	movs	r1, #1
 800b3fc:	4620      	mov	r0, r4
 800b3fe:	f7ff fd73 	bl	800aee8 <rshift>
 800b402:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b406:	3501      	adds	r5, #1
 800b408:	42ab      	cmp	r3, r5
 800b40a:	f6ff aed4 	blt.w	800b1b6 <__gethex+0x1fe>
 800b40e:	2701      	movs	r7, #1
 800b410:	e7c2      	b.n	800b398 <__gethex+0x3e0>
 800b412:	f016 061f 	ands.w	r6, r6, #31
 800b416:	d0fa      	beq.n	800b40e <__gethex+0x456>
 800b418:	4453      	add	r3, sl
 800b41a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b41e:	f000 f9fd 	bl	800b81c <__hi0bits>
 800b422:	f1c6 0620 	rsb	r6, r6, #32
 800b426:	42b0      	cmp	r0, r6
 800b428:	dbe7      	blt.n	800b3fa <__gethex+0x442>
 800b42a:	e7f0      	b.n	800b40e <__gethex+0x456>
 800b42c:	0800db37 	.word	0x0800db37

0800b430 <L_shift>:
 800b430:	f1c2 0208 	rsb	r2, r2, #8
 800b434:	0092      	lsls	r2, r2, #2
 800b436:	b570      	push	{r4, r5, r6, lr}
 800b438:	f1c2 0620 	rsb	r6, r2, #32
 800b43c:	6843      	ldr	r3, [r0, #4]
 800b43e:	6804      	ldr	r4, [r0, #0]
 800b440:	fa03 f506 	lsl.w	r5, r3, r6
 800b444:	432c      	orrs	r4, r5
 800b446:	40d3      	lsrs	r3, r2
 800b448:	6004      	str	r4, [r0, #0]
 800b44a:	f840 3f04 	str.w	r3, [r0, #4]!
 800b44e:	4288      	cmp	r0, r1
 800b450:	d3f4      	bcc.n	800b43c <L_shift+0xc>
 800b452:	bd70      	pop	{r4, r5, r6, pc}

0800b454 <__match>:
 800b454:	b530      	push	{r4, r5, lr}
 800b456:	6803      	ldr	r3, [r0, #0]
 800b458:	3301      	adds	r3, #1
 800b45a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b45e:	b914      	cbnz	r4, 800b466 <__match+0x12>
 800b460:	6003      	str	r3, [r0, #0]
 800b462:	2001      	movs	r0, #1
 800b464:	bd30      	pop	{r4, r5, pc}
 800b466:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b46a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b46e:	2d19      	cmp	r5, #25
 800b470:	bf98      	it	ls
 800b472:	3220      	addls	r2, #32
 800b474:	42a2      	cmp	r2, r4
 800b476:	d0f0      	beq.n	800b45a <__match+0x6>
 800b478:	2000      	movs	r0, #0
 800b47a:	e7f3      	b.n	800b464 <__match+0x10>

0800b47c <__hexnan>:
 800b47c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b480:	2500      	movs	r5, #0
 800b482:	680b      	ldr	r3, [r1, #0]
 800b484:	4682      	mov	sl, r0
 800b486:	115e      	asrs	r6, r3, #5
 800b488:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b48c:	f013 031f 	ands.w	r3, r3, #31
 800b490:	bf18      	it	ne
 800b492:	3604      	addne	r6, #4
 800b494:	1f37      	subs	r7, r6, #4
 800b496:	46b9      	mov	r9, r7
 800b498:	463c      	mov	r4, r7
 800b49a:	46ab      	mov	fp, r5
 800b49c:	b087      	sub	sp, #28
 800b49e:	4690      	mov	r8, r2
 800b4a0:	6802      	ldr	r2, [r0, #0]
 800b4a2:	9301      	str	r3, [sp, #4]
 800b4a4:	f846 5c04 	str.w	r5, [r6, #-4]
 800b4a8:	9502      	str	r5, [sp, #8]
 800b4aa:	7851      	ldrb	r1, [r2, #1]
 800b4ac:	1c53      	adds	r3, r2, #1
 800b4ae:	9303      	str	r3, [sp, #12]
 800b4b0:	b341      	cbz	r1, 800b504 <__hexnan+0x88>
 800b4b2:	4608      	mov	r0, r1
 800b4b4:	9205      	str	r2, [sp, #20]
 800b4b6:	9104      	str	r1, [sp, #16]
 800b4b8:	f7ff fd69 	bl	800af8e <__hexdig_fun>
 800b4bc:	2800      	cmp	r0, #0
 800b4be:	d14f      	bne.n	800b560 <__hexnan+0xe4>
 800b4c0:	9904      	ldr	r1, [sp, #16]
 800b4c2:	9a05      	ldr	r2, [sp, #20]
 800b4c4:	2920      	cmp	r1, #32
 800b4c6:	d818      	bhi.n	800b4fa <__hexnan+0x7e>
 800b4c8:	9b02      	ldr	r3, [sp, #8]
 800b4ca:	459b      	cmp	fp, r3
 800b4cc:	dd13      	ble.n	800b4f6 <__hexnan+0x7a>
 800b4ce:	454c      	cmp	r4, r9
 800b4d0:	d206      	bcs.n	800b4e0 <__hexnan+0x64>
 800b4d2:	2d07      	cmp	r5, #7
 800b4d4:	dc04      	bgt.n	800b4e0 <__hexnan+0x64>
 800b4d6:	462a      	mov	r2, r5
 800b4d8:	4649      	mov	r1, r9
 800b4da:	4620      	mov	r0, r4
 800b4dc:	f7ff ffa8 	bl	800b430 <L_shift>
 800b4e0:	4544      	cmp	r4, r8
 800b4e2:	d950      	bls.n	800b586 <__hexnan+0x10a>
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	f1a4 0904 	sub.w	r9, r4, #4
 800b4ea:	f844 3c04 	str.w	r3, [r4, #-4]
 800b4ee:	461d      	mov	r5, r3
 800b4f0:	464c      	mov	r4, r9
 800b4f2:	f8cd b008 	str.w	fp, [sp, #8]
 800b4f6:	9a03      	ldr	r2, [sp, #12]
 800b4f8:	e7d7      	b.n	800b4aa <__hexnan+0x2e>
 800b4fa:	2929      	cmp	r1, #41	; 0x29
 800b4fc:	d156      	bne.n	800b5ac <__hexnan+0x130>
 800b4fe:	3202      	adds	r2, #2
 800b500:	f8ca 2000 	str.w	r2, [sl]
 800b504:	f1bb 0f00 	cmp.w	fp, #0
 800b508:	d050      	beq.n	800b5ac <__hexnan+0x130>
 800b50a:	454c      	cmp	r4, r9
 800b50c:	d206      	bcs.n	800b51c <__hexnan+0xa0>
 800b50e:	2d07      	cmp	r5, #7
 800b510:	dc04      	bgt.n	800b51c <__hexnan+0xa0>
 800b512:	462a      	mov	r2, r5
 800b514:	4649      	mov	r1, r9
 800b516:	4620      	mov	r0, r4
 800b518:	f7ff ff8a 	bl	800b430 <L_shift>
 800b51c:	4544      	cmp	r4, r8
 800b51e:	d934      	bls.n	800b58a <__hexnan+0x10e>
 800b520:	4623      	mov	r3, r4
 800b522:	f1a8 0204 	sub.w	r2, r8, #4
 800b526:	f853 1b04 	ldr.w	r1, [r3], #4
 800b52a:	429f      	cmp	r7, r3
 800b52c:	f842 1f04 	str.w	r1, [r2, #4]!
 800b530:	d2f9      	bcs.n	800b526 <__hexnan+0xaa>
 800b532:	1b3b      	subs	r3, r7, r4
 800b534:	f023 0303 	bic.w	r3, r3, #3
 800b538:	3304      	adds	r3, #4
 800b53a:	3401      	adds	r4, #1
 800b53c:	3e03      	subs	r6, #3
 800b53e:	42b4      	cmp	r4, r6
 800b540:	bf88      	it	hi
 800b542:	2304      	movhi	r3, #4
 800b544:	2200      	movs	r2, #0
 800b546:	4443      	add	r3, r8
 800b548:	f843 2b04 	str.w	r2, [r3], #4
 800b54c:	429f      	cmp	r7, r3
 800b54e:	d2fb      	bcs.n	800b548 <__hexnan+0xcc>
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	b91b      	cbnz	r3, 800b55c <__hexnan+0xe0>
 800b554:	4547      	cmp	r7, r8
 800b556:	d127      	bne.n	800b5a8 <__hexnan+0x12c>
 800b558:	2301      	movs	r3, #1
 800b55a:	603b      	str	r3, [r7, #0]
 800b55c:	2005      	movs	r0, #5
 800b55e:	e026      	b.n	800b5ae <__hexnan+0x132>
 800b560:	3501      	adds	r5, #1
 800b562:	2d08      	cmp	r5, #8
 800b564:	f10b 0b01 	add.w	fp, fp, #1
 800b568:	dd06      	ble.n	800b578 <__hexnan+0xfc>
 800b56a:	4544      	cmp	r4, r8
 800b56c:	d9c3      	bls.n	800b4f6 <__hexnan+0x7a>
 800b56e:	2300      	movs	r3, #0
 800b570:	2501      	movs	r5, #1
 800b572:	f844 3c04 	str.w	r3, [r4, #-4]
 800b576:	3c04      	subs	r4, #4
 800b578:	6822      	ldr	r2, [r4, #0]
 800b57a:	f000 000f 	and.w	r0, r0, #15
 800b57e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b582:	6022      	str	r2, [r4, #0]
 800b584:	e7b7      	b.n	800b4f6 <__hexnan+0x7a>
 800b586:	2508      	movs	r5, #8
 800b588:	e7b5      	b.n	800b4f6 <__hexnan+0x7a>
 800b58a:	9b01      	ldr	r3, [sp, #4]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d0df      	beq.n	800b550 <__hexnan+0xd4>
 800b590:	f04f 32ff 	mov.w	r2, #4294967295
 800b594:	f1c3 0320 	rsb	r3, r3, #32
 800b598:	fa22 f303 	lsr.w	r3, r2, r3
 800b59c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b5a0:	401a      	ands	r2, r3
 800b5a2:	f846 2c04 	str.w	r2, [r6, #-4]
 800b5a6:	e7d3      	b.n	800b550 <__hexnan+0xd4>
 800b5a8:	3f04      	subs	r7, #4
 800b5aa:	e7d1      	b.n	800b550 <__hexnan+0xd4>
 800b5ac:	2004      	movs	r0, #4
 800b5ae:	b007      	add	sp, #28
 800b5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b5b4 <_localeconv_r>:
 800b5b4:	4800      	ldr	r0, [pc, #0]	; (800b5b8 <_localeconv_r+0x4>)
 800b5b6:	4770      	bx	lr
 800b5b8:	20000168 	.word	0x20000168

0800b5bc <_lseek_r>:
 800b5bc:	b538      	push	{r3, r4, r5, lr}
 800b5be:	4604      	mov	r4, r0
 800b5c0:	4608      	mov	r0, r1
 800b5c2:	4611      	mov	r1, r2
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	4d05      	ldr	r5, [pc, #20]	; (800b5dc <_lseek_r+0x20>)
 800b5c8:	602a      	str	r2, [r5, #0]
 800b5ca:	461a      	mov	r2, r3
 800b5cc:	f7f7 fd12 	bl	8002ff4 <_lseek>
 800b5d0:	1c43      	adds	r3, r0, #1
 800b5d2:	d102      	bne.n	800b5da <_lseek_r+0x1e>
 800b5d4:	682b      	ldr	r3, [r5, #0]
 800b5d6:	b103      	cbz	r3, 800b5da <_lseek_r+0x1e>
 800b5d8:	6023      	str	r3, [r4, #0]
 800b5da:	bd38      	pop	{r3, r4, r5, pc}
 800b5dc:	200008e0 	.word	0x200008e0

0800b5e0 <__ascii_mbtowc>:
 800b5e0:	b082      	sub	sp, #8
 800b5e2:	b901      	cbnz	r1, 800b5e6 <__ascii_mbtowc+0x6>
 800b5e4:	a901      	add	r1, sp, #4
 800b5e6:	b142      	cbz	r2, 800b5fa <__ascii_mbtowc+0x1a>
 800b5e8:	b14b      	cbz	r3, 800b5fe <__ascii_mbtowc+0x1e>
 800b5ea:	7813      	ldrb	r3, [r2, #0]
 800b5ec:	600b      	str	r3, [r1, #0]
 800b5ee:	7812      	ldrb	r2, [r2, #0]
 800b5f0:	1e10      	subs	r0, r2, #0
 800b5f2:	bf18      	it	ne
 800b5f4:	2001      	movne	r0, #1
 800b5f6:	b002      	add	sp, #8
 800b5f8:	4770      	bx	lr
 800b5fa:	4610      	mov	r0, r2
 800b5fc:	e7fb      	b.n	800b5f6 <__ascii_mbtowc+0x16>
 800b5fe:	f06f 0001 	mvn.w	r0, #1
 800b602:	e7f8      	b.n	800b5f6 <__ascii_mbtowc+0x16>

0800b604 <memchr>:
 800b604:	4603      	mov	r3, r0
 800b606:	b510      	push	{r4, lr}
 800b608:	b2c9      	uxtb	r1, r1
 800b60a:	4402      	add	r2, r0
 800b60c:	4293      	cmp	r3, r2
 800b60e:	4618      	mov	r0, r3
 800b610:	d101      	bne.n	800b616 <memchr+0x12>
 800b612:	2000      	movs	r0, #0
 800b614:	e003      	b.n	800b61e <memchr+0x1a>
 800b616:	7804      	ldrb	r4, [r0, #0]
 800b618:	3301      	adds	r3, #1
 800b61a:	428c      	cmp	r4, r1
 800b61c:	d1f6      	bne.n	800b60c <memchr+0x8>
 800b61e:	bd10      	pop	{r4, pc}

0800b620 <__malloc_lock>:
 800b620:	4801      	ldr	r0, [pc, #4]	; (800b628 <__malloc_lock+0x8>)
 800b622:	f7fd b8ae 	b.w	8008782 <__retarget_lock_acquire_recursive>
 800b626:	bf00      	nop
 800b628:	200008d4 	.word	0x200008d4

0800b62c <__malloc_unlock>:
 800b62c:	4801      	ldr	r0, [pc, #4]	; (800b634 <__malloc_unlock+0x8>)
 800b62e:	f7fd b8a9 	b.w	8008784 <__retarget_lock_release_recursive>
 800b632:	bf00      	nop
 800b634:	200008d4 	.word	0x200008d4

0800b638 <_Balloc>:
 800b638:	b570      	push	{r4, r5, r6, lr}
 800b63a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b63c:	4604      	mov	r4, r0
 800b63e:	460d      	mov	r5, r1
 800b640:	b976      	cbnz	r6, 800b660 <_Balloc+0x28>
 800b642:	2010      	movs	r0, #16
 800b644:	f7fd f8a0 	bl	8008788 <malloc>
 800b648:	4602      	mov	r2, r0
 800b64a:	6260      	str	r0, [r4, #36]	; 0x24
 800b64c:	b920      	cbnz	r0, 800b658 <_Balloc+0x20>
 800b64e:	2166      	movs	r1, #102	; 0x66
 800b650:	4b17      	ldr	r3, [pc, #92]	; (800b6b0 <_Balloc+0x78>)
 800b652:	4818      	ldr	r0, [pc, #96]	; (800b6b4 <_Balloc+0x7c>)
 800b654:	f000 fe52 	bl	800c2fc <__assert_func>
 800b658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b65c:	6006      	str	r6, [r0, #0]
 800b65e:	60c6      	str	r6, [r0, #12]
 800b660:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b662:	68f3      	ldr	r3, [r6, #12]
 800b664:	b183      	cbz	r3, 800b688 <_Balloc+0x50>
 800b666:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b668:	68db      	ldr	r3, [r3, #12]
 800b66a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b66e:	b9b8      	cbnz	r0, 800b6a0 <_Balloc+0x68>
 800b670:	2101      	movs	r1, #1
 800b672:	fa01 f605 	lsl.w	r6, r1, r5
 800b676:	1d72      	adds	r2, r6, #5
 800b678:	4620      	mov	r0, r4
 800b67a:	0092      	lsls	r2, r2, #2
 800b67c:	f000 fc94 	bl	800bfa8 <_calloc_r>
 800b680:	b160      	cbz	r0, 800b69c <_Balloc+0x64>
 800b682:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b686:	e00e      	b.n	800b6a6 <_Balloc+0x6e>
 800b688:	2221      	movs	r2, #33	; 0x21
 800b68a:	2104      	movs	r1, #4
 800b68c:	4620      	mov	r0, r4
 800b68e:	f000 fc8b 	bl	800bfa8 <_calloc_r>
 800b692:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b694:	60f0      	str	r0, [r6, #12]
 800b696:	68db      	ldr	r3, [r3, #12]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d1e4      	bne.n	800b666 <_Balloc+0x2e>
 800b69c:	2000      	movs	r0, #0
 800b69e:	bd70      	pop	{r4, r5, r6, pc}
 800b6a0:	6802      	ldr	r2, [r0, #0]
 800b6a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b6ac:	e7f7      	b.n	800b69e <_Balloc+0x66>
 800b6ae:	bf00      	nop
 800b6b0:	0800dac5 	.word	0x0800dac5
 800b6b4:	0800dbc4 	.word	0x0800dbc4

0800b6b8 <_Bfree>:
 800b6b8:	b570      	push	{r4, r5, r6, lr}
 800b6ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b6bc:	4605      	mov	r5, r0
 800b6be:	460c      	mov	r4, r1
 800b6c0:	b976      	cbnz	r6, 800b6e0 <_Bfree+0x28>
 800b6c2:	2010      	movs	r0, #16
 800b6c4:	f7fd f860 	bl	8008788 <malloc>
 800b6c8:	4602      	mov	r2, r0
 800b6ca:	6268      	str	r0, [r5, #36]	; 0x24
 800b6cc:	b920      	cbnz	r0, 800b6d8 <_Bfree+0x20>
 800b6ce:	218a      	movs	r1, #138	; 0x8a
 800b6d0:	4b08      	ldr	r3, [pc, #32]	; (800b6f4 <_Bfree+0x3c>)
 800b6d2:	4809      	ldr	r0, [pc, #36]	; (800b6f8 <_Bfree+0x40>)
 800b6d4:	f000 fe12 	bl	800c2fc <__assert_func>
 800b6d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6dc:	6006      	str	r6, [r0, #0]
 800b6de:	60c6      	str	r6, [r0, #12]
 800b6e0:	b13c      	cbz	r4, 800b6f2 <_Bfree+0x3a>
 800b6e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b6e4:	6862      	ldr	r2, [r4, #4]
 800b6e6:	68db      	ldr	r3, [r3, #12]
 800b6e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b6ec:	6021      	str	r1, [r4, #0]
 800b6ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b6f2:	bd70      	pop	{r4, r5, r6, pc}
 800b6f4:	0800dac5 	.word	0x0800dac5
 800b6f8:	0800dbc4 	.word	0x0800dbc4

0800b6fc <__multadd>:
 800b6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b700:	4607      	mov	r7, r0
 800b702:	460c      	mov	r4, r1
 800b704:	461e      	mov	r6, r3
 800b706:	2000      	movs	r0, #0
 800b708:	690d      	ldr	r5, [r1, #16]
 800b70a:	f101 0c14 	add.w	ip, r1, #20
 800b70e:	f8dc 3000 	ldr.w	r3, [ip]
 800b712:	3001      	adds	r0, #1
 800b714:	b299      	uxth	r1, r3
 800b716:	fb02 6101 	mla	r1, r2, r1, r6
 800b71a:	0c1e      	lsrs	r6, r3, #16
 800b71c:	0c0b      	lsrs	r3, r1, #16
 800b71e:	fb02 3306 	mla	r3, r2, r6, r3
 800b722:	b289      	uxth	r1, r1
 800b724:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b728:	4285      	cmp	r5, r0
 800b72a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b72e:	f84c 1b04 	str.w	r1, [ip], #4
 800b732:	dcec      	bgt.n	800b70e <__multadd+0x12>
 800b734:	b30e      	cbz	r6, 800b77a <__multadd+0x7e>
 800b736:	68a3      	ldr	r3, [r4, #8]
 800b738:	42ab      	cmp	r3, r5
 800b73a:	dc19      	bgt.n	800b770 <__multadd+0x74>
 800b73c:	6861      	ldr	r1, [r4, #4]
 800b73e:	4638      	mov	r0, r7
 800b740:	3101      	adds	r1, #1
 800b742:	f7ff ff79 	bl	800b638 <_Balloc>
 800b746:	4680      	mov	r8, r0
 800b748:	b928      	cbnz	r0, 800b756 <__multadd+0x5a>
 800b74a:	4602      	mov	r2, r0
 800b74c:	21b5      	movs	r1, #181	; 0xb5
 800b74e:	4b0c      	ldr	r3, [pc, #48]	; (800b780 <__multadd+0x84>)
 800b750:	480c      	ldr	r0, [pc, #48]	; (800b784 <__multadd+0x88>)
 800b752:	f000 fdd3 	bl	800c2fc <__assert_func>
 800b756:	6922      	ldr	r2, [r4, #16]
 800b758:	f104 010c 	add.w	r1, r4, #12
 800b75c:	3202      	adds	r2, #2
 800b75e:	0092      	lsls	r2, r2, #2
 800b760:	300c      	adds	r0, #12
 800b762:	f7fd f821 	bl	80087a8 <memcpy>
 800b766:	4621      	mov	r1, r4
 800b768:	4638      	mov	r0, r7
 800b76a:	f7ff ffa5 	bl	800b6b8 <_Bfree>
 800b76e:	4644      	mov	r4, r8
 800b770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b774:	3501      	adds	r5, #1
 800b776:	615e      	str	r6, [r3, #20]
 800b778:	6125      	str	r5, [r4, #16]
 800b77a:	4620      	mov	r0, r4
 800b77c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b780:	0800db37 	.word	0x0800db37
 800b784:	0800dbc4 	.word	0x0800dbc4

0800b788 <__s2b>:
 800b788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b78c:	4615      	mov	r5, r2
 800b78e:	2209      	movs	r2, #9
 800b790:	461f      	mov	r7, r3
 800b792:	3308      	adds	r3, #8
 800b794:	460c      	mov	r4, r1
 800b796:	fb93 f3f2 	sdiv	r3, r3, r2
 800b79a:	4606      	mov	r6, r0
 800b79c:	2201      	movs	r2, #1
 800b79e:	2100      	movs	r1, #0
 800b7a0:	429a      	cmp	r2, r3
 800b7a2:	db09      	blt.n	800b7b8 <__s2b+0x30>
 800b7a4:	4630      	mov	r0, r6
 800b7a6:	f7ff ff47 	bl	800b638 <_Balloc>
 800b7aa:	b940      	cbnz	r0, 800b7be <__s2b+0x36>
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	21ce      	movs	r1, #206	; 0xce
 800b7b0:	4b18      	ldr	r3, [pc, #96]	; (800b814 <__s2b+0x8c>)
 800b7b2:	4819      	ldr	r0, [pc, #100]	; (800b818 <__s2b+0x90>)
 800b7b4:	f000 fda2 	bl	800c2fc <__assert_func>
 800b7b8:	0052      	lsls	r2, r2, #1
 800b7ba:	3101      	adds	r1, #1
 800b7bc:	e7f0      	b.n	800b7a0 <__s2b+0x18>
 800b7be:	9b08      	ldr	r3, [sp, #32]
 800b7c0:	2d09      	cmp	r5, #9
 800b7c2:	6143      	str	r3, [r0, #20]
 800b7c4:	f04f 0301 	mov.w	r3, #1
 800b7c8:	6103      	str	r3, [r0, #16]
 800b7ca:	dd16      	ble.n	800b7fa <__s2b+0x72>
 800b7cc:	f104 0909 	add.w	r9, r4, #9
 800b7d0:	46c8      	mov	r8, r9
 800b7d2:	442c      	add	r4, r5
 800b7d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b7d8:	4601      	mov	r1, r0
 800b7da:	220a      	movs	r2, #10
 800b7dc:	4630      	mov	r0, r6
 800b7de:	3b30      	subs	r3, #48	; 0x30
 800b7e0:	f7ff ff8c 	bl	800b6fc <__multadd>
 800b7e4:	45a0      	cmp	r8, r4
 800b7e6:	d1f5      	bne.n	800b7d4 <__s2b+0x4c>
 800b7e8:	f1a5 0408 	sub.w	r4, r5, #8
 800b7ec:	444c      	add	r4, r9
 800b7ee:	1b2d      	subs	r5, r5, r4
 800b7f0:	1963      	adds	r3, r4, r5
 800b7f2:	42bb      	cmp	r3, r7
 800b7f4:	db04      	blt.n	800b800 <__s2b+0x78>
 800b7f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7fa:	2509      	movs	r5, #9
 800b7fc:	340a      	adds	r4, #10
 800b7fe:	e7f6      	b.n	800b7ee <__s2b+0x66>
 800b800:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b804:	4601      	mov	r1, r0
 800b806:	220a      	movs	r2, #10
 800b808:	4630      	mov	r0, r6
 800b80a:	3b30      	subs	r3, #48	; 0x30
 800b80c:	f7ff ff76 	bl	800b6fc <__multadd>
 800b810:	e7ee      	b.n	800b7f0 <__s2b+0x68>
 800b812:	bf00      	nop
 800b814:	0800db37 	.word	0x0800db37
 800b818:	0800dbc4 	.word	0x0800dbc4

0800b81c <__hi0bits>:
 800b81c:	0c02      	lsrs	r2, r0, #16
 800b81e:	0412      	lsls	r2, r2, #16
 800b820:	4603      	mov	r3, r0
 800b822:	b9ca      	cbnz	r2, 800b858 <__hi0bits+0x3c>
 800b824:	0403      	lsls	r3, r0, #16
 800b826:	2010      	movs	r0, #16
 800b828:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b82c:	bf04      	itt	eq
 800b82e:	021b      	lsleq	r3, r3, #8
 800b830:	3008      	addeq	r0, #8
 800b832:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b836:	bf04      	itt	eq
 800b838:	011b      	lsleq	r3, r3, #4
 800b83a:	3004      	addeq	r0, #4
 800b83c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b840:	bf04      	itt	eq
 800b842:	009b      	lsleq	r3, r3, #2
 800b844:	3002      	addeq	r0, #2
 800b846:	2b00      	cmp	r3, #0
 800b848:	db05      	blt.n	800b856 <__hi0bits+0x3a>
 800b84a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b84e:	f100 0001 	add.w	r0, r0, #1
 800b852:	bf08      	it	eq
 800b854:	2020      	moveq	r0, #32
 800b856:	4770      	bx	lr
 800b858:	2000      	movs	r0, #0
 800b85a:	e7e5      	b.n	800b828 <__hi0bits+0xc>

0800b85c <__lo0bits>:
 800b85c:	6803      	ldr	r3, [r0, #0]
 800b85e:	4602      	mov	r2, r0
 800b860:	f013 0007 	ands.w	r0, r3, #7
 800b864:	d00b      	beq.n	800b87e <__lo0bits+0x22>
 800b866:	07d9      	lsls	r1, r3, #31
 800b868:	d421      	bmi.n	800b8ae <__lo0bits+0x52>
 800b86a:	0798      	lsls	r0, r3, #30
 800b86c:	bf49      	itett	mi
 800b86e:	085b      	lsrmi	r3, r3, #1
 800b870:	089b      	lsrpl	r3, r3, #2
 800b872:	2001      	movmi	r0, #1
 800b874:	6013      	strmi	r3, [r2, #0]
 800b876:	bf5c      	itt	pl
 800b878:	2002      	movpl	r0, #2
 800b87a:	6013      	strpl	r3, [r2, #0]
 800b87c:	4770      	bx	lr
 800b87e:	b299      	uxth	r1, r3
 800b880:	b909      	cbnz	r1, 800b886 <__lo0bits+0x2a>
 800b882:	2010      	movs	r0, #16
 800b884:	0c1b      	lsrs	r3, r3, #16
 800b886:	b2d9      	uxtb	r1, r3
 800b888:	b909      	cbnz	r1, 800b88e <__lo0bits+0x32>
 800b88a:	3008      	adds	r0, #8
 800b88c:	0a1b      	lsrs	r3, r3, #8
 800b88e:	0719      	lsls	r1, r3, #28
 800b890:	bf04      	itt	eq
 800b892:	091b      	lsreq	r3, r3, #4
 800b894:	3004      	addeq	r0, #4
 800b896:	0799      	lsls	r1, r3, #30
 800b898:	bf04      	itt	eq
 800b89a:	089b      	lsreq	r3, r3, #2
 800b89c:	3002      	addeq	r0, #2
 800b89e:	07d9      	lsls	r1, r3, #31
 800b8a0:	d403      	bmi.n	800b8aa <__lo0bits+0x4e>
 800b8a2:	085b      	lsrs	r3, r3, #1
 800b8a4:	f100 0001 	add.w	r0, r0, #1
 800b8a8:	d003      	beq.n	800b8b2 <__lo0bits+0x56>
 800b8aa:	6013      	str	r3, [r2, #0]
 800b8ac:	4770      	bx	lr
 800b8ae:	2000      	movs	r0, #0
 800b8b0:	4770      	bx	lr
 800b8b2:	2020      	movs	r0, #32
 800b8b4:	4770      	bx	lr
	...

0800b8b8 <__i2b>:
 800b8b8:	b510      	push	{r4, lr}
 800b8ba:	460c      	mov	r4, r1
 800b8bc:	2101      	movs	r1, #1
 800b8be:	f7ff febb 	bl	800b638 <_Balloc>
 800b8c2:	4602      	mov	r2, r0
 800b8c4:	b928      	cbnz	r0, 800b8d2 <__i2b+0x1a>
 800b8c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b8ca:	4b04      	ldr	r3, [pc, #16]	; (800b8dc <__i2b+0x24>)
 800b8cc:	4804      	ldr	r0, [pc, #16]	; (800b8e0 <__i2b+0x28>)
 800b8ce:	f000 fd15 	bl	800c2fc <__assert_func>
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	6144      	str	r4, [r0, #20]
 800b8d6:	6103      	str	r3, [r0, #16]
 800b8d8:	bd10      	pop	{r4, pc}
 800b8da:	bf00      	nop
 800b8dc:	0800db37 	.word	0x0800db37
 800b8e0:	0800dbc4 	.word	0x0800dbc4

0800b8e4 <__multiply>:
 800b8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e8:	4691      	mov	r9, r2
 800b8ea:	690a      	ldr	r2, [r1, #16]
 800b8ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b8f0:	460c      	mov	r4, r1
 800b8f2:	429a      	cmp	r2, r3
 800b8f4:	bfbe      	ittt	lt
 800b8f6:	460b      	movlt	r3, r1
 800b8f8:	464c      	movlt	r4, r9
 800b8fa:	4699      	movlt	r9, r3
 800b8fc:	6927      	ldr	r7, [r4, #16]
 800b8fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b902:	68a3      	ldr	r3, [r4, #8]
 800b904:	6861      	ldr	r1, [r4, #4]
 800b906:	eb07 060a 	add.w	r6, r7, sl
 800b90a:	42b3      	cmp	r3, r6
 800b90c:	b085      	sub	sp, #20
 800b90e:	bfb8      	it	lt
 800b910:	3101      	addlt	r1, #1
 800b912:	f7ff fe91 	bl	800b638 <_Balloc>
 800b916:	b930      	cbnz	r0, 800b926 <__multiply+0x42>
 800b918:	4602      	mov	r2, r0
 800b91a:	f240 115d 	movw	r1, #349	; 0x15d
 800b91e:	4b43      	ldr	r3, [pc, #268]	; (800ba2c <__multiply+0x148>)
 800b920:	4843      	ldr	r0, [pc, #268]	; (800ba30 <__multiply+0x14c>)
 800b922:	f000 fceb 	bl	800c2fc <__assert_func>
 800b926:	f100 0514 	add.w	r5, r0, #20
 800b92a:	462b      	mov	r3, r5
 800b92c:	2200      	movs	r2, #0
 800b92e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b932:	4543      	cmp	r3, r8
 800b934:	d321      	bcc.n	800b97a <__multiply+0x96>
 800b936:	f104 0314 	add.w	r3, r4, #20
 800b93a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b93e:	f109 0314 	add.w	r3, r9, #20
 800b942:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b946:	9202      	str	r2, [sp, #8]
 800b948:	1b3a      	subs	r2, r7, r4
 800b94a:	3a15      	subs	r2, #21
 800b94c:	f022 0203 	bic.w	r2, r2, #3
 800b950:	3204      	adds	r2, #4
 800b952:	f104 0115 	add.w	r1, r4, #21
 800b956:	428f      	cmp	r7, r1
 800b958:	bf38      	it	cc
 800b95a:	2204      	movcc	r2, #4
 800b95c:	9201      	str	r2, [sp, #4]
 800b95e:	9a02      	ldr	r2, [sp, #8]
 800b960:	9303      	str	r3, [sp, #12]
 800b962:	429a      	cmp	r2, r3
 800b964:	d80c      	bhi.n	800b980 <__multiply+0x9c>
 800b966:	2e00      	cmp	r6, #0
 800b968:	dd03      	ble.n	800b972 <__multiply+0x8e>
 800b96a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d059      	beq.n	800ba26 <__multiply+0x142>
 800b972:	6106      	str	r6, [r0, #16]
 800b974:	b005      	add	sp, #20
 800b976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b97a:	f843 2b04 	str.w	r2, [r3], #4
 800b97e:	e7d8      	b.n	800b932 <__multiply+0x4e>
 800b980:	f8b3 a000 	ldrh.w	sl, [r3]
 800b984:	f1ba 0f00 	cmp.w	sl, #0
 800b988:	d023      	beq.n	800b9d2 <__multiply+0xee>
 800b98a:	46a9      	mov	r9, r5
 800b98c:	f04f 0c00 	mov.w	ip, #0
 800b990:	f104 0e14 	add.w	lr, r4, #20
 800b994:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b998:	f8d9 1000 	ldr.w	r1, [r9]
 800b99c:	fa1f fb82 	uxth.w	fp, r2
 800b9a0:	b289      	uxth	r1, r1
 800b9a2:	fb0a 110b 	mla	r1, sl, fp, r1
 800b9a6:	4461      	add	r1, ip
 800b9a8:	f8d9 c000 	ldr.w	ip, [r9]
 800b9ac:	0c12      	lsrs	r2, r2, #16
 800b9ae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b9b2:	fb0a c202 	mla	r2, sl, r2, ip
 800b9b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b9ba:	b289      	uxth	r1, r1
 800b9bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b9c0:	4577      	cmp	r7, lr
 800b9c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b9c6:	f849 1b04 	str.w	r1, [r9], #4
 800b9ca:	d8e3      	bhi.n	800b994 <__multiply+0xb0>
 800b9cc:	9a01      	ldr	r2, [sp, #4]
 800b9ce:	f845 c002 	str.w	ip, [r5, r2]
 800b9d2:	9a03      	ldr	r2, [sp, #12]
 800b9d4:	3304      	adds	r3, #4
 800b9d6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b9da:	f1b9 0f00 	cmp.w	r9, #0
 800b9de:	d020      	beq.n	800ba22 <__multiply+0x13e>
 800b9e0:	46ae      	mov	lr, r5
 800b9e2:	f04f 0a00 	mov.w	sl, #0
 800b9e6:	6829      	ldr	r1, [r5, #0]
 800b9e8:	f104 0c14 	add.w	ip, r4, #20
 800b9ec:	f8bc b000 	ldrh.w	fp, [ip]
 800b9f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b9f4:	b289      	uxth	r1, r1
 800b9f6:	fb09 220b 	mla	r2, r9, fp, r2
 800b9fa:	4492      	add	sl, r2
 800b9fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ba00:	f84e 1b04 	str.w	r1, [lr], #4
 800ba04:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ba08:	f8be 1000 	ldrh.w	r1, [lr]
 800ba0c:	0c12      	lsrs	r2, r2, #16
 800ba0e:	fb09 1102 	mla	r1, r9, r2, r1
 800ba12:	4567      	cmp	r7, ip
 800ba14:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ba18:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ba1c:	d8e6      	bhi.n	800b9ec <__multiply+0x108>
 800ba1e:	9a01      	ldr	r2, [sp, #4]
 800ba20:	50a9      	str	r1, [r5, r2]
 800ba22:	3504      	adds	r5, #4
 800ba24:	e79b      	b.n	800b95e <__multiply+0x7a>
 800ba26:	3e01      	subs	r6, #1
 800ba28:	e79d      	b.n	800b966 <__multiply+0x82>
 800ba2a:	bf00      	nop
 800ba2c:	0800db37 	.word	0x0800db37
 800ba30:	0800dbc4 	.word	0x0800dbc4

0800ba34 <__pow5mult>:
 800ba34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba38:	4615      	mov	r5, r2
 800ba3a:	f012 0203 	ands.w	r2, r2, #3
 800ba3e:	4606      	mov	r6, r0
 800ba40:	460f      	mov	r7, r1
 800ba42:	d007      	beq.n	800ba54 <__pow5mult+0x20>
 800ba44:	4c25      	ldr	r4, [pc, #148]	; (800badc <__pow5mult+0xa8>)
 800ba46:	3a01      	subs	r2, #1
 800ba48:	2300      	movs	r3, #0
 800ba4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba4e:	f7ff fe55 	bl	800b6fc <__multadd>
 800ba52:	4607      	mov	r7, r0
 800ba54:	10ad      	asrs	r5, r5, #2
 800ba56:	d03d      	beq.n	800bad4 <__pow5mult+0xa0>
 800ba58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ba5a:	b97c      	cbnz	r4, 800ba7c <__pow5mult+0x48>
 800ba5c:	2010      	movs	r0, #16
 800ba5e:	f7fc fe93 	bl	8008788 <malloc>
 800ba62:	4602      	mov	r2, r0
 800ba64:	6270      	str	r0, [r6, #36]	; 0x24
 800ba66:	b928      	cbnz	r0, 800ba74 <__pow5mult+0x40>
 800ba68:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ba6c:	4b1c      	ldr	r3, [pc, #112]	; (800bae0 <__pow5mult+0xac>)
 800ba6e:	481d      	ldr	r0, [pc, #116]	; (800bae4 <__pow5mult+0xb0>)
 800ba70:	f000 fc44 	bl	800c2fc <__assert_func>
 800ba74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba78:	6004      	str	r4, [r0, #0]
 800ba7a:	60c4      	str	r4, [r0, #12]
 800ba7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ba80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba84:	b94c      	cbnz	r4, 800ba9a <__pow5mult+0x66>
 800ba86:	f240 2171 	movw	r1, #625	; 0x271
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	f7ff ff14 	bl	800b8b8 <__i2b>
 800ba90:	2300      	movs	r3, #0
 800ba92:	4604      	mov	r4, r0
 800ba94:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba98:	6003      	str	r3, [r0, #0]
 800ba9a:	f04f 0900 	mov.w	r9, #0
 800ba9e:	07eb      	lsls	r3, r5, #31
 800baa0:	d50a      	bpl.n	800bab8 <__pow5mult+0x84>
 800baa2:	4639      	mov	r1, r7
 800baa4:	4622      	mov	r2, r4
 800baa6:	4630      	mov	r0, r6
 800baa8:	f7ff ff1c 	bl	800b8e4 <__multiply>
 800baac:	4680      	mov	r8, r0
 800baae:	4639      	mov	r1, r7
 800bab0:	4630      	mov	r0, r6
 800bab2:	f7ff fe01 	bl	800b6b8 <_Bfree>
 800bab6:	4647      	mov	r7, r8
 800bab8:	106d      	asrs	r5, r5, #1
 800baba:	d00b      	beq.n	800bad4 <__pow5mult+0xa0>
 800babc:	6820      	ldr	r0, [r4, #0]
 800babe:	b938      	cbnz	r0, 800bad0 <__pow5mult+0x9c>
 800bac0:	4622      	mov	r2, r4
 800bac2:	4621      	mov	r1, r4
 800bac4:	4630      	mov	r0, r6
 800bac6:	f7ff ff0d 	bl	800b8e4 <__multiply>
 800baca:	6020      	str	r0, [r4, #0]
 800bacc:	f8c0 9000 	str.w	r9, [r0]
 800bad0:	4604      	mov	r4, r0
 800bad2:	e7e4      	b.n	800ba9e <__pow5mult+0x6a>
 800bad4:	4638      	mov	r0, r7
 800bad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bada:	bf00      	nop
 800badc:	0800dd10 	.word	0x0800dd10
 800bae0:	0800dac5 	.word	0x0800dac5
 800bae4:	0800dbc4 	.word	0x0800dbc4

0800bae8 <__lshift>:
 800bae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800baec:	460c      	mov	r4, r1
 800baee:	4607      	mov	r7, r0
 800baf0:	4691      	mov	r9, r2
 800baf2:	6923      	ldr	r3, [r4, #16]
 800baf4:	6849      	ldr	r1, [r1, #4]
 800baf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bafa:	68a3      	ldr	r3, [r4, #8]
 800bafc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb00:	f108 0601 	add.w	r6, r8, #1
 800bb04:	42b3      	cmp	r3, r6
 800bb06:	db0b      	blt.n	800bb20 <__lshift+0x38>
 800bb08:	4638      	mov	r0, r7
 800bb0a:	f7ff fd95 	bl	800b638 <_Balloc>
 800bb0e:	4605      	mov	r5, r0
 800bb10:	b948      	cbnz	r0, 800bb26 <__lshift+0x3e>
 800bb12:	4602      	mov	r2, r0
 800bb14:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bb18:	4b29      	ldr	r3, [pc, #164]	; (800bbc0 <__lshift+0xd8>)
 800bb1a:	482a      	ldr	r0, [pc, #168]	; (800bbc4 <__lshift+0xdc>)
 800bb1c:	f000 fbee 	bl	800c2fc <__assert_func>
 800bb20:	3101      	adds	r1, #1
 800bb22:	005b      	lsls	r3, r3, #1
 800bb24:	e7ee      	b.n	800bb04 <__lshift+0x1c>
 800bb26:	2300      	movs	r3, #0
 800bb28:	f100 0114 	add.w	r1, r0, #20
 800bb2c:	f100 0210 	add.w	r2, r0, #16
 800bb30:	4618      	mov	r0, r3
 800bb32:	4553      	cmp	r3, sl
 800bb34:	db37      	blt.n	800bba6 <__lshift+0xbe>
 800bb36:	6920      	ldr	r0, [r4, #16]
 800bb38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb3c:	f104 0314 	add.w	r3, r4, #20
 800bb40:	f019 091f 	ands.w	r9, r9, #31
 800bb44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb48:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bb4c:	d02f      	beq.n	800bbae <__lshift+0xc6>
 800bb4e:	468a      	mov	sl, r1
 800bb50:	f04f 0c00 	mov.w	ip, #0
 800bb54:	f1c9 0e20 	rsb	lr, r9, #32
 800bb58:	681a      	ldr	r2, [r3, #0]
 800bb5a:	fa02 f209 	lsl.w	r2, r2, r9
 800bb5e:	ea42 020c 	orr.w	r2, r2, ip
 800bb62:	f84a 2b04 	str.w	r2, [sl], #4
 800bb66:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb6a:	4298      	cmp	r0, r3
 800bb6c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800bb70:	d8f2      	bhi.n	800bb58 <__lshift+0x70>
 800bb72:	1b03      	subs	r3, r0, r4
 800bb74:	3b15      	subs	r3, #21
 800bb76:	f023 0303 	bic.w	r3, r3, #3
 800bb7a:	3304      	adds	r3, #4
 800bb7c:	f104 0215 	add.w	r2, r4, #21
 800bb80:	4290      	cmp	r0, r2
 800bb82:	bf38      	it	cc
 800bb84:	2304      	movcc	r3, #4
 800bb86:	f841 c003 	str.w	ip, [r1, r3]
 800bb8a:	f1bc 0f00 	cmp.w	ip, #0
 800bb8e:	d001      	beq.n	800bb94 <__lshift+0xac>
 800bb90:	f108 0602 	add.w	r6, r8, #2
 800bb94:	3e01      	subs	r6, #1
 800bb96:	4638      	mov	r0, r7
 800bb98:	4621      	mov	r1, r4
 800bb9a:	612e      	str	r6, [r5, #16]
 800bb9c:	f7ff fd8c 	bl	800b6b8 <_Bfree>
 800bba0:	4628      	mov	r0, r5
 800bba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bba6:	f842 0f04 	str.w	r0, [r2, #4]!
 800bbaa:	3301      	adds	r3, #1
 800bbac:	e7c1      	b.n	800bb32 <__lshift+0x4a>
 800bbae:	3904      	subs	r1, #4
 800bbb0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbb4:	4298      	cmp	r0, r3
 800bbb6:	f841 2f04 	str.w	r2, [r1, #4]!
 800bbba:	d8f9      	bhi.n	800bbb0 <__lshift+0xc8>
 800bbbc:	e7ea      	b.n	800bb94 <__lshift+0xac>
 800bbbe:	bf00      	nop
 800bbc0:	0800db37 	.word	0x0800db37
 800bbc4:	0800dbc4 	.word	0x0800dbc4

0800bbc8 <__mcmp>:
 800bbc8:	4603      	mov	r3, r0
 800bbca:	690a      	ldr	r2, [r1, #16]
 800bbcc:	6900      	ldr	r0, [r0, #16]
 800bbce:	b530      	push	{r4, r5, lr}
 800bbd0:	1a80      	subs	r0, r0, r2
 800bbd2:	d10d      	bne.n	800bbf0 <__mcmp+0x28>
 800bbd4:	3314      	adds	r3, #20
 800bbd6:	3114      	adds	r1, #20
 800bbd8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bbdc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bbe0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bbe4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bbe8:	4295      	cmp	r5, r2
 800bbea:	d002      	beq.n	800bbf2 <__mcmp+0x2a>
 800bbec:	d304      	bcc.n	800bbf8 <__mcmp+0x30>
 800bbee:	2001      	movs	r0, #1
 800bbf0:	bd30      	pop	{r4, r5, pc}
 800bbf2:	42a3      	cmp	r3, r4
 800bbf4:	d3f4      	bcc.n	800bbe0 <__mcmp+0x18>
 800bbf6:	e7fb      	b.n	800bbf0 <__mcmp+0x28>
 800bbf8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbfc:	e7f8      	b.n	800bbf0 <__mcmp+0x28>
	...

0800bc00 <__mdiff>:
 800bc00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	460d      	mov	r5, r1
 800bc06:	4607      	mov	r7, r0
 800bc08:	4611      	mov	r1, r2
 800bc0a:	4628      	mov	r0, r5
 800bc0c:	4614      	mov	r4, r2
 800bc0e:	f7ff ffdb 	bl	800bbc8 <__mcmp>
 800bc12:	1e06      	subs	r6, r0, #0
 800bc14:	d111      	bne.n	800bc3a <__mdiff+0x3a>
 800bc16:	4631      	mov	r1, r6
 800bc18:	4638      	mov	r0, r7
 800bc1a:	f7ff fd0d 	bl	800b638 <_Balloc>
 800bc1e:	4602      	mov	r2, r0
 800bc20:	b928      	cbnz	r0, 800bc2e <__mdiff+0x2e>
 800bc22:	f240 2132 	movw	r1, #562	; 0x232
 800bc26:	4b3a      	ldr	r3, [pc, #232]	; (800bd10 <__mdiff+0x110>)
 800bc28:	483a      	ldr	r0, [pc, #232]	; (800bd14 <__mdiff+0x114>)
 800bc2a:	f000 fb67 	bl	800c2fc <__assert_func>
 800bc2e:	2301      	movs	r3, #1
 800bc30:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800bc34:	4610      	mov	r0, r2
 800bc36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc3a:	bfa4      	itt	ge
 800bc3c:	4623      	movge	r3, r4
 800bc3e:	462c      	movge	r4, r5
 800bc40:	4638      	mov	r0, r7
 800bc42:	6861      	ldr	r1, [r4, #4]
 800bc44:	bfa6      	itte	ge
 800bc46:	461d      	movge	r5, r3
 800bc48:	2600      	movge	r6, #0
 800bc4a:	2601      	movlt	r6, #1
 800bc4c:	f7ff fcf4 	bl	800b638 <_Balloc>
 800bc50:	4602      	mov	r2, r0
 800bc52:	b918      	cbnz	r0, 800bc5c <__mdiff+0x5c>
 800bc54:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bc58:	4b2d      	ldr	r3, [pc, #180]	; (800bd10 <__mdiff+0x110>)
 800bc5a:	e7e5      	b.n	800bc28 <__mdiff+0x28>
 800bc5c:	f102 0814 	add.w	r8, r2, #20
 800bc60:	46c2      	mov	sl, r8
 800bc62:	f04f 0c00 	mov.w	ip, #0
 800bc66:	6927      	ldr	r7, [r4, #16]
 800bc68:	60c6      	str	r6, [r0, #12]
 800bc6a:	692e      	ldr	r6, [r5, #16]
 800bc6c:	f104 0014 	add.w	r0, r4, #20
 800bc70:	f105 0914 	add.w	r9, r5, #20
 800bc74:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800bc78:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bc7c:	3410      	adds	r4, #16
 800bc7e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800bc82:	f859 3b04 	ldr.w	r3, [r9], #4
 800bc86:	fa1f f18b 	uxth.w	r1, fp
 800bc8a:	448c      	add	ip, r1
 800bc8c:	b299      	uxth	r1, r3
 800bc8e:	0c1b      	lsrs	r3, r3, #16
 800bc90:	ebac 0101 	sub.w	r1, ip, r1
 800bc94:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bc98:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bc9c:	b289      	uxth	r1, r1
 800bc9e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bca2:	454e      	cmp	r6, r9
 800bca4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bca8:	f84a 3b04 	str.w	r3, [sl], #4
 800bcac:	d8e7      	bhi.n	800bc7e <__mdiff+0x7e>
 800bcae:	1b73      	subs	r3, r6, r5
 800bcb0:	3b15      	subs	r3, #21
 800bcb2:	f023 0303 	bic.w	r3, r3, #3
 800bcb6:	3515      	adds	r5, #21
 800bcb8:	3304      	adds	r3, #4
 800bcba:	42ae      	cmp	r6, r5
 800bcbc:	bf38      	it	cc
 800bcbe:	2304      	movcc	r3, #4
 800bcc0:	4418      	add	r0, r3
 800bcc2:	4443      	add	r3, r8
 800bcc4:	461e      	mov	r6, r3
 800bcc6:	4605      	mov	r5, r0
 800bcc8:	4575      	cmp	r5, lr
 800bcca:	d30e      	bcc.n	800bcea <__mdiff+0xea>
 800bccc:	f10e 0103 	add.w	r1, lr, #3
 800bcd0:	1a09      	subs	r1, r1, r0
 800bcd2:	f021 0103 	bic.w	r1, r1, #3
 800bcd6:	3803      	subs	r0, #3
 800bcd8:	4586      	cmp	lr, r0
 800bcda:	bf38      	it	cc
 800bcdc:	2100      	movcc	r1, #0
 800bcde:	4419      	add	r1, r3
 800bce0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800bce4:	b18b      	cbz	r3, 800bd0a <__mdiff+0x10a>
 800bce6:	6117      	str	r7, [r2, #16]
 800bce8:	e7a4      	b.n	800bc34 <__mdiff+0x34>
 800bcea:	f855 8b04 	ldr.w	r8, [r5], #4
 800bcee:	fa1f f188 	uxth.w	r1, r8
 800bcf2:	4461      	add	r1, ip
 800bcf4:	140c      	asrs	r4, r1, #16
 800bcf6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bcfa:	b289      	uxth	r1, r1
 800bcfc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bd00:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800bd04:	f846 1b04 	str.w	r1, [r6], #4
 800bd08:	e7de      	b.n	800bcc8 <__mdiff+0xc8>
 800bd0a:	3f01      	subs	r7, #1
 800bd0c:	e7e8      	b.n	800bce0 <__mdiff+0xe0>
 800bd0e:	bf00      	nop
 800bd10:	0800db37 	.word	0x0800db37
 800bd14:	0800dbc4 	.word	0x0800dbc4

0800bd18 <__ulp>:
 800bd18:	4b11      	ldr	r3, [pc, #68]	; (800bd60 <__ulp+0x48>)
 800bd1a:	400b      	ands	r3, r1
 800bd1c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	dd02      	ble.n	800bd2a <__ulp+0x12>
 800bd24:	2000      	movs	r0, #0
 800bd26:	4619      	mov	r1, r3
 800bd28:	4770      	bx	lr
 800bd2a:	425b      	negs	r3, r3
 800bd2c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800bd30:	f04f 0000 	mov.w	r0, #0
 800bd34:	f04f 0100 	mov.w	r1, #0
 800bd38:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bd3c:	da04      	bge.n	800bd48 <__ulp+0x30>
 800bd3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bd42:	fa43 f102 	asr.w	r1, r3, r2
 800bd46:	4770      	bx	lr
 800bd48:	f1a2 0314 	sub.w	r3, r2, #20
 800bd4c:	2b1e      	cmp	r3, #30
 800bd4e:	bfd6      	itet	le
 800bd50:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800bd54:	2301      	movgt	r3, #1
 800bd56:	fa22 f303 	lsrle.w	r3, r2, r3
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	4770      	bx	lr
 800bd5e:	bf00      	nop
 800bd60:	7ff00000 	.word	0x7ff00000

0800bd64 <__b2d>:
 800bd64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd68:	6907      	ldr	r7, [r0, #16]
 800bd6a:	f100 0914 	add.w	r9, r0, #20
 800bd6e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800bd72:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800bd76:	f1a7 0804 	sub.w	r8, r7, #4
 800bd7a:	4630      	mov	r0, r6
 800bd7c:	f7ff fd4e 	bl	800b81c <__hi0bits>
 800bd80:	f1c0 0320 	rsb	r3, r0, #32
 800bd84:	280a      	cmp	r0, #10
 800bd86:	600b      	str	r3, [r1, #0]
 800bd88:	491f      	ldr	r1, [pc, #124]	; (800be08 <__b2d+0xa4>)
 800bd8a:	dc17      	bgt.n	800bdbc <__b2d+0x58>
 800bd8c:	45c1      	cmp	r9, r8
 800bd8e:	bf28      	it	cs
 800bd90:	2200      	movcs	r2, #0
 800bd92:	f1c0 0c0b 	rsb	ip, r0, #11
 800bd96:	fa26 f30c 	lsr.w	r3, r6, ip
 800bd9a:	bf38      	it	cc
 800bd9c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800bda0:	ea43 0501 	orr.w	r5, r3, r1
 800bda4:	f100 0315 	add.w	r3, r0, #21
 800bda8:	fa06 f303 	lsl.w	r3, r6, r3
 800bdac:	fa22 f20c 	lsr.w	r2, r2, ip
 800bdb0:	ea43 0402 	orr.w	r4, r3, r2
 800bdb4:	4620      	mov	r0, r4
 800bdb6:	4629      	mov	r1, r5
 800bdb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdbc:	45c1      	cmp	r9, r8
 800bdbe:	bf2e      	itee	cs
 800bdc0:	2200      	movcs	r2, #0
 800bdc2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800bdc6:	f1a7 0808 	subcc.w	r8, r7, #8
 800bdca:	f1b0 030b 	subs.w	r3, r0, #11
 800bdce:	d016      	beq.n	800bdfe <__b2d+0x9a>
 800bdd0:	f1c3 0720 	rsb	r7, r3, #32
 800bdd4:	fa22 f107 	lsr.w	r1, r2, r7
 800bdd8:	45c8      	cmp	r8, r9
 800bdda:	fa06 f603 	lsl.w	r6, r6, r3
 800bdde:	ea46 0601 	orr.w	r6, r6, r1
 800bde2:	bf94      	ite	ls
 800bde4:	2100      	movls	r1, #0
 800bde6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800bdea:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800bdee:	fa02 f003 	lsl.w	r0, r2, r3
 800bdf2:	40f9      	lsrs	r1, r7
 800bdf4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bdf8:	ea40 0401 	orr.w	r4, r0, r1
 800bdfc:	e7da      	b.n	800bdb4 <__b2d+0x50>
 800bdfe:	4614      	mov	r4, r2
 800be00:	ea46 0501 	orr.w	r5, r6, r1
 800be04:	e7d6      	b.n	800bdb4 <__b2d+0x50>
 800be06:	bf00      	nop
 800be08:	3ff00000 	.word	0x3ff00000

0800be0c <__d2b>:
 800be0c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800be10:	2101      	movs	r1, #1
 800be12:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800be16:	4690      	mov	r8, r2
 800be18:	461d      	mov	r5, r3
 800be1a:	f7ff fc0d 	bl	800b638 <_Balloc>
 800be1e:	4604      	mov	r4, r0
 800be20:	b930      	cbnz	r0, 800be30 <__d2b+0x24>
 800be22:	4602      	mov	r2, r0
 800be24:	f240 310a 	movw	r1, #778	; 0x30a
 800be28:	4b24      	ldr	r3, [pc, #144]	; (800bebc <__d2b+0xb0>)
 800be2a:	4825      	ldr	r0, [pc, #148]	; (800bec0 <__d2b+0xb4>)
 800be2c:	f000 fa66 	bl	800c2fc <__assert_func>
 800be30:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800be34:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800be38:	bb2d      	cbnz	r5, 800be86 <__d2b+0x7a>
 800be3a:	9301      	str	r3, [sp, #4]
 800be3c:	f1b8 0300 	subs.w	r3, r8, #0
 800be40:	d026      	beq.n	800be90 <__d2b+0x84>
 800be42:	4668      	mov	r0, sp
 800be44:	9300      	str	r3, [sp, #0]
 800be46:	f7ff fd09 	bl	800b85c <__lo0bits>
 800be4a:	9900      	ldr	r1, [sp, #0]
 800be4c:	b1f0      	cbz	r0, 800be8c <__d2b+0x80>
 800be4e:	9a01      	ldr	r2, [sp, #4]
 800be50:	f1c0 0320 	rsb	r3, r0, #32
 800be54:	fa02 f303 	lsl.w	r3, r2, r3
 800be58:	430b      	orrs	r3, r1
 800be5a:	40c2      	lsrs	r2, r0
 800be5c:	6163      	str	r3, [r4, #20]
 800be5e:	9201      	str	r2, [sp, #4]
 800be60:	9b01      	ldr	r3, [sp, #4]
 800be62:	2b00      	cmp	r3, #0
 800be64:	bf14      	ite	ne
 800be66:	2102      	movne	r1, #2
 800be68:	2101      	moveq	r1, #1
 800be6a:	61a3      	str	r3, [r4, #24]
 800be6c:	6121      	str	r1, [r4, #16]
 800be6e:	b1c5      	cbz	r5, 800bea2 <__d2b+0x96>
 800be70:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800be74:	4405      	add	r5, r0
 800be76:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800be7a:	603d      	str	r5, [r7, #0]
 800be7c:	6030      	str	r0, [r6, #0]
 800be7e:	4620      	mov	r0, r4
 800be80:	b002      	add	sp, #8
 800be82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800be8a:	e7d6      	b.n	800be3a <__d2b+0x2e>
 800be8c:	6161      	str	r1, [r4, #20]
 800be8e:	e7e7      	b.n	800be60 <__d2b+0x54>
 800be90:	a801      	add	r0, sp, #4
 800be92:	f7ff fce3 	bl	800b85c <__lo0bits>
 800be96:	2101      	movs	r1, #1
 800be98:	9b01      	ldr	r3, [sp, #4]
 800be9a:	6121      	str	r1, [r4, #16]
 800be9c:	6163      	str	r3, [r4, #20]
 800be9e:	3020      	adds	r0, #32
 800bea0:	e7e5      	b.n	800be6e <__d2b+0x62>
 800bea2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800bea6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800beaa:	6038      	str	r0, [r7, #0]
 800beac:	6918      	ldr	r0, [r3, #16]
 800beae:	f7ff fcb5 	bl	800b81c <__hi0bits>
 800beb2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800beb6:	6031      	str	r1, [r6, #0]
 800beb8:	e7e1      	b.n	800be7e <__d2b+0x72>
 800beba:	bf00      	nop
 800bebc:	0800db37 	.word	0x0800db37
 800bec0:	0800dbc4 	.word	0x0800dbc4

0800bec4 <__ratio>:
 800bec4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bec8:	4688      	mov	r8, r1
 800beca:	4669      	mov	r1, sp
 800becc:	4681      	mov	r9, r0
 800bece:	f7ff ff49 	bl	800bd64 <__b2d>
 800bed2:	460f      	mov	r7, r1
 800bed4:	4604      	mov	r4, r0
 800bed6:	460d      	mov	r5, r1
 800bed8:	4640      	mov	r0, r8
 800beda:	a901      	add	r1, sp, #4
 800bedc:	f7ff ff42 	bl	800bd64 <__b2d>
 800bee0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bee4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bee8:	468b      	mov	fp, r1
 800beea:	eba3 0c02 	sub.w	ip, r3, r2
 800beee:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bef2:	1a9b      	subs	r3, r3, r2
 800bef4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bef8:	2b00      	cmp	r3, #0
 800befa:	bfd5      	itete	le
 800befc:	460a      	movle	r2, r1
 800befe:	462a      	movgt	r2, r5
 800bf00:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bf04:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bf08:	bfd8      	it	le
 800bf0a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bf0e:	465b      	mov	r3, fp
 800bf10:	4602      	mov	r2, r0
 800bf12:	4639      	mov	r1, r7
 800bf14:	4620      	mov	r0, r4
 800bf16:	f7f4 fd2d 	bl	8000974 <__aeabi_ddiv>
 800bf1a:	b003      	add	sp, #12
 800bf1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bf20 <__copybits>:
 800bf20:	3901      	subs	r1, #1
 800bf22:	b570      	push	{r4, r5, r6, lr}
 800bf24:	1149      	asrs	r1, r1, #5
 800bf26:	6914      	ldr	r4, [r2, #16]
 800bf28:	3101      	adds	r1, #1
 800bf2a:	f102 0314 	add.w	r3, r2, #20
 800bf2e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bf32:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bf36:	1f05      	subs	r5, r0, #4
 800bf38:	42a3      	cmp	r3, r4
 800bf3a:	d30c      	bcc.n	800bf56 <__copybits+0x36>
 800bf3c:	1aa3      	subs	r3, r4, r2
 800bf3e:	3b11      	subs	r3, #17
 800bf40:	f023 0303 	bic.w	r3, r3, #3
 800bf44:	3211      	adds	r2, #17
 800bf46:	42a2      	cmp	r2, r4
 800bf48:	bf88      	it	hi
 800bf4a:	2300      	movhi	r3, #0
 800bf4c:	4418      	add	r0, r3
 800bf4e:	2300      	movs	r3, #0
 800bf50:	4288      	cmp	r0, r1
 800bf52:	d305      	bcc.n	800bf60 <__copybits+0x40>
 800bf54:	bd70      	pop	{r4, r5, r6, pc}
 800bf56:	f853 6b04 	ldr.w	r6, [r3], #4
 800bf5a:	f845 6f04 	str.w	r6, [r5, #4]!
 800bf5e:	e7eb      	b.n	800bf38 <__copybits+0x18>
 800bf60:	f840 3b04 	str.w	r3, [r0], #4
 800bf64:	e7f4      	b.n	800bf50 <__copybits+0x30>

0800bf66 <__any_on>:
 800bf66:	f100 0214 	add.w	r2, r0, #20
 800bf6a:	6900      	ldr	r0, [r0, #16]
 800bf6c:	114b      	asrs	r3, r1, #5
 800bf6e:	4298      	cmp	r0, r3
 800bf70:	b510      	push	{r4, lr}
 800bf72:	db11      	blt.n	800bf98 <__any_on+0x32>
 800bf74:	dd0a      	ble.n	800bf8c <__any_on+0x26>
 800bf76:	f011 011f 	ands.w	r1, r1, #31
 800bf7a:	d007      	beq.n	800bf8c <__any_on+0x26>
 800bf7c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bf80:	fa24 f001 	lsr.w	r0, r4, r1
 800bf84:	fa00 f101 	lsl.w	r1, r0, r1
 800bf88:	428c      	cmp	r4, r1
 800bf8a:	d10b      	bne.n	800bfa4 <__any_on+0x3e>
 800bf8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bf90:	4293      	cmp	r3, r2
 800bf92:	d803      	bhi.n	800bf9c <__any_on+0x36>
 800bf94:	2000      	movs	r0, #0
 800bf96:	bd10      	pop	{r4, pc}
 800bf98:	4603      	mov	r3, r0
 800bf9a:	e7f7      	b.n	800bf8c <__any_on+0x26>
 800bf9c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bfa0:	2900      	cmp	r1, #0
 800bfa2:	d0f5      	beq.n	800bf90 <__any_on+0x2a>
 800bfa4:	2001      	movs	r0, #1
 800bfa6:	e7f6      	b.n	800bf96 <__any_on+0x30>

0800bfa8 <_calloc_r>:
 800bfa8:	b570      	push	{r4, r5, r6, lr}
 800bfaa:	fba1 5402 	umull	r5, r4, r1, r2
 800bfae:	b934      	cbnz	r4, 800bfbe <_calloc_r+0x16>
 800bfb0:	4629      	mov	r1, r5
 800bfb2:	f7fc fc77 	bl	80088a4 <_malloc_r>
 800bfb6:	4606      	mov	r6, r0
 800bfb8:	b928      	cbnz	r0, 800bfc6 <_calloc_r+0x1e>
 800bfba:	4630      	mov	r0, r6
 800bfbc:	bd70      	pop	{r4, r5, r6, pc}
 800bfbe:	220c      	movs	r2, #12
 800bfc0:	2600      	movs	r6, #0
 800bfc2:	6002      	str	r2, [r0, #0]
 800bfc4:	e7f9      	b.n	800bfba <_calloc_r+0x12>
 800bfc6:	462a      	mov	r2, r5
 800bfc8:	4621      	mov	r1, r4
 800bfca:	f7fc fbfb 	bl	80087c4 <memset>
 800bfce:	e7f4      	b.n	800bfba <_calloc_r+0x12>

0800bfd0 <__ssputs_r>:
 800bfd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfd4:	688e      	ldr	r6, [r1, #8]
 800bfd6:	4682      	mov	sl, r0
 800bfd8:	429e      	cmp	r6, r3
 800bfda:	460c      	mov	r4, r1
 800bfdc:	4690      	mov	r8, r2
 800bfde:	461f      	mov	r7, r3
 800bfe0:	d838      	bhi.n	800c054 <__ssputs_r+0x84>
 800bfe2:	898a      	ldrh	r2, [r1, #12]
 800bfe4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bfe8:	d032      	beq.n	800c050 <__ssputs_r+0x80>
 800bfea:	6825      	ldr	r5, [r4, #0]
 800bfec:	6909      	ldr	r1, [r1, #16]
 800bfee:	3301      	adds	r3, #1
 800bff0:	eba5 0901 	sub.w	r9, r5, r1
 800bff4:	6965      	ldr	r5, [r4, #20]
 800bff6:	444b      	add	r3, r9
 800bff8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bffc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c000:	106d      	asrs	r5, r5, #1
 800c002:	429d      	cmp	r5, r3
 800c004:	bf38      	it	cc
 800c006:	461d      	movcc	r5, r3
 800c008:	0553      	lsls	r3, r2, #21
 800c00a:	d531      	bpl.n	800c070 <__ssputs_r+0xa0>
 800c00c:	4629      	mov	r1, r5
 800c00e:	f7fc fc49 	bl	80088a4 <_malloc_r>
 800c012:	4606      	mov	r6, r0
 800c014:	b950      	cbnz	r0, 800c02c <__ssputs_r+0x5c>
 800c016:	230c      	movs	r3, #12
 800c018:	f04f 30ff 	mov.w	r0, #4294967295
 800c01c:	f8ca 3000 	str.w	r3, [sl]
 800c020:	89a3      	ldrh	r3, [r4, #12]
 800c022:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c026:	81a3      	strh	r3, [r4, #12]
 800c028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c02c:	464a      	mov	r2, r9
 800c02e:	6921      	ldr	r1, [r4, #16]
 800c030:	f7fc fbba 	bl	80087a8 <memcpy>
 800c034:	89a3      	ldrh	r3, [r4, #12]
 800c036:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c03a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c03e:	81a3      	strh	r3, [r4, #12]
 800c040:	6126      	str	r6, [r4, #16]
 800c042:	444e      	add	r6, r9
 800c044:	6026      	str	r6, [r4, #0]
 800c046:	463e      	mov	r6, r7
 800c048:	6165      	str	r5, [r4, #20]
 800c04a:	eba5 0509 	sub.w	r5, r5, r9
 800c04e:	60a5      	str	r5, [r4, #8]
 800c050:	42be      	cmp	r6, r7
 800c052:	d900      	bls.n	800c056 <__ssputs_r+0x86>
 800c054:	463e      	mov	r6, r7
 800c056:	4632      	mov	r2, r6
 800c058:	4641      	mov	r1, r8
 800c05a:	6820      	ldr	r0, [r4, #0]
 800c05c:	f000 f97e 	bl	800c35c <memmove>
 800c060:	68a3      	ldr	r3, [r4, #8]
 800c062:	2000      	movs	r0, #0
 800c064:	1b9b      	subs	r3, r3, r6
 800c066:	60a3      	str	r3, [r4, #8]
 800c068:	6823      	ldr	r3, [r4, #0]
 800c06a:	4433      	add	r3, r6
 800c06c:	6023      	str	r3, [r4, #0]
 800c06e:	e7db      	b.n	800c028 <__ssputs_r+0x58>
 800c070:	462a      	mov	r2, r5
 800c072:	f000 f98d 	bl	800c390 <_realloc_r>
 800c076:	4606      	mov	r6, r0
 800c078:	2800      	cmp	r0, #0
 800c07a:	d1e1      	bne.n	800c040 <__ssputs_r+0x70>
 800c07c:	4650      	mov	r0, sl
 800c07e:	6921      	ldr	r1, [r4, #16]
 800c080:	f7fc fba8 	bl	80087d4 <_free_r>
 800c084:	e7c7      	b.n	800c016 <__ssputs_r+0x46>
	...

0800c088 <_svfiprintf_r>:
 800c088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c08c:	4698      	mov	r8, r3
 800c08e:	898b      	ldrh	r3, [r1, #12]
 800c090:	4607      	mov	r7, r0
 800c092:	061b      	lsls	r3, r3, #24
 800c094:	460d      	mov	r5, r1
 800c096:	4614      	mov	r4, r2
 800c098:	b09d      	sub	sp, #116	; 0x74
 800c09a:	d50e      	bpl.n	800c0ba <_svfiprintf_r+0x32>
 800c09c:	690b      	ldr	r3, [r1, #16]
 800c09e:	b963      	cbnz	r3, 800c0ba <_svfiprintf_r+0x32>
 800c0a0:	2140      	movs	r1, #64	; 0x40
 800c0a2:	f7fc fbff 	bl	80088a4 <_malloc_r>
 800c0a6:	6028      	str	r0, [r5, #0]
 800c0a8:	6128      	str	r0, [r5, #16]
 800c0aa:	b920      	cbnz	r0, 800c0b6 <_svfiprintf_r+0x2e>
 800c0ac:	230c      	movs	r3, #12
 800c0ae:	603b      	str	r3, [r7, #0]
 800c0b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c0b4:	e0d1      	b.n	800c25a <_svfiprintf_r+0x1d2>
 800c0b6:	2340      	movs	r3, #64	; 0x40
 800c0b8:	616b      	str	r3, [r5, #20]
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	9309      	str	r3, [sp, #36]	; 0x24
 800c0be:	2320      	movs	r3, #32
 800c0c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c0c4:	2330      	movs	r3, #48	; 0x30
 800c0c6:	f04f 0901 	mov.w	r9, #1
 800c0ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0ce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c274 <_svfiprintf_r+0x1ec>
 800c0d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c0d6:	4623      	mov	r3, r4
 800c0d8:	469a      	mov	sl, r3
 800c0da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0de:	b10a      	cbz	r2, 800c0e4 <_svfiprintf_r+0x5c>
 800c0e0:	2a25      	cmp	r2, #37	; 0x25
 800c0e2:	d1f9      	bne.n	800c0d8 <_svfiprintf_r+0x50>
 800c0e4:	ebba 0b04 	subs.w	fp, sl, r4
 800c0e8:	d00b      	beq.n	800c102 <_svfiprintf_r+0x7a>
 800c0ea:	465b      	mov	r3, fp
 800c0ec:	4622      	mov	r2, r4
 800c0ee:	4629      	mov	r1, r5
 800c0f0:	4638      	mov	r0, r7
 800c0f2:	f7ff ff6d 	bl	800bfd0 <__ssputs_r>
 800c0f6:	3001      	adds	r0, #1
 800c0f8:	f000 80aa 	beq.w	800c250 <_svfiprintf_r+0x1c8>
 800c0fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0fe:	445a      	add	r2, fp
 800c100:	9209      	str	r2, [sp, #36]	; 0x24
 800c102:	f89a 3000 	ldrb.w	r3, [sl]
 800c106:	2b00      	cmp	r3, #0
 800c108:	f000 80a2 	beq.w	800c250 <_svfiprintf_r+0x1c8>
 800c10c:	2300      	movs	r3, #0
 800c10e:	f04f 32ff 	mov.w	r2, #4294967295
 800c112:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c116:	f10a 0a01 	add.w	sl, sl, #1
 800c11a:	9304      	str	r3, [sp, #16]
 800c11c:	9307      	str	r3, [sp, #28]
 800c11e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c122:	931a      	str	r3, [sp, #104]	; 0x68
 800c124:	4654      	mov	r4, sl
 800c126:	2205      	movs	r2, #5
 800c128:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c12c:	4851      	ldr	r0, [pc, #324]	; (800c274 <_svfiprintf_r+0x1ec>)
 800c12e:	f7ff fa69 	bl	800b604 <memchr>
 800c132:	9a04      	ldr	r2, [sp, #16]
 800c134:	b9d8      	cbnz	r0, 800c16e <_svfiprintf_r+0xe6>
 800c136:	06d0      	lsls	r0, r2, #27
 800c138:	bf44      	itt	mi
 800c13a:	2320      	movmi	r3, #32
 800c13c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c140:	0711      	lsls	r1, r2, #28
 800c142:	bf44      	itt	mi
 800c144:	232b      	movmi	r3, #43	; 0x2b
 800c146:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c14a:	f89a 3000 	ldrb.w	r3, [sl]
 800c14e:	2b2a      	cmp	r3, #42	; 0x2a
 800c150:	d015      	beq.n	800c17e <_svfiprintf_r+0xf6>
 800c152:	4654      	mov	r4, sl
 800c154:	2000      	movs	r0, #0
 800c156:	f04f 0c0a 	mov.w	ip, #10
 800c15a:	9a07      	ldr	r2, [sp, #28]
 800c15c:	4621      	mov	r1, r4
 800c15e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c162:	3b30      	subs	r3, #48	; 0x30
 800c164:	2b09      	cmp	r3, #9
 800c166:	d94e      	bls.n	800c206 <_svfiprintf_r+0x17e>
 800c168:	b1b0      	cbz	r0, 800c198 <_svfiprintf_r+0x110>
 800c16a:	9207      	str	r2, [sp, #28]
 800c16c:	e014      	b.n	800c198 <_svfiprintf_r+0x110>
 800c16e:	eba0 0308 	sub.w	r3, r0, r8
 800c172:	fa09 f303 	lsl.w	r3, r9, r3
 800c176:	4313      	orrs	r3, r2
 800c178:	46a2      	mov	sl, r4
 800c17a:	9304      	str	r3, [sp, #16]
 800c17c:	e7d2      	b.n	800c124 <_svfiprintf_r+0x9c>
 800c17e:	9b03      	ldr	r3, [sp, #12]
 800c180:	1d19      	adds	r1, r3, #4
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	9103      	str	r1, [sp, #12]
 800c186:	2b00      	cmp	r3, #0
 800c188:	bfbb      	ittet	lt
 800c18a:	425b      	neglt	r3, r3
 800c18c:	f042 0202 	orrlt.w	r2, r2, #2
 800c190:	9307      	strge	r3, [sp, #28]
 800c192:	9307      	strlt	r3, [sp, #28]
 800c194:	bfb8      	it	lt
 800c196:	9204      	strlt	r2, [sp, #16]
 800c198:	7823      	ldrb	r3, [r4, #0]
 800c19a:	2b2e      	cmp	r3, #46	; 0x2e
 800c19c:	d10c      	bne.n	800c1b8 <_svfiprintf_r+0x130>
 800c19e:	7863      	ldrb	r3, [r4, #1]
 800c1a0:	2b2a      	cmp	r3, #42	; 0x2a
 800c1a2:	d135      	bne.n	800c210 <_svfiprintf_r+0x188>
 800c1a4:	9b03      	ldr	r3, [sp, #12]
 800c1a6:	3402      	adds	r4, #2
 800c1a8:	1d1a      	adds	r2, r3, #4
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	9203      	str	r2, [sp, #12]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	bfb8      	it	lt
 800c1b2:	f04f 33ff 	movlt.w	r3, #4294967295
 800c1b6:	9305      	str	r3, [sp, #20]
 800c1b8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800c278 <_svfiprintf_r+0x1f0>
 800c1bc:	2203      	movs	r2, #3
 800c1be:	4650      	mov	r0, sl
 800c1c0:	7821      	ldrb	r1, [r4, #0]
 800c1c2:	f7ff fa1f 	bl	800b604 <memchr>
 800c1c6:	b140      	cbz	r0, 800c1da <_svfiprintf_r+0x152>
 800c1c8:	2340      	movs	r3, #64	; 0x40
 800c1ca:	eba0 000a 	sub.w	r0, r0, sl
 800c1ce:	fa03 f000 	lsl.w	r0, r3, r0
 800c1d2:	9b04      	ldr	r3, [sp, #16]
 800c1d4:	3401      	adds	r4, #1
 800c1d6:	4303      	orrs	r3, r0
 800c1d8:	9304      	str	r3, [sp, #16]
 800c1da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1de:	2206      	movs	r2, #6
 800c1e0:	4826      	ldr	r0, [pc, #152]	; (800c27c <_svfiprintf_r+0x1f4>)
 800c1e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c1e6:	f7ff fa0d 	bl	800b604 <memchr>
 800c1ea:	2800      	cmp	r0, #0
 800c1ec:	d038      	beq.n	800c260 <_svfiprintf_r+0x1d8>
 800c1ee:	4b24      	ldr	r3, [pc, #144]	; (800c280 <_svfiprintf_r+0x1f8>)
 800c1f0:	bb1b      	cbnz	r3, 800c23a <_svfiprintf_r+0x1b2>
 800c1f2:	9b03      	ldr	r3, [sp, #12]
 800c1f4:	3307      	adds	r3, #7
 800c1f6:	f023 0307 	bic.w	r3, r3, #7
 800c1fa:	3308      	adds	r3, #8
 800c1fc:	9303      	str	r3, [sp, #12]
 800c1fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c200:	4433      	add	r3, r6
 800c202:	9309      	str	r3, [sp, #36]	; 0x24
 800c204:	e767      	b.n	800c0d6 <_svfiprintf_r+0x4e>
 800c206:	460c      	mov	r4, r1
 800c208:	2001      	movs	r0, #1
 800c20a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c20e:	e7a5      	b.n	800c15c <_svfiprintf_r+0xd4>
 800c210:	2300      	movs	r3, #0
 800c212:	f04f 0c0a 	mov.w	ip, #10
 800c216:	4619      	mov	r1, r3
 800c218:	3401      	adds	r4, #1
 800c21a:	9305      	str	r3, [sp, #20]
 800c21c:	4620      	mov	r0, r4
 800c21e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c222:	3a30      	subs	r2, #48	; 0x30
 800c224:	2a09      	cmp	r2, #9
 800c226:	d903      	bls.n	800c230 <_svfiprintf_r+0x1a8>
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d0c5      	beq.n	800c1b8 <_svfiprintf_r+0x130>
 800c22c:	9105      	str	r1, [sp, #20]
 800c22e:	e7c3      	b.n	800c1b8 <_svfiprintf_r+0x130>
 800c230:	4604      	mov	r4, r0
 800c232:	2301      	movs	r3, #1
 800c234:	fb0c 2101 	mla	r1, ip, r1, r2
 800c238:	e7f0      	b.n	800c21c <_svfiprintf_r+0x194>
 800c23a:	ab03      	add	r3, sp, #12
 800c23c:	9300      	str	r3, [sp, #0]
 800c23e:	462a      	mov	r2, r5
 800c240:	4638      	mov	r0, r7
 800c242:	4b10      	ldr	r3, [pc, #64]	; (800c284 <_svfiprintf_r+0x1fc>)
 800c244:	a904      	add	r1, sp, #16
 800c246:	f7fc fc3f 	bl	8008ac8 <_printf_float>
 800c24a:	1c42      	adds	r2, r0, #1
 800c24c:	4606      	mov	r6, r0
 800c24e:	d1d6      	bne.n	800c1fe <_svfiprintf_r+0x176>
 800c250:	89ab      	ldrh	r3, [r5, #12]
 800c252:	065b      	lsls	r3, r3, #25
 800c254:	f53f af2c 	bmi.w	800c0b0 <_svfiprintf_r+0x28>
 800c258:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c25a:	b01d      	add	sp, #116	; 0x74
 800c25c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c260:	ab03      	add	r3, sp, #12
 800c262:	9300      	str	r3, [sp, #0]
 800c264:	462a      	mov	r2, r5
 800c266:	4638      	mov	r0, r7
 800c268:	4b06      	ldr	r3, [pc, #24]	; (800c284 <_svfiprintf_r+0x1fc>)
 800c26a:	a904      	add	r1, sp, #16
 800c26c:	f7fc fec8 	bl	8009000 <_printf_i>
 800c270:	e7eb      	b.n	800c24a <_svfiprintf_r+0x1c2>
 800c272:	bf00      	nop
 800c274:	0800dd1c 	.word	0x0800dd1c
 800c278:	0800dd22 	.word	0x0800dd22
 800c27c:	0800dd26 	.word	0x0800dd26
 800c280:	08008ac9 	.word	0x08008ac9
 800c284:	0800bfd1 	.word	0x0800bfd1

0800c288 <_read_r>:
 800c288:	b538      	push	{r3, r4, r5, lr}
 800c28a:	4604      	mov	r4, r0
 800c28c:	4608      	mov	r0, r1
 800c28e:	4611      	mov	r1, r2
 800c290:	2200      	movs	r2, #0
 800c292:	4d05      	ldr	r5, [pc, #20]	; (800c2a8 <_read_r+0x20>)
 800c294:	602a      	str	r2, [r5, #0]
 800c296:	461a      	mov	r2, r3
 800c298:	f7f6 fe4f 	bl	8002f3a <_read>
 800c29c:	1c43      	adds	r3, r0, #1
 800c29e:	d102      	bne.n	800c2a6 <_read_r+0x1e>
 800c2a0:	682b      	ldr	r3, [r5, #0]
 800c2a2:	b103      	cbz	r3, 800c2a6 <_read_r+0x1e>
 800c2a4:	6023      	str	r3, [r4, #0]
 800c2a6:	bd38      	pop	{r3, r4, r5, pc}
 800c2a8:	200008e0 	.word	0x200008e0

0800c2ac <nan>:
 800c2ac:	2000      	movs	r0, #0
 800c2ae:	4901      	ldr	r1, [pc, #4]	; (800c2b4 <nan+0x8>)
 800c2b0:	4770      	bx	lr
 800c2b2:	bf00      	nop
 800c2b4:	7ff80000 	.word	0x7ff80000

0800c2b8 <strncmp>:
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	b510      	push	{r4, lr}
 800c2bc:	b172      	cbz	r2, 800c2dc <strncmp+0x24>
 800c2be:	3901      	subs	r1, #1
 800c2c0:	1884      	adds	r4, r0, r2
 800c2c2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c2c6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c2ca:	4290      	cmp	r0, r2
 800c2cc:	d101      	bne.n	800c2d2 <strncmp+0x1a>
 800c2ce:	42a3      	cmp	r3, r4
 800c2d0:	d101      	bne.n	800c2d6 <strncmp+0x1e>
 800c2d2:	1a80      	subs	r0, r0, r2
 800c2d4:	bd10      	pop	{r4, pc}
 800c2d6:	2800      	cmp	r0, #0
 800c2d8:	d1f3      	bne.n	800c2c2 <strncmp+0xa>
 800c2da:	e7fa      	b.n	800c2d2 <strncmp+0x1a>
 800c2dc:	4610      	mov	r0, r2
 800c2de:	e7f9      	b.n	800c2d4 <strncmp+0x1c>

0800c2e0 <__ascii_wctomb>:
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	4608      	mov	r0, r1
 800c2e4:	b141      	cbz	r1, 800c2f8 <__ascii_wctomb+0x18>
 800c2e6:	2aff      	cmp	r2, #255	; 0xff
 800c2e8:	d904      	bls.n	800c2f4 <__ascii_wctomb+0x14>
 800c2ea:	228a      	movs	r2, #138	; 0x8a
 800c2ec:	f04f 30ff 	mov.w	r0, #4294967295
 800c2f0:	601a      	str	r2, [r3, #0]
 800c2f2:	4770      	bx	lr
 800c2f4:	2001      	movs	r0, #1
 800c2f6:	700a      	strb	r2, [r1, #0]
 800c2f8:	4770      	bx	lr
	...

0800c2fc <__assert_func>:
 800c2fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c2fe:	4614      	mov	r4, r2
 800c300:	461a      	mov	r2, r3
 800c302:	4b09      	ldr	r3, [pc, #36]	; (800c328 <__assert_func+0x2c>)
 800c304:	4605      	mov	r5, r0
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	68d8      	ldr	r0, [r3, #12]
 800c30a:	b14c      	cbz	r4, 800c320 <__assert_func+0x24>
 800c30c:	4b07      	ldr	r3, [pc, #28]	; (800c32c <__assert_func+0x30>)
 800c30e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c312:	9100      	str	r1, [sp, #0]
 800c314:	462b      	mov	r3, r5
 800c316:	4906      	ldr	r1, [pc, #24]	; (800c330 <__assert_func+0x34>)
 800c318:	f000 f80e 	bl	800c338 <fiprintf>
 800c31c:	f000 fa7e 	bl	800c81c <abort>
 800c320:	4b04      	ldr	r3, [pc, #16]	; (800c334 <__assert_func+0x38>)
 800c322:	461c      	mov	r4, r3
 800c324:	e7f3      	b.n	800c30e <__assert_func+0x12>
 800c326:	bf00      	nop
 800c328:	20000010 	.word	0x20000010
 800c32c:	0800dd2d 	.word	0x0800dd2d
 800c330:	0800dd3a 	.word	0x0800dd3a
 800c334:	0800dd68 	.word	0x0800dd68

0800c338 <fiprintf>:
 800c338:	b40e      	push	{r1, r2, r3}
 800c33a:	b503      	push	{r0, r1, lr}
 800c33c:	4601      	mov	r1, r0
 800c33e:	ab03      	add	r3, sp, #12
 800c340:	4805      	ldr	r0, [pc, #20]	; (800c358 <fiprintf+0x20>)
 800c342:	f853 2b04 	ldr.w	r2, [r3], #4
 800c346:	6800      	ldr	r0, [r0, #0]
 800c348:	9301      	str	r3, [sp, #4]
 800c34a:	f000 f877 	bl	800c43c <_vfiprintf_r>
 800c34e:	b002      	add	sp, #8
 800c350:	f85d eb04 	ldr.w	lr, [sp], #4
 800c354:	b003      	add	sp, #12
 800c356:	4770      	bx	lr
 800c358:	20000010 	.word	0x20000010

0800c35c <memmove>:
 800c35c:	4288      	cmp	r0, r1
 800c35e:	b510      	push	{r4, lr}
 800c360:	eb01 0402 	add.w	r4, r1, r2
 800c364:	d902      	bls.n	800c36c <memmove+0x10>
 800c366:	4284      	cmp	r4, r0
 800c368:	4623      	mov	r3, r4
 800c36a:	d807      	bhi.n	800c37c <memmove+0x20>
 800c36c:	1e43      	subs	r3, r0, #1
 800c36e:	42a1      	cmp	r1, r4
 800c370:	d008      	beq.n	800c384 <memmove+0x28>
 800c372:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c37a:	e7f8      	b.n	800c36e <memmove+0x12>
 800c37c:	4601      	mov	r1, r0
 800c37e:	4402      	add	r2, r0
 800c380:	428a      	cmp	r2, r1
 800c382:	d100      	bne.n	800c386 <memmove+0x2a>
 800c384:	bd10      	pop	{r4, pc}
 800c386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c38a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c38e:	e7f7      	b.n	800c380 <memmove+0x24>

0800c390 <_realloc_r>:
 800c390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c394:	4680      	mov	r8, r0
 800c396:	4614      	mov	r4, r2
 800c398:	460e      	mov	r6, r1
 800c39a:	b921      	cbnz	r1, 800c3a6 <_realloc_r+0x16>
 800c39c:	4611      	mov	r1, r2
 800c39e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c3a2:	f7fc ba7f 	b.w	80088a4 <_malloc_r>
 800c3a6:	b92a      	cbnz	r2, 800c3b4 <_realloc_r+0x24>
 800c3a8:	f7fc fa14 	bl	80087d4 <_free_r>
 800c3ac:	4625      	mov	r5, r4
 800c3ae:	4628      	mov	r0, r5
 800c3b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3b4:	f000 fa9e 	bl	800c8f4 <_malloc_usable_size_r>
 800c3b8:	4284      	cmp	r4, r0
 800c3ba:	4607      	mov	r7, r0
 800c3bc:	d802      	bhi.n	800c3c4 <_realloc_r+0x34>
 800c3be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c3c2:	d812      	bhi.n	800c3ea <_realloc_r+0x5a>
 800c3c4:	4621      	mov	r1, r4
 800c3c6:	4640      	mov	r0, r8
 800c3c8:	f7fc fa6c 	bl	80088a4 <_malloc_r>
 800c3cc:	4605      	mov	r5, r0
 800c3ce:	2800      	cmp	r0, #0
 800c3d0:	d0ed      	beq.n	800c3ae <_realloc_r+0x1e>
 800c3d2:	42bc      	cmp	r4, r7
 800c3d4:	4622      	mov	r2, r4
 800c3d6:	4631      	mov	r1, r6
 800c3d8:	bf28      	it	cs
 800c3da:	463a      	movcs	r2, r7
 800c3dc:	f7fc f9e4 	bl	80087a8 <memcpy>
 800c3e0:	4631      	mov	r1, r6
 800c3e2:	4640      	mov	r0, r8
 800c3e4:	f7fc f9f6 	bl	80087d4 <_free_r>
 800c3e8:	e7e1      	b.n	800c3ae <_realloc_r+0x1e>
 800c3ea:	4635      	mov	r5, r6
 800c3ec:	e7df      	b.n	800c3ae <_realloc_r+0x1e>

0800c3ee <__sfputc_r>:
 800c3ee:	6893      	ldr	r3, [r2, #8]
 800c3f0:	b410      	push	{r4}
 800c3f2:	3b01      	subs	r3, #1
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	6093      	str	r3, [r2, #8]
 800c3f8:	da07      	bge.n	800c40a <__sfputc_r+0x1c>
 800c3fa:	6994      	ldr	r4, [r2, #24]
 800c3fc:	42a3      	cmp	r3, r4
 800c3fe:	db01      	blt.n	800c404 <__sfputc_r+0x16>
 800c400:	290a      	cmp	r1, #10
 800c402:	d102      	bne.n	800c40a <__sfputc_r+0x1c>
 800c404:	bc10      	pop	{r4}
 800c406:	f000 b949 	b.w	800c69c <__swbuf_r>
 800c40a:	6813      	ldr	r3, [r2, #0]
 800c40c:	1c58      	adds	r0, r3, #1
 800c40e:	6010      	str	r0, [r2, #0]
 800c410:	7019      	strb	r1, [r3, #0]
 800c412:	4608      	mov	r0, r1
 800c414:	bc10      	pop	{r4}
 800c416:	4770      	bx	lr

0800c418 <__sfputs_r>:
 800c418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c41a:	4606      	mov	r6, r0
 800c41c:	460f      	mov	r7, r1
 800c41e:	4614      	mov	r4, r2
 800c420:	18d5      	adds	r5, r2, r3
 800c422:	42ac      	cmp	r4, r5
 800c424:	d101      	bne.n	800c42a <__sfputs_r+0x12>
 800c426:	2000      	movs	r0, #0
 800c428:	e007      	b.n	800c43a <__sfputs_r+0x22>
 800c42a:	463a      	mov	r2, r7
 800c42c:	4630      	mov	r0, r6
 800c42e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c432:	f7ff ffdc 	bl	800c3ee <__sfputc_r>
 800c436:	1c43      	adds	r3, r0, #1
 800c438:	d1f3      	bne.n	800c422 <__sfputs_r+0xa>
 800c43a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c43c <_vfiprintf_r>:
 800c43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c440:	460d      	mov	r5, r1
 800c442:	4614      	mov	r4, r2
 800c444:	4698      	mov	r8, r3
 800c446:	4606      	mov	r6, r0
 800c448:	b09d      	sub	sp, #116	; 0x74
 800c44a:	b118      	cbz	r0, 800c454 <_vfiprintf_r+0x18>
 800c44c:	6983      	ldr	r3, [r0, #24]
 800c44e:	b90b      	cbnz	r3, 800c454 <_vfiprintf_r+0x18>
 800c450:	f7fc f8d4 	bl	80085fc <__sinit>
 800c454:	4b89      	ldr	r3, [pc, #548]	; (800c67c <_vfiprintf_r+0x240>)
 800c456:	429d      	cmp	r5, r3
 800c458:	d11b      	bne.n	800c492 <_vfiprintf_r+0x56>
 800c45a:	6875      	ldr	r5, [r6, #4]
 800c45c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c45e:	07d9      	lsls	r1, r3, #31
 800c460:	d405      	bmi.n	800c46e <_vfiprintf_r+0x32>
 800c462:	89ab      	ldrh	r3, [r5, #12]
 800c464:	059a      	lsls	r2, r3, #22
 800c466:	d402      	bmi.n	800c46e <_vfiprintf_r+0x32>
 800c468:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c46a:	f7fc f98a 	bl	8008782 <__retarget_lock_acquire_recursive>
 800c46e:	89ab      	ldrh	r3, [r5, #12]
 800c470:	071b      	lsls	r3, r3, #28
 800c472:	d501      	bpl.n	800c478 <_vfiprintf_r+0x3c>
 800c474:	692b      	ldr	r3, [r5, #16]
 800c476:	b9eb      	cbnz	r3, 800c4b4 <_vfiprintf_r+0x78>
 800c478:	4629      	mov	r1, r5
 800c47a:	4630      	mov	r0, r6
 800c47c:	f000 f960 	bl	800c740 <__swsetup_r>
 800c480:	b1c0      	cbz	r0, 800c4b4 <_vfiprintf_r+0x78>
 800c482:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c484:	07dc      	lsls	r4, r3, #31
 800c486:	d50e      	bpl.n	800c4a6 <_vfiprintf_r+0x6a>
 800c488:	f04f 30ff 	mov.w	r0, #4294967295
 800c48c:	b01d      	add	sp, #116	; 0x74
 800c48e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c492:	4b7b      	ldr	r3, [pc, #492]	; (800c680 <_vfiprintf_r+0x244>)
 800c494:	429d      	cmp	r5, r3
 800c496:	d101      	bne.n	800c49c <_vfiprintf_r+0x60>
 800c498:	68b5      	ldr	r5, [r6, #8]
 800c49a:	e7df      	b.n	800c45c <_vfiprintf_r+0x20>
 800c49c:	4b79      	ldr	r3, [pc, #484]	; (800c684 <_vfiprintf_r+0x248>)
 800c49e:	429d      	cmp	r5, r3
 800c4a0:	bf08      	it	eq
 800c4a2:	68f5      	ldreq	r5, [r6, #12]
 800c4a4:	e7da      	b.n	800c45c <_vfiprintf_r+0x20>
 800c4a6:	89ab      	ldrh	r3, [r5, #12]
 800c4a8:	0598      	lsls	r0, r3, #22
 800c4aa:	d4ed      	bmi.n	800c488 <_vfiprintf_r+0x4c>
 800c4ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c4ae:	f7fc f969 	bl	8008784 <__retarget_lock_release_recursive>
 800c4b2:	e7e9      	b.n	800c488 <_vfiprintf_r+0x4c>
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c4b8:	2320      	movs	r3, #32
 800c4ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c4be:	2330      	movs	r3, #48	; 0x30
 800c4c0:	f04f 0901 	mov.w	r9, #1
 800c4c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c4c8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800c688 <_vfiprintf_r+0x24c>
 800c4cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c4d0:	4623      	mov	r3, r4
 800c4d2:	469a      	mov	sl, r3
 800c4d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4d8:	b10a      	cbz	r2, 800c4de <_vfiprintf_r+0xa2>
 800c4da:	2a25      	cmp	r2, #37	; 0x25
 800c4dc:	d1f9      	bne.n	800c4d2 <_vfiprintf_r+0x96>
 800c4de:	ebba 0b04 	subs.w	fp, sl, r4
 800c4e2:	d00b      	beq.n	800c4fc <_vfiprintf_r+0xc0>
 800c4e4:	465b      	mov	r3, fp
 800c4e6:	4622      	mov	r2, r4
 800c4e8:	4629      	mov	r1, r5
 800c4ea:	4630      	mov	r0, r6
 800c4ec:	f7ff ff94 	bl	800c418 <__sfputs_r>
 800c4f0:	3001      	adds	r0, #1
 800c4f2:	f000 80aa 	beq.w	800c64a <_vfiprintf_r+0x20e>
 800c4f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4f8:	445a      	add	r2, fp
 800c4fa:	9209      	str	r2, [sp, #36]	; 0x24
 800c4fc:	f89a 3000 	ldrb.w	r3, [sl]
 800c500:	2b00      	cmp	r3, #0
 800c502:	f000 80a2 	beq.w	800c64a <_vfiprintf_r+0x20e>
 800c506:	2300      	movs	r3, #0
 800c508:	f04f 32ff 	mov.w	r2, #4294967295
 800c50c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c510:	f10a 0a01 	add.w	sl, sl, #1
 800c514:	9304      	str	r3, [sp, #16]
 800c516:	9307      	str	r3, [sp, #28]
 800c518:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c51c:	931a      	str	r3, [sp, #104]	; 0x68
 800c51e:	4654      	mov	r4, sl
 800c520:	2205      	movs	r2, #5
 800c522:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c526:	4858      	ldr	r0, [pc, #352]	; (800c688 <_vfiprintf_r+0x24c>)
 800c528:	f7ff f86c 	bl	800b604 <memchr>
 800c52c:	9a04      	ldr	r2, [sp, #16]
 800c52e:	b9d8      	cbnz	r0, 800c568 <_vfiprintf_r+0x12c>
 800c530:	06d1      	lsls	r1, r2, #27
 800c532:	bf44      	itt	mi
 800c534:	2320      	movmi	r3, #32
 800c536:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c53a:	0713      	lsls	r3, r2, #28
 800c53c:	bf44      	itt	mi
 800c53e:	232b      	movmi	r3, #43	; 0x2b
 800c540:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c544:	f89a 3000 	ldrb.w	r3, [sl]
 800c548:	2b2a      	cmp	r3, #42	; 0x2a
 800c54a:	d015      	beq.n	800c578 <_vfiprintf_r+0x13c>
 800c54c:	4654      	mov	r4, sl
 800c54e:	2000      	movs	r0, #0
 800c550:	f04f 0c0a 	mov.w	ip, #10
 800c554:	9a07      	ldr	r2, [sp, #28]
 800c556:	4621      	mov	r1, r4
 800c558:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c55c:	3b30      	subs	r3, #48	; 0x30
 800c55e:	2b09      	cmp	r3, #9
 800c560:	d94e      	bls.n	800c600 <_vfiprintf_r+0x1c4>
 800c562:	b1b0      	cbz	r0, 800c592 <_vfiprintf_r+0x156>
 800c564:	9207      	str	r2, [sp, #28]
 800c566:	e014      	b.n	800c592 <_vfiprintf_r+0x156>
 800c568:	eba0 0308 	sub.w	r3, r0, r8
 800c56c:	fa09 f303 	lsl.w	r3, r9, r3
 800c570:	4313      	orrs	r3, r2
 800c572:	46a2      	mov	sl, r4
 800c574:	9304      	str	r3, [sp, #16]
 800c576:	e7d2      	b.n	800c51e <_vfiprintf_r+0xe2>
 800c578:	9b03      	ldr	r3, [sp, #12]
 800c57a:	1d19      	adds	r1, r3, #4
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	9103      	str	r1, [sp, #12]
 800c580:	2b00      	cmp	r3, #0
 800c582:	bfbb      	ittet	lt
 800c584:	425b      	neglt	r3, r3
 800c586:	f042 0202 	orrlt.w	r2, r2, #2
 800c58a:	9307      	strge	r3, [sp, #28]
 800c58c:	9307      	strlt	r3, [sp, #28]
 800c58e:	bfb8      	it	lt
 800c590:	9204      	strlt	r2, [sp, #16]
 800c592:	7823      	ldrb	r3, [r4, #0]
 800c594:	2b2e      	cmp	r3, #46	; 0x2e
 800c596:	d10c      	bne.n	800c5b2 <_vfiprintf_r+0x176>
 800c598:	7863      	ldrb	r3, [r4, #1]
 800c59a:	2b2a      	cmp	r3, #42	; 0x2a
 800c59c:	d135      	bne.n	800c60a <_vfiprintf_r+0x1ce>
 800c59e:	9b03      	ldr	r3, [sp, #12]
 800c5a0:	3402      	adds	r4, #2
 800c5a2:	1d1a      	adds	r2, r3, #4
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	9203      	str	r2, [sp, #12]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	bfb8      	it	lt
 800c5ac:	f04f 33ff 	movlt.w	r3, #4294967295
 800c5b0:	9305      	str	r3, [sp, #20]
 800c5b2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800c68c <_vfiprintf_r+0x250>
 800c5b6:	2203      	movs	r2, #3
 800c5b8:	4650      	mov	r0, sl
 800c5ba:	7821      	ldrb	r1, [r4, #0]
 800c5bc:	f7ff f822 	bl	800b604 <memchr>
 800c5c0:	b140      	cbz	r0, 800c5d4 <_vfiprintf_r+0x198>
 800c5c2:	2340      	movs	r3, #64	; 0x40
 800c5c4:	eba0 000a 	sub.w	r0, r0, sl
 800c5c8:	fa03 f000 	lsl.w	r0, r3, r0
 800c5cc:	9b04      	ldr	r3, [sp, #16]
 800c5ce:	3401      	adds	r4, #1
 800c5d0:	4303      	orrs	r3, r0
 800c5d2:	9304      	str	r3, [sp, #16]
 800c5d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5d8:	2206      	movs	r2, #6
 800c5da:	482d      	ldr	r0, [pc, #180]	; (800c690 <_vfiprintf_r+0x254>)
 800c5dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c5e0:	f7ff f810 	bl	800b604 <memchr>
 800c5e4:	2800      	cmp	r0, #0
 800c5e6:	d03f      	beq.n	800c668 <_vfiprintf_r+0x22c>
 800c5e8:	4b2a      	ldr	r3, [pc, #168]	; (800c694 <_vfiprintf_r+0x258>)
 800c5ea:	bb1b      	cbnz	r3, 800c634 <_vfiprintf_r+0x1f8>
 800c5ec:	9b03      	ldr	r3, [sp, #12]
 800c5ee:	3307      	adds	r3, #7
 800c5f0:	f023 0307 	bic.w	r3, r3, #7
 800c5f4:	3308      	adds	r3, #8
 800c5f6:	9303      	str	r3, [sp, #12]
 800c5f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5fa:	443b      	add	r3, r7
 800c5fc:	9309      	str	r3, [sp, #36]	; 0x24
 800c5fe:	e767      	b.n	800c4d0 <_vfiprintf_r+0x94>
 800c600:	460c      	mov	r4, r1
 800c602:	2001      	movs	r0, #1
 800c604:	fb0c 3202 	mla	r2, ip, r2, r3
 800c608:	e7a5      	b.n	800c556 <_vfiprintf_r+0x11a>
 800c60a:	2300      	movs	r3, #0
 800c60c:	f04f 0c0a 	mov.w	ip, #10
 800c610:	4619      	mov	r1, r3
 800c612:	3401      	adds	r4, #1
 800c614:	9305      	str	r3, [sp, #20]
 800c616:	4620      	mov	r0, r4
 800c618:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c61c:	3a30      	subs	r2, #48	; 0x30
 800c61e:	2a09      	cmp	r2, #9
 800c620:	d903      	bls.n	800c62a <_vfiprintf_r+0x1ee>
 800c622:	2b00      	cmp	r3, #0
 800c624:	d0c5      	beq.n	800c5b2 <_vfiprintf_r+0x176>
 800c626:	9105      	str	r1, [sp, #20]
 800c628:	e7c3      	b.n	800c5b2 <_vfiprintf_r+0x176>
 800c62a:	4604      	mov	r4, r0
 800c62c:	2301      	movs	r3, #1
 800c62e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c632:	e7f0      	b.n	800c616 <_vfiprintf_r+0x1da>
 800c634:	ab03      	add	r3, sp, #12
 800c636:	9300      	str	r3, [sp, #0]
 800c638:	462a      	mov	r2, r5
 800c63a:	4630      	mov	r0, r6
 800c63c:	4b16      	ldr	r3, [pc, #88]	; (800c698 <_vfiprintf_r+0x25c>)
 800c63e:	a904      	add	r1, sp, #16
 800c640:	f7fc fa42 	bl	8008ac8 <_printf_float>
 800c644:	4607      	mov	r7, r0
 800c646:	1c78      	adds	r0, r7, #1
 800c648:	d1d6      	bne.n	800c5f8 <_vfiprintf_r+0x1bc>
 800c64a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c64c:	07d9      	lsls	r1, r3, #31
 800c64e:	d405      	bmi.n	800c65c <_vfiprintf_r+0x220>
 800c650:	89ab      	ldrh	r3, [r5, #12]
 800c652:	059a      	lsls	r2, r3, #22
 800c654:	d402      	bmi.n	800c65c <_vfiprintf_r+0x220>
 800c656:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c658:	f7fc f894 	bl	8008784 <__retarget_lock_release_recursive>
 800c65c:	89ab      	ldrh	r3, [r5, #12]
 800c65e:	065b      	lsls	r3, r3, #25
 800c660:	f53f af12 	bmi.w	800c488 <_vfiprintf_r+0x4c>
 800c664:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c666:	e711      	b.n	800c48c <_vfiprintf_r+0x50>
 800c668:	ab03      	add	r3, sp, #12
 800c66a:	9300      	str	r3, [sp, #0]
 800c66c:	462a      	mov	r2, r5
 800c66e:	4630      	mov	r0, r6
 800c670:	4b09      	ldr	r3, [pc, #36]	; (800c698 <_vfiprintf_r+0x25c>)
 800c672:	a904      	add	r1, sp, #16
 800c674:	f7fc fcc4 	bl	8009000 <_printf_i>
 800c678:	e7e4      	b.n	800c644 <_vfiprintf_r+0x208>
 800c67a:	bf00      	nop
 800c67c:	0800d9f0 	.word	0x0800d9f0
 800c680:	0800da10 	.word	0x0800da10
 800c684:	0800d9d0 	.word	0x0800d9d0
 800c688:	0800dd1c 	.word	0x0800dd1c
 800c68c:	0800dd22 	.word	0x0800dd22
 800c690:	0800dd26 	.word	0x0800dd26
 800c694:	08008ac9 	.word	0x08008ac9
 800c698:	0800c419 	.word	0x0800c419

0800c69c <__swbuf_r>:
 800c69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c69e:	460e      	mov	r6, r1
 800c6a0:	4614      	mov	r4, r2
 800c6a2:	4605      	mov	r5, r0
 800c6a4:	b118      	cbz	r0, 800c6ae <__swbuf_r+0x12>
 800c6a6:	6983      	ldr	r3, [r0, #24]
 800c6a8:	b90b      	cbnz	r3, 800c6ae <__swbuf_r+0x12>
 800c6aa:	f7fb ffa7 	bl	80085fc <__sinit>
 800c6ae:	4b21      	ldr	r3, [pc, #132]	; (800c734 <__swbuf_r+0x98>)
 800c6b0:	429c      	cmp	r4, r3
 800c6b2:	d12b      	bne.n	800c70c <__swbuf_r+0x70>
 800c6b4:	686c      	ldr	r4, [r5, #4]
 800c6b6:	69a3      	ldr	r3, [r4, #24]
 800c6b8:	60a3      	str	r3, [r4, #8]
 800c6ba:	89a3      	ldrh	r3, [r4, #12]
 800c6bc:	071a      	lsls	r2, r3, #28
 800c6be:	d52f      	bpl.n	800c720 <__swbuf_r+0x84>
 800c6c0:	6923      	ldr	r3, [r4, #16]
 800c6c2:	b36b      	cbz	r3, 800c720 <__swbuf_r+0x84>
 800c6c4:	6923      	ldr	r3, [r4, #16]
 800c6c6:	6820      	ldr	r0, [r4, #0]
 800c6c8:	b2f6      	uxtb	r6, r6
 800c6ca:	1ac0      	subs	r0, r0, r3
 800c6cc:	6963      	ldr	r3, [r4, #20]
 800c6ce:	4637      	mov	r7, r6
 800c6d0:	4283      	cmp	r3, r0
 800c6d2:	dc04      	bgt.n	800c6de <__swbuf_r+0x42>
 800c6d4:	4621      	mov	r1, r4
 800c6d6:	4628      	mov	r0, r5
 800c6d8:	f7fe fbca 	bl	800ae70 <_fflush_r>
 800c6dc:	bb30      	cbnz	r0, 800c72c <__swbuf_r+0x90>
 800c6de:	68a3      	ldr	r3, [r4, #8]
 800c6e0:	3001      	adds	r0, #1
 800c6e2:	3b01      	subs	r3, #1
 800c6e4:	60a3      	str	r3, [r4, #8]
 800c6e6:	6823      	ldr	r3, [r4, #0]
 800c6e8:	1c5a      	adds	r2, r3, #1
 800c6ea:	6022      	str	r2, [r4, #0]
 800c6ec:	701e      	strb	r6, [r3, #0]
 800c6ee:	6963      	ldr	r3, [r4, #20]
 800c6f0:	4283      	cmp	r3, r0
 800c6f2:	d004      	beq.n	800c6fe <__swbuf_r+0x62>
 800c6f4:	89a3      	ldrh	r3, [r4, #12]
 800c6f6:	07db      	lsls	r3, r3, #31
 800c6f8:	d506      	bpl.n	800c708 <__swbuf_r+0x6c>
 800c6fa:	2e0a      	cmp	r6, #10
 800c6fc:	d104      	bne.n	800c708 <__swbuf_r+0x6c>
 800c6fe:	4621      	mov	r1, r4
 800c700:	4628      	mov	r0, r5
 800c702:	f7fe fbb5 	bl	800ae70 <_fflush_r>
 800c706:	b988      	cbnz	r0, 800c72c <__swbuf_r+0x90>
 800c708:	4638      	mov	r0, r7
 800c70a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c70c:	4b0a      	ldr	r3, [pc, #40]	; (800c738 <__swbuf_r+0x9c>)
 800c70e:	429c      	cmp	r4, r3
 800c710:	d101      	bne.n	800c716 <__swbuf_r+0x7a>
 800c712:	68ac      	ldr	r4, [r5, #8]
 800c714:	e7cf      	b.n	800c6b6 <__swbuf_r+0x1a>
 800c716:	4b09      	ldr	r3, [pc, #36]	; (800c73c <__swbuf_r+0xa0>)
 800c718:	429c      	cmp	r4, r3
 800c71a:	bf08      	it	eq
 800c71c:	68ec      	ldreq	r4, [r5, #12]
 800c71e:	e7ca      	b.n	800c6b6 <__swbuf_r+0x1a>
 800c720:	4621      	mov	r1, r4
 800c722:	4628      	mov	r0, r5
 800c724:	f000 f80c 	bl	800c740 <__swsetup_r>
 800c728:	2800      	cmp	r0, #0
 800c72a:	d0cb      	beq.n	800c6c4 <__swbuf_r+0x28>
 800c72c:	f04f 37ff 	mov.w	r7, #4294967295
 800c730:	e7ea      	b.n	800c708 <__swbuf_r+0x6c>
 800c732:	bf00      	nop
 800c734:	0800d9f0 	.word	0x0800d9f0
 800c738:	0800da10 	.word	0x0800da10
 800c73c:	0800d9d0 	.word	0x0800d9d0

0800c740 <__swsetup_r>:
 800c740:	4b32      	ldr	r3, [pc, #200]	; (800c80c <__swsetup_r+0xcc>)
 800c742:	b570      	push	{r4, r5, r6, lr}
 800c744:	681d      	ldr	r5, [r3, #0]
 800c746:	4606      	mov	r6, r0
 800c748:	460c      	mov	r4, r1
 800c74a:	b125      	cbz	r5, 800c756 <__swsetup_r+0x16>
 800c74c:	69ab      	ldr	r3, [r5, #24]
 800c74e:	b913      	cbnz	r3, 800c756 <__swsetup_r+0x16>
 800c750:	4628      	mov	r0, r5
 800c752:	f7fb ff53 	bl	80085fc <__sinit>
 800c756:	4b2e      	ldr	r3, [pc, #184]	; (800c810 <__swsetup_r+0xd0>)
 800c758:	429c      	cmp	r4, r3
 800c75a:	d10f      	bne.n	800c77c <__swsetup_r+0x3c>
 800c75c:	686c      	ldr	r4, [r5, #4]
 800c75e:	89a3      	ldrh	r3, [r4, #12]
 800c760:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c764:	0719      	lsls	r1, r3, #28
 800c766:	d42c      	bmi.n	800c7c2 <__swsetup_r+0x82>
 800c768:	06dd      	lsls	r5, r3, #27
 800c76a:	d411      	bmi.n	800c790 <__swsetup_r+0x50>
 800c76c:	2309      	movs	r3, #9
 800c76e:	6033      	str	r3, [r6, #0]
 800c770:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c774:	f04f 30ff 	mov.w	r0, #4294967295
 800c778:	81a3      	strh	r3, [r4, #12]
 800c77a:	e03e      	b.n	800c7fa <__swsetup_r+0xba>
 800c77c:	4b25      	ldr	r3, [pc, #148]	; (800c814 <__swsetup_r+0xd4>)
 800c77e:	429c      	cmp	r4, r3
 800c780:	d101      	bne.n	800c786 <__swsetup_r+0x46>
 800c782:	68ac      	ldr	r4, [r5, #8]
 800c784:	e7eb      	b.n	800c75e <__swsetup_r+0x1e>
 800c786:	4b24      	ldr	r3, [pc, #144]	; (800c818 <__swsetup_r+0xd8>)
 800c788:	429c      	cmp	r4, r3
 800c78a:	bf08      	it	eq
 800c78c:	68ec      	ldreq	r4, [r5, #12]
 800c78e:	e7e6      	b.n	800c75e <__swsetup_r+0x1e>
 800c790:	0758      	lsls	r0, r3, #29
 800c792:	d512      	bpl.n	800c7ba <__swsetup_r+0x7a>
 800c794:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c796:	b141      	cbz	r1, 800c7aa <__swsetup_r+0x6a>
 800c798:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c79c:	4299      	cmp	r1, r3
 800c79e:	d002      	beq.n	800c7a6 <__swsetup_r+0x66>
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	f7fc f817 	bl	80087d4 <_free_r>
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	6363      	str	r3, [r4, #52]	; 0x34
 800c7aa:	89a3      	ldrh	r3, [r4, #12]
 800c7ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c7b0:	81a3      	strh	r3, [r4, #12]
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	6063      	str	r3, [r4, #4]
 800c7b6:	6923      	ldr	r3, [r4, #16]
 800c7b8:	6023      	str	r3, [r4, #0]
 800c7ba:	89a3      	ldrh	r3, [r4, #12]
 800c7bc:	f043 0308 	orr.w	r3, r3, #8
 800c7c0:	81a3      	strh	r3, [r4, #12]
 800c7c2:	6923      	ldr	r3, [r4, #16]
 800c7c4:	b94b      	cbnz	r3, 800c7da <__swsetup_r+0x9a>
 800c7c6:	89a3      	ldrh	r3, [r4, #12]
 800c7c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c7cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c7d0:	d003      	beq.n	800c7da <__swsetup_r+0x9a>
 800c7d2:	4621      	mov	r1, r4
 800c7d4:	4630      	mov	r0, r6
 800c7d6:	f000 f84d 	bl	800c874 <__smakebuf_r>
 800c7da:	89a0      	ldrh	r0, [r4, #12]
 800c7dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c7e0:	f010 0301 	ands.w	r3, r0, #1
 800c7e4:	d00a      	beq.n	800c7fc <__swsetup_r+0xbc>
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	60a3      	str	r3, [r4, #8]
 800c7ea:	6963      	ldr	r3, [r4, #20]
 800c7ec:	425b      	negs	r3, r3
 800c7ee:	61a3      	str	r3, [r4, #24]
 800c7f0:	6923      	ldr	r3, [r4, #16]
 800c7f2:	b943      	cbnz	r3, 800c806 <__swsetup_r+0xc6>
 800c7f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c7f8:	d1ba      	bne.n	800c770 <__swsetup_r+0x30>
 800c7fa:	bd70      	pop	{r4, r5, r6, pc}
 800c7fc:	0781      	lsls	r1, r0, #30
 800c7fe:	bf58      	it	pl
 800c800:	6963      	ldrpl	r3, [r4, #20]
 800c802:	60a3      	str	r3, [r4, #8]
 800c804:	e7f4      	b.n	800c7f0 <__swsetup_r+0xb0>
 800c806:	2000      	movs	r0, #0
 800c808:	e7f7      	b.n	800c7fa <__swsetup_r+0xba>
 800c80a:	bf00      	nop
 800c80c:	20000010 	.word	0x20000010
 800c810:	0800d9f0 	.word	0x0800d9f0
 800c814:	0800da10 	.word	0x0800da10
 800c818:	0800d9d0 	.word	0x0800d9d0

0800c81c <abort>:
 800c81c:	2006      	movs	r0, #6
 800c81e:	b508      	push	{r3, lr}
 800c820:	f000 f898 	bl	800c954 <raise>
 800c824:	2001      	movs	r0, #1
 800c826:	f7f6 fb7e 	bl	8002f26 <_exit>

0800c82a <__swhatbuf_r>:
 800c82a:	b570      	push	{r4, r5, r6, lr}
 800c82c:	460e      	mov	r6, r1
 800c82e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c832:	4614      	mov	r4, r2
 800c834:	2900      	cmp	r1, #0
 800c836:	461d      	mov	r5, r3
 800c838:	b096      	sub	sp, #88	; 0x58
 800c83a:	da08      	bge.n	800c84e <__swhatbuf_r+0x24>
 800c83c:	2200      	movs	r2, #0
 800c83e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c842:	602a      	str	r2, [r5, #0]
 800c844:	061a      	lsls	r2, r3, #24
 800c846:	d410      	bmi.n	800c86a <__swhatbuf_r+0x40>
 800c848:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c84c:	e00e      	b.n	800c86c <__swhatbuf_r+0x42>
 800c84e:	466a      	mov	r2, sp
 800c850:	f000 f89c 	bl	800c98c <_fstat_r>
 800c854:	2800      	cmp	r0, #0
 800c856:	dbf1      	blt.n	800c83c <__swhatbuf_r+0x12>
 800c858:	9a01      	ldr	r2, [sp, #4]
 800c85a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c85e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c862:	425a      	negs	r2, r3
 800c864:	415a      	adcs	r2, r3
 800c866:	602a      	str	r2, [r5, #0]
 800c868:	e7ee      	b.n	800c848 <__swhatbuf_r+0x1e>
 800c86a:	2340      	movs	r3, #64	; 0x40
 800c86c:	2000      	movs	r0, #0
 800c86e:	6023      	str	r3, [r4, #0]
 800c870:	b016      	add	sp, #88	; 0x58
 800c872:	bd70      	pop	{r4, r5, r6, pc}

0800c874 <__smakebuf_r>:
 800c874:	898b      	ldrh	r3, [r1, #12]
 800c876:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c878:	079d      	lsls	r5, r3, #30
 800c87a:	4606      	mov	r6, r0
 800c87c:	460c      	mov	r4, r1
 800c87e:	d507      	bpl.n	800c890 <__smakebuf_r+0x1c>
 800c880:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c884:	6023      	str	r3, [r4, #0]
 800c886:	6123      	str	r3, [r4, #16]
 800c888:	2301      	movs	r3, #1
 800c88a:	6163      	str	r3, [r4, #20]
 800c88c:	b002      	add	sp, #8
 800c88e:	bd70      	pop	{r4, r5, r6, pc}
 800c890:	466a      	mov	r2, sp
 800c892:	ab01      	add	r3, sp, #4
 800c894:	f7ff ffc9 	bl	800c82a <__swhatbuf_r>
 800c898:	9900      	ldr	r1, [sp, #0]
 800c89a:	4605      	mov	r5, r0
 800c89c:	4630      	mov	r0, r6
 800c89e:	f7fc f801 	bl	80088a4 <_malloc_r>
 800c8a2:	b948      	cbnz	r0, 800c8b8 <__smakebuf_r+0x44>
 800c8a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8a8:	059a      	lsls	r2, r3, #22
 800c8aa:	d4ef      	bmi.n	800c88c <__smakebuf_r+0x18>
 800c8ac:	f023 0303 	bic.w	r3, r3, #3
 800c8b0:	f043 0302 	orr.w	r3, r3, #2
 800c8b4:	81a3      	strh	r3, [r4, #12]
 800c8b6:	e7e3      	b.n	800c880 <__smakebuf_r+0xc>
 800c8b8:	4b0d      	ldr	r3, [pc, #52]	; (800c8f0 <__smakebuf_r+0x7c>)
 800c8ba:	62b3      	str	r3, [r6, #40]	; 0x28
 800c8bc:	89a3      	ldrh	r3, [r4, #12]
 800c8be:	6020      	str	r0, [r4, #0]
 800c8c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c8c4:	81a3      	strh	r3, [r4, #12]
 800c8c6:	9b00      	ldr	r3, [sp, #0]
 800c8c8:	6120      	str	r0, [r4, #16]
 800c8ca:	6163      	str	r3, [r4, #20]
 800c8cc:	9b01      	ldr	r3, [sp, #4]
 800c8ce:	b15b      	cbz	r3, 800c8e8 <__smakebuf_r+0x74>
 800c8d0:	4630      	mov	r0, r6
 800c8d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8d6:	f000 f86b 	bl	800c9b0 <_isatty_r>
 800c8da:	b128      	cbz	r0, 800c8e8 <__smakebuf_r+0x74>
 800c8dc:	89a3      	ldrh	r3, [r4, #12]
 800c8de:	f023 0303 	bic.w	r3, r3, #3
 800c8e2:	f043 0301 	orr.w	r3, r3, #1
 800c8e6:	81a3      	strh	r3, [r4, #12]
 800c8e8:	89a0      	ldrh	r0, [r4, #12]
 800c8ea:	4305      	orrs	r5, r0
 800c8ec:	81a5      	strh	r5, [r4, #12]
 800c8ee:	e7cd      	b.n	800c88c <__smakebuf_r+0x18>
 800c8f0:	08008595 	.word	0x08008595

0800c8f4 <_malloc_usable_size_r>:
 800c8f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8f8:	1f18      	subs	r0, r3, #4
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	bfbc      	itt	lt
 800c8fe:	580b      	ldrlt	r3, [r1, r0]
 800c900:	18c0      	addlt	r0, r0, r3
 800c902:	4770      	bx	lr

0800c904 <_raise_r>:
 800c904:	291f      	cmp	r1, #31
 800c906:	b538      	push	{r3, r4, r5, lr}
 800c908:	4604      	mov	r4, r0
 800c90a:	460d      	mov	r5, r1
 800c90c:	d904      	bls.n	800c918 <_raise_r+0x14>
 800c90e:	2316      	movs	r3, #22
 800c910:	6003      	str	r3, [r0, #0]
 800c912:	f04f 30ff 	mov.w	r0, #4294967295
 800c916:	bd38      	pop	{r3, r4, r5, pc}
 800c918:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c91a:	b112      	cbz	r2, 800c922 <_raise_r+0x1e>
 800c91c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c920:	b94b      	cbnz	r3, 800c936 <_raise_r+0x32>
 800c922:	4620      	mov	r0, r4
 800c924:	f000 f830 	bl	800c988 <_getpid_r>
 800c928:	462a      	mov	r2, r5
 800c92a:	4601      	mov	r1, r0
 800c92c:	4620      	mov	r0, r4
 800c92e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c932:	f000 b817 	b.w	800c964 <_kill_r>
 800c936:	2b01      	cmp	r3, #1
 800c938:	d00a      	beq.n	800c950 <_raise_r+0x4c>
 800c93a:	1c59      	adds	r1, r3, #1
 800c93c:	d103      	bne.n	800c946 <_raise_r+0x42>
 800c93e:	2316      	movs	r3, #22
 800c940:	6003      	str	r3, [r0, #0]
 800c942:	2001      	movs	r0, #1
 800c944:	e7e7      	b.n	800c916 <_raise_r+0x12>
 800c946:	2400      	movs	r4, #0
 800c948:	4628      	mov	r0, r5
 800c94a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c94e:	4798      	blx	r3
 800c950:	2000      	movs	r0, #0
 800c952:	e7e0      	b.n	800c916 <_raise_r+0x12>

0800c954 <raise>:
 800c954:	4b02      	ldr	r3, [pc, #8]	; (800c960 <raise+0xc>)
 800c956:	4601      	mov	r1, r0
 800c958:	6818      	ldr	r0, [r3, #0]
 800c95a:	f7ff bfd3 	b.w	800c904 <_raise_r>
 800c95e:	bf00      	nop
 800c960:	20000010 	.word	0x20000010

0800c964 <_kill_r>:
 800c964:	b538      	push	{r3, r4, r5, lr}
 800c966:	2300      	movs	r3, #0
 800c968:	4d06      	ldr	r5, [pc, #24]	; (800c984 <_kill_r+0x20>)
 800c96a:	4604      	mov	r4, r0
 800c96c:	4608      	mov	r0, r1
 800c96e:	4611      	mov	r1, r2
 800c970:	602b      	str	r3, [r5, #0]
 800c972:	f7f6 fac8 	bl	8002f06 <_kill>
 800c976:	1c43      	adds	r3, r0, #1
 800c978:	d102      	bne.n	800c980 <_kill_r+0x1c>
 800c97a:	682b      	ldr	r3, [r5, #0]
 800c97c:	b103      	cbz	r3, 800c980 <_kill_r+0x1c>
 800c97e:	6023      	str	r3, [r4, #0]
 800c980:	bd38      	pop	{r3, r4, r5, pc}
 800c982:	bf00      	nop
 800c984:	200008e0 	.word	0x200008e0

0800c988 <_getpid_r>:
 800c988:	f7f6 bab6 	b.w	8002ef8 <_getpid>

0800c98c <_fstat_r>:
 800c98c:	b538      	push	{r3, r4, r5, lr}
 800c98e:	2300      	movs	r3, #0
 800c990:	4d06      	ldr	r5, [pc, #24]	; (800c9ac <_fstat_r+0x20>)
 800c992:	4604      	mov	r4, r0
 800c994:	4608      	mov	r0, r1
 800c996:	4611      	mov	r1, r2
 800c998:	602b      	str	r3, [r5, #0]
 800c99a:	f7f6 fb12 	bl	8002fc2 <_fstat>
 800c99e:	1c43      	adds	r3, r0, #1
 800c9a0:	d102      	bne.n	800c9a8 <_fstat_r+0x1c>
 800c9a2:	682b      	ldr	r3, [r5, #0]
 800c9a4:	b103      	cbz	r3, 800c9a8 <_fstat_r+0x1c>
 800c9a6:	6023      	str	r3, [r4, #0]
 800c9a8:	bd38      	pop	{r3, r4, r5, pc}
 800c9aa:	bf00      	nop
 800c9ac:	200008e0 	.word	0x200008e0

0800c9b0 <_isatty_r>:
 800c9b0:	b538      	push	{r3, r4, r5, lr}
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	4d05      	ldr	r5, [pc, #20]	; (800c9cc <_isatty_r+0x1c>)
 800c9b6:	4604      	mov	r4, r0
 800c9b8:	4608      	mov	r0, r1
 800c9ba:	602b      	str	r3, [r5, #0]
 800c9bc:	f7f6 fb10 	bl	8002fe0 <_isatty>
 800c9c0:	1c43      	adds	r3, r0, #1
 800c9c2:	d102      	bne.n	800c9ca <_isatty_r+0x1a>
 800c9c4:	682b      	ldr	r3, [r5, #0]
 800c9c6:	b103      	cbz	r3, 800c9ca <_isatty_r+0x1a>
 800c9c8:	6023      	str	r3, [r4, #0]
 800c9ca:	bd38      	pop	{r3, r4, r5, pc}
 800c9cc:	200008e0 	.word	0x200008e0

0800c9d0 <pow>:
 800c9d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9d4:	4614      	mov	r4, r2
 800c9d6:	461d      	mov	r5, r3
 800c9d8:	4680      	mov	r8, r0
 800c9da:	4689      	mov	r9, r1
 800c9dc:	f000 f884 	bl	800cae8 <__ieee754_pow>
 800c9e0:	4622      	mov	r2, r4
 800c9e2:	4606      	mov	r6, r0
 800c9e4:	460f      	mov	r7, r1
 800c9e6:	462b      	mov	r3, r5
 800c9e8:	4620      	mov	r0, r4
 800c9ea:	4629      	mov	r1, r5
 800c9ec:	f7f4 f932 	bl	8000c54 <__aeabi_dcmpun>
 800c9f0:	bbc8      	cbnz	r0, 800ca66 <pow+0x96>
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	4640      	mov	r0, r8
 800c9f8:	4649      	mov	r1, r9
 800c9fa:	f7f4 f8f9 	bl	8000bf0 <__aeabi_dcmpeq>
 800c9fe:	b1b8      	cbz	r0, 800ca30 <pow+0x60>
 800ca00:	2200      	movs	r2, #0
 800ca02:	2300      	movs	r3, #0
 800ca04:	4620      	mov	r0, r4
 800ca06:	4629      	mov	r1, r5
 800ca08:	f7f4 f8f2 	bl	8000bf0 <__aeabi_dcmpeq>
 800ca0c:	2800      	cmp	r0, #0
 800ca0e:	d141      	bne.n	800ca94 <pow+0xc4>
 800ca10:	4620      	mov	r0, r4
 800ca12:	4629      	mov	r1, r5
 800ca14:	f000 fe5d 	bl	800d6d2 <finite>
 800ca18:	b328      	cbz	r0, 800ca66 <pow+0x96>
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	4620      	mov	r0, r4
 800ca20:	4629      	mov	r1, r5
 800ca22:	f7f4 f8ef 	bl	8000c04 <__aeabi_dcmplt>
 800ca26:	b1f0      	cbz	r0, 800ca66 <pow+0x96>
 800ca28:	f7fb fd8a 	bl	8008540 <__errno>
 800ca2c:	2322      	movs	r3, #34	; 0x22
 800ca2e:	e019      	b.n	800ca64 <pow+0x94>
 800ca30:	4630      	mov	r0, r6
 800ca32:	4639      	mov	r1, r7
 800ca34:	f000 fe4d 	bl	800d6d2 <finite>
 800ca38:	b9c8      	cbnz	r0, 800ca6e <pow+0x9e>
 800ca3a:	4640      	mov	r0, r8
 800ca3c:	4649      	mov	r1, r9
 800ca3e:	f000 fe48 	bl	800d6d2 <finite>
 800ca42:	b1a0      	cbz	r0, 800ca6e <pow+0x9e>
 800ca44:	4620      	mov	r0, r4
 800ca46:	4629      	mov	r1, r5
 800ca48:	f000 fe43 	bl	800d6d2 <finite>
 800ca4c:	b178      	cbz	r0, 800ca6e <pow+0x9e>
 800ca4e:	4632      	mov	r2, r6
 800ca50:	463b      	mov	r3, r7
 800ca52:	4630      	mov	r0, r6
 800ca54:	4639      	mov	r1, r7
 800ca56:	f7f4 f8fd 	bl	8000c54 <__aeabi_dcmpun>
 800ca5a:	2800      	cmp	r0, #0
 800ca5c:	d0e4      	beq.n	800ca28 <pow+0x58>
 800ca5e:	f7fb fd6f 	bl	8008540 <__errno>
 800ca62:	2321      	movs	r3, #33	; 0x21
 800ca64:	6003      	str	r3, [r0, #0]
 800ca66:	4630      	mov	r0, r6
 800ca68:	4639      	mov	r1, r7
 800ca6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca6e:	2200      	movs	r2, #0
 800ca70:	2300      	movs	r3, #0
 800ca72:	4630      	mov	r0, r6
 800ca74:	4639      	mov	r1, r7
 800ca76:	f7f4 f8bb 	bl	8000bf0 <__aeabi_dcmpeq>
 800ca7a:	2800      	cmp	r0, #0
 800ca7c:	d0f3      	beq.n	800ca66 <pow+0x96>
 800ca7e:	4640      	mov	r0, r8
 800ca80:	4649      	mov	r1, r9
 800ca82:	f000 fe26 	bl	800d6d2 <finite>
 800ca86:	2800      	cmp	r0, #0
 800ca88:	d0ed      	beq.n	800ca66 <pow+0x96>
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	4629      	mov	r1, r5
 800ca8e:	f000 fe20 	bl	800d6d2 <finite>
 800ca92:	e7c8      	b.n	800ca26 <pow+0x56>
 800ca94:	2600      	movs	r6, #0
 800ca96:	4f01      	ldr	r7, [pc, #4]	; (800ca9c <pow+0xcc>)
 800ca98:	e7e5      	b.n	800ca66 <pow+0x96>
 800ca9a:	bf00      	nop
 800ca9c:	3ff00000 	.word	0x3ff00000

0800caa0 <sqrt>:
 800caa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caa2:	4606      	mov	r6, r0
 800caa4:	460f      	mov	r7, r1
 800caa6:	f000 fd35 	bl	800d514 <__ieee754_sqrt>
 800caaa:	4632      	mov	r2, r6
 800caac:	4604      	mov	r4, r0
 800caae:	460d      	mov	r5, r1
 800cab0:	463b      	mov	r3, r7
 800cab2:	4630      	mov	r0, r6
 800cab4:	4639      	mov	r1, r7
 800cab6:	f7f4 f8cd 	bl	8000c54 <__aeabi_dcmpun>
 800caba:	b990      	cbnz	r0, 800cae2 <sqrt+0x42>
 800cabc:	2200      	movs	r2, #0
 800cabe:	2300      	movs	r3, #0
 800cac0:	4630      	mov	r0, r6
 800cac2:	4639      	mov	r1, r7
 800cac4:	f7f4 f89e 	bl	8000c04 <__aeabi_dcmplt>
 800cac8:	b158      	cbz	r0, 800cae2 <sqrt+0x42>
 800caca:	f7fb fd39 	bl	8008540 <__errno>
 800cace:	2321      	movs	r3, #33	; 0x21
 800cad0:	2200      	movs	r2, #0
 800cad2:	6003      	str	r3, [r0, #0]
 800cad4:	2300      	movs	r3, #0
 800cad6:	4610      	mov	r0, r2
 800cad8:	4619      	mov	r1, r3
 800cada:	f7f3 ff4b 	bl	8000974 <__aeabi_ddiv>
 800cade:	4604      	mov	r4, r0
 800cae0:	460d      	mov	r5, r1
 800cae2:	4620      	mov	r0, r4
 800cae4:	4629      	mov	r1, r5
 800cae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cae8 <__ieee754_pow>:
 800cae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caec:	b093      	sub	sp, #76	; 0x4c
 800caee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800caf2:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 800caf6:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800cafa:	4689      	mov	r9, r1
 800cafc:	ea56 0102 	orrs.w	r1, r6, r2
 800cb00:	4680      	mov	r8, r0
 800cb02:	d111      	bne.n	800cb28 <__ieee754_pow+0x40>
 800cb04:	1803      	adds	r3, r0, r0
 800cb06:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800cb0a:	4152      	adcs	r2, r2
 800cb0c:	4299      	cmp	r1, r3
 800cb0e:	4b82      	ldr	r3, [pc, #520]	; (800cd18 <__ieee754_pow+0x230>)
 800cb10:	4193      	sbcs	r3, r2
 800cb12:	f080 84b9 	bcs.w	800d488 <__ieee754_pow+0x9a0>
 800cb16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb1a:	4640      	mov	r0, r8
 800cb1c:	4649      	mov	r1, r9
 800cb1e:	f7f3 fc49 	bl	80003b4 <__adddf3>
 800cb22:	4683      	mov	fp, r0
 800cb24:	468c      	mov	ip, r1
 800cb26:	e06f      	b.n	800cc08 <__ieee754_pow+0x120>
 800cb28:	4b7c      	ldr	r3, [pc, #496]	; (800cd1c <__ieee754_pow+0x234>)
 800cb2a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800cb2e:	429c      	cmp	r4, r3
 800cb30:	464d      	mov	r5, r9
 800cb32:	4682      	mov	sl, r0
 800cb34:	dc06      	bgt.n	800cb44 <__ieee754_pow+0x5c>
 800cb36:	d101      	bne.n	800cb3c <__ieee754_pow+0x54>
 800cb38:	2800      	cmp	r0, #0
 800cb3a:	d1ec      	bne.n	800cb16 <__ieee754_pow+0x2e>
 800cb3c:	429e      	cmp	r6, r3
 800cb3e:	dc01      	bgt.n	800cb44 <__ieee754_pow+0x5c>
 800cb40:	d10f      	bne.n	800cb62 <__ieee754_pow+0x7a>
 800cb42:	b172      	cbz	r2, 800cb62 <__ieee754_pow+0x7a>
 800cb44:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800cb48:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800cb4c:	ea55 050a 	orrs.w	r5, r5, sl
 800cb50:	d1e1      	bne.n	800cb16 <__ieee754_pow+0x2e>
 800cb52:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cb56:	18db      	adds	r3, r3, r3
 800cb58:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800cb5c:	4152      	adcs	r2, r2
 800cb5e:	429d      	cmp	r5, r3
 800cb60:	e7d5      	b.n	800cb0e <__ieee754_pow+0x26>
 800cb62:	2d00      	cmp	r5, #0
 800cb64:	da39      	bge.n	800cbda <__ieee754_pow+0xf2>
 800cb66:	4b6e      	ldr	r3, [pc, #440]	; (800cd20 <__ieee754_pow+0x238>)
 800cb68:	429e      	cmp	r6, r3
 800cb6a:	dc52      	bgt.n	800cc12 <__ieee754_pow+0x12a>
 800cb6c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800cb70:	429e      	cmp	r6, r3
 800cb72:	f340 849c 	ble.w	800d4ae <__ieee754_pow+0x9c6>
 800cb76:	1533      	asrs	r3, r6, #20
 800cb78:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cb7c:	2b14      	cmp	r3, #20
 800cb7e:	dd0f      	ble.n	800cba0 <__ieee754_pow+0xb8>
 800cb80:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800cb84:	fa22 f103 	lsr.w	r1, r2, r3
 800cb88:	fa01 f303 	lsl.w	r3, r1, r3
 800cb8c:	4293      	cmp	r3, r2
 800cb8e:	f040 848e 	bne.w	800d4ae <__ieee754_pow+0x9c6>
 800cb92:	f001 0101 	and.w	r1, r1, #1
 800cb96:	f1c1 0302 	rsb	r3, r1, #2
 800cb9a:	9300      	str	r3, [sp, #0]
 800cb9c:	b182      	cbz	r2, 800cbc0 <__ieee754_pow+0xd8>
 800cb9e:	e05d      	b.n	800cc5c <__ieee754_pow+0x174>
 800cba0:	2a00      	cmp	r2, #0
 800cba2:	d159      	bne.n	800cc58 <__ieee754_pow+0x170>
 800cba4:	f1c3 0314 	rsb	r3, r3, #20
 800cba8:	fa46 f103 	asr.w	r1, r6, r3
 800cbac:	fa01 f303 	lsl.w	r3, r1, r3
 800cbb0:	42b3      	cmp	r3, r6
 800cbb2:	f040 8479 	bne.w	800d4a8 <__ieee754_pow+0x9c0>
 800cbb6:	f001 0101 	and.w	r1, r1, #1
 800cbba:	f1c1 0302 	rsb	r3, r1, #2
 800cbbe:	9300      	str	r3, [sp, #0]
 800cbc0:	4b58      	ldr	r3, [pc, #352]	; (800cd24 <__ieee754_pow+0x23c>)
 800cbc2:	429e      	cmp	r6, r3
 800cbc4:	d132      	bne.n	800cc2c <__ieee754_pow+0x144>
 800cbc6:	2f00      	cmp	r7, #0
 800cbc8:	f280 846a 	bge.w	800d4a0 <__ieee754_pow+0x9b8>
 800cbcc:	4642      	mov	r2, r8
 800cbce:	464b      	mov	r3, r9
 800cbd0:	2000      	movs	r0, #0
 800cbd2:	4954      	ldr	r1, [pc, #336]	; (800cd24 <__ieee754_pow+0x23c>)
 800cbd4:	f7f3 fece 	bl	8000974 <__aeabi_ddiv>
 800cbd8:	e7a3      	b.n	800cb22 <__ieee754_pow+0x3a>
 800cbda:	2300      	movs	r3, #0
 800cbdc:	9300      	str	r3, [sp, #0]
 800cbde:	2a00      	cmp	r2, #0
 800cbe0:	d13c      	bne.n	800cc5c <__ieee754_pow+0x174>
 800cbe2:	4b4e      	ldr	r3, [pc, #312]	; (800cd1c <__ieee754_pow+0x234>)
 800cbe4:	429e      	cmp	r6, r3
 800cbe6:	d1eb      	bne.n	800cbc0 <__ieee754_pow+0xd8>
 800cbe8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800cbec:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800cbf0:	ea53 030a 	orrs.w	r3, r3, sl
 800cbf4:	f000 8448 	beq.w	800d488 <__ieee754_pow+0x9a0>
 800cbf8:	4b4b      	ldr	r3, [pc, #300]	; (800cd28 <__ieee754_pow+0x240>)
 800cbfa:	429c      	cmp	r4, r3
 800cbfc:	dd0b      	ble.n	800cc16 <__ieee754_pow+0x12e>
 800cbfe:	2f00      	cmp	r7, #0
 800cc00:	f2c0 8448 	blt.w	800d494 <__ieee754_pow+0x9ac>
 800cc04:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800cc08:	4658      	mov	r0, fp
 800cc0a:	4661      	mov	r1, ip
 800cc0c:	b013      	add	sp, #76	; 0x4c
 800cc0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc12:	2302      	movs	r3, #2
 800cc14:	e7e2      	b.n	800cbdc <__ieee754_pow+0xf4>
 800cc16:	2f00      	cmp	r7, #0
 800cc18:	f04f 0b00 	mov.w	fp, #0
 800cc1c:	f04f 0c00 	mov.w	ip, #0
 800cc20:	daf2      	bge.n	800cc08 <__ieee754_pow+0x120>
 800cc22:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800cc26:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800cc2a:	e7ed      	b.n	800cc08 <__ieee754_pow+0x120>
 800cc2c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800cc30:	d106      	bne.n	800cc40 <__ieee754_pow+0x158>
 800cc32:	4642      	mov	r2, r8
 800cc34:	464b      	mov	r3, r9
 800cc36:	4640      	mov	r0, r8
 800cc38:	4649      	mov	r1, r9
 800cc3a:	f7f3 fd71 	bl	8000720 <__aeabi_dmul>
 800cc3e:	e770      	b.n	800cb22 <__ieee754_pow+0x3a>
 800cc40:	4b3a      	ldr	r3, [pc, #232]	; (800cd2c <__ieee754_pow+0x244>)
 800cc42:	429f      	cmp	r7, r3
 800cc44:	d10a      	bne.n	800cc5c <__ieee754_pow+0x174>
 800cc46:	2d00      	cmp	r5, #0
 800cc48:	db08      	blt.n	800cc5c <__ieee754_pow+0x174>
 800cc4a:	4640      	mov	r0, r8
 800cc4c:	4649      	mov	r1, r9
 800cc4e:	b013      	add	sp, #76	; 0x4c
 800cc50:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc54:	f000 bc5e 	b.w	800d514 <__ieee754_sqrt>
 800cc58:	2300      	movs	r3, #0
 800cc5a:	9300      	str	r3, [sp, #0]
 800cc5c:	4640      	mov	r0, r8
 800cc5e:	4649      	mov	r1, r9
 800cc60:	f000 fd34 	bl	800d6cc <fabs>
 800cc64:	4683      	mov	fp, r0
 800cc66:	468c      	mov	ip, r1
 800cc68:	f1ba 0f00 	cmp.w	sl, #0
 800cc6c:	d128      	bne.n	800ccc0 <__ieee754_pow+0x1d8>
 800cc6e:	b124      	cbz	r4, 800cc7a <__ieee754_pow+0x192>
 800cc70:	4b2c      	ldr	r3, [pc, #176]	; (800cd24 <__ieee754_pow+0x23c>)
 800cc72:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800cc76:	429a      	cmp	r2, r3
 800cc78:	d122      	bne.n	800ccc0 <__ieee754_pow+0x1d8>
 800cc7a:	2f00      	cmp	r7, #0
 800cc7c:	da07      	bge.n	800cc8e <__ieee754_pow+0x1a6>
 800cc7e:	465a      	mov	r2, fp
 800cc80:	4663      	mov	r3, ip
 800cc82:	2000      	movs	r0, #0
 800cc84:	4927      	ldr	r1, [pc, #156]	; (800cd24 <__ieee754_pow+0x23c>)
 800cc86:	f7f3 fe75 	bl	8000974 <__aeabi_ddiv>
 800cc8a:	4683      	mov	fp, r0
 800cc8c:	468c      	mov	ip, r1
 800cc8e:	2d00      	cmp	r5, #0
 800cc90:	daba      	bge.n	800cc08 <__ieee754_pow+0x120>
 800cc92:	9b00      	ldr	r3, [sp, #0]
 800cc94:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800cc98:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800cc9c:	4323      	orrs	r3, r4
 800cc9e:	d108      	bne.n	800ccb2 <__ieee754_pow+0x1ca>
 800cca0:	465a      	mov	r2, fp
 800cca2:	4663      	mov	r3, ip
 800cca4:	4658      	mov	r0, fp
 800cca6:	4661      	mov	r1, ip
 800cca8:	f7f3 fb82 	bl	80003b0 <__aeabi_dsub>
 800ccac:	4602      	mov	r2, r0
 800ccae:	460b      	mov	r3, r1
 800ccb0:	e790      	b.n	800cbd4 <__ieee754_pow+0xec>
 800ccb2:	9b00      	ldr	r3, [sp, #0]
 800ccb4:	2b01      	cmp	r3, #1
 800ccb6:	d1a7      	bne.n	800cc08 <__ieee754_pow+0x120>
 800ccb8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800ccbc:	469c      	mov	ip, r3
 800ccbe:	e7a3      	b.n	800cc08 <__ieee754_pow+0x120>
 800ccc0:	0feb      	lsrs	r3, r5, #31
 800ccc2:	3b01      	subs	r3, #1
 800ccc4:	930c      	str	r3, [sp, #48]	; 0x30
 800ccc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ccc8:	9b00      	ldr	r3, [sp, #0]
 800ccca:	4313      	orrs	r3, r2
 800cccc:	d104      	bne.n	800ccd8 <__ieee754_pow+0x1f0>
 800ccce:	4642      	mov	r2, r8
 800ccd0:	464b      	mov	r3, r9
 800ccd2:	4640      	mov	r0, r8
 800ccd4:	4649      	mov	r1, r9
 800ccd6:	e7e7      	b.n	800cca8 <__ieee754_pow+0x1c0>
 800ccd8:	4b15      	ldr	r3, [pc, #84]	; (800cd30 <__ieee754_pow+0x248>)
 800ccda:	429e      	cmp	r6, r3
 800ccdc:	f340 80f6 	ble.w	800cecc <__ieee754_pow+0x3e4>
 800cce0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800cce4:	429e      	cmp	r6, r3
 800cce6:	4b10      	ldr	r3, [pc, #64]	; (800cd28 <__ieee754_pow+0x240>)
 800cce8:	dd09      	ble.n	800ccfe <__ieee754_pow+0x216>
 800ccea:	429c      	cmp	r4, r3
 800ccec:	dc0c      	bgt.n	800cd08 <__ieee754_pow+0x220>
 800ccee:	2f00      	cmp	r7, #0
 800ccf0:	da0c      	bge.n	800cd0c <__ieee754_pow+0x224>
 800ccf2:	2000      	movs	r0, #0
 800ccf4:	b013      	add	sp, #76	; 0x4c
 800ccf6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccfa:	f000 bce2 	b.w	800d6c2 <__math_oflow>
 800ccfe:	429c      	cmp	r4, r3
 800cd00:	dbf5      	blt.n	800ccee <__ieee754_pow+0x206>
 800cd02:	4b08      	ldr	r3, [pc, #32]	; (800cd24 <__ieee754_pow+0x23c>)
 800cd04:	429c      	cmp	r4, r3
 800cd06:	dd15      	ble.n	800cd34 <__ieee754_pow+0x24c>
 800cd08:	2f00      	cmp	r7, #0
 800cd0a:	dcf2      	bgt.n	800ccf2 <__ieee754_pow+0x20a>
 800cd0c:	2000      	movs	r0, #0
 800cd0e:	b013      	add	sp, #76	; 0x4c
 800cd10:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd14:	f000 bcd0 	b.w	800d6b8 <__math_uflow>
 800cd18:	fff00000 	.word	0xfff00000
 800cd1c:	7ff00000 	.word	0x7ff00000
 800cd20:	433fffff 	.word	0x433fffff
 800cd24:	3ff00000 	.word	0x3ff00000
 800cd28:	3fefffff 	.word	0x3fefffff
 800cd2c:	3fe00000 	.word	0x3fe00000
 800cd30:	41e00000 	.word	0x41e00000
 800cd34:	4661      	mov	r1, ip
 800cd36:	2200      	movs	r2, #0
 800cd38:	4658      	mov	r0, fp
 800cd3a:	4b5f      	ldr	r3, [pc, #380]	; (800ceb8 <__ieee754_pow+0x3d0>)
 800cd3c:	f7f3 fb38 	bl	80003b0 <__aeabi_dsub>
 800cd40:	a355      	add	r3, pc, #340	; (adr r3, 800ce98 <__ieee754_pow+0x3b0>)
 800cd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd46:	4604      	mov	r4, r0
 800cd48:	460d      	mov	r5, r1
 800cd4a:	f7f3 fce9 	bl	8000720 <__aeabi_dmul>
 800cd4e:	a354      	add	r3, pc, #336	; (adr r3, 800cea0 <__ieee754_pow+0x3b8>)
 800cd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd54:	4606      	mov	r6, r0
 800cd56:	460f      	mov	r7, r1
 800cd58:	4620      	mov	r0, r4
 800cd5a:	4629      	mov	r1, r5
 800cd5c:	f7f3 fce0 	bl	8000720 <__aeabi_dmul>
 800cd60:	2200      	movs	r2, #0
 800cd62:	4682      	mov	sl, r0
 800cd64:	468b      	mov	fp, r1
 800cd66:	4620      	mov	r0, r4
 800cd68:	4629      	mov	r1, r5
 800cd6a:	4b54      	ldr	r3, [pc, #336]	; (800cebc <__ieee754_pow+0x3d4>)
 800cd6c:	f7f3 fcd8 	bl	8000720 <__aeabi_dmul>
 800cd70:	4602      	mov	r2, r0
 800cd72:	460b      	mov	r3, r1
 800cd74:	a14c      	add	r1, pc, #304	; (adr r1, 800cea8 <__ieee754_pow+0x3c0>)
 800cd76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd7a:	f7f3 fb19 	bl	80003b0 <__aeabi_dsub>
 800cd7e:	4622      	mov	r2, r4
 800cd80:	462b      	mov	r3, r5
 800cd82:	f7f3 fccd 	bl	8000720 <__aeabi_dmul>
 800cd86:	4602      	mov	r2, r0
 800cd88:	460b      	mov	r3, r1
 800cd8a:	2000      	movs	r0, #0
 800cd8c:	494c      	ldr	r1, [pc, #304]	; (800cec0 <__ieee754_pow+0x3d8>)
 800cd8e:	f7f3 fb0f 	bl	80003b0 <__aeabi_dsub>
 800cd92:	4622      	mov	r2, r4
 800cd94:	462b      	mov	r3, r5
 800cd96:	4680      	mov	r8, r0
 800cd98:	4689      	mov	r9, r1
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	4629      	mov	r1, r5
 800cd9e:	f7f3 fcbf 	bl	8000720 <__aeabi_dmul>
 800cda2:	4602      	mov	r2, r0
 800cda4:	460b      	mov	r3, r1
 800cda6:	4640      	mov	r0, r8
 800cda8:	4649      	mov	r1, r9
 800cdaa:	f7f3 fcb9 	bl	8000720 <__aeabi_dmul>
 800cdae:	a340      	add	r3, pc, #256	; (adr r3, 800ceb0 <__ieee754_pow+0x3c8>)
 800cdb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb4:	f7f3 fcb4 	bl	8000720 <__aeabi_dmul>
 800cdb8:	4602      	mov	r2, r0
 800cdba:	460b      	mov	r3, r1
 800cdbc:	4650      	mov	r0, sl
 800cdbe:	4659      	mov	r1, fp
 800cdc0:	f7f3 faf6 	bl	80003b0 <__aeabi_dsub>
 800cdc4:	f04f 0a00 	mov.w	sl, #0
 800cdc8:	4602      	mov	r2, r0
 800cdca:	460b      	mov	r3, r1
 800cdcc:	4604      	mov	r4, r0
 800cdce:	460d      	mov	r5, r1
 800cdd0:	4630      	mov	r0, r6
 800cdd2:	4639      	mov	r1, r7
 800cdd4:	f7f3 faee 	bl	80003b4 <__adddf3>
 800cdd8:	4632      	mov	r2, r6
 800cdda:	463b      	mov	r3, r7
 800cddc:	4650      	mov	r0, sl
 800cdde:	468b      	mov	fp, r1
 800cde0:	f7f3 fae6 	bl	80003b0 <__aeabi_dsub>
 800cde4:	4602      	mov	r2, r0
 800cde6:	460b      	mov	r3, r1
 800cde8:	4620      	mov	r0, r4
 800cdea:	4629      	mov	r1, r5
 800cdec:	f7f3 fae0 	bl	80003b0 <__aeabi_dsub>
 800cdf0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cdf4:	9b00      	ldr	r3, [sp, #0]
 800cdf6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cdf8:	3b01      	subs	r3, #1
 800cdfa:	4313      	orrs	r3, r2
 800cdfc:	f04f 0600 	mov.w	r6, #0
 800ce00:	f04f 0200 	mov.w	r2, #0
 800ce04:	bf0c      	ite	eq
 800ce06:	4b2f      	ldreq	r3, [pc, #188]	; (800cec4 <__ieee754_pow+0x3dc>)
 800ce08:	4b2b      	ldrne	r3, [pc, #172]	; (800ceb8 <__ieee754_pow+0x3d0>)
 800ce0a:	4604      	mov	r4, r0
 800ce0c:	460d      	mov	r5, r1
 800ce0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce12:	e9cd 2300 	strd	r2, r3, [sp]
 800ce16:	4632      	mov	r2, r6
 800ce18:	463b      	mov	r3, r7
 800ce1a:	f7f3 fac9 	bl	80003b0 <__aeabi_dsub>
 800ce1e:	4652      	mov	r2, sl
 800ce20:	465b      	mov	r3, fp
 800ce22:	f7f3 fc7d 	bl	8000720 <__aeabi_dmul>
 800ce26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce2a:	4680      	mov	r8, r0
 800ce2c:	4689      	mov	r9, r1
 800ce2e:	4620      	mov	r0, r4
 800ce30:	4629      	mov	r1, r5
 800ce32:	f7f3 fc75 	bl	8000720 <__aeabi_dmul>
 800ce36:	4602      	mov	r2, r0
 800ce38:	460b      	mov	r3, r1
 800ce3a:	4640      	mov	r0, r8
 800ce3c:	4649      	mov	r1, r9
 800ce3e:	f7f3 fab9 	bl	80003b4 <__adddf3>
 800ce42:	4632      	mov	r2, r6
 800ce44:	463b      	mov	r3, r7
 800ce46:	4680      	mov	r8, r0
 800ce48:	4689      	mov	r9, r1
 800ce4a:	4650      	mov	r0, sl
 800ce4c:	4659      	mov	r1, fp
 800ce4e:	f7f3 fc67 	bl	8000720 <__aeabi_dmul>
 800ce52:	4604      	mov	r4, r0
 800ce54:	460d      	mov	r5, r1
 800ce56:	460b      	mov	r3, r1
 800ce58:	4602      	mov	r2, r0
 800ce5a:	4649      	mov	r1, r9
 800ce5c:	4640      	mov	r0, r8
 800ce5e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ce62:	f7f3 faa7 	bl	80003b4 <__adddf3>
 800ce66:	4b18      	ldr	r3, [pc, #96]	; (800cec8 <__ieee754_pow+0x3e0>)
 800ce68:	4682      	mov	sl, r0
 800ce6a:	4299      	cmp	r1, r3
 800ce6c:	460f      	mov	r7, r1
 800ce6e:	460e      	mov	r6, r1
 800ce70:	f340 82e5 	ble.w	800d43e <__ieee754_pow+0x956>
 800ce74:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800ce78:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800ce7c:	4303      	orrs	r3, r0
 800ce7e:	f000 81df 	beq.w	800d240 <__ieee754_pow+0x758>
 800ce82:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce86:	2200      	movs	r2, #0
 800ce88:	2300      	movs	r3, #0
 800ce8a:	f7f3 febb 	bl	8000c04 <__aeabi_dcmplt>
 800ce8e:	3800      	subs	r0, #0
 800ce90:	bf18      	it	ne
 800ce92:	2001      	movne	r0, #1
 800ce94:	e72e      	b.n	800ccf4 <__ieee754_pow+0x20c>
 800ce96:	bf00      	nop
 800ce98:	60000000 	.word	0x60000000
 800ce9c:	3ff71547 	.word	0x3ff71547
 800cea0:	f85ddf44 	.word	0xf85ddf44
 800cea4:	3e54ae0b 	.word	0x3e54ae0b
 800cea8:	55555555 	.word	0x55555555
 800ceac:	3fd55555 	.word	0x3fd55555
 800ceb0:	652b82fe 	.word	0x652b82fe
 800ceb4:	3ff71547 	.word	0x3ff71547
 800ceb8:	3ff00000 	.word	0x3ff00000
 800cebc:	3fd00000 	.word	0x3fd00000
 800cec0:	3fe00000 	.word	0x3fe00000
 800cec4:	bff00000 	.word	0xbff00000
 800cec8:	408fffff 	.word	0x408fffff
 800cecc:	4bd2      	ldr	r3, [pc, #840]	; (800d218 <__ieee754_pow+0x730>)
 800cece:	2200      	movs	r2, #0
 800ced0:	402b      	ands	r3, r5
 800ced2:	b943      	cbnz	r3, 800cee6 <__ieee754_pow+0x3fe>
 800ced4:	4658      	mov	r0, fp
 800ced6:	4661      	mov	r1, ip
 800ced8:	4bd0      	ldr	r3, [pc, #832]	; (800d21c <__ieee754_pow+0x734>)
 800ceda:	f7f3 fc21 	bl	8000720 <__aeabi_dmul>
 800cede:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800cee2:	4683      	mov	fp, r0
 800cee4:	460c      	mov	r4, r1
 800cee6:	1523      	asrs	r3, r4, #20
 800cee8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ceec:	4413      	add	r3, r2
 800ceee:	930b      	str	r3, [sp, #44]	; 0x2c
 800cef0:	4bcb      	ldr	r3, [pc, #812]	; (800d220 <__ieee754_pow+0x738>)
 800cef2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cef6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800cefa:	429c      	cmp	r4, r3
 800cefc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cf00:	dd08      	ble.n	800cf14 <__ieee754_pow+0x42c>
 800cf02:	4bc8      	ldr	r3, [pc, #800]	; (800d224 <__ieee754_pow+0x73c>)
 800cf04:	429c      	cmp	r4, r3
 800cf06:	f340 8199 	ble.w	800d23c <__ieee754_pow+0x754>
 800cf0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf0c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800cf10:	3301      	adds	r3, #1
 800cf12:	930b      	str	r3, [sp, #44]	; 0x2c
 800cf14:	2600      	movs	r6, #0
 800cf16:	00f3      	lsls	r3, r6, #3
 800cf18:	930d      	str	r3, [sp, #52]	; 0x34
 800cf1a:	4bc3      	ldr	r3, [pc, #780]	; (800d228 <__ieee754_pow+0x740>)
 800cf1c:	4658      	mov	r0, fp
 800cf1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cf22:	e9d3 3400 	ldrd	r3, r4, [r3]
 800cf26:	4629      	mov	r1, r5
 800cf28:	461a      	mov	r2, r3
 800cf2a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800cf2e:	4623      	mov	r3, r4
 800cf30:	f7f3 fa3e 	bl	80003b0 <__aeabi_dsub>
 800cf34:	46da      	mov	sl, fp
 800cf36:	462b      	mov	r3, r5
 800cf38:	4652      	mov	r2, sl
 800cf3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800cf3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cf42:	f7f3 fa37 	bl	80003b4 <__adddf3>
 800cf46:	4602      	mov	r2, r0
 800cf48:	460b      	mov	r3, r1
 800cf4a:	2000      	movs	r0, #0
 800cf4c:	49b7      	ldr	r1, [pc, #732]	; (800d22c <__ieee754_pow+0x744>)
 800cf4e:	f7f3 fd11 	bl	8000974 <__aeabi_ddiv>
 800cf52:	4602      	mov	r2, r0
 800cf54:	460b      	mov	r3, r1
 800cf56:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cf5a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cf5e:	f7f3 fbdf 	bl	8000720 <__aeabi_dmul>
 800cf62:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cf66:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800cf6a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cf6e:	2300      	movs	r3, #0
 800cf70:	2200      	movs	r2, #0
 800cf72:	46ab      	mov	fp, r5
 800cf74:	106d      	asrs	r5, r5, #1
 800cf76:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800cf7a:	9304      	str	r3, [sp, #16]
 800cf7c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800cf80:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800cf84:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800cf88:	4640      	mov	r0, r8
 800cf8a:	4649      	mov	r1, r9
 800cf8c:	4614      	mov	r4, r2
 800cf8e:	461d      	mov	r5, r3
 800cf90:	f7f3 fbc6 	bl	8000720 <__aeabi_dmul>
 800cf94:	4602      	mov	r2, r0
 800cf96:	460b      	mov	r3, r1
 800cf98:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cf9c:	f7f3 fa08 	bl	80003b0 <__aeabi_dsub>
 800cfa0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cfa4:	4606      	mov	r6, r0
 800cfa6:	460f      	mov	r7, r1
 800cfa8:	4620      	mov	r0, r4
 800cfaa:	4629      	mov	r1, r5
 800cfac:	f7f3 fa00 	bl	80003b0 <__aeabi_dsub>
 800cfb0:	4602      	mov	r2, r0
 800cfb2:	460b      	mov	r3, r1
 800cfb4:	4650      	mov	r0, sl
 800cfb6:	4659      	mov	r1, fp
 800cfb8:	f7f3 f9fa 	bl	80003b0 <__aeabi_dsub>
 800cfbc:	4642      	mov	r2, r8
 800cfbe:	464b      	mov	r3, r9
 800cfc0:	f7f3 fbae 	bl	8000720 <__aeabi_dmul>
 800cfc4:	4602      	mov	r2, r0
 800cfc6:	460b      	mov	r3, r1
 800cfc8:	4630      	mov	r0, r6
 800cfca:	4639      	mov	r1, r7
 800cfcc:	f7f3 f9f0 	bl	80003b0 <__aeabi_dsub>
 800cfd0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cfd4:	f7f3 fba4 	bl	8000720 <__aeabi_dmul>
 800cfd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cfdc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cfe0:	4610      	mov	r0, r2
 800cfe2:	4619      	mov	r1, r3
 800cfe4:	f7f3 fb9c 	bl	8000720 <__aeabi_dmul>
 800cfe8:	a379      	add	r3, pc, #484	; (adr r3, 800d1d0 <__ieee754_pow+0x6e8>)
 800cfea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfee:	4604      	mov	r4, r0
 800cff0:	460d      	mov	r5, r1
 800cff2:	f7f3 fb95 	bl	8000720 <__aeabi_dmul>
 800cff6:	a378      	add	r3, pc, #480	; (adr r3, 800d1d8 <__ieee754_pow+0x6f0>)
 800cff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffc:	f7f3 f9da 	bl	80003b4 <__adddf3>
 800d000:	4622      	mov	r2, r4
 800d002:	462b      	mov	r3, r5
 800d004:	f7f3 fb8c 	bl	8000720 <__aeabi_dmul>
 800d008:	a375      	add	r3, pc, #468	; (adr r3, 800d1e0 <__ieee754_pow+0x6f8>)
 800d00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d00e:	f7f3 f9d1 	bl	80003b4 <__adddf3>
 800d012:	4622      	mov	r2, r4
 800d014:	462b      	mov	r3, r5
 800d016:	f7f3 fb83 	bl	8000720 <__aeabi_dmul>
 800d01a:	a373      	add	r3, pc, #460	; (adr r3, 800d1e8 <__ieee754_pow+0x700>)
 800d01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d020:	f7f3 f9c8 	bl	80003b4 <__adddf3>
 800d024:	4622      	mov	r2, r4
 800d026:	462b      	mov	r3, r5
 800d028:	f7f3 fb7a 	bl	8000720 <__aeabi_dmul>
 800d02c:	a370      	add	r3, pc, #448	; (adr r3, 800d1f0 <__ieee754_pow+0x708>)
 800d02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d032:	f7f3 f9bf 	bl	80003b4 <__adddf3>
 800d036:	4622      	mov	r2, r4
 800d038:	462b      	mov	r3, r5
 800d03a:	f7f3 fb71 	bl	8000720 <__aeabi_dmul>
 800d03e:	a36e      	add	r3, pc, #440	; (adr r3, 800d1f8 <__ieee754_pow+0x710>)
 800d040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d044:	f7f3 f9b6 	bl	80003b4 <__adddf3>
 800d048:	4622      	mov	r2, r4
 800d04a:	4606      	mov	r6, r0
 800d04c:	460f      	mov	r7, r1
 800d04e:	462b      	mov	r3, r5
 800d050:	4620      	mov	r0, r4
 800d052:	4629      	mov	r1, r5
 800d054:	f7f3 fb64 	bl	8000720 <__aeabi_dmul>
 800d058:	4602      	mov	r2, r0
 800d05a:	460b      	mov	r3, r1
 800d05c:	4630      	mov	r0, r6
 800d05e:	4639      	mov	r1, r7
 800d060:	f7f3 fb5e 	bl	8000720 <__aeabi_dmul>
 800d064:	4604      	mov	r4, r0
 800d066:	460d      	mov	r5, r1
 800d068:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d06c:	4642      	mov	r2, r8
 800d06e:	464b      	mov	r3, r9
 800d070:	f7f3 f9a0 	bl	80003b4 <__adddf3>
 800d074:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d078:	f7f3 fb52 	bl	8000720 <__aeabi_dmul>
 800d07c:	4622      	mov	r2, r4
 800d07e:	462b      	mov	r3, r5
 800d080:	f7f3 f998 	bl	80003b4 <__adddf3>
 800d084:	4642      	mov	r2, r8
 800d086:	4606      	mov	r6, r0
 800d088:	460f      	mov	r7, r1
 800d08a:	464b      	mov	r3, r9
 800d08c:	4640      	mov	r0, r8
 800d08e:	4649      	mov	r1, r9
 800d090:	f7f3 fb46 	bl	8000720 <__aeabi_dmul>
 800d094:	2200      	movs	r2, #0
 800d096:	4b66      	ldr	r3, [pc, #408]	; (800d230 <__ieee754_pow+0x748>)
 800d098:	4682      	mov	sl, r0
 800d09a:	468b      	mov	fp, r1
 800d09c:	f7f3 f98a 	bl	80003b4 <__adddf3>
 800d0a0:	4632      	mov	r2, r6
 800d0a2:	463b      	mov	r3, r7
 800d0a4:	f7f3 f986 	bl	80003b4 <__adddf3>
 800d0a8:	2400      	movs	r4, #0
 800d0aa:	460d      	mov	r5, r1
 800d0ac:	4622      	mov	r2, r4
 800d0ae:	460b      	mov	r3, r1
 800d0b0:	4640      	mov	r0, r8
 800d0b2:	4649      	mov	r1, r9
 800d0b4:	f7f3 fb34 	bl	8000720 <__aeabi_dmul>
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	4680      	mov	r8, r0
 800d0bc:	4689      	mov	r9, r1
 800d0be:	4620      	mov	r0, r4
 800d0c0:	4629      	mov	r1, r5
 800d0c2:	4b5b      	ldr	r3, [pc, #364]	; (800d230 <__ieee754_pow+0x748>)
 800d0c4:	f7f3 f974 	bl	80003b0 <__aeabi_dsub>
 800d0c8:	4652      	mov	r2, sl
 800d0ca:	465b      	mov	r3, fp
 800d0cc:	f7f3 f970 	bl	80003b0 <__aeabi_dsub>
 800d0d0:	4602      	mov	r2, r0
 800d0d2:	460b      	mov	r3, r1
 800d0d4:	4630      	mov	r0, r6
 800d0d6:	4639      	mov	r1, r7
 800d0d8:	f7f3 f96a 	bl	80003b0 <__aeabi_dsub>
 800d0dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d0e0:	f7f3 fb1e 	bl	8000720 <__aeabi_dmul>
 800d0e4:	4622      	mov	r2, r4
 800d0e6:	4606      	mov	r6, r0
 800d0e8:	460f      	mov	r7, r1
 800d0ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d0ee:	462b      	mov	r3, r5
 800d0f0:	f7f3 fb16 	bl	8000720 <__aeabi_dmul>
 800d0f4:	4602      	mov	r2, r0
 800d0f6:	460b      	mov	r3, r1
 800d0f8:	4630      	mov	r0, r6
 800d0fa:	4639      	mov	r1, r7
 800d0fc:	f7f3 f95a 	bl	80003b4 <__adddf3>
 800d100:	2400      	movs	r4, #0
 800d102:	4606      	mov	r6, r0
 800d104:	460f      	mov	r7, r1
 800d106:	4602      	mov	r2, r0
 800d108:	460b      	mov	r3, r1
 800d10a:	4640      	mov	r0, r8
 800d10c:	4649      	mov	r1, r9
 800d10e:	f7f3 f951 	bl	80003b4 <__adddf3>
 800d112:	a33b      	add	r3, pc, #236	; (adr r3, 800d200 <__ieee754_pow+0x718>)
 800d114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d118:	4620      	mov	r0, r4
 800d11a:	460d      	mov	r5, r1
 800d11c:	f7f3 fb00 	bl	8000720 <__aeabi_dmul>
 800d120:	4642      	mov	r2, r8
 800d122:	464b      	mov	r3, r9
 800d124:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d128:	4620      	mov	r0, r4
 800d12a:	4629      	mov	r1, r5
 800d12c:	f7f3 f940 	bl	80003b0 <__aeabi_dsub>
 800d130:	4602      	mov	r2, r0
 800d132:	460b      	mov	r3, r1
 800d134:	4630      	mov	r0, r6
 800d136:	4639      	mov	r1, r7
 800d138:	f7f3 f93a 	bl	80003b0 <__aeabi_dsub>
 800d13c:	a332      	add	r3, pc, #200	; (adr r3, 800d208 <__ieee754_pow+0x720>)
 800d13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d142:	f7f3 faed 	bl	8000720 <__aeabi_dmul>
 800d146:	a332      	add	r3, pc, #200	; (adr r3, 800d210 <__ieee754_pow+0x728>)
 800d148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d14c:	4606      	mov	r6, r0
 800d14e:	460f      	mov	r7, r1
 800d150:	4620      	mov	r0, r4
 800d152:	4629      	mov	r1, r5
 800d154:	f7f3 fae4 	bl	8000720 <__aeabi_dmul>
 800d158:	4602      	mov	r2, r0
 800d15a:	460b      	mov	r3, r1
 800d15c:	4630      	mov	r0, r6
 800d15e:	4639      	mov	r1, r7
 800d160:	f7f3 f928 	bl	80003b4 <__adddf3>
 800d164:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d166:	4b33      	ldr	r3, [pc, #204]	; (800d234 <__ieee754_pow+0x74c>)
 800d168:	f04f 0a00 	mov.w	sl, #0
 800d16c:	4413      	add	r3, r2
 800d16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d172:	f7f3 f91f 	bl	80003b4 <__adddf3>
 800d176:	4680      	mov	r8, r0
 800d178:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d17a:	4689      	mov	r9, r1
 800d17c:	f7f3 fa66 	bl	800064c <__aeabi_i2d>
 800d180:	4604      	mov	r4, r0
 800d182:	460d      	mov	r5, r1
 800d184:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d186:	4b2c      	ldr	r3, [pc, #176]	; (800d238 <__ieee754_pow+0x750>)
 800d188:	4413      	add	r3, r2
 800d18a:	e9d3 6700 	ldrd	r6, r7, [r3]
 800d18e:	4642      	mov	r2, r8
 800d190:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d194:	464b      	mov	r3, r9
 800d196:	f7f3 f90d 	bl	80003b4 <__adddf3>
 800d19a:	4632      	mov	r2, r6
 800d19c:	463b      	mov	r3, r7
 800d19e:	f7f3 f909 	bl	80003b4 <__adddf3>
 800d1a2:	4622      	mov	r2, r4
 800d1a4:	462b      	mov	r3, r5
 800d1a6:	f7f3 f905 	bl	80003b4 <__adddf3>
 800d1aa:	4622      	mov	r2, r4
 800d1ac:	462b      	mov	r3, r5
 800d1ae:	4650      	mov	r0, sl
 800d1b0:	468b      	mov	fp, r1
 800d1b2:	f7f3 f8fd 	bl	80003b0 <__aeabi_dsub>
 800d1b6:	4632      	mov	r2, r6
 800d1b8:	463b      	mov	r3, r7
 800d1ba:	f7f3 f8f9 	bl	80003b0 <__aeabi_dsub>
 800d1be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d1c2:	f7f3 f8f5 	bl	80003b0 <__aeabi_dsub>
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	460b      	mov	r3, r1
 800d1ca:	4640      	mov	r0, r8
 800d1cc:	4649      	mov	r1, r9
 800d1ce:	e60d      	b.n	800cdec <__ieee754_pow+0x304>
 800d1d0:	4a454eef 	.word	0x4a454eef
 800d1d4:	3fca7e28 	.word	0x3fca7e28
 800d1d8:	93c9db65 	.word	0x93c9db65
 800d1dc:	3fcd864a 	.word	0x3fcd864a
 800d1e0:	a91d4101 	.word	0xa91d4101
 800d1e4:	3fd17460 	.word	0x3fd17460
 800d1e8:	518f264d 	.word	0x518f264d
 800d1ec:	3fd55555 	.word	0x3fd55555
 800d1f0:	db6fabff 	.word	0xdb6fabff
 800d1f4:	3fdb6db6 	.word	0x3fdb6db6
 800d1f8:	33333303 	.word	0x33333303
 800d1fc:	3fe33333 	.word	0x3fe33333
 800d200:	e0000000 	.word	0xe0000000
 800d204:	3feec709 	.word	0x3feec709
 800d208:	dc3a03fd 	.word	0xdc3a03fd
 800d20c:	3feec709 	.word	0x3feec709
 800d210:	145b01f5 	.word	0x145b01f5
 800d214:	be3e2fe0 	.word	0xbe3e2fe0
 800d218:	7ff00000 	.word	0x7ff00000
 800d21c:	43400000 	.word	0x43400000
 800d220:	0003988e 	.word	0x0003988e
 800d224:	000bb679 	.word	0x000bb679
 800d228:	0800de70 	.word	0x0800de70
 800d22c:	3ff00000 	.word	0x3ff00000
 800d230:	40080000 	.word	0x40080000
 800d234:	0800de90 	.word	0x0800de90
 800d238:	0800de80 	.word	0x0800de80
 800d23c:	2601      	movs	r6, #1
 800d23e:	e66a      	b.n	800cf16 <__ieee754_pow+0x42e>
 800d240:	a39d      	add	r3, pc, #628	; (adr r3, 800d4b8 <__ieee754_pow+0x9d0>)
 800d242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d246:	4640      	mov	r0, r8
 800d248:	4649      	mov	r1, r9
 800d24a:	f7f3 f8b3 	bl	80003b4 <__adddf3>
 800d24e:	4622      	mov	r2, r4
 800d250:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d254:	462b      	mov	r3, r5
 800d256:	4650      	mov	r0, sl
 800d258:	4639      	mov	r1, r7
 800d25a:	f7f3 f8a9 	bl	80003b0 <__aeabi_dsub>
 800d25e:	4602      	mov	r2, r0
 800d260:	460b      	mov	r3, r1
 800d262:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d266:	f7f3 fceb 	bl	8000c40 <__aeabi_dcmpgt>
 800d26a:	2800      	cmp	r0, #0
 800d26c:	f47f ae09 	bne.w	800ce82 <__ieee754_pow+0x39a>
 800d270:	4aa3      	ldr	r2, [pc, #652]	; (800d500 <__ieee754_pow+0xa18>)
 800d272:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800d276:	4293      	cmp	r3, r2
 800d278:	f340 8101 	ble.w	800d47e <__ieee754_pow+0x996>
 800d27c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800d280:	2000      	movs	r0, #0
 800d282:	151b      	asrs	r3, r3, #20
 800d284:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800d288:	fa4a f303 	asr.w	r3, sl, r3
 800d28c:	4433      	add	r3, r6
 800d28e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d292:	4f9c      	ldr	r7, [pc, #624]	; (800d504 <__ieee754_pow+0xa1c>)
 800d294:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d298:	4117      	asrs	r7, r2
 800d29a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800d29e:	ea23 0107 	bic.w	r1, r3, r7
 800d2a2:	f1c2 0214 	rsb	r2, r2, #20
 800d2a6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d2aa:	460b      	mov	r3, r1
 800d2ac:	fa4a fa02 	asr.w	sl, sl, r2
 800d2b0:	2e00      	cmp	r6, #0
 800d2b2:	4602      	mov	r2, r0
 800d2b4:	4629      	mov	r1, r5
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	bfb8      	it	lt
 800d2ba:	f1ca 0a00 	rsblt	sl, sl, #0
 800d2be:	f7f3 f877 	bl	80003b0 <__aeabi_dsub>
 800d2c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d2ca:	2400      	movs	r4, #0
 800d2cc:	4642      	mov	r2, r8
 800d2ce:	464b      	mov	r3, r9
 800d2d0:	f7f3 f870 	bl	80003b4 <__adddf3>
 800d2d4:	a37a      	add	r3, pc, #488	; (adr r3, 800d4c0 <__ieee754_pow+0x9d8>)
 800d2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2da:	4620      	mov	r0, r4
 800d2dc:	460d      	mov	r5, r1
 800d2de:	f7f3 fa1f 	bl	8000720 <__aeabi_dmul>
 800d2e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d2e6:	4606      	mov	r6, r0
 800d2e8:	460f      	mov	r7, r1
 800d2ea:	4620      	mov	r0, r4
 800d2ec:	4629      	mov	r1, r5
 800d2ee:	f7f3 f85f 	bl	80003b0 <__aeabi_dsub>
 800d2f2:	4602      	mov	r2, r0
 800d2f4:	460b      	mov	r3, r1
 800d2f6:	4640      	mov	r0, r8
 800d2f8:	4649      	mov	r1, r9
 800d2fa:	f7f3 f859 	bl	80003b0 <__aeabi_dsub>
 800d2fe:	a372      	add	r3, pc, #456	; (adr r3, 800d4c8 <__ieee754_pow+0x9e0>)
 800d300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d304:	f7f3 fa0c 	bl	8000720 <__aeabi_dmul>
 800d308:	a371      	add	r3, pc, #452	; (adr r3, 800d4d0 <__ieee754_pow+0x9e8>)
 800d30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d30e:	4680      	mov	r8, r0
 800d310:	4689      	mov	r9, r1
 800d312:	4620      	mov	r0, r4
 800d314:	4629      	mov	r1, r5
 800d316:	f7f3 fa03 	bl	8000720 <__aeabi_dmul>
 800d31a:	4602      	mov	r2, r0
 800d31c:	460b      	mov	r3, r1
 800d31e:	4640      	mov	r0, r8
 800d320:	4649      	mov	r1, r9
 800d322:	f7f3 f847 	bl	80003b4 <__adddf3>
 800d326:	4604      	mov	r4, r0
 800d328:	460d      	mov	r5, r1
 800d32a:	4602      	mov	r2, r0
 800d32c:	460b      	mov	r3, r1
 800d32e:	4630      	mov	r0, r6
 800d330:	4639      	mov	r1, r7
 800d332:	f7f3 f83f 	bl	80003b4 <__adddf3>
 800d336:	4632      	mov	r2, r6
 800d338:	463b      	mov	r3, r7
 800d33a:	4680      	mov	r8, r0
 800d33c:	4689      	mov	r9, r1
 800d33e:	f7f3 f837 	bl	80003b0 <__aeabi_dsub>
 800d342:	4602      	mov	r2, r0
 800d344:	460b      	mov	r3, r1
 800d346:	4620      	mov	r0, r4
 800d348:	4629      	mov	r1, r5
 800d34a:	f7f3 f831 	bl	80003b0 <__aeabi_dsub>
 800d34e:	4642      	mov	r2, r8
 800d350:	4606      	mov	r6, r0
 800d352:	460f      	mov	r7, r1
 800d354:	464b      	mov	r3, r9
 800d356:	4640      	mov	r0, r8
 800d358:	4649      	mov	r1, r9
 800d35a:	f7f3 f9e1 	bl	8000720 <__aeabi_dmul>
 800d35e:	a35e      	add	r3, pc, #376	; (adr r3, 800d4d8 <__ieee754_pow+0x9f0>)
 800d360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d364:	4604      	mov	r4, r0
 800d366:	460d      	mov	r5, r1
 800d368:	f7f3 f9da 	bl	8000720 <__aeabi_dmul>
 800d36c:	a35c      	add	r3, pc, #368	; (adr r3, 800d4e0 <__ieee754_pow+0x9f8>)
 800d36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d372:	f7f3 f81d 	bl	80003b0 <__aeabi_dsub>
 800d376:	4622      	mov	r2, r4
 800d378:	462b      	mov	r3, r5
 800d37a:	f7f3 f9d1 	bl	8000720 <__aeabi_dmul>
 800d37e:	a35a      	add	r3, pc, #360	; (adr r3, 800d4e8 <__ieee754_pow+0xa00>)
 800d380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d384:	f7f3 f816 	bl	80003b4 <__adddf3>
 800d388:	4622      	mov	r2, r4
 800d38a:	462b      	mov	r3, r5
 800d38c:	f7f3 f9c8 	bl	8000720 <__aeabi_dmul>
 800d390:	a357      	add	r3, pc, #348	; (adr r3, 800d4f0 <__ieee754_pow+0xa08>)
 800d392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d396:	f7f3 f80b 	bl	80003b0 <__aeabi_dsub>
 800d39a:	4622      	mov	r2, r4
 800d39c:	462b      	mov	r3, r5
 800d39e:	f7f3 f9bf 	bl	8000720 <__aeabi_dmul>
 800d3a2:	a355      	add	r3, pc, #340	; (adr r3, 800d4f8 <__ieee754_pow+0xa10>)
 800d3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a8:	f7f3 f804 	bl	80003b4 <__adddf3>
 800d3ac:	4622      	mov	r2, r4
 800d3ae:	462b      	mov	r3, r5
 800d3b0:	f7f3 f9b6 	bl	8000720 <__aeabi_dmul>
 800d3b4:	4602      	mov	r2, r0
 800d3b6:	460b      	mov	r3, r1
 800d3b8:	4640      	mov	r0, r8
 800d3ba:	4649      	mov	r1, r9
 800d3bc:	f7f2 fff8 	bl	80003b0 <__aeabi_dsub>
 800d3c0:	4604      	mov	r4, r0
 800d3c2:	460d      	mov	r5, r1
 800d3c4:	4602      	mov	r2, r0
 800d3c6:	460b      	mov	r3, r1
 800d3c8:	4640      	mov	r0, r8
 800d3ca:	4649      	mov	r1, r9
 800d3cc:	f7f3 f9a8 	bl	8000720 <__aeabi_dmul>
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d3d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d3da:	4620      	mov	r0, r4
 800d3dc:	4629      	mov	r1, r5
 800d3de:	f7f2 ffe7 	bl	80003b0 <__aeabi_dsub>
 800d3e2:	4602      	mov	r2, r0
 800d3e4:	460b      	mov	r3, r1
 800d3e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3ea:	f7f3 fac3 	bl	8000974 <__aeabi_ddiv>
 800d3ee:	4632      	mov	r2, r6
 800d3f0:	4604      	mov	r4, r0
 800d3f2:	460d      	mov	r5, r1
 800d3f4:	463b      	mov	r3, r7
 800d3f6:	4640      	mov	r0, r8
 800d3f8:	4649      	mov	r1, r9
 800d3fa:	f7f3 f991 	bl	8000720 <__aeabi_dmul>
 800d3fe:	4632      	mov	r2, r6
 800d400:	463b      	mov	r3, r7
 800d402:	f7f2 ffd7 	bl	80003b4 <__adddf3>
 800d406:	4602      	mov	r2, r0
 800d408:	460b      	mov	r3, r1
 800d40a:	4620      	mov	r0, r4
 800d40c:	4629      	mov	r1, r5
 800d40e:	f7f2 ffcf 	bl	80003b0 <__aeabi_dsub>
 800d412:	4642      	mov	r2, r8
 800d414:	464b      	mov	r3, r9
 800d416:	f7f2 ffcb 	bl	80003b0 <__aeabi_dsub>
 800d41a:	4602      	mov	r2, r0
 800d41c:	460b      	mov	r3, r1
 800d41e:	2000      	movs	r0, #0
 800d420:	4939      	ldr	r1, [pc, #228]	; (800d508 <__ieee754_pow+0xa20>)
 800d422:	f7f2 ffc5 	bl	80003b0 <__aeabi_dsub>
 800d426:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800d42a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800d42e:	da29      	bge.n	800d484 <__ieee754_pow+0x99c>
 800d430:	4652      	mov	r2, sl
 800d432:	f000 f955 	bl	800d6e0 <scalbn>
 800d436:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d43a:	f7ff bbfe 	b.w	800cc3a <__ieee754_pow+0x152>
 800d43e:	4b33      	ldr	r3, [pc, #204]	; (800d50c <__ieee754_pow+0xa24>)
 800d440:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800d444:	429f      	cmp	r7, r3
 800d446:	f77f af13 	ble.w	800d270 <__ieee754_pow+0x788>
 800d44a:	4b31      	ldr	r3, [pc, #196]	; (800d510 <__ieee754_pow+0xa28>)
 800d44c:	440b      	add	r3, r1
 800d44e:	4303      	orrs	r3, r0
 800d450:	d009      	beq.n	800d466 <__ieee754_pow+0x97e>
 800d452:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d456:	2200      	movs	r2, #0
 800d458:	2300      	movs	r3, #0
 800d45a:	f7f3 fbd3 	bl	8000c04 <__aeabi_dcmplt>
 800d45e:	3800      	subs	r0, #0
 800d460:	bf18      	it	ne
 800d462:	2001      	movne	r0, #1
 800d464:	e453      	b.n	800cd0e <__ieee754_pow+0x226>
 800d466:	4622      	mov	r2, r4
 800d468:	462b      	mov	r3, r5
 800d46a:	f7f2 ffa1 	bl	80003b0 <__aeabi_dsub>
 800d46e:	4642      	mov	r2, r8
 800d470:	464b      	mov	r3, r9
 800d472:	f7f3 fbdb 	bl	8000c2c <__aeabi_dcmpge>
 800d476:	2800      	cmp	r0, #0
 800d478:	f43f aefa 	beq.w	800d270 <__ieee754_pow+0x788>
 800d47c:	e7e9      	b.n	800d452 <__ieee754_pow+0x96a>
 800d47e:	f04f 0a00 	mov.w	sl, #0
 800d482:	e720      	b.n	800d2c6 <__ieee754_pow+0x7de>
 800d484:	4621      	mov	r1, r4
 800d486:	e7d6      	b.n	800d436 <__ieee754_pow+0x94e>
 800d488:	f04f 0b00 	mov.w	fp, #0
 800d48c:	f8df c078 	ldr.w	ip, [pc, #120]	; 800d508 <__ieee754_pow+0xa20>
 800d490:	f7ff bbba 	b.w	800cc08 <__ieee754_pow+0x120>
 800d494:	f04f 0b00 	mov.w	fp, #0
 800d498:	f04f 0c00 	mov.w	ip, #0
 800d49c:	f7ff bbb4 	b.w	800cc08 <__ieee754_pow+0x120>
 800d4a0:	4640      	mov	r0, r8
 800d4a2:	4649      	mov	r1, r9
 800d4a4:	f7ff bb3d 	b.w	800cb22 <__ieee754_pow+0x3a>
 800d4a8:	9200      	str	r2, [sp, #0]
 800d4aa:	f7ff bb89 	b.w	800cbc0 <__ieee754_pow+0xd8>
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	f7ff bb73 	b.w	800cb9a <__ieee754_pow+0xb2>
 800d4b4:	f3af 8000 	nop.w
 800d4b8:	652b82fe 	.word	0x652b82fe
 800d4bc:	3c971547 	.word	0x3c971547
 800d4c0:	00000000 	.word	0x00000000
 800d4c4:	3fe62e43 	.word	0x3fe62e43
 800d4c8:	fefa39ef 	.word	0xfefa39ef
 800d4cc:	3fe62e42 	.word	0x3fe62e42
 800d4d0:	0ca86c39 	.word	0x0ca86c39
 800d4d4:	be205c61 	.word	0xbe205c61
 800d4d8:	72bea4d0 	.word	0x72bea4d0
 800d4dc:	3e663769 	.word	0x3e663769
 800d4e0:	c5d26bf1 	.word	0xc5d26bf1
 800d4e4:	3ebbbd41 	.word	0x3ebbbd41
 800d4e8:	af25de2c 	.word	0xaf25de2c
 800d4ec:	3f11566a 	.word	0x3f11566a
 800d4f0:	16bebd93 	.word	0x16bebd93
 800d4f4:	3f66c16c 	.word	0x3f66c16c
 800d4f8:	5555553e 	.word	0x5555553e
 800d4fc:	3fc55555 	.word	0x3fc55555
 800d500:	3fe00000 	.word	0x3fe00000
 800d504:	000fffff 	.word	0x000fffff
 800d508:	3ff00000 	.word	0x3ff00000
 800d50c:	4090cbff 	.word	0x4090cbff
 800d510:	3f6f3400 	.word	0x3f6f3400

0800d514 <__ieee754_sqrt>:
 800d514:	f8df c158 	ldr.w	ip, [pc, #344]	; 800d670 <__ieee754_sqrt+0x15c>
 800d518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d51c:	ea3c 0c01 	bics.w	ip, ip, r1
 800d520:	4606      	mov	r6, r0
 800d522:	460d      	mov	r5, r1
 800d524:	460c      	mov	r4, r1
 800d526:	460a      	mov	r2, r1
 800d528:	4607      	mov	r7, r0
 800d52a:	4603      	mov	r3, r0
 800d52c:	d10f      	bne.n	800d54e <__ieee754_sqrt+0x3a>
 800d52e:	4602      	mov	r2, r0
 800d530:	460b      	mov	r3, r1
 800d532:	f7f3 f8f5 	bl	8000720 <__aeabi_dmul>
 800d536:	4602      	mov	r2, r0
 800d538:	460b      	mov	r3, r1
 800d53a:	4630      	mov	r0, r6
 800d53c:	4629      	mov	r1, r5
 800d53e:	f7f2 ff39 	bl	80003b4 <__adddf3>
 800d542:	4606      	mov	r6, r0
 800d544:	460d      	mov	r5, r1
 800d546:	4630      	mov	r0, r6
 800d548:	4629      	mov	r1, r5
 800d54a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d54e:	2900      	cmp	r1, #0
 800d550:	dc0e      	bgt.n	800d570 <__ieee754_sqrt+0x5c>
 800d552:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800d556:	ea5c 0707 	orrs.w	r7, ip, r7
 800d55a:	d0f4      	beq.n	800d546 <__ieee754_sqrt+0x32>
 800d55c:	b141      	cbz	r1, 800d570 <__ieee754_sqrt+0x5c>
 800d55e:	4602      	mov	r2, r0
 800d560:	460b      	mov	r3, r1
 800d562:	f7f2 ff25 	bl	80003b0 <__aeabi_dsub>
 800d566:	4602      	mov	r2, r0
 800d568:	460b      	mov	r3, r1
 800d56a:	f7f3 fa03 	bl	8000974 <__aeabi_ddiv>
 800d56e:	e7e8      	b.n	800d542 <__ieee754_sqrt+0x2e>
 800d570:	1521      	asrs	r1, r4, #20
 800d572:	d075      	beq.n	800d660 <__ieee754_sqrt+0x14c>
 800d574:	07cc      	lsls	r4, r1, #31
 800d576:	f04f 0400 	mov.w	r4, #0
 800d57a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d57e:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 800d582:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d586:	bf5e      	ittt	pl
 800d588:	0fd9      	lsrpl	r1, r3, #31
 800d58a:	005b      	lslpl	r3, r3, #1
 800d58c:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 800d590:	0fd9      	lsrs	r1, r3, #31
 800d592:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800d596:	2516      	movs	r5, #22
 800d598:	4620      	mov	r0, r4
 800d59a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d59e:	107f      	asrs	r7, r7, #1
 800d5a0:	005b      	lsls	r3, r3, #1
 800d5a2:	1846      	adds	r6, r0, r1
 800d5a4:	4296      	cmp	r6, r2
 800d5a6:	bfde      	ittt	le
 800d5a8:	1b92      	suble	r2, r2, r6
 800d5aa:	1870      	addle	r0, r6, r1
 800d5ac:	1864      	addle	r4, r4, r1
 800d5ae:	0052      	lsls	r2, r2, #1
 800d5b0:	3d01      	subs	r5, #1
 800d5b2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800d5b6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800d5ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d5be:	d1f0      	bne.n	800d5a2 <__ieee754_sqrt+0x8e>
 800d5c0:	4629      	mov	r1, r5
 800d5c2:	f04f 0e20 	mov.w	lr, #32
 800d5c6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d5ca:	4282      	cmp	r2, r0
 800d5cc:	eb06 0c05 	add.w	ip, r6, r5
 800d5d0:	dc02      	bgt.n	800d5d8 <__ieee754_sqrt+0xc4>
 800d5d2:	d113      	bne.n	800d5fc <__ieee754_sqrt+0xe8>
 800d5d4:	459c      	cmp	ip, r3
 800d5d6:	d811      	bhi.n	800d5fc <__ieee754_sqrt+0xe8>
 800d5d8:	f1bc 0f00 	cmp.w	ip, #0
 800d5dc:	eb0c 0506 	add.w	r5, ip, r6
 800d5e0:	da43      	bge.n	800d66a <__ieee754_sqrt+0x156>
 800d5e2:	2d00      	cmp	r5, #0
 800d5e4:	db41      	blt.n	800d66a <__ieee754_sqrt+0x156>
 800d5e6:	f100 0801 	add.w	r8, r0, #1
 800d5ea:	1a12      	subs	r2, r2, r0
 800d5ec:	4640      	mov	r0, r8
 800d5ee:	459c      	cmp	ip, r3
 800d5f0:	bf88      	it	hi
 800d5f2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800d5f6:	eba3 030c 	sub.w	r3, r3, ip
 800d5fa:	4431      	add	r1, r6
 800d5fc:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800d600:	f1be 0e01 	subs.w	lr, lr, #1
 800d604:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 800d608:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d60c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d610:	d1db      	bne.n	800d5ca <__ieee754_sqrt+0xb6>
 800d612:	4313      	orrs	r3, r2
 800d614:	d006      	beq.n	800d624 <__ieee754_sqrt+0x110>
 800d616:	1c48      	adds	r0, r1, #1
 800d618:	bf0b      	itete	eq
 800d61a:	4671      	moveq	r1, lr
 800d61c:	3101      	addne	r1, #1
 800d61e:	3401      	addeq	r4, #1
 800d620:	f021 0101 	bicne.w	r1, r1, #1
 800d624:	1063      	asrs	r3, r4, #1
 800d626:	0849      	lsrs	r1, r1, #1
 800d628:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d62c:	07e2      	lsls	r2, r4, #31
 800d62e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d632:	bf48      	it	mi
 800d634:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800d638:	460e      	mov	r6, r1
 800d63a:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800d63e:	e782      	b.n	800d546 <__ieee754_sqrt+0x32>
 800d640:	0ada      	lsrs	r2, r3, #11
 800d642:	3815      	subs	r0, #21
 800d644:	055b      	lsls	r3, r3, #21
 800d646:	2a00      	cmp	r2, #0
 800d648:	d0fa      	beq.n	800d640 <__ieee754_sqrt+0x12c>
 800d64a:	02d5      	lsls	r5, r2, #11
 800d64c:	d50a      	bpl.n	800d664 <__ieee754_sqrt+0x150>
 800d64e:	f1c1 0420 	rsb	r4, r1, #32
 800d652:	fa23 f404 	lsr.w	r4, r3, r4
 800d656:	1e4d      	subs	r5, r1, #1
 800d658:	408b      	lsls	r3, r1
 800d65a:	4322      	orrs	r2, r4
 800d65c:	1b41      	subs	r1, r0, r5
 800d65e:	e789      	b.n	800d574 <__ieee754_sqrt+0x60>
 800d660:	4608      	mov	r0, r1
 800d662:	e7f0      	b.n	800d646 <__ieee754_sqrt+0x132>
 800d664:	0052      	lsls	r2, r2, #1
 800d666:	3101      	adds	r1, #1
 800d668:	e7ef      	b.n	800d64a <__ieee754_sqrt+0x136>
 800d66a:	4680      	mov	r8, r0
 800d66c:	e7bd      	b.n	800d5ea <__ieee754_sqrt+0xd6>
 800d66e:	bf00      	nop
 800d670:	7ff00000 	.word	0x7ff00000

0800d674 <with_errno>:
 800d674:	b570      	push	{r4, r5, r6, lr}
 800d676:	4604      	mov	r4, r0
 800d678:	460d      	mov	r5, r1
 800d67a:	4616      	mov	r6, r2
 800d67c:	f7fa ff60 	bl	8008540 <__errno>
 800d680:	4629      	mov	r1, r5
 800d682:	6006      	str	r6, [r0, #0]
 800d684:	4620      	mov	r0, r4
 800d686:	bd70      	pop	{r4, r5, r6, pc}

0800d688 <xflow>:
 800d688:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d68a:	4615      	mov	r5, r2
 800d68c:	461c      	mov	r4, r3
 800d68e:	b180      	cbz	r0, 800d6b2 <xflow+0x2a>
 800d690:	4610      	mov	r0, r2
 800d692:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d696:	e9cd 0100 	strd	r0, r1, [sp]
 800d69a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d69e:	4628      	mov	r0, r5
 800d6a0:	4621      	mov	r1, r4
 800d6a2:	f7f3 f83d 	bl	8000720 <__aeabi_dmul>
 800d6a6:	2222      	movs	r2, #34	; 0x22
 800d6a8:	b003      	add	sp, #12
 800d6aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d6ae:	f7ff bfe1 	b.w	800d674 <with_errno>
 800d6b2:	4610      	mov	r0, r2
 800d6b4:	4619      	mov	r1, r3
 800d6b6:	e7ee      	b.n	800d696 <xflow+0xe>

0800d6b8 <__math_uflow>:
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d6be:	f7ff bfe3 	b.w	800d688 <xflow>

0800d6c2 <__math_oflow>:
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d6c8:	f7ff bfde 	b.w	800d688 <xflow>

0800d6cc <fabs>:
 800d6cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800d6d0:	4770      	bx	lr

0800d6d2 <finite>:
 800d6d2:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800d6d6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d6da:	0fc0      	lsrs	r0, r0, #31
 800d6dc:	4770      	bx	lr
	...

0800d6e0 <scalbn>:
 800d6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6e2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800d6e6:	4604      	mov	r4, r0
 800d6e8:	460d      	mov	r5, r1
 800d6ea:	4617      	mov	r7, r2
 800d6ec:	460b      	mov	r3, r1
 800d6ee:	b996      	cbnz	r6, 800d716 <scalbn+0x36>
 800d6f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d6f4:	4303      	orrs	r3, r0
 800d6f6:	d039      	beq.n	800d76c <scalbn+0x8c>
 800d6f8:	4b33      	ldr	r3, [pc, #204]	; (800d7c8 <scalbn+0xe8>)
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	f7f3 f810 	bl	8000720 <__aeabi_dmul>
 800d700:	4b32      	ldr	r3, [pc, #200]	; (800d7cc <scalbn+0xec>)
 800d702:	4604      	mov	r4, r0
 800d704:	429f      	cmp	r7, r3
 800d706:	460d      	mov	r5, r1
 800d708:	da0f      	bge.n	800d72a <scalbn+0x4a>
 800d70a:	a32b      	add	r3, pc, #172	; (adr r3, 800d7b8 <scalbn+0xd8>)
 800d70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d710:	f7f3 f806 	bl	8000720 <__aeabi_dmul>
 800d714:	e006      	b.n	800d724 <scalbn+0x44>
 800d716:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d71a:	4296      	cmp	r6, r2
 800d71c:	d10a      	bne.n	800d734 <scalbn+0x54>
 800d71e:	4602      	mov	r2, r0
 800d720:	f7f2 fe48 	bl	80003b4 <__adddf3>
 800d724:	4604      	mov	r4, r0
 800d726:	460d      	mov	r5, r1
 800d728:	e020      	b.n	800d76c <scalbn+0x8c>
 800d72a:	460b      	mov	r3, r1
 800d72c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d730:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800d734:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800d738:	19b9      	adds	r1, r7, r6
 800d73a:	4291      	cmp	r1, r2
 800d73c:	dd0e      	ble.n	800d75c <scalbn+0x7c>
 800d73e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800d742:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800d746:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800d74a:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800d74e:	4820      	ldr	r0, [pc, #128]	; (800d7d0 <scalbn+0xf0>)
 800d750:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800d754:	a31a      	add	r3, pc, #104	; (adr r3, 800d7c0 <scalbn+0xe0>)
 800d756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d75a:	e7d9      	b.n	800d710 <scalbn+0x30>
 800d75c:	2900      	cmp	r1, #0
 800d75e:	dd08      	ble.n	800d772 <scalbn+0x92>
 800d760:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d764:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d768:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800d76c:	4620      	mov	r0, r4
 800d76e:	4629      	mov	r1, r5
 800d770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d772:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800d776:	da12      	bge.n	800d79e <scalbn+0xbe>
 800d778:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d77c:	429f      	cmp	r7, r3
 800d77e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800d782:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 800d786:	dcdc      	bgt.n	800d742 <scalbn+0x62>
 800d788:	a30b      	add	r3, pc, #44	; (adr r3, 800d7b8 <scalbn+0xd8>)
 800d78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d78e:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800d792:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800d796:	480f      	ldr	r0, [pc, #60]	; (800d7d4 <scalbn+0xf4>)
 800d798:	f041 011f 	orr.w	r1, r1, #31
 800d79c:	e7b8      	b.n	800d710 <scalbn+0x30>
 800d79e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d7a2:	3136      	adds	r1, #54	; 0x36
 800d7a4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d7a8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800d7ac:	4620      	mov	r0, r4
 800d7ae:	4629      	mov	r1, r5
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	4b09      	ldr	r3, [pc, #36]	; (800d7d8 <scalbn+0xf8>)
 800d7b4:	e7ac      	b.n	800d710 <scalbn+0x30>
 800d7b6:	bf00      	nop
 800d7b8:	c2f8f359 	.word	0xc2f8f359
 800d7bc:	01a56e1f 	.word	0x01a56e1f
 800d7c0:	8800759c 	.word	0x8800759c
 800d7c4:	7e37e43c 	.word	0x7e37e43c
 800d7c8:	43500000 	.word	0x43500000
 800d7cc:	ffff3cb0 	.word	0xffff3cb0
 800d7d0:	8800759c 	.word	0x8800759c
 800d7d4:	c2f8f359 	.word	0xc2f8f359
 800d7d8:	3c900000 	.word	0x3c900000

0800d7dc <_init>:
 800d7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7de:	bf00      	nop
 800d7e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7e2:	bc08      	pop	{r3}
 800d7e4:	469e      	mov	lr, r3
 800d7e6:	4770      	bx	lr

0800d7e8 <_fini>:
 800d7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7ea:	bf00      	nop
 800d7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7ee:	bc08      	pop	{r3}
 800d7f0:	469e      	mov	lr, r3
 800d7f2:	4770      	bx	lr
