INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/addr_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addr_generator'
