*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version S-2021.09_Full64 -- Sat Jul  5 13:03:44 2025

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file './test.sv'
Parsing design file './top.sv'
Parsing design file './systolic.sv'
Top Level Modules:
       testfixture
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...

2 modules and 0 UDP read.
recompiling module testfixture
recompiling module systolic
Both modules done.
make: Warning: File `filelist.cu' has modification time 197 s in the future
make[1]: Warning: File `filelist.cu' has modification time 197 s in the future
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
make[1]: Warning: File `filelist.cu' has modification time 197 s in the future
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/cad/synopsys/vcs/cur/linux64/lib -L/usr/cad/synopsys/vcs/cur/linux64/lib  -Wl,-rpath-link=./ -Wl,--no-as-needed   objs/amcQw_d.o   _2751640_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09_Full64; Runtime version S-2021.09_Full64;  Jul  5 13:03 2025
*Verdi* Loading libsscore_vcs202109.so
FSDB Dumper for VCS, Release Verdi_S-2021.09, Linux x86_64/64bit, 08/29/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
 Cycle Period = 3.700000 ns
----------------------------------------------
-             inst = 4                      -
-             START COMPUTE                  -
-             CHECK ANSWER                   -
----------------------------------------------
-              Test 1 PASS!                  -
----------------------------------------------
----------------------------------------------
-             inst = 16                      -
-             START COMPUTE                  -
-             CHECK ANSWER                   -
----------------------------------------------
-              Test 2 PASS!                  -
----------------------------------------------
----------------------------------------------
-             inst = 8                      -
-             START COMPUTE                  -
-             CHECK ANSWER                   -
----------------------------------------------
-              Test 3 PASS!                  -
----------------------------------------------
-----------------------------------------------------------------
it takes         363 cycles to finish (without loading and comparing answer)
-----------------------------------------------------------------
------------------------------------------------
-              All tests PASS!                -
------------------------------------------------
$finish called from file "./test.sv", line 235.
$finish at simulation time               776815
           V C S   S i m u l a t i o n   R e p o r t 
Time: 7768150 ps
CPU Time:      0.390 seconds;       Data structure size:   0.1Mb
Sat Jul  5 13:03:48 2025
CPU time: .368 seconds to compile + .214 seconds to elab + .136 seconds to link + .411 seconds in simulation
