Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Tue Sep  6 12:18:07 2022
| Host              : gammelke running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file _build/vivado/Bittide.Instances.ScatterUnit.scatterUnitWb/reports/post_synth_timing_summary.rpt
| Design            : scatterUnitWb
| Device            : xcku035-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.273        0.000                      0                  864       -0.123      -15.730                    394                  864        1.520        0.000                       0                   365  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.273        0.000                      0                  864       -0.123      -15.730                    394                  864        1.520        0.000                       0                   365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
Hold  :          394  Failing Endpoints,  Worst Slack       -0.123ns,  Total Violation      -15.730ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 scatterUnitWb_0_result_6/calendar_result_0/ds3_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scatterUnitWb_0_result_6/calendar_result_0/result_5_RAM_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.523ns (26.711%)  route 1.435ns (73.289%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns = ( 8.433 - 5.000 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.089     0.644    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.644 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.315    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.398 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, unplaced)       2.584     3.982    scatterUnitWb_0_result_6/calendar_result_0/clk_IBUF_BUFG
                         FDRE                                         r  scatterUnitWb_0_result_6/calendar_result_0/ds3_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     4.097 r  scatterUnitWb_0_result_6/calendar_result_0/ds3_1_reg[22]/Q
                         net (fo=9, unplaced)         0.355     4.452    scatterUnitWb_0_result_6/calendar_result_0/p_0_in0_in[3]
                         LUT6 (Prop_LUT6_I0_O)        0.190     4.642 r  scatterUnitWb_0_result_6/calendar_result_0/ds3_1[28]_i_8/O
                         net (fo=1, unplaced)         0.249     4.891    scatterUnitWb_0_result_6/calendar_result_0/ds3_1[28]_i_8_n_1
                         LUT3 (Prop_LUT3_I2_O)        0.040     4.931 r  scatterUnitWb_0_result_6/calendar_result_0/ds3_1[28]_i_5/O
                         net (fo=2, unplaced)         0.249     5.180    scatterUnitWb_0_result_6/calendar_result_0/lastCycle10__16
                         LUT6 (Prop_LUT6_I3_O)        0.040     5.220 r  scatterUnitWb_0_result_6/calendar_result_0/ds3_1[28]_i_1/O
                         net (fo=9, unplaced)         0.247     5.467    scatterUnitWb_0_result_6/calendar_result_0/selectedBuffer1
                         LUT5 (Prop_LUT5_I0_O)        0.138     5.605 r  scatterUnitWb_0_result_6/calendar_result_0/result_5_RAM_reg_bram_0_i_10/O
                         net (fo=2, unplaced)         0.335     5.940    scatterUnitWb_0_result_6/calendar_result_0/result_5_RAM_reg_bram_0_i_10_n_1
                         RAMB18E2                                     r  scatterUnitWb_0_result_6/calendar_result_0/result_5_RAM_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.284     5.284 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.050     5.334    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.334 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585     5.919    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     5.994 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, unplaced)       2.439     8.433    scatterUnitWb_0_result_6/calendar_result_0/clk_IBUF_BUFG
                         RAMB18E2                                     r  scatterUnitWb_0_result_6/calendar_result_0/result_5_RAM_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.404     8.837    
                         clock uncertainty           -0.035     8.802    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_WEBWE[0])
                                                     -0.589     8.213    scatterUnitWb_0_result_6/calendar_result_0/result_5_RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.213    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  2.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.123ns  (arrival time - required time)
  Source:                 shiftReg_reg[107]_srl32___shiftReg_reg_r_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shiftReg_reg[110]_srl3___shiftReg_reg_r_33/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    3.433ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.284     0.284 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.050     0.334    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.334 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585     0.919    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     0.994 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, unplaced)       2.439     3.433    clk_IBUF_BUFG
                         SRLC32E                                      r  shiftReg_reg[107]_srl32___shiftReg_reg_r_30/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.266     3.699 r  shiftReg_reg[107]_srl32___shiftReg_reg_r_30/Q31
                         net (fo=1, unplaced)         0.000     3.699    shiftReg_reg[107]_srl32___shiftReg_reg_r_30_n_2
                         SRLC32E                                      r  shiftReg_reg[110]_srl3___shiftReg_reg_r_33/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.089     0.644    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.644 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.315    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.398 r  clk_IBUF_BUFG_inst/O
                         net (fo=364, unplaced)       2.584     3.982    clk_IBUF_BUFG
                         SRLC32E                                      r  shiftReg_reg[110]_srl3___shiftReg_reg_r_33/CLK
                         clock pessimism             -0.404     3.578    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.244     3.822    shiftReg_reg[110]_srl3___shiftReg_reg_r_33
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.699    
  -------------------------------------------------------------------
                         slack                                 -0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039                scatterUnitWb_0_result_6/result_2_RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520                scatterUnitWb_0_result_6/result_2_RAM_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520                scatterUnitWb_0_result_6/result_2_RAM_reg/CLKARDCLK



