$date
	Fri Oct 03 10:36:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rc_down_counter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 &
1%
0$
1#
0"
b1111 !
$end
#5
1"
1$
#10
0"
0$
0#
0%
#15
b1110 &
b1110 !
1"
1$
#20
0"
0$
#25
b1101 &
b1101 !
1"
1$
#30
0"
0$
#35
b1100 &
b1100 !
1"
1$
#40
0"
0$
#45
b1011 &
b1011 !
1"
1$
#50
0"
0$
#55
b1010 &
b1010 !
1"
1$
#60
0"
0$
#65
b1001 &
b1001 !
1"
1$
#70
0"
0$
#75
b1000 &
b1000 !
1"
1$
#80
0"
0$
#85
b111 &
b111 !
1"
1$
#90
0"
0$
#95
b110 &
b110 !
1"
1$
#100
0"
0$
#105
b101 &
b101 !
1"
1$
#110
0"
0$
#115
b100 &
b100 !
1"
1$
#120
0"
0$
#125
b11 &
b11 !
1"
1$
#130
0"
0$
#135
b10 &
b10 !
1"
1$
#140
0"
0$
#145
b1 &
b1 !
1"
1$
#150
0"
0$
#155
b0 &
b0 !
1"
1$
#160
0"
0$
#165
b1111 &
b1111 !
1"
1$
#170
0"
0$
#175
b1110 &
b1110 !
1"
1$
#180
0"
0$
#185
b1101 &
b1101 !
1"
1$
#190
0"
0$
#195
b1100 &
b1100 !
1"
1$
#200
0"
0$
#205
b1011 &
b1011 !
1"
1$
#210
0"
0$
