****************************************
Report : qor
Design : full_chip_dct_8_2d
Version: R-2020.09-SP6
Date   : Mon Dec  2 19:05:19 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)


Scenario           'default'
Timing Path Group  'inputs'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              0.48
Critical Path Slack:               0.68
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'output'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.10
Critical Path Slack:               1.03
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     32
Critical Path Length:              0.97
Critical Path Slack:               0.18
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             19
Hierarchical Port Count:          12408
Leaf Cell Count:                  31065
Buf/Inv Cell Count:                6760
Buf Cell Count:                    1184
Inv Cell Count:                    5576
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         24901
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             6164
   Integrated Clock-Gating Cell Count:                     2
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       6162
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             9322.59
Noncombinational Area:          8307.98
Buf/Inv Area:                   1131.10
Total Buffer Area:               254.17
Total Inverter Area:             876.93
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                  135202.44
Net YLength:                  130956.84
----------------------------------------
Cell Area (netlist):                          17630.58
Cell Area (netlist and physical only):        17630.58
Net Length:                   266159.28


Design Rules
----------------------------------------
Total Number of Nets:             34304
Nets with Violations:                 4
Max Trans Violations:                 4
Max Cap Violations:                   0
----------------------------------------

1
