// Seed: 2018256675
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3,
    output uwire id_4,
    output wire id_5,
    input uwire id_6,
    input wor id_7,
    input supply1 id_8,
    output wand id_9#(
        .id_12(1),
        .id_13(1),
        .id_14(1)
    ),
    input supply1 id_10
);
  supply0 id_15 = ({-1, (-1 - 1), id_13}) !=? 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd31
) (
    input supply1 id_0,
    input supply1 _id_1,
    output wor id_2
);
  wire [id_1  !==  -1 'b0 : id_1] id_4;
  struct packed {logic id_5;} id_6;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0
  );
  assign id_6.id_5 = id_4;
endmodule
