   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_usbh.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB108:
  26              	 .file 1 "C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
   9:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  35:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  41:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  46:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  57:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  60:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  64:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  79:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  81:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  82:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  87:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  92:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
  97:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 102:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 106:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 111:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 117:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 121:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** */
 124:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 172:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 184:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 196:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 214:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
 216:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 218:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 220:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 225:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 241:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 246:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 251:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 257:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** */
 265:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 278:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 281:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** */
 297:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 298:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 305:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 310:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 324:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 328:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 331:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 337:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 349:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 367:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 384:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 397:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 406:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 409:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 412:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 413:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 418:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 438:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 440:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 441:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 448:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 453:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 468:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 482:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 487:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 539:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 551:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 554:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 568:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 616:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 640:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 662:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 691:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 693:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 706:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 715:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 719:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 722:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 725:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 733:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 746:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 752:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 759:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 762:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 773:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 783:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 798:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 832:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 836:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 840:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 843:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 846:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1136:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1190:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
1204:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1217:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1221:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1224:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1227:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1231:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1241:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1248:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1251:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1255:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1267:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1270:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1273:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1276:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1279:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1282:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1285:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
1299:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1307:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1311:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1314:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1317:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1346:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1349:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1401:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
1406:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1416:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1419:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1422:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1425:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1453:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1456:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1469:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1506:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** */
1512:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1514:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** */
1520:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1522:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1524:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1532:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1551:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1556:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1561:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1564:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1565:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** */
1576:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1577:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
1598:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1601:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
1608:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1609:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1610:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
1617:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
1619:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1620:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1621:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1627 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1628:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  44              	 .loc 1 1628 0
  45 000a 0849     	 ldr r1,.L2
  46 000c 97F90730 	 ldrsb r3,[r7,#7]
  47 0010 5B09     	 lsrs r3,r3,#5
  48 0012 FA79     	 ldrb r2,[r7,#7]
  49 0014 02F01F02 	 and r2,r2,#31
  50 0018 0120     	 movs r0,#1
  51 001a 00FA02F2 	 lsl r2,r0,r2
  52 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1629:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
  53              	 .loc 1 1629 0
  54 0022 0C37     	 adds r7,r7,#12
  55              	.LCFI3:
  56              	 .cfi_def_cfa_offset 4
  57 0024 BD46     	 mov sp,r7
  58              	.LCFI4:
  59              	 .cfi_def_cfa_register 13
  60              	 
  61 0026 5DF8047B 	 ldr r7,[sp],#4
  62              	.LCFI5:
  63              	 .cfi_restore 7
  64              	 .cfi_def_cfa_offset 0
  65 002a 7047     	 bx lr
  66              	.L3:
  67              	 .align 2
  68              	.L2:
  69 002c 00E100E0 	 .word -536813312
  70              	 .cfi_endproc
  71              	.LFE108:
  73              	 .section .text.NVIC_DisableIRQ,"ax",%progbits
  74              	 .align 2
  75              	 .thumb
  76              	 .thumb_func
  78              	NVIC_DisableIRQ:
  79              	.LFB109:
1630:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1631:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1633:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable External Interrupt
1634:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1637:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
  80              	 .loc 1 1638 0
  81              	 .cfi_startproc
  82              	 
  83              	 
  84              	 
  85 0000 80B4     	 push {r7}
  86              	.LCFI6:
  87              	 .cfi_def_cfa_offset 4
  88              	 .cfi_offset 7,-4
  89 0002 83B0     	 sub sp,sp,#12
  90              	.LCFI7:
  91              	 .cfi_def_cfa_offset 16
  92 0004 00AF     	 add r7,sp,#0
  93              	.LCFI8:
  94              	 .cfi_def_cfa_register 7
  95 0006 0346     	 mov r3,r0
  96 0008 FB71     	 strb r3,[r7,#7]
1639:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  97              	 .loc 1 1639 0
  98 000a 0949     	 ldr r1,.L5
  99 000c 97F90730 	 ldrsb r3,[r7,#7]
 100 0010 5B09     	 lsrs r3,r3,#5
 101 0012 FA79     	 ldrb r2,[r7,#7]
 102 0014 02F01F02 	 and r2,r2,#31
 103 0018 0120     	 movs r0,#1
 104 001a 00FA02F2 	 lsl r2,r0,r2
 105 001e 2033     	 adds r3,r3,#32
 106 0020 41F82320 	 str r2,[r1,r3,lsl#2]
1640:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
 107              	 .loc 1 1640 0
 108 0024 0C37     	 adds r7,r7,#12
 109              	.LCFI9:
 110              	 .cfi_def_cfa_offset 4
 111 0026 BD46     	 mov sp,r7
 112              	.LCFI10:
 113              	 .cfi_def_cfa_register 13
 114              	 
 115 0028 5DF8047B 	 ldr r7,[sp],#4
 116              	.LCFI11:
 117              	 .cfi_restore 7
 118              	 .cfi_def_cfa_offset 0
 119 002c 7047     	 bx lr
 120              	.L6:
 121 002e 00BF     	 .align 2
 122              	.L5:
 123 0030 00E100E0 	 .word -536813312
 124              	 .cfi_endproc
 125              	.LFE109:
 127              	 .section .text.NVIC_ClearPendingIRQ,"ax",%progbits
 128              	 .align 2
 129              	 .thumb
 130              	 .thumb_func
 132              	NVIC_ClearPendingIRQ:
 133              	.LFB112:
1641:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1642:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1643:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1644:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1645:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1649:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1650:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
1652:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
1654:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1655:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1656:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1657:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1658:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1661:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
1663:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
1665:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1666:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1667:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1669:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 134              	 .loc 1 1673 0
 135              	 .cfi_startproc
 136              	 
 137              	 
 138              	 
 139 0000 80B4     	 push {r7}
 140              	.LCFI12:
 141              	 .cfi_def_cfa_offset 4
 142              	 .cfi_offset 7,-4
 143 0002 83B0     	 sub sp,sp,#12
 144              	.LCFI13:
 145              	 .cfi_def_cfa_offset 16
 146 0004 00AF     	 add r7,sp,#0
 147              	.LCFI14:
 148              	 .cfi_def_cfa_register 7
 149 0006 0346     	 mov r3,r0
 150 0008 FB71     	 strb r3,[r7,#7]
1674:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 151              	 .loc 1 1674 0
 152 000a 0949     	 ldr r1,.L8
 153 000c 97F90730 	 ldrsb r3,[r7,#7]
 154 0010 5B09     	 lsrs r3,r3,#5
 155 0012 FA79     	 ldrb r2,[r7,#7]
 156 0014 02F01F02 	 and r2,r2,#31
 157 0018 0120     	 movs r0,#1
 158 001a 00FA02F2 	 lsl r2,r0,r2
 159 001e 6033     	 adds r3,r3,#96
 160 0020 41F82320 	 str r2,[r1,r3,lsl#2]
1675:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
 161              	 .loc 1 1675 0
 162 0024 0C37     	 adds r7,r7,#12
 163              	.LCFI15:
 164              	 .cfi_def_cfa_offset 4
 165 0026 BD46     	 mov sp,r7
 166              	.LCFI16:
 167              	 .cfi_def_cfa_register 13
 168              	 
 169 0028 5DF8047B 	 ldr r7,[sp],#4
 170              	.LCFI17:
 171              	 .cfi_restore 7
 172              	 .cfi_def_cfa_offset 0
 173 002c 7047     	 bx lr
 174              	.L9:
 175 002e 00BF     	 .align 2
 176              	.L8:
 177 0030 00E100E0 	 .word -536813312
 178              	 .cfi_endproc
 179              	.LFE112:
 181              	 .section .text.NVIC_SetPriority,"ax",%progbits
 182              	 .align 2
 183              	 .thumb
 184              	 .thumb_func
 186              	NVIC_SetPriority:
 187              	.LFB114:
1676:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1677:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1680:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1683:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1684:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1685:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
1687:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
1689:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1690:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** 
1691:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** /**
1692:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1693:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of an interrupt.
1694:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1697:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****  */
1698:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** {
 188              	 .loc 1 1699 0
 189              	 .cfi_startproc
 190              	 
 191              	 
 192              	 
 193 0000 80B4     	 push {r7}
 194              	.LCFI18:
 195              	 .cfi_def_cfa_offset 4
 196              	 .cfi_offset 7,-4
 197 0002 83B0     	 sub sp,sp,#12
 198              	.LCFI19:
 199              	 .cfi_def_cfa_offset 16
 200 0004 00AF     	 add r7,sp,#0
 201              	.LCFI20:
 202              	 .cfi_def_cfa_register 7
 203 0006 0346     	 mov r3,r0
 204 0008 3960     	 str r1,[r7]
 205 000a FB71     	 strb r3,[r7,#7]
1700:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
 206              	 .loc 1 1700 0
 207 000c 97F90730 	 ldrsb r3,[r7,#7]
 208 0010 002B     	 cmp r3,#0
 209 0012 0BDA     	 bge .L11
1701:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   {
1702:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 210              	 .loc 1 1702 0
 211 0014 0D49     	 ldr r1,.L13
 212 0016 FB79     	 ldrb r3,[r7,#7]
 213 0018 03F00F03 	 and r3,r3,#15
 214 001c 043B     	 subs r3,r3,#4
 215 001e 3A68     	 ldr r2,[r7]
 216 0020 D2B2     	 uxtb r2,r2
 217 0022 9200     	 lsls r2,r2,#2
 218 0024 D2B2     	 uxtb r2,r2
 219 0026 0B44     	 add r3,r3,r1
 220 0028 1A76     	 strb r2,[r3,#24]
 221 002a 09E0     	 b .L10
 222              	.L11:
1703:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   }
1704:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   else
1705:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   {
1706:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 223              	 .loc 1 1706 0
 224 002c 0849     	 ldr r1,.L13+4
 225 002e 97F90730 	 ldrsb r3,[r7,#7]
 226 0032 3A68     	 ldr r2,[r7]
 227 0034 D2B2     	 uxtb r2,r2
 228 0036 9200     	 lsls r2,r2,#2
 229 0038 D2B2     	 uxtb r2,r2
 230 003a 0B44     	 add r3,r3,r1
 231 003c 83F80023 	 strb r2,[r3,#768]
 232              	.L10:
1707:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h ****   }
1708:C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Include\core_cm4.h **** }
 233              	 .loc 1 1708 0
 234 0040 0C37     	 adds r7,r7,#12
 235              	.LCFI21:
 236              	 .cfi_def_cfa_offset 4
 237 0042 BD46     	 mov sp,r7
 238              	.LCFI22:
 239              	 .cfi_def_cfa_register 13
 240              	 
 241 0044 5DF8047B 	 ldr r7,[sp],#4
 242              	.LCFI23:
 243              	 .cfi_restore 7
 244              	 .cfi_def_cfa_offset 0
 245 0048 7047     	 bx lr
 246              	.L14:
 247 004a 00BF     	 .align 2
 248              	.L13:
 249 004c 00ED00E0 	 .word -536810240
 250 0050 00E100E0 	 .word -536813312
 251              	 .cfi_endproc
 252              	.LFE114:
 254              	 .section .rodata.xmc_usbh_driver_version,"a",%progbits
 255              	 .align 2
 258              	xmc_usbh_driver_version:
 259 0000 0102     	 .short 513
 260 0002 0801     	 .short 264
 261              	 .global VBUS_port
 262              	 .section .data.VBUS_port,"aw",%progbits
 263              	 .align 2
 266              	VBUS_port:
 267 0000 00830248 	 .word 1208124160
 268              	 .global VBUS_pin
 269              	 .section .data.VBUS_pin,"aw",%progbits
 270              	 .align 2
 273              	VBUS_pin:
 274 0000 02000000 	 .word 2
 275              	 .comm is_nack,14,4
 276              	 .section .rodata.xmc_usbh_driver_capabilities,"a",%progbits
 277              	 .align 2
 280              	xmc_usbh_driver_capabilities:
 281 0000 01       	 .byte 1
 282 0001 00       	 .byte 0
 283 0002 03       	 .byte 3
 284 0003 00       	 .space 1
 285              	 .section .data.XMC_USBH0_device,"aw",%progbits
 286              	 .align 2
 289              	XMC_USBH0_device:
 290 0000 00000450 	 .word 1342439424
 291 0004 00050450 	 .word 1342440704
 292 0008 00000000 	 .word 0
 293 000c 00000000 	 .word 0
 294 0010 00       	 .byte 0
 295 0011 00       	 .byte 0
 296 0012 00       	 .byte 0
 297 0013 00       	 .space 1
 298              	 .comm pipe,448,4
 299              	 .section .bss.XMC_USBH0_dfifo_ptr,"aw",%nobits
 300              	 .align 2
 303              	XMC_USBH0_dfifo_ptr:
 304 0000 00000000 	 .space 56
 304      00000000 
 304      00000000 
 304      00000000 
 304      00000000 
 305              	 .section .text.XMC_lClockGating,"ax",%progbits
 306              	 .align 2
 307              	 .thumb
 308              	 .thumb_func
 310              	XMC_lClockGating:
 311              	.LFB175:
 312              	 .file 2 "../Libraries/XMCLib/src/xmc_usbh.c"
   1:../Libraries/XMCLib/src/xmc_usbh.c **** /**
   2:../Libraries/XMCLib/src/xmc_usbh.c ****  * @file xmc_usbh.c
   3:../Libraries/XMCLib/src/xmc_usbh.c ****  * @date 2016-06-30
   4:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   5:../Libraries/XMCLib/src/xmc_usbh.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc_usbh.c ****  **********************************************************************************
   7:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMClib v2.1.8 - XMC Peripheral Driver Library
   8:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   9:../Libraries/XMCLib/src/xmc_usbh.c ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc_usbh.c ****  * All rights reserved.                        
  11:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                             
  12:../Libraries/XMCLib/src/xmc_usbh.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../Libraries/XMCLib/src/xmc_usbh.c ****  * following conditions are met:   
  14:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                                                              
  15:../Libraries/XMCLib/src/xmc_usbh.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../Libraries/XMCLib/src/xmc_usbh.c ****  * disclaimer.                        
  17:../Libraries/XMCLib/src/xmc_usbh.c ****  * 
  18:../Libraries/XMCLib/src/xmc_usbh.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../Libraries/XMCLib/src/xmc_usbh.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:../Libraries/XMCLib/src/xmc_usbh.c ****  * 
  21:../Libraries/XMCLib/src/xmc_usbh.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../Libraries/XMCLib/src/xmc_usbh.c ****  * products derived from this software without specific prior written permission.                  
  23:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                                                              
  24:../Libraries/XMCLib/src/xmc_usbh.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../Libraries/XMCLib/src/xmc_usbh.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../Libraries/XMCLib/src/xmc_usbh.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../Libraries/XMCLib/src/xmc_usbh.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../Libraries/XMCLib/src/xmc_usbh.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../Libraries/XMCLib/src/xmc_usbh.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../Libraries/XMCLib/src/xmc_usbh.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                                                              
  32:../Libraries/XMCLib/src/xmc_usbh.c ****  * (To improve the quality of the software, users are encouraged to share modifications, enhancemen
  33:../Libraries/XMCLib/src/xmc_usbh.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  35:../Libraries/XMCLib/src/xmc_usbh.c ****  **************************************************************************************************
  36:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  37:../Libraries/XMCLib/src/xmc_usbh.c ****  * Change History
  38:../Libraries/XMCLib/src/xmc_usbh.c ****  * --------------
  39:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  40:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-06-30:
  41:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Initial <br>
  42:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-09-01:
  43:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Removed Keil specific exclusion<br>
  44:../Libraries/XMCLib/src/xmc_usbh.c ****  *      
  45:../Libraries/XMCLib/src/xmc_usbh.c ****  * @endcond 
  46:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  47:../Libraries/XMCLib/src/xmc_usbh.c ****  */
  48:../Libraries/XMCLib/src/xmc_usbh.c **** 
  49:../Libraries/XMCLib/src/xmc_usbh.c **** #include <stdint.h>
  50:../Libraries/XMCLib/src/xmc_usbh.c **** #include <string.h>
  51:../Libraries/XMCLib/src/xmc_usbh.c **** 
  52:../Libraries/XMCLib/src/xmc_usbh.c **** #include "xmc_usbh.h"
  53:../Libraries/XMCLib/src/xmc_usbh.c **** 
  54:../Libraries/XMCLib/src/xmc_usbh.c **** #if((UC_SERIES == XMC45) || (UC_SERIES == XMC44) || (UC_SERIES == XMC43) || (UC_SERIES == XMC47) ||
  55:../Libraries/XMCLib/src/xmc_usbh.c **** 
  56:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides transfer result*/
  57:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl);
  58:../Libraries/XMCLib/src/xmc_usbh.c **** /*Updates the power state of the driver*/
  59:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state);
  60:../Libraries/XMCLib/src/xmc_usbh.c **** 
  61:../Libraries/XMCLib/src/xmc_usbh.c **** /*********************************************************** USBH Driver **************************
  62:../Libraries/XMCLib/src/xmc_usbh.c **** 
  63:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro to represent USB host driver version*/
  64:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_DRV_VERSION ((uint16_t)((uint16_t)XMC_LIB_MINOR_VERSION << 8U)|XMC_LIB_PATCH_VERSI
  65:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to gate PHY clock and AHB clock*/
  66:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_STOP  (0x03U)
  67:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to ungate PHY clock and AHB clock*/
  68:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_UNGATE  (0x100U)
  69:../Libraries/XMCLib/src/xmc_usbh.c **** 
  70:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Version */
  71:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_DRIVER_VERSION_t xmc_usbh_driver_version = { XMC_USBH_API_VERSION, XMC_USBH_D
  72:../Libraries/XMCLib/src/xmc_usbh.c **** 
  73:../Libraries/XMCLib/src/xmc_usbh.c **** /*Variables to hold selected VBUS port pin*/
  74:../Libraries/XMCLib/src/xmc_usbh.c **** XMC_GPIO_PORT_t * VBUS_port = XMC_GPIO_PORT3;
  75:../Libraries/XMCLib/src/xmc_usbh.c **** uint32_t VBUS_pin = 2U;
  76:../Libraries/XMCLib/src/xmc_usbh.c **** 
  77:../Libraries/XMCLib/src/xmc_usbh.c **** /*Array to track nack events on each pipe*/
  78:../Libraries/XMCLib/src/xmc_usbh.c **** bool is_nack[USBH0_MAX_PIPE_NUM];
  79:../Libraries/XMCLib/src/xmc_usbh.c **** 
  80:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Capabilities */
  81:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_CAPABILITIES_t xmc_usbh_driver_capabilities = {
  82:../Libraries/XMCLib/src/xmc_usbh.c ****   0x0001U,      /* Root HUB available Ports Mask */
  83:../Libraries/XMCLib/src/xmc_usbh.c ****   0U,           /* Automatic SPLIT packet handling */
  84:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Connect event */
  85:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Disconnect event */
  86:../Libraries/XMCLib/src/xmc_usbh.c ****   0U            /* Signal Overcurrent event */
  87:../Libraries/XMCLib/src/xmc_usbh.c **** };
  88:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver state and registers */
  89:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH0_DEVICE_t XMC_USBH0_device/* __attribute__((section ("RW_IRAM1")))*/ = {
  90:../Libraries/XMCLib/src/xmc_usbh.c ****    (USB0_GLOBAL_TypeDef *)(USB0_BASE),    /** Global register interface            */
  91:../Libraries/XMCLib/src/xmc_usbh.c ****    ((USB0_CH_TypeDef *)(USB0_CH0_BASE)),  /** Host channel interface               */
  92:../Libraries/XMCLib/src/xmc_usbh.c ****    0,                                     /** Port event callback; set during init */
  93:../Libraries/XMCLib/src/xmc_usbh.c ****    0,                                     /** Pipe event callback; set during init */
  94:../Libraries/XMCLib/src/xmc_usbh.c ****    false,                                 /** init status */
  95:../Libraries/XMCLib/src/xmc_usbh.c ****    XMC_USBH_POWER_OFF,                    /** USB Power status */
  96:../Libraries/XMCLib/src/xmc_usbh.c ****    false                                  /** Port reset state */
  97:../Libraries/XMCLib/src/xmc_usbh.c **** };
  98:../Libraries/XMCLib/src/xmc_usbh.c **** 
  99:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host pipe information. The array stores information related to packet id, data toggle,
 100:../Libraries/XMCLib/src/xmc_usbh.c ****  * pending data transfer information, periodic transfer interval, received data size etc for each
 101:../Libraries/XMCLib/src/xmc_usbh.c ****  * pipe.*/
 102:../Libraries/XMCLib/src/xmc_usbh.c **** volatile XMC_USBH0_pipe_t pipe[USBH0_MAX_PIPE_NUM];
 103:../Libraries/XMCLib/src/xmc_usbh.c **** 
 104:../Libraries/XMCLib/src/xmc_usbh.c **** /* FIFO sizes in bytes (total available memory for FIFOs is 1.25 kB) */
 105:../Libraries/XMCLib/src/xmc_usbh.c **** #define RX_FIFO_SIZE           (1128U)   /* RxFIFO size */
 106:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_NON_PERI  (64U)     /* Non-periodic Tx FIFO size */
 107:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_PERI      (1024U)   /* Periodic Tx FIFO size */
 108:../Libraries/XMCLib/src/xmc_usbh.c **** 
 109:../Libraries/XMCLib/src/xmc_usbh.c **** /*Stores data FIFO pointer for each pipe*/
 110:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t *XMC_USBH0_dfifo_ptr[USBH0_MAX_PIPE_NUM];
 111:../Libraries/XMCLib/src/xmc_usbh.c **** 
 112:../Libraries/XMCLib/src/xmc_usbh.c **** /* Local functions */
 113:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 114:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   enable Enable (XMC_USBH_CLOCK_GATING_ENABLE) or disable(XMC_USBH_CLOCK_GATING_DISABLE) 
 115:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 116:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 117:../Libraries/XMCLib/src/xmc_usbh.c ****  * Enable/disable clock gating depending if feature is supported.
 118:../Libraries/XMCLib/src/xmc_usbh.c **** */
 119:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lClockGating(uint8_t enable)
 120:../Libraries/XMCLib/src/xmc_usbh.c **** {
 313              	 .loc 2 120 0
 314              	 .cfi_startproc
 315              	 
 316              	 
 317 0000 80B5     	 push {r7,lr}
 318              	.LCFI24:
 319              	 .cfi_def_cfa_offset 8
 320              	 .cfi_offset 7,-8
 321              	 .cfi_offset 14,-4
 322 0002 82B0     	 sub sp,sp,#8
 323              	.LCFI25:
 324              	 .cfi_def_cfa_offset 16
 325 0004 00AF     	 add r7,sp,#0
 326              	.LCFI26:
 327              	 .cfi_def_cfa_register 7
 328 0006 0346     	 mov r3,r0
 329 0008 FB71     	 strb r3,[r7,#7]
 121:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined(CLOCK_GATING_SUPPORTED)
 122:../Libraries/XMCLib/src/xmc_usbh.c **** if (enable == XMC_USBH_CLOCK_GATING_ENABLE)
 330              	 .loc 2 122 0
 331 000a FB79     	 ldrb r3,[r7,#7]
 332 000c 012B     	 cmp r3,#1
 333 000e 02D1     	 bne .L16
 123:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 334              	 .loc 2 123 0
 335 0010 0648     	 ldr r0,.L19
 336 0012 FFF7FEFF 	 bl XMC_SCU_CLOCK_GatePeripheralClock
 337              	.L16:
 124:../Libraries/XMCLib/src/xmc_usbh.c ****    if (enable == XMC_USBH_CLOCK_GATING_DISABLE)
 338              	 .loc 2 124 0
 339 0016 FB79     	 ldrb r3,[r7,#7]
 340 0018 002B     	 cmp r3,#0
 341 001a 02D1     	 bne .L17
 125:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 342              	 .loc 2 125 0
 343 001c 0348     	 ldr r0,.L19
 344 001e FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
 345              	.L17:
 126:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 127:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 346              	 .loc 2 127 0
 347 0022 00BF     	 nop
 128:../Libraries/XMCLib/src/xmc_usbh.c **** }
 348              	 .loc 2 128 0
 349 0024 0837     	 adds r7,r7,#8
 350              	.LCFI27:
 351              	 .cfi_def_cfa_offset 8
 352 0026 BD46     	 mov sp,r7
 353              	.LCFI28:
 354              	 .cfi_def_cfa_register 13
 355              	 
 356 0028 80BD     	 pop {r7,pc}
 357              	.L20:
 358 002a 00BF     	 .align 2
 359              	.L19:
 360 002c 80000020 	 .word 536871040
 361              	 .cfi_endproc
 362              	.LFE175:
 364              	 .section .text.XMC_lTriggerHaltChannel,"ax",%progbits
 365              	 .align 2
 366              	 .thumb
 367              	 .thumb_func
 369              	XMC_lTriggerHaltChannel:
 370              	.LFB176:
 129:../Libraries/XMCLib/src/xmc_usbh.c **** 
 130:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 131:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch Pointer to Channel
 132:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 133:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 134:../Libraries/XMCLib/src/xmc_usbh.c ****  * Triggers halt of a channel.
 135:../Libraries/XMCLib/src/xmc_usbh.c **** */
 136:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lTriggerHaltChannel(USB0_CH_TypeDef *ptr_ch)
 137:../Libraries/XMCLib/src/xmc_usbh.c **** {
 371              	 .loc 2 137 0
 372              	 .cfi_startproc
 373              	 
 374              	 
 375              	 
 376 0000 80B4     	 push {r7}
 377              	.LCFI29:
 378              	 .cfi_def_cfa_offset 4
 379              	 .cfi_offset 7,-4
 380 0002 83B0     	 sub sp,sp,#12
 381              	.LCFI30:
 382              	 .cfi_def_cfa_offset 16
 383 0004 00AF     	 add r7,sp,#0
 384              	.LCFI31:
 385              	 .cfi_def_cfa_register 7
 386 0006 7860     	 str r0,[r7,#4]
 138:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk; /* Enable halt interrupt */
 387              	 .loc 2 138 0
 388 0008 7B68     	 ldr r3,[r7,#4]
 389 000a 0222     	 movs r2,#2
 390 000c DA60     	 str r2,[r3,#12]
 139:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk);
 391              	 .loc 2 139 0
 392 000e 7B68     	 ldr r3,[r7,#4]
 393 0010 1B68     	 ldr r3,[r3]
 394 0012 43F04042 	 orr r2,r3,#-1073741824
 395 0016 7B68     	 ldr r3,[r7,#4]
 396 0018 1A60     	 str r2,[r3]
 140:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 397              	 .loc 2 140 0
 398 001a 00BF     	 nop
 141:../Libraries/XMCLib/src/xmc_usbh.c **** }
 399              	 .loc 2 141 0
 400 001c 0C37     	 adds r7,r7,#12
 401              	.LCFI32:
 402              	 .cfi_def_cfa_offset 4
 403 001e BD46     	 mov sp,r7
 404              	.LCFI33:
 405              	 .cfi_def_cfa_register 13
 406              	 
 407 0020 5DF8047B 	 ldr r7,[sp],#4
 408              	.LCFI34:
 409              	 .cfi_restore 7
 410              	 .cfi_def_cfa_offset 0
 411 0024 7047     	 bx lr
 412              	 .cfi_endproc
 413              	.LFE176:
 415 0026 00BF     	 .section .text.XMC_lStartTransfer,"ax",%progbits
 416              	 .align 2
 417              	 .thumb
 418              	 .thumb_func
 420              	XMC_lStartTransfer:
 421              	.LFB177:
 142:../Libraries/XMCLib/src/xmc_usbh.c **** 
 143:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 144:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_pipe Pointer to Pipe
 145:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch   Pointer to Channel
 146:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  bool \n
 147:../Libraries/XMCLib/src/xmc_usbh.c ****  *          true = success,\n
 148:../Libraries/XMCLib/src/xmc_usbh.c ****  *          false = fail
 149:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 150:../Libraries/XMCLib/src/xmc_usbh.c ****  * Start transfer on Pipe. The function uses transfer complete interrupts to transfer data more tha
 151:../Libraries/XMCLib/src/xmc_usbh.c ****  * packet size. It takes care of updating data toggle information in subsequent packets related to 
 152:../Libraries/XMCLib/src/xmc_usbh.c **** */
 153:../Libraries/XMCLib/src/xmc_usbh.c **** static bool XMC_lStartTransfer (XMC_USBH0_pipe_t *ptr_pipe, USB0_CH_TypeDef *ptr_ch) {
 422              	 .loc 2 153 0
 423              	 .cfi_startproc
 424              	 
 425              	 
 426 0000 80B5     	 push {r7,lr}
 427              	.LCFI35:
 428              	 .cfi_def_cfa_offset 8
 429              	 .cfi_offset 7,-8
 430              	 .cfi_offset 14,-4
 431 0002 90B0     	 sub sp,sp,#64
 432              	.LCFI36:
 433              	 .cfi_def_cfa_offset 72
 434 0004 00AF     	 add r7,sp,#0
 435              	.LCFI37:
 436              	 .cfi_def_cfa_register 7
 437 0006 7860     	 str r0,[r7,#4]
 438 0008 3960     	 str r1,[r7]
 154:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcchar;
 155:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hctsiz;
 156:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcintmsk;
 157:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_transfer;
 158:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_fifo;
 159:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_queue;
 160:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  txsts = 0U;
 439              	 .loc 2 160 0
 440 000a 0023     	 movs r3,#0
 441 000c FB62     	 str r3,[r7,#44]
 161:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  pckt_num;
 162:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  max_pckt_size;
 163:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t   *ptr_src = ptr_pipe->data;
 442              	 .loc 2 163 0
 443 000e 7B68     	 ldr r3,[r7,#4]
 444 0010 5B68     	 ldr r3,[r3,#4]
 445 0012 7B62     	 str r3,[r7,#36]
 164:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  *ptr_dest = NULL;
 446              	 .loc 2 164 0
 447 0014 0023     	 movs r3,#0
 448 0016 3B62     	 str r3,[r7,#32]
 165:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t  cnt;
 166:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_index;
 167:../Libraries/XMCLib/src/xmc_usbh.c ****   bool status;
 168:../Libraries/XMCLib/src/xmc_usbh.c **** 
 169:../Libraries/XMCLib/src/xmc_usbh.c ****   if (!(XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk))
 449              	 .loc 2 169 0
 450 0018 914B     	 ldr r3,.L56
 451 001a 1B68     	 ldr r3,[r3]
 452 001c D3F84034 	 ldr r3,[r3,#1088]
 453 0020 03F00103 	 and r3,r3,#1
 454 0024 002B     	 cmp r3,#0
 455 0026 02D1     	 bne .L24
 170:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 171:../Libraries/XMCLib/src/xmc_usbh.c ****     status = false;
 456              	 .loc 2 171 0
 457 0028 0023     	 movs r3,#0
 458 002a 7B77     	 strb r3,[r7,#29]
 459 002c 12E1     	 b .L25
 460              	.L24:
 172:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 173:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 174:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 175:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save channel characteristic register to local variable */
 176:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar   = ptr_ch->HCCHAR;
 461              	 .loc 2 176 0
 462 002e 3B68     	 ldr r3,[r7]
 463 0030 1B68     	 ldr r3,[r3]
 464 0032 FB63     	 str r3,[r7,#60]
 177:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save transfer size register to local variable */
 178:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz   = ptr_ch->HCTSIZ_BUFFERMODE;
 465              	 .loc 2 178 0
 466 0034 3B68     	 ldr r3,[r7]
 467 0036 1B69     	 ldr r3,[r3,#16]
 468 0038 BB63     	 str r3,[r7,#56]
 179:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk = 0U;
 469              	 .loc 2 179 0
 470 003a 0023     	 movs r3,#0
 471 003c 7B63     	 str r3,[r7,#52]
 180:../Libraries/XMCLib/src/xmc_usbh.c ****     cnt      = 0U;
 472              	 .loc 2 180 0
 473 003e 0023     	 movs r3,#0
 474 0040 FB83     	 strh r3,[r7,#30]
 181:../Libraries/XMCLib/src/xmc_usbh.c **** 
 182:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare transfer */
 183:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Reset EPDir (transfer direction = output) and enable channel */
 184:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar &= (uint32_t)(~(uint32_t)(USB_CH_HCCHAR_EPDir_Msk | USB_CH_HCCHAR_ChDis_Msk));
 475              	 .loc 2 184 0
 476 0042 FB6B     	 ldr r3,[r7,#60]
 477 0044 23F08043 	 bic r3,r3,#1073741824
 478 0048 23F40043 	 bic r3,r3,#32768
 479 004c FB63     	 str r3,[r7,#60]
 185:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;
 480              	 .loc 2 185 0
 481 004e FB6B     	 ldr r3,[r7,#60]
 482 0050 43F00043 	 orr r3,r3,#-2147483648
 483 0054 FB63     	 str r3,[r7,#60]
 186:../Libraries/XMCLib/src/xmc_usbh.c **** 
 187:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Enable default interrupts needed for all transfers */
 188:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk  = (USB_CH_HCINTMSK_XactErrMsk_Msk  |
 484              	 .loc 2 188 0
 485 0056 9923     	 movs r3,#153
 486 0058 7B63     	 str r3,[r7,#52]
 189:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_XferComplMsk_Msk |
 190:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_NakMsk_Msk    |
 191:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_StallMsk_Msk)  ;
 192:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Keep PID */
 193:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz &=  (uint32_t)USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 487              	 .loc 2 193 0
 488 005a BB6B     	 ldr r3,[r7,#56]
 489 005c 03F0C043 	 and r3,r3,#1610612736
 490 0060 BB63     	 str r3,[r7,#56]
 194:../Libraries/XMCLib/src/xmc_usbh.c **** 
 195:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Packet specific setup */
 196:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_TOKEN_Msk) {
 491              	 .loc 2 196 0
 492 0062 7B68     	 ldr r3,[r7,#4]
 493 0064 1B68     	 ldr r3,[r3]
 494 0066 03F00F03 	 and r3,r3,#15
 495 006a 022B     	 cmp r3,#2
 496 006c 16D0     	 beq .L54
 497 006e 032B     	 cmp r3,#3
 498 0070 02D0     	 beq .L28
 499 0072 012B     	 cmp r3,#1
 500 0074 09D0     	 beq .L29
 197:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_IN:
 198:../Libraries/XMCLib/src/xmc_usbh.c ****         /* set transfer direction to input */
 199:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar   |=  (uint32_t)USB_CH_HCCHAR_EPDir_Msk;
 200:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 201:../Libraries/XMCLib/src/xmc_usbh.c ****         hcintmsk  |= (uint32_t)( USB_CH_HCINTMSK_DataTglErrMsk_Msk  |
 202:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_BblErrMsk_Msk |
 203:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_AckMsk_Msk    |
 204:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_NakMsk_Msk )  ;
 205:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 206:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 207:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 208:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 209:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk  ;
 210:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 211:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 212:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 213:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 501              	 .loc 2 213 0
 502 0076 12E0     	 b .L30
 503              	.L28:
 199:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 504              	 .loc 2 199 0
 505 0078 FB6B     	 ldr r3,[r7,#60]
 506 007a 43F40043 	 orr r3,r3,#32768
 507 007e FB63     	 str r3,[r7,#60]
 201:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_BblErrMsk_Msk |
 508              	 .loc 2 201 0
 509 0080 7B6B     	 ldr r3,[r7,#52]
 510 0082 43F4A663 	 orr r3,r3,#1328
 511 0086 7B63     	 str r3,[r7,#52]
 205:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 512              	 .loc 2 205 0
 513 0088 09E0     	 b .L30
 514              	.L29:
 209:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 515              	 .loc 2 209 0
 516 008a BB6B     	 ldr r3,[r7,#56]
 517 008c 23F0C043 	 bic r3,r3,#1610612736
 518 0090 BB63     	 str r3,[r7,#56]
 210:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 519              	 .loc 2 210 0
 520 0092 BB6B     	 ldr r3,[r7,#56]
 521 0094 43F0C043 	 orr r3,r3,#1610612736
 522 0098 BB63     	 str r3,[r7,#56]
 211:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 523              	 .loc 2 211 0
 524 009a 00E0     	 b .L30
 525              	.L54:
 207:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 526              	 .loc 2 207 0
 527 009c 00BF     	 nop
 528              	.L30:
 214:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 215:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare PID */
 216:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_DATA_Msk) {
 529              	 .loc 2 216 0
 530 009e 7B68     	 ldr r3,[r7,#4]
 531 00a0 1B68     	 ldr r3,[r3]
 532 00a2 03F0F003 	 and r3,r3,#240
 533 00a6 102B     	 cmp r3,#16
 534 00a8 02D0     	 beq .L32
 535 00aa 202B     	 cmp r3,#32
 536 00ac 05D0     	 beq .L33
 217:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA0:
 218:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 219:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 220:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 221:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 222:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 223:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 224:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 225:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 226:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 537              	 .loc 2 226 0
 538 00ae 0DE0     	 b .L34
 539              	.L32:
 218:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 540              	 .loc 2 218 0
 541 00b0 BB6B     	 ldr r3,[r7,#56]
 542 00b2 23F0C043 	 bic r3,r3,#1610612736
 543 00b6 BB63     	 str r3,[r7,#56]
 220:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 544              	 .loc 2 220 0
 545 00b8 08E0     	 b .L34
 546              	.L33:
 222:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 547              	 .loc 2 222 0
 548 00ba BB6B     	 ldr r3,[r7,#56]
 549 00bc 23F0C043 	 bic r3,r3,#1610612736
 550 00c0 BB63     	 str r3,[r7,#56]
 223:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 551              	 .loc 2 223 0
 552 00c2 BB6B     	 ldr r3,[r7,#56]
 553 00c4 43F08043 	 orr r3,r3,#1073741824
 554 00c8 BB63     	 str r3,[r7,#56]
 224:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 555              	 .loc 2 224 0
 556 00ca 00BF     	 nop
 557              	.L34:
 227:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 228:../Libraries/XMCLib/src/xmc_usbh.c **** 
 229:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare odd/even frame */
 230:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((XMC_USBH0_device.global_register->HFNUM & 1U) != 0U) {
 558              	 .loc 2 230 0
 559 00cc 644B     	 ldr r3,.L56
 560 00ce 1B68     	 ldr r3,[r3]
 561 00d0 D3F80834 	 ldr r3,[r3,#1032]
 562 00d4 03F00103 	 and r3,r3,#1
 563 00d8 002B     	 cmp r3,#0
 564 00da 04D0     	 beq .L35
 231:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar &= (uint32_t)~USB_CH_HCCHAR_OddFrm_Msk;
 565              	 .loc 2 231 0
 566 00dc FB6B     	 ldr r3,[r7,#60]
 567 00de 23F00053 	 bic r3,r3,#536870912
 568 00e2 FB63     	 str r3,[r7,#60]
 569 00e4 03E0     	 b .L36
 570              	.L35:
 232:../Libraries/XMCLib/src/xmc_usbh.c ****     } else {
 233:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar |= (uint32_t)USB_CH_HCCHAR_OddFrm_Msk;
 571              	 .loc 2 233 0
 572 00e6 FB6B     	 ldr r3,[r7,#60]
 573 00e8 43F00053 	 orr r3,r3,#536870912
 574 00ec FB63     	 str r3,[r7,#60]
 575              	.L36:
 234:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 235:../Libraries/XMCLib/src/xmc_usbh.c ****   
 236:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Get transfer type specific status */
 237:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->ep_type) {
 576              	 .loc 2 237 0
 577 00ee 7B68     	 ldr r3,[r7,#4]
 578 00f0 9B7E     	 ldrb r3,[r3,#26]
 579 00f2 032B     	 cmp r3,#3
 580 00f4 21D8     	 bhi .L55
 581 00f6 01A2     	 adr r2,.L39
 582 00f8 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 583              	 .p2align 2
 584              	.L39:
 585 00fc 0D010000 	 .word .L38+1
 586 0100 23010000 	 .word .L40+1
 587 0104 0D010000 	 .word .L38+1
 588 0108 23010000 	 .word .L40+1
 589              	 .p2align 1
 590              	.L38:
 238:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_CONTROL:
 239:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_BULK:
 240:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk)) {
 591              	 .loc 2 240 0
 592 010c FB6B     	 ldr r3,[r7,#60]
 593 010e 03F40043 	 and r3,r3,#32768
 594 0112 002B     	 cmp r3,#0
 595 0114 04D1     	 bne .L41
 241:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->GNPTXSTS;
 596              	 .loc 2 241 0
 597 0116 524B     	 ldr r3,.L56
 598 0118 1B68     	 ldr r3,[r3]
 599 011a DB6A     	 ldr r3,[r3,#44]
 600 011c FB62     	 str r3,[r7,#44]
 242:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 243:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 601              	 .loc 2 243 0
 602 011e 0DE0     	 b .L42
 603              	.L41:
 604 0120 0CE0     	 b .L42
 605              	.L40:
 244:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 245:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_INTERRUPT:
 246:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk)) {
 606              	 .loc 2 246 0
 607 0122 FB6B     	 ldr r3,[r7,#60]
 608 0124 03F40043 	 and r3,r3,#32768
 609 0128 002B     	 cmp r3,#0
 610 012a 05D1     	 bne .L43
 247:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->HPTXSTS;
 611              	 .loc 2 247 0
 612 012c 4C4B     	 ldr r3,.L56
 613 012e 1B68     	 ldr r3,[r3]
 614 0130 D3F81034 	 ldr r3,[r3,#1040]
 615 0134 FB62     	 str r3,[r7,#44]
 248:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 249:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 616              	 .loc 2 249 0
 617 0136 01E0     	 b .L42
 618              	.L43:
 619 0138 00E0     	 b .L42
 620              	.L55:
 250:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 251:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 621              	 .loc 2 251 0
 622 013a 00BF     	 nop
 623              	.L42:
 252:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 253:../Libraries/XMCLib/src/xmc_usbh.c ****   
 254:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Calculate remaining transfer size */
 255:../Libraries/XMCLib/src/xmc_usbh.c ****     num_remaining_transfer = ptr_pipe->num - ptr_pipe->num_transferred_total;
 624              	 .loc 2 255 0
 625 013c 7B68     	 ldr r3,[r7,#4]
 626 013e 9A68     	 ldr r2,[r3,#8]
 627 0140 7B68     	 ldr r3,[r7,#4]
 628 0142 DB68     	 ldr r3,[r3,#12]
 629 0144 D31A     	 subs r3,r2,r3
 630 0146 3B63     	 str r3,[r7,#48]
 256:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Limit transfer to available space inside fifo/queue if OUT transaction */
 257:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)(hcchar & USB_CH_HCCHAR_EPDir_Msk) == 0U) {
 631              	 .loc 2 257 0
 632 0148 FB6B     	 ldr r3,[r7,#60]
 633 014a 03F40043 	 and r3,r3,#32768
 634 014e 002B     	 cmp r3,#0
 635 0150 44D1     	 bne .L44
 258:../Libraries/XMCLib/src/xmc_usbh.c ****       max_pckt_size =  ptr_pipe->ep_max_packet_size;
 636              	 .loc 2 258 0
 637 0152 7B68     	 ldr r3,[r7,#4]
 638 0154 9B8A     	 ldrh r3,[r3,#20]
 639 0156 BB61     	 str r3,[r7,#24]
 259:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_fifo = (uint32_t)((uint32_t)(txsts & 0x0000FFFFU) <<  2);
 640              	 .loc 2 259 0
 641 0158 FB6A     	 ldr r3,[r7,#44]
 642 015a 9BB2     	 uxth r3,r3
 643 015c 9B00     	 lsls r3,r3,#2
 644 015e 7B61     	 str r3,[r7,#20]
 260:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_queue  = (uint32_t)((uint32_t)(txsts & 0x00FF0000U) >> 16);
 645              	 .loc 2 260 0
 646 0160 FB6A     	 ldr r3,[r7,#44]
 647 0162 03F47F03 	 and r3,r3,#16711680
 648 0166 1B0C     	 lsrs r3,r3,#16
 649 0168 3B61     	 str r3,[r7,#16]
 261:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > num_remaining_fifo) {
 650              	 .loc 2 261 0
 651 016a 3A6B     	 ldr r2,[r7,#48]
 652 016c 7B69     	 ldr r3,[r7,#20]
 653 016e 9A42     	 cmp r2,r3
 654 0170 01D9     	 bls .L45
 262:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = num_remaining_fifo;
 655              	 .loc 2 262 0
 656 0172 7B69     	 ldr r3,[r7,#20]
 657 0174 3B63     	 str r3,[r7,#48]
 658              	.L45:
 263:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 264:../Libraries/XMCLib/src/xmc_usbh.c ****       pckt_num = (uint32_t)((num_remaining_transfer + (max_pckt_size - 1U)) / max_pckt_size);
 659              	 .loc 2 264 0
 660 0176 BA69     	 ldr r2,[r7,#24]
 661 0178 3B6B     	 ldr r3,[r7,#48]
 662 017a 1344     	 add r3,r3,r2
 663 017c 5A1E     	 subs r2,r3,#1
 664 017e BB69     	 ldr r3,[r7,#24]
 665 0180 B2FBF3F3 	 udiv r3,r2,r3
 666 0184 BB62     	 str r3,[r7,#40]
 265:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pckt_num > num_remaining_queue) {
 667              	 .loc 2 265 0
 668 0186 BA6A     	 ldr r2,[r7,#40]
 669 0188 3B69     	 ldr r3,[r7,#16]
 670 018a 9A42     	 cmp r2,r3
 671 018c 01D9     	 bls .L46
 266:../Libraries/XMCLib/src/xmc_usbh.c ****         pckt_num = num_remaining_queue;
 672              	 .loc 2 266 0
 673 018e 3B69     	 ldr r3,[r7,#16]
 674 0190 BB62     	 str r3,[r7,#40]
 675              	.L46:
 267:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 268:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > (pckt_num * max_pckt_size)) {
 676              	 .loc 2 268 0
 677 0192 BB6A     	 ldr r3,[r7,#40]
 678 0194 BA69     	 ldr r2,[r7,#24]
 679 0196 02FB03F2 	 mul r2,r2,r3
 680 019a 3B6B     	 ldr r3,[r7,#48]
 681 019c 9A42     	 cmp r2,r3
 682 019e 04D2     	 bcs .L47
 269:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = pckt_num * max_pckt_size;
 683              	 .loc 2 269 0
 684 01a0 BB6A     	 ldr r3,[r7,#40]
 685 01a2 BA69     	 ldr r2,[r7,#24]
 686 01a4 02FB03F3 	 mul r3,r2,r3
 687 01a8 3B63     	 str r3,[r7,#48]
 688              	.L47:
 270:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 271:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt = (uint16_t)((num_remaining_transfer + 3U) / 4U);
 689              	 .loc 2 271 0
 690 01aa 3B6B     	 ldr r3,[r7,#48]
 691 01ac 0333     	 adds r3,r3,#3
 692 01ae 9B08     	 lsrs r3,r3,#2
 693 01b0 FB83     	 strh r3,[r7,#30]
 272:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  = ptr_pipe->data + ptr_pipe->num_transferred_total;
 694              	 .loc 2 272 0
 695 01b2 7B68     	 ldr r3,[r7,#4]
 696 01b4 5A68     	 ldr r2,[r3,#4]
 697 01b6 7B68     	 ldr r3,[r7,#4]
 698 01b8 DB68     	 ldr r3,[r3,#12]
 699 01ba 1344     	 add r3,r3,r2
 700 01bc 7B62     	 str r3,[r7,#36]
 273:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_index = ((USB0_CH_TypeDef *)ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_re
 701              	 .loc 2 273 0
 702 01be 3B68     	 ldr r3,[r7]
 703 01c0 274A     	 ldr r2,.L56
 704 01c2 5268     	 ldr r2,[r2,#4]
 705 01c4 9B1A     	 subs r3,r3,r2
 706 01c6 5B11     	 asrs r3,r3,#5
 707 01c8 FB60     	 str r3,[r7,#12]
 274:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_dest = (uint32_t *)XMC_USBH0_dfifo_ptr[loc_index];
 708              	 .loc 2 274 0
 709 01ca 264A     	 ldr r2,.L56+4
 710 01cc FB68     	 ldr r3,[r7,#12]
 711 01ce 52F82330 	 ldr r3,[r2,r3,lsl#2]
 712 01d2 3B62     	 str r3,[r7,#32]
 275:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For OUT/SETUP transfer num_transferring represents num of bytes to be sent */
 276:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = num_remaining_transfer;
 713              	 .loc 2 276 0
 714 01d4 7B68     	 ldr r3,[r7,#4]
 715 01d6 3A6B     	 ldr r2,[r7,#48]
 716 01d8 1A61     	 str r2,[r3,#16]
 717 01da 02E0     	 b .L48
 718              	.L44:
 277:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 278:../Libraries/XMCLib/src/xmc_usbh.c ****     else {
 279:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For IN transfer num_transferring is zero */
 280:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = 0U;
 719              	 .loc 2 280 0
 720 01dc 7B68     	 ldr r3,[r7,#4]
 721 01de 0022     	 movs r2,#0
 722 01e0 1A61     	 str r2,[r3,#16]
 723              	.L48:
 281:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 282:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Set packet count and transfer size */
 283:../Libraries/XMCLib/src/xmc_usbh.c ****     if (num_remaining_transfer != 0U) {
 724              	 .loc 2 283 0
 725 01e2 3B6B     	 ldr r3,[r7,#48]
 726 01e4 002B     	 cmp r3,#0
 727 01e6 12D0     	 beq .L49
 284:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= (((num_remaining_transfer + ptr_pipe->ep_max_packet_size) - 1U) / ptr_pipe->ep_max_
 728              	 .loc 2 284 0
 729 01e8 7B68     	 ldr r3,[r7,#4]
 730 01ea 9B8A     	 ldrh r3,[r3,#20]
 731 01ec 1A46     	 mov r2,r3
 732 01ee 3B6B     	 ldr r3,[r7,#48]
 733 01f0 1344     	 add r3,r3,r2
 734 01f2 013B     	 subs r3,r3,#1
 735 01f4 7A68     	 ldr r2,[r7,#4]
 736 01f6 928A     	 ldrh r2,[r2,#20]
 737 01f8 B3FBF2F3 	 udiv r3,r3,r2
 738 01fc DB04     	 lsls r3,r3,#19
 739 01fe BA6B     	 ldr r2,[r7,#56]
 740 0200 1343     	 orrs r3,r3,r2
 741 0202 BB63     	 str r3,[r7,#56]
 285:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |=   num_remaining_transfer;
 742              	 .loc 2 285 0
 743 0204 BA6B     	 ldr r2,[r7,#56]
 744 0206 3B6B     	 ldr r3,[r7,#48]
 745 0208 1343     	 orrs r3,r3,r2
 746 020a BB63     	 str r3,[r7,#56]
 747 020c 03E0     	 b .L50
 748              	.L49:
 286:../Libraries/XMCLib/src/xmc_usbh.c ****     } else {                                                 /* Zero length packet */
 287:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= ((uint32_t)1U << USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos); /* Packet count = 1 */
 749              	 .loc 2 287 0
 750 020e BB6B     	 ldr r3,[r7,#56]
 751 0210 43F40023 	 orr r3,r3,#524288
 752 0214 BB63     	 str r3,[r7,#56]
 753              	.L50:
 288:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= 0U;                                        /* Transfer size = 0 */
 289:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 290:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_DisableIRQ (USB0_0_IRQn);
 754              	 .loc 2 290 0
 755 0216 6B20     	 movs r0,#107
 756 0218 FFF7FEFF 	 bl NVIC_DisableIRQ
 291:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCINTMSK = hcintmsk;                  /* Enable channel interrupts */
 757              	 .loc 2 291 0
 758 021c 3B68     	 ldr r3,[r7]
 759 021e 7A6B     	 ldr r2,[r7,#52]
 760 0220 DA60     	 str r2,[r3,#12]
 292:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCTSIZ_BUFFERMODE = hctsiz;           /* Write ch transfer size */
 761              	 .loc 2 292 0
 762 0222 3B68     	 ldr r3,[r7]
 763 0224 BA6B     	 ldr r2,[r7,#56]
 764 0226 1A61     	 str r2,[r3,#16]
 293:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCCHAR = hcchar;                      /* Write ch characteristics */
 765              	 .loc 2 293 0
 766 0228 3B68     	 ldr r3,[r7]
 767 022a FA6B     	 ldr r2,[r7,#60]
 768 022c 1A60     	 str r2,[r3]
 294:../Libraries/XMCLib/src/xmc_usbh.c ****     while (cnt != 0U) {                           /* Load data */
 769              	 .loc 2 294 0
 770 022e 09E0     	 b .L51
 771              	.L52:
 295:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 296:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((__unaligned uint32_t *)ptr_src);
 297:../Libraries/XMCLib/src/xmc_usbh.c **** #else/* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
 298:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((__packed uint32_t *)ptr_src);
 772              	 .loc 2 298 0
 773 0230 7B6A     	 ldr r3,[r7,#36]
 774 0232 1A68     	 ldr r2,[r3]
 775 0234 3B6A     	 ldr r3,[r7,#32]
 776 0236 1A60     	 str r2,[r3]
 299:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 300:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  += 4U;
 777              	 .loc 2 300 0
 778 0238 7B6A     	 ldr r3,[r7,#36]
 779 023a 0433     	 adds r3,r3,#4
 780 023c 7B62     	 str r3,[r7,#36]
 301:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt--;
 781              	 .loc 2 301 0
 782 023e FB8B     	 ldrh r3,[r7,#30]
 783 0240 013B     	 subs r3,r3,#1
 784 0242 FB83     	 strh r3,[r7,#30]
 785              	.L51:
 294:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 786              	 .loc 2 294 0
 787 0244 FB8B     	 ldrh r3,[r7,#30]
 788 0246 002B     	 cmp r3,#0
 789 0248 F2D1     	 bne .L52
 302:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 303:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_EnableIRQ  (USB0_0_IRQn);                /* Enable OTG interrupt */
 790              	 .loc 2 303 0
 791 024a 6B20     	 movs r0,#107
 792 024c FFF7FEFF 	 bl NVIC_EnableIRQ
 304:../Libraries/XMCLib/src/xmc_usbh.c ****     status = true;
 793              	 .loc 2 304 0
 794 0250 0123     	 movs r3,#1
 795 0252 7B77     	 strb r3,[r7,#29]
 796              	.L25:
 305:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 306:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 797              	 .loc 2 306 0
 798 0254 7B7F     	 ldrb r3,[r7,#29]
 307:../Libraries/XMCLib/src/xmc_usbh.c **** }
 799              	 .loc 2 307 0
 800 0256 1846     	 mov r0,r3
 801 0258 4037     	 adds r7,r7,#64
 802              	.LCFI38:
 803              	 .cfi_def_cfa_offset 8
 804 025a BD46     	 mov sp,r7
 805              	.LCFI39:
 806              	 .cfi_def_cfa_register 13
 807              	 
 808 025c 80BD     	 pop {r7,pc}
 809              	.L57:
 810 025e 00BF     	 .align 2
 811              	.L56:
 812 0260 00000000 	 .word XMC_USBH0_device
 813 0264 00000000 	 .word XMC_USBH0_dfifo_ptr
 814              	 .cfi_endproc
 815              	.LFE177:
 817              	 .section .text.XMC_USBH_GetVersion,"ax",%progbits
 818              	 .align 2
 819              	 .thumb
 820              	 .thumb_func
 822              	XMC_USBH_GetVersion:
 823              	.LFB178:
 308:../Libraries/XMCLib/src/xmc_usbh.c **** 
 309:../Libraries/XMCLib/src/xmc_usbh.c **** /* USB driver API functions */
 310:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 311:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref XMC_USBH_DRIVER_VERSION_t
 312:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 313:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver version.
 314:../Libraries/XMCLib/src/xmc_usbh.c **** */
 315:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_DRIVER_VERSION_t XMC_USBH_GetVersion (void) { return xmc_usbh_driver_version; }
 824              	 .loc 2 315 0
 825              	 .cfi_startproc
 826              	 
 827              	 
 828              	 
 829 0000 80B4     	 push {r7}
 830              	.LCFI40:
 831              	 .cfi_def_cfa_offset 4
 832              	 .cfi_offset 7,-4
 833 0002 83B0     	 sub sp,sp,#12
 834              	.LCFI41:
 835              	 .cfi_def_cfa_offset 16
 836 0004 00AF     	 add r7,sp,#0
 837              	.LCFI42:
 838              	 .cfi_def_cfa_register 7
 839              	 .loc 2 315 0
 840 0006 084B     	 ldr r3,.L60
 841 0008 1B68     	 ldr r3,[r3]
 842 000a 7B60     	 str r3,[r7,#4]
 843 000c 0023     	 movs r3,#0
 844 000e BA88     	 ldrh r2,[r7,#4]
 845 0010 62F30F03 	 bfi r3,r2,#0,#16
 846 0014 FA88     	 ldrh r2,[r7,#6]
 847 0016 62F31F43 	 bfi r3,r2,#16,#16
 848 001a 1846     	 mov r0,r3
 849 001c 0C37     	 adds r7,r7,#12
 850              	.LCFI43:
 851              	 .cfi_def_cfa_offset 4
 852 001e BD46     	 mov sp,r7
 853              	.LCFI44:
 854              	 .cfi_def_cfa_register 13
 855              	 
 856 0020 5DF8047B 	 ldr r7,[sp],#4
 857              	.LCFI45:
 858              	 .cfi_restore 7
 859              	 .cfi_def_cfa_offset 0
 860 0024 7047     	 bx lr
 861              	.L61:
 862 0026 00BF     	 .align 2
 863              	.L60:
 864 0028 00000000 	 .word xmc_usbh_driver_version
 865              	 .cfi_endproc
 866              	.LFE178:
 868              	 .section .text.XMC_USBH_GetCapabilities,"ax",%progbits
 869              	 .align 2
 870              	 .thumb
 871              	 .thumb_func
 873              	XMC_USBH_GetCapabilities:
 874              	.LFB179:
 316:../Libraries/XMCLib/src/xmc_usbh.c **** 
 317:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 318:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  \ref XMC_USBH_CAPABILITIES_t
 319:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 320:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver capabilities.
 321:../Libraries/XMCLib/src/xmc_usbh.c **** */
 322:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_CAPABILITIES_t XMC_USBH_GetCapabilities (void) { return xmc_usbh_driver_capabilitie
 875              	 .loc 2 322 0
 876              	 .cfi_startproc
 877              	 
 878              	 
 879              	 
 880 0000 80B4     	 push {r7}
 881              	.LCFI46:
 882              	 .cfi_def_cfa_offset 4
 883              	 .cfi_offset 7,-4
 884 0002 00AF     	 add r7,sp,#0
 885              	.LCFI47:
 886              	 .cfi_def_cfa_register 7
 887              	 .loc 2 322 0
 888 0004 0122     	 movs r2,#1
 889 0006 62F30E03 	 bfi r3,r2,#0,#15
 890 000a 6FF3CF33 	 bfc r3,#15,#1
 891 000e 43F48033 	 orr r3,r3,#65536
 892 0012 43F40033 	 orr r3,r3,#131072
 893 0016 6FF39243 	 bfc r3,#18,#1
 894 001a 1846     	 mov r0,r3
 895 001c BD46     	 mov sp,r7
 896              	.LCFI48:
 897              	 .cfi_def_cfa_register 13
 898              	 
 899 001e 5DF8047B 	 ldr r7,[sp],#4
 900              	.LCFI49:
 901              	 .cfi_restore 7
 902              	 .cfi_def_cfa_offset 0
 903 0022 7047     	 bx lr
 904              	 .cfi_endproc
 905              	.LFE179:
 907              	 .section .text.XMC_USBH_Initialize,"ax",%progbits
 908              	 .align 2
 909              	 .thumb
 910              	 .thumb_func
 912              	XMC_USBH_Initialize:
 913              	.LFB180:
 323:../Libraries/XMCLib/src/xmc_usbh.c **** 
 324:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 325:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_port_event  Pointer to port event callback function \ref ARM_USBH_SignalPortEvent
 326:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_pipe_event  Pointer to pipe event callback function \ref ARM_USBH_SignalPipeEvent
 327:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  int32_t \ref Execution_status. 0 if execution is successful.
 328:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 329:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 330:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initialize USB Host Interface. Registers callback functions to be executed on port event and pip
 331:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initializes FIFO address for each pipe. Configures P3.2 as the VBUS charge pump enable pin.\n
 332:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 333:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Related APIs:</b><BR>
 334:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Uninitialize() \n
 335:../Libraries/XMCLib/src/xmc_usbh.c **** */
 336:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Initialize (XMC_USBH_SignalPortEvent_t cb_port_event,
 337:../Libraries/XMCLib/src/xmc_usbh.c ****                                 XMC_USBH_SignalPipeEvent_t cb_pipe_event) {
 914              	 .loc 2 337 0
 915              	 .cfi_startproc
 916              	 
 917              	 
 918 0000 80B5     	 push {r7,lr}
 919              	.LCFI50:
 920              	 .cfi_def_cfa_offset 8
 921              	 .cfi_offset 7,-8
 922              	 .cfi_offset 14,-4
 923 0002 84B0     	 sub sp,sp,#16
 924              	.LCFI51:
 925              	 .cfi_def_cfa_offset 24
 926 0004 00AF     	 add r7,sp,#0
 927              	.LCFI52:
 928              	 .cfi_def_cfa_register 7
 929 0006 7860     	 str r0,[r7,#4]
 930 0008 3960     	 str r1,[r7]
 338:../Libraries/XMCLib/src/xmc_usbh.c **** 
 339:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t channel;
 340:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 931              	 .loc 2 340 0
 932 000a 0023     	 movs r3,#0
 933 000c BB60     	 str r3,[r7,#8]
 341:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.init_done == true)
 934              	 .loc 2 341 0
 935 000e 174B     	 ldr r3,.L69
 936 0010 1B7C     	 ldrb r3,[r3,#16]
 937 0012 002B     	 cmp r3,#0
 938 0014 25D1     	 bne .L65
 342:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 343:../Libraries/XMCLib/src/xmc_usbh.c ****     /*return ok since initialized*/
 344:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 345:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 346:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 347:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign callbacks */
 348:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb = cb_port_event;
 939              	 .loc 2 348 0
 940 0016 154A     	 ldr r2,.L69
 941 0018 7B68     	 ldr r3,[r7,#4]
 942 001a 9360     	 str r3,[r2,#8]
 349:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPipeEvent_cb = cb_pipe_event;
 943              	 .loc 2 349 0
 944 001c 134A     	 ldr r2,.L69
 945 001e 3B68     	 ldr r3,[r7]
 946 0020 D360     	 str r3,[r2,#12]
 350:../Libraries/XMCLib/src/xmc_usbh.c **** 
 351:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign fifo start addresses */
 352:../Libraries/XMCLib/src/xmc_usbh.c ****     for (channel = 0U; channel < USBH0_MAX_PIPE_NUM; channel++) {
 947              	 .loc 2 352 0
 948 0022 0023     	 movs r3,#0
 949 0024 FB60     	 str r3,[r7,#12]
 950 0026 0CE0     	 b .L66
 951              	.L67:
 353:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 952              	 .loc 2 353 0 discriminator 3
 953 0028 FB68     	 ldr r3,[r7,#12]
 954 002a 03F5A023 	 add r3,r3,#327680
 955 002e 4133     	 adds r3,r3,#65
 956 0030 1B03     	 lsls r3,r3,#12
 957 0032 1946     	 mov r1,r3
 958 0034 0E4A     	 ldr r2,.L69+4
 959 0036 FB68     	 ldr r3,[r7,#12]
 960 0038 42F82310 	 str r1,[r2,r3,lsl#2]
 352:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 961              	 .loc 2 352 0 discriminator 3
 962 003c FB68     	 ldr r3,[r7,#12]
 963 003e 0133     	 adds r3,r3,#1
 964 0040 FB60     	 str r3,[r7,#12]
 965              	.L66:
 352:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 966              	 .loc 2 352 0 is_stmt 0 discriminator 1
 967 0042 FB68     	 ldr r3,[r7,#12]
 968 0044 0D2B     	 cmp r3,#13
 969 0046 EFD9     	 bls .L67
 354:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 355:../Libraries/XMCLib/src/xmc_usbh.c **** 
 356:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 970              	 .loc 2 356 0 is_stmt 1
 971 0048 0A4B     	 ldr r3,.L69+8
 972 004a 1A68     	 ldr r2,[r3]
 973 004c 0A4B     	 ldr r3,.L69+12
 974 004e 1B68     	 ldr r3,[r3]
 975 0050 DBB2     	 uxtb r3,r3
 976 0052 1046     	 mov r0,r2
 977 0054 1946     	 mov r1,r3
 978 0056 8822     	 movs r2,#136
 979 0058 FFF7FEFF 	 bl XMC_GPIO_SetMode
 357:../Libraries/XMCLib/src/xmc_usbh.c ****   
 358:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.init_done = true;
 980              	 .loc 2 358 0
 981 005c 034B     	 ldr r3,.L69
 982 005e 0122     	 movs r2,#1
 983 0060 1A74     	 strb r2,[r3,#16]
 984              	.L65:
 359:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 360:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 985              	 .loc 2 360 0
 986 0062 BB68     	 ldr r3,[r7,#8]
 361:../Libraries/XMCLib/src/xmc_usbh.c **** }
 987              	 .loc 2 361 0
 988 0064 1846     	 mov r0,r3
 989 0066 1037     	 adds r7,r7,#16
 990              	.LCFI53:
 991              	 .cfi_def_cfa_offset 8
 992 0068 BD46     	 mov sp,r7
 993              	.LCFI54:
 994              	 .cfi_def_cfa_register 13
 995              	 
 996 006a 80BD     	 pop {r7,pc}
 997              	.L70:
 998              	 .align 2
 999              	.L69:
 1000 006c 00000000 	 .word XMC_USBH0_device
 1001 0070 00000000 	 .word XMC_USBH0_dfifo_ptr
 1002 0074 00000000 	 .word VBUS_port
 1003 0078 00000000 	 .word VBUS_pin
 1004              	 .cfi_endproc
 1005              	.LFE180:
 1007              	 .section .text.XMC_USBH_Uninitialize,"ax",%progbits
 1008              	 .align 2
 1009              	 .thumb
 1010              	 .thumb_func
 1012              	XMC_USBH_Uninitialize:
 1013              	.LFB181:
 362:../Libraries/XMCLib/src/xmc_usbh.c **** 
 363:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 364:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 to indicate success.
 365:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 366:../Libraries/XMCLib/src/xmc_usbh.c ****  * De-initialize USB Host Interface. Sets the driver power state as powered off. Disables VBUS.\n
 367:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 368:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 369:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff() \n
 370:../Libraries/XMCLib/src/xmc_usbh.c **** */
 371:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Uninitialize (void) {
 1014              	 .loc 2 371 0
 1015              	 .cfi_startproc
 1016              	 
 1017              	 
 1018 0000 80B5     	 push {r7,lr}
 1019              	.LCFI55:
 1020              	 .cfi_def_cfa_offset 8
 1021              	 .cfi_offset 7,-8
 1022              	 .cfi_offset 14,-4
 1023 0002 00AF     	 add r7,sp,#0
 1024              	.LCFI56:
 1025              	 .cfi_def_cfa_register 7
 372:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.init_done = false;
 1026              	 .loc 2 372 0
 1027 0004 044B     	 ldr r3,.L73
 1028 0006 0022     	 movs r2,#0
 1029 0008 1A74     	 strb r2,[r3,#16]
 373:../Libraries/XMCLib/src/xmc_usbh.c ****   (void)XMC_USBH_PowerControl(XMC_USBH_POWER_OFF);
 1030              	 .loc 2 373 0
 1031 000a 0020     	 movs r0,#0
 1032 000c FFF7FEFF 	 bl XMC_USBH_PowerControl
 374:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH_DRIVER_OK;
 1033              	 .loc 2 374 0
 1034 0010 0023     	 movs r3,#0
 375:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1035              	 .loc 2 375 0
 1036 0012 1846     	 mov r0,r3
 1037 0014 80BD     	 pop {r7,pc}
 1038              	.L74:
 1039 0016 00BF     	 .align 2
 1040              	.L73:
 1041 0018 00000000 	 .word XMC_USBH0_device
 1042              	 .cfi_endproc
 1043              	.LFE181:
 1045              	 .section .text.XMC_USBH_PowerControl,"ax",%progbits
 1046              	 .align 2
 1047              	 .thumb
 1048              	 .thumb_func
 1050              	XMC_USBH_PowerControl:
 1051              	.LFB182:
 376:../Libraries/XMCLib/src/xmc_usbh.c **** 
 377:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 378:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param  state  Power state. \ref XMC_USBH_POWER_STATE_t
 379:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 380:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 381:../Libraries/XMCLib/src/xmc_usbh.c ****  * Control USB Host Interface Power. If power state is set to \ref XMC_USBH_POWER_FULL,
 382:../Libraries/XMCLib/src/xmc_usbh.c ****  * it initializes the peripheral and enables VBUS. If power state is set to \ref XMC_USBH_POWER_OFF
 383:../Libraries/XMCLib/src/xmc_usbh.c ****  * disables the peripheral and the VBUS.\n
 384:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 385:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 386:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff(), XMC_USBH_Uninitialize(
 387:../Libraries/XMCLib/src/xmc_usbh.c **** */
 388:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state) {
 1052              	 .loc 2 388 0
 1053              	 .cfi_startproc
 1054              	 
 1055              	 
 1056 0000 80B5     	 push {r7,lr}
 1057              	.LCFI57:
 1058              	 .cfi_def_cfa_offset 8
 1059              	 .cfi_offset 7,-8
 1060              	 .cfi_offset 14,-4
 1061 0002 84B0     	 sub sp,sp,#16
 1062              	.LCFI58:
 1063              	 .cfi_def_cfa_offset 24
 1064 0004 00AF     	 add r7,sp,#0
 1065              	.LCFI59:
 1066              	 .cfi_def_cfa_register 7
 1067 0006 0346     	 mov r3,r0
 1068 0008 FB71     	 strb r3,[r7,#7]
 389:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1069              	 .loc 2 389 0
 1070 000a 0023     	 movs r3,#0
 1071 000c FB60     	 str r3,[r7,#12]
 390:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_value;
 391:../Libraries/XMCLib/src/xmc_usbh.c ****   switch (state) {
 1072              	 .loc 2 391 0
 1073 000e FB79     	 ldrb r3,[r7,#7]
 1074 0010 012B     	 cmp r3,#1
 1075 0012 04D0     	 beq .L77
 1076 0014 022B     	 cmp r3,#2
 1077 0016 33D0     	 beq .L78
 1078 0018 002B     	 cmp r3,#0
 1079 001a 04D0     	 beq .L79
 1080 001c DDE0     	 b .L88
 1081              	.L77:
 392:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_LOW:
 393:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_UNSUPPORTED;
 1082              	 .loc 2 393 0
 1083 001e 6FF00303 	 mvn r3,#3
 1084 0022 FB60     	 str r3,[r7,#12]
 394:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1085              	 .loc 2 394 0
 1086 0024 DCE0     	 b .L80
 1087              	.L79:
 395:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_OFF:
 396:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_DisableIRQ  (USB0_0_IRQn);
 1088              	 .loc 2 396 0
 1089 0026 6B20     	 movs r0,#107
 1090 0028 FFF7FEFF 	 bl NVIC_DisableIRQ
 397:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_ClearPendingIRQ (USB0_0_IRQn); /* Clear pending interrupt */
 1091              	 .loc 2 397 0
 1092 002c 6B20     	 movs r0,#107
 1093 002e FFF7FEFF 	 bl NVIC_ClearPendingIRQ
 398:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state =  state; /* Clear powered flag */
 1094              	 .loc 2 398 0
 1095 0032 6E4A     	 ldr r2,.L89
 1096 0034 FB79     	 ldrb r3,[r7,#7]
 1097 0036 5374     	 strb r3,[r2,#17]
 399:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  &= (uint32_t)(~USB_GAHBCFG_GlblIntrMsk_Msk); /* Di
 1098              	 .loc 2 399 0
 1099 0038 6C4B     	 ldr r3,.L89
 1100 003a 1B68     	 ldr r3,[r3]
 1101 003c 6B4A     	 ldr r2,.L89
 1102 003e 1268     	 ldr r2,[r2]
 1103 0040 9268     	 ldr r2,[r2,#8]
 1104 0042 22F00102 	 bic r2,r2,#1
 1105 0046 9A60     	 str r2,[r3,#8]
 400:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_ENABLE); /* Enable Clock Gating */
 1106              	 .loc 2 400 0
 1107 0048 0120     	 movs r0,#1
 1108 004a FFF7FEFF 	 bl XMC_lClockGating
 401:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  |=  (uint32_t)USB_PCGCCTL_StopPclk_Msk; /* Stop PH
 1109              	 .loc 2 401 0
 1110 004e 674B     	 ldr r3,.L89
 1111 0050 1B68     	 ldr r3,[r3]
 1112 0052 664A     	 ldr r2,.L89
 1113 0054 1268     	 ldr r2,[r2]
 1114 0056 D2F8002E 	 ldr r2,[r2,#3584]
 1115 005a 42F00102 	 orr r2,r2,#1
 1116 005e C3F8002E 	 str r2,[r3,#3584]
 402:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_DisableUsb(); /* Disable Power USB */
 1117              	 .loc 2 402 0
 1118 0062 FFF7FEFF 	 bl XMC_SCU_POWER_DisableUsb
 403:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* reset USB */
 1119              	 .loc 2 403 0
 1120 0066 6248     	 ldr r0,.L89+4
 1121 0068 FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 404:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1122              	 .loc 2 404 0
 1123 006c 5F4B     	 ldr r3,.L89
 1124 006e 0022     	 movs r2,#0
 1125 0070 9A74     	 strb r2,[r3,#18]
 405:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1126              	 .loc 2 405 0
 1127 0072 6048     	 ldr r0,.L89+8
 1128 0074 0021     	 movs r1,#0
 1129 0076 4FF4E072 	 mov r2,#448
 1130 007a FFF7FEFF 	 bl memset
 406:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1131              	 .loc 2 406 0
 1132 007e AFE0     	 b .L80
 1133              	.L78:
 407:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_FULL:
 408:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.init_done == false)
 1134              	 .loc 2 408 0
 1135 0080 5A4B     	 ldr r3,.L89
 1136 0082 1B7C     	 ldrb r3,[r3,#16]
 1137 0084 83F00103 	 eor r3,r3,#1
 1138 0088 DBB2     	 uxtb r3,r3
 1139 008a 002B     	 cmp r3,#0
 1140 008c 03D0     	 beq .L81
 409:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 410:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR;
 1141              	 .loc 2 410 0
 1142 008e 4FF0FF33 	 mov r3,#-1
 1143 0092 FB60     	 str r3,[r7,#12]
 411:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1144              	 .loc 2 411 0
 1145 0094 A4E0     	 b .L80
 1146              	.L81:
 412:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* not initialized */
 413:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.power_state == XMC_USBH_POWER_FULL)
 1147              	 .loc 2 413 0
 1148 0096 554B     	 ldr r3,.L89
 1149 0098 5B7C     	 ldrb r3,[r3,#17]
 1150 009a 022B     	 cmp r3,#2
 1151 009c 02D1     	 bne .L82
 414:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 415:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_OK;
 1152              	 .loc 2 415 0
 1153 009e 0023     	 movs r3,#0
 1154 00a0 FB60     	 str r3,[r7,#12]
 416:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1155              	 .loc 2 416 0
 1156 00a2 9DE0     	 b .L80
 1157              	.L82:
 417:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* already powered */
 418:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_DISABLE); /* disable clock gating */
 1158              	 .loc 2 418 0
 1159 00a4 0020     	 movs r0,#0
 1160 00a6 FFF7FEFF 	 bl XMC_lClockGating
 419:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1161              	 .loc 2 419 0
 1162 00aa 0220     	 movs r0,#2
 1163 00ac FFF7FEFF 	 bl XMC_USBH_osDelay
 420:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* deassert reset USB *
 1164              	 .loc 2 420 0
 1165 00b0 4F48     	 ldr r0,.L89+4
 1166 00b2 FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
 421:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1167              	 .loc 2 421 0
 1168 00b6 0220     	 movs r0,#2
 1169 00b8 FFF7FEFF 	 bl XMC_USBH_osDelay
 422:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1170              	 .loc 2 422 0
 1171 00bc 6420     	 movs r0,#100
 1172 00be FFF7FEFF 	 bl XMC_USBH_osDelay
 423:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_EnableUsb(); /* Enable Power USB */
 1173              	 .loc 2 423 0
 1174 00c2 FFF7FEFF 	 bl XMC_SCU_POWER_EnableUsb
 424:../Libraries/XMCLib/src/xmc_usbh.c **** 
 425:../Libraries/XMCLib/src/xmc_usbh.c ****       /* On-chip Full-speed PHY */
 426:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  &=  (uint32_t)~USB_PCGCCTL_StopPclk_Msk;  /* Start
 1175              	 .loc 2 426 0
 1176 00c6 494B     	 ldr r3,.L89
 1177 00c8 1B68     	 ldr r3,[r3]
 1178 00ca 484A     	 ldr r2,.L89
 1179 00cc 1268     	 ldr r2,[r2]
 1180 00ce D2F8002E 	 ldr r2,[r2,#3584]
 1181 00d2 22F00102 	 bic r2,r2,#1
 1182 00d6 C3F8002E 	 str r2,[r3,#3584]
 427:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GUSBCFG  |=  (uint32_t)USB_GUSBCFG_PHYSel_Msk;    /* Full-s
 1183              	 .loc 2 427 0
 1184 00da 444B     	 ldr r3,.L89
 1185 00dc 1B68     	 ldr r3,[r3]
 1186 00de 434A     	 ldr r2,.L89
 1187 00e0 1268     	 ldr r2,[r2]
 1188 00e2 D268     	 ldr r2,[r2,#12]
 1189 00e4 42F04002 	 orr r2,r2,#64
 1190 00e8 DA60     	 str r2,[r3,#12]
 428:../Libraries/XMCLib/src/xmc_usbh.c **** 
 429:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_AHBIdle_Msk) == 0U) /* wait u
 1191              	 .loc 2 429 0
 1192 00ea 00BF     	 nop
 1193              	.L83:
 1194              	 .loc 2 429 0 is_stmt 0 discriminator 1
 1195 00ec 3F4B     	 ldr r3,.L89
 1196 00ee 1B68     	 ldr r3,[r3]
 1197 00f0 1B69     	 ldr r3,[r3,#16]
 1198 00f2 002B     	 cmp r3,#0
 1199 00f4 FADA     	 bge .L83
 430:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 431:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 432:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 433:../Libraries/XMCLib/src/xmc_usbh.c **** 
 434:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRSTCTL |=  (uint32_t)USB_GRSTCTL_CSftRst_Msk; /* Core soft
 1200              	 .loc 2 434 0 is_stmt 1
 1201 00f6 3D4B     	 ldr r3,.L89
 1202 00f8 1B68     	 ldr r3,[r3]
 1203 00fa 3C4A     	 ldr r2,.L89
 1204 00fc 1268     	 ldr r2,[r2]
 1205 00fe 1269     	 ldr r2,[r2,#16]
 1206 0100 42F00102 	 orr r2,r2,#1
 1207 0104 1A61     	 str r2,[r3,#16]
 435:../Libraries/XMCLib/src/xmc_usbh.c **** 
 436:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_CSftRst_Msk)  != 0U) /* wait 
 1208              	 .loc 2 436 0
 1209 0106 00BF     	 nop
 1210              	.L84:
 1211              	 .loc 2 436 0 is_stmt 0 discriminator 1
 1212 0108 384B     	 ldr r3,.L89
 1213 010a 1B68     	 ldr r3,[r3]
 1214 010c 1B69     	 ldr r3,[r3,#16]
 1215 010e 03F00103 	 and r3,r3,#1
 1216 0112 002B     	 cmp r3,#0
 1217 0114 F8D1     	 bne .L84
 437:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 438:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 439:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 440:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1218              	 .loc 2 440 0 is_stmt 1
 1219 0116 6420     	 movs r0,#100
 1220 0118 FFF7FEFF 	 bl XMC_USBH_osDelay
 441:../Libraries/XMCLib/src/xmc_usbh.c **** 
 442:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1221              	 .loc 2 442 0
 1222 011c 334B     	 ldr r3,.L89
 1223 011e 0022     	 movs r2,#0
 1224 0120 9A74     	 strb r2,[r3,#18]
 443:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1225              	 .loc 2 443 0
 1226 0122 3448     	 ldr r0,.L89+8
 1227 0124 0021     	 movs r1,#0
 1228 0126 4FF4E072 	 mov r2,#448
 1229 012a FFF7FEFF 	 bl memset
 444:../Libraries/XMCLib/src/xmc_usbh.c **** 
 445:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Created local copy of GUSBCFG to avoid side effects*/
 446:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_value = XMC_USBH0_device.global_register->GUSBCFG;
 1230              	 .loc 2 446 0
 1231 012e 2F4B     	 ldr r3,.L89
 1232 0130 1B68     	 ldr r3,[r3]
 1233 0132 DB68     	 ldr r3,[r3,#12]
 1234 0134 BB60     	 str r3,[r7,#8]
 447:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1235              	 .loc 2 447 0
 1236 0136 BB68     	 ldr r3,[r7,#8]
 1237 0138 03F00053 	 and r3,r3,#536870912
 1238 013c 002B     	 cmp r3,#0
 1239 013e 04D0     	 beq .L85
 448:../Libraries/XMCLib/src/xmc_usbh.c ****           ((loc_value & USB_GUSBCFG_ForceDevMode_Msk) != 0U))
 1240              	 .loc 2 448 0 discriminator 1
 1241 0140 BB68     	 ldr r3,[r7,#8]
 1242 0142 03F08043 	 and r3,r3,#1073741824
 447:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1243              	 .loc 2 447 0 discriminator 1
 1244 0146 002B     	 cmp r3,#0
 1245 0148 12D0     	 beq .L86
 1246              	.L85:
 449:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 450:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG &= (uint32_t)~USB_GUSBCFG_ForceDevMode_Msk;      
 1247              	 .loc 2 450 0
 1248 014a 284B     	 ldr r3,.L89
 1249 014c 1B68     	 ldr r3,[r3]
 1250 014e 274A     	 ldr r2,.L89
 1251 0150 1268     	 ldr r2,[r2]
 1252 0152 D268     	 ldr r2,[r2,#12]
 1253 0154 22F08042 	 bic r2,r2,#1073741824
 1254 0158 DA60     	 str r2,[r3,#12]
 451:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG |=  (uint32_t)USB_GUSBCFG_ForceHstMode_Msk;      
 1255              	 .loc 2 451 0
 1256 015a 244B     	 ldr r3,.L89
 1257 015c 1B68     	 ldr r3,[r3]
 1258 015e 234A     	 ldr r2,.L89
 1259 0160 1268     	 ldr r2,[r2]
 1260 0162 D268     	 ldr r2,[r2,#12]
 1261 0164 42F00052 	 orr r2,r2,#536870912
 1262 0168 DA60     	 str r2,[r3,#12]
 452:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_USBH_osDelay(100U);
 1263              	 .loc 2 452 0
 1264 016a 6420     	 movs r0,#100
 1265 016c FFF7FEFF 	 bl XMC_USBH_osDelay
 1266              	.L86:
 453:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 454:../Libraries/XMCLib/src/xmc_usbh.c **** 
 455:../Libraries/XMCLib/src/xmc_usbh.c ****       /* FS only, even if HS is supported */
 456:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG     |=  (uint32_t)(0x200U | USB_CH_HCFG_FSLSSUP(1));
 1267              	 .loc 2 456 0
 1268 0170 1E4B     	 ldr r3,.L89
 1269 0172 1B68     	 ldr r3,[r3]
 1270 0174 1D4A     	 ldr r2,.L89
 1271 0176 1268     	 ldr r2,[r2]
 1272 0178 D2F80024 	 ldr r2,[r2,#1024]
 1273 017c 42F40172 	 orr r2,r2,#516
 1274 0180 C3F80024 	 str r2,[r3,#1024]
 457:../Libraries/XMCLib/src/xmc_usbh.c **** 
 458:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Rx FIFO setting */
 459:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRXFSIZ   = (RX_FIFO_SIZE/4U);
 1275              	 .loc 2 459 0
 1276 0184 194B     	 ldr r3,.L89
 1277 0186 1B68     	 ldr r3,[r3]
 1278 0188 4FF48D72 	 mov r2,#282
 1279 018c 5A62     	 str r2,[r3,#36]
 460:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Non-periodic Tx FIFO setting */
 461:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GNPTXFSIZ_HOSTMODE = (((uint32_t)(TX_FIFO_SIZE_NON_PERI/4U)
 1280              	 .loc 2 461 0
 1281 018e 174B     	 ldr r3,.L89
 1282 0190 1B68     	 ldr r3,[r3]
 1283 0192 194A     	 ldr r2,.L89+12
 1284 0194 9A62     	 str r2,[r3,#40]
 462:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Periodic Tx FIFO setting */
 463:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPTXFSIZ  = ((uint32_t)(TX_FIFO_SIZE_PERI / 4U) << 16U) | (
 1285              	 .loc 2 463 0
 1286 0196 154B     	 ldr r3,.L89
 1287 0198 1B68     	 ldr r3,[r3]
 1288 019a 184A     	 ldr r2,.L89+16
 1289 019c C3F80021 	 str r2,[r3,#256]
 464:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable channel interrupts */
 465:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HAINTMSK  = ((uint32_t)1U << USBH0_MAX_PIPE_NUM) - 1U;
 1290              	 .loc 2 465 0
 1291 01a0 124B     	 ldr r3,.L89
 1292 01a2 1B68     	 ldr r3,[r3]
 1293 01a4 43F6FF72 	 movw r2,#16383
 1294 01a8 C3F81824 	 str r2,[r3,#1048]
 466:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Unmask interrupts */
 467:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GINTMSK_HOSTMODE   = (
 1295              	 .loc 2 467 0
 1296 01ac 0F4B     	 ldr r3,.L89
 1297 01ae 1B68     	 ldr r3,[r3]
 1298 01b0 134A     	 ldr r2,.L89+20
 1299 01b2 9A61     	 str r2,[r3,#24]
 468:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTSTS_HOSTMODE_DisconnInt_Msk |
 469:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_HChIntMsk_Msk    |
 470:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_PrtIntMsk_Msk   |
 471:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_RxFLvlMsk_Msk |
 472:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_SofMsk_Msk  |
 473:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_WkUpIntMsk_Msk
 474:../Libraries/XMCLib/src/xmc_usbh.c ****                        )   ;
 475:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set powered state */
 476:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state = state;
 1300              	 .loc 2 476 0
 1301 01b4 0D4A     	 ldr r2,.L89
 1302 01b6 FB79     	 ldrb r3,[r7,#7]
 1303 01b8 5374     	 strb r3,[r2,#17]
 477:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable interrupts */
 478:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  |=  (uint32_t)USB_GAHBCFG_GlblIntrMsk_Msk;
 1304              	 .loc 2 478 0
 1305 01ba 0C4B     	 ldr r3,.L89
 1306 01bc 1B68     	 ldr r3,[r3]
 1307 01be 0B4A     	 ldr r2,.L89
 1308 01c0 1268     	 ldr r2,[r2]
 1309 01c2 9268     	 ldr r2,[r2,#8]
 1310 01c4 42F00102 	 orr r2,r2,#1
 1311 01c8 9A60     	 str r2,[r3,#8]
 479:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set highest interrupt priority */
 480:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_SetPriority (USB0_0_IRQn, 0U);
 1312              	 .loc 2 480 0
 1313 01ca 6B20     	 movs r0,#107
 1314 01cc 0021     	 movs r1,#0
 1315 01ce FFF7FEFF 	 bl NVIC_SetPriority
 481:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_EnableIRQ   (USB0_0_IRQn);
 1316              	 .loc 2 481 0
 1317 01d2 6B20     	 movs r0,#107
 1318 01d4 FFF7FEFF 	 bl NVIC_EnableIRQ
 482:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1319              	 .loc 2 482 0
 1320 01d8 02E0     	 b .L80
 1321              	.L88:
 483:../Libraries/XMCLib/src/xmc_usbh.c ****     default:
 484:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_UNSUPPORTED;
 1322              	 .loc 2 484 0
 1323 01da 6FF00303 	 mvn r3,#3
 1324 01de FB60     	 str r3,[r7,#12]
 1325              	.L80:
 485:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 486:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1326              	 .loc 2 486 0
 1327 01e0 FB68     	 ldr r3,[r7,#12]
 487:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1328              	 .loc 2 487 0
 1329 01e2 1846     	 mov r0,r3
 1330 01e4 1037     	 adds r7,r7,#16
 1331              	.LCFI60:
 1332              	 .cfi_def_cfa_offset 8
 1333 01e6 BD46     	 mov sp,r7
 1334              	.LCFI61:
 1335              	 .cfi_def_cfa_register 13
 1336              	 
 1337 01e8 80BD     	 pop {r7,pc}
 1338              	.L90:
 1339 01ea 00BF     	 .align 2
 1340              	.L89:
 1341 01ec 00000000 	 .word XMC_USBH0_device
 1342 01f0 80000020 	 .word 536871040
 1343 01f4 00000000 	 .word pipe
 1344 01f8 1A011000 	 .word 1048858
 1345 01fc 2A010001 	 .word 16777514
 1346 0200 180000A3 	 .word -1560281064
 1347              	 .cfi_endproc
 1348              	.LFE182:
 1350              	 .section .text.XMC_USBH_PortVbusOnOff,"ax",%progbits
 1351              	 .align 2
 1352              	 .thumb
 1353              	 .thumb_func
 1355              	XMC_USBH_PortVbusOnOff:
 1356              	.LFB183:
 488:../Libraries/XMCLib/src/xmc_usbh.c **** 
 489:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 490:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 491:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param vbus VBUS state - \n
 492:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b false VBUS off
 493:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b true  VBUS on
 494:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 495:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 496:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 497:../Libraries/XMCLib/src/xmc_usbh.c ****  * Set USB port VBUS on/off.
 498:../Libraries/XMCLib/src/xmc_usbh.c **** */
 499:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortVbusOnOff (uint8_t port, bool vbus) {
 1357              	 .loc 2 499 0
 1358              	 .cfi_startproc
 1359              	 
 1360              	 
 1361 0000 80B5     	 push {r7,lr}
 1362              	.LCFI62:
 1363              	 .cfi_def_cfa_offset 8
 1364              	 .cfi_offset 7,-8
 1365              	 .cfi_offset 14,-4
 1366 0002 84B0     	 sub sp,sp,#16
 1367              	.LCFI63:
 1368              	 .cfi_def_cfa_offset 24
 1369 0004 00AF     	 add r7,sp,#0
 1370              	.LCFI64:
 1371              	 .cfi_def_cfa_register 7
 1372 0006 0346     	 mov r3,r0
 1373 0008 0A46     	 mov r2,r1
 1374 000a FB71     	 strb r3,[r7,#7]
 1375 000c 1346     	 mov r3,r2
 1376 000e BB71     	 strb r3,[r7,#6]
 500:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1377              	 .loc 2 500 0
 1378 0010 0023     	 movs r3,#0
 1379 0012 FB60     	 str r3,[r7,#12]
 501:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1380              	 .loc 2 501 0
 1381 0014 1F4B     	 ldr r3,.L97
 1382 0016 5B7C     	 ldrb r3,[r3,#17]
 1383 0018 002B     	 cmp r3,#0
 1384 001a 03D1     	 bne .L92
 502:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 503:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1385              	 .loc 2 503 0
 1386 001c 4FF0FF33 	 mov r3,#-1
 1387 0020 FB60     	 str r3,[r7,#12]
 1388 0022 32E0     	 b .L93
 1389              	.L92:
 504:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 505:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 506:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 507:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1390              	 .loc 2 507 0
 1391 0024 FB79     	 ldrb r3,[r7,#7]
 1392 0026 002B     	 cmp r3,#0
 1393 0028 03D0     	 beq .L94
 508:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 509:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1394              	 .loc 2 509 0
 1395 002a 6FF00403 	 mvn r3,#4
 1396 002e FB60     	 str r3,[r7,#12]
 1397 0030 2BE0     	 b .L93
 1398              	.L94:
 510:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 511:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 512:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 513:../Libraries/XMCLib/src/xmc_usbh.c ****       if (vbus != 0U) {
 1399              	 .loc 2 513 0
 1400 0032 BB79     	 ldrb r3,[r7,#6]
 1401 0034 002B     	 cmp r3,#0
 1402 0036 14D0     	 beq .L95
 514:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power on */
 515:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT |=  (uint32_t)USB_HPRT_PrtPwr_Msk;
 1403              	 .loc 2 515 0
 1404 0038 164B     	 ldr r3,.L97
 1405 003a 1B68     	 ldr r3,[r3]
 1406 003c 154A     	 ldr r2,.L97
 1407 003e 1268     	 ldr r2,[r2]
 1408 0040 D2F84024 	 ldr r2,[r2,#1088]
 1409 0044 42F48052 	 orr r2,r2,#4096
 1410 0048 C3F84024 	 str r2,[r3,#1088]
 516:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 1411              	 .loc 2 516 0
 1412 004c 124B     	 ldr r3,.L97+4
 1413 004e 1A68     	 ldr r2,[r3]
 1414 0050 124B     	 ldr r3,.L97+8
 1415 0052 1B68     	 ldr r3,[r3]
 1416 0054 DBB2     	 uxtb r3,r3
 1417 0056 1046     	 mov r0,r2
 1418 0058 1946     	 mov r1,r3
 1419 005a 8822     	 movs r2,#136
 1420 005c FFF7FEFF 	 bl XMC_GPIO_SetMode
 1421 0060 13E0     	 b .L93
 1422              	.L95:
 517:../Libraries/XMCLib/src/xmc_usbh.c ****       } else {
 518:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power off */
 519:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT &= (uint32_t)~USB_HPRT_PrtPwr_Msk;
 1423              	 .loc 2 519 0
 1424 0062 0C4B     	 ldr r3,.L97
 1425 0064 1B68     	 ldr r3,[r3]
 1426 0066 0B4A     	 ldr r2,.L97
 1427 0068 1268     	 ldr r2,[r2]
 1428 006a D2F84024 	 ldr r2,[r2,#1088]
 1429 006e 22F48052 	 bic r2,r2,#4096
 1430 0072 C3F84024 	 str r2,[r3,#1088]
 520:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_INPUT_TRISTATE);
 1431              	 .loc 2 520 0
 1432 0076 084B     	 ldr r3,.L97+4
 1433 0078 1A68     	 ldr r2,[r3]
 1434 007a 084B     	 ldr r3,.L97+8
 1435 007c 1B68     	 ldr r3,[r3]
 1436 007e DBB2     	 uxtb r3,r3
 1437 0080 1046     	 mov r0,r2
 1438 0082 1946     	 mov r1,r3
 1439 0084 0022     	 movs r2,#0
 1440 0086 FFF7FEFF 	 bl XMC_GPIO_SetMode
 1441              	.L93:
 521:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 522:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 523:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 524:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1442              	 .loc 2 524 0
 1443 008a FB68     	 ldr r3,[r7,#12]
 525:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1444              	 .loc 2 525 0
 1445 008c 1846     	 mov r0,r3
 1446 008e 1037     	 adds r7,r7,#16
 1447              	.LCFI65:
 1448              	 .cfi_def_cfa_offset 8
 1449 0090 BD46     	 mov sp,r7
 1450              	.LCFI66:
 1451              	 .cfi_def_cfa_register 13
 1452              	 
 1453 0092 80BD     	 pop {r7,pc}
 1454              	.L98:
 1455              	 .align 2
 1456              	.L97:
 1457 0094 00000000 	 .word XMC_USBH0_device
 1458 0098 00000000 	 .word VBUS_port
 1459 009c 00000000 	 .word VBUS_pin
 1460              	 .cfi_endproc
 1461              	.LFE183:
 1463              	 .section .text.XMC_USBH_PortReset,"ax",%progbits
 1464              	 .align 2
 1465              	 .thumb
 1466              	 .thumb_func
 1468              	XMC_USBH_PortReset:
 1469              	.LFB184:
 526:../Libraries/XMCLib/src/xmc_usbh.c **** 
 527:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 528:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 529:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t Execution status. \ref Execution_status
 530:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 531:../Libraries/XMCLib/src/xmc_usbh.c ****  * Do USB port reset. Port reset should honor the requirement of 50ms delay before enabling.
 532:../Libraries/XMCLib/src/xmc_usbh.c ****  * The function depends on implementation of XMC_USBH_osDelay() for 1ms delay to achieve required d
 533:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 534:../Libraries/XMCLib/src/xmc_usbh.c **** */
 535:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortReset (uint8_t port) {
 1470              	 .loc 2 535 0
 1471              	 .cfi_startproc
 1472              	 
 1473              	 
 1474 0000 80B5     	 push {r7,lr}
 1475              	.LCFI67:
 1476              	 .cfi_def_cfa_offset 8
 1477              	 .cfi_offset 7,-8
 1478              	 .cfi_offset 14,-4
 1479 0002 84B0     	 sub sp,sp,#16
 1480              	.LCFI68:
 1481              	 .cfi_def_cfa_offset 24
 1482 0004 00AF     	 add r7,sp,#0
 1483              	.LCFI69:
 1484              	 .cfi_def_cfa_register 7
 1485 0006 0346     	 mov r3,r0
 1486 0008 FB71     	 strb r3,[r7,#7]
 536:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 537:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1487              	 .loc 2 537 0
 1488 000a 0023     	 movs r3,#0
 1489 000c FB60     	 str r3,[r7,#12]
 538:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1490              	 .loc 2 538 0
 1491 000e 254B     	 ldr r3,.L105
 1492 0010 5B7C     	 ldrb r3,[r3,#17]
 1493 0012 002B     	 cmp r3,#0
 1494 0014 03D1     	 bne .L100
 539:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 540:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1495              	 .loc 2 540 0
 1496 0016 4FF0FF33 	 mov r3,#-1
 1497 001a FB60     	 str r3,[r7,#12]
 1498 001c 3CE0     	 b .L101
 1499              	.L100:
 541:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 542:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 543:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 544:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1500              	 .loc 2 544 0
 1501 001e FB79     	 ldrb r3,[r7,#7]
 1502 0020 002B     	 cmp r3,#0
 1503 0022 02D0     	 beq .L102
 545:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 546:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1504              	 .loc 2 546 0
 1505 0024 6FF00403 	 mvn r3,#4
 1506 0028 FB60     	 str r3,[r7,#12]
 1507              	.L102:
 547:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 548:../Libraries/XMCLib/src/xmc_usbh.c **** 
 549:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.port_reset_active = true;
 1508              	 .loc 2 549 0
 1509 002a 1E4B     	 ldr r3,.L105
 1510 002c 0122     	 movs r2,#1
 1511 002e 9A74     	 strb r2,[r3,#18]
 550:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt  =  XMC_USBH0_device.global_register->HPRT;
 1512              	 .loc 2 550 0
 1513 0030 1C4B     	 ldr r3,.L105
 1514 0032 1B68     	 ldr r3,[r3]
 1515 0034 D3F84034 	 ldr r3,[r3,#1088]
 1516 0038 BB60     	 str r3,[r7,#8]
 551:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtEna_Msk;                            /* Disable port */
 1517              	 .loc 2 551 0
 1518 003a BB68     	 ldr r3,[r7,#8]
 1519 003c 23F00403 	 bic r3,r3,#4
 1520 0040 BB60     	 str r3,[r7,#8]
 552:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt |= (uint32_t)USB_HPRT_PrtRst_Msk;                            /* Port reset */
 1521              	 .loc 2 552 0
 1522 0042 BB68     	 ldr r3,[r7,#8]
 1523 0044 43F48073 	 orr r3,r3,#256
 1524 0048 BB60     	 str r3,[r7,#8]
 553:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1525              	 .loc 2 553 0
 1526 004a 164B     	 ldr r3,.L105
 1527 004c 1B68     	 ldr r3,[r3]
 1528 004e BA68     	 ldr r2,[r7,#8]
 1529 0050 C3F84024 	 str r2,[r3,#1088]
 554:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait at least 50ms *
 1530              	 .loc 2 554 0
 1531 0054 3220     	 movs r0,#50
 1532 0056 FFF7FEFF 	 bl XMC_USBH_osDelay
 555:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtRst_Msk;                            /* Clear port reset */
 1533              	 .loc 2 555 0
 1534 005a BB68     	 ldr r3,[r7,#8]
 1535 005c 23F48073 	 bic r3,r3,#256
 1536 0060 BB60     	 str r3,[r7,#8]
 556:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1537              	 .loc 2 556 0
 1538 0062 104B     	 ldr r3,.L105
 1539 0064 1B68     	 ldr r3,[r3]
 1540 0066 BA68     	 ldr r2,[r7,#8]
 1541 0068 C3F84024 	 str r2,[r3,#1088]
 557:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait for ISR */
 1542              	 .loc 2 557 0
 1543 006c 3220     	 movs r0,#50
 1544 006e FFF7FEFF 	 bl XMC_USBH_osDelay
 558:../Libraries/XMCLib/src/xmc_usbh.c **** 
 559:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Wait for the port to be enabled*/
 560:../Libraries/XMCLib/src/xmc_usbh.c ****     while ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtEna_Msk) == 0U)
 1545              	 .loc 2 560 0
 1546 0072 00BF     	 nop
 1547              	.L103:
 1548              	 .loc 2 560 0 is_stmt 0 discriminator 1
 1549 0074 0B4B     	 ldr r3,.L105
 1550 0076 1B68     	 ldr r3,[r3]
 1551 0078 D3F84034 	 ldr r3,[r3,#1088]
 1552 007c 03F00403 	 and r3,r3,#4
 1553 0080 002B     	 cmp r3,#0
 1554 0082 F7D0     	 beq .L103
 561:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 562:../Libraries/XMCLib/src/xmc_usbh.c ****       /*wait*/
 563:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 564:../Libraries/XMCLib/src/xmc_usbh.c **** 
 565:../Libraries/XMCLib/src/xmc_usbh.c ****     if (XMC_USBH0_device.port_reset_active == true)
 1555              	 .loc 2 565 0 is_stmt 1
 1556 0084 074B     	 ldr r3,.L105
 1557 0086 9B7C     	 ldrb r3,[r3,#18]
 1558 0088 002B     	 cmp r3,#0
 1559 008a 05D0     	 beq .L101
 566:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 567:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active = false;
 1560              	 .loc 2 567 0
 1561 008c 054B     	 ldr r3,.L105
 1562 008e 0022     	 movs r2,#0
 1563 0090 9A74     	 strb r2,[r3,#18]
 568:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR;                               /* reset not confirmed inside I
 1564              	 .loc 2 568 0
 1565 0092 4FF0FF33 	 mov r3,#-1
 1566 0096 FB60     	 str r3,[r7,#12]
 1567              	.L101:
 569:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 570:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 571:../Libraries/XMCLib/src/xmc_usbh.c **** 
 572:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1568              	 .loc 2 572 0
 1569 0098 FB68     	 ldr r3,[r7,#12]
 573:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1570              	 .loc 2 573 0
 1571 009a 1846     	 mov r0,r3
 1572 009c 1037     	 adds r7,r7,#16
 1573              	.LCFI70:
 1574              	 .cfi_def_cfa_offset 8
 1575 009e BD46     	 mov sp,r7
 1576              	.LCFI71:
 1577              	 .cfi_def_cfa_register 13
 1578              	 
 1579 00a0 80BD     	 pop {r7,pc}
 1580              	.L106:
 1581 00a2 00BF     	 .align 2
 1582              	.L105:
 1583 00a4 00000000 	 .word XMC_USBH0_device
 1584              	 .cfi_endproc
 1585              	.LFE184:
 1587              	 .section .text.XMC_USBH_PortSuspend,"ax",%progbits
 1588              	 .align 2
 1589              	 .thumb
 1590              	 .thumb_func
 1592              	XMC_USBH_PortSuspend:
 1593              	.LFB185:
 574:../Libraries/XMCLib/src/xmc_usbh.c **** 
 575:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 576:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 577:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref Execution_status
 578:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 579:../Libraries/XMCLib/src/xmc_usbh.c ****  * Suspend USB Port (stop generating SOFs).\n
 580:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 581:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 582:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortResume() \n
 583:../Libraries/XMCLib/src/xmc_usbh.c **** */
 584:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortSuspend (uint8_t port)
 585:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1594              	 .loc 2 585 0
 1595              	 .cfi_startproc
 1596              	 
 1597              	 
 1598              	 
 1599 0000 80B4     	 push {r7}
 1600              	.LCFI72:
 1601              	 .cfi_def_cfa_offset 4
 1602              	 .cfi_offset 7,-4
 1603 0002 85B0     	 sub sp,sp,#20
 1604              	.LCFI73:
 1605              	 .cfi_def_cfa_offset 24
 1606 0004 00AF     	 add r7,sp,#0
 1607              	.LCFI74:
 1608              	 .cfi_def_cfa_register 7
 1609 0006 0346     	 mov r3,r0
 1610 0008 FB71     	 strb r3,[r7,#7]
 586:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1611              	 .loc 2 586 0
 1612 000a 0023     	 movs r3,#0
 1613 000c FB60     	 str r3,[r7,#12]
 587:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 588:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1614              	 .loc 2 588 0
 1615 000e 194B     	 ldr r3,.L112
 1616 0010 5B7C     	 ldrb r3,[r3,#17]
 1617 0012 002B     	 cmp r3,#0
 1618 0014 03D1     	 bne .L108
 589:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 590:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1619              	 .loc 2 590 0
 1620 0016 4FF0FF33 	 mov r3,#-1
 1621 001a FB60     	 str r3,[r7,#12]
 1622 001c 22E0     	 b .L109
 1623              	.L108:
 591:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 592:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 593:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 594:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1624              	 .loc 2 594 0
 1625 001e FB79     	 ldrb r3,[r7,#7]
 1626 0020 002B     	 cmp r3,#0
 1627 0022 03D0     	 beq .L110
 595:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 596:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1628              	 .loc 2 596 0
 1629 0024 6FF00403 	 mvn r3,#4
 1630 0028 FB60     	 str r3,[r7,#12]
 1631 002a 1BE0     	 b .L109
 1632              	.L110:
 597:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 598:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 599:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 600:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1633              	 .loc 2 600 0
 1634 002c 114B     	 ldr r3,.L112
 1635 002e 1B68     	 ldr r3,[r3]
 1636 0030 D3F84034 	 ldr r3,[r3,#1088]
 1637 0034 BB60     	 str r3,[r7,#8]
 601:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1638              	 .loc 2 601 0
 1639 0036 BB68     	 ldr r3,[r7,#8]
 1640 0038 23F00403 	 bic r3,r3,#4
 1641 003c BB60     	 str r3,[r7,#8]
 602:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtSusp_Msk;
 1642              	 .loc 2 602 0
 1643 003e BB68     	 ldr r3,[r7,#8]
 1644 0040 43F08003 	 orr r3,r3,#128
 1645 0044 BB60     	 str r3,[r7,#8]
 603:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1646              	 .loc 2 603 0
 1647 0046 0B4B     	 ldr r3,.L112
 1648 0048 1B68     	 ldr r3,[r3]
 1649 004a BA68     	 ldr r2,[r7,#8]
 1650 004c C3F84024 	 str r2,[r3,#1088]
 604:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Stop PHY clock after suspending the bus*/
 605:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL |= XMC_USBH_PHY_CLK_STOP;
 1651              	 .loc 2 605 0
 1652 0050 084B     	 ldr r3,.L112
 1653 0052 1B68     	 ldr r3,[r3]
 1654 0054 074A     	 ldr r2,.L112
 1655 0056 1268     	 ldr r2,[r2]
 1656 0058 D2F8002E 	 ldr r2,[r2,#3584]
 1657 005c 42F00302 	 orr r2,r2,#3
 1658 0060 C3F8002E 	 str r2,[r3,#3584]
 1659              	.L109:
 606:../Libraries/XMCLib/src/xmc_usbh.c **** 
 607:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 608:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 609:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1660              	 .loc 2 609 0
 1661 0064 FB68     	 ldr r3,[r7,#12]
 610:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1662              	 .loc 2 610 0
 1663 0066 1846     	 mov r0,r3
 1664 0068 1437     	 adds r7,r7,#20
 1665              	.LCFI75:
 1666              	 .cfi_def_cfa_offset 4
 1667 006a BD46     	 mov sp,r7
 1668              	.LCFI76:
 1669              	 .cfi_def_cfa_register 13
 1670              	 
 1671 006c 5DF8047B 	 ldr r7,[sp],#4
 1672              	.LCFI77:
 1673              	 .cfi_restore 7
 1674              	 .cfi_def_cfa_offset 0
 1675 0070 7047     	 bx lr
 1676              	.L113:
 1677 0072 00BF     	 .align 2
 1678              	.L112:
 1679 0074 00000000 	 .word XMC_USBH0_device
 1680              	 .cfi_endproc
 1681              	.LFE185:
 1683              	 .section .text.XMC_USBH_PortResume,"ax",%progbits
 1684              	 .align 2
 1685              	 .thumb
 1686              	 .thumb_func
 1688              	XMC_USBH_PortResume:
 1689              	.LFB186:
 611:../Libraries/XMCLib/src/xmc_usbh.c **** 
 612:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 613:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 614:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return \ref Execution_status
 615:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 616:../Libraries/XMCLib/src/xmc_usbh.c ****  * Resume suspended USB port (start generating SOFs).\n
 617:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 618:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 619:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortSuspend() \n
 620:../Libraries/XMCLib/src/xmc_usbh.c **** */
 621:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortResume (uint8_t port)
 622:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1690              	 .loc 2 622 0
 1691              	 .cfi_startproc
 1692              	 
 1693              	 
 1694 0000 80B5     	 push {r7,lr}
 1695              	.LCFI78:
 1696              	 .cfi_def_cfa_offset 8
 1697              	 .cfi_offset 7,-8
 1698              	 .cfi_offset 14,-4
 1699 0002 84B0     	 sub sp,sp,#16
 1700              	.LCFI79:
 1701              	 .cfi_def_cfa_offset 24
 1702 0004 00AF     	 add r7,sp,#0
 1703              	.LCFI80:
 1704              	 .cfi_def_cfa_register 7
 1705 0006 0346     	 mov r3,r0
 1706 0008 FB71     	 strb r3,[r7,#7]
 623:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1707              	 .loc 2 623 0
 1708 000a 0023     	 movs r3,#0
 1709 000c FB60     	 str r3,[r7,#12]
 624:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 625:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1710              	 .loc 2 625 0
 1711 000e 204B     	 ldr r3,.L119
 1712 0010 5B7C     	 ldrb r3,[r3,#17]
 1713 0012 002B     	 cmp r3,#0
 1714 0014 03D1     	 bne .L115
 626:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 627:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1715              	 .loc 2 627 0
 1716 0016 4FF0FF33 	 mov r3,#-1
 1717 001a FB60     	 str r3,[r7,#12]
 1718 001c 33E0     	 b .L116
 1719              	.L115:
 628:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 629:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 630:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 631:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1720              	 .loc 2 631 0
 1721 001e FB79     	 ldrb r3,[r7,#7]
 1722 0020 002B     	 cmp r3,#0
 1723 0022 03D0     	 beq .L117
 632:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 633:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1724              	 .loc 2 633 0
 1725 0024 6FF00403 	 mvn r3,#4
 1726 0028 FB60     	 str r3,[r7,#12]
 1727 002a 2CE0     	 b .L116
 1728              	.L117:
 634:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 635:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 636:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 637:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Ungate PHY clock*/
 638:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 1729              	 .loc 2 638 0
 1730 002c 184B     	 ldr r3,.L119
 1731 002e 1B68     	 ldr r3,[r3]
 1732 0030 4FF48072 	 mov r2,#256
 1733 0034 C3F8002E 	 str r2,[r3,#3584]
 639:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Set resume bit*/
 640:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1734              	 .loc 2 640 0
 1735 0038 154B     	 ldr r3,.L119
 1736 003a 1B68     	 ldr r3,[r3]
 1737 003c D3F84034 	 ldr r3,[r3,#1088]
 1738 0040 BB60     	 str r3,[r7,#8]
 641:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1739              	 .loc 2 641 0
 1740 0042 BB68     	 ldr r3,[r7,#8]
 1741 0044 23F00403 	 bic r3,r3,#4
 1742 0048 BB60     	 str r3,[r7,#8]
 642:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtRes_Msk;
 1743              	 .loc 2 642 0
 1744 004a BB68     	 ldr r3,[r7,#8]
 1745 004c 43F04003 	 orr r3,r3,#64
 1746 0050 BB60     	 str r3,[r7,#8]
 643:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1747              	 .loc 2 643 0
 1748 0052 0F4B     	 ldr r3,.L119
 1749 0054 1B68     	 ldr r3,[r3]
 1750 0056 BA68     	 ldr r2,[r7,#8]
 1751 0058 C3F84024 	 str r2,[r3,#1088]
 644:../Libraries/XMCLib/src/xmc_usbh.c **** 
 645:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(20U);
 1752              	 .loc 2 645 0
 1753 005c 1420     	 movs r0,#20
 1754 005e FFF7FEFF 	 bl XMC_USBH_osDelay
 646:../Libraries/XMCLib/src/xmc_usbh.c **** 
 647:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1755              	 .loc 2 647 0
 1756 0062 0B4B     	 ldr r3,.L119
 1757 0064 1B68     	 ldr r3,[r3]
 1758 0066 D3F84034 	 ldr r3,[r3,#1088]
 1759 006a BB60     	 str r3,[r7,#8]
 648:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1760              	 .loc 2 648 0
 1761 006c BB68     	 ldr r3,[r7,#8]
 1762 006e 23F00403 	 bic r3,r3,#4
 1763 0072 BB60     	 str r3,[r7,#8]
 649:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 1764              	 .loc 2 649 0
 1765 0074 BB68     	 ldr r3,[r7,#8]
 1766 0076 23F04003 	 bic r3,r3,#64
 1767 007a BB60     	 str r3,[r7,#8]
 650:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1768              	 .loc 2 650 0
 1769 007c 044B     	 ldr r3,.L119
 1770 007e 1B68     	 ldr r3,[r3]
 1771 0080 BA68     	 ldr r2,[r7,#8]
 1772 0082 C3F84024 	 str r2,[r3,#1088]
 1773              	.L116:
 651:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 652:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 653:../Libraries/XMCLib/src/xmc_usbh.c ****   
 654:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1774              	 .loc 2 654 0
 1775 0086 FB68     	 ldr r3,[r7,#12]
 655:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1776              	 .loc 2 655 0
 1777 0088 1846     	 mov r0,r3
 1778 008a 1037     	 adds r7,r7,#16
 1779              	.LCFI81:
 1780              	 .cfi_def_cfa_offset 8
 1781 008c BD46     	 mov sp,r7
 1782              	.LCFI82:
 1783              	 .cfi_def_cfa_register 13
 1784              	 
 1785 008e 80BD     	 pop {r7,pc}
 1786              	.L120:
 1787              	 .align 2
 1788              	.L119:
 1789 0090 00000000 	 .word XMC_USBH0_device
 1790              	 .cfi_endproc
 1791              	.LFE186:
 1793              	 .section .text.XMC_USBH_PortGetState,"ax",%progbits
 1794              	 .align 2
 1795              	 .thumb
 1796              	 .thumb_func
 1798              	XMC_USBH_PortGetState:
 1799              	.LFB187:
 656:../Libraries/XMCLib/src/xmc_usbh.c **** 
 657:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 658:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 659:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PORT_STATE_t Port State
 660:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 661:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 662:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB port state. The state indicates if the port is connected, port speed
 663:../Libraries/XMCLib/src/xmc_usbh.c ****  * and port overcurrent status.
 664:../Libraries/XMCLib/src/xmc_usbh.c **** */
 665:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PORT_STATE_t XMC_USBH_PortGetState (uint8_t port)
 666:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1800              	 .loc 2 666 0
 1801              	 .cfi_startproc
 1802              	 
 1803              	 
 1804              	 
 1805 0000 80B4     	 push {r7}
 1806              	.LCFI83:
 1807              	 .cfi_def_cfa_offset 4
 1808              	 .cfi_offset 7,-4
 1809 0002 85B0     	 sub sp,sp,#20
 1810              	.LCFI84:
 1811              	 .cfi_def_cfa_offset 24
 1812 0004 00AF     	 add r7,sp,#0
 1813              	.LCFI85:
 1814              	 .cfi_def_cfa_register 7
 1815 0006 0346     	 mov r3,r0
 1816 0008 FB71     	 strb r3,[r7,#7]
 667:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PORT_STATE_t port_state = { 0U, 0U, 0U };
 1817              	 .loc 2 667 0
 1818 000a 3B7A     	 ldrb r3,[r7,#8]
 1819 000c 6FF30003 	 bfc r3,#0,#1
 1820 0010 3B72     	 strb r3,[r7,#8]
 1821 0012 3B7A     	 ldrb r3,[r7,#8]
 1822 0014 6FF34103 	 bfc r3,#1,#1
 1823 0018 3B72     	 strb r3,[r7,#8]
 1824 001a 3B7A     	 ldrb r3,[r7,#8]
 1825 001c 6FF38303 	 bfc r3,#2,#2
 1826 0020 3B72     	 strb r3,[r7,#8]
 668:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 669:../Libraries/XMCLib/src/xmc_usbh.c ****   
 670:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1827              	 .loc 2 670 0
 1828 0022 194B     	 ldr r3,.L128
 1829 0024 5B7C     	 ldrb r3,[r3,#17]
 1830 0026 002B     	 cmp r3,#0
 1831 0028 26D0     	 beq .L122
 671:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 672:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Do not update the port state*/
 673:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 674:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 675:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 676:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1832              	 .loc 2 676 0
 1833 002a FB79     	 ldrb r3,[r7,#7]
 1834 002c 002B     	 cmp r3,#0
 1835 002e 23D1     	 bne .L122
 677:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 678:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Do not update the port state*/
 679:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 680:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 681:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 682:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1836              	 .loc 2 682 0
 1837 0030 154B     	 ldr r3,.L128
 1838 0032 1B68     	 ldr r3,[r3]
 1839 0034 D3F84034 	 ldr r3,[r3,#1088]
 1840 0038 FB60     	 str r3,[r7,#12]
 683:../Libraries/XMCLib/src/xmc_usbh.c ****       if(((hprt & USB_HPRT_PrtConnSts_Msk) != 0U))
 1841              	 .loc 2 683 0
 1842 003a FB68     	 ldr r3,[r7,#12]
 1843 003c 03F00103 	 and r3,r3,#1
 1844 0040 002B     	 cmp r3,#0
 1845 0042 04D0     	 beq .L123
 684:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 685:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 1U;
 1846              	 .loc 2 685 0
 1847 0044 3B7A     	 ldrb r3,[r7,#8]
 1848 0046 43F00103 	 orr r3,r3,#1
 1849 004a 3B72     	 strb r3,[r7,#8]
 1850 004c 03E0     	 b .L124
 1851              	.L123:
 686:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 687:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 688:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 689:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 0U;
 1852              	 .loc 2 689 0
 1853 004e 3B7A     	 ldrb r3,[r7,#8]
 1854 0050 6FF30003 	 bfc r3,#0,#1
 1855 0054 3B72     	 strb r3,[r7,#8]
 1856              	.L124:
 690:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 691:../Libraries/XMCLib/src/xmc_usbh.c ****       port_state.overcurrent = 0U;
 1857              	 .loc 2 691 0
 1858 0056 3B7A     	 ldrb r3,[r7,#8]
 1859 0058 6FF34103 	 bfc r3,#1,#1
 1860 005c 3B72     	 strb r3,[r7,#8]
 692:../Libraries/XMCLib/src/xmc_usbh.c **** 
 693:../Libraries/XMCLib/src/xmc_usbh.c ****       switch ((uint32_t)((uint32_t)(hprt & USB_HPRT_PrtSpd_Msk) >> USB_HPRT_PrtSpd_Pos)) {
 1861              	 .loc 2 693 0
 1862 005e FB68     	 ldr r3,[r7,#12]
 1863 0060 03F4C023 	 and r3,r3,#393216
 1864 0064 5B0C     	 lsrs r3,r3,#17
 1865 0066 012B     	 cmp r3,#1
 1866 0068 00D0     	 beq .L126
 694:../Libraries/XMCLib/src/xmc_usbh.c ****         case 1U: /* Full speed */
 695:../Libraries/XMCLib/src/xmc_usbh.c ****          port_state.speed = XMC_USBH_SPEED_FULL;
 696:../Libraries/XMCLib/src/xmc_usbh.c ****          break;
 697:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 698:../Libraries/XMCLib/src/xmc_usbh.c ****          break;
 1867              	 .loc 2 698 0
 1868 006a 05E0     	 b .L122
 1869              	.L126:
 695:../Libraries/XMCLib/src/xmc_usbh.c ****          break;
 1870              	 .loc 2 695 0
 1871 006c 3B7A     	 ldrb r3,[r7,#8]
 1872 006e 0122     	 movs r2,#1
 1873 0070 62F38303 	 bfi r3,r2,#2,#2
 1874 0074 3B72     	 strb r3,[r7,#8]
 696:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 1875              	 .loc 2 696 0
 1876 0076 00BF     	 nop
 1877              	.L122:
 699:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 700:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 701:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 702:../Libraries/XMCLib/src/xmc_usbh.c ****   return port_state;
 1878              	 .loc 2 702 0
 1879 0078 BB68     	 ldr r3,[r7,#8]
 703:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1880              	 .loc 2 703 0
 1881 007a 1846     	 mov r0,r3
 1882 007c 1437     	 adds r7,r7,#20
 1883              	.LCFI86:
 1884              	 .cfi_def_cfa_offset 4
 1885 007e BD46     	 mov sp,r7
 1886              	.LCFI87:
 1887              	 .cfi_def_cfa_register 13
 1888              	 
 1889 0080 5DF8047B 	 ldr r7,[sp],#4
 1890              	.LCFI88:
 1891              	 .cfi_restore 7
 1892              	 .cfi_def_cfa_offset 0
 1893 0084 7047     	 bx lr
 1894              	.L129:
 1895 0086 00BF     	 .align 2
 1896              	.L128:
 1897 0088 00000000 	 .word XMC_USBH0_device
 1898              	 .cfi_endproc
 1899              	.LFE187:
 1901              	 .section .text.XMC_USBH_PipeCreate,"ax",%progbits
 1902              	 .align 2
 1903              	 .thumb
 1904              	 .thumb_func
 1906              	XMC_USBH_PipeCreate:
 1907              	.LFB188:
 704:../Libraries/XMCLib/src/xmc_usbh.c **** 
 705:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 706:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address
 707:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed
 708:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. This value should be 0 since hub is not supported.
 709:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port  USB port number. Only one port(0) is supported.
 710:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_addr Device endpoint address \n
 711:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.0..3: Address \n
 712:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.7:    Direction\n
 713:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_type Endpoint type (ARM_USB_ENDPOINT_xxx)
 714:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 715:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_interval Endpoint polling interval
 716:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PIPE_HANDLE Pipe handle is a pointer to pipe hardware base address.
 717:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 718:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 719:../Libraries/XMCLib/src/xmc_usbh.c ****  * Create/allocate a pipe configured with input parameters. The function looks for an unused pipe a
 720:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 721:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 722:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 723:../Libraries/XMCLib/src/xmc_usbh.c **** */
 724:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PIPE_HANDLE XMC_USBH_PipeCreate (uint8_t dev_addr, uint8_t dev_speed, uint8_t hub_a
 1908              	 .loc 2 724 0
 1909              	 .cfi_startproc
 1910              	 
 1911              	 
 1912 0000 90B5     	 push {r4,r7,lr}
 1913              	.LCFI89:
 1914              	 .cfi_def_cfa_offset 12
 1915              	 .cfi_offset 4,-12
 1916              	 .cfi_offset 7,-8
 1917              	 .cfi_offset 14,-4
 1918 0002 87B0     	 sub sp,sp,#28
 1919              	.LCFI90:
 1920              	 .cfi_def_cfa_offset 40
 1921 0004 00AF     	 add r7,sp,#0
 1922              	.LCFI91:
 1923              	 .cfi_def_cfa_register 7
 1924 0006 0446     	 mov r4,r0
 1925 0008 0846     	 mov r0,r1
 1926 000a 1146     	 mov r1,r2
 1927 000c 1A46     	 mov r2,r3
 1928 000e 2346     	 mov r3,r4
 1929 0010 FB71     	 strb r3,[r7,#7]
 1930 0012 0346     	 mov r3,r0
 1931 0014 BB71     	 strb r3,[r7,#6]
 1932 0016 0B46     	 mov r3,r1
 1933 0018 7B71     	 strb r3,[r7,#5]
 1934 001a 1346     	 mov r3,r2
 1935 001c 3B71     	 strb r3,[r7,#4]
 725:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 726:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 727:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t         i;
 728:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_val;
 729:../Libraries/XMCLib/src/xmc_usbh.c ****   
 730:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1936              	 .loc 2 730 0
 1937 001e 484B     	 ldr r3,.L146
 1938 0020 5B7C     	 ldrb r3,[r3,#17]
 1939 0022 002B     	 cmp r3,#0
 1940 0024 02D1     	 bne .L131
 731:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 732:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)NULL;
 1941              	 .loc 2 732 0
 1942 0026 0023     	 movs r3,#0
 1943 0028 7B61     	 str r3,[r7,#20]
 1944 002a 84E0     	 b .L132
 1945              	.L131:
 733:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 734:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 735:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 736:../Libraries/XMCLib/src/xmc_usbh.c ****    /* get first free pipe available */
 737:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 1946              	 .loc 2 737 0
 1947 002c 444B     	 ldr r3,.L146
 1948 002e 5B68     	 ldr r3,[r3,#4]
 1949 0030 7B61     	 str r3,[r7,#20]
 738:../Libraries/XMCLib/src/xmc_usbh.c **** 
 739:../Libraries/XMCLib/src/xmc_usbh.c ****     for (i = 0U; i < USBH0_MAX_PIPE_NUM; i++) {
 1950              	 .loc 2 739 0
 1951 0032 0023     	 movs r3,#0
 1952 0034 3B61     	 str r3,[r7,#16]
 1953 0036 0CE0     	 b .L133
 1954              	.L136:
 740:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1955              	 .loc 2 740 0
 1956 0038 7B69     	 ldr r3,[r7,#20]
 1957 003a 1B68     	 ldr r3,[r3]
 1958 003c 23F04043 	 bic r3,r3,#-1073741824
 1959 0040 002B     	 cmp r3,#0
 1960 0042 00D1     	 bne .L134
 741:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 742:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1961              	 .loc 2 742 0
 1962 0044 08E0     	 b .L135
 1963              	.L134:
 743:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 744:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch++;
 1964              	 .loc 2 744 0 discriminator 2
 1965 0046 7B69     	 ldr r3,[r7,#20]
 1966 0048 2033     	 adds r3,r3,#32
 1967 004a 7B61     	 str r3,[r7,#20]
 739:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1968              	 .loc 2 739 0 discriminator 2
 1969 004c 3B69     	 ldr r3,[r7,#16]
 1970 004e 0133     	 adds r3,r3,#1
 1971 0050 3B61     	 str r3,[r7,#16]
 1972              	.L133:
 739:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1973              	 .loc 2 739 0 is_stmt 0 discriminator 1
 1974 0052 3B69     	 ldr r3,[r7,#16]
 1975 0054 0D2B     	 cmp r3,#13
 1976 0056 EFD9     	 bls .L136
 1977              	.L135:
 745:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 746:../Libraries/XMCLib/src/xmc_usbh.c ****   
 747:../Libraries/XMCLib/src/xmc_usbh.c ****     /* free pipe found? */
 748:../Libraries/XMCLib/src/xmc_usbh.c ****     if (i == USBH0_MAX_PIPE_NUM)
 1978              	 .loc 2 748 0 is_stmt 1
 1979 0058 3B69     	 ldr r3,[r7,#16]
 1980 005a 0E2B     	 cmp r3,#14
 1981 005c 02D1     	 bne .L137
 749:../Libraries/XMCLib/src/xmc_usbh.c ****     { 
 750:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch = (USB0_CH_TypeDef *)NULL;
 1982              	 .loc 2 750 0
 1983 005e 0023     	 movs r3,#0
 1984 0060 7B61     	 str r3,[r7,#20]
 1985 0062 68E0     	 b .L132
 1986              	.L137:
 751:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 752:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 753:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 754:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 1987              	 .loc 2 754 0
 1988 0064 7B69     	 ldr r3,[r7,#20]
 1989 0066 364A     	 ldr r2,.L146
 1990 0068 5268     	 ldr r2,[r2,#4]
 1991 006a 9B1A     	 subs r3,r3,r2
 1992 006c 5B11     	 asrs r3,r3,#5
 1993 006e 5B01     	 lsls r3,r3,#5
 1994 0070 344A     	 ldr r2,.L146+4
 1995 0072 1344     	 add r3,r3,r2
 1996 0074 BB60     	 str r3,[r7,#8]
 755:../Libraries/XMCLib/src/xmc_usbh.c **** 
 756:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));  /* Initialize pipe structure */
 1997              	 .loc 2 756 0
 1998 0076 B868     	 ldr r0,[r7,#8]
 1999 0078 0021     	 movs r1,#0
 2000 007a 2022     	 movs r2,#32
 2001 007c FFF7FEFF 	 bl memset
 757:../Libraries/XMCLib/src/xmc_usbh.c **** 
 758:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Fill in all fields of Endpoint Descriptor */
 759:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Get the end point direction from the MSB of address*/
 760:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_val = 0U;
 2002              	 .loc 2 760 0
 2003 0080 0023     	 movs r3,#0
 2004 0082 FB60     	 str r3,[r7,#12]
 761:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ep_addr >> 7U) & 0x1U) == 0U)
 2005              	 .loc 2 761 0
 2006 0084 97F82830 	 ldrb r3,[r7,#40]
 2007 0088 DB09     	 lsrs r3,r3,#7
 2008 008a DBB2     	 uxtb r3,r3
 2009 008c 03F00103 	 and r3,r3,#1
 2010 0090 002B     	 cmp r3,#0
 2011 0092 01D1     	 bne .L138
 762:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 763:../Libraries/XMCLib/src/xmc_usbh.c ****         loc_val = 1U;
 2012              	 .loc 2 763 0
 2013 0094 0123     	 movs r3,#1
 2014 0096 FB60     	 str r3,[r7,#12]
 2015              	.L138:
 764:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 765:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch->HCCHAR = ((uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size))|
 2016              	 .loc 2 765 0
 2017 0098 3B8E     	 ldrh r3,[r7,#48]
 2018 009a C3F30A02 	 ubfx r2,r3,#0,#11
 766:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2019              	 .loc 2 766 0
 2020 009e 97F82830 	 ldrb r3,[r7,#40]
 2021 00a2 DB02     	 lsls r3,r3,#11
 2022 00a4 03F4F043 	 and r3,r3,#30720
 765:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2023              	 .loc 2 765 0
 2024 00a8 1A43     	 orrs r2,r2,r3
 767:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2025              	 .loc 2 767 0
 2026 00aa FB68     	 ldr r3,[r7,#12]
 2027 00ac DB03     	 lsls r3,r3,#15
 766:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2028              	 .loc 2 766 0
 2029 00ae 1A43     	 orrs r2,r2,r3
 768:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2030              	 .loc 2 768 0
 2031 00b0 97F82C30 	 ldrb r3,[r7,#44]
 2032 00b4 9B04     	 lsls r3,r3,#18
 2033 00b6 03F44023 	 and r3,r3,#786432
 767:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2034              	 .loc 2 767 0
 2035 00ba 1A43     	 orrs r2,r2,r3
 769:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_DEVADDR (dev_addr) ) ;
 2036              	 .loc 2 769 0
 2037 00bc FB79     	 ldrb r3,[r7,#7]
 2038 00be 9B05     	 lsls r3,r3,#22
 2039 00c0 03F0FE53 	 and r3,r3,#532676608
 768:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2040              	 .loc 2 768 0
 2041 00c4 1A43     	 orrs r2,r2,r3
 765:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2042              	 .loc 2 765 0
 2043 00c6 7B69     	 ldr r3,[r7,#20]
 2044 00c8 1A60     	 str r2,[r3]
 770:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Store Pipe settings */
 771:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2045              	 .loc 2 771 0
 2046 00ca BB68     	 ldr r3,[r7,#8]
 2047 00cc 3A8E     	 ldrh r2,[r7,#48]
 2048 00ce 9A82     	 strh r2,[r3,#20]
 772:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_type            = ep_type;
 2049              	 .loc 2 772 0
 2050 00d0 BB68     	 ldr r3,[r7,#8]
 2051 00d2 97F82C20 	 ldrb r2,[r7,#44]
 2052 00d6 9A76     	 strb r2,[r3,#26]
 773:../Libraries/XMCLib/src/xmc_usbh.c ****       switch (ep_type) {
 2053              	 .loc 2 773 0
 2054 00d8 97F82C30 	 ldrb r3,[r7,#44]
 2055 00dc 032B     	 cmp r3,#3
 2056 00de 29D8     	 bhi .L145
 2057 00e0 01A2     	 adr r2,.L141
 2058 00e2 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2059 00e6 00BF     	 .p2align 2
 2060              	.L141:
 2061 00e8 35010000 	 .word .L145+1
 2062 00ec F9000000 	 .word .L142+1
 2063 00f0 35010000 	 .word .L145+1
 2064 00f4 F9000000 	 .word .L142+1
 2065              	 .p2align 1
 2066              	.L142:
 774:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_CONTROL:
 775:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_BULK:
 776:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 777:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 778:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_INTERRUPT:
 779:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ep_interval > 0U) {
 2067              	 .loc 2 779 0
 2068 00f8 97F83430 	 ldrb r3,[r7,#52]
 2069 00fc 002B     	 cmp r3,#0
 2070 00fe 04D0     	 beq .L143
 780:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval_reload = ep_interval;
 2071              	 .loc 2 780 0
 2072 0100 97F83430 	 ldrb r3,[r7,#52]
 2073 0104 9AB2     	 uxth r2,r3
 2074 0106 BB68     	 ldr r3,[r7,#8]
 2075 0108 DA82     	 strh r2,[r3,#22]
 2076              	.L143:
 781:../Libraries/XMCLib/src/xmc_usbh.c ****           }
 782:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval = ptr_pipe->interval_reload;
 2077              	 .loc 2 782 0
 2078 010a BB68     	 ldr r3,[r7,#8]
 2079 010c DA8A     	 ldrh r2,[r3,#22]
 2080 010e BB68     	 ldr r3,[r7,#8]
 2081 0110 1A83     	 strh r2,[r3,#24]
 783:../Libraries/XMCLib/src/xmc_usbh.c ****           loc_val = ((((uint32_t)ep_max_packet_size >> 11U) + 1U) & 3U);
 2082              	 .loc 2 783 0
 2083 0112 3B8E     	 ldrh r3,[r7,#48]
 2084 0114 DB0A     	 lsrs r3,r3,#11
 2085 0116 9BB2     	 uxth r3,r3
 2086 0118 0133     	 adds r3,r3,#1
 2087 011a 03F00303 	 and r3,r3,#3
 2088 011e FB60     	 str r3,[r7,#12]
 784:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHARx_MCEC(loc_val);
 2089              	 .loc 2 784 0
 2090 0120 7B69     	 ldr r3,[r7,#20]
 2091 0122 1A68     	 ldr r2,[r3]
 2092 0124 FB68     	 ldr r3,[r7,#12]
 2093 0126 1B05     	 lsls r3,r3,#20
 2094 0128 03F44013 	 and r3,r3,#3145728
 2095 012c 1A43     	 orrs r2,r2,r3
 2096 012e 7B69     	 ldr r3,[r7,#20]
 2097 0130 1A60     	 str r2,[r3]
 785:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2098              	 .loc 2 785 0
 2099 0132 00E0     	 b .L132
 2100              	.L145:
 786:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 787:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2101              	 .loc 2 787 0
 2102 0134 00BF     	 nop
 2103              	.L132:
 788:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 789:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 790:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 791:../Libraries/XMCLib/src/xmc_usbh.c ****   return ((XMC_USBH_EP_HANDLE)ptr_ch);
 2104              	 .loc 2 791 0
 2105 0136 7B69     	 ldr r3,[r7,#20]
 792:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2106              	 .loc 2 792 0
 2107 0138 1846     	 mov r0,r3
 2108 013a 1C37     	 adds r7,r7,#28
 2109              	.LCFI92:
 2110              	 .cfi_def_cfa_offset 12
 2111 013c BD46     	 mov sp,r7
 2112              	.LCFI93:
 2113              	 .cfi_def_cfa_register 13
 2114              	 
 2115 013e 90BD     	 pop {r4,r7,pc}
 2116              	.L147:
 2117              	 .align 2
 2118              	.L146:
 2119 0140 00000000 	 .word XMC_USBH0_device
 2120 0144 00000000 	 .word pipe
 2121              	 .cfi_endproc
 2122              	.LFE188:
 2124              	 .section .text.XMC_USBH_PipeModify,"ax",%progbits
 2125              	 .align 2
 2126              	 .thumb
 2127              	 .thumb_func
 2129              	XMC_USBH_PipeModify:
 2130              	.LFB189:
 793:../Libraries/XMCLib/src/xmc_usbh.c **** 
 794:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 795:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 796:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address to be configured for the pipe.
 797:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed class.
 798:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. It should be 0 since hub is not supported.
 799:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port USB port number. Only one port(0) is supported.
 800:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 801:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 802:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 803:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 804:../Libraries/XMCLib/src/xmc_usbh.c ****  * Modify an existing pipe with input parameters. It can be used to configure the pipe after receiv
 805:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 806:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 807:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 808:../Libraries/XMCLib/src/xmc_usbh.c **** */
 809:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeModify (XMC_USBH_PIPE_HANDLE pipe_hndl, uint8_t dev_addr, uint8_t dev_s
 2131              	 .loc 2 809 0
 2132              	 .cfi_startproc
 2133              	 
 2134              	 
 2135              	 
 2136 0000 80B4     	 push {r7}
 2137              	.LCFI94:
 2138              	 .cfi_def_cfa_offset 4
 2139              	 .cfi_offset 7,-4
 2140 0002 87B0     	 sub sp,sp,#28
 2141              	.LCFI95:
 2142              	 .cfi_def_cfa_offset 32
 2143 0004 00AF     	 add r7,sp,#0
 2144              	.LCFI96:
 2145              	 .cfi_def_cfa_register 7
 2146 0006 7860     	 str r0,[r7,#4]
 2147 0008 0846     	 mov r0,r1
 2148 000a 1146     	 mov r1,r2
 2149 000c 1A46     	 mov r2,r3
 2150 000e 0346     	 mov r3,r0
 2151 0010 FB70     	 strb r3,[r7,#3]
 2152 0012 0B46     	 mov r3,r1
 2153 0014 BB70     	 strb r3,[r7,#2]
 2154 0016 1346     	 mov r3,r2
 2155 0018 7B70     	 strb r3,[r7,#1]
 810:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 811:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 812:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t   hcchar;
 813:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2156              	 .loc 2 813 0
 2157 001a 0023     	 movs r3,#0
 2158 001c 7B61     	 str r3,[r7,#20]
 814:../Libraries/XMCLib/src/xmc_usbh.c **** 
 815:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2159              	 .loc 2 815 0
 2160 001e 204B     	 ldr r3,.L154
 2161 0020 5B7C     	 ldrb r3,[r3,#17]
 2162 0022 002B     	 cmp r3,#0
 2163 0024 03D1     	 bne .L149
 816:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 817:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2164              	 .loc 2 817 0
 2165 0026 4FF0FF33 	 mov r3,#-1
 2166 002a 7B61     	 str r3,[r7,#20]
 2167 002c 31E0     	 b .L150
 2168              	.L149:
 818:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 819:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 820:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 821:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2169              	 .loc 2 821 0
 2170 002e 7B68     	 ldr r3,[r7,#4]
 2171 0030 002B     	 cmp r3,#0
 2172 0032 03D1     	 bne .L151
 822:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 823:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2173              	 .loc 2 823 0
 2174 0034 6FF00403 	 mvn r3,#4
 2175 0038 7B61     	 str r3,[r7,#20]
 2176 003a 2AE0     	 b .L150
 2177              	.L151:
 824:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 825:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 826:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 827:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2178              	 .loc 2 827 0
 2179 003c 7B68     	 ldr r3,[r7,#4]
 2180 003e 3B61     	 str r3,[r7,#16]
 828:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2181              	 .loc 2 828 0
 2182 0040 3B69     	 ldr r3,[r7,#16]
 2183 0042 174A     	 ldr r2,.L154
 2184 0044 5268     	 ldr r2,[r2,#4]
 2185 0046 9B1A     	 subs r3,r3,r2
 2186 0048 5B11     	 asrs r3,r3,#5
 2187 004a 5B01     	 lsls r3,r3,#5
 2188 004c 154A     	 ldr r2,.L154+4
 2189 004e 1344     	 add r3,r3,r2
 2190 0050 FB60     	 str r3,[r7,#12]
 829:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2191              	 .loc 2 829 0
 2192 0052 FB68     	 ldr r3,[r7,#12]
 2193 0054 DB7E     	 ldrb r3,[r3,#27]
 2194 0056 002B     	 cmp r3,#0
 2195 0058 03D0     	 beq .L152
 830:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 831:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2196              	 .loc 2 831 0
 2197 005a 6FF00103 	 mvn r3,#1
 2198 005e 7B61     	 str r3,[r7,#20]
 2199 0060 17E0     	 b .L150
 2200              	.L152:
 832:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 833:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 834:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 835:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Fill in all fields of channel */
 836:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar  =   ptr_ch->HCCHAR;
 2201              	 .loc 2 836 0
 2202 0062 3B69     	 ldr r3,[r7,#16]
 2203 0064 1B68     	 ldr r3,[r3]
 2204 0066 BB60     	 str r3,[r7,#8]
 837:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Clear fields */
 838:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar &= (uint32_t)~(USB_CH_HCCHAR_MPS_Msk | USB_CH_HCCHAR_DevAddr_Msk)  ;
 2205              	 .loc 2 838 0
 2206 0068 BA68     	 ldr r2,[r7,#8]
 2207 006a 0F4B     	 ldr r3,.L154+8
 2208 006c 1340     	 ands r3,r3,r2
 2209 006e BB60     	 str r3,[r7,#8]
 839:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Set fields */
 840:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar |= (uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size) | (USB_CH_HCCHARx_DEVADDR(dev_a
 2210              	 .loc 2 840 0
 2211 0070 BB8C     	 ldrh r3,[r7,#36]
 2212 0072 C3F30A02 	 ubfx r2,r3,#0,#11
 2213 0076 FB78     	 ldrb r3,[r7,#3]
 2214 0078 9B05     	 lsls r3,r3,#22
 2215 007a 03F0FE53 	 and r3,r3,#532676608
 2216 007e 1343     	 orrs r3,r3,r2
 2217 0080 BA68     	 ldr r2,[r7,#8]
 2218 0082 1343     	 orrs r3,r3,r2
 2219 0084 BB60     	 str r3,[r7,#8]
 841:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR = hcchar;
 2220              	 .loc 2 841 0
 2221 0086 3B69     	 ldr r3,[r7,#16]
 2222 0088 BA68     	 ldr r2,[r7,#8]
 2223 008a 1A60     	 str r2,[r3]
 842:../Libraries/XMCLib/src/xmc_usbh.c **** 
 843:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2224              	 .loc 2 843 0
 2225 008c FB68     	 ldr r3,[r7,#12]
 2226 008e BA8C     	 ldrh r2,[r7,#36]
 2227 0090 9A82     	 strh r2,[r3,#20]
 2228              	.L150:
 844:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 845:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 846:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 847:../Libraries/XMCLib/src/xmc_usbh.c ****   
 848:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2229              	 .loc 2 848 0
 2230 0092 7B69     	 ldr r3,[r7,#20]
 849:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2231              	 .loc 2 849 0
 2232 0094 1846     	 mov r0,r3
 2233 0096 1C37     	 adds r7,r7,#28
 2234              	.LCFI97:
 2235              	 .cfi_def_cfa_offset 4
 2236 0098 BD46     	 mov sp,r7
 2237              	.LCFI98:
 2238              	 .cfi_def_cfa_register 13
 2239              	 
 2240 009a 5DF8047B 	 ldr r7,[sp],#4
 2241              	.LCFI99:
 2242              	 .cfi_restore 7
 2243              	 .cfi_def_cfa_offset 0
 2244 009e 7047     	 bx lr
 2245              	.L155:
 2246              	 .align 2
 2247              	.L154:
 2248 00a0 00000000 	 .word XMC_USBH0_device
 2249 00a4 00000000 	 .word pipe
 2250 00a8 00F83FE0 	 .word -532678656
 2251              	 .cfi_endproc
 2252              	.LFE189:
 2254              	 .section .text.XMC_USBH_PipeDelete,"ax",%progbits
 2255              	 .align 2
 2256              	 .thumb
 2257              	 .thumb_func
 2259              	XMC_USBH_PipeDelete:
 2260              	.LFB190:
 850:../Libraries/XMCLib/src/xmc_usbh.c **** 
 851:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 852:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 853:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 854:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 855:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 856:../Libraries/XMCLib/src/xmc_usbh.c ****  * Delete pipe from active pipes list. After it is deleted, it can be assigned to new pipe request.
 857:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 858:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 859:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 860:../Libraries/XMCLib/src/xmc_usbh.c **** */
 861:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeDelete (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2261              	 .loc 2 861 0
 2262              	 .cfi_startproc
 2263              	 
 2264              	 
 2265 0000 80B5     	 push {r7,lr}
 2266              	.LCFI100:
 2267              	 .cfi_def_cfa_offset 8
 2268              	 .cfi_offset 7,-8
 2269              	 .cfi_offset 14,-4
 2270 0002 86B0     	 sub sp,sp,#24
 2271              	.LCFI101:
 2272              	 .cfi_def_cfa_offset 32
 2273 0004 00AF     	 add r7,sp,#0
 2274              	.LCFI102:
 2275              	 .cfi_def_cfa_register 7
 2276 0006 7860     	 str r0,[r7,#4]
 862:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 863:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 864:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2277              	 .loc 2 864 0
 2278 0008 0023     	 movs r3,#0
 2279 000a 7B61     	 str r3,[r7,#20]
 865:../Libraries/XMCLib/src/xmc_usbh.c **** 
 866:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2280              	 .loc 2 866 0
 2281 000c 1B4B     	 ldr r3,.L162
 2282 000e 5B7C     	 ldrb r3,[r3,#17]
 2283 0010 002B     	 cmp r3,#0
 2284 0012 03D1     	 bne .L157
 867:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 868:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2285              	 .loc 2 868 0
 2286 0014 4FF0FF33 	 mov r3,#-1
 2287 0018 7B61     	 str r3,[r7,#20]
 2288 001a 2AE0     	 b .L158
 2289              	.L157:
 869:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 870:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 871:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 872:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl == 0U)
 2290              	 .loc 2 872 0
 2291 001c 7B68     	 ldr r3,[r7,#4]
 2292 001e 002B     	 cmp r3,#0
 2293 0020 03D1     	 bne .L159
 873:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 874:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2294              	 .loc 2 874 0
 2295 0022 6FF00403 	 mvn r3,#4
 2296 0026 7B61     	 str r3,[r7,#20]
 2297 0028 23E0     	 b .L158
 2298              	.L159:
 875:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 876:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 877:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 878:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2299              	 .loc 2 878 0
 2300 002a 7B68     	 ldr r3,[r7,#4]
 2301 002c 3B61     	 str r3,[r7,#16]
 879:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t    *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_
 2302              	 .loc 2 879 0
 2303 002e 3B69     	 ldr r3,[r7,#16]
 2304 0030 124A     	 ldr r2,.L162
 2305 0032 5268     	 ldr r2,[r2,#4]
 2306 0034 9B1A     	 subs r3,r3,r2
 2307 0036 5B11     	 asrs r3,r3,#5
 2308 0038 5B01     	 lsls r3,r3,#5
 2309 003a 114A     	 ldr r2,.L162+4
 2310 003c 1344     	 add r3,r3,r2
 2311 003e FB60     	 str r3,[r7,#12]
 880:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2312              	 .loc 2 880 0
 2313 0040 FB68     	 ldr r3,[r7,#12]
 2314 0042 DB7E     	 ldrb r3,[r3,#27]
 2315 0044 002B     	 cmp r3,#0
 2316 0046 03D0     	 beq .L160
 881:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 882:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2317              	 .loc 2 882 0
 2318 0048 6FF00103 	 mvn r3,#1
 2319 004c 7B61     	 str r3,[r7,#20]
 2320 004e 10E0     	 b .L158
 2321              	.L160:
 883:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 884:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 885:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 886:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR            = 0U;
 2322              	 .loc 2 886 0
 2323 0050 3B69     	 ldr r3,[r7,#16]
 2324 0052 0022     	 movs r2,#0
 2325 0054 1A60     	 str r2,[r3]
 887:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT             = 0U;
 2326              	 .loc 2 887 0
 2327 0056 3B69     	 ldr r3,[r7,#16]
 2328 0058 0022     	 movs r2,#0
 2329 005a 9A60     	 str r2,[r3,#8]
 888:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK          = 0U;
 2330              	 .loc 2 888 0
 2331 005c 3B69     	 ldr r3,[r7,#16]
 2332 005e 0022     	 movs r2,#0
 2333 0060 DA60     	 str r2,[r3,#12]
 889:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE = 0U;
 2334              	 .loc 2 889 0
 2335 0062 3B69     	 ldr r3,[r7,#16]
 2336 0064 0022     	 movs r2,#0
 2337 0066 1A61     	 str r2,[r3,#16]
 890:../Libraries/XMCLib/src/xmc_usbh.c **** 
 891:../Libraries/XMCLib/src/xmc_usbh.c ****         memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));
 2338              	 .loc 2 891 0
 2339 0068 F868     	 ldr r0,[r7,#12]
 2340 006a 0021     	 movs r1,#0
 2341 006c 2022     	 movs r2,#32
 2342 006e FFF7FEFF 	 bl memset
 2343              	.L158:
 892:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 893:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 894:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 895:../Libraries/XMCLib/src/xmc_usbh.c **** 
 896:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2344              	 .loc 2 896 0
 2345 0072 7B69     	 ldr r3,[r7,#20]
 897:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2346              	 .loc 2 897 0
 2347 0074 1846     	 mov r0,r3
 2348 0076 1837     	 adds r7,r7,#24
 2349              	.LCFI103:
 2350              	 .cfi_def_cfa_offset 8
 2351 0078 BD46     	 mov sp,r7
 2352              	.LCFI104:
 2353              	 .cfi_def_cfa_register 13
 2354              	 
 2355 007a 80BD     	 pop {r7,pc}
 2356              	.L163:
 2357              	 .align 2
 2358              	.L162:
 2359 007c 00000000 	 .word XMC_USBH0_device
 2360 0080 00000000 	 .word pipe
 2361              	 .cfi_endproc
 2362              	.LFE190:
 2364              	 .section .text.XMC_USBH_PipeReset,"ax",%progbits
 2365              	 .align 2
 2366              	 .thumb
 2367              	 .thumb_func
 2369              	XMC_USBH_PipeReset:
 2370              	.LFB191:
 898:../Libraries/XMCLib/src/xmc_usbh.c **** 
 899:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 900:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 901:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 902:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 903:../Libraries/XMCLib/src/xmc_usbh.c ****  * Reset pipe by clearing the interrupt mask and resetting the transfer control register.\n
 904:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 905:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 906:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
 907:../Libraries/XMCLib/src/xmc_usbh.c **** */
 908:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeReset (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2371              	 .loc 2 908 0
 2372              	 .cfi_startproc
 2373              	 
 2374              	 
 2375              	 
 2376 0000 80B4     	 push {r7}
 2377              	.LCFI105:
 2378              	 .cfi_def_cfa_offset 4
 2379              	 .cfi_offset 7,-4
 2380 0002 87B0     	 sub sp,sp,#28
 2381              	.LCFI106:
 2382              	 .cfi_def_cfa_offset 32
 2383 0004 00AF     	 add r7,sp,#0
 2384              	.LCFI107:
 2385              	 .cfi_def_cfa_register 7
 2386 0006 7860     	 str r0,[r7,#4]
 909:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 910:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 911:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2387              	 .loc 2 911 0
 2388 0008 0023     	 movs r3,#0
 2389 000a 7B61     	 str r3,[r7,#20]
 912:../Libraries/XMCLib/src/xmc_usbh.c **** 
 913:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2390              	 .loc 2 913 0
 2391 000c 184B     	 ldr r3,.L170
 2392 000e 5B7C     	 ldrb r3,[r3,#17]
 2393 0010 002B     	 cmp r3,#0
 2394 0012 03D1     	 bne .L165
 914:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 915:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2395              	 .loc 2 915 0
 2396 0014 4FF0FF33 	 mov r3,#-1
 2397 0018 7B61     	 str r3,[r7,#20]
 2398 001a 22E0     	 b .L166
 2399              	.L165:
 916:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 917:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 918:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 919:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2400              	 .loc 2 919 0
 2401 001c 7B68     	 ldr r3,[r7,#4]
 2402 001e 002B     	 cmp r3,#0
 2403 0020 03D1     	 bne .L167
 920:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 921:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2404              	 .loc 2 921 0
 2405 0022 6FF00403 	 mvn r3,#4
 2406 0026 7B61     	 str r3,[r7,#20]
 2407 0028 1BE0     	 b .L166
 2408              	.L167:
 922:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 923:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 924:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 925:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2409              	 .loc 2 925 0
 2410 002a 7B68     	 ldr r3,[r7,#4]
 2411 002c 3B61     	 str r3,[r7,#16]
 926:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t    *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_
 2412              	 .loc 2 926 0
 2413 002e 3B69     	 ldr r3,[r7,#16]
 2414 0030 0F4A     	 ldr r2,.L170
 2415 0032 5268     	 ldr r2,[r2,#4]
 2416 0034 9B1A     	 subs r3,r3,r2
 2417 0036 5B11     	 asrs r3,r3,#5
 2418 0038 5B01     	 lsls r3,r3,#5
 2419 003a 0E4A     	 ldr r2,.L170+4
 2420 003c 1344     	 add r3,r3,r2
 2421 003e FB60     	 str r3,[r7,#12]
 927:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2422              	 .loc 2 927 0
 2423 0040 FB68     	 ldr r3,[r7,#12]
 2424 0042 DB7E     	 ldrb r3,[r3,#27]
 2425 0044 002B     	 cmp r3,#0
 2426 0046 03D0     	 beq .L168
 928:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 929:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2427              	 .loc 2 929 0
 2428 0048 6FF00103 	 mvn r3,#1
 2429 004c 7B61     	 str r3,[r7,#20]
 2430 004e 08E0     	 b .L166
 2431              	.L168:
 930:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 931:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 932:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 933:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT    = 0U;
 2432              	 .loc 2 933 0
 2433 0050 3B69     	 ldr r3,[r7,#16]
 2434 0052 0022     	 movs r2,#0
 2435 0054 9A60     	 str r2,[r3,#8]
 934:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK = 0U;
 2436              	 .loc 2 934 0
 2437 0056 3B69     	 ldr r3,[r7,#16]
 2438 0058 0022     	 movs r2,#0
 2439 005a DA60     	 str r2,[r3,#12]
 935:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE   = 0U;
 2440              	 .loc 2 935 0
 2441 005c 3B69     	 ldr r3,[r7,#16]
 2442 005e 0022     	 movs r2,#0
 2443 0060 1A61     	 str r2,[r3,#16]
 2444              	.L166:
 936:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 937:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 938:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 939:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2445              	 .loc 2 939 0
 2446 0062 7B69     	 ldr r3,[r7,#20]
 940:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2447              	 .loc 2 940 0
 2448 0064 1846     	 mov r0,r3
 2449 0066 1C37     	 adds r7,r7,#28
 2450              	.LCFI108:
 2451              	 .cfi_def_cfa_offset 4
 2452 0068 BD46     	 mov sp,r7
 2453              	.LCFI109:
 2454              	 .cfi_def_cfa_register 13
 2455              	 
 2456 006a 5DF8047B 	 ldr r7,[sp],#4
 2457              	.LCFI110:
 2458              	 .cfi_restore 7
 2459              	 .cfi_def_cfa_offset 0
 2460 006e 7047     	 bx lr
 2461              	.L171:
 2462              	 .align 2
 2463              	.L170:
 2464 0070 00000000 	 .word XMC_USBH0_device
 2465 0074 00000000 	 .word pipe
 2466              	 .cfi_endproc
 2467              	.LFE191:
 2469              	 .section .text.XMC_USBH_PipeTransfer,"ax",%progbits
 2470              	 .align 2
 2471              	 .thumb
 2472              	 .thumb_func
 2474              	XMC_USBH_PipeTransfer:
 2475              	.LFB192:
 941:../Libraries/XMCLib/src/xmc_usbh.c **** 
 942:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 943:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 944:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param packet Packet information with bit masks to represent packet data toggle information and 
 945:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_DATA0 / \ref XMC_USBH_PACKET_DATA1, \ref XMC_USBH_PACKET_SETU
 946:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_OUT / \ref XMC_USBH_PACKET_IN
 947:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param data Pointer to buffer with data to send or for received data to be stored.
 948:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param num Number of data bytes to transfer
 949:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 950:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 951:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
 952:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Transfer packets through USB Pipe. Handles transfer of multiple packets using the pipe transfer
 953:../Libraries/XMCLib/src/xmc_usbh.c ****  *  The pipe event callback function will be called when the transfer is completed.\n
 954:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 955:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 956:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset() \n
 957:../Libraries/XMCLib/src/xmc_usbh.c **** */
 958:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransfer (XMC_USBH_PIPE_HANDLE pipe_hndl, uint32_t packet, uint8_t *dat
 2476              	 .loc 2 958 0
 2477              	 .cfi_startproc
 2478              	 
 2479              	 
 2480 0000 80B5     	 push {r7,lr}
 2481              	.LCFI111:
 2482              	 .cfi_def_cfa_offset 8
 2483              	 .cfi_offset 7,-8
 2484              	 .cfi_offset 14,-4
 2485 0002 86B0     	 sub sp,sp,#24
 2486              	.LCFI112:
 2487              	 .cfi_def_cfa_offset 32
 2488 0004 00AF     	 add r7,sp,#0
 2489              	.LCFI113:
 2490              	 .cfi_def_cfa_register 7
 2491 0006 F860     	 str r0,[r7,#12]
 2492 0008 B960     	 str r1,[r7,#8]
 2493 000a 7A60     	 str r2,[r7,#4]
 2494 000c 3B60     	 str r3,[r7]
 959:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
 960:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2495              	 .loc 2 960 0
 2496 000e 0023     	 movs r3,#0
 2497 0010 7B61     	 str r3,[r7,#20]
 961:../Libraries/XMCLib/src/xmc_usbh.c **** 
 962:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2498              	 .loc 2 962 0
 2499 0012 3F4B     	 ldr r3,.L181
 2500 0014 5B7C     	 ldrb r3,[r3,#17]
 2501 0016 002B     	 cmp r3,#0
 2502 0018 03D1     	 bne .L173
 963:../Libraries/XMCLib/src/xmc_usbh.c ****   { 
 964:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2503              	 .loc 2 964 0
 2504 001a 4FF0FF33 	 mov r3,#-1
 2505 001e 7B61     	 str r3,[r7,#20]
 2506 0020 71E0     	 b .L174
 2507              	.L173:
 965:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 966:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 967:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 968:../Libraries/XMCLib/src/xmc_usbh.c **** 
 969:../Libraries/XMCLib/src/xmc_usbh.c ****     if(!(((((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_OUT) ||
 2508              	 .loc 2 969 0
 2509 0022 BB68     	 ldr r3,[r7,#8]
 2510 0024 03F00F03 	 and r3,r3,#15
 2511 0028 022B     	 cmp r3,#2
 2512 002a 0DD0     	 beq .L175
 970:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2513              	 .loc 2 970 0 discriminator 1
 2514 002c BB68     	 ldr r3,[r7,#8]
 2515 002e 03F00F03 	 and r3,r3,#15
 969:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2516              	 .loc 2 969 0 discriminator 1
 2517 0032 032B     	 cmp r3,#3
 2518 0034 08D0     	 beq .L175
 971:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_SETUP )))
 2519              	 .loc 2 971 0 discriminator 2
 2520 0036 BB68     	 ldr r3,[r7,#8]
 2521 0038 03F00F03 	 and r3,r3,#15
 969:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2522              	 .loc 2 969 0 discriminator 2
 2523 003c 012B     	 cmp r3,#1
 2524 003e 03D0     	 beq .L175
 972:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 973:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2525              	 .loc 2 973 0
 2526 0040 6FF00403 	 mvn r3,#4
 2527 0044 7B61     	 str r3,[r7,#20]
 2528 0046 5EE0     	 b .L174
 2529              	.L175:
 974:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 975:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 976:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 977:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pipe_hndl  == 0U)
 2530              	 .loc 2 977 0
 2531 0048 FB68     	 ldr r3,[r7,#12]
 2532 004a 002B     	 cmp r3,#0
 2533 004c 03D1     	 bne .L176
 978:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 979:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2534              	 .loc 2 979 0
 2535 004e 6FF00403 	 mvn r3,#4
 2536 0052 7B61     	 str r3,[r7,#20]
 2537 0054 57E0     	 b .L174
 2538              	.L176:
 980:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 981:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 982:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 983:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk) == 0U)
 2539              	 .loc 2 983 0
 2540 0056 2E4B     	 ldr r3,.L181
 2541 0058 1B68     	 ldr r3,[r3]
 2542 005a D3F84034 	 ldr r3,[r3,#1088]
 2543 005e 03F00103 	 and r3,r3,#1
 2544 0062 002B     	 cmp r3,#0
 2545 0064 03D1     	 bne .L177
 984:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 985:../Libraries/XMCLib/src/xmc_usbh.c ****           status = XMC_USBH_DRIVER_ERROR;
 2546              	 .loc 2 985 0
 2547 0066 4FF0FF33 	 mov r3,#-1
 2548 006a 7B61     	 str r3,[r7,#20]
 2549 006c 4BE0     	 b .L174
 2550              	.L177:
 986:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 987:../Libraries/XMCLib/src/xmc_usbh.c ****         else
 988:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 989:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)
 2551              	 .loc 2 989 0
 2552 006e FB68     	 ldr r3,[r7,#12]
 2553 0070 274A     	 ldr r2,.L181
 2554 0072 5268     	 ldr r2,[r2,#4]
 2555 0074 9B1A     	 subs r3,r3,r2
 2556 0076 5B11     	 asrs r3,r3,#5
 2557 0078 5B01     	 lsls r3,r3,#5
 2558 007a 264A     	 ldr r2,.L181+4
 2559 007c 1344     	 add r3,r3,r2
 2560 007e 3B61     	 str r3,[r7,#16]
 990:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->in_use != 0U)
 2561              	 .loc 2 990 0
 2562 0080 3B69     	 ldr r3,[r7,#16]
 2563 0082 DB7E     	 ldrb r3,[r3,#27]
 2564 0084 002B     	 cmp r3,#0
 2565 0086 03D0     	 beq .L178
 991:../Libraries/XMCLib/src/xmc_usbh.c ****           {
 992:../Libraries/XMCLib/src/xmc_usbh.c ****             status = XMC_USBH_DRIVER_ERROR_BUSY;
 2566              	 .loc 2 992 0
 2567 0088 6FF00103 	 mvn r3,#1
 2568 008c 7B61     	 str r3,[r7,#20]
 2569 008e 3AE0     	 b .L174
 2570              	.L178:
 993:../Libraries/XMCLib/src/xmc_usbh.c ****           }
 994:../Libraries/XMCLib/src/xmc_usbh.c ****           else
 995:../Libraries/XMCLib/src/xmc_usbh.c ****           {
 996:../Libraries/XMCLib/src/xmc_usbh.c ****             /* Prepare transfer information */
 997:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet                = packet;
 2571              	 .loc 2 997 0
 2572 0090 3B69     	 ldr r3,[r7,#16]
 2573 0092 BA68     	 ldr r2,[r7,#8]
 2574 0094 1A60     	 str r2,[r3]
 998:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->data                  = data;
 2575              	 .loc 2 998 0
 2576 0096 3B69     	 ldr r3,[r7,#16]
 2577 0098 7A68     	 ldr r2,[r7,#4]
 2578 009a 5A60     	 str r2,[r3,#4]
 999:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num                   = num;
 2579              	 .loc 2 999 0
 2580 009c 3B69     	 ldr r3,[r7,#16]
 2581 009e 3A68     	 ldr r2,[r7]
 2582 00a0 9A60     	 str r2,[r3,#8]
1000:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total = 0U;
 2583              	 .loc 2 1000 0
 2584 00a2 3B69     	 ldr r3,[r7,#16]
 2585 00a4 0022     	 movs r2,#0
 2586 00a6 DA60     	 str r2,[r3,#12]
1001:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring      = 0U;
 2587              	 .loc 2 1001 0
 2588 00a8 3B69     	 ldr r3,[r7,#16]
 2589 00aa 0022     	 movs r2,#0
 2590 00ac 1A61     	 str r2,[r3,#16]
1002:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use                = 0U;
 2591              	 .loc 2 1002 0
 2592 00ae 3B69     	 ldr r3,[r7,#16]
 2593 00b0 0022     	 movs r2,#0
 2594 00b2 DA76     	 strb r2,[r3,#27]
1003:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active       = 0U;
 2595              	 .loc 2 1003 0
 2596 00b4 3B69     	 ldr r3,[r7,#16]
 2597 00b6 0022     	 movs r2,#0
 2598 00b8 1A77     	 strb r2,[r3,#28]
1004:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered   = 0U;
 2599              	 .loc 2 1004 0
 2600 00ba 3B69     	 ldr r3,[r7,#16]
 2601 00bc 0022     	 movs r2,#0
 2602 00be 5A77     	 strb r2,[r3,#29]
1005:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event                 = 0U;
 2603              	 .loc 2 1005 0
 2604 00c0 3B69     	 ldr r3,[r7,#16]
 2605 00c2 0022     	 movs r2,#0
 2606 00c4 9A77     	 strb r2,[r3,#30]
1006:../Libraries/XMCLib/src/xmc_usbh.c **** 
1007:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->interval 
 2607              	 .loc 2 1007 0
 2608 00c6 3B69     	 ldr r3,[r7,#16]
 2609 00c8 9B7E     	 ldrb r3,[r3,#26]
 2610 00ca 032B     	 cmp r3,#3
 2611 00cc 07D1     	 bne .L179
 2612              	 .loc 2 1007 0 is_stmt 0 discriminator 1
 2613 00ce 3B69     	 ldr r3,[r7,#16]
 2614 00d0 1B8B     	 ldrh r3,[r3,#24]
 2615 00d2 002B     	 cmp r3,#0
 2616 00d4 03D0     	 beq .L179
1008:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U; /* transfer will be started inside interrupt (SOF
 2617              	 .loc 2 1008 0 is_stmt 1
 2618 00d6 3B69     	 ldr r3,[r7,#16]
 2619 00d8 0122     	 movs r2,#1
 2620 00da DA76     	 strb r2,[r3,#27]
 2621 00dc 13E0     	 b .L174
 2622              	.L179:
1009:../Libraries/XMCLib/src/xmc_usbh.c ****             } else {
1010:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->transfer_active     = 1U;
 2623              	 .loc 2 1010 0
 2624 00de 3B69     	 ldr r3,[r7,#16]
 2625 00e0 0122     	 movs r2,#1
 2626 00e2 1A77     	 strb r2,[r3,#28]
1011:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U;
 2627              	 .loc 2 1011 0
 2628 00e4 3B69     	 ldr r3,[r7,#16]
 2629 00e6 0122     	 movs r2,#1
 2630 00e8 DA76     	 strb r2,[r3,#27]
1012:../Libraries/XMCLib/src/xmc_usbh.c ****               if(XMC_lStartTransfer (ptr_pipe, (USB0_CH_TypeDef *)pipe_hndl) == false)
 2631              	 .loc 2 1012 0
 2632 00ea FB68     	 ldr r3,[r7,#12]
 2633 00ec 3869     	 ldr r0,[r7,#16]
 2634 00ee 1946     	 mov r1,r3
 2635 00f0 FFF7FEFF 	 bl XMC_lStartTransfer
 2636 00f4 0346     	 mov r3,r0
 2637 00f6 83F00103 	 eor r3,r3,#1
 2638 00fa DBB2     	 uxtb r3,r3
 2639 00fc 002B     	 cmp r3,#0
 2640 00fe 02D0     	 beq .L174
1013:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1014:../Libraries/XMCLib/src/xmc_usbh.c ****                 status = XMC_USBH_DRIVER_ERROR;
 2641              	 .loc 2 1014 0
 2642 0100 4FF0FF33 	 mov r3,#-1
 2643 0104 7B61     	 str r3,[r7,#20]
 2644              	.L174:
1015:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1016:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1017:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1018:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1019:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1020:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1021:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1022:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2645              	 .loc 2 1022 0
 2646 0106 7B69     	 ldr r3,[r7,#20]
1023:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2647              	 .loc 2 1023 0
 2648 0108 1846     	 mov r0,r3
 2649 010a 1837     	 adds r7,r7,#24
 2650              	.LCFI114:
 2651              	 .cfi_def_cfa_offset 8
 2652 010c BD46     	 mov sp,r7
 2653              	.LCFI115:
 2654              	 .cfi_def_cfa_register 13
 2655              	 
 2656 010e 80BD     	 pop {r7,pc}
 2657              	.L182:
 2658              	 .align 2
 2659              	.L181:
 2660 0110 00000000 	 .word XMC_USBH0_device
 2661 0114 00000000 	 .word pipe
 2662              	 .cfi_endproc
 2663              	.LFE192:
 2665              	 .section .text.XMC_USBH_PipeTransferGetResult,"ax",%progbits
 2666              	 .align 2
 2667              	 .thumb
 2668              	 .thumb_func
 2670              	XMC_USBH_PipeTransferGetResult:
 2671              	.LFB193:
1024:../Libraries/XMCLib/src/xmc_usbh.c **** 
1025:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1026:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1027:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return uint32_t Number of successfully transferred data bytes
1028:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1029:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
1030:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Get result of USB Pipe transfer.
1031:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1032:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1033:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1034:../Libraries/XMCLib/src/xmc_usbh.c **** */
1035:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2672              	 .loc 2 1035 0
 2673              	 .cfi_startproc
 2674              	 
 2675              	 
 2676              	 
 2677 0000 80B4     	 push {r7}
 2678              	.LCFI116:
 2679              	 .cfi_def_cfa_offset 4
 2680              	 .cfi_offset 7,-4
 2681 0002 85B0     	 sub sp,sp,#20
 2682              	.LCFI117:
 2683              	 .cfi_def_cfa_offset 24
 2684 0004 00AF     	 add r7,sp,#0
 2685              	.LCFI118:
 2686              	 .cfi_def_cfa_register 7
 2687 0006 7860     	 str r0,[r7,#4]
1036:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t status;
1037:../Libraries/XMCLib/src/xmc_usbh.c ****   if (pipe_hndl == 0U)
 2688              	 .loc 2 1037 0
 2689 0008 7B68     	 ldr r3,[r7,#4]
 2690 000a 002B     	 cmp r3,#0
 2691 000c 02D1     	 bne .L184
1038:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1039:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 2692              	 .loc 2 1039 0
 2693 000e 0023     	 movs r3,#0
 2694 0010 FB60     	 str r3,[r7,#12]
 2695 0012 0AE0     	 b .L185
 2696              	.L184:
1040:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1041:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1042:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1043:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channe
 2697              	 .loc 2 1043 0
 2698 0014 7B68     	 ldr r3,[r7,#4]
 2699 0016 084A     	 ldr r2,.L187
 2700 0018 5268     	 ldr r2,[r2,#4]
 2701 001a 9B1A     	 subs r3,r3,r2
 2702 001c 5B11     	 asrs r3,r3,#5
 2703 001e 074A     	 ldr r2,.L187+4
 2704 0020 5B01     	 lsls r3,r3,#5
 2705 0022 1344     	 add r3,r3,r2
 2706 0024 0833     	 adds r3,r3,#8
 2707 0026 5B68     	 ldr r3,[r3,#4]
 2708 0028 FB60     	 str r3,[r7,#12]
 2709              	.L185:
1044:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1045:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2710              	 .loc 2 1045 0
 2711 002a FB68     	 ldr r3,[r7,#12]
1046:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2712              	 .loc 2 1046 0
 2713 002c 1846     	 mov r0,r3
 2714 002e 1437     	 adds r7,r7,#20
 2715              	.LCFI119:
 2716              	 .cfi_def_cfa_offset 4
 2717 0030 BD46     	 mov sp,r7
 2718              	.LCFI120:
 2719              	 .cfi_def_cfa_register 13
 2720              	 
 2721 0032 5DF8047B 	 ldr r7,[sp],#4
 2722              	.LCFI121:
 2723              	 .cfi_restore 7
 2724              	 .cfi_def_cfa_offset 0
 2725 0036 7047     	 bx lr
 2726              	.L188:
 2727              	 .align 2
 2728              	.L187:
 2729 0038 00000000 	 .word XMC_USBH0_device
 2730 003c 00000000 	 .word pipe
 2731              	 .cfi_endproc
 2732              	.LFE193:
 2734              	 .section .text.XMC_USBH_PipeTransferAbort,"ax",%progbits
 2735              	 .align 2
 2736              	 .thumb
 2737              	 .thumb_func
 2739              	XMC_USBH_PipeTransferAbort:
 2740              	.LFB194:
1047:../Libraries/XMCLib/src/xmc_usbh.c **** 
1048:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1049:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1050:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
1051:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1052:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1053:../Libraries/XMCLib/src/xmc_usbh.c ****  * Abort current USB Pipe transfer.\n
1054:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1055:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1056:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1057:../Libraries/XMCLib/src/xmc_usbh.c **** */
1058:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransferAbort (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2741              	 .loc 2 1058 0
 2742              	 .cfi_startproc
 2743              	 
 2744              	 
 2745 0000 80B5     	 push {r7,lr}
 2746              	.LCFI122:
 2747              	 .cfi_def_cfa_offset 8
 2748              	 .cfi_offset 7,-8
 2749              	 .cfi_offset 14,-4
 2750 0002 86B0     	 sub sp,sp,#24
 2751              	.LCFI123:
 2752              	 .cfi_def_cfa_offset 32
 2753 0004 00AF     	 add r7,sp,#0
 2754              	.LCFI124:
 2755              	 .cfi_def_cfa_register 7
 2756 0006 7860     	 str r0,[r7,#4]
1059:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1060:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1061:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t timeout;
1062:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_ERROR;
 2757              	 .loc 2 1062 0
 2758 0008 4FF0FF33 	 mov r3,#-1
 2759 000c 3B61     	 str r3,[r7,#16]
1063:../Libraries/XMCLib/src/xmc_usbh.c ****   
1064:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch = (USB0_CH_TypeDef *) pipe_hndl;
 2760              	 .loc 2 1064 0
 2761 000e 7B68     	 ldr r3,[r7,#4]
 2762 0010 FB60     	 str r3,[r7,#12]
1065:../Libraries/XMCLib/src/xmc_usbh.c ****   
1066:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2763              	 .loc 2 1066 0
 2764 0012 2F4B     	 ldr r3,.L197
 2765 0014 5B7C     	 ldrb r3,[r3,#17]
 2766 0016 002B     	 cmp r3,#0
 2767 0018 54D0     	 beq .L190
1067:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1068:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Error in power state*/
1069:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1070:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1071:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1072:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2768              	 .loc 2 1072 0
 2769 001a 7B68     	 ldr r3,[r7,#4]
 2770 001c 002B     	 cmp r3,#0
 2771 001e 03D1     	 bne .L191
1073:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1074:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2772              	 .loc 2 1074 0
 2773 0020 6FF00403 	 mvn r3,#4
 2774 0024 3B61     	 str r3,[r7,#16]
 2775 0026 4DE0     	 b .L190
 2776              	.L191:
1075:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1076:../Libraries/XMCLib/src/xmc_usbh.c ****     else
1077:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1078:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2777              	 .loc 2 1078 0
 2778 0028 FB68     	 ldr r3,[r7,#12]
 2779 002a 294A     	 ldr r2,.L197
 2780 002c 5268     	 ldr r2,[r2,#4]
 2781 002e 9B1A     	 subs r3,r3,r2
 2782 0030 5B11     	 asrs r3,r3,#5
 2783 0032 5B01     	 lsls r3,r3,#5
 2784 0034 274A     	 ldr r2,.L197+4
 2785 0036 1344     	 add r3,r3,r2
 2786 0038 BB60     	 str r3,[r7,#8]
1079:../Libraries/XMCLib/src/xmc_usbh.c **** 
1080:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U) {
 2787              	 .loc 2 1080 0
 2788 003a BB68     	 ldr r3,[r7,#8]
 2789 003c DB7E     	 ldrb r3,[r3,#27]
 2790 003e 002B     	 cmp r3,#0
 2791 0040 40D0     	 beq .L190
1081:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->in_use = 0U;
 2792              	 .loc 2 1081 0
 2793 0042 BB68     	 ldr r3,[r7,#8]
 2794 0044 0022     	 movs r2,#0
 2795 0046 DA76     	 strb r2,[r3,#27]
1082:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Disable channel if not yet halted */
1083:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) == 0U)
 2796              	 .loc 2 1083 0
 2797 0048 FB68     	 ldr r3,[r7,#12]
 2798 004a 9B68     	 ldr r3,[r3,#8]
 2799 004c 03F00203 	 and r3,r3,#2
 2800 0050 002B     	 cmp r3,#0
 2801 0052 37D1     	 bne .L190
1084:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1085:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_ch->HCCHAR & USB_CH_HCCHAR_ChEna_Msk)
 2802              	 .loc 2 1085 0
 2803 0054 FB68     	 ldr r3,[r7,#12]
 2804 0056 1B68     	 ldr r3,[r3]
 2805 0058 002B     	 cmp r3,#0
 2806 005a 33DA     	 bge .L190
1086:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1087:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;
 2807              	 .loc 2 1087 0
 2808 005c FB68     	 ldr r3,[r7,#12]
 2809 005e 0022     	 movs r2,#0
 2810 0060 DA60     	 str r2,[r3,#12]
1088:../Libraries/XMCLib/src/xmc_usbh.c ****             (void)XMC_USBH_osDelay(1U);
 2811              	 .loc 2 1088 0
 2812 0062 0120     	 movs r0,#1
 2813 0064 FFF7FEFF 	 bl XMC_USBH_osDelay
1089:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_ch->HCINT & USB_CH_HCINT_NAK_Msk) {
 2814              	 .loc 2 1089 0
 2815 0068 FB68     	 ldr r3,[r7,#12]
 2816 006a 9B68     	 ldr r3,[r3,#8]
 2817 006c 03F01003 	 and r3,r3,#16
 2818 0070 002B     	 cmp r3,#0
 2819 0072 06D0     	 beq .L192
1090:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;    /* Clear all interrupts */
 2820              	 .loc 2 1090 0
 2821 0074 FB68     	 ldr r3,[r7,#12]
 2822 0076 40F2BB72 	 movw r2,#1979
 2823 007a 9A60     	 str r2,[r3,#8]
1091:../Libraries/XMCLib/src/xmc_usbh.c ****               status = XMC_USBH_DRIVER_OK;
 2824              	 .loc 2 1091 0
 2825 007c 0023     	 movs r3,#0
 2826 007e 3B61     	 str r3,[r7,#16]
 2827 0080 20E0     	 b .L190
 2828              	.L192:
1092:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1093:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1094:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1095:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;      /* Clear all interrupts */
 2829              	 .loc 2 1095 0
 2830 0082 FB68     	 ldr r3,[r7,#12]
 2831 0084 40F2BB72 	 movw r2,#1979
 2832 0088 9A60     	 str r2,[r3,#8]
1096:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCCHAR =  (uint32_t)(ptr_ch->HCCHAR | USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR
 2833              	 .loc 2 1096 0
 2834 008a FB68     	 ldr r3,[r7,#12]
 2835 008c 1B68     	 ldr r3,[r3]
 2836 008e 43F04042 	 orr r2,r3,#-1073741824
 2837 0092 FB68     	 ldr r3,[r7,#12]
 2838 0094 1A60     	 str r2,[r3]
1097:../Libraries/XMCLib/src/xmc_usbh.c **** 
1098:../Libraries/XMCLib/src/xmc_usbh.c ****               /* wait until channel is halted */
1099:../Libraries/XMCLib/src/xmc_usbh.c ****               for (timeout = 0U; timeout < 5000U; timeout++) {
 2839              	 .loc 2 1099 0
 2840 0096 0023     	 movs r3,#0
 2841 0098 7B61     	 str r3,[r7,#20]
 2842 009a 0EE0     	 b .L193
 2843              	.L195:
1100:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) {
 2844              	 .loc 2 1100 0
 2845 009c FB68     	 ldr r3,[r7,#12]
 2846 009e 9B68     	 ldr r3,[r3,#8]
 2847 00a0 03F00203 	 and r3,r3,#2
 2848 00a4 002B     	 cmp r3,#0
 2849 00a6 05D0     	 beq .L194
1101:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_ch->HCINT = USB_CH_HCINTx_ALL;
 2850              	 .loc 2 1101 0
 2851 00a8 FB68     	 ldr r3,[r7,#12]
 2852 00aa 40F2BB72 	 movw r2,#1979
 2853 00ae 9A60     	 str r2,[r3,#8]
1102:../Libraries/XMCLib/src/xmc_usbh.c ****                   status = XMC_USBH_DRIVER_OK;
 2854              	 .loc 2 1102 0
 2855 00b0 0023     	 movs r3,#0
 2856 00b2 3B61     	 str r3,[r7,#16]
 2857              	.L194:
1099:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) {
 2858              	 .loc 2 1099 0 discriminator 2
 2859 00b4 7B69     	 ldr r3,[r7,#20]
 2860 00b6 0133     	 adds r3,r3,#1
 2861 00b8 7B61     	 str r3,[r7,#20]
 2862              	.L193:
1099:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) {
 2863              	 .loc 2 1099 0 is_stmt 0 discriminator 1
 2864 00ba 7B69     	 ldr r3,[r7,#20]
 2865 00bc 41F28732 	 movw r2,#4999
 2866 00c0 9342     	 cmp r3,r2
 2867 00c2 EBD9     	 bls .L195
 2868              	.L190:
1103:../Libraries/XMCLib/src/xmc_usbh.c ****                 }
1104:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1105:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1106:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1107:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1108:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1109:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1110:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1111:../Libraries/XMCLib/src/xmc_usbh.c **** 
1112:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2869              	 .loc 2 1112 0 is_stmt 1
 2870 00c4 3B69     	 ldr r3,[r7,#16]
1113:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2871              	 .loc 2 1113 0
 2872 00c6 1846     	 mov r0,r3
 2873 00c8 1837     	 adds r7,r7,#24
 2874              	.LCFI125:
 2875              	 .cfi_def_cfa_offset 8
 2876 00ca BD46     	 mov sp,r7
 2877              	.LCFI126:
 2878              	 .cfi_def_cfa_register 13
 2879              	 
 2880 00cc 80BD     	 pop {r7,pc}
 2881              	.L198:
 2882 00ce 00BF     	 .align 2
 2883              	.L197:
 2884 00d0 00000000 	 .word XMC_USBH0_device
 2885 00d4 00000000 	 .word pipe
 2886              	 .cfi_endproc
 2887              	.LFE194:
 2889              	 .section .text.XMC_USBH_GetFrameNumber,"ax",%progbits
 2890              	 .align 2
 2891              	 .thumb
 2892              	 .thumb_func
 2894              	XMC_USBH_GetFrameNumber:
 2895              	.LFB195:
1114:../Libraries/XMCLib/src/xmc_usbh.c **** 
1115:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1116:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Frame number.
1117:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1118:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1119:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB Frame Number.
1120:../Libraries/XMCLib/src/xmc_usbh.c **** */
1121:../Libraries/XMCLib/src/xmc_usbh.c **** static uint16_t XMC_USBH_GetFrameNumber (void)
1122:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2896              	 .loc 2 1122 0
 2897              	 .cfi_startproc
 2898              	 
 2899              	 
 2900              	 
 2901 0000 80B4     	 push {r7}
 2902              	.LCFI127:
 2903              	 .cfi_def_cfa_offset 4
 2904              	 .cfi_offset 7,-4
 2905 0002 83B0     	 sub sp,sp,#12
 2906              	.LCFI128:
 2907              	 .cfi_def_cfa_offset 16
 2908 0004 00AF     	 add r7,sp,#0
 2909              	.LCFI129:
 2910              	 .cfi_def_cfa_register 7
1123:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t status;
1124:../Libraries/XMCLib/src/xmc_usbh.c ****   
1125:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2911              	 .loc 2 1125 0
 2912 0006 0B4B     	 ldr r3,.L203
 2913 0008 5B7C     	 ldrb r3,[r3,#17]
 2914 000a 002B     	 cmp r3,#0
 2915 000c 02D1     	 bne .L200
1126:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1127:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 2916              	 .loc 2 1127 0
 2917 000e 0023     	 movs r3,#0
 2918 0010 FB80     	 strh r3,[r7,#6]
 2919 0012 07E0     	 b .L201
 2920              	.L200:
1128:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1129:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1130:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1131:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (uint16_t)((XMC_USBH0_device.global_register->HFNUM) & 0xFFFU);
 2921              	 .loc 2 1131 0
 2922 0014 074B     	 ldr r3,.L203
 2923 0016 1B68     	 ldr r3,[r3]
 2924 0018 D3F80834 	 ldr r3,[r3,#1032]
 2925 001c 9BB2     	 uxth r3,r3
 2926 001e C3F30B03 	 ubfx r3,r3,#0,#12
 2927 0022 FB80     	 strh r3,[r7,#6]
 2928              	.L201:
1132:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1133:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2929              	 .loc 2 1133 0
 2930 0024 FB88     	 ldrh r3,[r7,#6]
1134:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2931              	 .loc 2 1134 0
 2932 0026 1846     	 mov r0,r3
 2933 0028 0C37     	 adds r7,r7,#12
 2934              	.LCFI130:
 2935              	 .cfi_def_cfa_offset 4
 2936 002a BD46     	 mov sp,r7
 2937              	.LCFI131:
 2938              	 .cfi_def_cfa_register 13
 2939              	 
 2940 002c 5DF8047B 	 ldr r7,[sp],#4
 2941              	.LCFI132:
 2942              	 .cfi_restore 7
 2943              	 .cfi_def_cfa_offset 0
 2944 0030 7047     	 bx lr
 2945              	.L204:
 2946 0032 00BF     	 .align 2
 2947              	.L203:
 2948 0034 00000000 	 .word XMC_USBH0_device
 2949              	 .cfi_endproc
 2950              	.LFE195:
 2952              	 .section .text.XMC_USBH_HandleIrq,"ax",%progbits
 2953              	 .align 2
 2954              	 .global XMC_USBH_HandleIrq
 2955              	 .thumb
 2956              	 .thumb_func
 2958              	XMC_USBH_HandleIrq:
 2959              	.LFB196:
1135:../Libraries/XMCLib/src/xmc_usbh.c **** 
1136:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1137:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param gintsts USB port interrupt status flag.
1138:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1139:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1140:../Libraries/XMCLib/src/xmc_usbh.c ****  * USB host interrupt handler. It updates port and pipe state information based on different events
1141:../Libraries/XMCLib/src/xmc_usbh.c ****  * generated by the peripheral. It propagates the port events to the callback function registered b
1142:../Libraries/XMCLib/src/xmc_usbh.c ****  * during initialization. When a pipe transfer complete event is detected, it checks if any further
1143:../Libraries/XMCLib/src/xmc_usbh.c ****  * to be transmitted on the same pipe and continues transmission until data is available. A pipe ev
1144:../Libraries/XMCLib/src/xmc_usbh.c ****  * to the user provided pipe event callback function. A transfer complete event will be propagated 
1145:../Libraries/XMCLib/src/xmc_usbh.c ****  * is transmitted for an OUT transaction.
1146:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1147:../Libraries/XMCLib/src/xmc_usbh.c **** */
1148:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_HandleIrq (uint32_t gintsts) {
 2960              	 .loc 2 1148 0
 2961              	 .cfi_startproc
 2962              	 
 2963              	 
 2964 0000 80B5     	 push {r7,lr}
 2965              	.LCFI133:
 2966              	 .cfi_def_cfa_offset 8
 2967              	 .cfi_offset 7,-8
 2968              	 .cfi_offset 14,-4
 2969 0002 92B0     	 sub sp,sp,#72
 2970              	.LCFI134:
 2971              	 .cfi_def_cfa_offset 80
 2972 0004 00AF     	 add r7,sp,#0
 2973              	.LCFI135:
 2974              	 .cfi_def_cfa_register 7
 2975 0006 7860     	 str r0,[r7,#4]
1149:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1150:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1151:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt, haint, hcint, pktcnt, mpsiz;
1152:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t ch;
1153:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t *ptr_data;
1154:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t *dfifo;
1155:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t grxsts, bcnt, dat, len, len_rest;
1156:../Libraries/XMCLib/src/xmc_usbh.c ****   
1157:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Host port interrupt */
1158:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_PrtInt_Msk) != 0U) {
 2976              	 .loc 2 1158 0
 2977 0008 7B68     	 ldr r3,[r7,#4]
 2978 000a 03F08073 	 and r3,r3,#16777216
 2979 000e 002B     	 cmp r3,#0
 2980 0010 38D0     	 beq .L206
1159:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt = XMC_USBH0_device.global_register->HPRT;
 2981              	 .loc 2 1159 0
 2982 0012 874B     	 ldr r3,.L256
 2983 0014 1B68     	 ldr r3,[r3]
 2984 0016 D3F84034 	 ldr r3,[r3,#1088]
 2985 001a 3B62     	 str r3,[r7,#32]
1160:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Clear port enable */
1161:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt & (uint32_t)(~USB_HPRT_PrtEna_Msk);
 2986              	 .loc 2 1161 0
 2987 001c 844B     	 ldr r3,.L256
 2988 001e 1B68     	 ldr r3,[r3]
 2989 0020 3A6A     	 ldr r2,[r7,#32]
 2990 0022 22F00402 	 bic r2,r2,#4
 2991 0026 C3F84024 	 str r2,[r3,#1088]
1162:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtConnDet_Msk) != 0U) {
 2992              	 .loc 2 1162 0
 2993 002a 3B6A     	 ldr r3,[r7,#32]
 2994 002c 03F00203 	 and r3,r3,#2
 2995 0030 002B     	 cmp r3,#0
 2996 0032 11D0     	 beq .L207
1163:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG =  (0x200U | (USB_CH_HCFG_FSLSPCS(1) |
 2997              	 .loc 2 1163 0
 2998 0034 7E4B     	 ldr r3,.L256
 2999 0036 1B68     	 ldr r3,[r3]
 3000 0038 40F20522 	 movw r2,#517
 3001 003c C3F80024 	 str r2,[r3,#1024]
1164:../Libraries/XMCLib/src/xmc_usbh.c ****                                                     USB_CH_HCFG_FSLSSUP(1)));
1165:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Ignore connect under reset */
1166:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.port_reset_active == false) {
 3002              	 .loc 2 1166 0
 3003 0040 7B4B     	 ldr r3,.L256
 3004 0042 9B7C     	 ldrb r3,[r3,#18]
 3005 0044 83F00103 	 eor r3,r3,#1
 3006 0048 DBB2     	 uxtb r3,r3
 3007 004a 002B     	 cmp r3,#0
 3008 004c 04D0     	 beq .L207
1167:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_CONNECT);
 3009              	 .loc 2 1167 0
 3010 004e 784B     	 ldr r3,.L256
 3011 0050 9B68     	 ldr r3,[r3,#8]
 3012 0052 0020     	 movs r0,#0
 3013 0054 0121     	 movs r1,#1
 3014 0056 9847     	 blx r3
 3015              	.L207:
1168:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1169:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1170:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtEnChng_Msk) != 0U) { /* If port enable changed */
 3016              	 .loc 2 1170 0
 3017 0058 3B6A     	 ldr r3,[r7,#32]
 3018 005a 03F00803 	 and r3,r3,#8
 3019 005e 002B     	 cmp r3,#0
 3020 0060 10D0     	 beq .L206
1171:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((hprt & USB_HPRT_PrtEna_Msk) != 0U) {  /* If device connected */
 3021              	 .loc 2 1171 0
 3022 0062 3B6A     	 ldr r3,[r7,#32]
 3023 0064 03F00403 	 and r3,r3,#4
 3024 0068 002B     	 cmp r3,#0
 3025 006a 0BD0     	 beq .L206
1172:../Libraries/XMCLib/src/xmc_usbh.c ****         if (XMC_USBH0_device.port_reset_active == true) {
 3026              	 .loc 2 1172 0
 3027 006c 704B     	 ldr r3,.L256
 3028 006e 9B7C     	 ldrb r3,[r3,#18]
 3029 0070 002B     	 cmp r3,#0
 3030 0072 07D0     	 beq .L206
1173:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.port_reset_active = false;
 3031              	 .loc 2 1173 0
 3032 0074 6E4B     	 ldr r3,.L256
 3033 0076 0022     	 movs r2,#0
 3034 0078 9A74     	 strb r2,[r3,#18]
1174:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_RESET);
 3035              	 .loc 2 1174 0
 3036 007a 6D4B     	 ldr r3,.L256
 3037 007c 9B68     	 ldr r3,[r3,#8]
 3038 007e 0020     	 movs r0,#0
 3039 0080 0821     	 movs r1,#8
 3040 0082 9847     	 blx r3
 3041              	.L206:
1175:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1176:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1177:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1178:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1179:../Libraries/XMCLib/src/xmc_usbh.c ****   
1180:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Disconnect interrupt */
1181:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_DisconnInt_Msk) != 0U) {
 3042              	 .loc 2 1181 0
 3043 0084 7B68     	 ldr r3,[r7,#4]
 3044 0086 03F00053 	 and r3,r3,#536870912
 3045 008a 002B     	 cmp r3,#0
 3046 008c 3ED0     	 beq .L208
1182:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE = USB_GINTSTS_HOSTMODE_DisconnInt_Msk; /* Cl
 3047              	 .loc 2 1182 0
 3048 008e 684B     	 ldr r3,.L256
 3049 0090 1B68     	 ldr r3,[r3]
 3050 0092 4FF00052 	 mov r2,#536870912
 3051 0096 5A61     	 str r2,[r3,#20]
1183:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Ignore disconnect under reset */
1184:../Libraries/XMCLib/src/xmc_usbh.c ****     if ( XMC_USBH0_device.port_reset_active == false) {
 3052              	 .loc 2 1184 0
 3053 0098 654B     	 ldr r3,.L256
 3054 009a 9B7C     	 ldrb r3,[r3,#18]
 3055 009c 83F00103 	 eor r3,r3,#1
 3056 00a0 DBB2     	 uxtb r3,r3
 3057 00a2 002B     	 cmp r3,#0
 3058 00a4 32D0     	 beq .L208
1185:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 3059              	 .loc 2 1185 0
 3060 00a6 624B     	 ldr r3,.L256
 3061 00a8 5B68     	 ldr r3,[r3,#4]
 3062 00aa 3B64     	 str r3,[r7,#64]
1186:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t    *)(pipe);
 3063              	 .loc 2 1186 0
 3064 00ac 614B     	 ldr r3,.L256+4
 3065 00ae 7B64     	 str r3,[r7,#68]
1187:../Libraries/XMCLib/src/xmc_usbh.c ****       for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3066              	 .loc 2 1187 0
 3067 00b0 0023     	 movs r3,#0
 3068 00b2 7B63     	 str r3,[r7,#52]
 3069 00b4 22E0     	 b .L209
 3070              	.L211:
1188:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U) {
 3071              	 .loc 2 1188 0
 3072 00b6 7B6C     	 ldr r3,[r7,#68]
 3073 00b8 DB7E     	 ldrb r3,[r3,#27]
 3074 00ba 002B     	 cmp r3,#0
 3075 00bc 15D0     	 beq .L210
1189:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->in_use = 0U;
 3076              	 .loc 2 1189 0
 3077 00be 7B6C     	 ldr r3,[r7,#68]
 3078 00c0 0022     	 movs r2,#0
 3079 00c2 DA76     	 strb r2,[r3,#27]
1190:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                            /* Clear
 3080              	 .loc 2 1190 0
 3081 00c4 3B6C     	 ldr r3,[r7,#64]
 3082 00c6 40F2BB72 	 movw r2,#1979
 3083 00ca 9A60     	 str r2,[r3,#8]
1191:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk;                           /* Enable halt inte
 3084              	 .loc 2 1191 0
 3085 00cc 3B6C     	 ldr r3,[r7,#64]
 3086 00ce 0222     	 movs r2,#2
 3087 00d0 DA60     	 str r2,[r3,#12]
1192:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk); /* Acti
 3088              	 .loc 2 1192 0
 3089 00d2 3B6C     	 ldr r3,[r7,#64]
 3090 00d4 1B68     	 ldr r3,[r3]
 3091 00d6 43F04042 	 orr r2,r3,#-1073741824
 3092 00da 3B6C     	 ldr r3,[r7,#64]
 3093 00dc 1A60     	 str r2,[r3]
1193:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, XMC_USBH_EVENT_BUS_ERROR)
 3094              	 .loc 2 1193 0
 3095 00de 544B     	 ldr r3,.L256
 3096 00e0 DB68     	 ldr r3,[r3,#12]
 3097 00e2 3A6C     	 ldr r2,[r7,#64]
 3098 00e4 1046     	 mov r0,r2
 3099 00e6 4021     	 movs r1,#64
 3100 00e8 9847     	 blx r3
 3101              	.L210:
1194:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1195:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch++;
 3102              	 .loc 2 1195 0 discriminator 2
 3103 00ea 3B6C     	 ldr r3,[r7,#64]
 3104 00ec 2033     	 adds r3,r3,#32
 3105 00ee 3B64     	 str r3,[r7,#64]
1196:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe++;
 3106              	 .loc 2 1196 0 discriminator 2
 3107 00f0 7B6C     	 ldr r3,[r7,#68]
 3108 00f2 2033     	 adds r3,r3,#32
 3109 00f4 7B64     	 str r3,[r7,#68]
1187:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U) {
 3110              	 .loc 2 1187 0 discriminator 2
 3111 00f6 7B6B     	 ldr r3,[r7,#52]
 3112 00f8 0133     	 adds r3,r3,#1
 3113 00fa 7B63     	 str r3,[r7,#52]
 3114              	.L209:
1187:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U) {
 3115              	 .loc 2 1187 0 is_stmt 0 discriminator 1
 3116 00fc 7B6B     	 ldr r3,[r7,#52]
 3117 00fe 0D2B     	 cmp r3,#13
 3118 0100 D9D9     	 bls .L211
1197:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1198:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_DISCONNECT);
 3119              	 .loc 2 1198 0 is_stmt 1
 3120 0102 4B4B     	 ldr r3,.L256
 3121 0104 9B68     	 ldr r3,[r3,#8]
 3122 0106 0020     	 movs r0,#0
 3123 0108 0221     	 movs r1,#2
 3124 010a 9847     	 blx r3
 3125              	.L208:
1199:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1200:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1201:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle receive fifo not-empty interrupt */
1202:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_RxFLvl_Msk) != 0U) {
 3126              	 .loc 2 1202 0
 3127 010c 7B68     	 ldr r3,[r7,#4]
 3128 010e 03F01003 	 and r3,r3,#16
 3129 0112 002B     	 cmp r3,#0
 3130 0114 7DD0     	 beq .L212
1203:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE &= (uint32_t)~USB_GINTMSK_HOSTMODE_RxFLvlMsk
 3131              	 .loc 2 1203 0
 3132 0116 464B     	 ldr r3,.L256
 3133 0118 1B68     	 ldr r3,[r3]
 3134 011a 454A     	 ldr r2,.L256
 3135 011c 1268     	 ldr r2,[r2]
 3136 011e 9269     	 ldr r2,[r2,#24]
 3137 0120 22F01002 	 bic r2,r2,#16
 3138 0124 9A61     	 str r2,[r3,#24]
1204:../Libraries/XMCLib/src/xmc_usbh.c ****     grxsts     = (XMC_USBH0_device.global_register->GRXSTSP_HOSTMODE);    
 3139              	 .loc 2 1204 0
 3140 0126 424B     	 ldr r3,.L256
 3141 0128 1B68     	 ldr r3,[r3]
 3142 012a 1B6A     	 ldr r3,[r3,#32]
 3143 012c FB61     	 str r3,[r7,#28]
1205:../Libraries/XMCLib/src/xmc_usbh.c ****     /* IN Data Packet received ? */
1206:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)((grxsts >> 17U) & 0x0FU) == (uint32_t)USB_GRXSTSR_HOSTMODE_PktSts_IN_DATA_PKT) {
 3144              	 .loc 2 1206 0
 3145 012e FB69     	 ldr r3,[r7,#28]
 3146 0130 5B0C     	 lsrs r3,r3,#17
 3147 0132 03F00F03 	 and r3,r3,#15
 3148 0136 022B     	 cmp r3,#2
 3149 0138 63D1     	 bne .L213
1207:../Libraries/XMCLib/src/xmc_usbh.c ****       ch         = (uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_EPNum_Msk);
 3150              	 .loc 2 1207 0
 3151 013a FB69     	 ldr r3,[r7,#28]
 3152 013c 03F00F03 	 and r3,r3,#15
 3153 0140 7B63     	 str r3,[r7,#52]
1208:../Libraries/XMCLib/src/xmc_usbh.c ****       bcnt       = ((uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_BCnt_Msk) >> USB_GRXSTSR_DEVICEMODE_
 3154              	 .loc 2 1208 0
 3155 0142 FA69     	 ldr r2,[r7,#28]
 3156 0144 47F6F073 	 movw r3,#32752
 3157 0148 1340     	 ands r3,r3,r2
 3158 014a 1B09     	 lsrs r3,r3,#4
 3159 014c BB61     	 str r3,[r7,#24]
1209:../Libraries/XMCLib/src/xmc_usbh.c ****       dfifo      = (uint32_t *)XMC_USBH0_dfifo_ptr[ch];
 3160              	 .loc 2 1209 0
 3161 014e 3A4A     	 ldr r2,.L256+8
 3162 0150 7B6B     	 ldr r3,[r7,#52]
 3163 0152 52F82330 	 ldr r3,[r2,r3,lsl#2]
 3164 0156 7B61     	 str r3,[r7,#20]
1210:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_data   =  pipe[ch].data + pipe[ch].num_transferred_total;
 3165              	 .loc 2 1210 0
 3166 0158 364A     	 ldr r2,.L256+4
 3167 015a 7B6B     	 ldr r3,[r7,#52]
 3168 015c 5B01     	 lsls r3,r3,#5
 3169 015e 1344     	 add r3,r3,r2
 3170 0160 5A68     	 ldr r2,[r3,#4]
 3171 0162 3449     	 ldr r1,.L256+4
 3172 0164 7B6B     	 ldr r3,[r7,#52]
 3173 0166 5B01     	 lsls r3,r3,#5
 3174 0168 0B44     	 add r3,r3,r1
 3175 016a 0833     	 adds r3,r3,#8
 3176 016c 5B68     	 ldr r3,[r3,#4]
 3177 016e 1344     	 add r3,r3,r2
 3178 0170 3B63     	 str r3,[r7,#48]
1211:../Libraries/XMCLib/src/xmc_usbh.c ****       len        =  bcnt / 4U; /* Received number of 32-bit data */
 3179              	 .loc 2 1211 0
 3180 0172 BB69     	 ldr r3,[r7,#24]
 3181 0174 9B08     	 lsrs r3,r3,#2
 3182 0176 BB62     	 str r3,[r7,#40]
1212:../Libraries/XMCLib/src/xmc_usbh.c ****       len_rest   =  bcnt & 3U; /* Number of bytes left */
 3183              	 .loc 2 1212 0
 3184 0178 BB69     	 ldr r3,[r7,#24]
 3185 017a 03F00303 	 and r3,r3,#3
 3186 017e 7B62     	 str r3,[r7,#36]
1213:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read data from fifo */
1214:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 32 bit sized  data */
1215:../Libraries/XMCLib/src/xmc_usbh.c ****       while (len != 0U) {
 3187              	 .loc 2 1215 0
 3188 0180 09E0     	 b .L214
 3189              	.L215:
1216:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1217:../Libraries/XMCLib/src/xmc_usbh.c ****         *((__unaligned uint32_t *)ptr_data) = *dfifo;
1218:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1219:../Libraries/XMCLib/src/xmc_usbh.c ****         *((__packed uint32_t *)ptr_data) = *dfifo;
 3190              	 .loc 2 1219 0
 3191 0182 7B69     	 ldr r3,[r7,#20]
 3192 0184 1A68     	 ldr r2,[r3]
 3193 0186 3B6B     	 ldr r3,[r7,#48]
 3194 0188 1A60     	 str r2,[r3]
1220:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1221:../Libraries/XMCLib/src/xmc_usbh.c **** 
1222:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_data += 4U;
 3195              	 .loc 2 1222 0
 3196 018a 3B6B     	 ldr r3,[r7,#48]
 3197 018c 0433     	 adds r3,r3,#4
 3198 018e 3B63     	 str r3,[r7,#48]
1223:../Libraries/XMCLib/src/xmc_usbh.c ****         len--;
 3199              	 .loc 2 1223 0
 3200 0190 BB6A     	 ldr r3,[r7,#40]
 3201 0192 013B     	 subs r3,r3,#1
 3202 0194 BB62     	 str r3,[r7,#40]
 3203              	.L214:
1215:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 3204              	 .loc 2 1215 0
 3205 0196 BB6A     	 ldr r3,[r7,#40]
 3206 0198 002B     	 cmp r3,#0
 3207 019a F2D1     	 bne .L215
1224:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1225:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 8 bit sized data */
1226:../Libraries/XMCLib/src/xmc_usbh.c ****       if (len_rest != 0U) {
 3208              	 .loc 2 1226 0
 3209 019c 7B6A     	 ldr r3,[r7,#36]
 3210 019e 002B     	 cmp r3,#0
 3211 01a0 13D0     	 beq .L216
1227:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1228:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((__unaligned uint32_t *)dfifo);
1229:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1230:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((__packed uint32_t *)dfifo);
 3212              	 .loc 2 1230 0
 3213 01a2 7B69     	 ldr r3,[r7,#20]
 3214 01a4 1B68     	 ldr r3,[r3]
 3215 01a6 FB62     	 str r3,[r7,#44]
1231:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1232:../Libraries/XMCLib/src/xmc_usbh.c ****         while (len_rest != 0U) {
 3216              	 .loc 2 1232 0
 3217 01a8 0CE0     	 b .L217
 3218              	.L218:
1233:../Libraries/XMCLib/src/xmc_usbh.c ****           *ptr_data = (uint8_t)dat;
 3219              	 .loc 2 1233 0
 3220 01aa FB6A     	 ldr r3,[r7,#44]
 3221 01ac DAB2     	 uxtb r2,r3
 3222 01ae 3B6B     	 ldr r3,[r7,#48]
 3223 01b0 1A70     	 strb r2,[r3]
1234:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_data++;
 3224              	 .loc 2 1234 0
 3225 01b2 3B6B     	 ldr r3,[r7,#48]
 3226 01b4 0133     	 adds r3,r3,#1
 3227 01b6 3B63     	 str r3,[r7,#48]
1235:../Libraries/XMCLib/src/xmc_usbh.c ****           dat >>= 8;
 3228              	 .loc 2 1235 0
 3229 01b8 FB6A     	 ldr r3,[r7,#44]
 3230 01ba 1B0A     	 lsrs r3,r3,#8
 3231 01bc FB62     	 str r3,[r7,#44]
1236:../Libraries/XMCLib/src/xmc_usbh.c ****           len_rest--;
 3232              	 .loc 2 1236 0
 3233 01be 7B6A     	 ldr r3,[r7,#36]
 3234 01c0 013B     	 subs r3,r3,#1
 3235 01c2 7B62     	 str r3,[r7,#36]
 3236              	.L217:
1232:../Libraries/XMCLib/src/xmc_usbh.c ****           *ptr_data = (uint8_t)dat;
 3237              	 .loc 2 1232 0
 3238 01c4 7B6A     	 ldr r3,[r7,#36]
 3239 01c6 002B     	 cmp r3,#0
 3240 01c8 EFD1     	 bne .L218
 3241              	.L216:
1237:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1238:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1239:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferring      += bcnt;
 3242              	 .loc 2 1239 0
 3243 01ca 1A4A     	 ldr r2,.L256+4
 3244 01cc 7B6B     	 ldr r3,[r7,#52]
 3245 01ce 5B01     	 lsls r3,r3,#5
 3246 01d0 1344     	 add r3,r3,r2
 3247 01d2 1033     	 adds r3,r3,#16
 3248 01d4 1A68     	 ldr r2,[r3]
 3249 01d6 BB69     	 ldr r3,[r7,#24]
 3250 01d8 1A44     	 add r2,r2,r3
 3251 01da 1649     	 ldr r1,.L256+4
 3252 01dc 7B6B     	 ldr r3,[r7,#52]
 3253 01de 5B01     	 lsls r3,r3,#5
 3254 01e0 0B44     	 add r3,r3,r1
 3255 01e2 1033     	 adds r3,r3,#16
 3256 01e4 1A60     	 str r2,[r3]
1240:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferred_total += bcnt;
 3257              	 .loc 2 1240 0
 3258 01e6 134A     	 ldr r2,.L256+4
 3259 01e8 7B6B     	 ldr r3,[r7,#52]
 3260 01ea 5B01     	 lsls r3,r3,#5
 3261 01ec 1344     	 add r3,r3,r2
 3262 01ee 0833     	 adds r3,r3,#8
 3263 01f0 5A68     	 ldr r2,[r3,#4]
 3264 01f2 BB69     	 ldr r3,[r7,#24]
 3265 01f4 1A44     	 add r2,r2,r3
 3266 01f6 0F49     	 ldr r1,.L256+4
 3267 01f8 7B6B     	 ldr r3,[r7,#52]
 3268 01fa 5B01     	 lsls r3,r3,#5
 3269 01fc 0B44     	 add r3,r3,r1
 3270 01fe 0833     	 adds r3,r3,#8
 3271 0200 5A60     	 str r2,[r3,#4]
 3272              	.L213:
1241:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1242:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE |= (uint32_t)USB_GINTMSK_HOSTMODE_RxFLvlMsk_
 3273              	 .loc 2 1242 0
 3274 0202 0B4B     	 ldr r3,.L256
 3275 0204 1B68     	 ldr r3,[r3]
 3276 0206 0A4A     	 ldr r2,.L256
 3277 0208 1268     	 ldr r2,[r2]
 3278 020a 9269     	 ldr r2,[r2,#24]
 3279 020c 42F01002 	 orr r2,r2,#16
 3280 0210 9A61     	 str r2,[r3,#24]
 3281              	.L212:
1243:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1244:../Libraries/XMCLib/src/xmc_usbh.c **** 
1245:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle sof interrupt */
1246:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_Sof_Msk) != 0U) { /* If start of frame interrupt */
 3282              	 .loc 2 1246 0
 3283 0212 7B68     	 ldr r3,[r7,#4]
 3284 0214 03F00803 	 and r3,r3,#8
 3285 0218 002B     	 cmp r3,#0
 3286 021a 35D0     	 beq .L219
1247:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_Sof_Msk; /* Clear SO
 3287              	 .loc 2 1247 0
 3288 021c 044B     	 ldr r3,.L256
 3289 021e 1B68     	 ldr r3,[r3]
 3290 0220 0822     	 movs r2,#8
 3291 0222 5A61     	 str r2,[r3,#20]
1248:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3292              	 .loc 2 1248 0
 3293 0224 034B     	 ldr r3,.L256+4
 3294 0226 7B64     	 str r3,[r7,#68]
1249:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3295              	 .loc 2 1249 0
 3296 0228 0023     	 movs r3,#0
 3297 022a 7B63     	 str r3,[r7,#52]
 3298 022c 29E0     	 b .L220
 3299              	.L257:
 3300 022e 00BF     	 .align 2
 3301              	.L256:
 3302 0230 00000000 	 .word XMC_USBH0_device
 3303 0234 00000000 	 .word pipe
 3304 0238 00000000 	 .word XMC_USBH0_dfifo_ptr
 3305              	.L222:
1250:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
1251:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->in_use == 1U)) 
 3306              	 .loc 2 1251 0
 3307 023c 7B6C     	 ldr r3,[r7,#68]
 3308 023e 9B7E     	 ldrb r3,[r3,#26]
 3309 0240 032B     	 cmp r3,#3
 3310 0242 18D1     	 bne .L221
 3311              	 .loc 2 1251 0 is_stmt 0 discriminator 1
 3312 0244 7B6C     	 ldr r3,[r7,#68]
 3313 0246 DB7E     	 ldrb r3,[r3,#27]
 3314 0248 012B     	 cmp r3,#1
 3315 024a 14D1     	 bne .L221
1252:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->interval != 0U)
 3316              	 .loc 2 1252 0 is_stmt 1
 3317 024c 7B6C     	 ldr r3,[r7,#68]
 3318 024e 1B8B     	 ldrh r3,[r3,#24]
 3319 0250 002B     	 cmp r3,#0
 3320 0252 10D0     	 beq .L221
1253:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1254:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval--;
 3321              	 .loc 2 1254 0
 3322 0254 7B6C     	 ldr r3,[r7,#68]
 3323 0256 1B8B     	 ldrh r3,[r3,#24]
 3324 0258 013B     	 subs r3,r3,#1
 3325 025a 9AB2     	 uxth r2,r3
 3326 025c 7B6C     	 ldr r3,[r7,#68]
 3327 025e 1A83     	 strh r2,[r3,#24]
1255:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->interval == 0U)
 3328              	 .loc 2 1255 0
 3329 0260 7B6C     	 ldr r3,[r7,#68]
 3330 0262 1B8B     	 ldrh r3,[r3,#24]
 3331 0264 002B     	 cmp r3,#0
 3332 0266 06D1     	 bne .L221
1256:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1257:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval = ptr_pipe->interval_reload;
 3333              	 .loc 2 1257 0
 3334 0268 7B6C     	 ldr r3,[r7,#68]
 3335 026a DA8A     	 ldrh r2,[r3,#22]
 3336 026c 7B6C     	 ldr r3,[r7,#68]
 3337 026e 1A83     	 strh r2,[r3,#24]
1258:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered = 1U;
 3338              	 .loc 2 1258 0
 3339 0270 7B6C     	 ldr r3,[r7,#68]
 3340 0272 0122     	 movs r2,#1
 3341 0274 5A77     	 strb r2,[r3,#29]
 3342              	.L221:
1259:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1260:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1261:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1262:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe++;
 3343              	 .loc 2 1262 0 discriminator 2
 3344 0276 7B6C     	 ldr r3,[r7,#68]
 3345 0278 2033     	 adds r3,r3,#32
 3346 027a 7B64     	 str r3,[r7,#68]
1249:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
 3347              	 .loc 2 1249 0 discriminator 2
 3348 027c 7B6B     	 ldr r3,[r7,#52]
 3349 027e 0133     	 adds r3,r3,#1
 3350 0280 7B63     	 str r3,[r7,#52]
 3351              	.L220:
1249:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
 3352              	 .loc 2 1249 0 is_stmt 0 discriminator 1
 3353 0282 7B6B     	 ldr r3,[r7,#52]
 3354 0284 0D2B     	 cmp r3,#13
 3355 0286 D9D9     	 bls .L222
 3356              	.L219:
1263:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1264:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1265:../Libraries/XMCLib/src/xmc_usbh.c ****   
1266:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle host ctrl interrupt */
1267:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_HChInt_Msk) != 0U) {
 3357              	 .loc 2 1267 0 is_stmt 1
 3358 0288 7B68     	 ldr r3,[r7,#4]
 3359 028a 03F00073 	 and r3,r3,#33554432
 3360 028e 002B     	 cmp r3,#0
 3361 0290 00F06481 	 beq .L223
1268:../Libraries/XMCLib/src/xmc_usbh.c ****     haint = XMC_USBH0_device.global_register->HAINT;
 3362              	 .loc 2 1268 0
 3363 0294 824B     	 ldr r3,.L258
 3364 0296 1B68     	 ldr r3,[r3]
 3365 0298 D3F81434 	 ldr r3,[r3,#1044]
 3366 029c FB63     	 str r3,[r7,#60]
1269:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3367              	 .loc 2 1269 0
 3368 029e 0023     	 movs r3,#0
 3369 02a0 7B63     	 str r3,[r7,#52]
 3370 02a2 57E1     	 b .L224
 3371              	.L243:
1270:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
1271:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((haint & (uint32_t)((uint32_t)1U << ch)) != 0U) {
 3372              	 .loc 2 1271 0
 3373 02a4 7B6B     	 ldr r3,[r7,#52]
 3374 02a6 FA6B     	 ldr r2,[r7,#60]
 3375 02a8 22FA03F3 	 lsr r3,r2,r3
 3376 02ac 03F00103 	 and r3,r3,#1
 3377 02b0 002B     	 cmp r3,#0
 3378 02b2 00F04C81 	 beq .L225
1272:../Libraries/XMCLib/src/xmc_usbh.c ****         haint     &= (uint32_t)~((uint32_t)1U << ch);
 3379              	 .loc 2 1272 0
 3380 02b6 7B6B     	 ldr r3,[r7,#52]
 3381 02b8 0122     	 movs r2,#1
 3382 02ba 02FA03F3 	 lsl r3,r2,r3
 3383 02be DB43     	 mvns r3,r3
 3384 02c0 FA6B     	 ldr r2,[r7,#60]
 3385 02c2 1340     	 ands r3,r3,r2
 3386 02c4 FB63     	 str r3,[r7,#60]
1273:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch     =  (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers) + ch;
 3387              	 .loc 2 1273 0
 3388 02c6 764B     	 ldr r3,.L258
 3389 02c8 5A68     	 ldr r2,[r3,#4]
 3390 02ca 7B6B     	 ldr r3,[r7,#52]
 3391 02cc 5B01     	 lsls r3,r3,#5
 3392 02ce 1344     	 add r3,r3,r2
 3393 02d0 3B64     	 str r3,[r7,#64]
1274:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe   =  (XMC_USBH0_pipe_t    *)(&pipe[ch]);
 3394              	 .loc 2 1274 0
 3395 02d2 7B6B     	 ldr r3,[r7,#52]
 3396 02d4 5B01     	 lsls r3,r3,#5
 3397 02d6 734A     	 ldr r2,.L258+4
 3398 02d8 1344     	 add r3,r3,r2
 3399 02da 7B64     	 str r3,[r7,#68]
1275:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Local variable for HCINT*/
1276:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCINT;
 3400              	 .loc 2 1276 0
 3401 02dc 3B6C     	 ldr r3,[r7,#64]
 3402 02de 9B68     	 ldr r3,[r3,#8]
 3403 02e0 FB62     	 str r3,[r7,#44]
1277:../Libraries/XMCLib/src/xmc_usbh.c ****         hcint      =  (uint32_t)(dat & ptr_ch->HCINTMSK);
 3404              	 .loc 2 1277 0
 3405 02e2 3B6C     	 ldr r3,[r7,#64]
 3406 02e4 DA68     	 ldr r2,[r3,#12]
 3407 02e6 FB6A     	 ldr r3,[r7,#44]
 3408 02e8 1340     	 ands r3,r3,r2
 3409 02ea BB63     	 str r3,[r7,#56]
1278:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_ChHltd_Msk) != 0U) {                                  /* channel 
 3410              	 .loc 2 1278 0
 3411 02ec BB6B     	 ldr r3,[r7,#56]
 3412 02ee 03F00203 	 and r3,r3,#2
 3413 02f2 002B     	 cmp r3,#0
 3414 02f4 0BD0     	 beq .L226
1279:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = 0U;                                                        /*  disable
 3415              	 .loc 2 1279 0
 3416 02f6 3B6C     	 ldr r3,[r7,#64]
 3417 02f8 0022     	 movs r2,#0
 3418 02fa DA60     	 str r2,[r3,#12]
1280:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                                    
 3419              	 .loc 2 1280 0
 3420 02fc 3B6C     	 ldr r3,[r7,#64]
 3421 02fe 40F2BB72 	 movw r2,#1979
 3422 0302 9A60     	 str r2,[r3,#8]
1281:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->transfer_active = 0U;                                               /*  set sta
 3423              	 .loc 2 1281 0
 3424 0304 7B6C     	 ldr r3,[r7,#68]
 3425 0306 0022     	 movs r2,#0
 3426 0308 1A77     	 strb r2,[r3,#28]
1282:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3427              	 .loc 2 1282 0
 3428 030a 0023     	 movs r3,#0
 3429 030c BB63     	 str r3,[r7,#56]
 3430              	.L226:
1283:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1284:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_XferCompl_Msk) != 0U) {                               /* data tra
 3431              	 .loc 2 1284 0
 3432 030e BB6B     	 ldr r3,[r7,#56]
 3433 0310 03F00103 	 and r3,r3,#1
 3434 0314 002B     	 cmp r3,#0
 3435 0316 36D0     	 beq .L227
1285:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT   = USB_CH_HCINTx_ALL;                                                     
 3436              	 .loc 2 1285 0
 3437 0318 3B6C     	 ldr r3,[r7,#64]
 3438 031a 40F2BB72 	 movw r2,#1979
 3439 031e 9A60     	 str r2,[r3,#8]
1286:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) == 0U) {                       /*  endpoin
 3440              	 .loc 2 1286 0
 3441 0320 3B6C     	 ldr r3,[r7,#64]
 3442 0322 1B68     	 ldr r3,[r3]
 3443 0324 03F40043 	 and r3,r3,#32768
 3444 0328 002B     	 cmp r3,#0
 3445 032a 1DD1     	 bne .L228
1287:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;                                                      /*   disabl
 3446              	 .loc 2 1287 0
 3447 032c 3B6C     	 ldr r3,[r7,#64]
 3448 032e 0022     	 movs r2,#0
 3449 0330 DA60     	 str r2,[r3,#12]
1288:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active = 0U;                                             /*   transf
 3450              	 .loc 2 1288 0
 3451 0332 7B6C     	 ldr r3,[r7,#68]
 3452 0334 0022     	 movs r2,#0
 3453 0336 1A77     	 strb r2,[r3,#28]
1289:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total += ptr_pipe->num_transferring;              /*   admin 
 3454              	 .loc 2 1289 0
 3455 0338 7B6C     	 ldr r3,[r7,#68]
 3456 033a DA68     	 ldr r2,[r3,#12]
 3457 033c 7B6C     	 ldr r3,[r7,#68]
 3458 033e 1B69     	 ldr r3,[r3,#16]
 3459 0340 1A44     	 add r2,r2,r3
 3460 0342 7B6C     	 ldr r3,[r7,#68]
 3461 0344 DA60     	 str r2,[r3,#12]
1290:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring       = 0U;                                      /*   admin 
 3462              	 .loc 2 1290 0
 3463 0346 7B6C     	 ldr r3,[r7,#68]
 3464 0348 0022     	 movs r2,#0
 3465 034a 1A61     	 str r2,[r3,#16]
1291:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_pipe->num_transferred_total == ptr_pipe->num) {                     /*   all by
 3466              	 .loc 2 1291 0
 3467 034c 7B6C     	 ldr r3,[r7,#68]
 3468 034e DA68     	 ldr r2,[r3,#12]
 3469 0350 7B6C     	 ldr r3,[r7,#68]
 3470 0352 9B68     	 ldr r3,[r3,#8]
 3471 0354 9A42     	 cmp r2,r3
 3472 0356 05D1     	 bne .L229
1292:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use = 0U;                                                    /*    relea
 3473              	 .loc 2 1292 0
 3474 0358 7B6C     	 ldr r3,[r7,#68]
 3475 035a 0022     	 movs r2,#0
 3476 035c DA76     	 strb r2,[r3,#27]
1293:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                       /*
 3477              	 .loc 2 1293 0
 3478 035e 7B6C     	 ldr r3,[r7,#68]
 3479 0360 0122     	 movs r2,#1
 3480 0362 9A77     	 strb r2,[r3,#30]
 3481              	.L229:
1294:../Libraries/XMCLib/src/xmc_usbh.c ****             }                                                                           
1295:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;                                                                 
 3482              	 .loc 2 1295 0
 3483 0364 0023     	 movs r3,#0
 3484 0366 BB63     	 str r3,[r7,#56]
 3485              	.L228:
1296:../Libraries/XMCLib/src/xmc_usbh.c ****           }                                                                             
1297:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U) {                       /*  endpoin
 3486              	 .loc 2 1297 0
 3487 0368 3B6C     	 ldr r3,[r7,#64]
 3488 036a 1B68     	 ldr r3,[r3]
 3489 036c 03F40043 	 and r3,r3,#32768
 3490 0370 002B     	 cmp r3,#0
 3491 0372 08D0     	 beq .L227
1298:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                      /*   releas
 3492              	 .loc 2 1298 0
 3493 0374 7B6C     	 ldr r3,[r7,#68]
 3494 0376 0022     	 movs r2,#0
 3495 0378 DA76     	 strb r2,[r3,#27]
1299:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                         /*
 3496              	 .loc 2 1299 0
 3497 037a 7B6C     	 ldr r3,[r7,#68]
 3498 037c 0122     	 movs r2,#1
 3499 037e 9A77     	 strb r2,[r3,#30]
1300:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                            /*   trigge
 3500              	 .loc 2 1300 0
 3501 0380 386C     	 ldr r0,[r7,#64]
 3502 0382 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3503              	.L227:
1301:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1302:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1303:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_AckMsk_Msk) != 0U) {                                /* ACK rec
 3504              	 .loc 2 1303 0
 3505 0386 BB6B     	 ldr r3,[r7,#56]
 3506 0388 03F02003 	 and r3,r3,#32
 3507 038c 002B     	 cmp r3,#0
 3508 038e 2ED0     	 beq .L230
1304:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT = USB_CH_HCINTMSK_AckMsk_Msk;                                    /*  clear 
 3509              	 .loc 2 1304 0
 3510 0390 3B6C     	 ldr r3,[r7,#64]
 3511 0392 2022     	 movs r2,#32
 3512 0394 9A60     	 str r2,[r3,#8]
1305:../Libraries/XMCLib/src/xmc_usbh.c ****           is_nack[ch] = false;
 3513              	 .loc 2 1305 0
 3514 0396 444A     	 ldr r2,.L258+8
 3515 0398 7B6B     	 ldr r3,[r7,#52]
 3516 039a 1344     	 add r3,r3,r2
 3517 039c 0022     	 movs r2,#0
 3518 039e 1A70     	 strb r2,[r3]
1306:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U) {                        /*  endpoi
 3519              	 .loc 2 1306 0
 3520 03a0 3B6C     	 ldr r3,[r7,#64]
 3521 03a2 1B68     	 ldr r3,[r3]
 3522 03a4 03F40043 	 and r3,r3,#32768
 3523 03a8 002B     	 cmp r3,#0
 3524 03aa 1BD0     	 beq .L231
1307:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num != ptr_pipe->num_transferred_total) &&                    /*   if al
 3525              	 .loc 2 1307 0
 3526 03ac 7B6C     	 ldr r3,[r7,#68]
 3527 03ae 9A68     	 ldr r2,[r3,#8]
 3528 03b0 7B6C     	 ldr r3,[r7,#68]
 3529 03b2 DB68     	 ldr r3,[r3,#12]
 3530 03b4 9A42     	 cmp r2,r3
 3531 03b6 18D0     	 beq .L233
1308:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3532              	 .loc 2 1308 0 discriminator 1
 3533 03b8 7B6C     	 ldr r3,[r7,#68]
 3534 03ba 1B69     	 ldr r3,[r3,#16]
1307:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num != ptr_pipe->num_transferred_total) &&                    /*   if al
 3535              	 .loc 2 1307 0 discriminator 1
 3536 03bc 002B     	 cmp r3,#0
 3537 03be 14D0     	 beq .L233
1309:../Libraries/XMCLib/src/xmc_usbh.c ****                ((ptr_pipe->num_transferred_total%ptr_pipe->ep_max_packet_size) == 0U)){  /*   if sh
 3538              	 .loc 2 1309 0
 3539 03c0 7B6C     	 ldr r3,[r7,#68]
 3540 03c2 DB68     	 ldr r3,[r3,#12]
 3541 03c4 7A6C     	 ldr r2,[r7,#68]
 3542 03c6 928A     	 ldrh r2,[r2,#20]
 3543 03c8 B3FBF2F1 	 udiv r1,r3,r2
 3544 03cc 02FB01F2 	 mul r2,r2,r1
 3545 03d0 9B1A     	 subs r3,r3,r2
1308:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3546              	 .loc 2 1308 0
 3547 03d2 002B     	 cmp r3,#0
 3548 03d4 09D1     	 bne .L233
1310:../Libraries/XMCLib/src/xmc_usbh.c ****                ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                                
 3549              	 .loc 2 1310 0
 3550 03d6 3B6C     	 ldr r3,[r7,#64]
 3551 03d8 1B68     	 ldr r3,[r3]
 3552 03da 43F00042 	 orr r2,r3,#-2147483648
 3553 03de 3B6C     	 ldr r3,[r7,#64]
 3554 03e0 1A60     	 str r2,[r3]
 3555 03e2 02E0     	 b .L233
 3556              	.L231:
1311:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1312:../Libraries/XMCLib/src/xmc_usbh.c ****           } else {                                                                        /* endpoi
1313:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                              /*  trigg
 3557              	 .loc 2 1313 0
 3558 03e4 386C     	 ldr r0,[r7,#64]
 3559 03e6 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3560              	.L233:
1314:../Libraries/XMCLib/src/xmc_usbh.c ****           } 
1315:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3561              	 .loc 2 1315 0
 3562 03ea 0023     	 movs r3,#0
 3563 03ec BB63     	 str r3,[r7,#56]
 3564              	.L230:
1316:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1317:../Libraries/XMCLib/src/xmc_usbh.c ****         /*local variable for HCCHAR*/
1318:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCCHAR;
 3565              	 .loc 2 1318 0
 3566 03ee 3B6C     	 ldr r3,[r7,#64]
 3567 03f0 1B68     	 ldr r3,[r3]
 3568 03f2 FB62     	 str r3,[r7,#44]
1319:../Libraries/XMCLib/src/xmc_usbh.c ****         if (((hcint & (USB_CH_HCINTMSK_StallMsk_Msk |                                    /* STALL *
 3569              	 .loc 2 1319 0
 3570 03f4 BB6B     	 ldr r3,[r7,#56]
 3571 03f6 03F4F363 	 and r3,r3,#1944
 3572 03fa 002B     	 cmp r3,#0
 3573 03fc 26D0     	 beq .L234
1320:../Libraries/XMCLib/src/xmc_usbh.c ****                       USB_CH_HCINTMSK_NakMsk_Msk   |                                     /* or NAK 
1321:../Libraries/XMCLib/src/xmc_usbh.c ****                       USB_CH_HCINTx_ERRORS )) != 0U) &&                                  /* or tran
1322:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3574              	 .loc 2 1322 0
 3575 03fe FB6A     	 ldr r3,[r7,#44]
 3576 0400 03F40043 	 and r3,r3,#32768
1321:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3577              	 .loc 2 1321 0
 3578 0404 002B     	 cmp r3,#0
 3579 0406 21D1     	 bne .L234
1323:../Libraries/XMCLib/src/xmc_usbh.c ****         {                        /* and endpoint OUT */
1324:../Libraries/XMCLib/src/xmc_usbh.c **** 
1325:../Libraries/XMCLib/src/xmc_usbh.c ****             pktcnt = (uint32_t)((ptr_ch->HCTSIZ_BUFFERMODE & USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Msk)  
 3580              	 .loc 2 1325 0
 3581 0408 3B6C     	 ldr r3,[r7,#64]
 3582 040a 1A69     	 ldr r2,[r3,#16]
 3583 040c 274B     	 ldr r3,.L258+12
 3584 040e 1340     	 ands r3,r3,r2
 3585 0410 DB0C     	 lsrs r3,r3,#19
 3586 0412 3B61     	 str r3,[r7,#16]
1326:../Libraries/XMCLib/src/xmc_usbh.c ****                       >> USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos);   
1327:../Libraries/XMCLib/src/xmc_usbh.c ****             mpsiz  = (ptr_ch->HCCHAR      ) & 0x000007FFU;
 3587              	 .loc 2 1327 0
 3588 0414 3B6C     	 ldr r3,[r7,#64]
 3589 0416 1B68     	 ldr r3,[r3]
 3590 0418 C3F30A03 	 ubfx r3,r3,#0,#11
 3591 041c FB60     	 str r3,[r7,#12]
1328:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num_transferring >= mpsiz) && (pktcnt > 0U)) {
 3592              	 .loc 2 1328 0
 3593 041e 7B6C     	 ldr r3,[r7,#68]
 3594 0420 1A69     	 ldr r2,[r3,#16]
 3595 0422 FB68     	 ldr r3,[r7,#12]
 3596 0424 9A42     	 cmp r2,r3
 3597 0426 0ED3     	 bcc .L235
 3598              	 .loc 2 1328 0 is_stmt 0 discriminator 1
 3599 0428 3B69     	 ldr r3,[r7,#16]
 3600 042a 002B     	 cmp r3,#0
 3601 042c 0BD0     	 beq .L235
1329:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->num_transferred_total += (uint32_t)(ptr_pipe->num_transferring - (mpsiz * p
 3602              	 .loc 2 1329 0 is_stmt 1
 3603 042e 7B6C     	 ldr r3,[r7,#68]
 3604 0430 DA68     	 ldr r2,[r3,#12]
 3605 0432 7B6C     	 ldr r3,[r7,#68]
 3606 0434 1969     	 ldr r1,[r3,#16]
 3607 0436 FB68     	 ldr r3,[r7,#12]
 3608 0438 3869     	 ldr r0,[r7,#16]
 3609 043a 00FB03F3 	 mul r3,r0,r3
 3610 043e CB1A     	 subs r3,r1,r3
 3611 0440 1A44     	 add r2,r2,r3
 3612 0442 7B6C     	 ldr r3,[r7,#68]
 3613 0444 DA60     	 str r2,[r3,#12]
 3614              	.L235:
1330:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1331:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring = 0U;
 3615              	 .loc 2 1331 0
 3616 0446 7B6C     	 ldr r3,[r7,#68]
 3617 0448 0022     	 movs r2,#0
 3618 044a 1A61     	 str r2,[r3,#16]
 3619              	.L234:
1332:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1333:../Libraries/XMCLib/src/xmc_usbh.c **** 
1334:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_NakMsk_Msk)!=0U) {                                /* if NAK */
 3620              	 .loc 2 1334 0
 3621 044c BB6B     	 ldr r3,[r7,#56]
 3622 044e 03F01003 	 and r3,r3,#16
 3623 0452 002B     	 cmp r3,#0
 3624 0454 31D0     	 beq .L236
1335:../Libraries/XMCLib/src/xmc_usbh.c ****             is_nack[ch] = true;
 3625              	 .loc 2 1335 0
 3626 0456 144A     	 ldr r2,.L258+8
 3627 0458 7B6B     	 ldr r3,[r7,#52]
 3628 045a 1344     	 add r3,r3,r2
 3629 045c 0122     	 movs r2,#1
 3630 045e 1A70     	 strb r2,[r3]
1336:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event |= (uint8_t)XMC_USBH_EVENT_HANDSHAKE_NAK;
 3631              	 .loc 2 1336 0
 3632 0460 7B6C     	 ldr r3,[r7,#68]
 3633 0462 9B7F     	 ldrb r3,[r3,#30]
 3634 0464 43F00203 	 orr r3,r3,#2
 3635 0468 DAB2     	 uxtb r2,r3
 3636 046a 7B6C     	 ldr r3,[r7,#68]
 3637 046c 9A77     	 strb r2,[r3,#30]
1337:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINT = USB_CH_HCINTMSK_NakMsk_Msk;                                /*    clear 
 3638              	 .loc 2 1337 0
 3639 046e 3B6C     	 ldr r3,[r7,#64]
 3640 0470 1022     	 movs r2,#16
 3641 0472 9A60     	 str r2,[r3,#8]
1338:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U) {                    /*    endpoi
 3642              	 .loc 2 1338 0
 3643 0474 3B6C     	 ldr r3,[r7,#64]
 3644 0476 1B68     	 ldr r3,[r3]
 3645 0478 03F40043 	 and r3,r3,#32768
 3646 047c 002B     	 cmp r3,#0
 3647 047e 17D0     	 beq .L237
1339:../Libraries/XMCLib/src/xmc_usbh.c ****               if (ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) {                   /*
 3648              	 .loc 2 1339 0
 3649 0480 7B6C     	 ldr r3,[r7,#68]
 3650 0482 9B7E     	 ldrb r3,[r3,#26]
 3651 0484 032B     	 cmp r3,#3
 3652 0486 03D1     	 bne .L238
1340:../Libraries/XMCLib/src/xmc_usbh.c ****                 XMC_lTriggerHaltChannel(ptr_ch);                                       /*      trig
 3653              	 .loc 2 1340 0
 3654 0488 386C     	 ldr r0,[r7,#64]
 3655 048a FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3656 048e 12E0     	 b .L240
 3657              	.L238:
1341:../Libraries/XMCLib/src/xmc_usbh.c ****               } else {                                                                 /*     is en
1342:../Libraries/XMCLib/src/xmc_usbh.c ****                 ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                             /*
 3658              	 .loc 2 1342 0
 3659 0490 3B6C     	 ldr r3,[r7,#64]
 3660 0492 1B68     	 ldr r3,[r3]
 3661 0494 43F00042 	 orr r2,r3,#-2147483648
 3662 0498 3B6C     	 ldr r3,[r7,#64]
 3663 049a 1A60     	 str r2,[r3]
 3664 049c 0BE0     	 b .L240
 3665              	.L259:
 3666 049e 00BF     	 .align 2
 3667              	.L258:
 3668 04a0 00000000 	 .word XMC_USBH0_device
 3669 04a4 00000000 	 .word pipe
 3670 04a8 00000000 	 .word is_nack
 3671 04ac 0000F81F 	 .word 536346624
 3672              	.L237:
1343:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1344:../Libraries/XMCLib/src/xmc_usbh.c ****             } else { /* If endpoint OUT */                                             /*    endpoi
1345:../Libraries/XMCLib/src/xmc_usbh.c ****               XMC_lTriggerHaltChannel(ptr_ch);                                         /*     trigg
 3673              	 .loc 2 1345 0
 3674 04b0 386C     	 ldr r0,[r7,#64]
 3675 04b2 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3676              	.L240:
1346:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1347:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3677              	 .loc 2 1347 0
 3678 04b6 0023     	 movs r3,#0
 3679 04b8 BB63     	 str r3,[r7,#56]
 3680              	.L236:
1348:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1349:../Libraries/XMCLib/src/xmc_usbh.c **** 
1350:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_StallMsk_Msk) != 0U) {                              /* if STAL
 3681              	 .loc 2 1350 0
 3682 04ba BB6B     	 ldr r3,[r7,#56]
 3683 04bc 03F00803 	 and r3,r3,#8
 3684 04c0 002B     	 cmp r3,#0
 3685 04c2 19D0     	 beq .L241
1351:../Libraries/XMCLib/src/xmc_usbh.c ****             /*Reset the packet data toggle*/
1352:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINT   = USB_CH_HCINTMSK_StallMsk_Msk;                              /*  clear 
 3686              	 .loc 2 1352 0
 3687 04c4 3B6C     	 ldr r3,[r7,#64]
 3688 04c6 0822     	 movs r2,#8
 3689 04c8 9A60     	 str r2,[r3,#8]
1353:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                       /*  releas
 3690              	 .loc 2 1353 0
 3691 04ca 7B6C     	 ldr r3,[r7,#68]
 3692 04cc 0022     	 movs r2,#0
 3693 04ce DA76     	 strb r2,[r3,#27]
1354:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet &= (uint32_t)(~XMC_USBH_PACKET_DATA_Msk);
 3694              	 .loc 2 1354 0
 3695 04d0 7B6C     	 ldr r3,[r7,#68]
 3696 04d2 1B68     	 ldr r3,[r3]
 3697 04d4 23F0F002 	 bic r2,r3,#240
 3698 04d8 7B6C     	 ldr r3,[r7,#68]
 3699 04da 1A60     	 str r2,[r3]
1355:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet   |=  (uint32_t)XMC_USBH_PACKET_DATA0;
 3700              	 .loc 2 1355 0
 3701 04dc 7B6C     	 ldr r3,[r7,#68]
 3702 04de 1B68     	 ldr r3,[r3]
 3703 04e0 43F01002 	 orr r2,r3,#16
 3704 04e4 7B6C     	 ldr r3,[r7,#68]
 3705 04e6 1A60     	 str r2,[r3]
1356:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_HANDSHAKE_STALL;                            /
 3706              	 .loc 2 1356 0
 3707 04e8 7B6C     	 ldr r3,[r7,#68]
 3708 04ea 1022     	 movs r2,#16
 3709 04ec 9A77     	 strb r2,[r3,#30]
1357:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigge
 3710              	 .loc 2 1357 0
 3711 04ee 386C     	 ldr r0,[r7,#64]
 3712 04f0 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1358:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3713              	 .loc 2 1358 0
 3714 04f4 0023     	 movs r3,#0
 3715 04f6 BB63     	 str r3,[r7,#56]
 3716              	.L241:
1359:../Libraries/XMCLib/src/xmc_usbh.c ****         } 
1360:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTx_ERRORS) != 0U) {                                      /* if tran
 3717              	 .loc 2 1360 0
 3718 04f8 BB6B     	 ldr r3,[r7,#56]
 3719 04fa 03F4F063 	 and r3,r3,#1920
 3720 04fe 002B     	 cmp r3,#0
 3721 0500 0ED0     	 beq .L242
1361:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINT = USB_CH_HCINTx_ERRORS;                                        /*  clear 
 3722              	 .loc 2 1361 0
 3723 0502 3B6C     	 ldr r3,[r7,#64]
 3724 0504 4FF4F062 	 mov r2,#1920
 3725 0508 9A60     	 str r2,[r3,#8]
1362:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                       /*  releas
 3726              	 .loc 2 1362 0
 3727 050a 7B6C     	 ldr r3,[r7,#68]
 3728 050c 0022     	 movs r2,#0
 3729 050e DA76     	 strb r2,[r3,#27]
1363:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_BUS_ERROR;                                  /
 3730              	 .loc 2 1363 0
 3731 0510 7B6C     	 ldr r3,[r7,#68]
 3732 0512 4022     	 movs r2,#64
 3733 0514 9A77     	 strb r2,[r3,#30]
1364:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigge
 3734              	 .loc 2 1364 0
 3735 0516 386C     	 ldr r0,[r7,#64]
 3736 0518 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1365:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3737              	 .loc 2 1365 0
 3738 051c 0023     	 movs r3,#0
 3739 051e BB63     	 str r3,[r7,#56]
 3740              	.L242:
1366:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1367:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_pipe->transfer_active == 0U) && (ptr_pipe->in_use == 0U) && (ptr_pipe->event != 0U
 3741              	 .loc 2 1367 0
 3742 0520 7B6C     	 ldr r3,[r7,#68]
 3743 0522 1B7F     	 ldrb r3,[r3,#28]
 3744 0524 002B     	 cmp r3,#0
 3745 0526 12D1     	 bne .L225
 3746              	 .loc 2 1367 0 is_stmt 0 discriminator 1
 3747 0528 7B6C     	 ldr r3,[r7,#68]
 3748 052a DB7E     	 ldrb r3,[r3,#27]
 3749 052c 002B     	 cmp r3,#0
 3750 052e 0ED1     	 bne .L225
 3751              	 .loc 2 1367 0 discriminator 2
 3752 0530 7B6C     	 ldr r3,[r7,#68]
 3753 0532 9B7F     	 ldrb r3,[r3,#30]
 3754 0534 002B     	 cmp r3,#0
 3755 0536 0AD0     	 beq .L225
1368:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, (uint32_t)ptr_pipe->event
 3756              	 .loc 2 1368 0 is_stmt 1
 3757 0538 474B     	 ldr r3,.L260
 3758 053a DB68     	 ldr r3,[r3,#12]
 3759 053c 396C     	 ldr r1,[r7,#64]
 3760 053e 7A6C     	 ldr r2,[r7,#68]
 3761 0540 927F     	 ldrb r2,[r2,#30]
 3762 0542 0846     	 mov r0,r1
 3763 0544 1146     	 mov r1,r2
 3764 0546 9847     	 blx r3
1369:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event  = 0U;
 3765              	 .loc 2 1369 0
 3766 0548 7B6C     	 ldr r3,[r7,#68]
 3767 054a 0022     	 movs r2,#0
 3768 054c 9A77     	 strb r2,[r3,#30]
 3769              	.L225:
1269:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
 3770              	 .loc 2 1269 0 discriminator 2
 3771 054e 7B6B     	 ldr r3,[r7,#52]
 3772 0550 0133     	 adds r3,r3,#1
 3773 0552 7B63     	 str r3,[r7,#52]
 3774              	.L224:
1269:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
 3775              	 .loc 2 1269 0 is_stmt 0 discriminator 1
 3776 0554 7B6B     	 ldr r3,[r7,#52]
 3777 0556 0D2B     	 cmp r3,#13
 3778 0558 7FF6A4AE 	 bls .L243
 3779              	.L223:
1370:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1371:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1372:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1373:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1374:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Check if remote wakeup event detected*/
1375:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_WkUpInt_Msk) != 0U)
 3780              	 .loc 2 1375 0 is_stmt 1
 3781 055c 7B68     	 ldr r3,[r7,#4]
 3782 055e 002B     	 cmp r3,#0
 3783 0560 0FDA     	 bge .L244
1376:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1377:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_WkUpInt_Msk; /* Clea
 3784              	 .loc 2 1377 0
 3785 0562 3D4B     	 ldr r3,.L260
 3786 0564 1B68     	 ldr r3,[r3]
 3787 0566 4FF00042 	 mov r2,#-2147483648
 3788 056a 5A61     	 str r2,[r3,#20]
1378:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Recover PHY clock*/
1379:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 3789              	 .loc 2 1379 0
 3790 056c 3A4B     	 ldr r3,.L260
 3791 056e 1B68     	 ldr r3,[r3]
 3792 0570 4FF48072 	 mov r2,#256
 3793 0574 C3F8002E 	 str r2,[r3,#3584]
1380:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Callback function execution*/
1381:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_REMOTE_WAKEUP);
 3794              	 .loc 2 1381 0
 3795 0578 374B     	 ldr r3,.L260
 3796 057a 9B68     	 ldr r3,[r3,#8]
 3797 057c 0020     	 movs r0,#0
 3798 057e 4021     	 movs r1,#64
 3799 0580 9847     	 blx r3
 3800              	.L244:
1382:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1383:../Libraries/XMCLib/src/xmc_usbh.c **** 
1384:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle restarts of unfinished transfers (due to NAK or ACK) */
1385:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3801              	 .loc 2 1385 0
 3802 0582 364B     	 ldr r3,.L260+4
 3803 0584 7B64     	 str r3,[r7,#68]
1386:../Libraries/XMCLib/src/xmc_usbh.c ****   for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3804              	 .loc 2 1386 0
 3805 0586 0023     	 movs r3,#0
 3806 0588 7B63     	 str r3,[r7,#52]
 3807 058a 5EE0     	 b .L245
 3808              	.L255:
1387:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U)) {
 3809              	 .loc 2 1387 0
 3810 058c 7B6C     	 ldr r3,[r7,#68]
 3811 058e DB7E     	 ldrb r3,[r3,#27]
 3812 0590 012B     	 cmp r3,#1
 3813 0592 54D1     	 bne .L246
 3814              	 .loc 2 1387 0 is_stmt 0 discriminator 1
 3815 0594 7B6C     	 ldr r3,[r7,#68]
 3816 0596 1B7F     	 ldrb r3,[r3,#28]
 3817 0598 002B     	 cmp r3,#0
 3818 059a 50D1     	 bne .L246
1388:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Restart periodic transfer if not in progress and interval expired */
1389:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) 
 3819              	 .loc 2 1389 0 is_stmt 1
 3820 059c 7B6C     	 ldr r3,[r7,#68]
 3821 059e 9B7E     	 ldrb r3,[r3,#26]
 3822 05a0 032B     	 cmp r3,#3
 3823 05a2 31D0     	 beq .L247
1390:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1391:../Libraries/XMCLib/src/xmc_usbh.c ****             /*Data toggle if NACK not received*/
1392:../Libraries/XMCLib/src/xmc_usbh.c ****             if (!is_nack[ch])
 3824              	 .loc 2 1392 0
 3825 05a4 2E4A     	 ldr r2,.L260+8
 3826 05a6 7B6B     	 ldr r3,[r7,#52]
 3827 05a8 1344     	 add r3,r3,r2
 3828 05aa 1B78     	 ldrb r3,[r3]
 3829 05ac 83F00103 	 eor r3,r3,#1
 3830 05b0 DBB2     	 uxtb r3,r3
 3831 05b2 002B     	 cmp r3,#0
 3832 05b4 23D0     	 beq .L248
1393:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1394:../Libraries/XMCLib/src/xmc_usbh.c ****               switch (ptr_pipe->packet & (uint32_t)XMC_USBH_PACKET_DATA_Msk)
 3833              	 .loc 2 1394 0
 3834 05b6 7B6C     	 ldr r3,[r7,#68]
 3835 05b8 1B68     	 ldr r3,[r3]
 3836 05ba 03F0F003 	 and r3,r3,#240
 3837 05be 102B     	 cmp r3,#16
 3838 05c0 02D0     	 beq .L250
 3839 05c2 202B     	 cmp r3,#32
 3840 05c4 0DD0     	 beq .L251
1395:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1396:../Libraries/XMCLib/src/xmc_usbh.c ****                 case XMC_USBH_PACKET_DATA0:
1397:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1398:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
1399:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
1400:../Libraries/XMCLib/src/xmc_usbh.c ****                 case XMC_USBH_PACKET_DATA1:
1401:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1402:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
1403:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
1404:../Libraries/XMCLib/src/xmc_usbh.c ****                 default:
1405:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
 3841              	 .loc 2 1405 0
 3842 05c6 19E0     	 b .L252
 3843              	.L250:
1397:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
 3844              	 .loc 2 1397 0
 3845 05c8 7B6C     	 ldr r3,[r7,#68]
 3846 05ca 1B68     	 ldr r3,[r3]
 3847 05cc 23F0F002 	 bic r2,r3,#240
 3848 05d0 7B6C     	 ldr r3,[r7,#68]
 3849 05d2 1A60     	 str r2,[r3]
1398:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
 3850              	 .loc 2 1398 0
 3851 05d4 7B6C     	 ldr r3,[r7,#68]
 3852 05d6 1B68     	 ldr r3,[r3]
 3853 05d8 43F02002 	 orr r2,r3,#32
 3854 05dc 7B6C     	 ldr r3,[r7,#68]
 3855 05de 1A60     	 str r2,[r3]
1399:../Libraries/XMCLib/src/xmc_usbh.c ****                 case XMC_USBH_PACKET_DATA1:
 3856              	 .loc 2 1399 0
 3857 05e0 0CE0     	 b .L252
 3858              	.L251:
1401:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
 3859              	 .loc 2 1401 0
 3860 05e2 7B6C     	 ldr r3,[r7,#68]
 3861 05e4 1B68     	 ldr r3,[r3]
 3862 05e6 23F0F002 	 bic r2,r3,#240
 3863 05ea 7B6C     	 ldr r3,[r7,#68]
 3864 05ec 1A60     	 str r2,[r3]
1402:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
 3865              	 .loc 2 1402 0
 3866 05ee 7B6C     	 ldr r3,[r7,#68]
 3867 05f0 1B68     	 ldr r3,[r3]
 3868 05f2 43F01002 	 orr r2,r3,#16
 3869 05f6 7B6C     	 ldr r3,[r7,#68]
 3870 05f8 1A60     	 str r2,[r3]
1403:../Libraries/XMCLib/src/xmc_usbh.c ****                 default:
 3871              	 .loc 2 1403 0
 3872 05fa 00BF     	 nop
 3873              	.L252:
 3874 05fc 04E0     	 b .L247
 3875              	.L248:
1406:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1407:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1408:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1409:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1410:../Libraries/XMCLib/src/xmc_usbh.c ****               is_nack[ch] = false;
 3876              	 .loc 2 1410 0
 3877 05fe 184A     	 ldr r2,.L260+8
 3878 0600 7B6B     	 ldr r3,[r7,#52]
 3879 0602 1344     	 add r3,r3,r2
 3880 0604 0022     	 movs r2,#0
 3881 0606 1A70     	 strb r2,[r3]
 3882              	.L247:
1411:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1412:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1413:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT)&&(ptr_pipe->interrupt_trigge
 3883              	 .loc 2 1413 0
 3884 0608 7B6C     	 ldr r3,[r7,#68]
 3885 060a 9B7E     	 ldrb r3,[r3,#26]
 3886 060c 032B     	 cmp r3,#3
 3887 060e 03D1     	 bne .L253
 3888              	 .loc 2 1413 0 is_stmt 0 discriminator 1
 3889 0610 7B6C     	 ldr r3,[r7,#68]
 3890 0612 5B7F     	 ldrb r3,[r3,#29]
 3891 0614 012B     	 cmp r3,#1
 3892 0616 03D0     	 beq .L254
 3893              	.L253:
1414:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 3894              	 .loc 2 1414 0 is_stmt 1 discriminator 3
 3895 0618 7B6C     	 ldr r3,[r7,#68]
 3896 061a 9B7E     	 ldrb r3,[r3,#26]
1413:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 3897              	 .loc 2 1413 0 discriminator 3
 3898 061c 032B     	 cmp r3,#3
 3899 061e 0ED0     	 beq .L246
 3900              	.L254:
1415:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1416:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->interrupt_triggered = 0U;
 3901              	 .loc 2 1416 0
 3902 0620 7B6C     	 ldr r3,[r7,#68]
 3903 0622 0022     	 movs r2,#0
 3904 0624 5A77     	 strb r2,[r3,#29]
1417:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->transfer_active = 1U;
 3905              	 .loc 2 1417 0
 3906 0626 7B6C     	 ldr r3,[r7,#68]
 3907 0628 0122     	 movs r2,#1
 3908 062a 1A77     	 strb r2,[r3,#28]
1418:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_lStartTransfer (ptr_pipe, (((USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_reg
 3909              	 .loc 2 1418 0
 3910 062c 0A4B     	 ldr r3,.L260
 3911 062e 5A68     	 ldr r2,[r3,#4]
 3912 0630 7B6B     	 ldr r3,[r7,#52]
 3913 0632 5B01     	 lsls r3,r3,#5
 3914 0634 1344     	 add r3,r3,r2
 3915 0636 786C     	 ldr r0,[r7,#68]
 3916 0638 1946     	 mov r1,r3
 3917 063a FFF7FEFF 	 bl XMC_lStartTransfer
 3918              	.L246:
1419:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1420:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1421:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe++;
 3919              	 .loc 2 1421 0 discriminator 2
 3920 063e 7B6C     	 ldr r3,[r7,#68]
 3921 0640 2033     	 adds r3,r3,#32
 3922 0642 7B64     	 str r3,[r7,#68]
1386:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U)) {
 3923              	 .loc 2 1386 0 discriminator 2
 3924 0644 7B6B     	 ldr r3,[r7,#52]
 3925 0646 0133     	 adds r3,r3,#1
 3926 0648 7B63     	 str r3,[r7,#52]
 3927              	.L245:
1386:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U)) {
 3928              	 .loc 2 1386 0 is_stmt 0 discriminator 1
 3929 064a 7B6B     	 ldr r3,[r7,#52]
 3930 064c 0D2B     	 cmp r3,#13
 3931 064e 9DD9     	 bls .L255
1422:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1423:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3932              	 .loc 2 1423 0 is_stmt 1
 3933 0650 4837     	 adds r7,r7,#72
 3934              	.LCFI136:
 3935              	 .cfi_def_cfa_offset 8
 3936 0652 BD46     	 mov sp,r7
 3937              	.LCFI137:
 3938              	 .cfi_def_cfa_register 13
 3939              	 
 3940 0654 80BD     	 pop {r7,pc}
 3941              	.L261:
 3942 0656 00BF     	 .align 2
 3943              	.L260:
 3944 0658 00000000 	 .word XMC_USBH0_device
 3945 065c 00000000 	 .word pipe
 3946 0660 00000000 	 .word is_nack
 3947              	 .cfi_endproc
 3948              	.LFE196:
 3950              	 .section .text.XMC_USBH_GetInterruptStatus,"ax",%progbits
 3951              	 .align 2
 3952              	 .global XMC_USBH_GetInterruptStatus
 3953              	 .thumb
 3954              	 .thumb_func
 3956              	XMC_USBH_GetInterruptStatus:
 3957              	.LFB197:
1424:../Libraries/XMCLib/src/xmc_usbh.c **** 
1425:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides host mode interrupt status*/
1426:../Libraries/XMCLib/src/xmc_usbh.c **** uint32_t XMC_USBH_GetInterruptStatus(void)
1427:../Libraries/XMCLib/src/xmc_usbh.c **** {
 3958              	 .loc 2 1427 0
 3959              	 .cfi_startproc
 3960              	 
 3961              	 
 3962              	 
 3963 0000 80B4     	 push {r7}
 3964              	.LCFI138:
 3965              	 .cfi_def_cfa_offset 4
 3966              	 .cfi_offset 7,-4
 3967 0002 00AF     	 add r7,sp,#0
 3968              	.LCFI139:
 3969              	 .cfi_def_cfa_register 7
1428:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH0_device.global_register->GINTSTS_HOSTMODE;
 3970              	 .loc 2 1428 0
 3971 0004 034B     	 ldr r3,.L264
 3972 0006 1B68     	 ldr r3,[r3]
 3973 0008 5B69     	 ldr r3,[r3,#20]
1429:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3974              	 .loc 2 1429 0
 3975 000a 1846     	 mov r0,r3
 3976 000c BD46     	 mov sp,r7
 3977              	.LCFI140:
 3978              	 .cfi_def_cfa_register 13
 3979              	 
 3980 000e 5DF8047B 	 ldr r7,[sp],#4
 3981              	.LCFI141:
 3982              	 .cfi_restore 7
 3983              	 .cfi_def_cfa_offset 0
 3984 0012 7047     	 bx lr
 3985              	.L265:
 3986              	 .align 2
 3987              	.L264:
 3988 0014 00000000 	 .word XMC_USBH0_device
 3989              	 .cfi_endproc
 3990              	.LFE197:
 3992              	 .section .text.XMC_USBH_Select_VBUS,"ax",%progbits
 3993              	 .align 2
 3994              	 .global XMC_USBH_Select_VBUS
 3995              	 .thumb
 3996              	 .thumb_func
 3998              	XMC_USBH_Select_VBUS:
 3999              	.LFB198:
1430:../Libraries/XMCLib/src/xmc_usbh.c **** 
1431:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function selects the port pin used as DRIVEVBUS*/
1432:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_Select_VBUS(XMC_GPIO_PORT_t* port, uint32_t pin)
1433:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4000              	 .loc 2 1433 0
 4001              	 .cfi_startproc
 4002              	 
 4003              	 
 4004 0000 80B5     	 push {r7,lr}
 4005              	.LCFI142:
 4006              	 .cfi_def_cfa_offset 8
 4007              	 .cfi_offset 7,-8
 4008              	 .cfi_offset 14,-4
 4009 0002 82B0     	 sub sp,sp,#8
 4010              	.LCFI143:
 4011              	 .cfi_def_cfa_offset 16
 4012 0004 00AF     	 add r7,sp,#0
 4013              	.LCFI144:
 4014              	 .cfi_def_cfa_register 7
 4015 0006 7860     	 str r0,[r7,#4]
 4016 0008 3960     	 str r1,[r7]
1434:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_port = port;
 4017              	 .loc 2 1434 0
 4018 000a 094A     	 ldr r2,.L267
 4019 000c 7B68     	 ldr r3,[r7,#4]
 4020 000e 1360     	 str r3,[r2]
1435:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_pin = pin;
 4021              	 .loc 2 1435 0
 4022 0010 084A     	 ldr r2,.L267+4
 4023 0012 3B68     	 ldr r3,[r7]
 4024 0014 1360     	 str r3,[r2]
1436:../Libraries/XMCLib/src/xmc_usbh.c **** 
1437:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Configure the port pin alternate function*/
1438:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 4025              	 .loc 2 1438 0
 4026 0016 064B     	 ldr r3,.L267
 4027 0018 1A68     	 ldr r2,[r3]
 4028 001a 064B     	 ldr r3,.L267+4
 4029 001c 1B68     	 ldr r3,[r3]
 4030 001e DBB2     	 uxtb r3,r3
 4031 0020 1046     	 mov r0,r2
 4032 0022 1946     	 mov r1,r3
 4033 0024 8822     	 movs r2,#136
 4034 0026 FFF7FEFF 	 bl XMC_GPIO_SetMode
1439:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4035              	 .loc 2 1439 0
 4036 002a 0837     	 adds r7,r7,#8
 4037              	.LCFI145:
 4038              	 .cfi_def_cfa_offset 8
 4039 002c BD46     	 mov sp,r7
 4040              	.LCFI146:
 4041              	 .cfi_def_cfa_register 13
 4042              	 
 4043 002e 80BD     	 pop {r7,pc}
 4044              	.L268:
 4045              	 .align 2
 4046              	.L267:
 4047 0030 00000000 	 .word VBUS_port
 4048 0034 00000000 	 .word VBUS_pin
 4049              	 .cfi_endproc
 4050              	.LFE198:
 4052              	 .section .text.XMC_USBH_TurnOffResumeBit,"ax",%progbits
 4053              	 .align 2
 4054              	 .global XMC_USBH_TurnOffResumeBit
 4055              	 .thumb
 4056              	 .thumb_func
 4058              	XMC_USBH_TurnOffResumeBit:
 4059              	.LFB199:
1440:../Libraries/XMCLib/src/xmc_usbh.c **** 
1441:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function asserts the remote wakeup request by device by clearing the resume bit*/
1442:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_TurnOffResumeBit(void)
1443:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4060              	 .loc 2 1443 0
 4061              	 .cfi_startproc
 4062              	 
 4063              	 
 4064              	 
 4065 0000 80B4     	 push {r7}
 4066              	.LCFI147:
 4067              	 .cfi_def_cfa_offset 4
 4068              	 .cfi_offset 7,-4
 4069 0002 83B0     	 sub sp,sp,#12
 4070              	.LCFI148:
 4071              	 .cfi_def_cfa_offset 16
 4072 0004 00AF     	 add r7,sp,#0
 4073              	.LCFI149:
 4074              	 .cfi_def_cfa_register 7
1444:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
1445:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Clear resume bit*/
1446:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt = XMC_USBH0_device.global_register->HPRT;
 4075              	 .loc 2 1446 0
 4076 0006 0B4B     	 ldr r3,.L270
 4077 0008 1B68     	 ldr r3,[r3]
 4078 000a D3F84034 	 ldr r3,[r3,#1088]
 4079 000e 7B60     	 str r3,[r7,#4]
1447:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 4080              	 .loc 2 1447 0
 4081 0010 7B68     	 ldr r3,[r7,#4]
 4082 0012 23F00403 	 bic r3,r3,#4
 4083 0016 7B60     	 str r3,[r7,#4]
1448:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 4084              	 .loc 2 1448 0
 4085 0018 7B68     	 ldr r3,[r7,#4]
 4086 001a 23F04003 	 bic r3,r3,#64
 4087 001e 7B60     	 str r3,[r7,#4]
1449:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.global_register->HPRT = hprt;
 4088              	 .loc 2 1449 0
 4089 0020 044B     	 ldr r3,.L270
 4090 0022 1B68     	 ldr r3,[r3]
 4091 0024 7A68     	 ldr r2,[r7,#4]
 4092 0026 C3F84024 	 str r2,[r3,#1088]
1450:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4093              	 .loc 2 1450 0
 4094 002a 0C37     	 adds r7,r7,#12
 4095              	.LCFI150:
 4096              	 .cfi_def_cfa_offset 4
 4097 002c BD46     	 mov sp,r7
 4098              	.LCFI151:
 4099              	 .cfi_def_cfa_register 13
 4100              	 
 4101 002e 5DF8047B 	 ldr r7,[sp],#4
 4102              	.LCFI152:
 4103              	 .cfi_restore 7
 4104              	 .cfi_def_cfa_offset 0
 4105 0032 7047     	 bx lr
 4106              	.L271:
 4107              	 .align 2
 4108              	.L270:
 4109 0034 00000000 	 .word XMC_USBH0_device
 4110              	 .cfi_endproc
 4111              	.LFE199:
 4113              	 .global Driver_USBH0
 4114              	 .section .rodata.Driver_USBH0,"a",%progbits
 4115              	 .align 2
 4118              	Driver_USBH0:
 4119 0000 00000000 	 .word XMC_USBH_GetVersion
 4120 0004 00000000 	 .word XMC_USBH_GetCapabilities
 4121 0008 00000000 	 .word XMC_USBH_Initialize
 4122 000c 00000000 	 .word XMC_USBH_Uninitialize
 4123 0010 00000000 	 .word XMC_USBH_PowerControl
 4124 0014 00000000 	 .word XMC_USBH_PortVbusOnOff
 4125 0018 00000000 	 .word XMC_USBH_PortReset
 4126 001c 00000000 	 .word XMC_USBH_PortSuspend
 4127 0020 00000000 	 .word XMC_USBH_PortResume
 4128 0024 00000000 	 .word XMC_USBH_PortGetState
 4129 0028 00000000 	 .word XMC_USBH_PipeCreate
 4130 002c 00000000 	 .word XMC_USBH_PipeModify
 4131 0030 00000000 	 .word XMC_USBH_PipeDelete
 4132 0034 00000000 	 .word XMC_USBH_PipeReset
 4133 0038 00000000 	 .word XMC_USBH_PipeTransfer
 4134 003c 00000000 	 .word XMC_USBH_PipeTransferGetResult
 4135 0040 00000000 	 .word XMC_USBH_PipeTransferAbort
 4136 0044 00000000 	 .word XMC_USBH_GetFrameNumber
 4137              	 .section .text.XMC_USBH_osDelay,"ax",%progbits
 4138              	 .align 2
 4139              	 .weak XMC_USBH_osDelay
 4140              	 .thumb
 4141              	 .thumb_func
 4143              	XMC_USBH_osDelay:
 4144              	.LFB200:
1451:../Libraries/XMCLib/src/xmc_usbh.c **** 
1452:../Libraries/XMCLib/src/xmc_usbh.c **** 
1453:../Libraries/XMCLib/src/xmc_usbh.c **** 
1454:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host driver assembling all the implementation into a single CMSIS compliant structure type*/
1455:../Libraries/XMCLib/src/xmc_usbh.c **** XMC_USBH_DRIVER_t Driver_USBH0 = {
1456:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetVersion,
1457:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetCapabilities,
1458:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Initialize,
1459:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Uninitialize,
1460:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PowerControl,
1461:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortVbusOnOff,
1462:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortReset,
1463:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortSuspend,
1464:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortResume,
1465:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortGetState,
1466:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeCreate,
1467:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeModify,
1468:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeDelete,
1469:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeReset,
1470:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransfer,
1471:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferGetResult,
1472:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferAbort,
1473:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetFrameNumber
1474:../Libraries/XMCLib/src/xmc_usbh.c **** };
1475:../Libraries/XMCLib/src/xmc_usbh.c **** 
1476:../Libraries/XMCLib/src/xmc_usbh.c **** 
1477:../Libraries/XMCLib/src/xmc_usbh.c **** /*Weak definition of delay function*/
1478:../Libraries/XMCLib/src/xmc_usbh.c **** __WEAK uint8_t XMC_USBH_osDelay(uint32_t MS)
1479:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4145              	 .loc 2 1479 0
 4146              	 .cfi_startproc
 4147              	 
 4148              	 
 4149              	 
 4150 0000 80B4     	 push {r7}
 4151              	.LCFI153:
 4152              	 .cfi_def_cfa_offset 4
 4153              	 .cfi_offset 7,-4
 4154 0002 83B0     	 sub sp,sp,#12
 4155              	.LCFI154:
 4156              	 .cfi_def_cfa_offset 16
 4157 0004 00AF     	 add r7,sp,#0
 4158              	.LCFI155:
 4159              	 .cfi_def_cfa_register 7
 4160 0006 7860     	 str r0,[r7,#4]
 4161              	.L273:
1480:../Libraries/XMCLib/src/xmc_usbh.c ****   /*A precise time delay implementation for this function has to be provided*/
1481:../Libraries/XMCLib/src/xmc_usbh.c ****   while (1)
1482:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1483:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Wait*/
1484:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 4162              	 .loc 2 1484 0 discriminator 1
 4163 0008 FEE7     	 b .L273
 4164              	 .cfi_endproc
 4165              	.LFE200:
 4167 000a 00BF     	 .text
 4168              	.Letext0:
 4169              	 .file 3 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 4170              	 .file 4 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 4171              	 .file 5 "C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Infineon/XMC4800_series/Include/XMC4800.h"
 4172              	 .file 6 "C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/XMCLib/inc/xmc4_scu.h"
 4173              	 .file 7 "C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/XMCLib/inc/xmc4_gpio.h"
 4174              	 .file 8 "C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/XMCLib/inc/xmc_usbh.h"
 4175              	 .file 9 "C:/Workspaces/SOES-SAMPLE/xmc48_ecatslave/Libraries/CMSIS/Infineon/XMC4800_series/Include/system_XMC4800.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_usbh.c
    {standard input}:20     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:69     .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:74     .text.NVIC_DisableIRQ:00000000 $t
    {standard input}:78     .text.NVIC_DisableIRQ:00000000 NVIC_DisableIRQ
    {standard input}:123    .text.NVIC_DisableIRQ:00000030 $d
    {standard input}:128    .text.NVIC_ClearPendingIRQ:00000000 $t
    {standard input}:132    .text.NVIC_ClearPendingIRQ:00000000 NVIC_ClearPendingIRQ
    {standard input}:177    .text.NVIC_ClearPendingIRQ:00000030 $d
    {standard input}:182    .text.NVIC_SetPriority:00000000 $t
    {standard input}:186    .text.NVIC_SetPriority:00000000 NVIC_SetPriority
    {standard input}:249    .text.NVIC_SetPriority:0000004c $d
    {standard input}:255    .rodata.xmc_usbh_driver_version:00000000 $d
    {standard input}:258    .rodata.xmc_usbh_driver_version:00000000 xmc_usbh_driver_version
    {standard input}:266    .data.VBUS_port:00000000 VBUS_port
    {standard input}:263    .data.VBUS_port:00000000 $d
    {standard input}:273    .data.VBUS_pin:00000000 VBUS_pin
    {standard input}:270    .data.VBUS_pin:00000000 $d
                            *COM*:0000000e is_nack
    {standard input}:277    .rodata.xmc_usbh_driver_capabilities:00000000 $d
    {standard input}:280    .rodata.xmc_usbh_driver_capabilities:00000000 xmc_usbh_driver_capabilities
    {standard input}:286    .data.XMC_USBH0_device:00000000 $d
    {standard input}:289    .data.XMC_USBH0_device:00000000 XMC_USBH0_device
                            *COM*:000001c0 pipe
    {standard input}:300    .bss.XMC_USBH0_dfifo_ptr:00000000 $d
    {standard input}:303    .bss.XMC_USBH0_dfifo_ptr:00000000 XMC_USBH0_dfifo_ptr
    {standard input}:306    .text.XMC_lClockGating:00000000 $t
    {standard input}:310    .text.XMC_lClockGating:00000000 XMC_lClockGating
    {standard input}:360    .text.XMC_lClockGating:0000002c $d
    {standard input}:365    .text.XMC_lTriggerHaltChannel:00000000 $t
    {standard input}:369    .text.XMC_lTriggerHaltChannel:00000000 XMC_lTriggerHaltChannel
    {standard input}:416    .text.XMC_lStartTransfer:00000000 $t
    {standard input}:420    .text.XMC_lStartTransfer:00000000 XMC_lStartTransfer
    {standard input}:585    .text.XMC_lStartTransfer:000000fc $d
    {standard input}:589    .text.XMC_lStartTransfer:0000010c $t
    {standard input}:812    .text.XMC_lStartTransfer:00000260 $d
    {standard input}:818    .text.XMC_USBH_GetVersion:00000000 $t
    {standard input}:822    .text.XMC_USBH_GetVersion:00000000 XMC_USBH_GetVersion
    {standard input}:864    .text.XMC_USBH_GetVersion:00000028 $d
    {standard input}:869    .text.XMC_USBH_GetCapabilities:00000000 $t
    {standard input}:873    .text.XMC_USBH_GetCapabilities:00000000 XMC_USBH_GetCapabilities
    {standard input}:908    .text.XMC_USBH_Initialize:00000000 $t
    {standard input}:912    .text.XMC_USBH_Initialize:00000000 XMC_USBH_Initialize
    {standard input}:1000   .text.XMC_USBH_Initialize:0000006c $d
    {standard input}:1008   .text.XMC_USBH_Uninitialize:00000000 $t
    {standard input}:1012   .text.XMC_USBH_Uninitialize:00000000 XMC_USBH_Uninitialize
    {standard input}:1050   .text.XMC_USBH_PowerControl:00000000 XMC_USBH_PowerControl
    {standard input}:1041   .text.XMC_USBH_Uninitialize:00000018 $d
    {standard input}:1046   .text.XMC_USBH_PowerControl:00000000 $t
    {standard input}:4143   .text.XMC_USBH_osDelay:00000000 XMC_USBH_osDelay
    {standard input}:1341   .text.XMC_USBH_PowerControl:000001ec $d
    {standard input}:1351   .text.XMC_USBH_PortVbusOnOff:00000000 $t
    {standard input}:1355   .text.XMC_USBH_PortVbusOnOff:00000000 XMC_USBH_PortVbusOnOff
    {standard input}:1457   .text.XMC_USBH_PortVbusOnOff:00000094 $d
    {standard input}:1464   .text.XMC_USBH_PortReset:00000000 $t
    {standard input}:1468   .text.XMC_USBH_PortReset:00000000 XMC_USBH_PortReset
    {standard input}:1583   .text.XMC_USBH_PortReset:000000a4 $d
    {standard input}:1588   .text.XMC_USBH_PortSuspend:00000000 $t
    {standard input}:1592   .text.XMC_USBH_PortSuspend:00000000 XMC_USBH_PortSuspend
    {standard input}:1679   .text.XMC_USBH_PortSuspend:00000074 $d
    {standard input}:1684   .text.XMC_USBH_PortResume:00000000 $t
    {standard input}:1688   .text.XMC_USBH_PortResume:00000000 XMC_USBH_PortResume
    {standard input}:1789   .text.XMC_USBH_PortResume:00000090 $d
    {standard input}:1794   .text.XMC_USBH_PortGetState:00000000 $t
    {standard input}:1798   .text.XMC_USBH_PortGetState:00000000 XMC_USBH_PortGetState
    {standard input}:1897   .text.XMC_USBH_PortGetState:00000088 $d
    {standard input}:1902   .text.XMC_USBH_PipeCreate:00000000 $t
    {standard input}:1906   .text.XMC_USBH_PipeCreate:00000000 XMC_USBH_PipeCreate
    {standard input}:2061   .text.XMC_USBH_PipeCreate:000000e8 $d
    {standard input}:2065   .text.XMC_USBH_PipeCreate:000000f8 $t
    {standard input}:2119   .text.XMC_USBH_PipeCreate:00000140 $d
    {standard input}:2125   .text.XMC_USBH_PipeModify:00000000 $t
    {standard input}:2129   .text.XMC_USBH_PipeModify:00000000 XMC_USBH_PipeModify
    {standard input}:2248   .text.XMC_USBH_PipeModify:000000a0 $d
    {standard input}:2255   .text.XMC_USBH_PipeDelete:00000000 $t
    {standard input}:2259   .text.XMC_USBH_PipeDelete:00000000 XMC_USBH_PipeDelete
    {standard input}:2359   .text.XMC_USBH_PipeDelete:0000007c $d
    {standard input}:2365   .text.XMC_USBH_PipeReset:00000000 $t
    {standard input}:2369   .text.XMC_USBH_PipeReset:00000000 XMC_USBH_PipeReset
    {standard input}:2464   .text.XMC_USBH_PipeReset:00000070 $d
    {standard input}:2470   .text.XMC_USBH_PipeTransfer:00000000 $t
    {standard input}:2474   .text.XMC_USBH_PipeTransfer:00000000 XMC_USBH_PipeTransfer
    {standard input}:2660   .text.XMC_USBH_PipeTransfer:00000110 $d
    {standard input}:2666   .text.XMC_USBH_PipeTransferGetResult:00000000 $t
    {standard input}:2670   .text.XMC_USBH_PipeTransferGetResult:00000000 XMC_USBH_PipeTransferGetResult
    {standard input}:2729   .text.XMC_USBH_PipeTransferGetResult:00000038 $d
    {standard input}:2735   .text.XMC_USBH_PipeTransferAbort:00000000 $t
    {standard input}:2739   .text.XMC_USBH_PipeTransferAbort:00000000 XMC_USBH_PipeTransferAbort
    {standard input}:2884   .text.XMC_USBH_PipeTransferAbort:000000d0 $d
    {standard input}:2890   .text.XMC_USBH_GetFrameNumber:00000000 $t
    {standard input}:2894   .text.XMC_USBH_GetFrameNumber:00000000 XMC_USBH_GetFrameNumber
    {standard input}:2948   .text.XMC_USBH_GetFrameNumber:00000034 $d
    {standard input}:2953   .text.XMC_USBH_HandleIrq:00000000 $t
    {standard input}:2958   .text.XMC_USBH_HandleIrq:00000000 XMC_USBH_HandleIrq
    {standard input}:3302   .text.XMC_USBH_HandleIrq:00000230 $d
    {standard input}:3307   .text.XMC_USBH_HandleIrq:0000023c $t
    {standard input}:3668   .text.XMC_USBH_HandleIrq:000004a0 $d
    {standard input}:3674   .text.XMC_USBH_HandleIrq:000004b0 $t
    {standard input}:3944   .text.XMC_USBH_HandleIrq:00000658 $d
    {standard input}:3951   .text.XMC_USBH_GetInterruptStatus:00000000 $t
    {standard input}:3956   .text.XMC_USBH_GetInterruptStatus:00000000 XMC_USBH_GetInterruptStatus
    {standard input}:3988   .text.XMC_USBH_GetInterruptStatus:00000014 $d
    {standard input}:3993   .text.XMC_USBH_Select_VBUS:00000000 $t
    {standard input}:3998   .text.XMC_USBH_Select_VBUS:00000000 XMC_USBH_Select_VBUS
    {standard input}:4047   .text.XMC_USBH_Select_VBUS:00000030 $d
    {standard input}:4053   .text.XMC_USBH_TurnOffResumeBit:00000000 $t
    {standard input}:4058   .text.XMC_USBH_TurnOffResumeBit:00000000 XMC_USBH_TurnOffResumeBit
    {standard input}:4109   .text.XMC_USBH_TurnOffResumeBit:00000034 $d
    {standard input}:4118   .rodata.Driver_USBH0:00000000 Driver_USBH0
    {standard input}:4115   .rodata.Driver_USBH0:00000000 $d
    {standard input}:4138   .text.XMC_USBH_osDelay:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SCU_CLOCK_GatePeripheralClock
XMC_SCU_CLOCK_UngatePeripheralClock
XMC_GPIO_SetMode
XMC_SCU_POWER_DisableUsb
XMC_SCU_RESET_AssertPeripheralReset
memset
XMC_SCU_RESET_DeassertPeripheralReset
XMC_SCU_POWER_EnableUsb
