# Design for Testability (DFT)
Insertion of Scan Chains and ATPG (Automatic Test Pattern Generation) using Cadence Modus/Genus.
