Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Feb  5 14:47:15 2019
| Host         : W0DA01E54C1964C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopComponent_timing_summary_routed.rpt -pb TopComponent_timing_summary_routed.pb -rpx TopComponent_timing_summary_routed.rpx -warn_on_violation
| Design       : TopComponent
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: compClock1Hz/clockOut_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: compClock250Hz/clockOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compClock2Hz/clockOut_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: compOnOff/sigOnOff_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.137        0.000                      0                  270        0.198        0.000                      0                  270        3.000        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
C100Mhz_pin                     {0.000 5.000}      10.000          100.000         
compClockManager/inst/in100mhz  {0.000 5.000}      10.000          100.000         
  clkfbout_ClockManager         {0.000 5.000}      10.000          100.000         
  out100mhz_ClockManager        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                           3.306        0.000                      0                  122        0.221        0.000                      0                  122        4.500        0.000                       0                    65  
compClockManager/inst/in100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_ClockManager                                                                                                                                                           7.845        0.000                       0                     3  
  out100mhz_ClockManager              5.440        0.000                      0                   75        0.198        0.000                      0                   75        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
C100Mhz_pin             out100mhz_ClockManager        5.097        0.000                      0                    1        0.697        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       C100Mhz_pin             out100mhz_ClockManager        2.137        0.000                      0                   73        1.259        0.000                      0                   73  
**async_default**       out100mhz_ClockManager  out100mhz_ClockManager        6.400        0.000                      0                   73        0.559        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 compResetDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.568ns (41.496%)  route 3.621ns (58.504%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.546     5.067    compResetDebouncer/inClock
    SLICE_X55Y70         FDRE                                         r  compResetDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  compResetDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.598     6.121    compResetDebouncer/highCount[2]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.778 r  compResetDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.778    compResetDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.895 r  compResetDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    compResetDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.012 r  compResetDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.012    compResetDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  compResetDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.129    compResetDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  compResetDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.255    compResetDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  compResetDebouncer/highCount0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.372    compResetDebouncer/highCount0_inferred__0/i__carry__4_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  compResetDebouncer/highCount0_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.655     8.343    compResetDebouncer/highCount0[28]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.307     8.650 r  compResetDebouncer/highCount[29]_i_17/O
                         net (fo=2, routed)           0.553     9.202    compResetDebouncer/highCount[29]_i_17_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  compResetDebouncer/highCount[29]_i_7/O
                         net (fo=1, routed)           0.855    10.181    compResetDebouncer/highCount[29]_i_7_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.305 r  compResetDebouncer/highCount[29]_i_1/O
                         net (fo=30, routed)          0.950    11.255    compResetDebouncer/p_0_in
    SLICE_X55Y76         FDRE                                         r  compResetDebouncer/highCount_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.427    14.768    compResetDebouncer/inClock
    SLICE_X55Y76         FDRE                                         r  compResetDebouncer/highCount_reg[26]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.429    14.562    compResetDebouncer/highCount_reg[26]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 compResetDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.568ns (41.496%)  route 3.621ns (58.504%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.546     5.067    compResetDebouncer/inClock
    SLICE_X55Y70         FDRE                                         r  compResetDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  compResetDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.598     6.121    compResetDebouncer/highCount[2]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.778 r  compResetDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.778    compResetDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.895 r  compResetDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    compResetDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.012 r  compResetDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.012    compResetDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  compResetDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.129    compResetDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  compResetDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.255    compResetDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  compResetDebouncer/highCount0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.372    compResetDebouncer/highCount0_inferred__0/i__carry__4_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  compResetDebouncer/highCount0_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.655     8.343    compResetDebouncer/highCount0[28]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.307     8.650 r  compResetDebouncer/highCount[29]_i_17/O
                         net (fo=2, routed)           0.553     9.202    compResetDebouncer/highCount[29]_i_17_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  compResetDebouncer/highCount[29]_i_7/O
                         net (fo=1, routed)           0.855    10.181    compResetDebouncer/highCount[29]_i_7_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.305 r  compResetDebouncer/highCount[29]_i_1/O
                         net (fo=30, routed)          0.950    11.255    compResetDebouncer/p_0_in
    SLICE_X55Y76         FDRE                                         r  compResetDebouncer/highCount_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.427    14.768    compResetDebouncer/inClock
    SLICE_X55Y76         FDRE                                         r  compResetDebouncer/highCount_reg[28]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.429    14.562    compResetDebouncer/highCount_reg[28]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 compResetDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.568ns (41.496%)  route 3.621ns (58.504%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.546     5.067    compResetDebouncer/inClock
    SLICE_X55Y70         FDRE                                         r  compResetDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  compResetDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.598     6.121    compResetDebouncer/highCount[2]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.778 r  compResetDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.778    compResetDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.895 r  compResetDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    compResetDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.012 r  compResetDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.012    compResetDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  compResetDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.129    compResetDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  compResetDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.255    compResetDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  compResetDebouncer/highCount0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.372    compResetDebouncer/highCount0_inferred__0/i__carry__4_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  compResetDebouncer/highCount0_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.655     8.343    compResetDebouncer/highCount0[28]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.307     8.650 r  compResetDebouncer/highCount[29]_i_17/O
                         net (fo=2, routed)           0.553     9.202    compResetDebouncer/highCount[29]_i_17_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  compResetDebouncer/highCount[29]_i_7/O
                         net (fo=1, routed)           0.855    10.181    compResetDebouncer/highCount[29]_i_7_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.305 r  compResetDebouncer/highCount[29]_i_1/O
                         net (fo=30, routed)          0.950    11.255    compResetDebouncer/p_0_in
    SLICE_X55Y76         FDRE                                         r  compResetDebouncer/highCount_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.427    14.768    compResetDebouncer/inClock
    SLICE_X55Y76         FDRE                                         r  compResetDebouncer/highCount_reg[29]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.429    14.562    compResetDebouncer/highCount_reg[29]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 compResetDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 2.568ns (42.436%)  route 3.483ns (57.564%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.546     5.067    compResetDebouncer/inClock
    SLICE_X55Y70         FDRE                                         r  compResetDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  compResetDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.598     6.121    compResetDebouncer/highCount[2]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.778 r  compResetDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.778    compResetDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.895 r  compResetDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    compResetDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.012 r  compResetDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.012    compResetDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  compResetDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.129    compResetDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  compResetDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.255    compResetDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  compResetDebouncer/highCount0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.372    compResetDebouncer/highCount0_inferred__0/i__carry__4_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  compResetDebouncer/highCount0_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.655     8.343    compResetDebouncer/highCount0[28]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.307     8.650 r  compResetDebouncer/highCount[29]_i_17/O
                         net (fo=2, routed)           0.553     9.202    compResetDebouncer/highCount[29]_i_17_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  compResetDebouncer/highCount[29]_i_7/O
                         net (fo=1, routed)           0.855    10.181    compResetDebouncer/highCount[29]_i_7_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.305 r  compResetDebouncer/highCount[29]_i_1/O
                         net (fo=30, routed)          0.813    11.118    compResetDebouncer/p_0_in
    SLICE_X56Y75         FDRE                                         r  compResetDebouncer/highCount_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.426    14.767    compResetDebouncer/inClock
    SLICE_X56Y75         FDRE                                         r  compResetDebouncer/highCount_reg[22]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X56Y75         FDRE (Setup_fdre_C_R)       -0.524    14.466    compResetDebouncer/highCount_reg[22]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 compResetDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 2.568ns (42.436%)  route 3.483ns (57.564%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.546     5.067    compResetDebouncer/inClock
    SLICE_X55Y70         FDRE                                         r  compResetDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  compResetDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.598     6.121    compResetDebouncer/highCount[2]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.778 r  compResetDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.778    compResetDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.895 r  compResetDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    compResetDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.012 r  compResetDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.012    compResetDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  compResetDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.129    compResetDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  compResetDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.255    compResetDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  compResetDebouncer/highCount0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.372    compResetDebouncer/highCount0_inferred__0/i__carry__4_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  compResetDebouncer/highCount0_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.655     8.343    compResetDebouncer/highCount0[28]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.307     8.650 r  compResetDebouncer/highCount[29]_i_17/O
                         net (fo=2, routed)           0.553     9.202    compResetDebouncer/highCount[29]_i_17_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  compResetDebouncer/highCount[29]_i_7/O
                         net (fo=1, routed)           0.855    10.181    compResetDebouncer/highCount[29]_i_7_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.305 r  compResetDebouncer/highCount[29]_i_1/O
                         net (fo=30, routed)          0.813    11.118    compResetDebouncer/p_0_in
    SLICE_X56Y75         FDRE                                         r  compResetDebouncer/highCount_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.426    14.767    compResetDebouncer/inClock
    SLICE_X56Y75         FDRE                                         r  compResetDebouncer/highCount_reg[24]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X56Y75         FDRE (Setup_fdre_C_R)       -0.524    14.466    compResetDebouncer/highCount_reg[24]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 compResetDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.568ns (42.732%)  route 3.442ns (57.268%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.546     5.067    compResetDebouncer/inClock
    SLICE_X55Y70         FDRE                                         r  compResetDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  compResetDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.598     6.121    compResetDebouncer/highCount[2]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.778 r  compResetDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.778    compResetDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.895 r  compResetDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    compResetDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.012 r  compResetDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.012    compResetDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  compResetDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.129    compResetDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  compResetDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.255    compResetDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  compResetDebouncer/highCount0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.372    compResetDebouncer/highCount0_inferred__0/i__carry__4_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  compResetDebouncer/highCount0_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.655     8.343    compResetDebouncer/highCount0[28]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.307     8.650 r  compResetDebouncer/highCount[29]_i_17/O
                         net (fo=2, routed)           0.553     9.202    compResetDebouncer/highCount[29]_i_17_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.326 f  compResetDebouncer/highCount[29]_i_7/O
                         net (fo=1, routed)           0.855    10.181    compResetDebouncer/highCount[29]_i_7_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.305 r  compResetDebouncer/highCount[29]_i_1/O
                         net (fo=30, routed)          0.771    11.076    compResetDebouncer/p_0_in
    SLICE_X56Y72         FDRE                                         r  compResetDebouncer/highCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.429    14.770    compResetDebouncer/inClock
    SLICE_X56Y72         FDRE                                         r  compResetDebouncer/highCount_reg[12]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X56Y72         FDRE (Setup_fdre_C_R)       -0.524    14.469    compResetDebouncer/highCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.577ns (42.255%)  route 3.522ns (57.745%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.615     5.136    compOnOffDebouncer/inClock
    SLICE_X63Y81         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.651     6.243    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.880 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.114    compOnOffDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.231    compOnOffDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.348    compOnOffDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.587 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__4/O[2]
                         net (fo=3, routed)           0.612     8.199    compOnOffDebouncer/highCount0_inferred__0/i__carry__4_n_5
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.327     8.526 f  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.688     9.213    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I0_O)        0.326     9.539 r  compOnOffDebouncer/highCount[29]_i_4__0/O
                         net (fo=1, routed)           0.816    10.356    compOnOffDebouncer/highCount[29]_i_4__0_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124    10.480 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.755    11.235    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.498    14.839    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[3]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDRE (Setup_fdre_C_R)       -0.429    14.647    compOnOffDebouncer/highCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.577ns (42.255%)  route 3.522ns (57.745%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.615     5.136    compOnOffDebouncer/inClock
    SLICE_X63Y81         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.651     6.243    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.880 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.114    compOnOffDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.231    compOnOffDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.348    compOnOffDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.587 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__4/O[2]
                         net (fo=3, routed)           0.612     8.199    compOnOffDebouncer/highCount0_inferred__0/i__carry__4_n_5
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.327     8.526 f  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.688     9.213    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I0_O)        0.326     9.539 r  compOnOffDebouncer/highCount[29]_i_4__0/O
                         net (fo=1, routed)           0.816    10.356    compOnOffDebouncer/highCount[29]_i_4__0_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124    10.480 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.755    11.235    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.498    14.839    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[4]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDRE (Setup_fdre_C_R)       -0.429    14.647    compOnOffDebouncer/highCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.577ns (42.493%)  route 3.488ns (57.507%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.615     5.136    compOnOffDebouncer/inClock
    SLICE_X63Y81         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.651     6.243    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.880 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.114    compOnOffDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.231    compOnOffDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.348    compOnOffDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.587 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__4/O[2]
                         net (fo=3, routed)           0.612     8.199    compOnOffDebouncer/highCount0_inferred__0/i__carry__4_n_5
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.327     8.526 f  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.688     9.213    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I0_O)        0.326     9.539 r  compOnOffDebouncer/highCount[29]_i_4__0/O
                         net (fo=1, routed)           0.816    10.356    compOnOffDebouncer/highCount[29]_i_4__0_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124    10.480 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.721    11.200    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X61Y87         FDRE                                         r  compOnOffDebouncer/highCount_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.504    14.845    compOnOffDebouncer/inClock
    SLICE_X61Y87         FDRE                                         r  compOnOffDebouncer/highCount_reg[28]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X61Y87         FDRE (Setup_fdre_C_R)       -0.429    14.639    compOnOffDebouncer/highCount_reg[28]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.577ns (42.493%)  route 3.488ns (57.507%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.615     5.136    compOnOffDebouncer/inClock
    SLICE_X63Y81         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.651     6.243    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.880 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.114    compOnOffDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.231    compOnOffDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.348    compOnOffDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.587 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__4/O[2]
                         net (fo=3, routed)           0.612     8.199    compOnOffDebouncer/highCount0_inferred__0/i__carry__4_n_5
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.327     8.526 f  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.688     9.213    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I0_O)        0.326     9.539 r  compOnOffDebouncer/highCount[29]_i_4__0/O
                         net (fo=1, routed)           0.816    10.356    compOnOffDebouncer/highCount[29]_i_4__0_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124    10.480 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.721    11.200    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X61Y87         FDRE                                         r  compOnOffDebouncer/highCount_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.504    14.845    compOnOffDebouncer/inClock
    SLICE_X61Y87         FDRE                                         r  compOnOffDebouncer/highCount_reg[29]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X61Y87         FDRE (Setup_fdre_C_R)       -0.429    14.639    compOnOffDebouncer/highCount_reg[29]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  3.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/highCount_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.472    compOnOffDebouncer/inClock
    SLICE_X61Y87         FDRE                                         r  compOnOffDebouncer/highCount_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  compOnOffDebouncer/highCount_reg[28]/Q
                         net (fo=3, routed)           0.126     1.740    compOnOffDebouncer/highCount_reg_n_0_[28]
    SLICE_X61Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  compOnOffDebouncer/highCount[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    compOnOffDebouncer/highCount[28]_i_1__0_n_0
    SLICE_X61Y87         FDRE                                         r  compOnOffDebouncer/highCount_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.985    compOnOffDebouncer/inClock
    SLICE_X61Y87         FDRE                                         r  compOnOffDebouncer/highCount_reg[28]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.091     1.563    compOnOffDebouncer/highCount_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 compResetDebouncer/highCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554     1.437    compResetDebouncer/inClock
    SLICE_X55Y71         FDRE                                         r  compResetDebouncer/highCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  compResetDebouncer/highCount_reg[6]/Q
                         net (fo=3, routed)           0.134     1.712    compResetDebouncer/highCount[6]
    SLICE_X55Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.757 r  compResetDebouncer/highCount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.757    compResetDebouncer/highCount[6]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  compResetDebouncer/highCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822     1.950    compResetDebouncer/inClock
    SLICE_X55Y71         FDRE                                         r  compResetDebouncer/highCount_reg[6]/C
                         clock pessimism             -0.513     1.437    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.092     1.529    compResetDebouncer/highCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/highCount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    compOnOffDebouncer/inClock
    SLICE_X61Y83         FDRE                                         r  compOnOffDebouncer/highCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  compOnOffDebouncer/highCount_reg[16]/Q
                         net (fo=3, routed)           0.168     1.780    compOnOffDebouncer/highCount_reg_n_0_[16]
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  compOnOffDebouncer/highCount[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    compOnOffDebouncer/highCount[16]_i_1__0_n_0
    SLICE_X61Y83         FDRE                                         r  compOnOffDebouncer/highCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.855     1.982    compOnOffDebouncer/inClock
    SLICE_X61Y83         FDRE                                         r  compOnOffDebouncer/highCount_reg[16]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.091     1.561    compOnOffDebouncer/highCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/highCount_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.471    compOnOffDebouncer/inClock
    SLICE_X61Y86         FDRE                                         r  compOnOffDebouncer/highCount_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  compOnOffDebouncer/highCount_reg[26]/Q
                         net (fo=3, routed)           0.168     1.781    compOnOffDebouncer/highCount_reg_n_0_[26]
    SLICE_X61Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  compOnOffDebouncer/highCount[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    compOnOffDebouncer/highCount[26]_i_1__0_n_0
    SLICE_X61Y86         FDRE                                         r  compOnOffDebouncer/highCount_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.984    compOnOffDebouncer/inClock
    SLICE_X61Y86         FDRE                                         r  compOnOffDebouncer/highCount_reg[26]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.091     1.562    compOnOffDebouncer/highCount_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compResetDebouncer/highCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.556     1.439    compResetDebouncer/inClock
    SLICE_X56Y72         FDRE                                         r  compResetDebouncer/highCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  compResetDebouncer/highCount_reg[12]/Q
                         net (fo=3, routed)           0.175     1.779    compResetDebouncer/highCount[12]
    SLICE_X56Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.824 r  compResetDebouncer/highCount[12]_i_1/O
                         net (fo=1, routed)           0.000     1.824    compResetDebouncer/highCount[12]_i_1_n_0
    SLICE_X56Y72         FDRE                                         r  compResetDebouncer/highCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.821     1.949    compResetDebouncer/inClock
    SLICE_X56Y72         FDRE                                         r  compResetDebouncer/highCount_reg[12]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.120     1.559    compResetDebouncer/highCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compResetDebouncer/highCount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.553     1.436    compResetDebouncer/inClock
    SLICE_X56Y74         FDRE                                         r  compResetDebouncer/highCount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  compResetDebouncer/highCount_reg[20]/Q
                         net (fo=3, routed)           0.175     1.776    compResetDebouncer/highCount[20]
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.045     1.821 r  compResetDebouncer/highCount[20]_i_1/O
                         net (fo=1, routed)           0.000     1.821    compResetDebouncer/highCount[20]_i_1_n_0
    SLICE_X56Y74         FDRE                                         r  compResetDebouncer/highCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.818     1.946    compResetDebouncer/inClock
    SLICE_X56Y74         FDRE                                         r  compResetDebouncer/highCount_reg[20]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.120     1.556    compResetDebouncer/highCount_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 compResetDebouncer/highCount_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y76         FDRE                                         r  compResetDebouncer/highCount_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  compResetDebouncer/highCount_reg[26]/Q
                         net (fo=3, routed)           0.179     1.755    compResetDebouncer/highCount[26]
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.800 r  compResetDebouncer/highCount[26]_i_1/O
                         net (fo=1, routed)           0.000     1.800    compResetDebouncer/highCount[26]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  compResetDebouncer/highCount_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.819     1.947    compResetDebouncer/inClock
    SLICE_X55Y76         FDRE                                         r  compResetDebouncer/highCount_reg[26]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.091     1.526    compResetDebouncer/highCount_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/highCount_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.471    compOnOffDebouncer/inClock
    SLICE_X61Y85         FDRE                                         r  compOnOffDebouncer/highCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  compOnOffDebouncer/highCount_reg[21]/Q
                         net (fo=3, routed)           0.179     1.791    compOnOffDebouncer/highCount_reg_n_0_[21]
    SLICE_X61Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.836 r  compOnOffDebouncer/highCount[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    compOnOffDebouncer/highCount[21]_i_1__0_n_0
    SLICE_X61Y85         FDRE                                         r  compOnOffDebouncer/highCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.984    compOnOffDebouncer/inClock
    SLICE_X61Y85         FDRE                                         r  compOnOffDebouncer/highCount_reg[21]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.091     1.562    compOnOffDebouncer/highCount_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/highCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.469    compOnOffDebouncer/inClock
    SLICE_X61Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  compOnOffDebouncer/highCount_reg[9]/Q
                         net (fo=3, routed)           0.179     1.790    compOnOffDebouncer/highCount_reg_n_0_[9]
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  compOnOffDebouncer/highCount[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    compOnOffDebouncer/highCount[9]_i_1__0_n_0
    SLICE_X61Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.981    compOnOffDebouncer/inClock
    SLICE_X61Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[9]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.091     1.560    compOnOffDebouncer/highCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 compResetDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.438    compResetDebouncer/inClock
    SLICE_X55Y70         FDRE                                         r  compResetDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  compResetDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.179     1.759    compResetDebouncer/highCount[1]
    SLICE_X55Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.804 r  compResetDebouncer/highCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    compResetDebouncer/highCount[1]_i_1_n_0
    SLICE_X55Y70         FDRE                                         r  compResetDebouncer/highCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.823     1.951    compResetDebouncer/inClock
    SLICE_X55Y70         FDRE                                         r  compResetDebouncer/highCount_reg[1]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.091     1.529    compResetDebouncer/highCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  inClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y83   compOnOffDebouncer/highCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y83   compOnOffDebouncer/highCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y84   compOnOffDebouncer/highCount_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y84   compOnOffDebouncer/highCount_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y84   compOnOffDebouncer/highCount_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y81   compOnOffDebouncer/highCount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y84   compOnOffDebouncer/highCount_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   compOnOffDebouncer/highCount_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y84   compOnOffDebouncer/highCount_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   compOnOffDebouncer/highCount_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   compOnOffDebouncer/highCount_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   compOnOffDebouncer/lastState_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   compOnOffDebouncer/highCount_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   compOnOffDebouncer/highCount_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y84   compOnOffDebouncer/highCount_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y84   compOnOffDebouncer/highCount_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y84   compOnOffDebouncer/highCount_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   compOnOffDebouncer/highCount_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85   compOnOffDebouncer/highCount_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   compOnOffDebouncer/highCount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   compOnOffDebouncer/highCount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   compOnOffDebouncer/highCount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   compOnOffDebouncer/highCount_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   compOnOffDebouncer/highCount_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   compOnOffDebouncer/highCount_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   compResetDebouncer/highCount_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   compResetDebouncer/highCount_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y71   compResetDebouncer/highCount_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y72   compResetDebouncer/highCount_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  compClockManager/inst/in100mhz
  To Clock:  compClockManager/inst/in100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         compClockManager/inst/in100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/in100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockManager
  To Clock:  clkfbout_ClockManager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    compClockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  out100mhz_ClockManager
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.704ns (15.667%)  route 3.790ns (84.333%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.614     1.614    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     2.070 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          2.044     4.114    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.238 r  compClock2Hz/counter[25]_i_4/O
                         net (fo=27, routed)          1.746     5.984    compClock2Hz/counter[25]_i_4_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.108 r  compClock2Hz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     6.108    compClock2Hz/counter[24]_i_1_n_0
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[24]/C
                         clock pessimism              0.092    11.590    
                         clock uncertainty           -0.074    11.516    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)        0.032    11.548    compClock2Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.704ns (15.684%)  route 3.785ns (84.316%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.614     1.614    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     2.070 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          2.044     4.114    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.238 r  compClock2Hz/counter[25]_i_4/O
                         net (fo=27, routed)          1.741     5.979    compClock2Hz/counter[25]_i_4_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.103 r  compClock2Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     6.103    compClock2Hz/counter[23]_i_1_n_0
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[23]/C
                         clock pessimism              0.092    11.590    
                         clock uncertainty           -0.074    11.516    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)        0.031    11.547    compClock2Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.704ns (16.041%)  route 3.685ns (83.959%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.614     1.614    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     2.070 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          2.044     4.114    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.238 r  compClock2Hz/counter[25]_i_4/O
                         net (fo=27, routed)          1.641     5.879    compClock2Hz/counter[25]_i_4_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.003 r  compClock2Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     6.003    compClock2Hz/counter[25]_i_1_n_0
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
                         clock pessimism              0.116    11.614    
                         clock uncertainty           -0.074    11.540    
    SLICE_X63Y80         FDCE (Setup_fdce_C_D)        0.029    11.569    compClock2Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.704ns (16.294%)  route 3.617ns (83.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.614     1.614    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     2.070 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          2.044     4.114    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.238 r  compClock2Hz/counter[25]_i_4/O
                         net (fo=27, routed)          1.573     5.811    compClock2Hz/counter[25]_i_4_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I3_O)        0.124     5.935 r  compClock2Hz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     5.935    compClock2Hz/counter[22]_i_1_n_0
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[22]/C
                         clock pessimism              0.092    11.590    
                         clock uncertainty           -0.074    11.516    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)        0.031    11.547    compClock2Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.704ns (16.684%)  route 3.516ns (83.316%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.614     1.614    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     2.070 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          2.044     4.114    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.238 r  compClock2Hz/counter[25]_i_4/O
                         net (fo=27, routed)          1.472     5.710    compClock2Hz/counter[25]_i_4_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.834 r  compClock2Hz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     5.834    compClock2Hz/counter[17]_i_1_n_0
    SLICE_X63Y79         FDCE                                         r  compClock2Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X63Y79         FDCE                                         r  compClock2Hz/counter_reg[17]/C
                         clock pessimism              0.092    11.590    
                         clock uncertainty           -0.074    11.516    
    SLICE_X63Y79         FDCE (Setup_fdce_C_D)        0.029    11.545    compClock2Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.704ns (16.692%)  route 3.514ns (83.308%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.614     1.614    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     2.070 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          2.044     4.114    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.238 r  compClock2Hz/counter[25]_i_4/O
                         net (fo=27, routed)          1.470     5.708    compClock2Hz/counter[25]_i_4_n_0
    SLICE_X63Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.832 r  compClock2Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     5.832    compClock2Hz/counter[18]_i_1_n_0
    SLICE_X63Y79         FDCE                                         r  compClock2Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X63Y79         FDCE                                         r  compClock2Hz/counter_reg[18]/C
                         clock pessimism              0.092    11.590    
                         clock uncertainty           -0.074    11.516    
    SLICE_X63Y79         FDCE (Setup_fdce_C_D)        0.031    11.547    compClock2Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.704ns (17.002%)  route 3.437ns (82.998%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.614     1.614    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     2.070 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          2.044     4.114    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.238 r  compClock2Hz/counter[25]_i_4/O
                         net (fo=27, routed)          1.393     5.631    compClock2Hz/counter[25]_i_4_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.755 r  compClock2Hz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     5.755    compClock2Hz/counter[16]_i_1_n_0
    SLICE_X65Y78         FDCE                                         r  compClock2Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock2Hz/out100mhz
    SLICE_X65Y78         FDCE                                         r  compClock2Hz/counter_reg[16]/C
                         clock pessimism              0.092    11.589    
                         clock uncertainty           -0.074    11.515    
    SLICE_X65Y78         FDCE (Setup_fdce_C_D)        0.031    11.546    compClock2Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.704ns (17.240%)  route 3.380ns (82.760%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.614     1.614    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     2.070 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          2.044     4.114    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.238 r  compClock2Hz/counter[25]_i_4/O
                         net (fo=27, routed)          1.336     5.574    compClock2Hz/counter[25]_i_4_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I3_O)        0.124     5.698 r  compClock2Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     5.698    compClock2Hz/counter[21]_i_1_n_0
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[21]/C
                         clock pessimism              0.092    11.590    
                         clock uncertainty           -0.074    11.516    
    SLICE_X65Y80         FDCE (Setup_fdce_C_D)        0.029    11.545    compClock2Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.828ns (20.831%)  route 3.147ns (79.169%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.613     1.613    compClock2Hz/out100mhz
    SLICE_X65Y79         FDCE                                         r  compClock2Hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456     2.069 f  compClock2Hz/counter_reg[19]/Q
                         net (fo=2, routed)           1.013     3.082    compClock2Hz/counter_reg_n_0_[19]
    SLICE_X65Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.206 r  compClock2Hz/counter[25]_i_8/O
                         net (fo=2, routed)           0.647     3.853    compClock2Hz/counter[25]_i_8_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.124     3.977 f  compClock2Hz/counter[25]_i_5/O
                         net (fo=27, routed)          1.487     5.464    compClock2Hz/counter[25]_i_5_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.588 r  compClock2Hz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     5.588    compClock2Hz/counter[9]_i_1_n_0
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[9]/C
                         clock pessimism              0.092    11.587    
                         clock uncertainty           -0.074    11.513    
    SLICE_X63Y77         FDCE (Setup_fdce_C_D)        0.029    11.542    compClock2Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.704ns (17.703%)  route 3.273ns (82.297%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.614     1.614    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     2.070 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          2.044     4.114    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.238 r  compClock2Hz/counter[25]_i_4/O
                         net (fo=27, routed)          1.229     5.467    compClock2Hz/counter[25]_i_4_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.591 r  compClock2Hz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     5.591    compClock2Hz/counter[14]_i_1_n_0
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[14]/C
                         clock pessimism              0.092    11.587    
                         clock uncertainty           -0.074    11.513    
    SLICE_X65Y77         FDCE (Setup_fdce_C_D)        0.032    11.545    compClock2Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  5.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 compChangeReset/lastState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compChangeReset/outResetPulse_reg/D
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/lastState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.128     0.711 r  compChangeReset/lastState_reg[0]/Q
                         net (fo=1, routed)           0.062     0.772    compChangeReset/lastState_reg_n_0_[0]
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.099     0.871 r  compChangeReset/outResetPulse_i_1/O
                         net (fo=1, routed)           0.000     0.871    compChangeReset/outResetPulse_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.850     0.850    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
                         clock pessimism             -0.268     0.583    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.091     0.674    compChangeReset/outResetPulse_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.240%)  route 0.150ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.582     0.582    compClock250Hz/out100mhz
    SLICE_X60Y72         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDCE (Prop_fdce_C_Q)         0.164     0.746 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.150     0.896    compClock250Hz/counter_reg_n_0_[15]
    SLICE_X60Y71         LUT5 (Prop_lut5_I3_O)        0.045     0.941 r  compClock250Hz/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000     0.941    compClock250Hz/counter[12]_i_1__1_n_0
    SLICE_X60Y71         FDCE                                         r  compClock250Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.850     0.850    compClock250Hz/out100mhz
    SLICE_X60Y71         FDCE                                         r  compClock250Hz/counter_reg[12]/C
                         clock pessimism             -0.254     0.596    
    SLICE_X60Y71         FDCE (Hold_fdce_C_D)         0.120     0.716    compClock250Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.174%)  route 0.177ns (48.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.585     0.585    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     0.726 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          0.177     0.903    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.948 r  compClock2Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.948    compClock2Hz/counter[23]_i_1_n_0
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[23]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X65Y80         FDCE (Hold_fdce_C_D)         0.092     0.691    compClock2Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.755%)  route 0.180ns (49.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.585     0.585    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     0.726 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          0.180     0.906    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  compClock2Hz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     0.951    compClock2Hz/counter[24]_i_1_n_0
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[24]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X65Y80         FDCE (Hold_fdce_C_D)         0.092     0.691    compClock2Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.390%)  route 0.224ns (54.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.224     0.947    compClock1Hz/counter[26]
    SLICE_X60Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.992 r  compClock1Hz/counter[25]_i_1__0/O
                         net (fo=1, routed)           0.000     0.992    compClock1Hz/counter[25]_i_1__0_n_0
    SLICE_X60Y79         FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.850     0.850    compClock1Hz/out100mhz
    SLICE_X60Y79         FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism             -0.254     0.597    
    SLICE_X60Y79         FDCE (Hold_fdce_C_D)         0.121     0.718    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.312%)  route 0.184ns (49.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.184     0.907    compClock1Hz/counter[26]
    SLICE_X59Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.952 r  compClock1Hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     0.952    compClock1Hz/counter[26]_i_1_n_0
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.850     0.850    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X59Y79         FDCE (Hold_fdce_C_D)         0.092     0.675    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 compOnOff/sigOnOff_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOff/sigOnOff_reg/D
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.587     0.587    compOnOff/out100mhz
    SLICE_X64Y82         FDRE                                         r  compOnOff/sigOnOff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  compOnOff/sigOnOff_reg/Q
                         net (fo=13, routed)          0.192     0.943    compOnOffDebouncer/outRunning_OBUF
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.988 r  compOnOffDebouncer/sigOnOff_i_1/O
                         net (fo=1, routed)           0.000     0.988    compOnOff/Output_reg
    SLICE_X64Y82         FDRE                                         r  compOnOff/sigOnOff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.855     0.855    compOnOff/out100mhz
    SLICE_X64Y82         FDRE                                         r  compOnOff/sigOnOff_reg/C
                         clock pessimism             -0.269     0.587    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.120     0.707    compOnOff/sigOnOff_reg
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.585     0.585    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     0.726 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          0.193     0.918    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X63Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.963 r  compClock2Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     0.963    compClock2Hz/counter[25]_i_1_n_0
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X63Y80         FDCE (Hold_fdce_C_D)         0.091     0.676    compClock2Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.684%)  route 0.240ns (56.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.240     0.963    compClock1Hz/counter[26]
    SLICE_X60Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.008 r  compClock1Hz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.008    compClock1Hz/counter[24]_i_1__0_n_0
    SLICE_X60Y79         FDCE                                         r  compClock1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.850     0.850    compClock1Hz/out100mhz
    SLICE_X60Y79         FDCE                                         r  compClock1Hz/counter_reg[24]/C
                         clock pessimism             -0.254     0.597    
    SLICE_X60Y79         FDCE (Hold_fdce_C_D)         0.121     0.718    compClock1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.585     0.585    compClock250Hz/out100mhz
    SLICE_X62Y69         FDCE                                         r  compClock250Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDCE (Prop_fdce_C_Q)         0.141     0.726 f  compClock250Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     0.923    compClock250Hz/counter_reg_n_0_[0]
    SLICE_X62Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.968 r  compClock250Hz/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.968    compClock250Hz/counter[0]_i_1__1_n_0
    SLICE_X62Y69         FDCE                                         r  compClock250Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock250Hz/out100mhz
    SLICE_X62Y69         FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X62Y69         FDCE (Hold_fdce_C_D)         0.091     0.676    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out100mhz_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    compClockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y72     compChangeReset/lastState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y72     compChangeReset/lastState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y72     compChangeReset/lastState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y72     compChangeReset/outResetPulse_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y75     compClock1Hz/clockOut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y78     compClock1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y78     compClock1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y78     compClock1Hz/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y75     compClock1Hz/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y75     compClock1Hz/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y75     compClock1Hz/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y76     compClock1Hz/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y76     compClock1Hz/counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y76     compClock1Hz/counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y76     compClock1Hz/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y82     compOnOff/sigOnOff_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y72     compChangeReset/lastState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y72     compChangeReset/lastState_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y71     compClock250Hz/clockOut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y71     compClock250Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y71     compClock250Hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y71     compClock250Hz/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y71     compClock250Hz/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y78     compClock2Hz/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y78     compClock2Hz/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y78     compClock2Hz/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y72     compChangeReset/lastState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y72     compChangeReset/lastState_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOff/sigOnOff_reg/D
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.580ns (49.583%)  route 0.590ns (50.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.138    compOnOffDebouncer/inClock
    SLICE_X62Y82         FDRE                                         r  compOnOffDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  compOnOffDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.590     6.184    compOnOffDebouncer/sigOnOffButton
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.124     6.308 r  compOnOffDebouncer/sigOnOff_i_1/O
                         net (fo=1, routed)           0.000     6.308    compOnOff/Output_reg
    SLICE_X64Y82         FDRE                                         r  compOnOff/sigOnOff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.501    11.501    compOnOff/out100mhz
    SLICE_X64Y82         FDRE                                         r  compOnOff/sigOnOff_reg/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.173    11.328    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)        0.077    11.405    compOnOff/sigOnOff_reg
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  5.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOff/sigOnOff_reg/D
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.501%)  route 0.190ns (50.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    compOnOffDebouncer/inClock
    SLICE_X62Y82         FDRE                                         r  compOnOffDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  compOnOffDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.190     1.801    compOnOffDebouncer/sigOnOffButton
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  compOnOffDebouncer/sigOnOff_i_1/O
                         net (fo=1, routed)           0.000     1.846    compOnOff/Output_reg
    SLICE_X64Y82         FDRE                                         r  compOnOff/sigOnOff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.855     0.855    compOnOff/out100mhz
    SLICE_X64Y82         FDRE                                         r  compOnOff/sigOnOff_reg/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.173     1.028    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.120     1.148    compOnOff/sigOnOff_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.697    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  C100Mhz_pin
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        2.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[21]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.580ns (15.586%)  route 3.141ns (84.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.054     8.783    compClock2Hz/reset
    SLICE_X65Y80         FDCE                                         f  compClock2Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[21]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.173    11.325    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    10.920    compClock2Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[22]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.580ns (15.586%)  route 3.141ns (84.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.054     8.783    compClock2Hz/reset
    SLICE_X65Y80         FDCE                                         f  compClock2Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[22]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.173    11.325    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    10.920    compClock2Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[23]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.580ns (15.586%)  route 3.141ns (84.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.054     8.783    compClock2Hz/reset
    SLICE_X65Y80         FDCE                                         f  compClock2Hz/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[23]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.173    11.325    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    10.920    compClock2Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[24]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.580ns (15.586%)  route 3.141ns (84.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.054     8.783    compClock2Hz/reset
    SLICE_X65Y80         FDCE                                         f  compClock2Hz/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[24]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.173    11.325    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    10.920    compClock2Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[25]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.580ns (16.350%)  route 2.967ns (83.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.881     8.609    compClock2Hz/reset
    SLICE_X63Y80         FDCE                                         f  compClock2Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
                         clock pessimism              0.000    11.498    
                         clock uncertainty           -0.173    11.325    
    SLICE_X63Y80         FDCE (Recov_fdce_C_CLR)     -0.405    10.920    compClock2Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.580ns (16.375%)  route 2.962ns (83.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.875     8.604    compClock1Hz/reset
    SLICE_X59Y79         FDCE                                         f  compClock1Hz/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.173    11.324    
    SLICE_X59Y79         FDCE (Recov_fdce_C_CLR)     -0.405    10.919    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[19]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.580ns (16.375%)  route 2.962ns (83.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.875     8.604    compClock1Hz/reset
    SLICE_X59Y79         FDCE                                         f  compClock1Hz/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[19]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.173    11.324    
    SLICE_X59Y79         FDCE (Recov_fdce_C_CLR)     -0.405    10.919    compClock1Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[20]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.580ns (16.375%)  route 2.962ns (83.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.875     8.604    compClock1Hz/reset
    SLICE_X59Y79         FDCE                                         f  compClock1Hz/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[20]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.173    11.324    
    SLICE_X59Y79         FDCE (Recov_fdce_C_CLR)     -0.405    10.919    compClock1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.580ns (16.375%)  route 2.962ns (83.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.875     8.604    compClock1Hz/reset
    SLICE_X59Y79         FDCE                                         f  compClock1Hz/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.173    11.324    
    SLICE_X59Y79         FDCE (Recov_fdce_C_CLR)     -0.405    10.919    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.580ns (16.034%)  route 3.037ns (83.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.541     5.062    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.087     6.605    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.729 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.950     8.679    compClock1Hz/reset
    SLICE_X60Y79         FDCE                                         f  compClock1Hz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X60Y79         FDCE                                         r  compClock1Hz/counter_reg[17]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.173    11.324    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.319    11.005    compClock1Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  2.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[13]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.909%)  route 0.592ns (76.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.195     2.213    compClock250Hz/reset
    SLICE_X60Y72         FDCE                                         f  compClock250Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.849     0.849    compClock250Hz/out100mhz
    SLICE_X60Y72         FDCE                                         r  compClock250Hz/counter_reg[13]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.173     1.021    
    SLICE_X60Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.954    compClock250Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[14]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.909%)  route 0.592ns (76.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.195     2.213    compClock250Hz/reset
    SLICE_X60Y72         FDCE                                         f  compClock250Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.849     0.849    compClock250Hz/out100mhz
    SLICE_X60Y72         FDCE                                         r  compClock250Hz/counter_reg[14]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.173     1.021    
    SLICE_X60Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.954    compClock250Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.909%)  route 0.592ns (76.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.195     2.213    compClock250Hz/reset
    SLICE_X60Y72         FDCE                                         f  compClock250Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.849     0.849    compClock250Hz/out100mhz
    SLICE_X60Y72         FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.173     1.021    
    SLICE_X60Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.954    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[12]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.481%)  route 0.606ns (76.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.209     2.227    compClock250Hz/reset
    SLICE_X60Y71         FDCE                                         f  compClock250Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.850     0.850    compClock250Hz/out100mhz
    SLICE_X60Y71         FDCE                                         r  compClock250Hz/counter_reg[12]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.173     1.022    
    SLICE_X60Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.955    compClock250Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/clockOut_reg/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.943%)  route 0.662ns (78.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     2.283    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/clockOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/clockOut_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.932    compClock250Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.943%)  route 0.662ns (78.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     2.283    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.932    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.943%)  route 0.662ns (78.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     2.283    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.932    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[16]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.943%)  route 0.662ns (78.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     2.283    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/counter_reg[16]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.932    compClock250Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.943%)  route 0.662ns (78.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     2.283    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.932    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[1]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.388%)  route 0.726ns (79.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    compResetDebouncer/inClock
    SLICE_X55Y73         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.397     1.973    compResetDebouncer/Output
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.018 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.329     2.348    compClock250Hz/reset
    SLICE_X60Y69         FDCE                                         f  compClock250Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X60Y69         FDCE                                         r  compClock250Hz/counter_reg[1]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X60Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.957    compClock250Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  out100mhz_ClockManager
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        6.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[21]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.580ns (18.788%)  route 2.507ns (81.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.054     4.696    compClock2Hz/reset
    SLICE_X65Y80         FDCE                                         f  compClock2Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[21]/C
                         clock pessimism              0.078    11.576    
                         clock uncertainty           -0.074    11.502    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    11.097    compClock2Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[22]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.580ns (18.788%)  route 2.507ns (81.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.054     4.696    compClock2Hz/reset
    SLICE_X65Y80         FDCE                                         f  compClock2Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[22]/C
                         clock pessimism              0.078    11.576    
                         clock uncertainty           -0.074    11.502    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    11.097    compClock2Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[23]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.580ns (18.788%)  route 2.507ns (81.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.054     4.696    compClock2Hz/reset
    SLICE_X65Y80         FDCE                                         f  compClock2Hz/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[23]/C
                         clock pessimism              0.078    11.576    
                         clock uncertainty           -0.074    11.502    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    11.097    compClock2Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[24]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.580ns (18.788%)  route 2.507ns (81.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.054     4.696    compClock2Hz/reset
    SLICE_X65Y80         FDCE                                         f  compClock2Hz/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X65Y80         FDCE                                         r  compClock2Hz/counter_reg[24]/C
                         clock pessimism              0.078    11.576    
                         clock uncertainty           -0.074    11.502    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    11.097    compClock2Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[25]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.580ns (19.908%)  route 2.333ns (80.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.881     4.522    compClock2Hz/reset
    SLICE_X63Y80         FDCE                                         f  compClock2Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.498    11.498    compClock2Hz/out100mhz
    SLICE_X63Y80         FDCE                                         r  compClock2Hz/counter_reg[25]/C
                         clock pessimism              0.078    11.576    
                         clock uncertainty           -0.074    11.502    
    SLICE_X63Y80         FDCE (Recov_fdce_C_CLR)     -0.405    11.097    compClock2Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.580ns (19.946%)  route 2.328ns (80.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.875     4.517    compClock1Hz/reset
    SLICE_X59Y79         FDCE                                         f  compClock1Hz/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.078    11.575    
                         clock uncertainty           -0.074    11.501    
    SLICE_X59Y79         FDCE (Recov_fdce_C_CLR)     -0.405    11.096    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         11.096    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[19]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.580ns (19.946%)  route 2.328ns (80.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.875     4.517    compClock1Hz/reset
    SLICE_X59Y79         FDCE                                         f  compClock1Hz/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[19]/C
                         clock pessimism              0.078    11.575    
                         clock uncertainty           -0.074    11.501    
    SLICE_X59Y79         FDCE (Recov_fdce_C_CLR)     -0.405    11.096    compClock1Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         11.096    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[20]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.580ns (19.946%)  route 2.328ns (80.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.875     4.517    compClock1Hz/reset
    SLICE_X59Y79         FDCE                                         f  compClock1Hz/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[20]/C
                         clock pessimism              0.078    11.575    
                         clock uncertainty           -0.074    11.501    
    SLICE_X59Y79         FDCE (Recov_fdce_C_CLR)     -0.405    11.096    compClock1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         11.096    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.580ns (19.946%)  route 2.328ns (80.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.875     4.517    compClock1Hz/reset
    SLICE_X59Y79         FDCE                                         f  compClock1Hz/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X59Y79         FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.078    11.575    
                         clock uncertainty           -0.074    11.501    
    SLICE_X59Y79         FDCE (Recov_fdce_C_CLR)     -0.405    11.096    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         11.096    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.580ns (19.442%)  route 2.403ns (80.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     2.065 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.453     2.518    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.642 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         1.950     4.592    compClock1Hz/reset
    SLICE_X60Y79         FDCE                                         f  compClock1Hz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock1Hz/out100mhz
    SLICE_X60Y79         FDCE                                         r  compClock1Hz/counter_reg[17]/C
                         clock pessimism              0.078    11.575    
                         clock uncertainty           -0.074    11.501    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.319    11.182    compClock1Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  6.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[13]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.504%)  route 0.338ns (64.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.195     1.107    compClock250Hz/reset
    SLICE_X60Y72         FDCE                                         f  compClock250Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.849     0.849    compClock250Hz/out100mhz
    SLICE_X60Y72         FDCE                                         r  compClock250Hz/counter_reg[13]/C
                         clock pessimism             -0.234     0.615    
    SLICE_X60Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.548    compClock250Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[14]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.504%)  route 0.338ns (64.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.195     1.107    compClock250Hz/reset
    SLICE_X60Y72         FDCE                                         f  compClock250Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.849     0.849    compClock250Hz/out100mhz
    SLICE_X60Y72         FDCE                                         r  compClock250Hz/counter_reg[14]/C
                         clock pessimism             -0.234     0.615    
    SLICE_X60Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.548    compClock250Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.504%)  route 0.338ns (64.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.195     1.107    compClock250Hz/reset
    SLICE_X60Y72         FDCE                                         f  compClock250Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.849     0.849    compClock250Hz/out100mhz
    SLICE_X60Y72         FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism             -0.234     0.615    
    SLICE_X60Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.548    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[12]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.569%)  route 0.352ns (65.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.209     1.121    compClock250Hz/reset
    SLICE_X60Y71         FDCE                                         f  compClock250Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.850     0.850    compClock250Hz/out100mhz
    SLICE_X60Y71         FDCE                                         r  compClock250Hz/counter_reg[12]/C
                         clock pessimism             -0.234     0.616    
    SLICE_X60Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.549    compClock250Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/clockOut_reg/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.336%)  route 0.408ns (68.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     1.176    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/clockOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/clockOut_reg/C
                         clock pessimism             -0.255     0.597    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.505    compClock250Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.336%)  route 0.408ns (68.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     1.176    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.505    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.336%)  route 0.408ns (68.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     1.176    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.505    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[16]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.336%)  route 0.408ns (68.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     1.176    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/counter_reg[16]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.505    compClock250Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.336%)  route 0.408ns (68.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.265     1.176    compClock250Hz/reset
    SLICE_X62Y71         FDCE                                         f  compClock250Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X62Y71         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.505    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[1]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.257%)  route 0.472ns (71.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compChangeReset/CLK
    SLICE_X62Y72         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.724 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.143     0.866    compResetDebouncer/outResetPulse
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.911 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.329     1.241    compClock250Hz/reset
    SLICE_X60Y69         FDCE                                         f  compClock250Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X60Y69         FDCE                                         r  compClock250Hz/counter_reg[1]/C
                         clock pessimism             -0.234     0.618    
    SLICE_X60Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.551    compClock250Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.690    





