Assignment #4
=============
Won Seob Shin
49820153


NAND3 Simulation and Layout
-------
Width:

Length:

Area:

Delay:

### Layout

![Layout](https://github.com/wonseobshin/402Project4-NAND3/blob/master/layout.JPG)

### Worst-Case Delay

![Delay](https://github.com/wonseobshin/402Project4-NAND3/blob/master/Capture.JPG)

![DelayZoomed](https://github.com/wonseobshin/402Project4-NAND3/blob/master/ruler%20difference.JPG)

### Cadence Schematic

![NAND3](https://github.com/wonseobshin/402Project4-NAND3/blob/master/schematic.JPG)

![TB](https://github.com/wonseobshin/402Project4-NAND3/blob/master/TB.JPG)
