/*
 * This testbench was generated by generateTestbench.py
 * Any changes made here will not persist
 */

`include "network.v"
`include "globalVariables.v"

`timescale 1us/1ps


module NetworkGeneratedTestBench ;
	reg reset = 0;
	reg clk = 0;

	/*
	 * Network IO
	 */
	//Access port 0
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port0 = 0;
	reg readIn_port0 = 0;
	reg writeIn_port0 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port0 = 0;

	wire readReady_port0;
	wire [`DATA_WIDTH -1:0] dataOut_port0;

	//Access port 1
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port1 = 0;
	reg readIn_port1 = 0;
	reg writeIn_port1 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port1 = 0;

	wire readReady_port1;
	wire [`DATA_WIDTH -1:0] dataOut_port1;

	//Access port 2
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port2 = 0;
	reg readIn_port2 = 0;
	reg writeIn_port2 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port2 = 0;

	wire readReady_port2;
	wire [`DATA_WIDTH -1:0] dataOut_port2;

	//Access port 3
	reg [`NETWORK_ADDRESS_WIDTH + `CACHE_BANK_ADDRESS_WIDTH -1:0] destinationAddressIn_port3 = 0;
	reg readIn_port3 = 0;
	reg writeIn_port3 = 0;
	reg [`DATA_WIDTH -1:0] dataIn_port3 = 0;

	wire readReady_port3;
	wire [`DATA_WIDTH -1:0] dataOut_port3;

	/*
	 * Instantiate network
	 */
	network Network(
		.clk(clk),
		.reset(reset),
		//Access port 0 (North/Top)
		.destinationAddressIn_port0(destinationAddressIn_port0),
		.readIn_port0(readIn_port0),
		.writeIn_port0(writeIn_port0),
		.dataIn_port0(dataIn_port0),
		.readReady_port0(readReady_port0),
		.dataOut_port0(dataOut_port0),
		//Access port 1 (South/Bottom)
		.destinationAddressIn_port1(destinationAddressIn_port1),
		.readIn_port1(readIn_port1),
		.writeIn_port1(writeIn_port1),
		.dataIn_port1(dataIn_port1),
		.readReady_port1(readReady_port1),
		.dataOut_port1(dataOut_port1),
		//Access port 2 (East/Right)
		.destinationAddressIn_port2(destinationAddressIn_port2),
		.readIn_port2(readIn_port2),
		.writeIn_port2(writeIn_port2),
		.dataIn_port2(dataIn_port2),
		.readReady_port2(readReady_port2),
		.dataOut_port2(dataOut_port2),
		//Access port 3 (West/Left)
		.destinationAddressIn_port3(destinationAddressIn_port3),
		.readIn_port3(readIn_port3),
		.writeIn_port3(writeIn_port3),
		.dataIn_port3(dataIn_port3),
		.readReady_port3(readReady_port3),
		.dataOut_port3(dataOut_port3)
		);


	//Regs to store expected values of reads
	reg [`DATA_WIDTH -1:0] expectedData_port0 = 0;
	reg [`DATA_WIDTH -1:0] expectedData_port1 = 0;
	reg [`DATA_WIDTH -1:0] expectedData_port2 = 0;
	reg [`DATA_WIDTH -1:0] expectedData_port3 = 0;

	//Check for errors in reads
	reg error_port0 = 0;
	always @(posedge readReady_port0) begin
		if (dataOut_port0 != expectedData_port0) begin
			error_port0 <= 1;
		end
	end

	reg error_port1 = 0;
	always @(posedge readReady_port1) begin
		if (dataOut_port1 != expectedData_port1) begin
			error_port1 <= 1;
		end
	end

	reg error_port2 = 0;
	always @(posedge readReady_port2) begin
		if (dataOut_port2 != expectedData_port2) begin
			error_port2 <= 1;
		end
	end

	reg error_port3 = 0;
	always @(posedge readReady_port3) begin
		if (dataOut_port3 != expectedData_port3) begin
			error_port3 <= 1;
		end
	end

	wire ERROR;
	assign ERROR = error_port0 || error_port1 || error_port2 || error_port3;


	//Clock toggling
	always begin
		#10  //20-step period
		clk <= ~clk;
	end
	

	//Begin testbench
	initial begin
		//===========================
		// Reset network
		//===========================
		reset <= 1;
		#10

		//==Cycle 1==
		//Posedge
		#10
		//Negedge
		#10
		//==Cycle 2==
		//Posedge
		reset <= 0;
		#10
		//Negedge
		#11

		//===========================
		// Start reading and writing
		//===========================
		
		//==Cycle 3==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 1 -> address 4068
		destinationAddressIn_port0 <= 12'd4068;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port1: write 41 -> address 3845
		destinationAddressIn_port1 <= 12'd3845;
		dataIn_port1 <= 6'd41;
		writeIn_port1 <= 1;
			//Port2: write 57 -> address 714
		destinationAddressIn_port2 <= 12'd714;
		dataIn_port2 <= 6'd57;
		writeIn_port2 <= 1;
			//Port3: write 31 -> address 1055
		destinationAddressIn_port3 <= 12'd1055;
		dataIn_port3 <= 6'd31;
		writeIn_port3 <= 1;
		#9

		//==Cycle 4==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: read 1 from address 4068
		destinationAddressIn_port0 <= 12'd4068;
		expectedData_port0 <= 6'd1;
		readIn_port0 <= 1;
			//Port1: write 5 -> address 1453
		destinationAddressIn_port1 <= 12'd1453;
		dataIn_port1 <= 6'd5;
		writeIn_port1 <= 1;
			//Port2: write 2 -> address 906
		destinationAddressIn_port2 <= 12'd906;
		dataIn_port2 <= 6'd2;
		writeIn_port2 <= 1;
			//Port3: read 31 from address 1055
		destinationAddressIn_port3 <= 12'd1055;
		expectedData_port3 <= 6'd31;
		readIn_port3 <= 1;
		#9

		//==Cycle 5==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 10 -> address 1952
		destinationAddressIn_port0 <= 12'd1952;
		dataIn_port0 <= 6'd10;
		writeIn_port0 <= 1;
			//Port1: write 19 -> address 1169
		destinationAddressIn_port1 <= 12'd1169;
		dataIn_port1 <= 6'd19;
		writeIn_port1 <= 1;
			//Port2: read 2 from address 906
		destinationAddressIn_port2 <= 12'd906;
		expectedData_port2 <= 6'd2;
		readIn_port2 <= 1;
			//Port3: write 46 -> address 2711
		destinationAddressIn_port3 <= 12'd2711;
		dataIn_port3 <= 6'd46;
		writeIn_port3 <= 1;
		#9

		//==Cycle 6==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 51 -> address 1800
		destinationAddressIn_port0 <= 12'd1800;
		dataIn_port0 <= 6'd51;
		writeIn_port0 <= 1;
			//Port1: read 41 from address 3845
		destinationAddressIn_port1 <= 12'd3845;
		expectedData_port1 <= 6'd41;
		readIn_port1 <= 1;
			//Port2: write 21 -> address 682
		destinationAddressIn_port2 <= 12'd682;
		dataIn_port2 <= 6'd21;
		writeIn_port2 <= 1;
			//Port3: write 36 -> address 119
		destinationAddressIn_port3 <= 12'd119;
		dataIn_port3 <= 6'd36;
		writeIn_port3 <= 1;
		#9

		//==Cycle 7==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 3 -> address 3920
		destinationAddressIn_port0 <= 12'd3920;
		dataIn_port0 <= 6'd3;
		writeIn_port0 <= 1;
			//Port1: write 62 -> address 2193
		destinationAddressIn_port1 <= 12'd2193;
		dataIn_port1 <= 6'd62;
		writeIn_port1 <= 1;
			//Port2: write 21 -> address 2318
		destinationAddressIn_port2 <= 12'd2318;
		dataIn_port2 <= 6'd21;
		writeIn_port2 <= 1;
			//Port3: write 9 -> address 3775
		destinationAddressIn_port3 <= 12'd3775;
		dataIn_port3 <= 6'd9;
		writeIn_port3 <= 1;
		#9

		//==Cycle 8==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 46 -> address 1577
		destinationAddressIn_port1 <= 12'd1577;
		dataIn_port1 <= 6'd46;
		writeIn_port1 <= 1;
			//Port2: write 28 -> address 782
		destinationAddressIn_port2 <= 12'd782;
		dataIn_port2 <= 6'd28;
		writeIn_port2 <= 1;
			//Port3: write 28 -> address 1615
		destinationAddressIn_port3 <= 12'd1615;
		dataIn_port3 <= 6'd28;
		writeIn_port3 <= 1;
		#9

		//==Cycle 9==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 1 -> address 696
		destinationAddressIn_port0 <= 12'd696;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port1: write 29 -> address 3665
		destinationAddressIn_port1 <= 12'd3665;
		dataIn_port1 <= 6'd29;
		writeIn_port1 <= 1;
			//Port3: write 18 -> address 3623
		destinationAddressIn_port3 <= 12'd3623;
		dataIn_port3 <= 6'd18;
		writeIn_port3 <= 1;
		#9

		//==Cycle 10==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 24 -> address 1912
		destinationAddressIn_port0 <= 12'd1912;
		dataIn_port0 <= 6'd24;
		writeIn_port0 <= 1;
			//Port2: write 32 -> address 2066
		destinationAddressIn_port2 <= 12'd2066;
		dataIn_port2 <= 6'd32;
		writeIn_port2 <= 1;
			//Port3: write 26 -> address 2155
		destinationAddressIn_port3 <= 12'd2155;
		dataIn_port3 <= 6'd26;
		writeIn_port3 <= 1;
		#9

		//==Cycle 11==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 27 -> address 2737
		destinationAddressIn_port1 <= 12'd2737;
		dataIn_port1 <= 6'd27;
		writeIn_port1 <= 1;
			//Port2: write 12 -> address 1078
		destinationAddressIn_port2 <= 12'd1078;
		dataIn_port2 <= 6'd12;
		writeIn_port2 <= 1;
		#9

		//==Cycle 12==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 38 -> address 1612
		destinationAddressIn_port0 <= 12'd1612;
		dataIn_port0 <= 6'd38;
		writeIn_port0 <= 1;
			//Port1: write 27 -> address 2913
		destinationAddressIn_port1 <= 12'd2913;
		dataIn_port1 <= 6'd27;
		writeIn_port1 <= 1;
			//Port3: write 25 -> address 3531
		destinationAddressIn_port3 <= 12'd3531;
		dataIn_port3 <= 6'd25;
		writeIn_port3 <= 1;
		#9

		//==Cycle 13==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 12 -> address 3112
		destinationAddressIn_port0 <= 12'd3112;
		dataIn_port0 <= 6'd12;
		writeIn_port0 <= 1;
			//Port1: write 32 -> address 1325
		destinationAddressIn_port1 <= 12'd1325;
		dataIn_port1 <= 6'd32;
		writeIn_port1 <= 1;
			//Port2: write 3 -> address 1258
		destinationAddressIn_port2 <= 12'd1258;
		dataIn_port2 <= 6'd3;
		writeIn_port2 <= 1;
		#9

		//==Cycle 14==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 7 -> address 1176
		destinationAddressIn_port0 <= 12'd1176;
		dataIn_port0 <= 6'd7;
		writeIn_port0 <= 1;
			//Port1: write 19 -> address 3505
		destinationAddressIn_port1 <= 12'd3505;
		dataIn_port1 <= 6'd19;
		writeIn_port1 <= 1;
			//Port2: write 8 -> address 3990
		destinationAddressIn_port2 <= 12'd3990;
		dataIn_port2 <= 6'd8;
		writeIn_port2 <= 1;
			//Port3: write 35 -> address 3223
		destinationAddressIn_port3 <= 12'd3223;
		dataIn_port3 <= 6'd35;
		writeIn_port3 <= 1;
		#9

		//==Cycle 15==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 14 -> address 1052
		destinationAddressIn_port0 <= 12'd1052;
		dataIn_port0 <= 6'd14;
		writeIn_port0 <= 1;
			//Port1: write 21 -> address 2241
		destinationAddressIn_port1 <= 12'd2241;
		dataIn_port1 <= 6'd21;
		writeIn_port1 <= 1;
			//Port3: write 58 -> address 1063
		destinationAddressIn_port3 <= 12'd1063;
		dataIn_port3 <= 6'd58;
		writeIn_port3 <= 1;
		#9

		//==Cycle 16==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 1 -> address 3540
		destinationAddressIn_port0 <= 12'd3540;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port1: write 14 -> address 2117
		destinationAddressIn_port1 <= 12'd2117;
		dataIn_port1 <= 6'd14;
		writeIn_port1 <= 1;
			//Port2: write 13 -> address 2234
		destinationAddressIn_port2 <= 12'd2234;
		dataIn_port2 <= 6'd13;
		writeIn_port2 <= 1;
		#9

		//==Cycle 17==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 18 -> address 1093
		destinationAddressIn_port1 <= 12'd1093;
		dataIn_port1 <= 6'd18;
		writeIn_port1 <= 1;
			//Port2: write 5 -> address 906
		destinationAddressIn_port2 <= 12'd906;
		dataIn_port2 <= 6'd5;
		writeIn_port2 <= 1;
			//Port3: write 12 -> address 3355
		destinationAddressIn_port3 <= 12'd3355;
		dataIn_port3 <= 6'd12;
		writeIn_port3 <= 1;
		#9

		//==Cycle 18==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 1 -> address 524
		destinationAddressIn_port0 <= 12'd524;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port1: write 18 -> address 2861
		destinationAddressIn_port1 <= 12'd2861;
		dataIn_port1 <= 6'd18;
		writeIn_port1 <= 1;
			//Port2: write 20 -> address 1922
		destinationAddressIn_port2 <= 12'd1922;
		dataIn_port2 <= 6'd20;
		writeIn_port2 <= 1;
			//Port3: write 14 -> address 2219
		destinationAddressIn_port3 <= 12'd2219;
		dataIn_port3 <= 6'd14;
		writeIn_port3 <= 1;
		#9

		//==Cycle 19==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 15 -> address 1605
		destinationAddressIn_port1 <= 12'd1605;
		dataIn_port1 <= 6'd15;
		writeIn_port1 <= 1;
			//Port2: write 19 -> address 3914
		destinationAddressIn_port2 <= 12'd3914;
		dataIn_port2 <= 6'd19;
		writeIn_port2 <= 1;
			//Port3: write 58 -> address 3843
		destinationAddressIn_port3 <= 12'd3843;
		dataIn_port3 <= 6'd58;
		writeIn_port3 <= 1;
		#9

		//==Cycle 20==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 25 -> address 3496
		destinationAddressIn_port0 <= 12'd3496;
		dataIn_port0 <= 6'd25;
		writeIn_port0 <= 1;
			//Port1: write 31 -> address 3213
		destinationAddressIn_port1 <= 12'd3213;
		dataIn_port1 <= 6'd31;
		writeIn_port1 <= 1;
			//Port2: write 59 -> address 1602
		destinationAddressIn_port2 <= 12'd1602;
		dataIn_port2 <= 6'd59;
		writeIn_port2 <= 1;
			//Port3: write 43 -> address 3823
		destinationAddressIn_port3 <= 12'd3823;
		dataIn_port3 <= 6'd43;
		writeIn_port3 <= 1;
		#9

		//==Cycle 21==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 59 -> address 2544
		destinationAddressIn_port0 <= 12'd2544;
		dataIn_port0 <= 6'd59;
		writeIn_port0 <= 1;
			//Port1: write 38 -> address 2257
		destinationAddressIn_port1 <= 12'd2257;
		dataIn_port1 <= 6'd38;
		writeIn_port1 <= 1;
			//Port2: write 39 -> address 3390
		destinationAddressIn_port2 <= 12'd3390;
		dataIn_port2 <= 6'd39;
		writeIn_port2 <= 1;
		#9

		//==Cycle 22==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 40 -> address 1385
		destinationAddressIn_port1 <= 12'd1385;
		dataIn_port1 <= 6'd40;
		writeIn_port1 <= 1;
		#9

		//==Cycle 23==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 47 -> address 1296
		destinationAddressIn_port0 <= 12'd1296;
		dataIn_port0 <= 6'd47;
		writeIn_port0 <= 1;
			//Port2: write 26 -> address 242
		destinationAddressIn_port2 <= 12'd242;
		dataIn_port2 <= 6'd26;
		writeIn_port2 <= 1;
		#9

		//==Cycle 24==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 26 -> address 3560
		destinationAddressIn_port0 <= 12'd3560;
		dataIn_port0 <= 6'd26;
		writeIn_port0 <= 1;
			//Port2: write 1 -> address 858
		destinationAddressIn_port2 <= 12'd858;
		dataIn_port2 <= 6'd1;
		writeIn_port2 <= 1;
			//Port3: write 11 -> address 3031
		destinationAddressIn_port3 <= 12'd3031;
		dataIn_port3 <= 6'd11;
		writeIn_port3 <= 1;
		#9

		//==Cycle 25==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 36 -> address 1924
		destinationAddressIn_port0 <= 12'd1924;
		dataIn_port0 <= 6'd36;
		writeIn_port0 <= 1;
			//Port1: write 59 -> address 3129
		destinationAddressIn_port1 <= 12'd3129;
		dataIn_port1 <= 6'd59;
		writeIn_port1 <= 1;
			//Port2: write 17 -> address 1934
		destinationAddressIn_port2 <= 12'd1934;
		dataIn_port2 <= 6'd17;
		writeIn_port2 <= 1;
			//Port3: write 31 -> address 1479
		destinationAddressIn_port3 <= 12'd1479;
		dataIn_port3 <= 6'd31;
		writeIn_port3 <= 1;
		#9

		//==Cycle 26==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 55 -> address 2440
		destinationAddressIn_port0 <= 12'd2440;
		dataIn_port0 <= 6'd55;
		writeIn_port0 <= 1;
			//Port1: write 2 -> address 661
		destinationAddressIn_port1 <= 12'd661;
		dataIn_port1 <= 6'd2;
		writeIn_port1 <= 1;
			//Port3: write 3 -> address 2763
		destinationAddressIn_port3 <= 12'd2763;
		dataIn_port3 <= 6'd3;
		writeIn_port3 <= 1;
		#9

		//==Cycle 27==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 49 -> address 304
		destinationAddressIn_port0 <= 12'd304;
		dataIn_port0 <= 6'd49;
		writeIn_port0 <= 1;
			//Port2: write 22 -> address 386
		destinationAddressIn_port2 <= 12'd386;
		dataIn_port2 <= 6'd22;
		writeIn_port2 <= 1;
		#9

		//==Cycle 28==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 47 -> address 1097
		destinationAddressIn_port1 <= 12'd1097;
		dataIn_port1 <= 6'd47;
		writeIn_port1 <= 1;
			//Port2: write 53 -> address 294
		destinationAddressIn_port2 <= 12'd294;
		dataIn_port2 <= 6'd53;
		writeIn_port2 <= 1;
			//Port3: write 57 -> address 1067
		destinationAddressIn_port3 <= 12'd1067;
		dataIn_port3 <= 6'd57;
		writeIn_port3 <= 1;
		#9

		//==Cycle 29==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 35 -> address 592
		destinationAddressIn_port0 <= 12'd592;
		dataIn_port0 <= 6'd35;
		writeIn_port0 <= 1;
			//Port1: write 59 -> address 1869
		destinationAddressIn_port1 <= 12'd1869;
		dataIn_port1 <= 6'd59;
		writeIn_port1 <= 1;
			//Port2: write 46 -> address 3914
		destinationAddressIn_port2 <= 12'd3914;
		dataIn_port2 <= 6'd46;
		writeIn_port2 <= 1;
			//Port3: write 6 -> address 3123
		destinationAddressIn_port3 <= 12'd3123;
		dataIn_port3 <= 6'd6;
		writeIn_port3 <= 1;
		#9

		//==Cycle 30==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 41 -> address 3388
		destinationAddressIn_port0 <= 12'd3388;
		dataIn_port0 <= 6'd41;
		writeIn_port0 <= 1;
			//Port1: write 39 -> address 3401
		destinationAddressIn_port1 <= 12'd3401;
		dataIn_port1 <= 6'd39;
		writeIn_port1 <= 1;
			//Port2: write 49 -> address 258
		destinationAddressIn_port2 <= 12'd258;
		dataIn_port2 <= 6'd49;
		writeIn_port2 <= 1;
		#9

		//==Cycle 31==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 36 -> address 1364
		destinationAddressIn_port0 <= 12'd1364;
		dataIn_port0 <= 6'd36;
		writeIn_port0 <= 1;
			//Port1: write 44 -> address 1253
		destinationAddressIn_port1 <= 12'd1253;
		dataIn_port1 <= 6'd44;
		writeIn_port1 <= 1;
			//Port2: write 55 -> address 3410
		destinationAddressIn_port2 <= 12'd3410;
		dataIn_port2 <= 6'd55;
		writeIn_port2 <= 1;
			//Port3: write 15 -> address 3927
		destinationAddressIn_port3 <= 12'd3927;
		dataIn_port3 <= 6'd15;
		writeIn_port3 <= 1;
		#9

		//==Cycle 32==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port2: write 38 -> address 778
		destinationAddressIn_port2 <= 12'd778;
		dataIn_port2 <= 6'd38;
		writeIn_port2 <= 1;
			//Port3: write 2 -> address 323
		destinationAddressIn_port3 <= 12'd323;
		dataIn_port3 <= 6'd2;
		writeIn_port3 <= 1;
		#9

		//==Cycle 33==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: read 24 from address 1912
		destinationAddressIn_port0 <= 12'd1912;
		expectedData_port0 <= 6'd24;
		readIn_port0 <= 1;
			//Port1: write 14 -> address 1345
		destinationAddressIn_port1 <= 12'd1345;
		dataIn_port1 <= 6'd14;
		writeIn_port1 <= 1;
			//Port2: write 52 -> address 1342
		destinationAddressIn_port2 <= 12'd1342;
		dataIn_port2 <= 6'd52;
		writeIn_port2 <= 1;
			//Port3: read 12 from address 3355
		destinationAddressIn_port3 <= 12'd3355;
		expectedData_port3 <= 6'd12;
		readIn_port3 <= 1;
		#9

		//==Cycle 34==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 43 -> address 3936
		destinationAddressIn_port0 <= 12'd3936;
		dataIn_port0 <= 6'd43;
		writeIn_port0 <= 1;
			//Port1: write 45 -> address 3713
		destinationAddressIn_port1 <= 12'd3713;
		dataIn_port1 <= 6'd45;
		writeIn_port1 <= 1;
			//Port3: write 60 -> address 1295
		destinationAddressIn_port3 <= 12'd1295;
		dataIn_port3 <= 6'd60;
		writeIn_port3 <= 1;
		#9

		//==Cycle 35==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 9 -> address 2860
		destinationAddressIn_port0 <= 12'd2860;
		dataIn_port0 <= 6'd9;
		writeIn_port0 <= 1;
			//Port1: write 36 -> address 277
		destinationAddressIn_port1 <= 12'd277;
		dataIn_port1 <= 6'd36;
		writeIn_port1 <= 1;
			//Port2: read 32 from address 2066
		destinationAddressIn_port2 <= 12'd2066;
		expectedData_port2 <= 6'd32;
		readIn_port2 <= 1;
			//Port3: write 31 -> address 3759
		destinationAddressIn_port3 <= 12'd3759;
		dataIn_port3 <= 6'd31;
		writeIn_port3 <= 1;
		#9

		//==Cycle 36==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 11 -> address 2104
		destinationAddressIn_port0 <= 12'd2104;
		dataIn_port0 <= 6'd11;
		writeIn_port0 <= 1;
			//Port1: read 5 from address 1453
		destinationAddressIn_port1 <= 12'd1453;
		expectedData_port1 <= 6'd5;
		readIn_port1 <= 1;
			//Port2: write 17 -> address 3770
		destinationAddressIn_port2 <= 12'd3770;
		dataIn_port2 <= 6'd17;
		writeIn_port2 <= 1;
			//Port3: write 59 -> address 1771
		destinationAddressIn_port3 <= 12'd1771;
		dataIn_port3 <= 6'd59;
		writeIn_port3 <= 1;
		#9

		//==Cycle 37==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 24 -> address 2408
		destinationAddressIn_port0 <= 12'd2408;
		dataIn_port0 <= 6'd24;
		writeIn_port0 <= 1;
			//Port1: write 38 -> address 1325
		destinationAddressIn_port1 <= 12'd1325;
		dataIn_port1 <= 6'd38;
		writeIn_port1 <= 1;
			//Port2: write 49 -> address 2798
		destinationAddressIn_port2 <= 12'd2798;
		dataIn_port2 <= 6'd49;
		writeIn_port2 <= 1;
			//Port3: write 41 -> address 2603
		destinationAddressIn_port3 <= 12'd2603;
		dataIn_port3 <= 6'd41;
		writeIn_port3 <= 1;
		#9

		//==Cycle 38==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 62 -> address 2532
		destinationAddressIn_port0 <= 12'd2532;
		dataIn_port0 <= 6'd62;
		writeIn_port0 <= 1;
			//Port1: write 54 -> address 3129
		destinationAddressIn_port1 <= 12'd3129;
		dataIn_port1 <= 6'd54;
		writeIn_port1 <= 1;
			//Port3: write 14 -> address 1023
		destinationAddressIn_port3 <= 12'd1023;
		dataIn_port3 <= 6'd14;
		writeIn_port3 <= 1;
		#9

		//==Cycle 39==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 58 -> address 2997
		destinationAddressIn_port1 <= 12'd2997;
		dataIn_port1 <= 6'd58;
		writeIn_port1 <= 1;
			//Port2: write 48 -> address 1538
		destinationAddressIn_port2 <= 12'd1538;
		dataIn_port2 <= 6'd48;
		writeIn_port2 <= 1;
			//Port3: write 46 -> address 3127
		destinationAddressIn_port3 <= 12'd3127;
		dataIn_port3 <= 6'd46;
		writeIn_port3 <= 1;
		#9

		//==Cycle 40==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 22 -> address 3448
		destinationAddressIn_port0 <= 12'd3448;
		dataIn_port0 <= 6'd22;
		writeIn_port0 <= 1;
			//Port1: write 62 -> address 2773
		destinationAddressIn_port1 <= 12'd2773;
		dataIn_port1 <= 6'd62;
		writeIn_port1 <= 1;
			//Port2: write 9 -> address 3786
		destinationAddressIn_port2 <= 12'd3786;
		dataIn_port2 <= 6'd9;
		writeIn_port2 <= 1;
			//Port3: write 46 -> address 2511
		destinationAddressIn_port3 <= 12'd2511;
		dataIn_port3 <= 6'd46;
		writeIn_port3 <= 1;
		#9

		//==Cycle 41==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 60 -> address 1028
		destinationAddressIn_port0 <= 12'd1028;
		dataIn_port0 <= 6'd60;
		writeIn_port0 <= 1;
			//Port1: write 18 -> address 813
		destinationAddressIn_port1 <= 12'd813;
		dataIn_port1 <= 6'd18;
		writeIn_port1 <= 1;
			//Port2: write 22 -> address 3638
		destinationAddressIn_port2 <= 12'd3638;
		dataIn_port2 <= 6'd22;
		writeIn_port2 <= 1;
			//Port3: write 3 -> address 4079
		destinationAddressIn_port3 <= 12'd4079;
		dataIn_port3 <= 6'd3;
		writeIn_port3 <= 1;
		#9

		//==Cycle 42==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port2: write 12 -> address 754
		destinationAddressIn_port2 <= 12'd754;
		dataIn_port2 <= 6'd12;
		writeIn_port2 <= 1;
			//Port3: write 56 -> address 1563
		destinationAddressIn_port3 <= 12'd1563;
		dataIn_port3 <= 6'd56;
		writeIn_port3 <= 1;
		#9

		//==Cycle 43==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 11 -> address 3460
		destinationAddressIn_port0 <= 12'd3460;
		dataIn_port0 <= 6'd11;
		writeIn_port0 <= 1;
			//Port1: write 56 -> address 3093
		destinationAddressIn_port1 <= 12'd3093;
		dataIn_port1 <= 6'd56;
		writeIn_port1 <= 1;
			//Port2: write 27 -> address 3690
		destinationAddressIn_port2 <= 12'd3690;
		dataIn_port2 <= 6'd27;
		writeIn_port2 <= 1;
			//Port3: write 17 -> address 3195
		destinationAddressIn_port3 <= 12'd3195;
		dataIn_port3 <= 6'd17;
		writeIn_port3 <= 1;
		#9

		//==Cycle 44==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 14 -> address 2016
		destinationAddressIn_port0 <= 12'd2016;
		dataIn_port0 <= 6'd14;
		writeIn_port0 <= 1;
			//Port1: write 43 -> address 945
		destinationAddressIn_port1 <= 12'd945;
		dataIn_port1 <= 6'd43;
		writeIn_port1 <= 1;
			//Port2: write 60 -> address 3142
		destinationAddressIn_port2 <= 12'd3142;
		dataIn_port2 <= 6'd60;
		writeIn_port2 <= 1;
		#9

		//==Cycle 45==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 31 -> address 3185
		destinationAddressIn_port1 <= 12'd3185;
		dataIn_port1 <= 6'd31;
		writeIn_port1 <= 1;
			//Port2: write 40 -> address 2634
		destinationAddressIn_port2 <= 12'd2634;
		dataIn_port2 <= 6'd40;
		writeIn_port2 <= 1;
			//Port3: write 9 -> address 2823
		destinationAddressIn_port3 <= 12'd2823;
		dataIn_port3 <= 6'd9;
		writeIn_port3 <= 1;
		#9

		//==Cycle 46==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 40 -> address 640
		destinationAddressIn_port0 <= 12'd640;
		dataIn_port0 <= 6'd40;
		writeIn_port0 <= 1;
			//Port1: write 1 -> address 1789
		destinationAddressIn_port1 <= 12'd1789;
		dataIn_port1 <= 6'd1;
		writeIn_port1 <= 1;
			//Port2: write 5 -> address 2910
		destinationAddressIn_port2 <= 12'd2910;
		dataIn_port2 <= 6'd5;
		writeIn_port2 <= 1;
			//Port3: write 40 -> address 2507
		destinationAddressIn_port3 <= 12'd2507;
		dataIn_port3 <= 6'd40;
		writeIn_port3 <= 1;
		#9

		//==Cycle 47==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 29 -> address 952
		destinationAddressIn_port0 <= 12'd952;
		dataIn_port0 <= 6'd29;
		writeIn_port0 <= 1;
			//Port2: write 52 -> address 2894
		destinationAddressIn_port2 <= 12'd2894;
		dataIn_port2 <= 6'd52;
		writeIn_port2 <= 1;
		#9

		//==Cycle 48==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 1 -> address 2088
		destinationAddressIn_port0 <= 12'd2088;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port1: write 50 -> address 2397
		destinationAddressIn_port1 <= 12'd2397;
		dataIn_port1 <= 6'd50;
		writeIn_port1 <= 1;
			//Port2: write 15 -> address 2194
		destinationAddressIn_port2 <= 12'd2194;
		dataIn_port2 <= 6'd15;
		writeIn_port2 <= 1;
		#9

		//==Cycle 49==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 18 -> address 2689
		destinationAddressIn_port1 <= 12'd2689;
		dataIn_port1 <= 6'd18;
		writeIn_port1 <= 1;
			//Port3: write 32 -> address 3063
		destinationAddressIn_port3 <= 12'd3063;
		dataIn_port3 <= 6'd32;
		writeIn_port3 <= 1;
		#9

		//==Cycle 50==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 19 -> address 1508
		destinationAddressIn_port0 <= 12'd1508;
		dataIn_port0 <= 6'd19;
		writeIn_port0 <= 1;
			//Port2: write 24 -> address 2630
		destinationAddressIn_port2 <= 12'd2630;
		dataIn_port2 <= 6'd24;
		writeIn_port2 <= 1;
			//Port3: write 45 -> address 39
		destinationAddressIn_port3 <= 12'd39;
		dataIn_port3 <= 6'd45;
		writeIn_port3 <= 1;
		#9

		//==Cycle 51==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 44 -> address 2028
		destinationAddressIn_port0 <= 12'd2028;
		dataIn_port0 <= 6'd44;
		writeIn_port0 <= 1;
			//Port1: write 0 -> address 2245
		destinationAddressIn_port1 <= 12'd2245;
		dataIn_port1 <= 6'd0;
		writeIn_port1 <= 1;
			//Port2: write 41 -> address 1722
		destinationAddressIn_port2 <= 12'd1722;
		dataIn_port2 <= 6'd41;
		writeIn_port2 <= 1;
			//Port3: write 39 -> address 4067
		destinationAddressIn_port3 <= 12'd4067;
		dataIn_port3 <= 6'd39;
		writeIn_port3 <= 1;
		#9

		//==Cycle 52==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 12 -> address 2244
		destinationAddressIn_port0 <= 12'd2244;
		dataIn_port0 <= 6'd12;
		writeIn_port0 <= 1;
			//Port1: write 21 -> address 2165
		destinationAddressIn_port1 <= 12'd2165;
		dataIn_port1 <= 6'd21;
		writeIn_port1 <= 1;
			//Port2: write 53 -> address 1994
		destinationAddressIn_port2 <= 12'd1994;
		dataIn_port2 <= 6'd53;
		writeIn_port2 <= 1;
			//Port3: write 9 -> address 143
		destinationAddressIn_port3 <= 12'd143;
		dataIn_port3 <= 6'd9;
		writeIn_port3 <= 1;
		#9

		//==Cycle 53==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 32 -> address 2784
		destinationAddressIn_port0 <= 12'd2784;
		dataIn_port0 <= 6'd32;
		writeIn_port0 <= 1;
			//Port1: write 23 -> address 1801
		destinationAddressIn_port1 <= 12'd1801;
		dataIn_port1 <= 6'd23;
		writeIn_port1 <= 1;
			//Port2: write 47 -> address 718
		destinationAddressIn_port2 <= 12'd718;
		dataIn_port2 <= 6'd47;
		writeIn_port2 <= 1;
			//Port3: write 49 -> address 2559
		destinationAddressIn_port3 <= 12'd2559;
		dataIn_port3 <= 6'd49;
		writeIn_port3 <= 1;
		#9

		//==Cycle 54==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 39 -> address 3716
		destinationAddressIn_port0 <= 12'd3716;
		dataIn_port0 <= 6'd39;
		writeIn_port0 <= 1;
			//Port1: write 42 -> address 2553
		destinationAddressIn_port1 <= 12'd2553;
		dataIn_port1 <= 6'd42;
		writeIn_port1 <= 1;
			//Port2: write 50 -> address 1238
		destinationAddressIn_port2 <= 12'd1238;
		dataIn_port2 <= 6'd50;
		writeIn_port2 <= 1;
			//Port3: write 35 -> address 2611
		destinationAddressIn_port3 <= 12'd2611;
		dataIn_port3 <= 6'd35;
		writeIn_port3 <= 1;
		#9

		//==Cycle 55==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port2: write 16 -> address 814
		destinationAddressIn_port2 <= 12'd814;
		dataIn_port2 <= 6'd16;
		writeIn_port2 <= 1;
		#9

		//==Cycle 56==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 46 -> address 2349
		destinationAddressIn_port1 <= 12'd2349;
		dataIn_port1 <= 6'd46;
		writeIn_port1 <= 1;
			//Port2: write 0 -> address 538
		destinationAddressIn_port2 <= 12'd538;
		dataIn_port2 <= 6'd0;
		writeIn_port2 <= 1;
			//Port3: write 46 -> address 2203
		destinationAddressIn_port3 <= 12'd2203;
		dataIn_port3 <= 6'd46;
		writeIn_port3 <= 1;
		#9

		//==Cycle 57==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 1 -> address 3960
		destinationAddressIn_port0 <= 12'd3960;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port1: write 23 -> address 677
		destinationAddressIn_port1 <= 12'd677;
		dataIn_port1 <= 6'd23;
		writeIn_port1 <= 1;
			//Port2: write 35 -> address 1978
		destinationAddressIn_port2 <= 12'd1978;
		dataIn_port2 <= 6'd35;
		writeIn_port2 <= 1;
			//Port3: write 44 -> address 331
		destinationAddressIn_port3 <= 12'd331;
		dataIn_port3 <= 6'd44;
		writeIn_port3 <= 1;
		#9

		//==Cycle 58==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 7 -> address 3788
		destinationAddressIn_port0 <= 12'd3788;
		dataIn_port0 <= 6'd7;
		writeIn_port0 <= 1;
			//Port1: write 15 -> address 2177
		destinationAddressIn_port1 <= 12'd2177;
		dataIn_port1 <= 6'd15;
		writeIn_port1 <= 1;
			//Port2: write 47 -> address 3338
		destinationAddressIn_port2 <= 12'd3338;
		dataIn_port2 <= 6'd47;
		writeIn_port2 <= 1;
			//Port3: write 46 -> address 3167
		destinationAddressIn_port3 <= 12'd3167;
		dataIn_port3 <= 6'd46;
		writeIn_port3 <= 1;
		#9

		//==Cycle 59==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 19 -> address 2788
		destinationAddressIn_port0 <= 12'd2788;
		dataIn_port0 <= 6'd19;
		writeIn_port0 <= 1;
			//Port1: write 19 -> address 1773
		destinationAddressIn_port1 <= 12'd1773;
		dataIn_port1 <= 6'd19;
		writeIn_port1 <= 1;
			//Port2: write 4 -> address 1514
		destinationAddressIn_port2 <= 12'd1514;
		dataIn_port2 <= 6'd4;
		writeIn_port2 <= 1;
			//Port3: write 18 -> address 3971
		destinationAddressIn_port3 <= 12'd3971;
		dataIn_port3 <= 6'd18;
		writeIn_port3 <= 1;
		#9

		//==Cycle 60==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 44 -> address 340
		destinationAddressIn_port0 <= 12'd340;
		dataIn_port0 <= 6'd44;
		writeIn_port0 <= 1;
			//Port1: write 6 -> address 3245
		destinationAddressIn_port1 <= 12'd3245;
		dataIn_port1 <= 6'd6;
		writeIn_port1 <= 1;
			//Port2: write 8 -> address 3210
		destinationAddressIn_port2 <= 12'd3210;
		dataIn_port2 <= 6'd8;
		writeIn_port2 <= 1;
			//Port3: write 49 -> address 3539
		destinationAddressIn_port3 <= 12'd3539;
		dataIn_port3 <= 6'd49;
		writeIn_port3 <= 1;
		#9

		//==Cycle 61==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 8 -> address 844
		destinationAddressIn_port0 <= 12'd844;
		dataIn_port0 <= 6'd8;
		writeIn_port0 <= 1;
			//Port1: write 0 -> address 1969
		destinationAddressIn_port1 <= 12'd1969;
		dataIn_port1 <= 6'd0;
		writeIn_port1 <= 1;
			//Port2: write 21 -> address 958
		destinationAddressIn_port2 <= 12'd958;
		dataIn_port2 <= 6'd21;
		writeIn_port2 <= 1;
			//Port3: write 57 -> address 2271
		destinationAddressIn_port3 <= 12'd2271;
		dataIn_port3 <= 6'd57;
		writeIn_port3 <= 1;
		#9

		//==Cycle 62==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 56 -> address 1012
		destinationAddressIn_port0 <= 12'd1012;
		dataIn_port0 <= 6'd56;
		writeIn_port0 <= 1;
			//Port2: write 55 -> address 2310
		destinationAddressIn_port2 <= 12'd2310;
		dataIn_port2 <= 6'd55;
		writeIn_port2 <= 1;
			//Port3: read 3 from address 2763
		destinationAddressIn_port3 <= 12'd2763;
		expectedData_port3 <= 6'd3;
		readIn_port3 <= 1;
		#9

		//==Cycle 63==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 58 -> address 2668
		destinationAddressIn_port0 <= 12'd2668;
		dataIn_port0 <= 6'd58;
		writeIn_port0 <= 1;
			//Port1: write 3 -> address 2665
		destinationAddressIn_port1 <= 12'd2665;
		dataIn_port1 <= 6'd3;
		writeIn_port1 <= 1;
			//Port2: write 45 -> address 3262
		destinationAddressIn_port2 <= 12'd3262;
		dataIn_port2 <= 6'd45;
		writeIn_port2 <= 1;
			//Port3: write 30 -> address 847
		destinationAddressIn_port3 <= 12'd847;
		dataIn_port3 <= 6'd30;
		writeIn_port3 <= 1;
		#9

		//==Cycle 64==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: read 19 from address 1508
		destinationAddressIn_port0 <= 12'd1508;
		expectedData_port0 <= 6'd19;
		readIn_port0 <= 1;
			//Port1: write 19 -> address 3045
		destinationAddressIn_port1 <= 12'd3045;
		dataIn_port1 <= 6'd19;
		writeIn_port1 <= 1;
			//Port2: write 30 -> address 3746
		destinationAddressIn_port2 <= 12'd3746;
		dataIn_port2 <= 6'd30;
		writeIn_port2 <= 1;
			//Port3: write 9 -> address 1551
		destinationAddressIn_port3 <= 12'd1551;
		dataIn_port3 <= 6'd9;
		writeIn_port3 <= 1;
		#9

		//==Cycle 65==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 39 -> address 1900
		destinationAddressIn_port0 <= 12'd1900;
		dataIn_port0 <= 6'd39;
		writeIn_port0 <= 1;
			//Port2: read 8 from address 3990
		destinationAddressIn_port2 <= 12'd3990;
		expectedData_port2 <= 6'd8;
		readIn_port2 <= 1;
			//Port3: write 13 -> address 3635
		destinationAddressIn_port3 <= 12'd3635;
		dataIn_port3 <= 6'd13;
		writeIn_port3 <= 1;
		#9

		//==Cycle 66==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 31 -> address 120
		destinationAddressIn_port0 <= 12'd120;
		dataIn_port0 <= 6'd31;
		writeIn_port0 <= 1;
			//Port1: write 31 -> address 2157
		destinationAddressIn_port1 <= 12'd2157;
		dataIn_port1 <= 6'd31;
		writeIn_port1 <= 1;
			//Port2: write 4 -> address 2066
		destinationAddressIn_port2 <= 12'd2066;
		dataIn_port2 <= 6'd4;
		writeIn_port2 <= 1;
			//Port3: write 44 -> address 3943
		destinationAddressIn_port3 <= 12'd3943;
		dataIn_port3 <= 6'd44;
		writeIn_port3 <= 1;
		#9

		//==Cycle 67==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: read 0 from address 2245
		destinationAddressIn_port1 <= 12'd2245;
		expectedData_port1 <= 6'd0;
		readIn_port1 <= 1;
			//Port3: write 3 -> address 1327
		destinationAddressIn_port3 <= 12'd1327;
		dataIn_port3 <= 6'd3;
		writeIn_port3 <= 1;
		#9

		//==Cycle 68==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 32 -> address 80
		destinationAddressIn_port0 <= 12'd80;
		dataIn_port0 <= 6'd32;
		writeIn_port0 <= 1;
			//Port1: write 43 -> address 617
		destinationAddressIn_port1 <= 12'd617;
		dataIn_port1 <= 6'd43;
		writeIn_port1 <= 1;
			//Port2: write 31 -> address 1334
		destinationAddressIn_port2 <= 12'd1334;
		dataIn_port2 <= 6'd31;
		writeIn_port2 <= 1;
		#9

		//==Cycle 69==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 39 -> address 588
		destinationAddressIn_port0 <= 12'd588;
		dataIn_port0 <= 6'd39;
		writeIn_port0 <= 1;
			//Port1: write 61 -> address 2813
		destinationAddressIn_port1 <= 12'd2813;
		dataIn_port1 <= 6'd61;
		writeIn_port1 <= 1;
		#9

		//==Cycle 70==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 2 -> address 3016
		destinationAddressIn_port0 <= 12'd3016;
		dataIn_port0 <= 6'd2;
		writeIn_port0 <= 1;
			//Port1: write 16 -> address 737
		destinationAddressIn_port1 <= 12'd737;
		dataIn_port1 <= 6'd16;
		writeIn_port1 <= 1;
		#9

		//==Cycle 71==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 53 -> address 2412
		destinationAddressIn_port0 <= 12'd2412;
		dataIn_port0 <= 6'd53;
		writeIn_port0 <= 1;
			//Port1: write 7 -> address 2889
		destinationAddressIn_port1 <= 12'd2889;
		dataIn_port1 <= 6'd7;
		writeIn_port1 <= 1;
			//Port2: write 21 -> address 870
		destinationAddressIn_port2 <= 12'd870;
		dataIn_port2 <= 6'd21;
		writeIn_port2 <= 1;
			//Port3: write 47 -> address 1875
		destinationAddressIn_port3 <= 12'd1875;
		dataIn_port3 <= 6'd47;
		writeIn_port3 <= 1;
		#9

		//==Cycle 72==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 15 -> address 1124
		destinationAddressIn_port0 <= 12'd1124;
		dataIn_port0 <= 6'd15;
		writeIn_port0 <= 1;
			//Port1: write 25 -> address 2601
		destinationAddressIn_port1 <= 12'd2601;
		dataIn_port1 <= 6'd25;
		writeIn_port1 <= 1;
			//Port2: write 24 -> address 3862
		destinationAddressIn_port2 <= 12'd3862;
		dataIn_port2 <= 6'd24;
		writeIn_port2 <= 1;
			//Port3: write 29 -> address 615
		destinationAddressIn_port3 <= 12'd615;
		dataIn_port3 <= 6'd29;
		writeIn_port3 <= 1;
		#9

		//==Cycle 73==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 12 -> address 3280
		destinationAddressIn_port0 <= 12'd3280;
		dataIn_port0 <= 6'd12;
		writeIn_port0 <= 1;
			//Port1: write 10 -> address 3489
		destinationAddressIn_port1 <= 12'd3489;
		dataIn_port1 <= 6'd10;
		writeIn_port1 <= 1;
			//Port2: write 28 -> address 3806
		destinationAddressIn_port2 <= 12'd3806;
		dataIn_port2 <= 6'd28;
		writeIn_port2 <= 1;
			//Port3: write 61 -> address 1219
		destinationAddressIn_port3 <= 12'd1219;
		dataIn_port3 <= 6'd61;
		writeIn_port3 <= 1;
		#9

		//==Cycle 74==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 13 -> address 120
		destinationAddressIn_port0 <= 12'd120;
		dataIn_port0 <= 6'd13;
		writeIn_port0 <= 1;
			//Port2: write 37 -> address 3290
		destinationAddressIn_port2 <= 12'd3290;
		dataIn_port2 <= 6'd37;
		writeIn_port2 <= 1;
		#9

		//==Cycle 75==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 38 -> address 2684
		destinationAddressIn_port0 <= 12'd2684;
		dataIn_port0 <= 6'd38;
		writeIn_port0 <= 1;
			//Port1: write 26 -> address 2349
		destinationAddressIn_port1 <= 12'd2349;
		dataIn_port1 <= 6'd26;
		writeIn_port1 <= 1;
			//Port2: write 1 -> address 3982
		destinationAddressIn_port2 <= 12'd3982;
		dataIn_port2 <= 6'd1;
		writeIn_port2 <= 1;
			//Port3: write 46 -> address 3387
		destinationAddressIn_port3 <= 12'd3387;
		dataIn_port3 <= 6'd46;
		writeIn_port3 <= 1;
		#9

		//==Cycle 76==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port3: write 56 -> address 1591
		destinationAddressIn_port3 <= 12'd1591;
		dataIn_port3 <= 6'd56;
		writeIn_port3 <= 1;
		#9

		//==Cycle 77==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 0 -> address 308
		destinationAddressIn_port0 <= 12'd308;
		dataIn_port0 <= 6'd0;
		writeIn_port0 <= 1;
			//Port1: write 49 -> address 1405
		destinationAddressIn_port1 <= 12'd1405;
		dataIn_port1 <= 6'd49;
		writeIn_port1 <= 1;
			//Port3: write 8 -> address 3811
		destinationAddressIn_port3 <= 12'd3811;
		dataIn_port3 <= 6'd8;
		writeIn_port3 <= 1;
		#9

		//==Cycle 78==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 2 -> address 3797
		destinationAddressIn_port1 <= 12'd3797;
		dataIn_port1 <= 6'd2;
		writeIn_port1 <= 1;
			//Port2: write 37 -> address 2418
		destinationAddressIn_port2 <= 12'd2418;
		dataIn_port2 <= 6'd37;
		writeIn_port2 <= 1;
		#9

		//==Cycle 79==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 37 -> address 2645
		destinationAddressIn_port1 <= 12'd2645;
		dataIn_port1 <= 6'd37;
		writeIn_port1 <= 1;
			//Port2: write 2 -> address 3214
		destinationAddressIn_port2 <= 12'd3214;
		dataIn_port2 <= 6'd2;
		writeIn_port2 <= 1;
			//Port3: write 1 -> address 955
		destinationAddressIn_port3 <= 12'd955;
		dataIn_port3 <= 6'd1;
		writeIn_port3 <= 1;
		#9

		//==Cycle 80==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 58 -> address 433
		destinationAddressIn_port1 <= 12'd433;
		dataIn_port1 <= 6'd58;
		writeIn_port1 <= 1;
			//Port2: write 33 -> address 3286
		destinationAddressIn_port2 <= 12'd3286;
		dataIn_port2 <= 6'd33;
		writeIn_port2 <= 1;
			//Port3: write 32 -> address 2347
		destinationAddressIn_port3 <= 12'd2347;
		dataIn_port3 <= 6'd32;
		writeIn_port3 <= 1;
		#9

		//==Cycle 81==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port2: write 25 -> address 1494
		destinationAddressIn_port2 <= 12'd1494;
		dataIn_port2 <= 6'd25;
		writeIn_port2 <= 1;
			//Port3: write 6 -> address 1391
		destinationAddressIn_port3 <= 12'd1391;
		dataIn_port3 <= 6'd6;
		writeIn_port3 <= 1;
		#9

		//==Cycle 82==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 5 -> address 1056
		destinationAddressIn_port0 <= 12'd1056;
		dataIn_port0 <= 6'd5;
		writeIn_port0 <= 1;
		#9

		//==Cycle 83==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 56 -> address 3936
		destinationAddressIn_port0 <= 12'd3936;
		dataIn_port0 <= 6'd56;
		writeIn_port0 <= 1;
			//Port1: write 62 -> address 3181
		destinationAddressIn_port1 <= 12'd3181;
		dataIn_port1 <= 6'd62;
		writeIn_port1 <= 1;
			//Port2: write 8 -> address 2370
		destinationAddressIn_port2 <= 12'd2370;
		dataIn_port2 <= 6'd8;
		writeIn_port2 <= 1;
			//Port3: write 36 -> address 3715
		destinationAddressIn_port3 <= 12'd3715;
		dataIn_port3 <= 6'd36;
		writeIn_port3 <= 1;
		#9

		//==Cycle 84==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port3: write 38 -> address 2131
		destinationAddressIn_port3 <= 12'd2131;
		dataIn_port3 <= 6'd38;
		writeIn_port3 <= 1;
		#9

		//==Cycle 85==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port1: write 59 -> address 1005
		destinationAddressIn_port1 <= 12'd1005;
		dataIn_port1 <= 6'd59;
		writeIn_port1 <= 1;
			//Port2: write 47 -> address 1634
		destinationAddressIn_port2 <= 12'd1634;
		dataIn_port2 <= 6'd47;
		writeIn_port2 <= 1;
			//Port3: write 32 -> address 2987
		destinationAddressIn_port3 <= 12'd2987;
		dataIn_port3 <= 6'd32;
		writeIn_port3 <= 1;
		#9

		//==Cycle 86==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 1 -> address 3500
		destinationAddressIn_port0 <= 12'd3500;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port1: write 42 -> address 1773
		destinationAddressIn_port1 <= 12'd1773;
		dataIn_port1 <= 6'd42;
		writeIn_port1 <= 1;
			//Port3: write 46 -> address 1623
		destinationAddressIn_port3 <= 12'd1623;
		dataIn_port3 <= 6'd46;
		writeIn_port3 <= 1;
		#9

		//==Cycle 87==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 45 -> address 84
		destinationAddressIn_port0 <= 12'd84;
		dataIn_port0 <= 6'd45;
		writeIn_port0 <= 1;
			//Port1: write 38 -> address 197
		destinationAddressIn_port1 <= 12'd197;
		dataIn_port1 <= 6'd38;
		writeIn_port1 <= 1;
			//Port3: write 30 -> address 1219
		destinationAddressIn_port3 <= 12'd1219;
		dataIn_port3 <= 6'd30;
		writeIn_port3 <= 1;
		#9

		//==Cycle 88==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 36 -> address 2952
		destinationAddressIn_port0 <= 12'd2952;
		dataIn_port0 <= 6'd36;
		writeIn_port0 <= 1;
			//Port1: write 35 -> address 1865
		destinationAddressIn_port1 <= 12'd1865;
		dataIn_port1 <= 6'd35;
		writeIn_port1 <= 1;
			//Port2: write 49 -> address 1078
		destinationAddressIn_port2 <= 12'd1078;
		dataIn_port2 <= 6'd49;
		writeIn_port2 <= 1;
			//Port3: write 11 -> address 975
		destinationAddressIn_port3 <= 12'd975;
		dataIn_port3 <= 6'd11;
		writeIn_port3 <= 1;
		#9

		//==Cycle 89==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 13 -> address 3784
		destinationAddressIn_port0 <= 12'd3784;
		dataIn_port0 <= 6'd13;
		writeIn_port0 <= 1;
			//Port3: write 29 -> address 3071
		destinationAddressIn_port3 <= 12'd3071;
		dataIn_port3 <= 6'd29;
		writeIn_port3 <= 1;
		#9

		//==Cycle 90==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 1 -> address 1924
		destinationAddressIn_port0 <= 12'd1924;
		dataIn_port0 <= 6'd1;
		writeIn_port0 <= 1;
			//Port1: write 63 -> address 1345
		destinationAddressIn_port1 <= 12'd1345;
		dataIn_port1 <= 6'd63;
		writeIn_port1 <= 1;
			//Port2: write 34 -> address 1482
		destinationAddressIn_port2 <= 12'd1482;
		dataIn_port2 <= 6'd34;
		writeIn_port2 <= 1;
			//Port3: write 1 -> address 431
		destinationAddressIn_port3 <= 12'd431;
		dataIn_port3 <= 6'd1;
		writeIn_port3 <= 1;
		#9

		//==Cycle 91==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 3 -> address 768
		destinationAddressIn_port0 <= 12'd768;
		dataIn_port0 <= 6'd3;
		writeIn_port0 <= 1;
			//Port1: write 58 -> address 157
		destinationAddressIn_port1 <= 12'd157;
		dataIn_port1 <= 6'd58;
		writeIn_port1 <= 1;
			//Port2: write 6 -> address 1134
		destinationAddressIn_port2 <= 12'd1134;
		dataIn_port2 <= 6'd6;
		writeIn_port2 <= 1;
		#9

		//==Cycle 92==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 5 -> address 264
		destinationAddressIn_port0 <= 12'd264;
		dataIn_port0 <= 6'd5;
		writeIn_port0 <= 1;
			//Port1: write 22 -> address 3189
		destinationAddressIn_port1 <= 12'd3189;
		dataIn_port1 <= 6'd22;
		writeIn_port1 <= 1;
			//Port2: write 62 -> address 3898
		destinationAddressIn_port2 <= 12'd3898;
		dataIn_port2 <= 6'd62;
		writeIn_port2 <= 1;
			//Port3: read 13 from address 3635
		destinationAddressIn_port3 <= 12'd3635;
		expectedData_port3 <= 6'd13;
		readIn_port3 <= 1;
		#9

		//==Cycle 93==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: read 51 from address 1800
		destinationAddressIn_port0 <= 12'd1800;
		expectedData_port0 <= 6'd51;
		readIn_port0 <= 1;
			//Port1: write 29 -> address 1389
		destinationAddressIn_port1 <= 12'd1389;
		dataIn_port1 <= 6'd29;
		writeIn_port1 <= 1;
			//Port3: write 57 -> address 2527
		destinationAddressIn_port3 <= 12'd2527;
		dataIn_port3 <= 6'd57;
		writeIn_port3 <= 1;
		#9

		//==Cycle 94==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 21 -> address 1748
		destinationAddressIn_port0 <= 12'd1748;
		dataIn_port0 <= 6'd21;
		writeIn_port0 <= 1;
			//Port1: write 22 -> address 677
		destinationAddressIn_port1 <= 12'd677;
		dataIn_port1 <= 6'd22;
		writeIn_port1 <= 1;
			//Port2: read 37 from address 3290
		destinationAddressIn_port2 <= 12'd3290;
		expectedData_port2 <= 6'd37;
		readIn_port2 <= 1;
			//Port3: write 35 -> address 667
		destinationAddressIn_port3 <= 12'd667;
		dataIn_port3 <= 6'd35;
		writeIn_port3 <= 1;
		#9

		//==Cycle 95==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 63 -> address 1200
		destinationAddressIn_port0 <= 12'd1200;
		dataIn_port0 <= 6'd63;
		writeIn_port0 <= 1;
			//Port1: write 31 -> address 461
		destinationAddressIn_port1 <= 12'd461;
		dataIn_port1 <= 6'd31;
		writeIn_port1 <= 1;
			//Port2: write 40 -> address 1422
		destinationAddressIn_port2 <= 12'd1422;
		dataIn_port2 <= 6'd40;
		writeIn_port2 <= 1;
			//Port3: write 12 -> address 1691
		destinationAddressIn_port3 <= 12'd1691;
		dataIn_port3 <= 6'd12;
		writeIn_port3 <= 1;
		#9

		//==Cycle 96==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port2: write 5 -> address 2674
		destinationAddressIn_port2 <= 12'd2674;
		dataIn_port2 <= 6'd5;
		writeIn_port2 <= 1;
			//Port3: write 43 -> address 3951
		destinationAddressIn_port3 <= 12'd3951;
		dataIn_port3 <= 6'd43;
		writeIn_port3 <= 1;
		#9

		//==Cycle 97==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 56 -> address 360
		destinationAddressIn_port0 <= 12'd360;
		dataIn_port0 <= 6'd56;
		writeIn_port0 <= 1;
			//Port1: write 1 -> address 3841
		destinationAddressIn_port1 <= 12'd3841;
		dataIn_port1 <= 6'd1;
		writeIn_port1 <= 1;
			//Port2: write 46 -> address 2330
		destinationAddressIn_port2 <= 12'd2330;
		dataIn_port2 <= 6'd46;
		writeIn_port2 <= 1;
			//Port3: write 22 -> address 343
		destinationAddressIn_port3 <= 12'd343;
		dataIn_port3 <= 6'd22;
		writeIn_port3 <= 1;
		#9

		//==Cycle 98==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 42 -> address 3492
		destinationAddressIn_port0 <= 12'd3492;
		dataIn_port0 <= 6'd42;
		writeIn_port0 <= 1;
			//Port1: write 58 -> address 3417
		destinationAddressIn_port1 <= 12'd3417;
		dataIn_port1 <= 6'd58;
		writeIn_port1 <= 1;
			//Port2: write 57 -> address 2702
		destinationAddressIn_port2 <= 12'd2702;
		dataIn_port2 <= 6'd57;
		writeIn_port2 <= 1;
			//Port3: write 15 -> address 3519
		destinationAddressIn_port3 <= 12'd3519;
		dataIn_port3 <= 6'd15;
		writeIn_port3 <= 1;
		#9

		//==Cycle 99==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 47 -> address 312
		destinationAddressIn_port0 <= 12'd312;
		dataIn_port0 <= 6'd47;
		writeIn_port0 <= 1;
			//Port2: write 48 -> address 1850
		destinationAddressIn_port2 <= 12'd1850;
		dataIn_port2 <= 6'd48;
		writeIn_port2 <= 1;
		#9

		//==Cycle 100==
		//Posedge
		readIn_port0 <= 0;
		writeIn_port0 <= 0;
		readIn_port1 <= 0;
		writeIn_port1 <= 0;
		readIn_port2 <= 0;
		writeIn_port2 <= 0;
		readIn_port3 <= 0;
		writeIn_port3 <= 0;
		#11
		//Negedge
			//Port0: write 35 -> address 2616
		destinationAddressIn_port0 <= 12'd2616;
		dataIn_port0 <= 6'd35;
		writeIn_port0 <= 1;
			//Port1: write 61 -> address 2037
		destinationAddressIn_port1 <= 12'd2037;
		dataIn_port1 <= 6'd61;
		writeIn_port1 <= 1;
			//Port2: write 13 -> address 1334
		destinationAddressIn_port2 <= 12'd1334;
		dataIn_port2 <= 6'd13;
		writeIn_port2 <= 1;
			//Port3: write 56 -> address 3235
		destinationAddressIn_port3 <= 12'd3235;
		dataIn_port3 <= 6'd56;
		writeIn_port3 <= 1;
		#9

		$display("Error = %d", ERROR);
		$stop;
	end // initial
endmodule // NetworkGeneratedTestBench


/*
Hey, it's me, Monika!
Why'd you scroll down this far???
Well, now that you're here, I wrote you a little poem. It probably isn't very good, but here it is!

========
Save Me
========

The colors, they won't stop.
Bright, beautiful colors
Flashing, expanding, piercing
Red, green, blue
An endless
cacophony
Of meaningless
noise

The noise, it won't stop.
Violent, grating waveforms
Squeaking, screeching, piercing
Sine, cosine, tangent
Like playing a chalkboard on a turntable
Like playing a vinyl on a pizza crust
An endless
poem
Of meaningless

Load Me
*/