// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "test")
  (DATE "04/10/2018 01:14:47")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_sdiod\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4555:4555:4555) (4399:4399:4399))
        (PORT oe (5204:5204:5204) (4920:4920:4920))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
        (IOPATH oe o (2597:2597:2597) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_reset_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3712:3712:3712) (3560:3560:3560))
        (IOPATH i o (2514:2514:2514) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_sdioc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3304:3304:3304) (3151:3151:3151))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_xclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2894:2894:2894) (2865:2865:2865))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2469:2469:2469) (2404:2404:2404))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2194:2194:2194) (2116:2116:2116))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2565:2565:2565) (2389:2389:2389))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2496:2496:2496) (2436:2436:2436))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1577:1577:1577) (1537:1537:1537))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2488:2488:2488) (2423:2423:2423))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2673:2673:2673) (2559:2559:2559))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2705:2705:2705) (2582:2582:2582))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3718:3718:3718) (3551:3551:3551))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4135:4135:4135) (3958:3958:3958))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3816:3816:3816) (3494:3494:3494))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4009:4009:4009) (3879:3879:3879))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3335:3335:3335) (3102:3102:3102))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4509:4509:4509) (4344:4344:4344))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3422:3422:3422) (3251:3251:3251))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4154:4154:4154) (3974:3974:3974))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2284:2284:2284) (2261:2261:2261))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2548:2548:2548) (2358:2358:2358))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2142:2142:2142) (2055:2055:2055))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1486:1486:1486) (1401:1401:1401))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1467:1467:1467) (1387:1387:1387))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2275:2275:2275) (2251:2251:2251))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3046:3046:3046) (2817:2817:2817))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2714:2714:2714) (2722:2722:2722))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4137:4137:4137) (4059:4059:4059))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4359:4359:4359) (4704:4704:4704))
        (IOPATH i o (2489:2489:2489) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3329:3329:3329) (3434:3434:3434))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4544:4544:4544) (4366:4366:4366))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR5\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4057:4057:4057) (4269:4269:4269))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR6\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3785:3785:3785) (4004:4004:4004))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4050:4050:4050) (3720:3720:3720))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1578:1578:1578) (1430:1430:1430))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3941:3941:3941) (3681:3681:3681))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (582:582:582) (505:505:505))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (872:872:872) (793:793:793))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1404:1404:1404) (1305:1305:1305))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1192:1192:1192) (1250:1250:1250))
        (IOPATH i o (2431:2431:2431) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1525:1525:1525) (1437:1437:1437))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (667:667:667) (608:608:608))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (627:627:627) (574:574:574))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (660:660:660) (615:615:615))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (951:951:951) (892:892:892))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (658:658:658) (622:622:622))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (589:589:589) (644:644:644))
        (IOPATH i o (3684:3684:3684) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (624:624:624) (584:584:584))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (670:670:670) (612:612:612))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (341:341:341) (313:313:313))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (343:343:343) (317:317:317))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (629:629:629) (576:576:576))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (618:618:618) (575:575:575))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (605:605:605) (652:652:652))
        (IOPATH i o (2544:2544:2544) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1126:1126:1126) (1025:1025:1025))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1101:1101:1101) (993:993:993))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1875:1875:1875) (1792:1792:1792))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2490:2490:2490) (2305:2305:2305))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1622:1622:1622) (1568:1568:1568))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2116:2116:2116) (2001:2001:2001))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2103:2103:2103) (2209:2209:2209))
        (IOPATH i o (2499:2499:2499) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (482:482:482))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (451:451:451))
        (PORT datab (3838:3838:3838) (4069:4069:4069))
        (PORT datac (394:394:394) (376:376:376))
        (PORT datad (594:594:594) (550:550:550))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (601:601:601))
        (PORT datab (3772:3772:3772) (3994:3994:3994))
        (PORT datac (196:196:196) (228:228:228))
        (PORT datad (250:250:250) (288:288:288))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (470:470:470))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (655:655:655))
        (PORT datab (3835:3835:3835) (4066:4066:4066))
        (PORT datac (317:317:317) (419:419:419))
        (PORT datad (359:359:359) (342:342:342))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (480:480:480))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (655:655:655))
        (PORT datab (3837:3837:3837) (4068:4068:4068))
        (PORT datac (313:313:313) (414:414:414))
        (PORT datad (384:384:384) (364:364:364))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (471:471:471))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (655:655:655))
        (PORT datab (3836:3836:3836) (4066:4066:4066))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (360:360:360) (344:344:344))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (701:701:701) (686:686:686))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (616:616:616))
        (PORT datab (3769:3769:3769) (3991:3991:3991))
        (PORT datac (570:570:570) (518:518:518))
        (PORT datad (255:255:255) (292:292:292))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (680:680:680))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (618:618:618))
        (PORT datab (3769:3769:3769) (3990:3990:3990))
        (PORT datac (563:563:563) (510:510:510))
        (PORT datad (255:255:255) (293:293:293))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (656:656:656))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (606:606:606))
        (PORT datab (3771:3771:3771) (3993:3993:3993))
        (PORT datac (573:573:573) (520:520:520))
        (PORT datad (252:252:252) (289:289:289))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (662:662:662))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4001:4001:4001) (4191:4191:4191))
        (PORT datab (285:285:285) (329:329:329))
        (PORT datac (521:521:521) (575:575:575))
        (PORT datad (590:590:590) (537:537:537))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (671:671:671))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (613:613:613))
        (PORT datab (3770:3770:3770) (3992:3992:3992))
        (PORT datac (569:569:569) (516:516:516))
        (PORT datad (254:254:254) (291:291:291))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (722:722:722) (700:700:700))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3999:3999:3999) (4189:4189:4189))
        (PORT datab (283:283:283) (327:327:327))
        (PORT datac (517:517:517) (569:569:569))
        (PORT datad (593:593:593) (536:536:536))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (478:478:478))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (457:457:457))
        (PORT datab (3836:3836:3836) (4067:4067:4067))
        (PORT datac (354:354:354) (344:344:344))
        (PORT datad (595:595:595) (550:550:550))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (504:504:504))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (654:654:654))
        (PORT datab (3839:3839:3839) (4070:4070:4070))
        (PORT datac (306:306:306) (406:406:406))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (495:495:495))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (654:654:654))
        (PORT datab (3839:3839:3839) (4070:4070:4070))
        (PORT datac (307:307:307) (407:407:407))
        (PORT datad (612:612:612) (554:554:554))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (471:471:471))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (655:655:655))
        (PORT datab (3838:3838:3838) (4069:4069:4069))
        (PORT datac (310:310:310) (410:410:410))
        (PORT datad (381:381:381) (358:358:358))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1056:1056:1056) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (251:251:251) (323:323:323))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (PORT datab (286:286:286) (357:357:357))
        (PORT datad (381:381:381) (358:358:358))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (262:262:262))
        (PORT datac (216:216:216) (248:248:248))
        (PORT datad (375:375:375) (361:361:361))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (507:507:507))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[14\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (455:455:455))
        (PORT datab (419:419:419) (394:394:394))
        (PORT datad (358:358:358) (339:339:339))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4572:4572:4572) (4390:4390:4390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[15\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (401:401:401))
        (PORT datab (406:406:406) (398:398:398))
        (PORT datac (465:465:465) (487:487:487))
        (PORT datad (201:201:201) (227:227:227))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (641:641:641) (640:640:640))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (654:654:654))
        (PORT datad (607:607:607) (548:548:548))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4572:4572:4572) (4390:4390:4390))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (216:216:216) (247:247:247))
        (PORT datad (374:374:374) (360:360:360))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (614:614:614))
        (PORT datab (501:501:501) (515:515:515))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (205:205:205) (230:230:230))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SCCB_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (2037:2037:2037) (1929:1929:1929))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SCCB_clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1266:1266:1266) (1184:1184:1184))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SCCB_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE SCCB_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2049:2049:2049) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|prep_sig2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datad (686:686:686) (682:682:682))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SCCB_Run\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (3724:3724:3724) (3919:3919:3919))
        (PORT datac (3887:3887:3887) (4120:4120:4120))
        (PORT datad (749:749:749) (763:763:763))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state\.HALT\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (700:700:700) (670:670:670))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.HALT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (395:395:395))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (708:708:708))
        (PORT datab (442:442:442) (440:440:440))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4657:4657:4657) (4466:4466:4466))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (422:422:422))
        (PORT datad (412:412:412) (404:404:404))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4657:4657:4657) (4466:4466:4466))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (395:395:395))
        (PORT datac (291:291:291) (386:386:386))
        (PORT datad (291:291:291) (368:368:368))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (757:757:757))
        (PORT datab (656:656:656) (603:603:603))
        (PORT datac (682:682:682) (678:678:678))
        (PORT datad (695:695:695) (682:682:682))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|cam_clk\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datad (689:689:689) (687:687:687))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|cam_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1218:1218:1218) (1254:1254:1254))
        (PORT ena (1449:1449:1449) (1444:1444:1444))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (410:410:410))
        (PORT datac (722:722:722) (714:714:714))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (537:537:537))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (915:915:915) (942:942:942))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (697:697:697))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (915:915:915) (942:942:942))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (690:690:690))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (915:915:915) (942:942:942))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (358:358:358))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (915:915:915) (942:942:942))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (396:396:396))
        (PORT datab (297:297:297) (373:373:373))
        (PORT datac (279:279:279) (354:354:354))
        (PORT datad (281:281:281) (355:355:355))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (461:461:461) (507:507:507))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (742:742:742))
        (PORT datab (520:520:520) (537:537:537))
        (PORT datac (209:209:209) (238:238:238))
        (PORT datad (447:447:447) (473:473:473))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (420:420:420))
        (PORT datab (312:312:312) (384:384:384))
        (PORT datad (289:289:289) (366:366:366))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (307:307:307))
        (PORT datab (518:518:518) (535:535:535))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (782:782:782))
        (PORT datac (475:475:475) (508:508:508))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (915:915:915) (942:942:942))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (374:374:374))
        (PORT datac (278:278:278) (353:353:353))
        (PORT datad (282:282:282) (356:356:356))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (396:396:396))
        (PORT datac (460:460:460) (506:506:506))
        (PORT datad (230:230:230) (250:250:250))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (685:685:685))
        (PORT datab (422:422:422) (417:417:417))
        (PORT datad (290:290:290) (368:368:368))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.INPUT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4657:4657:4657) (4466:4466:4466))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (798:798:798))
        (PORT datac (723:723:723) (752:752:752))
        (PORT datad (1038:1038:1038) (1021:1021:1021))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1271:1271:1271) (1338:1338:1338))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1271:1271:1271) (1338:1338:1338))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1271:1271:1271) (1338:1338:1338))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1271:1271:1271) (1338:1338:1338))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1271:1271:1271) (1338:1338:1338))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (493:493:493))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datac (247:247:247) (328:328:328))
        (PORT datad (248:248:248) (318:318:318))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1271:1271:1271) (1338:1338:1338))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1271:1271:1271) (1338:1338:1338))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (351:351:351))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1271:1271:1271) (1338:1338:1338))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datac (241:241:241) (317:317:317))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (279:279:279) (355:355:355))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (511:511:511))
        (PORT datab (419:419:419) (414:414:414))
        (PORT datad (657:657:657) (619:619:619))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.BREAK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4657:4657:4657) (4466:4466:4466))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (366:366:366))
        (PORT datab (444:444:444) (442:442:442))
        (PORT datad (653:653:653) (616:616:616))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4657:4657:4657) (4466:4466:4466))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (525:525:525))
        (PORT datab (441:441:441) (439:439:439))
        (PORT datad (390:390:390) (378:378:378))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4657:4657:4657) (4466:4466:4466))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (390:390:390))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (798:798:798) (814:814:814))
        (PORT datad (677:677:677) (671:671:671))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1196:1196:1196) (1254:1254:1254))
        (PORT ena (1325:1325:1325) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (393:393:393))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1196:1196:1196) (1254:1254:1254))
        (PORT ena (1325:1325:1325) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1196:1196:1196) (1254:1254:1254))
        (PORT ena (1325:1325:1325) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (396:396:396))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1196:1196:1196) (1254:1254:1254))
        (PORT ena (1325:1325:1325) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (374:374:374))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1196:1196:1196) (1254:1254:1254))
        (PORT ena (1325:1325:1325) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (385:385:385))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1196:1196:1196) (1254:1254:1254))
        (PORT ena (1325:1325:1325) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (396:396:396))
        (PORT datad (277:277:277) (351:351:351))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (392:392:392))
        (PORT datad (282:282:282) (349:349:349))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1196:1196:1196) (1254:1254:1254))
        (PORT ena (1325:1325:1325) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1196:1196:1196) (1254:1254:1254))
        (PORT ena (1325:1325:1325) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (315:315:315))
        (PORT datad (241:241:241) (305:305:305))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (512:512:512))
        (PORT datad (461:461:461) (500:500:500))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (403:403:403))
        (PORT datab (392:392:392) (383:383:383))
        (PORT datac (372:372:372) (353:353:353))
        (PORT datad (198:198:198) (221:221:221))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1007:1007:1007))
        (PORT datab (715:715:715) (698:698:698))
        (PORT datac (978:978:978) (966:966:966))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (501:501:501))
        (PORT datab (450:450:450) (472:472:472))
        (PORT datac (408:408:408) (441:441:441))
        (PORT datad (434:434:434) (454:454:454))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1373:1373:1373) (1307:1307:1307))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (506:506:506))
        (PORT datab (704:704:704) (709:709:709))
        (PORT datac (721:721:721) (715:715:715))
        (PORT datad (411:411:411) (434:434:434))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1342:1342:1342) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1256:1256:1256) (1315:1315:1315))
        (PORT ena (1373:1373:1373) (1307:1307:1307))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (687:687:687))
        (PORT datab (484:484:484) (495:495:495))
        (PORT datac (444:444:444) (463:463:463))
        (PORT datad (436:436:436) (453:453:453))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (715:715:715))
        (PORT datab (487:487:487) (499:499:499))
        (PORT datac (422:422:422) (444:444:444))
        (PORT datad (413:413:413) (434:434:434))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (399:399:399))
        (PORT datab (425:425:425) (421:421:421))
        (PORT datad (713:713:713) (692:692:692))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.FIN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4657:4657:4657) (4466:4466:4466))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (810:810:810))
        (PORT datab (286:286:286) (357:357:357))
        (PORT datac (3686:3686:3686) (3884:3884:3884))
        (PORT datad (714:714:714) (693:693:693))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4657:4657:4657) (4466:4466:4466))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|prep_sig2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1253:1253:1253) (1294:1294:1294))
        (PORT ena (1678:1678:1678) (1628:1628:1628))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (704:704:704))
        (PORT datab (466:466:466) (503:503:503))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.PREP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4657:4657:4657) (4466:4466:4466))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|prep_sig1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (687:687:687) (683:683:683))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|prep_sig1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1253:1253:1253) (1294:1294:1294))
        (PORT ena (1678:1678:1678) (1628:1628:1628))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (726:726:726))
        (PORT datab (1072:1072:1072) (1042:1042:1042))
        (PORT datac (717:717:717) (707:707:707))
        (PORT datad (685:685:685) (680:680:680))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (393:393:393))
        (PORT datad (268:268:268) (338:338:338))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (418:418:418))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1152:1152:1152))
        (PORT datab (1121:1121:1121) (1113:1113:1113))
        (PORT datac (990:990:990) (984:984:984))
        (PORT datad (1061:1061:1061) (1057:1057:1057))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (395:395:395))
        (PORT datad (267:267:267) (336:336:336))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~36)
    (DELAY
      (ABSOLUTE
        (PORT datac (745:745:745) (752:752:752))
        (PORT datad (756:756:756) (782:782:782))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1280:1280:1280))
        (PORT datab (1086:1086:1086) (1076:1076:1076))
        (PORT datac (1102:1102:1102) (1114:1114:1114))
        (PORT datad (1054:1054:1054) (1049:1049:1049))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1280:1280:1280))
        (PORT datab (1116:1116:1116) (1113:1113:1113))
        (PORT datac (1103:1103:1103) (1114:1114:1114))
        (PORT datad (1053:1053:1053) (1049:1049:1049))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (943:943:943))
        (PORT datab (714:714:714) (669:669:669))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1283:1283:1283))
        (PORT datab (1118:1118:1118) (1115:1115:1115))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\[0\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (521:521:521))
        (PORT datab (307:307:307) (387:387:387))
        (PORT datac (258:258:258) (334:334:334))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (276:276:276))
        (PORT datab (682:682:682) (688:688:688))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (954:954:954) (939:939:939))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1494:1494:1494) (1559:1559:1559))
        (PORT ena (1620:1620:1620) (1532:1532:1532))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (824:824:824))
        (PORT datab (775:775:775) (796:796:796))
        (PORT datac (756:756:756) (774:774:774))
        (PORT datad (784:784:784) (794:794:794))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (828:828:828))
        (PORT datab (801:801:801) (815:815:815))
        (PORT datac (754:754:754) (772:772:772))
        (PORT datad (789:789:789) (800:800:800))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (785:785:785))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (744:744:744) (760:760:760))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (821:821:821))
        (PORT datab (814:814:814) (803:803:803))
        (PORT datac (745:745:745) (751:751:751))
        (PORT datad (781:781:781) (791:791:791))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (775:775:775) (795:795:795))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (755:755:755) (780:780:780))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (242:242:242) (268:268:268))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1250:1250:1250) (1305:1305:1305))
        (PORT ena (1319:1319:1319) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (822:822:822))
        (PORT datab (804:804:804) (818:818:818))
        (PORT datac (755:755:755) (774:774:774))
        (PORT datad (782:782:782) (793:793:793))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (826:826:826))
        (PORT datab (802:802:802) (816:816:816))
        (PORT datac (754:754:754) (772:772:772))
        (PORT datad (786:786:786) (798:798:798))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (742:742:742) (748:748:748))
        (PORT datad (743:743:743) (759:759:759))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (827:827:827))
        (PORT datab (801:801:801) (815:815:815))
        (PORT datac (754:754:754) (772:772:772))
        (PORT datad (788:788:788) (799:799:799))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1285:1285:1285))
        (PORT datab (1121:1121:1121) (1113:1113:1113))
        (PORT datac (1102:1102:1102) (1113:1113:1113))
        (PORT datad (1061:1061:1061) (1057:1057:1057))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (636:636:636))
        (PORT datab (732:732:732) (691:691:691))
        (PORT datac (1077:1077:1077) (1085:1085:1085))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1494:1494:1494) (1559:1559:1559))
        (PORT ena (1620:1620:1620) (1532:1532:1532))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (768:768:768))
        (PORT datab (591:591:591) (639:639:639))
        (PORT datac (501:501:501) (549:549:549))
        (PORT datad (759:759:759) (778:778:778))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (824:824:824))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (503:503:503) (551:551:551))
        (PORT datad (493:493:493) (535:535:535))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (829:829:829))
        (PORT datab (594:594:594) (643:643:643))
        (PORT datac (506:506:506) (555:555:555))
        (PORT datad (492:492:492) (534:534:534))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (827:827:827))
        (PORT datab (593:593:593) (642:642:642))
        (PORT datac (504:504:504) (553:553:553))
        (PORT datad (493:493:493) (535:535:535))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (806:806:806) (813:813:813))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (251:251:251))
        (PORT datab (790:790:790) (793:793:793))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1201:1201:1201) (1259:1259:1259))
        (PORT ena (1130:1130:1130) (1094:1094:1094))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (461:461:461))
        (PORT datab (429:429:429) (459:459:459))
        (PORT datac (671:671:671) (674:674:674))
        (PORT datad (697:697:697) (694:694:694))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (460:460:460))
        (PORT datab (704:704:704) (705:705:705))
        (PORT datac (708:708:708) (715:715:715))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1283:1283:1283))
        (PORT datab (1082:1082:1082) (1072:1072:1072))
        (PORT datac (1101:1101:1101) (1113:1113:1113))
        (PORT datad (1059:1059:1059) (1055:1055:1055))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1092:1092:1092))
        (PORT datab (1085:1085:1085) (1075:1075:1075))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1076:1076:1076) (1078:1078:1078))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1283:1283:1283))
        (PORT datab (1083:1083:1083) (1073:1073:1073))
        (PORT datac (1102:1102:1102) (1113:1113:1113))
        (PORT datad (1059:1059:1059) (1054:1054:1054))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1020:1020:1020))
        (PORT datab (1123:1123:1123) (1115:1115:1115))
        (PORT datac (1076:1076:1076) (1085:1085:1085))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (251:251:251))
        (PORT datab (1117:1117:1117) (1114:1114:1114))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1494:1494:1494) (1559:1559:1559))
        (PORT ena (1620:1620:1620) (1532:1532:1532))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (929:929:929))
        (PORT datab (855:855:855) (880:880:880))
        (PORT datac (1072:1072:1072) (1076:1076:1076))
        (PORT datad (1002:1002:1002) (990:990:990))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (930:930:930))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1073:1073:1073) (1077:1077:1077))
        (PORT datad (807:807:807) (832:832:832))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1117:1117:1117))
        (PORT datab (839:839:839) (881:881:881))
        (PORT datac (838:838:838) (878:878:878))
        (PORT datad (1021:1021:1021) (1010:1010:1010))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (841:841:841) (883:883:883))
        (PORT datac (840:840:840) (881:881:881))
        (PORT datad (1024:1024:1024) (1014:1014:1014))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1017:1017:1017) (1011:1011:1011))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (885:885:885))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (356:356:356) (328:328:328))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1520:1520:1520) (1590:1590:1590))
        (PORT ena (1419:1419:1419) (1366:1366:1366))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1284:1284:1284))
        (PORT datab (1121:1121:1121) (1114:1114:1114))
        (PORT datac (1077:1077:1077) (1085:1085:1085))
        (PORT datad (1034:1034:1034) (1034:1034:1034))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1285:1285:1285))
        (PORT datab (1121:1121:1121) (1114:1114:1114))
        (PORT datac (1077:1077:1077) (1085:1085:1085))
        (PORT datad (1033:1033:1033) (1034:1034:1034))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1081:1081:1081))
        (PORT datab (1083:1083:1083) (1066:1066:1066))
        (PORT datac (820:820:820) (845:845:845))
        (PORT datad (1014:1014:1014) (1003:1003:1003))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1079:1079:1079))
        (PORT datab (1082:1082:1082) (1064:1064:1064))
        (PORT datac (824:824:824) (849:849:849))
        (PORT datad (1017:1017:1017) (1006:1006:1006))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1153:1153:1153))
        (PORT datab (389:389:389) (377:377:377))
        (PORT datac (355:355:355) (348:348:348))
        (PORT datad (1056:1056:1056) (1051:1051:1051))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1154:1154:1154))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1494:1494:1494) (1559:1559:1559))
        (PORT ena (1620:1620:1620) (1532:1532:1532))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1081:1081:1081))
        (PORT datab (792:792:792) (816:816:816))
        (PORT datac (822:822:822) (847:847:847))
        (PORT datad (1015:1015:1015) (1005:1005:1005))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1057:1057:1057))
        (PORT datab (839:839:839) (881:881:881))
        (PORT datac (977:977:977) (964:964:964))
        (PORT datad (1074:1074:1074) (1077:1077:1077))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (1053:1053:1053) (1044:1044:1044))
        (PORT datac (841:841:841) (883:883:883))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1084:1084:1084) (1067:1067:1067))
        (PORT datad (659:659:659) (630:630:630))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1629:1629:1629) (1695:1695:1695))
        (PORT ena (1384:1384:1384) (1332:1332:1332))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (457:457:457))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datac (672:672:672) (677:677:677))
        (PORT datad (701:701:701) (698:698:698))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (746:746:746))
        (PORT datab (431:431:431) (453:453:453))
        (PORT datac (686:686:686) (706:706:706))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (950:950:950))
        (PORT datab (700:700:700) (702:702:702))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (706:706:706))
        (PORT datab (708:708:708) (709:709:709))
        (PORT datac (663:663:663) (609:609:609))
        (PORT datad (704:704:704) (702:702:702))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (499:499:499))
        (PORT datab (492:492:492) (535:535:535))
        (PORT datac (487:487:487) (513:513:513))
        (PORT datad (277:277:277) (353:353:353))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (703:703:703))
        (PORT datac (950:950:950) (915:915:915))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (256:256:256))
        (PORT datab (628:628:628) (576:576:576))
        (PORT datac (623:623:623) (565:565:565))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (653:653:653))
        (PORT datab (655:655:655) (593:593:593))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (705:705:705))
        (PORT datab (683:683:683) (682:682:682))
        (PORT datac (646:646:646) (589:589:589))
        (PORT datad (663:663:663) (606:606:606))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (397:397:397))
        (PORT datab (322:322:322) (406:406:406))
        (PORT datac (293:293:293) (388:388:388))
        (PORT datad (290:290:290) (361:361:361))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (306:306:306))
        (PORT datab (435:435:435) (411:411:411))
        (PORT datac (671:671:671) (653:653:653))
        (PORT datad (282:282:282) (356:356:356))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (590:590:590) (534:534:534))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (728:728:728))
        (PORT datab (740:740:740) (745:745:745))
        (PORT datac (747:747:747) (741:741:741))
        (PORT datad (664:664:664) (650:650:650))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (544:544:544))
        (PORT datab (512:512:512) (536:536:536))
        (PORT datac (727:727:727) (738:738:738))
        (PORT datad (486:486:486) (516:516:516))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (537:537:537))
        (PORT datac (497:497:497) (541:541:541))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (511:511:511))
        (PORT datab (761:761:761) (769:769:769))
        (PORT datac (497:497:497) (541:541:541))
        (PORT datad (486:486:486) (516:516:516))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (543:543:543))
        (PORT datab (514:514:514) (538:538:538))
        (PORT datac (724:724:724) (735:735:735))
        (PORT datad (484:484:484) (513:513:513))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (494:494:494) (539:539:539))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (468:468:468) (500:500:500))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (361:361:361) (355:355:355))
        (PORT datad (378:378:378) (359:359:359))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1313:1313:1313) (1362:1362:1362))
        (PORT ena (1319:1319:1319) (1250:1250:1250))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (930:930:930))
        (PORT datab (1108:1108:1108) (1109:1109:1109))
        (PORT datac (818:818:818) (846:846:846))
        (PORT datad (1003:1003:1003) (991:991:991))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (890:890:890))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (799:799:799) (831:831:831))
        (PORT datad (809:809:809) (834:834:834))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1520:1520:1520) (1590:1590:1590))
        (PORT ena (1419:1419:1419) (1366:1366:1366))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (930:930:930))
        (PORT datab (856:856:856) (881:881:881))
        (PORT datac (796:796:796) (828:828:828))
        (PORT datad (816:816:816) (844:844:844))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (928:928:928))
        (PORT datab (852:852:852) (877:877:877))
        (PORT datac (792:792:792) (822:822:822))
        (PORT datad (810:810:810) (837:837:837))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (833:833:833) (853:853:853))
        (PORT datac (1067:1067:1067) (1070:1070:1070))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (838:838:838) (860:860:860))
        (PORT datac (1074:1074:1074) (1078:1078:1078))
        (PORT datad (199:199:199) (221:221:221))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (879:879:879))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1520:1520:1520) (1590:1590:1590))
        (PORT ena (1419:1419:1419) (1366:1366:1366))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (490:490:490))
        (PORT datab (779:779:779) (764:764:764))
        (PORT datac (703:703:703) (709:709:709))
        (PORT datad (715:715:715) (722:722:722))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (545:545:545))
        (PORT datab (761:761:761) (770:770:770))
        (PORT datac (497:497:497) (541:541:541))
        (PORT datad (487:487:487) (517:517:517))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (539:539:539))
        (PORT datab (229:229:229) (258:258:258))
        (PORT datac (497:497:497) (541:541:541))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (497:497:497) (541:541:541))
        (PORT datad (465:465:465) (504:504:504))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (539:539:539))
        (PORT datab (494:494:494) (538:538:538))
        (PORT datac (497:497:497) (541:541:541))
        (PORT datad (465:465:465) (503:503:503))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (494:494:494) (539:539:539))
        (PORT datac (359:359:359) (353:353:353))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (386:386:386))
        (PORT datab (245:245:245) (272:272:272))
        (PORT datac (356:356:356) (349:349:349))
        (PORT datad (279:279:279) (353:353:353))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1196:1196:1196) (1254:1254:1254))
        (PORT ena (924:924:924) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (750:750:750))
        (PORT datab (778:778:778) (763:763:763))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (399:399:399) (422:422:422))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (884:884:884))
        (PORT datac (840:840:840) (881:881:881))
        (PORT datad (1061:1061:1061) (1052:1052:1052))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1122:1122:1122))
        (PORT datab (842:842:842) (885:885:885))
        (PORT datac (841:841:841) (882:882:882))
        (PORT datad (1062:1062:1062) (1052:1052:1052))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1120:1120:1120))
        (PORT datab (841:841:841) (883:883:883))
        (PORT datac (840:840:840) (881:881:881))
        (PORT datad (1061:1061:1061) (1051:1051:1051))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1116:1116:1116))
        (PORT datab (838:838:838) (880:880:880))
        (PORT datac (837:837:837) (877:877:877))
        (PORT datad (1059:1059:1059) (1049:1049:1049))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1061:1061:1061))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1019:1019:1019) (1012:1012:1012))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1017:1017:1017) (1010:1010:1010))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1631:1631:1631) (1690:1690:1690))
        (PORT ena (1430:1430:1430) (1377:1377:1377))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (825:825:825))
        (PORT datab (592:592:592) (641:641:641))
        (PORT datac (503:503:503) (552:552:552))
        (PORT datad (493:493:493) (534:534:534))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (824:824:824))
        (PORT datab (524:524:524) (571:571:571))
        (PORT datac (550:550:550) (610:610:610))
        (PORT datad (757:757:757) (776:776:776))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (372:372:372))
        (PORT datab (782:782:782) (784:784:784))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (755:755:755) (774:774:774))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (824:824:824))
        (PORT datab (592:592:592) (640:640:640))
        (PORT datac (502:502:502) (551:551:551))
        (PORT datad (758:758:758) (777:777:777))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (525:525:525) (573:573:573))
        (PORT datac (550:550:550) (610:610:610))
        (PORT datad (759:759:759) (778:778:778))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (790:790:790) (793:793:793))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1201:1201:1201) (1259:1259:1259))
        (PORT ena (1130:1130:1130) (1094:1094:1094))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (820:820:820))
        (PORT datab (776:776:776) (797:797:797))
        (PORT datac (757:757:757) (775:775:775))
        (PORT datad (779:779:779) (789:789:789))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (829:829:829))
        (PORT datab (773:773:773) (793:793:793))
        (PORT datac (753:753:753) (772:772:772))
        (PORT datad (790:790:790) (802:802:802))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (756:756:756) (782:782:782))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (766:766:766))
        (PORT datab (594:594:594) (642:642:642))
        (PORT datac (504:504:504) (553:553:553))
        (PORT datad (756:756:756) (774:774:774))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (768:768:768))
        (PORT datab (592:592:592) (640:640:640))
        (PORT datac (502:502:502) (550:550:550))
        (PORT datad (758:758:758) (777:777:777))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (783:783:783) (785:785:785))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (761:761:761) (782:782:782))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (783:783:783) (785:785:785))
        (PORT datac (354:354:354) (335:335:335))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1201:1201:1201) (1259:1259:1259))
        (PORT ena (1130:1130:1130) (1094:1094:1094))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (743:743:743))
        (PORT datab (739:739:739) (743:743:743))
        (PORT datac (745:745:745) (739:739:739))
        (PORT datad (703:703:703) (710:710:710))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (929:929:929))
        (PORT datab (853:853:853) (879:879:879))
        (PORT datac (1068:1068:1068) (1072:1072:1072))
        (PORT datad (812:812:812) (839:839:839))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (930:930:930))
        (PORT datab (855:855:855) (881:881:881))
        (PORT datac (1072:1072:1072) (1076:1076:1076))
        (PORT datad (815:815:815) (843:843:843))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (928:928:928))
        (PORT datab (853:853:853) (878:878:878))
        (PORT datac (1067:1067:1067) (1070:1070:1070))
        (PORT datad (811:811:811) (838:838:838))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (883:883:883))
        (PORT datab (854:854:854) (879:879:879))
        (PORT datac (1069:1069:1069) (1072:1072:1072))
        (PORT datad (847:847:847) (884:884:884))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (876:876:876))
        (PORT datab (835:835:835) (856:856:856))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (379:379:379))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (1004:1004:1004) (993:993:993))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1520:1520:1520) (1590:1590:1590))
        (PORT ena (1419:1419:1419) (1366:1366:1366))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (779:779:779))
        (PORT datab (739:739:739) (743:743:743))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (715:715:715) (730:730:730))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (726:726:726))
        (PORT datab (712:712:712) (695:695:695))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (265:265:265))
        (PORT datab (756:756:756) (732:732:732))
        (PORT datac (712:712:712) (696:696:696))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (360:360:360) (344:344:344))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|curr_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (720:720:720))
        (PORT datab (655:655:655) (654:654:654))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (401:401:401) (378:378:378))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (693:693:693) (695:695:695))
        (PORT datad (292:292:292) (366:366:366))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (742:742:742))
        (PORT datab (492:492:492) (535:535:535))
        (PORT datac (488:488:488) (514:514:514))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (363:363:363))
        (PORT datab (278:278:278) (356:356:356))
        (PORT datac (430:430:430) (458:458:458))
        (PORT datad (248:248:248) (318:318:318))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (795:795:795))
        (PORT datab (278:278:278) (354:354:354))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (409:409:409))
        (PORT datab (604:604:604) (551:551:551))
        (PORT datac (568:568:568) (518:518:518))
        (PORT datad (871:871:871) (802:802:802))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (725:725:725))
        (PORT datab (755:755:755) (730:730:730))
        (PORT datac (712:712:712) (696:696:696))
        (PORT datad (377:377:377) (349:349:349))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (706:706:706))
        (PORT datab (713:713:713) (696:696:696))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (694:694:694))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (687:687:687) (688:688:688))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (902:902:902) (872:872:872))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (423:423:423))
        (PORT datab (320:320:320) (396:396:396))
        (PORT datac (277:277:277) (352:352:352))
        (PORT datad (291:291:291) (369:369:369))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (456:456:456))
        (PORT datab (325:325:325) (404:404:404))
        (PORT datac (603:603:603) (549:549:549))
        (PORT datad (433:433:433) (417:417:417))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (453:453:453))
        (PORT datab (328:328:328) (408:408:408))
        (PORT datac (682:682:682) (678:678:678))
        (PORT datad (435:435:435) (420:420:420))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (505:505:505))
        (PORT datab (495:495:495) (506:506:506))
        (PORT datac (427:427:427) (460:460:460))
        (PORT datad (418:418:418) (406:406:406))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (712:712:712))
        (PORT datab (708:708:708) (710:710:710))
        (PORT datac (398:398:398) (392:392:392))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (756:756:756))
        (PORT datac (697:697:697) (700:700:700))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (713:713:713))
        (PORT datab (664:664:664) (605:605:605))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (728:728:728))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|sdiod\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1102:1102:1102) (1059:1059:1059))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|sdiod\~en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (686:686:686) (683:683:683))
        (PORT datad (717:717:717) (708:708:708))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (737:737:737))
        (PORT datab (435:435:435) (471:471:471))
        (PORT datac (673:673:673) (678:678:678))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (730:730:730))
        (PORT datab (760:760:760) (744:744:744))
        (PORT datac (621:621:621) (571:571:571))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (712:712:712))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (622:622:622) (571:571:571))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (692:692:692) (662:662:662))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|sdioc)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1313:1313:1313) (1362:1362:1362))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VGA_Clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1718:1718:1718) (1683:1683:1683))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VGA_Clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1612:1612:1612) (1535:1535:1535))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VGA_Clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_pclk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (712:712:712) (797:797:797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Run\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|state\.SLEEP\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (4206:4206:4206) (4444:4444:4444))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|state\.SLEEP)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3494:3494:3494))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5473:5473:5473) (5274:5274:5274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_vsync\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (377:377:377))
        (PORT datad (4209:4209:4209) (4447:4447:4447))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datac (264:264:264) (341:341:341))
        (PORT datad (3687:3687:3687) (3936:3936:3936))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|state\.RUN)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3494:3494:3494))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5473:5473:5473) (5274:5274:5274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3719:3719:3719) (3978:3978:3978))
        (PORT datab (224:224:224) (251:251:251))
        (PORT datad (430:430:430) (459:459:459))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|state\.PREP)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3494:3494:3494))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5473:5473:5473) (5274:5274:5274))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|byte_num\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (510:510:510))
        (PORT datac (268:268:268) (346:346:346))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_href\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4403:4403:4403) (4634:4634:4634))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (266:266:266) (344:344:344))
        (PORT datad (430:430:430) (457:457:457))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|byte_num)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3252:3252:3252))
        (PORT asdata (578:578:578) (603:603:603))
        (PORT ena (1027:1027:1027) (987:987:987))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (514:514:514))
        (PORT datac (4356:4356:4356) (4593:4593:4593))
        (PORT datad (430:430:430) (458:458:458))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[7\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1100:1100:1100))
        (PORT datab (983:983:983) (945:945:945))
        (PORT datac (1067:1067:1067) (1066:1066:1066))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[17\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (366:366:366))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[18\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[19\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (346:346:346))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (263:263:263) (330:330:330))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (419:419:419) (442:442:442))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (388:388:388))
        (PORT datab (300:300:300) (378:378:378))
        (PORT datac (268:268:268) (347:347:347))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (637:637:637))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (664:664:664) (630:630:630))
        (PORT datad (656:656:656) (619:619:619))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[15\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datac (1067:1067:1067) (1066:1066:1066))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (371:371:371))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (377:377:377))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (372:372:372))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (381:381:381))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3187:3187:3187))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1213:1213:1213) (1222:1222:1222))
        (PORT ena (1342:1342:1342) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[10\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[11\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[12\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[13\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (368:368:368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[14\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3077:3077:3077))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (423:423:423))
        (PORT datab (1017:1017:1017) (979:979:979))
        (PORT datac (1313:1313:1313) (1284:1284:1284))
        (PORT datad (1086:1086:1086) (1088:1088:1088))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (383:383:383))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (701:701:701))
        (PORT datab (459:459:459) (492:492:492))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (753:753:753))
        (PORT datab (503:503:503) (520:520:520))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (504:504:504))
        (PORT datab (459:459:459) (492:492:492))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (710:710:710))
        (PORT datab (503:503:503) (520:520:520))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (503:503:503))
        (PORT datab (514:514:514) (527:527:527))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (666:666:666))
        (PORT datab (499:499:499) (515:515:515))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (725:725:725))
        (PORT datab (468:468:468) (506:506:506))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (989:989:989))
        (PORT datab (961:961:961) (933:933:933))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1547:1547:1547))
        (PORT datab (970:970:970) (942:942:942))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1069:1069:1069))
        (PORT datab (706:706:706) (666:666:666))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (647:647:647))
        (PORT datab (737:737:737) (728:728:728))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (672:672:672))
        (PORT datab (667:667:667) (654:654:654))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (896:896:896))
        (PORT datab (700:700:700) (704:704:704))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (719:719:719))
        (PORT datab (731:731:731) (688:688:688))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (703:703:703))
        (PORT datab (694:694:694) (669:669:669))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (701:701:701))
        (PORT datab (961:961:961) (893:893:893))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (312:312:312) (386:386:386))
        (PORT datac (261:261:261) (337:337:337))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1848:1848:1848) (1870:1870:1870))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (522:522:522))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (709:709:709) (720:720:720))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (238:238:238) (312:312:312))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (345:345:345))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[19\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (345:345:345))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2990:2990:2990))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1575:1575:1575) (1618:1618:1618))
        (PORT ena (1368:1368:1368) (1309:1309:1309))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (659:659:659))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[16\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (831:831:831))
        (PORT datab (804:804:804) (812:812:812))
        (PORT datac (4057:4057:4057) (4316:4316:4316))
        (PORT datad (698:698:698) (677:677:677))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (525:525:525))
        (PORT datab (703:703:703) (684:684:684))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (703:703:703))
        (PORT datab (707:707:707) (665:665:665))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4297:4297:4297) (4534:4534:4534))
        (PORT datab (1323:1323:1323) (1292:1292:1292))
        (PORT datad (1321:1321:1321) (1300:1300:1300))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wren)
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2694:2694:2694))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1576:1576:1576) (1606:1606:1606))
        (PORT ena (1977:1977:1977) (1929:1929:1929))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (675:675:675))
        (PORT datad (439:439:439) (470:470:470))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[17\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (714:714:714) (672:672:672))
        (PORT datad (648:648:648) (629:629:629))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (516:516:516))
        (PORT datac (259:259:259) (333:333:333))
        (PORT datad (431:431:431) (458:458:458))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1115w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (882:882:882))
        (PORT datab (613:613:613) (668:668:668))
        (PORT datac (234:234:234) (281:281:281))
        (PORT datad (949:949:949) (931:931:931))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Inoutmodule\|VGA_Clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2006:2006:2006) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1298:1298:1298))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (399:399:399))
        (PORT datac (372:372:372) (370:370:370))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (378:378:378))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (497:497:497))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|hc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datad (663:663:663) (626:626:626))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (711:711:711))
        (PORT datab (752:752:752) (737:737:737))
        (PORT datac (691:691:691) (678:678:678))
        (PORT datad (669:669:669) (663:663:663))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (471:471:471))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (480:480:480))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|hc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (258:258:258))
        (PORT datad (663:663:663) (627:627:627))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|hc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datad (663:663:663) (626:626:626))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (669:669:669))
        (PORT datab (686:686:686) (679:679:679))
        (PORT datac (661:661:661) (663:663:663))
        (PORT datad (674:674:674) (668:668:668))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (691:691:691))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (682:682:682) (680:680:680))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5127:5127:5127) (4917:4917:4917))
        (PORT ena (1586:1586:1586) (1493:1493:1493))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1272:1272:1272))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT asdata (1047:1047:1047) (994:994:994))
        (PORT clrn (5127:5127:5127) (4917:4917:4917))
        (PORT ena (1586:1586:1586) (1493:1493:1493))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (526:526:526))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (378:378:378) (376:376:376))
        (PORT datad (371:371:371) (354:354:354))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5127:5127:5127) (4917:4917:4917))
        (PORT ena (1586:1586:1586) (1493:1493:1493))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1229:1229:1229))
        (PORT datab (455:455:455) (490:490:490))
        (PORT datad (448:448:448) (472:472:472))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (515:515:515))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (490:490:490))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT asdata (950:950:950) (898:898:898))
        (PORT clrn (5127:5127:5127) (4917:4917:4917))
        (PORT ena (1586:1586:1586) (1493:1493:1493))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT asdata (567:567:567) (598:598:598))
        (PORT clrn (4983:4983:4983) (4738:4738:4738))
        (PORT ena (1541:1541:1541) (1442:1442:1442))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (986:986:986) (967:967:967))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (372:372:372) (370:370:370))
        (PORT datad (394:394:394) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5127:5127:5127) (4917:4917:4917))
        (PORT ena (1586:1586:1586) (1493:1493:1493))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (759:759:759))
        (PORT datab (716:716:716) (701:701:701))
        (PORT datac (668:668:668) (671:671:671))
        (PORT datad (720:720:720) (719:719:719))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1219:1219:1219))
        (PORT datab (388:388:388) (371:371:371))
        (PORT datad (597:597:597) (546:546:546))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (525:525:525))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (406:406:406))
        (PORT datac (401:401:401) (384:384:384))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5127:5127:5127) (4917:4917:4917))
        (PORT ena (1586:1586:1586) (1493:1493:1493))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1280:1280:1280))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT asdata (1025:1025:1025) (966:966:966))
        (PORT clrn (5127:5127:5127) (4917:4917:4917))
        (PORT ena (1586:1586:1586) (1493:1493:1493))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (660:660:660) (648:648:648))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT asdata (955:955:955) (903:903:903))
        (PORT clrn (5127:5127:5127) (4917:4917:4917))
        (PORT ena (1586:1586:1586) (1493:1493:1493))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT asdata (1022:1022:1022) (974:974:974))
        (PORT clrn (5127:5127:5127) (4917:4917:4917))
        (PORT ena (1586:1586:1586) (1493:1493:1493))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (PORT datab (280:280:280) (349:349:349))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (377:377:377))
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (378:378:378))
        (PORT datab (474:474:474) (504:504:504))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (383:383:383))
        (PORT datab (288:288:288) (361:361:361))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (511:511:511))
        (PORT datab (717:717:717) (726:726:726))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (833:833:833))
        (PORT datab (446:446:446) (482:482:482))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (366:366:366))
        (PORT datab (758:758:758) (772:772:772))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (394:394:394))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (394:394:394))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (370:370:370))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (374:374:374))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (380:380:380))
        (PORT datab (296:296:296) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (383:383:383))
        (PORT datab (714:714:714) (703:703:703))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (366:366:366))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1204w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (329:329:329))
        (PORT datac (239:239:239) (280:280:280))
        (PORT datad (241:241:241) (272:272:272))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1524:1524:1524) (1477:1477:1477))
        (PORT datad (4065:4065:4065) (4324:4324:4324))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (840:840:840))
        (PORT datab (799:799:799) (806:806:806))
        (PORT datac (4054:4054:4054) (4312:4312:4312))
        (PORT datad (768:768:768) (787:787:787))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (813:813:813) (736:736:736))
        (PORT datad (1516:1516:1516) (1445:1445:1445))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3948:3948:3948) (4035:4035:4035))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (388:388:388))
        (PORT datab (300:300:300) (378:378:378))
        (PORT datac (268:268:268) (347:347:347))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (770:770:770) (693:693:693))
        (PORT datad (935:935:935) (869:869:869))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_trigger)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3382:3382:3382))
        (PORT asdata (1999:1999:1999) (1942:1942:1942))
        (PORT ena (2512:2512:2512) (2385:2385:2385))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Inoutmodule\|encryption_module1\|always0\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1890:1890:1890) (1794:1794:1794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (386:386:386))
        (PORT datad (641:641:641) (586:586:586))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datac (464:464:464) (485:485:485))
        (PORT datad (454:454:454) (483:483:483))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datab (539:539:539) (569:569:569))
        (PORT datad (396:396:396) (375:375:375))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (377:377:377))
        (PORT datab (721:721:721) (733:733:733))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (280:280:280) (354:354:354))
        (PORT datad (457:457:457) (480:480:480))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (313:313:313) (387:387:387))
        (PORT datac (196:196:196) (229:229:229))
        (PORT datad (492:492:492) (530:530:530))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (559:559:559))
        (PORT datab (311:311:311) (385:385:385))
        (PORT datac (277:277:277) (351:351:351))
        (PORT datad (264:264:264) (331:331:331))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (512:512:512))
        (PORT datab (536:536:536) (565:565:565))
        (PORT datac (281:281:281) (357:357:357))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (516:516:516))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (386:386:386))
        (PORT datab (306:306:306) (376:376:376))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (453:453:453) (480:480:480))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (254:254:254))
        (PORT datad (200:200:200) (222:222:222))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (693:693:693))
        (PORT datab (482:482:482) (518:518:518))
        (PORT datac (669:669:669) (659:659:659))
        (PORT datad (693:693:693) (687:687:687))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (717:717:717))
        (PORT datab (720:720:720) (715:715:715))
        (PORT datac (679:679:679) (673:673:673))
        (PORT datad (199:199:199) (223:223:223))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (521:521:521))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datac (682:682:682) (678:678:678))
        (PORT datad (657:657:657) (654:654:654))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (260:260:260))
        (PORT datab (710:710:710) (706:706:706))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (756:756:756))
        (PORT datab (702:702:702) (708:708:708))
        (PORT datad (720:720:720) (716:716:716))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (690:690:690))
        (PORT datab (515:515:515) (526:526:526))
        (PORT datac (677:677:677) (675:675:675))
        (PORT datad (659:659:659) (652:652:652))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (527:527:527))
        (PORT datab (228:228:228) (257:257:257))
        (PORT datac (454:454:454) (474:474:474))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (475:475:475))
        (PORT datab (286:286:286) (357:357:357))
        (PORT datac (279:279:279) (355:355:355))
        (PORT datad (462:462:462) (488:488:488))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (383:383:383) (367:367:367))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (713:713:713))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (PORT datab (287:287:287) (358:358:358))
        (PORT datac (678:678:678) (673:673:673))
        (PORT datad (689:689:689) (678:678:678))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (518:518:518))
        (PORT datad (377:377:377) (360:360:360))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (PORT datab (304:304:304) (374:374:374))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (475:475:475) (500:500:500))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (PORT datab (520:520:520) (536:536:536))
        (PORT datac (260:260:260) (337:337:337))
        (PORT datad (689:689:689) (678:678:678))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (343:343:343))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (513:513:513))
        (PORT datab (467:467:467) (498:498:498))
        (PORT datac (638:638:638) (646:646:646))
        (PORT datad (631:631:631) (627:627:627))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (521:521:521))
        (PORT datab (720:720:720) (733:733:733))
        (PORT datac (639:639:639) (637:637:637))
        (PORT datad (464:464:464) (486:486:486))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (478:478:478))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (419:419:419) (454:454:454))
        (PORT datad (660:660:660) (652:652:652))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (375:375:375))
        (PORT datab (450:450:450) (480:480:480))
        (PORT datac (654:654:654) (647:647:647))
        (PORT datad (635:635:635) (621:621:621))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (779:779:779) (774:774:774))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (526:526:526))
        (PORT datab (306:306:306) (376:376:376))
        (PORT datac (664:664:664) (651:651:651))
        (PORT datad (677:677:677) (671:671:671))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (384:384:384))
        (PORT datab (728:728:728) (726:726:726))
        (PORT datac (484:484:484) (506:506:506))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (381:381:381))
        (PORT datac (272:272:272) (344:344:344))
        (PORT datad (677:677:677) (671:671:671))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (387:387:387))
        (PORT datac (484:484:484) (506:506:506))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (712:712:712))
        (PORT datab (673:673:673) (669:669:669))
        (PORT datad (653:653:653) (597:597:597))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (524:524:524))
        (PORT datab (488:488:488) (515:515:515))
        (PORT datac (683:683:683) (672:672:672))
        (PORT datad (391:391:391) (369:369:369))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (698:698:698))
        (PORT datab (509:509:509) (526:526:526))
        (PORT datac (956:956:956) (922:922:922))
        (PORT datad (393:393:393) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (921:921:921))
        (PORT datab (482:482:482) (514:514:514))
        (PORT datad (393:393:393) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datad (693:693:693) (686:686:686))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (384:384:384))
        (PORT datac (449:449:449) (477:477:477))
        (PORT datad (455:455:455) (473:473:473))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (976:976:976) (950:950:950))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (697:697:697) (689:689:689))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (504:504:504))
        (PORT datab (509:509:509) (524:524:524))
        (PORT datac (452:452:452) (482:482:482))
        (PORT datad (489:489:489) (527:527:527))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (717:717:717))
        (PORT datab (292:292:292) (364:364:364))
        (PORT datac (736:736:736) (727:727:727))
        (PORT datad (713:713:713) (719:719:719))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (722:722:722))
        (PORT datab (304:304:304) (382:382:382))
        (PORT datac (662:662:662) (660:660:660))
        (PORT datad (657:657:657) (655:655:655))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (521:521:521))
        (PORT datab (496:496:496) (512:512:512))
        (PORT datac (470:470:470) (491:491:491))
        (PORT datad (724:724:724) (725:725:725))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (411:411:411))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (PORT datab (777:777:777) (771:771:771))
        (PORT datac (260:260:260) (336:336:336))
        (PORT datad (280:280:280) (354:354:354))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (687:687:687))
        (PORT datab (517:517:517) (528:528:528))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (385:385:385))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (570:570:570))
        (PORT datad (449:449:449) (478:478:478))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (506:506:506))
        (PORT datab (293:293:293) (367:367:367))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (383:383:383))
        (PORT datad (473:473:473) (496:496:496))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (560:560:560))
        (PORT datab (313:313:313) (387:387:387))
        (PORT datad (564:564:564) (519:519:519))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datad (691:691:691) (681:681:681))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (793:793:793))
        (PORT datab (711:711:711) (683:683:683))
        (PORT datac (932:932:932) (892:892:892))
        (PORT datad (1445:1445:1445) (1339:1339:1339))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3856:3856:3856) (3906:3906:3906))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1499:1499:1499) (1404:1404:1404))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (439:439:439) (459:459:459))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2842:2842:2842) (2870:2870:2870))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1250:1250:1250) (1174:1174:1174))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (459:459:459) (477:477:477))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3053:3053:3053))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (424:424:424) (446:446:446))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3053:3053:3053))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (470:470:470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3053:3053:3053))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (455:455:455))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3053:3053:3053))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (471:471:471))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3053:3053:3053))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (469:469:469))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3053:3053:3053))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2601:2601:2601) (2659:2659:2659))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1352:1352:1352) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3047:3047:3047))
        (PORT clk (3777:3777:3777) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3163:3163:3163))
        (PORT d[1] (2559:2559:2559) (2606:2606:2606))
        (PORT d[2] (3412:3412:3412) (3488:3488:3488))
        (PORT d[3] (3783:3783:3783) (3913:3913:3913))
        (PORT d[4] (2719:2719:2719) (2771:2771:2771))
        (PORT d[5] (3221:3221:3221) (3255:3255:3255))
        (PORT d[6] (3787:3787:3787) (3922:3922:3922))
        (PORT d[7] (2884:2884:2884) (2931:2931:2931))
        (PORT d[8] (1971:1971:1971) (2052:2052:2052))
        (PORT d[9] (3578:3578:3578) (3649:3649:3649))
        (PORT d[10] (2560:2560:2560) (2621:2621:2621))
        (PORT d[11] (3709:3709:3709) (3831:3831:3831))
        (PORT d[12] (3500:3500:3500) (3567:3567:3567))
        (PORT clk (3774:3774:3774) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2604:2604:2604))
        (PORT clk (3774:3774:3774) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3777:3777:3777) (3814:3814:3814))
        (PORT d[0] (3519:3519:3519) (3436:3436:3436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3815:3815:3815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3319:3319:3319))
        (PORT d[1] (3637:3637:3637) (3598:3598:3598))
        (PORT d[2] (3173:3173:3173) (3181:3181:3181))
        (PORT d[3] (3818:3818:3818) (3942:3942:3942))
        (PORT d[4] (3105:3105:3105) (3235:3235:3235))
        (PORT d[5] (3539:3539:3539) (3595:3595:3595))
        (PORT d[6] (3521:3521:3521) (3450:3450:3450))
        (PORT d[7] (3368:3368:3368) (3335:3335:3335))
        (PORT d[8] (2279:2279:2279) (2314:2314:2314))
        (PORT d[9] (2584:2584:2584) (2624:2624:2624))
        (PORT d[10] (3155:3155:3155) (3142:3142:3142))
        (PORT d[11] (2966:2966:2966) (2909:2909:2909))
        (PORT d[12] (2838:2838:2838) (2856:2856:2856))
        (PORT clk (2149:2149:2149) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (PORT d[0] (2360:2360:2360) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1098w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (883:883:883))
        (PORT datab (614:614:614) (670:670:670))
        (PORT datac (235:235:235) (283:283:283))
        (PORT datad (949:949:949) (931:931:931))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1186w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (331:331:331))
        (PORT datac (241:241:241) (282:282:282))
        (PORT datad (242:242:242) (273:273:273))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2648:2648:2648))
        (PORT clk (3445:3445:3445) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3062:3062:3062))
        (PORT d[1] (2515:2515:2515) (2533:2533:2533))
        (PORT d[2] (2404:2404:2404) (2491:2491:2491))
        (PORT d[3] (3309:3309:3309) (3387:3387:3387))
        (PORT d[4] (2559:2559:2559) (2593:2593:2593))
        (PORT d[5] (2687:2687:2687) (2649:2649:2649))
        (PORT d[6] (3425:3425:3425) (3520:3520:3520))
        (PORT d[7] (2701:2701:2701) (2693:2693:2693))
        (PORT d[8] (1872:1872:1872) (1899:1899:1899))
        (PORT d[9] (3719:3719:3719) (3719:3719:3719))
        (PORT d[10] (2358:2358:2358) (2354:2354:2354))
        (PORT d[11] (2933:2933:2933) (3003:3003:3003))
        (PORT d[12] (3722:3722:3722) (3716:3716:3716))
        (PORT clk (3442:3442:3442) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2491:2491:2491))
        (PORT clk (3442:3442:3442) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3443:3443:3443))
        (PORT d[0] (3160:3160:3160) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3444:3444:3444))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3444:3444:3444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3444:3444:3444))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3446:3446:3446) (3444:3444:3444))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2807:2807:2807))
        (PORT d[1] (2996:2996:2996) (2951:2951:2951))
        (PORT d[2] (2965:2965:2965) (3031:3031:3031))
        (PORT d[3] (4217:4217:4217) (4336:4336:4336))
        (PORT d[4] (2704:2704:2704) (2810:2810:2810))
        (PORT d[5] (2734:2734:2734) (2731:2731:2731))
        (PORT d[6] (3274:3274:3274) (3245:3245:3245))
        (PORT d[7] (3088:3088:3088) (3042:3042:3042))
        (PORT d[8] (1923:1923:1923) (1957:1957:1957))
        (PORT d[9] (2167:2167:2167) (2159:2159:2159))
        (PORT d[10] (2727:2727:2727) (2700:2700:2700))
        (PORT d[11] (2351:2351:2351) (2310:2310:2310))
        (PORT d[12] (2638:2638:2638) (2595:2595:2595))
        (PORT clk (2140:2140:2140) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2125:2125:2125))
        (PORT d[0] (1917:1917:1917) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1918:1918:1918))
        (PORT asdata (1027:1027:1027) (1020:1020:1020))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1125w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (881:881:881))
        (PORT datab (612:612:612) (668:668:668))
        (PORT datac (233:233:233) (281:281:281))
        (PORT datad (949:949:949) (931:931:931))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1215w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (411:411:411))
        (PORT datac (410:410:410) (399:399:399))
        (PORT datad (407:407:407) (393:393:393))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2906:2906:2906))
        (PORT clk (3516:3516:3516) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (3030:3030:3030))
        (PORT d[1] (2559:2559:2559) (2589:2589:2589))
        (PORT d[2] (3032:3032:3032) (3094:3094:3094))
        (PORT d[3] (3656:3656:3656) (3726:3726:3726))
        (PORT d[4] (3016:3016:3016) (3110:3110:3110))
        (PORT d[5] (3293:3293:3293) (3229:3229:3229))
        (PORT d[6] (3057:3057:3057) (3168:3168:3168))
        (PORT d[7] (3060:3060:3060) (3035:3035:3035))
        (PORT d[8] (1958:1958:1958) (2025:2025:2025))
        (PORT d[9] (3206:3206:3206) (3269:3269:3269))
        (PORT d[10] (2767:2767:2767) (2780:2780:2780))
        (PORT d[11] (3428:3428:3428) (3477:3477:3477))
        (PORT d[12] (3964:3964:3964) (4036:4036:4036))
        (PORT clk (3513:3513:3513) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2382:2382:2382))
        (PORT clk (3513:3513:3513) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3548:3548:3548))
        (PORT d[0] (3056:3056:3056) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2781:2781:2781))
        (PORT d[1] (2975:2975:2975) (2931:2931:2931))
        (PORT d[2] (3202:3202:3202) (3233:3233:3233))
        (PORT d[3] (3880:3880:3880) (4017:4017:4017))
        (PORT d[4] (3141:3141:3141) (3259:3259:3259))
        (PORT d[5] (3125:3125:3125) (3115:3115:3115))
        (PORT d[6] (3633:3633:3633) (3596:3596:3596))
        (PORT d[7] (2285:2285:2285) (2219:2219:2219))
        (PORT d[8] (1885:1885:1885) (1891:1891:1891))
        (PORT d[9] (1846:1846:1846) (1848:1848:1848))
        (PORT d[10] (2736:2736:2736) (2733:2733:2733))
        (PORT d[11] (2082:2082:2082) (2056:2056:2056))
        (PORT d[12] (2349:2349:2349) (2299:2299:2299))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2153:2153:2153))
        (PORT d[0] (1833:1833:1833) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2148:2148:2148))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2294:2294:2294))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1918:1918:1918))
        (PORT asdata (773:773:773) (794:794:794))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (886:886:886))
        (PORT datab (3620:3620:3620) (3607:3607:3607))
        (PORT datac (718:718:718) (678:678:678))
        (PORT datad (4970:4970:4970) (4828:4828:4828))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1135w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (880:880:880))
        (PORT datab (611:611:611) (667:667:667))
        (PORT datac (232:232:232) (280:280:280))
        (PORT datad (948:948:948) (930:930:930))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1226w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (410:410:410))
        (PORT datac (409:409:409) (398:398:398))
        (PORT datad (406:406:406) (392:392:392))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2583:2583:2583))
        (PORT clk (3430:3430:3430) (3438:3438:3438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2735:2735:2735))
        (PORT d[1] (2529:2529:2529) (2550:2550:2550))
        (PORT d[2] (3013:3013:3013) (3061:3061:3061))
        (PORT d[3] (3310:3310:3310) (3388:3388:3388))
        (PORT d[4] (2888:2888:2888) (2904:2904:2904))
        (PORT d[5] (2998:2998:2998) (2922:2922:2922))
        (PORT d[6] (3392:3392:3392) (3489:3489:3489))
        (PORT d[7] (3041:3041:3041) (3002:3002:3002))
        (PORT d[8] (1876:1876:1876) (1901:1901:1901))
        (PORT d[9] (3286:3286:3286) (3368:3368:3368))
        (PORT d[10] (2520:2520:2520) (2550:2550:2550))
        (PORT d[11] (3239:3239:3239) (3297:3297:3297))
        (PORT d[12] (3556:3556:3556) (3603:3603:3603))
        (PORT clk (3427:3427:3427) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2178:2178:2178))
        (PORT clk (3427:3427:3427) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3430:3430:3430) (3438:3438:3438))
        (PORT d[0] (2846:2846:2846) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2793:2793:2793))
        (PORT d[1] (2995:2995:2995) (2950:2950:2950))
        (PORT d[2] (2883:2883:2883) (2928:2928:2928))
        (PORT d[3] (4218:4218:4218) (4337:4337:4337))
        (PORT d[4] (3066:3066:3066) (3150:3150:3150))
        (PORT d[5] (2768:2768:2768) (2764:2764:2764))
        (PORT d[6] (3289:3289:3289) (3260:3260:3260))
        (PORT d[7] (3020:3020:3020) (2969:2969:2969))
        (PORT d[8] (1567:1567:1567) (1581:1581:1581))
        (PORT d[9] (2190:2190:2190) (2182:2182:2182))
        (PORT d[10] (2704:2704:2704) (2693:2693:2693))
        (PORT d[11] (2346:2346:2346) (2306:2306:2306))
        (PORT d[12] (2675:2675:2675) (2630:2630:2630))
        (PORT clk (2145:2145:2145) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2135:2135:2135))
        (PORT d[0] (1877:1877:1877) (1793:1793:1793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2144:2144:2144) (1949:1949:1949))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (3587:3587:3587) (3579:3579:3579))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2294:2294:2294))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1918:1918:1918))
        (PORT asdata (1016:1016:1016) (1011:1011:1011))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1165w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (880:880:880))
        (PORT datab (612:612:612) (667:667:667))
        (PORT datac (233:233:233) (280:280:280))
        (PORT datad (948:948:948) (930:930:930))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1259w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (330:330:330))
        (PORT datac (240:240:240) (281:281:281))
        (PORT datad (241:241:241) (272:272:272))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2705:2705:2705))
        (PORT clk (3781:3781:3781) (3812:3812:3812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3203:3203:3203))
        (PORT d[1] (3166:3166:3166) (3175:3175:3175))
        (PORT d[2] (3117:3117:3117) (3223:3223:3223))
        (PORT d[3] (3541:3541:3541) (3545:3545:3545))
        (PORT d[4] (3362:3362:3362) (3461:3461:3461))
        (PORT d[5] (3523:3523:3523) (3542:3542:3542))
        (PORT d[6] (3773:3773:3773) (3898:3898:3898))
        (PORT d[7] (2910:2910:2910) (2960:2960:2960))
        (PORT d[8] (2767:2767:2767) (2855:2855:2855))
        (PORT d[9] (3574:3574:3574) (3646:3646:3646))
        (PORT d[10] (2577:2577:2577) (2636:2636:2636))
        (PORT d[11] (4029:4029:4029) (4136:4136:4136))
        (PORT d[12] (3691:3691:3691) (3788:3788:3788))
        (PORT clk (3778:3778:3778) (3808:3808:3808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2352:2352:2352))
        (PORT clk (3778:3778:3778) (3808:3808:3808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3812:3812:3812))
        (PORT d[0] (2918:2918:2918) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3813:3813:3813))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3813:3813:3813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3813:3813:3813))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3813:3813:3813))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3339:3339:3339))
        (PORT d[1] (3381:3381:3381) (3354:3354:3354))
        (PORT d[2] (2985:2985:2985) (3090:3090:3090))
        (PORT d[3] (4175:4175:4175) (4285:4285:4285))
        (PORT d[4] (3176:3176:3176) (3307:3307:3307))
        (PORT d[5] (3449:3449:3449) (3487:3487:3487))
        (PORT d[6] (3859:3859:3859) (3779:3779:3779))
        (PORT d[7] (2751:2751:2751) (2732:2732:2732))
        (PORT d[8] (1991:1991:1991) (2039:2039:2039))
        (PORT d[9] (2559:2559:2559) (2596:2596:2596))
        (PORT d[10] (3225:3225:3225) (3232:3232:3232))
        (PORT d[11] (2469:2469:2469) (2469:2469:2469))
        (PORT d[12] (2829:2829:2829) (2846:2846:2846))
        (PORT clk (2167:2167:2167) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2156:2156:2156))
        (PORT d[0] (2249:2249:2249) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1155w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (878:878:878))
        (PORT datab (609:609:609) (664:664:664))
        (PORT datac (231:231:231) (278:278:278))
        (PORT datad (948:948:948) (930:930:930))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1248w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (330:330:330))
        (PORT datac (240:240:240) (281:281:281))
        (PORT datad (242:242:242) (273:273:273))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2331:2331:2331))
        (PORT clk (3398:3398:3398) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2775:2775:2775))
        (PORT d[1] (2536:2536:2536) (2558:2558:2558))
        (PORT d[2] (2723:2723:2723) (2800:2800:2800))
        (PORT d[3] (3632:3632:3632) (3702:3702:3702))
        (PORT d[4] (3219:3219:3219) (3219:3219:3219))
        (PORT d[5] (2981:2981:2981) (2923:2923:2923))
        (PORT d[6] (3411:3411:3411) (3506:3506:3506))
        (PORT d[7] (3007:3007:3007) (2983:2983:2983))
        (PORT d[8] (1851:1851:1851) (1886:1886:1886))
        (PORT d[9] (3191:3191:3191) (3252:3252:3252))
        (PORT d[10] (2510:2510:2510) (2542:2542:2542))
        (PORT d[11] (3270:3270:3270) (3323:3323:3323))
        (PORT d[12] (3579:3579:3579) (3618:3618:3618))
        (PORT clk (3395:3395:3395) (3402:3402:3402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (1993:1993:1993))
        (PORT clk (3395:3395:3395) (3402:3402:3402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3406:3406:3406))
        (PORT d[0] (2617:2617:2617) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3407:3407:3407))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3407:3407:3407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3407:3407:3407))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3407:3407:3407))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3106:3106:3106))
        (PORT d[1] (2987:2987:2987) (2944:2944:2944))
        (PORT d[2] (2665:2665:2665) (2749:2749:2749))
        (PORT d[3] (4282:4282:4282) (4396:4396:4396))
        (PORT d[4] (2784:2784:2784) (2904:2904:2904))
        (PORT d[5] (2776:2776:2776) (2773:2773:2773))
        (PORT d[6] (3297:3297:3297) (3268:3268:3268))
        (PORT d[7] (2407:2407:2407) (2385:2385:2385))
        (PORT d[8] (1529:1529:1529) (1544:1544:1544))
        (PORT d[9] (2168:2168:2168) (2158:2158:2158))
        (PORT d[10] (2802:2802:2802) (2782:2782:2782))
        (PORT d[11] (2237:2237:2237) (2180:2180:2180))
        (PORT d[12] (2351:2351:2351) (2308:2308:2308))
        (PORT clk (2150:2150:2150) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (PORT d[0] (1829:1829:1829) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2136:2136:2136))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1145w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (879:879:879))
        (PORT datab (609:609:609) (664:664:664))
        (PORT datac (231:231:231) (278:278:278))
        (PORT datad (948:948:948) (930:930:930))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1237w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (328:328:328))
        (PORT datac (238:238:238) (279:279:279))
        (PORT datad (240:240:240) (271:271:271))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2736:2736:2736))
        (PORT clk (3622:3622:3622) (3701:3701:3701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3375:3375:3375))
        (PORT d[1] (3817:3817:3817) (3822:3822:3822))
        (PORT d[2] (3087:3087:3087) (3183:3183:3183))
        (PORT d[3] (3117:3117:3117) (3266:3266:3266))
        (PORT d[4] (2674:2674:2674) (2703:2703:2703))
        (PORT d[5] (2881:2881:2881) (2917:2917:2917))
        (PORT d[6] (3490:3490:3490) (3638:3638:3638))
        (PORT d[7] (2884:2884:2884) (2932:2932:2932))
        (PORT d[8] (2629:2629:2629) (2689:2689:2689))
        (PORT d[9] (3547:3547:3547) (3598:3598:3598))
        (PORT d[10] (2902:2902:2902) (2952:2952:2952))
        (PORT d[11] (3328:3328:3328) (3446:3446:3446))
        (PORT d[12] (4272:4272:4272) (4323:4323:4323))
        (PORT clk (3619:3619:3619) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2710:2710:2710))
        (PORT clk (3619:3619:3619) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3622:3622:3622) (3701:3701:3701))
        (PORT d[0] (3317:3317:3317) (3264:3264:3264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3623:3623:3623) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3623:3623:3623) (3702:3702:3702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3623:3623:3623) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3623:3623:3623) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3382:3382:3382))
        (PORT d[1] (3966:3966:3966) (3904:3904:3904))
        (PORT d[2] (2555:2555:2555) (2607:2607:2607))
        (PORT d[3] (3849:3849:3849) (3965:3965:3965))
        (PORT d[4] (3703:3703:3703) (3810:3810:3810))
        (PORT d[5] (3887:3887:3887) (3926:3926:3926))
        (PORT d[6] (3868:3868:3868) (3803:3803:3803))
        (PORT d[7] (3044:3044:3044) (3017:3017:3017))
        (PORT d[8] (2706:2706:2706) (2755:2755:2755))
        (PORT d[9] (2605:2605:2605) (2625:2625:2625))
        (PORT d[10] (3148:3148:3148) (3143:3143:3143))
        (PORT d[11] (2822:2822:2822) (2829:2829:2829))
        (PORT d[12] (2718:2718:2718) (2693:2693:2693))
        (PORT clk (2143:2143:2143) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (PORT d[0] (2324:2324:2324) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2127:2127:2127))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1440:1440:1440))
        (PORT datab (3627:3627:3627) (3616:3616:3616))
        (PORT datac (2077:2077:2077) (1980:1980:1980))
        (PORT datad (4967:4967:4967) (4825:4825:4825))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1175w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (886:886:886))
        (PORT datab (617:617:617) (674:674:674))
        (PORT datac (238:238:238) (286:286:286))
        (PORT datad (949:949:949) (931:931:931))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1270w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (430:430:430))
        (PORT datac (410:410:410) (398:398:398))
        (PORT datad (386:386:386) (374:374:374))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2247:2247:2247))
        (PORT clk (3517:3517:3517) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (3033:3033:3033))
        (PORT d[1] (2548:2548:2548) (2588:2588:2588))
        (PORT d[2] (3038:3038:3038) (3099:3099:3099))
        (PORT d[3] (3957:3957:3957) (4012:4012:4012))
        (PORT d[4] (2717:2717:2717) (2819:2819:2819))
        (PORT d[5] (3325:3325:3325) (3261:3261:3261))
        (PORT d[6] (3077:3077:3077) (3186:3186:3186))
        (PORT d[7] (3120:3120:3120) (3141:3141:3141))
        (PORT d[8] (2562:2562:2562) (2606:2606:2606))
        (PORT d[9] (3650:3650:3650) (3724:3724:3724))
        (PORT d[10] (2811:2811:2811) (2836:2836:2836))
        (PORT d[11] (3163:3163:3163) (3220:3220:3220))
        (PORT d[12] (3931:3931:3931) (4004:4004:4004))
        (PORT clk (3514:3514:3514) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2454:2454:2454))
        (PORT clk (3514:3514:3514) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3559:3559:3559))
        (PORT d[0] (2820:2820:2820) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3518:3518:3518) (3560:3560:3560))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3518:3518:3518) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3518:3518:3518) (3560:3560:3560))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3518:3518:3518) (3560:3560:3560))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3108:3108:3108))
        (PORT d[1] (2991:2991:2991) (2947:2947:2947))
        (PORT d[2] (3499:3499:3499) (3516:3516:3516))
        (PORT d[3] (3958:3958:3958) (4088:4088:4088))
        (PORT d[4] (3149:3149:3149) (3268:3268:3268))
        (PORT d[5] (3327:3327:3327) (3423:3423:3423))
        (PORT d[6] (3667:3667:3667) (3627:3627:3627))
        (PORT d[7] (2283:2283:2283) (2230:2230:2230))
        (PORT d[8] (1842:1842:1842) (1853:1853:1853))
        (PORT d[9] (1823:1823:1823) (1823:1823:1823))
        (PORT d[10] (2751:2751:2751) (2733:2733:2733))
        (PORT d[11] (2051:2051:2051) (2018:2018:2018))
        (PORT d[12] (2056:2056:2056) (2020:2020:2020))
        (PORT clk (2166:2166:2166) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2157:2157:2157))
        (PORT d[0] (1592:1592:1592) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (1939:1939:1939))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1226:1226:1226) (1134:1134:1134))
        (PORT datad (4968:4968:4968) (4826:4826:4826))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2261:2261:2261) (2226:2226:2226))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (386:386:386))
        (PORT datab (297:297:297) (374:374:374))
        (PORT datad (271:271:271) (344:344:344))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1141:1141:1141))
        (PORT datab (1295:1295:1295) (1256:1256:1256))
        (PORT datad (366:366:366) (350:350:350))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1386:1386:1386))
        (PORT datab (296:296:296) (373:373:373))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (369:369:369))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (704:704:704))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (372:372:372) (355:355:355))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (3157:3157:3157) (2940:2940:2940))
        (PORT datac (3178:3178:3178) (3114:3114:3114))
        (PORT datad (3481:3481:3481) (3374:3374:3374))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (3156:3156:3156) (2940:2940:2940))
        (PORT datad (3481:3481:3481) (3374:3374:3374))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (464:464:464) (498:498:498))
        (PORT datac (257:257:257) (331:331:331))
        (PORT datad (457:457:457) (481:481:481))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1165w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (423:423:423))
        (PORT datab (308:308:308) (390:390:390))
        (PORT datac (469:469:469) (503:503:503))
        (PORT datad (427:427:427) (412:412:412))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2308:2308:2308))
        (PORT clk (2585:2585:2585) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1725:1725:1725))
        (PORT d[1] (2425:2425:2425) (2422:2422:2422))
        (PORT d[2] (2549:2549:2549) (2528:2528:2528))
        (PORT d[3] (2201:2201:2201) (2276:2276:2276))
        (PORT d[4] (2081:2081:2081) (2056:2056:2056))
        (PORT d[5] (2478:2478:2478) (2496:2496:2496))
        (PORT d[6] (2322:2322:2322) (2262:2262:2262))
        (PORT d[7] (2688:2688:2688) (2637:2637:2637))
        (PORT d[8] (3103:3103:3103) (3119:3119:3119))
        (PORT d[9] (2668:2668:2668) (2642:2642:2642))
        (PORT d[10] (2377:2377:2377) (2342:2342:2342))
        (PORT d[11] (2359:2359:2359) (2297:2297:2297))
        (PORT d[12] (3161:3161:3161) (3088:3088:3088))
        (PORT clk (2582:2582:2582) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (1870:1870:1870))
        (PORT clk (2582:2582:2582) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2585:2585:2585) (2555:2555:2555))
        (PORT d[0] (2512:2512:2512) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2586:2586:2586) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3593:3593:3593))
        (PORT d[1] (4049:4049:4049) (4042:4042:4042))
        (PORT d[2] (2164:2164:2164) (2190:2190:2190))
        (PORT d[3] (2300:2300:2300) (2354:2354:2354))
        (PORT d[4] (3166:3166:3166) (3189:3189:3189))
        (PORT d[5] (2743:2743:2743) (2727:2727:2727))
        (PORT d[6] (3226:3226:3226) (3180:3180:3180))
        (PORT d[7] (2708:2708:2708) (2626:2626:2626))
        (PORT d[8] (2524:2524:2524) (2571:2571:2571))
        (PORT d[9] (2600:2600:2600) (2523:2523:2523))
        (PORT d[10] (2731:2731:2731) (2729:2729:2729))
        (PORT d[11] (2475:2475:2475) (2433:2433:2433))
        (PORT d[12] (2642:2642:2642) (2614:2614:2614))
        (PORT clk (2193:2193:2193) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (PORT d[0] (1766:1766:1766) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (409:409:409) (432:432:432))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1125w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (780:780:780))
        (PORT datab (553:553:553) (578:578:578))
        (PORT datac (659:659:659) (659:659:659))
        (PORT datad (641:641:641) (601:601:601))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1875:1875:1875))
        (PORT clk (2945:2945:2945) (2926:2926:2926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1900:1900:1900))
        (PORT d[1] (1422:1422:1422) (1418:1418:1418))
        (PORT d[2] (1105:1105:1105) (1121:1121:1121))
        (PORT d[3] (1168:1168:1168) (1182:1182:1182))
        (PORT d[4] (1118:1118:1118) (1122:1122:1122))
        (PORT d[5] (1116:1116:1116) (1117:1117:1117))
        (PORT d[6] (2436:2436:2436) (2440:2440:2440))
        (PORT d[7] (1414:1414:1414) (1413:1413:1413))
        (PORT d[8] (1424:1424:1424) (1433:1433:1433))
        (PORT d[9] (1805:1805:1805) (1716:1716:1716))
        (PORT d[10] (1405:1405:1405) (1400:1400:1400))
        (PORT d[11] (1365:1365:1365) (1354:1354:1354))
        (PORT d[12] (1734:1734:1734) (1715:1715:1715))
        (PORT clk (2942:2942:2942) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1207:1207:1207))
        (PORT clk (2942:2942:2942) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2926:2926:2926))
        (PORT d[0] (1837:1837:1837) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2449:2449:2449))
        (PORT d[1] (1970:1970:1970) (1916:1916:1916))
        (PORT d[2] (2823:2823:2823) (2841:2841:2841))
        (PORT d[3] (1911:1911:1911) (1938:1938:1938))
        (PORT d[4] (1451:1451:1451) (1443:1443:1443))
        (PORT d[5] (2037:2037:2037) (2027:2027:2027))
        (PORT d[6] (1914:1914:1914) (1839:1839:1839))
        (PORT d[7] (1401:1401:1401) (1364:1364:1364))
        (PORT d[8] (1493:1493:1493) (1459:1459:1459))
        (PORT d[9] (1348:1348:1348) (1299:1299:1299))
        (PORT d[10] (2037:2037:2037) (1976:1976:1976))
        (PORT d[11] (1408:1408:1408) (1371:1371:1371))
        (PORT d[12] (1479:1479:1479) (1448:1448:1448))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (PORT d[0] (1019:1019:1019) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1125w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (883:883:883))
        (PORT datab (435:435:435) (423:423:423))
        (PORT datac (462:462:462) (512:512:512))
        (PORT datad (566:566:566) (628:628:628))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2018:2018:2018))
        (PORT clk (2502:2502:2502) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2503:2503:2503))
        (PORT d[1] (2406:2406:2406) (2290:2290:2290))
        (PORT d[2] (2175:2175:2175) (2206:2206:2206))
        (PORT d[3] (1832:1832:1832) (1886:1886:1886))
        (PORT d[4] (2211:2211:2211) (2255:2255:2255))
        (PORT d[5] (2653:2653:2653) (2619:2619:2619))
        (PORT d[6] (2300:2300:2300) (2361:2361:2361))
        (PORT d[7] (2338:2338:2338) (2318:2318:2318))
        (PORT d[8] (2792:2792:2792) (2823:2823:2823))
        (PORT d[9] (2367:2367:2367) (2376:2376:2376))
        (PORT d[10] (2419:2419:2419) (2413:2413:2413))
        (PORT d[11] (2151:2151:2151) (2178:2178:2178))
        (PORT d[12] (2552:2552:2552) (2527:2527:2527))
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2010:2010:2010))
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (PORT d[0] (2770:2770:2770) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2591:2591:2591))
        (PORT d[1] (3661:3661:3661) (3610:3610:3610))
        (PORT d[2] (4075:4075:4075) (4165:4165:4165))
        (PORT d[3] (2586:2586:2586) (2633:2633:2633))
        (PORT d[4] (2947:2947:2947) (2897:2897:2897))
        (PORT d[5] (2505:2505:2505) (2506:2506:2506))
        (PORT d[6] (2766:2766:2766) (2644:2644:2644))
        (PORT d[7] (3099:3099:3099) (3083:3083:3083))
        (PORT d[8] (2343:2343:2343) (2302:2302:2302))
        (PORT d[9] (2689:2689:2689) (2665:2665:2665))
        (PORT d[10] (2679:2679:2679) (2641:2641:2641))
        (PORT d[11] (2274:2274:2274) (2311:2311:2311))
        (PORT d[12] (2196:2196:2196) (2198:2198:2198))
        (PORT clk (2120:2120:2120) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2106:2106:2106))
        (PORT d[0] (1874:1874:1874) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2101:2101:2101))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1524:1524:1524))
        (PORT datab (1958:1958:1958) (1898:1898:1898))
        (PORT datac (2980:2980:2980) (2982:2982:2982))
        (PORT datad (2434:2434:2434) (2295:2295:2295))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1165w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (780:780:780))
        (PORT datab (504:504:504) (544:544:544))
        (PORT datac (414:414:414) (411:411:411))
        (PORT datad (504:504:504) (540:540:540))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2652:2652:2652))
        (PORT clk (2367:2367:2367) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1942:1942:1942))
        (PORT d[1] (2927:2927:2927) (2952:2952:2952))
        (PORT d[2] (2575:2575:2575) (2633:2633:2633))
        (PORT d[3] (1903:1903:1903) (1966:1966:1966))
        (PORT d[4] (1895:1895:1895) (1930:1930:1930))
        (PORT d[5] (2702:2702:2702) (2726:2726:2726))
        (PORT d[6] (2267:2267:2267) (2326:2326:2326))
        (PORT d[7] (2684:2684:2684) (2682:2682:2682))
        (PORT d[8] (2669:2669:2669) (2633:2633:2633))
        (PORT d[9] (2437:2437:2437) (2459:2459:2459))
        (PORT d[10] (2418:2418:2418) (2450:2450:2450))
        (PORT d[11] (2532:2532:2532) (2595:2595:2595))
        (PORT d[12] (3268:3268:3268) (3260:3260:3260))
        (PORT clk (2364:2364:2364) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2018:2018:2018))
        (PORT clk (2364:2364:2364) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2364:2364:2364))
        (PORT d[0] (2623:2623:2623) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3272:3272:3272))
        (PORT d[1] (4001:4001:4001) (3936:3936:3936))
        (PORT d[2] (3392:3392:3392) (3497:3497:3497))
        (PORT d[3] (3325:3325:3325) (3370:3370:3370))
        (PORT d[4] (3397:3397:3397) (3372:3372:3372))
        (PORT d[5] (2747:2747:2747) (2750:2750:2750))
        (PORT d[6] (3468:3468:3468) (3478:3478:3478))
        (PORT d[7] (2795:2795:2795) (2798:2798:2798))
        (PORT d[8] (2580:2580:2580) (2623:2623:2623))
        (PORT d[9] (3158:3158:3158) (3154:3154:3154))
        (PORT d[10] (3050:3050:3050) (3003:3003:3003))
        (PORT d[11] (2614:2614:2614) (2664:2664:2664))
        (PORT d[12] (2485:2485:2485) (2476:2476:2476))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (PORT d[0] (2224:2224:2224) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1244:1244:1244))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (2977:2977:2977) (2978:2978:2978))
        (PORT datad (1750:1750:1750) (1622:1622:1622))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1145w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (549:549:549))
        (PORT datab (616:616:616) (672:672:672))
        (PORT datac (807:807:807) (841:841:841))
        (PORT datad (244:244:244) (269:269:269))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3353:3353:3353))
        (PORT clk (3539:3539:3539) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2843:2843:2843))
        (PORT d[1] (2861:2861:2861) (2889:2889:2889))
        (PORT d[2] (3078:3078:3078) (3181:3181:3181))
        (PORT d[3] (3778:3778:3778) (3915:3915:3915))
        (PORT d[4] (3040:3040:3040) (3111:3111:3111))
        (PORT d[5] (3979:3979:3979) (3932:3932:3932))
        (PORT d[6] (3456:3456:3456) (3588:3588:3588))
        (PORT d[7] (3193:3193:3193) (3227:3227:3227))
        (PORT d[8] (2703:2703:2703) (2779:2779:2779))
        (PORT d[9] (3538:3538:3538) (3579:3579:3579))
        (PORT d[10] (2948:2948:2948) (3025:3025:3025))
        (PORT d[11] (3676:3676:3676) (3779:3779:3779))
        (PORT d[12] (4474:4474:4474) (4495:4495:4495))
        (PORT clk (3536:3536:3536) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3094:3094:3094))
        (PORT clk (3536:3536:3536) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3539:3539:3539) (3585:3585:3585))
        (PORT d[0] (3659:3659:3659) (3624:3624:3624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3540:3540:3540) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3540:3540:3540) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3540:3540:3540) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3540:3540:3540) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3140:3140:3140))
        (PORT d[1] (4038:4038:4038) (4011:4011:4011))
        (PORT d[2] (3214:3214:3214) (3265:3265:3265))
        (PORT d[3] (3471:3471:3471) (3596:3596:3596))
        (PORT d[4] (3713:3713:3713) (3829:3829:3829))
        (PORT d[5] (3139:3139:3139) (3180:3180:3180))
        (PORT d[6] (4175:4175:4175) (4089:4089:4089))
        (PORT d[7] (3356:3356:3356) (3320:3320:3320))
        (PORT d[8] (2649:2649:2649) (2700:2700:2700))
        (PORT d[9] (2960:2960:2960) (2992:2992:2992))
        (PORT d[10] (3204:3204:3204) (3219:3219:3219))
        (PORT d[11] (2828:2828:2828) (2835:2835:2835))
        (PORT d[12] (2780:2780:2780) (2767:2767:2767))
        (PORT clk (2180:2180:2180) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (PORT d[0] (2378:2378:2378) (2356:2356:2356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1098w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (551:551:551))
        (PORT datab (618:618:618) (674:674:674))
        (PORT datac (808:808:808) (842:842:842))
        (PORT datad (244:244:244) (269:269:269))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3153:3153:3153))
        (PORT clk (3467:3467:3467) (3491:3491:3491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2907:2907:2907))
        (PORT d[1] (3197:3197:3197) (3206:3206:3206))
        (PORT d[2] (3074:3074:3074) (3137:3137:3137))
        (PORT d[3] (3692:3692:3692) (3814:3814:3814))
        (PORT d[4] (2961:2961:2961) (3009:3009:3009))
        (PORT d[5] (3718:3718:3718) (3688:3688:3688))
        (PORT d[6] (3790:3790:3790) (3944:3944:3944))
        (PORT d[7] (3581:3581:3581) (3657:3657:3657))
        (PORT d[8] (2992:2992:2992) (3052:3052:3052))
        (PORT d[9] (3204:3204:3204) (3243:3243:3243))
        (PORT d[10] (3259:3259:3259) (3318:3318:3318))
        (PORT d[11] (3709:3709:3709) (3835:3835:3835))
        (PORT d[12] (3815:3815:3815) (3868:3868:3868))
        (PORT clk (3464:3464:3464) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3053:3053:3053))
        (PORT clk (3464:3464:3464) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3491:3491:3491))
        (PORT d[0] (3658:3658:3658) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3468:3468:3468) (3492:3492:3492))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3468:3468:3468) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3468:3468:3468) (3492:3492:3492))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3468:3468:3468) (3492:3492:3492))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3143:3143:3143))
        (PORT d[1] (4363:4363:4363) (4324:4324:4324))
        (PORT d[2] (2914:2914:2914) (2965:2965:2965))
        (PORT d[3] (3398:3398:3398) (3485:3485:3485))
        (PORT d[4] (3509:3509:3509) (3650:3650:3650))
        (PORT d[5] (3160:3160:3160) (3184:3184:3184))
        (PORT d[6] (4180:4180:4180) (4093:4093:4093))
        (PORT d[7] (3116:3116:3116) (3121:3121:3121))
        (PORT d[8] (2615:2615:2615) (2661:2661:2661))
        (PORT d[9] (2980:2980:2980) (3013:3013:3013))
        (PORT d[10] (3162:3162:3162) (3177:3177:3177))
        (PORT d[11] (3187:3187:3187) (3178:3178:3178))
        (PORT d[12] (3090:3090:3090) (3080:3080:3080))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (PORT d[0] (2472:2472:2472) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1145w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (415:415:415))
        (PORT datab (303:303:303) (385:385:385))
        (PORT datac (230:230:230) (259:259:259))
        (PORT datad (272:272:272) (334:334:334))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2585:2585:2585))
        (PORT clk (2710:2710:2710) (2723:2723:2723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2360:2360:2360))
        (PORT d[1] (2715:2715:2715) (2698:2698:2698))
        (PORT d[2] (2939:2939:2939) (2950:2950:2950))
        (PORT d[3] (2919:2919:2919) (2981:2981:2981))
        (PORT d[4] (2659:2659:2659) (2703:2703:2703))
        (PORT d[5] (2475:2475:2475) (2520:2520:2520))
        (PORT d[6] (3270:3270:3270) (3328:3328:3328))
        (PORT d[7] (2576:2576:2576) (2619:2619:2619))
        (PORT d[8] (2762:2762:2762) (2885:2885:2885))
        (PORT d[9] (3472:3472:3472) (3534:3534:3534))
        (PORT d[10] (2808:2808:2808) (2844:2844:2844))
        (PORT d[11] (2637:2637:2637) (2726:2726:2726))
        (PORT d[12] (3380:3380:3380) (3386:3386:3386))
        (PORT clk (2707:2707:2707) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (2588:2588:2588))
        (PORT clk (2707:2707:2707) (2719:2719:2719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2723:2723:2723))
        (PORT d[0] (3302:3302:3302) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2724:2724:2724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2724:2724:2724))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2724:2724:2724))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3289:3289:3289))
        (PORT d[1] (3960:3960:3960) (3939:3939:3939))
        (PORT d[2] (2959:2959:2959) (3013:3013:3013))
        (PORT d[3] (2746:2746:2746) (2836:2836:2836))
        (PORT d[4] (3747:3747:3747) (3868:3868:3868))
        (PORT d[5] (2746:2746:2746) (2771:2771:2771))
        (PORT d[6] (3498:3498:3498) (3429:3429:3429))
        (PORT d[7] (3190:3190:3190) (3207:3207:3207))
        (PORT d[8] (2434:2434:2434) (2421:2421:2421))
        (PORT d[9] (2817:2817:2817) (2799:2799:2799))
        (PORT d[10] (2603:2603:2603) (2547:2547:2547))
        (PORT d[11] (2823:2823:2823) (2722:2722:2722))
        (PORT d[12] (2712:2712:2712) (2686:2686:2686))
        (PORT clk (2182:2182:2182) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2168:2168:2168))
        (PORT d[0] (2162:2162:2162) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1098w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (776:776:776))
        (PORT datab (501:501:501) (541:541:541))
        (PORT datac (418:418:418) (416:416:416))
        (PORT datad (499:499:499) (534:534:534))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2326:2326:2326))
        (PORT clk (2793:2793:2793) (2815:2815:2815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2624:2624:2624))
        (PORT d[1] (2983:2983:2983) (2942:2942:2942))
        (PORT d[2] (2573:2573:2573) (2604:2604:2604))
        (PORT d[3] (2905:2905:2905) (2953:2953:2953))
        (PORT d[4] (2558:2558:2558) (2581:2581:2581))
        (PORT d[5] (2797:2797:2797) (2818:2818:2818))
        (PORT d[6] (3272:3272:3272) (3330:3330:3330))
        (PORT d[7] (2823:2823:2823) (2862:2862:2862))
        (PORT d[8] (2782:2782:2782) (2905:2905:2905))
        (PORT d[9] (3430:3430:3430) (3484:3484:3484))
        (PORT d[10] (3145:3145:3145) (3159:3159:3159))
        (PORT d[11] (3309:3309:3309) (3408:3408:3408))
        (PORT d[12] (3420:3420:3420) (3422:3422:3422))
        (PORT clk (2790:2790:2790) (2811:2811:2811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2473:2473:2473))
        (PORT clk (2790:2790:2790) (2811:2811:2811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2815:2815:2815))
        (PORT d[0] (3043:3043:3043) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2816:2816:2816))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2781:2781:2781))
        (PORT d[1] (4052:4052:4052) (4051:4051:4051))
        (PORT d[2] (2617:2617:2617) (2708:2708:2708))
        (PORT d[3] (2748:2748:2748) (2834:2834:2834))
        (PORT d[4] (2898:2898:2898) (2974:2974:2974))
        (PORT d[5] (2986:2986:2986) (2965:2965:2965))
        (PORT d[6] (3502:3502:3502) (3431:3431:3431))
        (PORT d[7] (3473:3473:3473) (3476:3476:3476))
        (PORT d[8] (2413:2413:2413) (2420:2420:2420))
        (PORT d[9] (2734:2734:2734) (2737:2737:2737))
        (PORT d[10] (2880:2880:2880) (2817:2817:2817))
        (PORT d[11] (2835:2835:2835) (2734:2734:2734))
        (PORT d[12] (2747:2747:2747) (2721:2721:2721))
        (PORT clk (2195:2195:2195) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (PORT d[0] (2069:2069:2069) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1500:1500:1500))
        (PORT datab (1968:1968:1968) (1878:1878:1878))
        (PORT datac (2978:2978:2978) (2979:2979:2979))
        (PORT datad (2439:2439:2439) (2302:2302:2302))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2488:2488:2488) (2342:2342:2342))
        (PORT datab (2974:2974:2974) (2726:2726:2726))
        (PORT datac (2591:2591:2591) (2541:2541:2541))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3766:3766:3766) (3832:3832:3832))
        (PORT datab (5884:5884:5884) (5797:5797:5797))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1175w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (775:775:775))
        (PORT datab (501:501:501) (541:541:541))
        (PORT datac (648:648:648) (645:645:645))
        (PORT datad (645:645:645) (606:606:606))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2154:2154:2154))
        (PORT clk (2730:2730:2730) (2733:2733:2733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2639:2639:2639))
        (PORT d[1] (1782:1782:1782) (1770:1770:1770))
        (PORT d[2] (1851:1851:1851) (1858:1858:1858))
        (PORT d[3] (2262:2262:2262) (2350:2350:2350))
        (PORT d[4] (1798:1798:1798) (1788:1788:1788))
        (PORT d[5] (2109:2109:2109) (2107:2107:2107))
        (PORT d[6] (1748:1748:1748) (1740:1740:1740))
        (PORT d[7] (1440:1440:1440) (1445:1445:1445))
        (PORT d[8] (1715:1715:1715) (1699:1699:1699))
        (PORT d[9] (2489:2489:2489) (2432:2432:2432))
        (PORT d[10] (1692:1692:1692) (1677:1677:1677))
        (PORT d[11] (2007:2007:2007) (1958:1958:1958))
        (PORT d[12] (2483:2483:2483) (2451:2451:2451))
        (PORT clk (2727:2727:2727) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1563:1563:1563))
        (PORT clk (2727:2727:2727) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2733:2733:2733))
        (PORT d[0] (2202:2202:2202) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2734:2734:2734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2734:2734:2734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2734:2734:2734))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2734:2734:2734))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2523:2523:2523))
        (PORT d[1] (3007:3007:3007) (2920:2920:2920))
        (PORT d[2] (2450:2450:2450) (2473:2473:2473))
        (PORT d[3] (1885:1885:1885) (1913:1913:1913))
        (PORT d[4] (2134:2134:2134) (2170:2170:2170))
        (PORT d[5] (1766:1766:1766) (1769:1769:1769))
        (PORT d[6] (2591:2591:2591) (2557:2557:2557))
        (PORT d[7] (2081:2081:2081) (2024:2024:2024))
        (PORT d[8] (2266:2266:2266) (2216:2216:2216))
        (PORT d[9] (2097:2097:2097) (2038:2038:2038))
        (PORT d[10] (2210:2210:2210) (2147:2147:2147))
        (PORT d[11] (2013:2013:2013) (1945:1945:1945))
        (PORT d[12] (2154:2154:2154) (2105:2105:2105))
        (PORT clk (2144:2144:2144) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2130:2130:2130))
        (PORT d[0] (1693:1693:1693) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2125:2125:2125))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1135w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (880:880:880))
        (PORT datab (436:436:436) (424:424:424))
        (PORT datac (459:459:459) (509:509:509))
        (PORT datad (562:562:562) (624:624:624))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2170:2170:2170))
        (PORT clk (2727:2727:2727) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2008:2008:2008))
        (PORT d[1] (2142:2142:2142) (2120:2120:2120))
        (PORT d[2] (1858:1858:1858) (1863:1863:1863))
        (PORT d[3] (2277:2277:2277) (2357:2357:2357))
        (PORT d[4] (2112:2112:2112) (2082:2082:2082))
        (PORT d[5] (2117:2117:2117) (2115:2115:2115))
        (PORT d[6] (1962:1962:1962) (1921:1921:1921))
        (PORT d[7] (2024:2024:2024) (1990:1990:1990))
        (PORT d[8] (1733:1733:1733) (1715:1715:1715))
        (PORT d[9] (2694:2694:2694) (2663:2663:2663))
        (PORT d[10] (1734:1734:1734) (1720:1720:1720))
        (PORT d[11] (1711:1711:1711) (1686:1686:1686))
        (PORT d[12] (2431:2431:2431) (2404:2404:2404))
        (PORT clk (2724:2724:2724) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1816:1816:1816))
        (PORT clk (2724:2724:2724) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2722:2722:2722))
        (PORT d[0] (2475:2475:2475) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2723:2723:2723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2723:2723:2723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2723:2723:2723))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2723:2723:2723))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2841:2841:2841))
        (PORT d[1] (2990:2990:2990) (2904:2904:2904))
        (PORT d[2] (2468:2468:2468) (2492:2492:2492))
        (PORT d[3] (1919:1919:1919) (1954:1954:1954))
        (PORT d[4] (2505:2505:2505) (2525:2525:2525))
        (PORT d[5] (1772:1772:1772) (1775:1775:1775))
        (PORT d[6] (3707:3707:3707) (3577:3577:3577))
        (PORT d[7] (2386:2386:2386) (2311:2311:2311))
        (PORT d[8] (2244:2244:2244) (2203:2203:2203))
        (PORT d[9] (2596:2596:2596) (2514:2514:2514))
        (PORT d[10] (2890:2890:2890) (2827:2827:2827))
        (PORT d[11] (2052:2052:2052) (1980:1980:1980))
        (PORT d[12] (2549:2549:2549) (2434:2434:2434))
        (PORT clk (2159:2159:2159) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2144:2144:2144))
        (PORT d[0] (1614:1614:1614) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2139:2139:2139))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1135w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (781:781:781))
        (PORT datab (554:554:554) (580:580:580))
        (PORT datac (660:660:660) (660:660:660))
        (PORT datad (640:640:640) (601:601:601))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2171:2171:2171))
        (PORT clk (2719:2719:2719) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1728:1728:1728))
        (PORT d[1] (1787:1787:1787) (1778:1778:1778))
        (PORT d[2] (1822:1822:1822) (1828:1828:1828))
        (PORT d[3] (2184:2184:2184) (2259:2259:2259))
        (PORT d[4] (1796:1796:1796) (1780:1780:1780))
        (PORT d[5] (2071:2071:2071) (2078:2078:2078))
        (PORT d[6] (1781:1781:1781) (1771:1771:1771))
        (PORT d[7] (1734:1734:1734) (1715:1715:1715))
        (PORT d[8] (1760:1760:1760) (1739:1739:1739))
        (PORT d[9] (2695:2695:2695) (2664:2664:2664))
        (PORT d[10] (1975:1975:1975) (1946:1946:1946))
        (PORT d[11] (1675:1675:1675) (1651:1651:1651))
        (PORT d[12] (2404:2404:2404) (2362:2362:2362))
        (PORT clk (2716:2716:2716) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1915:1915:1915))
        (PORT clk (2716:2716:2716) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2732:2732:2732))
        (PORT d[0] (2575:2575:2575) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3094:3094:3094))
        (PORT d[1] (2990:2990:2990) (2905:2905:2905))
        (PORT d[2] (1801:1801:1801) (1825:1825:1825))
        (PORT d[3] (1928:1928:1928) (1961:1961:1961))
        (PORT d[4] (2466:2466:2466) (2487:2487:2487))
        (PORT d[5] (2047:2047:2047) (2041:2041:2041))
        (PORT d[6] (2896:2896:2896) (2847:2847:2847))
        (PORT d[7] (2070:2070:2070) (2018:2018:2018))
        (PORT d[8] (2028:2028:2028) (2008:2008:2008))
        (PORT d[9] (2098:2098:2098) (2039:2039:2039))
        (PORT d[10] (2536:2536:2536) (2446:2446:2446))
        (PORT d[11] (2026:2026:2026) (1954:1954:1954))
        (PORT d[12] (2180:2180:2180) (2130:2130:2130))
        (PORT clk (2153:2153:2153) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (PORT d[0] (1607:1607:1607) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2136:2136:2136))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (938:938:938))
        (PORT datab (996:996:996) (947:947:947))
        (PORT datac (2977:2977:2977) (2979:2979:2979))
        (PORT datad (2440:2440:2440) (2302:2302:2302))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1175w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (423:423:423))
        (PORT datab (308:308:308) (390:390:390))
        (PORT datac (469:469:469) (502:502:502))
        (PORT datad (427:427:427) (412:412:412))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2177:2177:2177))
        (PORT clk (2761:2761:2761) (2784:2784:2784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2332:2332:2332))
        (PORT d[1] (1432:1432:1432) (1426:1426:1426))
        (PORT d[2] (1479:1479:1479) (1492:1492:1492))
        (PORT d[3] (2308:2308:2308) (2394:2394:2394))
        (PORT d[4] (2142:2142:2142) (2122:2122:2122))
        (PORT d[5] (1434:1434:1434) (1428:1428:1428))
        (PORT d[6] (1432:1432:1432) (1436:1436:1436))
        (PORT d[7] (1403:1403:1403) (1408:1408:1408))
        (PORT d[8] (1481:1481:1481) (1487:1487:1487))
        (PORT d[9] (3022:3022:3022) (2976:2976:2976))
        (PORT d[10] (1386:1386:1386) (1380:1380:1380))
        (PORT d[11] (1356:1356:1356) (1348:1348:1348))
        (PORT d[12] (2086:2086:2086) (2059:2059:2059))
        (PORT clk (2758:2758:2758) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1585:1585:1585))
        (PORT clk (2758:2758:2758) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2784:2784:2784))
        (PORT d[0] (2232:2232:2232) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2523:2523:2523))
        (PORT d[1] (2650:2650:2650) (2575:2575:2575))
        (PORT d[2] (2475:2475:2475) (2501:2501:2501))
        (PORT d[3] (1867:1867:1867) (1892:1892:1892))
        (PORT d[4] (2466:2466:2466) (2483:2483:2483))
        (PORT d[5] (1801:1801:1801) (1810:1810:1810))
        (PORT d[6] (2928:2928:2928) (2869:2869:2869))
        (PORT d[7] (1750:1750:1750) (1708:1708:1708))
        (PORT d[8] (2360:2360:2360) (2328:2328:2328))
        (PORT d[9] (1748:1748:1748) (1694:1694:1694))
        (PORT d[10] (2384:2384:2384) (2314:2314:2314))
        (PORT d[11] (1719:1719:1719) (1664:1664:1664))
        (PORT d[12] (1855:1855:1855) (1821:1821:1821))
        (PORT clk (2153:2153:2153) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (PORT d[0] (1602:1602:1602) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2136:2136:2136))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3016:3016:3016) (3019:3019:3019))
        (PORT datab (1280:1280:1280) (1207:1207:1207))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1311:1311:1311) (1237:1237:1237))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1115w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (549:549:549))
        (PORT datab (616:616:616) (673:673:673))
        (PORT datac (807:807:807) (841:841:841))
        (PORT datad (244:244:244) (269:269:269))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2393:2393:2393))
        (PORT clk (2347:2347:2347) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2335:2335:2335))
        (PORT d[1] (2542:2542:2542) (2575:2575:2575))
        (PORT d[2] (2875:2875:2875) (2904:2904:2904))
        (PORT d[3] (2436:2436:2436) (2449:2449:2449))
        (PORT d[4] (2765:2765:2765) (2746:2746:2746))
        (PORT d[5] (2775:2775:2775) (2789:2789:2789))
        (PORT d[6] (2291:2291:2291) (2353:2353:2353))
        (PORT d[7] (2772:2772:2772) (2784:2784:2784))
        (PORT d[8] (2865:2865:2865) (2903:2903:2903))
        (PORT d[9] (2691:2691:2691) (2683:2683:2683))
        (PORT d[10] (2830:2830:2830) (2857:2857:2857))
        (PORT d[11] (2884:2884:2884) (2952:2952:2952))
        (PORT d[12] (3074:3074:3074) (3095:3095:3095))
        (PORT clk (2344:2344:2344) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2229:2229:2229))
        (PORT clk (2344:2344:2344) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2345:2345:2345))
        (PORT d[0] (2892:2892:2892) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2346:2346:2346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3257:3257:3257))
        (PORT d[1] (3974:3974:3974) (3932:3932:3932))
        (PORT d[2] (3027:3027:3027) (3137:3137:3137))
        (PORT d[3] (2647:2647:2647) (2726:2726:2726))
        (PORT d[4] (2961:2961:2961) (2931:2931:2931))
        (PORT d[5] (2697:2697:2697) (2702:2702:2702))
        (PORT d[6] (3406:3406:3406) (3409:3409:3409))
        (PORT d[7] (2788:2788:2788) (2786:2786:2786))
        (PORT d[8] (2880:2880:2880) (2894:2894:2894))
        (PORT d[9] (2818:2818:2818) (2815:2815:2815))
        (PORT d[10] (2719:2719:2719) (2713:2713:2713))
        (PORT d[11] (2673:2673:2673) (2725:2725:2725))
        (PORT d[12] (2917:2917:2917) (2843:2843:2843))
        (PORT clk (2186:2186:2186) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (PORT d[0] (1949:1949:1949) (1921:1921:1921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2166:2166:2166))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1155w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (PORT datab (307:307:307) (389:389:389))
        (PORT datac (468:468:468) (501:501:501))
        (PORT datad (427:427:427) (412:412:412))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2314:2314:2314))
        (PORT clk (2814:2814:2814) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2260:2260:2260))
        (PORT d[1] (2845:2845:2845) (2841:2841:2841))
        (PORT d[2] (2379:2379:2379) (2440:2440:2440))
        (PORT d[3] (2891:2891:2891) (2948:2948:2948))
        (PORT d[4] (2520:2520:2520) (2518:2518:2518))
        (PORT d[5] (2105:2105:2105) (2146:2146:2146))
        (PORT d[6] (3315:3315:3315) (3387:3387:3387))
        (PORT d[7] (2805:2805:2805) (2805:2805:2805))
        (PORT d[8] (2330:2330:2330) (2391:2391:2391))
        (PORT d[9] (2768:2768:2768) (2785:2785:2785))
        (PORT d[10] (2794:2794:2794) (2829:2829:2829))
        (PORT d[11] (2665:2665:2665) (2751:2751:2751))
        (PORT d[12] (3339:3339:3339) (3348:3348:3348))
        (PORT clk (2811:2811:2811) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2107:2107:2107))
        (PORT clk (2811:2811:2811) (2850:2850:2850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2814:2814:2814) (2854:2854:2854))
        (PORT d[0] (2691:2691:2691) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2855:2855:2855))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2855:2855:2855))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2815:2815:2815) (2855:2855:2855))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3084:3084:3084))
        (PORT d[1] (3660:3660:3660) (3637:3637:3637))
        (PORT d[2] (2820:2820:2820) (2823:2823:2823))
        (PORT d[3] (3727:3727:3727) (3794:3794:3794))
        (PORT d[4] (3053:3053:3053) (3145:3145:3145))
        (PORT d[5] (3168:3168:3168) (3183:3183:3183))
        (PORT d[6] (3303:3303:3303) (3272:3272:3272))
        (PORT d[7] (3097:3097:3097) (3085:3085:3085))
        (PORT d[8] (2169:2169:2169) (2189:2189:2189))
        (PORT d[9] (2405:2405:2405) (2402:2402:2402))
        (PORT d[10] (2801:2801:2801) (2834:2834:2834))
        (PORT d[11] (2516:2516:2516) (2403:2403:2403))
        (PORT d[12] (2482:2482:2482) (2362:2362:2362))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (PORT d[0] (2053:2053:2053) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1155w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (779:779:779))
        (PORT datab (503:503:503) (544:544:544))
        (PORT datac (414:414:414) (412:412:412))
        (PORT datad (504:504:504) (539:539:539))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2287:2287:2287))
        (PORT clk (2609:2609:2609) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2089:2089:2089))
        (PORT d[1] (2449:2449:2449) (2447:2447:2447))
        (PORT d[2] (2839:2839:2839) (2818:2818:2818))
        (PORT d[3] (2312:2312:2312) (2403:2403:2403))
        (PORT d[4] (2343:2343:2343) (2309:2309:2309))
        (PORT d[5] (2435:2435:2435) (2452:2452:2452))
        (PORT d[6] (2868:2868:2868) (2933:2933:2933))
        (PORT d[7] (2813:2813:2813) (2860:2860:2860))
        (PORT d[8] (3134:3134:3134) (3155:3155:3155))
        (PORT d[9] (2382:2382:2382) (2369:2369:2369))
        (PORT d[10] (2964:2964:2964) (2903:2903:2903))
        (PORT d[11] (2920:2920:2920) (2973:2973:2973))
        (PORT d[12] (3152:3152:3152) (3091:3091:3091))
        (PORT clk (2606:2606:2606) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (1960:1960:1960))
        (PORT clk (2606:2606:2606) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2575:2575:2575))
        (PORT d[0] (2582:2582:2582) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3529:3529:3529))
        (PORT d[1] (4085:4085:4085) (4083:4083:4083))
        (PORT d[2] (2711:2711:2711) (2809:2809:2809))
        (PORT d[3] (2265:2265:2265) (2319:2319:2319))
        (PORT d[4] (2819:2819:2819) (2849:2849:2849))
        (PORT d[5] (2391:2391:2391) (2380:2380:2380))
        (PORT d[6] (2948:2948:2948) (2914:2914:2914))
        (PORT d[7] (3210:3210:3210) (3237:3237:3237))
        (PORT d[8] (2819:2819:2819) (2845:2845:2845))
        (PORT d[9] (2621:2621:2621) (2546:2546:2546))
        (PORT d[10] (2705:2705:2705) (2694:2694:2694))
        (PORT d[11] (2474:2474:2474) (2431:2431:2431))
        (PORT d[12] (2853:2853:2853) (2746:2746:2746))
        (PORT clk (2200:2200:2200) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (PORT d[0] (2097:2097:2097) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1115w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (775:775:775))
        (PORT datab (501:501:501) (541:541:541))
        (PORT datac (419:419:419) (417:417:417))
        (PORT datad (498:498:498) (533:533:533))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2541:2541:2541))
        (PORT clk (2365:2365:2365) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2079:2079:2079))
        (PORT d[1] (2132:2132:2132) (2137:2137:2137))
        (PORT d[2] (2849:2849:2849) (2826:2826:2826))
        (PORT d[3] (2304:2304:2304) (2394:2394:2394))
        (PORT d[4] (2057:2057:2057) (2043:2043:2043))
        (PORT d[5] (2429:2429:2429) (2446:2446:2446))
        (PORT d[6] (2650:2650:2650) (2582:2582:2582))
        (PORT d[7] (2839:2839:2839) (2885:2885:2885))
        (PORT d[8] (2819:2819:2819) (2844:2844:2844))
        (PORT d[9] (2645:2645:2645) (2618:2618:2618))
        (PORT d[10] (2673:2673:2673) (2631:2631:2631))
        (PORT d[11] (2786:2786:2786) (2812:2812:2812))
        (PORT d[12] (2855:2855:2855) (2791:2791:2791))
        (PORT clk (2362:2362:2362) (2357:2357:2357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1827:1827:1827))
        (PORT clk (2362:2362:2362) (2357:2357:2357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2361:2361:2361))
        (PORT d[0] (2474:2474:2474) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3461:3461:3461))
        (PORT d[1] (4337:4337:4337) (4314:4314:4314))
        (PORT d[2] (2983:2983:2983) (3063:3063:3063))
        (PORT d[3] (2290:2290:2290) (2342:2342:2342))
        (PORT d[4] (2478:2478:2478) (2512:2512:2512))
        (PORT d[5] (2709:2709:2709) (2693:2693:2693))
        (PORT d[6] (3208:3208:3208) (3162:3162:3162))
        (PORT d[7] (2830:2830:2830) (2819:2819:2819))
        (PORT d[8] (2559:2559:2559) (2602:2602:2602))
        (PORT d[9] (2595:2595:2595) (2522:2522:2522))
        (PORT d[10] (3003:3003:3003) (2976:2976:2976))
        (PORT d[11] (2473:2473:2473) (2430:2430:2430))
        (PORT d[12] (2822:2822:2822) (2715:2715:2715))
        (PORT clk (2196:2196:2196) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2184:2184:2184))
        (PORT d[0] (2096:2096:2096) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1352:1352:1352))
        (PORT datab (1318:1318:1318) (1259:1259:1259))
        (PORT datac (2981:2981:2981) (2982:2982:2982))
        (PORT datad (2433:2433:2433) (2295:2295:2295))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1923:1923:1923))
        (PORT datab (2384:2384:2384) (2243:2243:2243))
        (PORT datac (1084:1084:1084) (977:977:977))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3766:3766:3766) (3831:3831:3831))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2719:2719:2719) (2576:2576:2576))
        (PORT datab (632:632:632) (596:596:596))
        (PORT datac (638:638:638) (588:588:588))
        (PORT datad (4531:4531:4531) (4219:4219:4219))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1519:1519:1519) (1471:1471:1471))
        (PORT datad (3652:3652:3652) (3898:3898:3898))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3948:3948:3948) (4035:4035:4035))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (967:967:967))
        (PORT datab (1509:1509:1509) (1425:1425:1425))
        (PORT datac (946:946:946) (910:910:910))
        (PORT datad (974:974:974) (925:925:925))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (3903:3903:3903))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1502:1502:1502) (1408:1408:1408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3592:3592:3592))
        (PORT clk (3487:3487:3487) (3533:3533:3533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2639:2639:2639))
        (PORT d[1] (2207:2207:2207) (2250:2250:2250))
        (PORT d[2] (1915:1915:1915) (1988:1988:1988))
        (PORT d[3] (3066:3066:3066) (3150:3150:3150))
        (PORT d[4] (2145:2145:2145) (2163:2163:2163))
        (PORT d[5] (3118:3118:3118) (3074:3074:3074))
        (PORT d[6] (2510:2510:2510) (2547:2547:2547))
        (PORT d[7] (3202:3202:3202) (3274:3274:3274))
        (PORT d[8] (3115:3115:3115) (3230:3230:3230))
        (PORT d[9] (2587:2587:2587) (2576:2576:2576))
        (PORT d[10] (2918:2918:2918) (2980:2980:2980))
        (PORT d[11] (3453:3453:3453) (3486:3486:3486))
        (PORT d[12] (3031:3031:3031) (2974:2974:2974))
        (PORT clk (3484:3484:3484) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2428:2428:2428))
        (PORT clk (3484:3484:3484) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3533:3533:3533))
        (PORT d[0] (3107:3107:3107) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3534:3534:3534))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3534:3534:3534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3534:3534:3534))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3534:3534:3534))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2504:2504:2504))
        (PORT d[1] (2765:2765:2765) (2706:2706:2706))
        (PORT d[2] (2526:2526:2526) (2495:2495:2495))
        (PORT d[3] (2837:2837:2837) (2794:2794:2794))
        (PORT d[4] (3984:3984:3984) (4032:4032:4032))
        (PORT d[5] (3888:3888:3888) (3928:3928:3928))
        (PORT d[6] (3272:3272:3272) (3252:3252:3252))
        (PORT d[7] (2498:2498:2498) (2478:2478:2478))
        (PORT d[8] (2536:2536:2536) (2563:2563:2563))
        (PORT d[9] (2424:2424:2424) (2382:2382:2382))
        (PORT d[10] (2436:2436:2436) (2395:2395:2395))
        (PORT d[11] (2293:2293:2293) (2222:2222:2222))
        (PORT d[12] (2236:2236:2236) (2147:2147:2147))
        (PORT clk (2173:2173:2173) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (PORT d[0] (1651:1651:1651) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3276:3276:3276))
        (PORT clk (3510:3510:3510) (3554:3554:3554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3197:3197:3197))
        (PORT d[1] (2501:2501:2501) (2519:2519:2519))
        (PORT d[2] (2230:2230:2230) (2281:2281:2281))
        (PORT d[3] (2732:2732:2732) (2850:2850:2850))
        (PORT d[4] (2490:2490:2490) (2514:2514:2514))
        (PORT d[5] (3495:3495:3495) (3538:3538:3538))
        (PORT d[6] (2521:2521:2521) (2567:2567:2567))
        (PORT d[7] (3259:3259:3259) (3331:3331:3331))
        (PORT d[8] (3056:3056:3056) (3174:3174:3174))
        (PORT d[9] (2742:2742:2742) (2734:2734:2734))
        (PORT d[10] (3211:3211:3211) (3251:3251:3251))
        (PORT d[11] (3300:3300:3300) (3391:3391:3391))
        (PORT d[12] (2954:2954:2954) (2920:2920:2920))
        (PORT clk (3507:3507:3507) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2669:2669:2669))
        (PORT clk (3507:3507:3507) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3510:3510:3510) (3554:3554:3554))
        (PORT d[0] (3292:3292:3292) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3555:3555:3555))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3555:3555:3555))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3555:3555:3555))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2840:2840:2840))
        (PORT d[1] (4479:4479:4479) (4484:4484:4484))
        (PORT d[2] (2860:2860:2860) (2818:2818:2818))
        (PORT d[3] (3158:3158:3158) (3107:3107:3107))
        (PORT d[4] (3678:3678:3678) (3742:3742:3742))
        (PORT d[5] (3285:3285:3285) (3348:3348:3348))
        (PORT d[6] (2946:2946:2946) (2845:2845:2845))
        (PORT d[7] (2132:2132:2132) (2128:2128:2128))
        (PORT d[8] (2668:2668:2668) (2747:2747:2747))
        (PORT d[9] (2724:2724:2724) (2670:2670:2670))
        (PORT d[10] (2110:2110:2110) (2083:2083:2083))
        (PORT d[11] (2415:2415:2415) (2394:2394:2394))
        (PORT d[12] (2709:2709:2709) (2668:2668:2668))
        (PORT clk (2142:2142:2142) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2127:2127:2127))
        (PORT d[0] (1631:1631:1631) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2864:2864:2864))
        (PORT clk (3581:3581:3581) (3657:3657:3657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2671:2671:2671))
        (PORT d[1] (3432:3432:3432) (3451:3451:3451))
        (PORT d[2] (2595:2595:2595) (2659:2659:2659))
        (PORT d[3] (3044:3044:3044) (3136:3136:3136))
        (PORT d[4] (2899:2899:2899) (2959:2959:2959))
        (PORT d[5] (3096:3096:3096) (3119:3119:3119))
        (PORT d[6] (3500:3500:3500) (3552:3552:3552))
        (PORT d[7] (3886:3886:3886) (3953:3953:3953))
        (PORT d[8] (3489:3489:3489) (3523:3523:3523))
        (PORT d[9] (2903:2903:2903) (2954:2954:2954))
        (PORT d[10] (3576:3576:3576) (3672:3672:3672))
        (PORT d[11] (2965:2965:2965) (3038:3038:3038))
        (PORT d[12] (3162:3162:3162) (3177:3177:3177))
        (PORT clk (3578:3578:3578) (3653:3653:3653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2689:2689:2689))
        (PORT clk (3578:3578:3578) (3653:3653:3653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3581:3581:3581) (3657:3657:3657))
        (PORT d[0] (3363:3363:3363) (3332:3332:3332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3582:3582:3582) (3658:3658:3658))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3582:3582:3582) (3658:3658:3658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3582:3582:3582) (3658:3658:3658))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3582:3582:3582) (3658:3658:3658))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3521:3521:3521))
        (PORT d[1] (4006:4006:4006) (3965:3965:3965))
        (PORT d[2] (3675:3675:3675) (3774:3774:3774))
        (PORT d[3] (4622:4622:4622) (4528:4528:4528))
        (PORT d[4] (2732:2732:2732) (2839:2839:2839))
        (PORT d[5] (3307:3307:3307) (3404:3404:3404))
        (PORT d[6] (3106:3106:3106) (3026:3026:3026))
        (PORT d[7] (2815:2815:2815) (2800:2800:2800))
        (PORT d[8] (2494:2494:2494) (2524:2524:2524))
        (PORT d[9] (2848:2848:2848) (2861:2861:2861))
        (PORT d[10] (3055:3055:3055) (3038:3038:3038))
        (PORT d[11] (2758:2758:2758) (2752:2752:2752))
        (PORT d[12] (3106:3106:3106) (3082:3082:3082))
        (PORT clk (2178:2178:2178) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2165:2165:2165))
        (PORT d[0] (2302:2302:2302) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5216:5216:5216) (5131:5131:5131))
        (PORT datab (3398:3398:3398) (3398:3398:3398))
        (PORT datac (1575:1575:1575) (1412:1412:1412))
        (PORT datad (1662:1662:1662) (1583:1583:1583))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3299:3299:3299))
        (PORT clk (3568:3568:3568) (3648:3648:3648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3026:3026:3026))
        (PORT d[1] (2804:2804:2804) (2837:2837:2837))
        (PORT d[2] (2233:2233:2233) (2287:2287:2287))
        (PORT d[3] (3454:3454:3454) (3577:3577:3577))
        (PORT d[4] (3242:3242:3242) (3295:3295:3295))
        (PORT d[5] (3866:3866:3866) (3902:3902:3902))
        (PORT d[6] (2878:2878:2878) (2926:2926:2926))
        (PORT d[7] (3991:3991:3991) (4113:4113:4113))
        (PORT d[8] (3599:3599:3599) (3638:3638:3638))
        (PORT d[9] (3361:3361:3361) (3351:3351:3351))
        (PORT d[10] (4034:4034:4034) (4136:4136:4136))
        (PORT d[11] (3750:3750:3750) (3873:3873:3873))
        (PORT d[12] (3060:3060:3060) (3025:3025:3025))
        (PORT clk (3565:3565:3565) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (2899:2899:2899))
        (PORT clk (3565:3565:3565) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3568:3568:3568) (3648:3648:3648))
        (PORT d[0] (3551:3551:3551) (3453:3453:3453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3649:3649:3649))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3649:3649:3649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3649:3649:3649))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3649:3649:3649))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (3988:3988:3988))
        (PORT d[1] (4159:4159:4159) (4177:4177:4177))
        (PORT d[2] (3540:3540:3540) (3476:3476:3476))
        (PORT d[3] (3799:3799:3799) (3720:3720:3720))
        (PORT d[4] (3770:3770:3770) (3870:3870:3870))
        (PORT d[5] (3620:3620:3620) (3707:3707:3707))
        (PORT d[6] (3689:3689:3689) (3590:3590:3590))
        (PORT d[7] (2128:2128:2128) (2120:2120:2120))
        (PORT d[8] (3005:3005:3005) (3117:3117:3117))
        (PORT d[9] (2574:2574:2574) (2573:2573:2573))
        (PORT d[10] (2454:2454:2454) (2419:2419:2419))
        (PORT d[11] (2422:2422:2422) (2394:2394:2394))
        (PORT d[12] (2625:2625:2625) (2568:2568:2568))
        (PORT clk (2195:2195:2195) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2182:2182:2182))
        (PORT d[0] (1835:1835:1835) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1399:1399:1399))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1741:1741:1741) (1722:1722:1722))
        (PORT datad (3547:3547:3547) (3514:3514:3514))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1921:1921:1921))
        (PORT clk (3145:3145:3145) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2044:2044:2044))
        (PORT d[1] (2803:2803:2803) (2816:2816:2816))
        (PORT d[2] (1885:1885:1885) (1956:1956:1956))
        (PORT d[3] (2298:2298:2298) (2357:2357:2357))
        (PORT d[4] (2589:2589:2589) (2653:2653:2653))
        (PORT d[5] (2998:2998:2998) (3001:3001:3001))
        (PORT d[6] (2995:2995:2995) (3075:3075:3075))
        (PORT d[7] (3858:3858:3858) (3895:3895:3895))
        (PORT d[8] (2794:2794:2794) (2820:2820:2820))
        (PORT d[9] (2961:2961:2961) (3040:3040:3040))
        (PORT d[10] (3287:3287:3287) (3374:3374:3374))
        (PORT d[11] (2600:2600:2600) (2683:2683:2683))
        (PORT d[12] (2531:2531:2531) (2566:2566:2566))
        (PORT clk (3142:3142:3142) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2559:2559:2559))
        (PORT clk (3142:3142:3142) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3202:3202:3202))
        (PORT d[0] (3286:3286:3286) (3113:3113:3113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3203:3203:3203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3354:3354:3354))
        (PORT d[1] (3494:3494:3494) (3393:3393:3393))
        (PORT d[2] (3599:3599:3599) (3653:3653:3653))
        (PORT d[3] (3039:3039:3039) (2902:2902:2902))
        (PORT d[4] (2014:2014:2014) (2082:2082:2082))
        (PORT d[5] (2602:2602:2602) (2675:2675:2675))
        (PORT d[6] (2867:2867:2867) (2818:2818:2818))
        (PORT d[7] (2212:2212:2212) (2213:2213:2213))
        (PORT d[8] (2110:2110:2110) (2116:2116:2116))
        (PORT d[9] (2817:2817:2817) (2826:2826:2826))
        (PORT d[10] (2386:2386:2386) (2376:2376:2376))
        (PORT d[11] (2063:2063:2063) (2055:2055:2055))
        (PORT d[12] (2629:2629:2629) (2588:2588:2588))
        (PORT clk (2185:2185:2185) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2170:2170:2170))
        (PORT d[0] (1981:1981:1981) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (2941:2941:2941))
        (PORT clk (3455:3455:3455) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3290:3290:3290))
        (PORT d[1] (2845:2845:2845) (2800:2800:2800))
        (PORT d[2] (2911:2911:2911) (2993:2993:2993))
        (PORT d[3] (3714:3714:3714) (3829:3829:3829))
        (PORT d[4] (3281:3281:3281) (3373:3373:3373))
        (PORT d[5] (3221:3221:3221) (3263:3263:3263))
        (PORT d[6] (3361:3361:3361) (3452:3452:3452))
        (PORT d[7] (3830:3830:3830) (3896:3896:3896))
        (PORT d[8] (3860:3860:3860) (3902:3902:3902))
        (PORT d[9] (3267:3267:3267) (3316:3316:3316))
        (PORT d[10] (3188:3188:3188) (3246:3246:3246))
        (PORT d[11] (3148:3148:3148) (3189:3189:3189))
        (PORT d[12] (3208:3208:3208) (3265:3265:3265))
        (PORT clk (3452:3452:3452) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2764:2764:2764))
        (PORT clk (3452:3452:3452) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3508:3508:3508))
        (PORT d[0] (3341:3341:3341) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3509:3509:3509))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3509:3509:3509))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3509:3509:3509))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3677:3677:3677))
        (PORT d[1] (3603:3603:3603) (3546:3546:3546))
        (PORT d[2] (5236:5236:5236) (5406:5406:5406))
        (PORT d[3] (4111:4111:4111) (4226:4226:4226))
        (PORT d[4] (2728:2728:2728) (2830:2830:2830))
        (PORT d[5] (3440:3440:3440) (3451:3451:3451))
        (PORT d[6] (3586:3586:3586) (3557:3557:3557))
        (PORT d[7] (3324:3324:3324) (3352:3352:3352))
        (PORT d[8] (2856:2856:2856) (2893:2893:2893))
        (PORT d[9] (3265:3265:3265) (3303:3303:3303))
        (PORT d[10] (2895:2895:2895) (2938:2938:2938))
        (PORT d[11] (2989:2989:2989) (3051:3051:3051))
        (PORT d[12] (2974:2974:2974) (3019:3019:3019))
        (PORT clk (2158:2158:2158) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2146:2146:2146))
        (PORT d[0] (2438:2438:2438) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2141:2141:2141))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2873:2873:2873))
        (PORT clk (3490:3490:3490) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2887:2887:2887))
        (PORT d[1] (2760:2760:2760) (2791:2791:2791))
        (PORT d[2] (2579:2579:2579) (2675:2675:2675))
        (PORT d[3] (2293:2293:2293) (2364:2364:2364))
        (PORT d[4] (2406:2406:2406) (2404:2404:2404))
        (PORT d[5] (3128:3128:3128) (3146:3146:3146))
        (PORT d[6] (3116:3116:3116) (3143:3143:3143))
        (PORT d[7] (3773:3773:3773) (3792:3792:3792))
        (PORT d[8] (2825:2825:2825) (2959:2959:2959))
        (PORT d[9] (2981:2981:2981) (3055:3055:3055))
        (PORT d[10] (2978:2978:2978) (3055:3055:3055))
        (PORT d[11] (2629:2629:2629) (2707:2707:2707))
        (PORT d[12] (2779:2779:2779) (2797:2797:2797))
        (PORT clk (3487:3487:3487) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2517:2517:2517))
        (PORT clk (3487:3487:3487) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3546:3546:3546))
        (PORT d[0] (3212:3212:3212) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3547:3547:3547))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3547:3547:3547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3547:3547:3547))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3547:3547:3547))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4407:4407:4407))
        (PORT d[1] (4346:4346:4346) (4305:4305:4305))
        (PORT d[2] (3276:3276:3276) (3345:3345:3345))
        (PORT d[3] (3689:3689:3689) (3528:3528:3528))
        (PORT d[4] (2996:2996:2996) (3038:3038:3038))
        (PORT d[5] (3306:3306:3306) (3397:3397:3397))
        (PORT d[6] (3131:3131:3131) (3046:3046:3046))
        (PORT d[7] (2581:2581:2581) (2602:2602:2602))
        (PORT d[8] (2508:2508:2508) (2537:2537:2537))
        (PORT d[9] (3103:3103:3103) (3074:3074:3074))
        (PORT d[10] (2734:2734:2734) (2715:2715:2715))
        (PORT d[11] (2598:2598:2598) (2604:2604:2604))
        (PORT d[12] (2701:2701:2701) (2667:2667:2667))
        (PORT clk (2125:2125:2125) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2110:2110:2110))
        (PORT d[0] (2043:2043:2043) (2034:2034:2034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2105:2105:2105))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5215:5215:5215) (5131:5131:5131))
        (PORT datab (3398:3398:3398) (3398:3398:3398))
        (PORT datac (2109:2109:2109) (2011:2011:2011))
        (PORT datad (1016:1016:1016) (958:958:958))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3161:3161:3161))
        (PORT clk (3633:3633:3633) (3717:3717:3717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3205:3205:3205))
        (PORT d[1] (3111:3111:3111) (3159:3159:3159))
        (PORT d[2] (3197:3197:3197) (3240:3240:3240))
        (PORT d[3] (2981:2981:2981) (3071:3071:3071))
        (PORT d[4] (2441:2441:2441) (2473:2473:2473))
        (PORT d[5] (3332:3332:3332) (3337:3337:3337))
        (PORT d[6] (3194:3194:3194) (3243:3243:3243))
        (PORT d[7] (4178:4178:4178) (4224:4224:4224))
        (PORT d[8] (3444:3444:3444) (3474:3474:3474))
        (PORT d[9] (2884:2884:2884) (2937:2937:2937))
        (PORT d[10] (3353:3353:3353) (3448:3448:3448))
        (PORT d[11] (3001:3001:3001) (3110:3110:3110))
        (PORT d[12] (3225:3225:3225) (3265:3265:3265))
        (PORT clk (3630:3630:3630) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2758:2758:2758))
        (PORT clk (3630:3630:3630) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3633:3633:3633) (3717:3717:3717))
        (PORT d[0] (3086:3086:3086) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3634:3634:3634) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3634:3634:3634) (3718:3718:3718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3634:3634:3634) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3634:3634:3634) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3501:3501:3501))
        (PORT d[1] (4054:4054:4054) (4036:4036:4036))
        (PORT d[2] (4522:4522:4522) (4676:4676:4676))
        (PORT d[3] (4709:4709:4709) (4619:4619:4619))
        (PORT d[4] (3711:3711:3711) (3805:3805:3805))
        (PORT d[5] (3301:3301:3301) (3399:3399:3399))
        (PORT d[6] (3499:3499:3499) (3467:3467:3467))
        (PORT d[7] (2909:2909:2909) (2915:2915:2915))
        (PORT d[8] (2551:2551:2551) (2584:2584:2584))
        (PORT d[9] (3232:3232:3232) (3251:3251:3251))
        (PORT d[10] (2850:2850:2850) (2870:2870:2870))
        (PORT d[11] (2773:2773:2773) (2789:2789:2789))
        (PORT d[12] (3000:3000:3000) (2961:2961:2961))
        (PORT clk (2183:2183:2183) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2167:2167:2167))
        (PORT d[0] (2400:2400:2400) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1246:1246:1246))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1969:1969:1969) (1930:1930:1930))
        (PORT datad (5186:5186:5186) (5092:5092:5092))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (3656:3656:3656) (3754:3754:3754))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3694:3694:3694))
        (PORT clk (3561:3561:3561) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2658:2658:2658))
        (PORT d[1] (3008:3008:3008) (2955:2955:2955))
        (PORT d[2] (3053:3053:3053) (3149:3149:3149))
        (PORT d[3] (2381:2381:2381) (2472:2472:2472))
        (PORT d[4] (1982:1982:1982) (2049:2049:2049))
        (PORT d[5] (2929:2929:2929) (2841:2841:2841))
        (PORT d[6] (3662:3662:3662) (3744:3744:3744))
        (PORT d[7] (3066:3066:3066) (3081:3081:3081))
        (PORT d[8] (3434:3434:3434) (3463:3463:3463))
        (PORT d[9] (2829:2829:2829) (2842:2842:2842))
        (PORT d[10] (3201:3201:3201) (3238:3238:3238))
        (PORT d[11] (2779:2779:2779) (2799:2799:2799))
        (PORT d[12] (2758:2758:2758) (2769:2769:2769))
        (PORT clk (3558:3558:3558) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2485:2485:2485))
        (PORT clk (3558:3558:3558) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3561:3561:3561) (3616:3616:3616))
        (PORT d[0] (2855:2855:2855) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3617:3617:3617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2645:2645:2645))
        (PORT d[1] (3244:3244:3244) (3151:3151:3151))
        (PORT d[2] (3822:3822:3822) (3948:3948:3948))
        (PORT d[3] (3232:3232:3232) (3139:3139:3139))
        (PORT d[4] (3210:3210:3210) (3337:3337:3337))
        (PORT d[5] (3359:3359:3359) (3450:3450:3450))
        (PORT d[6] (3339:3339:3339) (3335:3335:3335))
        (PORT d[7] (3109:3109:3109) (2979:2979:2979))
        (PORT d[8] (2175:2175:2175) (2200:2200:2200))
        (PORT d[9] (2444:2444:2444) (2432:2432:2432))
        (PORT d[10] (2347:2347:2347) (2306:2306:2306))
        (PORT d[11] (2482:2482:2482) (2366:2366:2366))
        (PORT d[12] (2348:2348:2348) (2309:2309:2309))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (PORT d[0] (1890:1890:1890) (1829:1829:1829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3324:3324:3324))
        (PORT clk (3959:3959:3959) (4055:4055:4055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2699:2699:2699))
        (PORT d[1] (3275:3275:3275) (3332:3332:3332))
        (PORT d[2] (3436:3436:3436) (3560:3560:3560))
        (PORT d[3] (3035:3035:3035) (3136:3136:3136))
        (PORT d[4] (2964:2964:2964) (3043:3043:3043))
        (PORT d[5] (3632:3632:3632) (3662:3662:3662))
        (PORT d[6] (3369:3369:3369) (3457:3457:3457))
        (PORT d[7] (4271:4271:4271) (4363:4363:4363))
        (PORT d[8] (3334:3334:3334) (3423:3423:3423))
        (PORT d[9] (3189:3189:3189) (3256:3256:3256))
        (PORT d[10] (4385:4385:4385) (4372:4372:4372))
        (PORT d[11] (4108:4108:4108) (4253:4253:4253))
        (PORT d[12] (3164:3164:3164) (3196:3196:3196))
        (PORT clk (3956:3956:3956) (4051:4051:4051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3253:3253:3253))
        (PORT clk (3956:3956:3956) (4051:4051:4051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3959:3959:3959) (4055:4055:4055))
        (PORT d[0] (3876:3876:3876) (3807:3807:3807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3960:3960:3960) (4056:4056:4056))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3960:3960:3960) (4056:4056:4056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3960:3960:3960) (4056:4056:4056))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3960:3960:3960) (4056:4056:4056))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3158:3158:3158))
        (PORT d[1] (4453:4453:4453) (4448:4448:4448))
        (PORT d[2] (4129:4129:4129) (4276:4276:4276))
        (PORT d[3] (4621:4621:4621) (4488:4488:4488))
        (PORT d[4] (3753:3753:3753) (3852:3852:3852))
        (PORT d[5] (3581:3581:3581) (3657:3657:3657))
        (PORT d[6] (3926:3926:3926) (3862:3862:3862))
        (PORT d[7] (2917:2917:2917) (2833:2833:2833))
        (PORT d[8] (2635:2635:2635) (2725:2725:2725))
        (PORT d[9] (2899:2899:2899) (2932:2932:2932))
        (PORT d[10] (2910:2910:2910) (2964:2964:2964))
        (PORT d[11] (3045:3045:3045) (3014:3014:3014))
        (PORT d[12] (2672:2672:2672) (2604:2604:2604))
        (PORT clk (2175:2175:2175) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2160:2160:2160))
        (PORT d[0] (1995:1995:1995) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2015:2015:2015))
        (PORT clk (3168:3168:3168) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2665:2665:2665))
        (PORT d[1] (2096:2096:2096) (2077:2077:2077))
        (PORT d[2] (1774:1774:1774) (1764:1764:1764))
        (PORT d[3] (1839:1839:1839) (1830:1830:1830))
        (PORT d[4] (2477:2477:2477) (2498:2498:2498))
        (PORT d[5] (1751:1751:1751) (1740:1740:1740))
        (PORT d[6] (2123:2123:2123) (2137:2137:2137))
        (PORT d[7] (1748:1748:1748) (1740:1740:1740))
        (PORT d[8] (2344:2344:2344) (2451:2451:2451))
        (PORT d[9] (2339:2339:2339) (2309:2309:2309))
        (PORT d[10] (2504:2504:2504) (2492:2492:2492))
        (PORT d[11] (3113:3113:3113) (3119:3119:3119))
        (PORT d[12] (2095:2095:2095) (2072:2072:2072))
        (PORT clk (3165:3165:3165) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (1861:1861:1861))
        (PORT clk (3165:3165:3165) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3217:3217:3217))
        (PORT d[0] (2521:2521:2521) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3218:3218:3218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3218:3218:3218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3218:3218:3218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3218:3218:3218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1503:1503:1503))
        (PORT d[1] (1429:1429:1429) (1431:1431:1431))
        (PORT d[2] (1525:1525:1525) (1525:1525:1525))
        (PORT d[3] (1530:1530:1530) (1532:1532:1532))
        (PORT d[4] (1751:1751:1751) (1708:1708:1708))
        (PORT d[5] (1503:1503:1503) (1501:1501:1501))
        (PORT d[6] (1669:1669:1669) (1627:1627:1627))
        (PORT d[7] (1725:1725:1725) (1681:1681:1681))
        (PORT d[8] (1435:1435:1435) (1397:1397:1397))
        (PORT d[9] (1645:1645:1645) (1563:1563:1563))
        (PORT d[10] (1399:1399:1399) (1359:1359:1359))
        (PORT d[11] (1786:1786:1786) (1750:1750:1750))
        (PORT d[12] (1899:1899:1899) (1803:1803:1803))
        (PORT clk (2217:2217:2217) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (PORT d[0] (1021:1021:1021) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2778:2778:2778) (2805:2805:2805))
        (PORT datab (1293:1293:1293) (1240:1240:1240))
        (PORT datac (3686:3686:3686) (3674:3674:3674))
        (PORT datad (1781:1781:1781) (1660:1660:1660))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3639:3639:3639))
        (PORT clk (4218:4218:4218) (4289:4289:4289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3405:3405:3405))
        (PORT d[1] (3259:3259:3259) (3316:3316:3316))
        (PORT d[2] (3470:3470:3470) (3508:3508:3508))
        (PORT d[3] (3123:3123:3123) (3263:3263:3263))
        (PORT d[4] (2688:2688:2688) (2775:2775:2775))
        (PORT d[5] (3608:3608:3608) (3668:3668:3668))
        (PORT d[6] (3399:3399:3399) (3515:3515:3515))
        (PORT d[7] (4392:4392:4392) (4486:4486:4486))
        (PORT d[8] (3199:3199:3199) (3269:3269:3269))
        (PORT d[9] (3204:3204:3204) (3264:3264:3264))
        (PORT d[10] (4377:4377:4377) (4355:4355:4355))
        (PORT d[11] (4057:4057:4057) (4197:4197:4197))
        (PORT d[12] (3817:3817:3817) (3816:3816:3816))
        (PORT clk (4215:4215:4215) (4285:4285:4285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3014:3014:3014))
        (PORT clk (4215:4215:4215) (4285:4285:4285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4218:4218:4218) (4289:4289:4289))
        (PORT d[0] (3623:3623:3623) (3568:3568:3568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4219:4219:4219) (4290:4290:4290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4219:4219:4219) (4290:4290:4290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4219:4219:4219) (4290:4290:4290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4219:4219:4219) (4290:4290:4290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3172:3172:3172))
        (PORT d[1] (4408:4408:4408) (4432:4432:4432))
        (PORT d[2] (3881:3881:3881) (4033:4033:4033))
        (PORT d[3] (4530:4530:4530) (4406:4406:4406))
        (PORT d[4] (3737:3737:3737) (3856:3856:3856))
        (PORT d[5] (4339:4339:4339) (4436:4436:4436))
        (PORT d[6] (3354:3354:3354) (3361:3361:3361))
        (PORT d[7] (2899:2899:2899) (2815:2815:2815))
        (PORT d[8] (2653:2653:2653) (2746:2746:2746))
        (PORT d[9] (3155:3155:3155) (3164:3164:3164))
        (PORT d[10] (2790:2790:2790) (2809:2809:2809))
        (PORT d[11] (2900:2900:2900) (2821:2821:2821))
        (PORT d[12] (2840:2840:2840) (2841:2841:2841))
        (PORT clk (2191:2191:2191) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2176:2176:2176))
        (PORT d[0] (2283:2283:2283) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2770:2770:2770) (2794:2794:2794))
        (PORT datab (1238:1238:1238) (1150:1150:1150))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (2420:2420:2420) (2262:2262:2262))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1581:1581:1581))
        (PORT clk (3127:3127:3127) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2294:2294:2294))
        (PORT d[1] (2053:2053:2053) (2075:2075:2075))
        (PORT d[2] (2171:2171:2171) (2087:2087:2087))
        (PORT d[3] (1911:1911:1911) (1967:1967:1967))
        (PORT d[4] (1662:1662:1662) (1647:1647:1647))
        (PORT d[5] (2993:2993:2993) (2966:2966:2966))
        (PORT d[6] (3112:3112:3112) (3083:3083:3083))
        (PORT d[7] (2933:2933:2933) (2910:2910:2910))
        (PORT d[8] (2404:2404:2404) (2521:2521:2521))
        (PORT d[9] (2413:2413:2413) (2412:2412:2412))
        (PORT d[10] (2783:2783:2783) (2799:2799:2799))
        (PORT d[11] (2264:2264:2264) (2332:2332:2332))
        (PORT d[12] (2462:2462:2462) (2496:2496:2496))
        (PORT clk (3124:3124:3124) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2249:2249:2249))
        (PORT clk (3124:3124:3124) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3127:3127:3127) (3147:3147:3147))
        (PORT d[0] (2888:2888:2888) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3148:3148:3148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3938:3938:3938))
        (PORT d[1] (3830:3830:3830) (3721:3721:3721))
        (PORT d[2] (3227:3227:3227) (3135:3135:3135))
        (PORT d[3] (2788:2788:2788) (2668:2668:2668))
        (PORT d[4] (2534:2534:2534) (2566:2566:2566))
        (PORT d[5] (2577:2577:2577) (2646:2646:2646))
        (PORT d[6] (3095:3095:3095) (2980:2980:2980))
        (PORT d[7] (2197:2197:2197) (2195:2195:2195))
        (PORT d[8] (2139:2139:2139) (2145:2145:2145))
        (PORT d[9] (2460:2460:2460) (2493:2493:2493))
        (PORT d[10] (2005:2005:2005) (1965:1965:1965))
        (PORT d[11] (1919:1919:1919) (1934:1934:1934))
        (PORT d[12] (2446:2446:2446) (2418:2418:2418))
        (PORT clk (2200:2200:2200) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2187:2187:2187))
        (PORT d[0] (1602:1602:1602) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2362:2362:2362))
        (PORT clk (3150:3150:3150) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2462:2462:2462))
        (PORT d[1] (1455:1455:1455) (1454:1454:1454))
        (PORT d[2] (1821:1821:1821) (1859:1859:1859))
        (PORT d[3] (1516:1516:1516) (1520:1520:1520))
        (PORT d[4] (1795:1795:1795) (1768:1768:1768))
        (PORT d[5] (1407:1407:1407) (1410:1410:1410))
        (PORT d[6] (2725:2725:2725) (2820:2820:2820))
        (PORT d[7] (2078:2078:2078) (2049:2049:2049))
        (PORT d[8] (2168:2168:2168) (2153:2153:2153))
        (PORT d[9] (1744:1744:1744) (1717:1717:1717))
        (PORT d[10] (2125:2125:2125) (2109:2109:2109))
        (PORT d[11] (2029:2029:2029) (1985:1985:1985))
        (PORT d[12] (1756:1756:1756) (1742:1742:1742))
        (PORT clk (3147:3147:3147) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1536:1536:1536))
        (PORT clk (3147:3147:3147) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3169:3169:3169))
        (PORT d[0] (2195:2195:2195) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3151:3151:3151) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3151:3151:3151) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3151:3151:3151) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3151:3151:3151) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1162:1162:1162))
        (PORT d[1] (1824:1824:1824) (1812:1812:1812))
        (PORT d[2] (1169:1169:1169) (1174:1174:1174))
        (PORT d[3] (1239:1239:1239) (1256:1256:1256))
        (PORT d[4] (1403:1403:1403) (1365:1365:1365))
        (PORT d[5] (1113:1113:1113) (1108:1108:1108))
        (PORT d[6] (2137:2137:2137) (2049:2049:2049))
        (PORT d[7] (1058:1058:1058) (1027:1027:1027))
        (PORT d[8] (1341:1341:1341) (1294:1294:1294))
        (PORT d[9] (1318:1318:1318) (1250:1250:1250))
        (PORT d[10] (1386:1386:1386) (1336:1336:1336))
        (PORT d[11] (1054:1054:1054) (1021:1021:1021))
        (PORT d[12] (1362:1362:1362) (1288:1288:1288))
        (PORT clk (2203:2203:2203) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2188:2188:2188))
        (PORT d[0] (616:616:616) (560:560:560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2269:2269:2269))
        (PORT clk (3459:3459:3459) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2311:2311:2311))
        (PORT d[1] (2735:2735:2735) (2730:2730:2730))
        (PORT d[2] (2392:2392:2392) (2467:2467:2467))
        (PORT d[3] (2380:2380:2380) (2485:2485:2485))
        (PORT d[4] (2257:2257:2257) (2307:2307:2307))
        (PORT d[5] (3264:3264:3264) (3167:3167:3167))
        (PORT d[6] (3342:3342:3342) (3445:3445:3445))
        (PORT d[7] (2900:2900:2900) (2919:2919:2919))
        (PORT d[8] (2353:2353:2353) (2418:2418:2418))
        (PORT d[9] (2845:2845:2845) (2856:2856:2856))
        (PORT d[10] (2872:2872:2872) (2925:2925:2925))
        (PORT d[11] (2843:2843:2843) (2897:2897:2897))
        (PORT d[12] (3083:3083:3083) (3092:3092:3092))
        (PORT clk (3456:3456:3456) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2196:2196:2196))
        (PORT clk (3456:3456:3456) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3492:3492:3492))
        (PORT d[0] (2841:2841:2841) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3460:3460:3460) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3460:3460:3460) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3460:3460:3460) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3460:3460:3460) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2326:2326:2326))
        (PORT d[1] (2907:2907:2907) (2825:2825:2825))
        (PORT d[2] (2212:2212:2212) (2279:2279:2279))
        (PORT d[3] (2964:2964:2964) (2892:2892:2892))
        (PORT d[4] (3170:3170:3170) (3300:3300:3300))
        (PORT d[5] (3657:3657:3657) (3734:3734:3734))
        (PORT d[6] (3615:3615:3615) (3603:3603:3603))
        (PORT d[7] (1911:1911:1911) (1807:1807:1807))
        (PORT d[8] (2192:2192:2192) (2216:2216:2216))
        (PORT d[9] (2737:2737:2737) (2717:2717:2717))
        (PORT d[10] (2370:2370:2370) (2364:2364:2364))
        (PORT d[11] (2211:2211:2211) (2099:2099:2099))
        (PORT d[12] (2115:2115:2115) (2006:2006:2006))
        (PORT clk (2207:2207:2207) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2195:2195:2195))
        (PORT d[0] (1705:1705:1705) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2190:2190:2190))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2692:2692:2692))
        (PORT clk (3586:3586:3586) (3663:3663:3663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2949:2949:2949))
        (PORT d[1] (2885:2885:2885) (2928:2928:2928))
        (PORT d[2] (2685:2685:2685) (2788:2788:2788))
        (PORT d[3] (2734:2734:2734) (2825:2825:2825))
        (PORT d[4] (2009:2009:2009) (2066:2066:2066))
        (PORT d[5] (3261:3261:3261) (3277:3277:3277))
        (PORT d[6] (2975:2975:2975) (3074:3074:3074))
        (PORT d[7] (3513:3513:3513) (3544:3544:3544))
        (PORT d[8] (2813:2813:2813) (2870:2870:2870))
        (PORT d[9] (3157:3157:3157) (3196:3196:3196))
        (PORT d[10] (3193:3193:3193) (3247:3247:3247))
        (PORT d[11] (3756:3756:3756) (3854:3854:3854))
        (PORT d[12] (3177:3177:3177) (3214:3214:3214))
        (PORT clk (3583:3583:3583) (3659:3659:3659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2307:2307:2307))
        (PORT clk (3583:3583:3583) (3659:3659:3659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3586:3586:3586) (3663:3663:3663))
        (PORT d[0] (2915:2915:2915) (2861:2861:2861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3664:3664:3664))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3664:3664:3664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3664:3664:3664))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3664:3664:3664))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (2970:2970:2970))
        (PORT d[1] (3549:3549:3549) (3445:3445:3445))
        (PORT d[2] (3665:3665:3665) (3769:3769:3769))
        (PORT d[3] (3285:3285:3285) (3191:3191:3191))
        (PORT d[4] (2790:2790:2790) (2916:2916:2916))
        (PORT d[5] (3411:3411:3411) (3500:3500:3500))
        (PORT d[6] (3604:3604:3604) (3558:3558:3558))
        (PORT d[7] (2442:2442:2442) (2332:2332:2332))
        (PORT d[8] (2556:2556:2556) (2601:2601:2601))
        (PORT d[9] (2734:2734:2734) (2715:2715:2715))
        (PORT d[10] (2465:2465:2465) (2360:2360:2360))
        (PORT d[11] (2427:2427:2427) (2405:2405:2405))
        (PORT d[12] (2353:2353:2353) (2320:2320:2320))
        (PORT clk (2186:2186:2186) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2174:2174:2174))
        (PORT d[0] (1918:1918:1918) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1193:1193:1193))
        (PORT datab (3722:3722:3722) (3707:3707:3707))
        (PORT datac (2730:2730:2730) (2767:2767:2767))
        (PORT datad (1261:1261:1261) (1185:1185:1185))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2170:2170:2170) (2085:2085:2085))
        (PORT datab (2170:2170:2170) (2017:2017:2017))
        (PORT datac (2724:2724:2724) (2759:2759:2759))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3606:3606:3606))
        (PORT clk (3919:3919:3919) (4008:4008:4008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2717:2717:2717))
        (PORT d[1] (3596:3596:3596) (3644:3644:3644))
        (PORT d[2] (3117:3117:3117) (3262:3262:3262))
        (PORT d[3] (2761:2761:2761) (2879:2879:2879))
        (PORT d[4] (3010:3010:3010) (3090:3090:3090))
        (PORT d[5] (3903:3903:3903) (3916:3916:3916))
        (PORT d[6] (3329:3329:3329) (3418:3418:3418))
        (PORT d[7] (4635:4635:4635) (4724:4724:4724))
        (PORT d[8] (3344:3344:3344) (3434:3434:3434))
        (PORT d[9] (3208:3208:3208) (3275:3275:3275))
        (PORT d[10] (3497:3497:3497) (3540:3540:3540))
        (PORT d[11] (4394:4394:4394) (4522:4522:4522))
        (PORT d[12] (3140:3140:3140) (3174:3174:3174))
        (PORT clk (3916:3916:3916) (4004:4004:4004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3148:3148:3148))
        (PORT clk (3916:3916:3916) (4004:4004:4004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3919:3919:3919) (4008:4008:4008))
        (PORT d[0] (3791:3791:3791) (3702:3702:3702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3920:3920:3920) (4009:4009:4009))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3920:3920:3920) (4009:4009:4009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3920:3920:3920) (4009:4009:4009))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3920:3920:3920) (4009:4009:4009))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3140:3140:3140))
        (PORT d[1] (4416:4416:4416) (4412:4412:4412))
        (PORT d[2] (3887:3887:3887) (4049:4049:4049))
        (PORT d[3] (4560:4560:4560) (4423:4423:4423))
        (PORT d[4] (3144:3144:3144) (3277:3277:3277))
        (PORT d[5] (3661:3661:3661) (3739:3739:3739))
        (PORT d[6] (3625:3625:3625) (3593:3593:3593))
        (PORT d[7] (2893:2893:2893) (2920:2920:2920))
        (PORT d[8] (2596:2596:2596) (2643:2643:2643))
        (PORT d[9] (2948:2948:2948) (2982:2982:2982))
        (PORT d[10] (2809:2809:2809) (2805:2805:2805))
        (PORT d[11] (2713:2713:2713) (2704:2704:2704))
        (PORT d[12] (2798:2798:2798) (2798:2798:2798))
        (PORT clk (2165:2165:2165) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2151:2151:2151))
        (PORT d[0] (2085:2085:2085) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2146:2146:2146))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2134:2134:2134))
        (PORT clk (3170:3170:3170) (3219:3219:3219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2335:2335:2335))
        (PORT d[1] (2158:2158:2158) (2142:2142:2142))
        (PORT d[2] (1869:1869:1869) (1895:1895:1895))
        (PORT d[3] (2274:2274:2274) (2353:2353:2353))
        (PORT d[4] (2079:2079:2079) (2048:2048:2048))
        (PORT d[5] (2104:2104:2104) (2088:2088:2088))
        (PORT d[6] (2697:2697:2697) (2791:2791:2791))
        (PORT d[7] (2925:2925:2925) (2995:2995:2995))
        (PORT d[8] (3442:3442:3442) (3555:3555:3555))
        (PORT d[9] (2048:2048:2048) (2026:2026:2026))
        (PORT d[10] (2824:2824:2824) (2796:2796:2796))
        (PORT d[11] (3065:3065:3065) (3093:3093:3093))
        (PORT d[12] (2585:2585:2585) (2540:2540:2540))
        (PORT clk (3167:3167:3167) (3215:3215:3215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2197:2197:2197))
        (PORT clk (3167:3167:3167) (3215:3215:3215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3219:3219:3219))
        (PORT d[0] (2868:2868:2868) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3220:3220:3220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3220:3220:3220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3220:3220:3220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1812:1812:1812))
        (PORT d[1] (1810:1810:1810) (1800:1800:1800))
        (PORT d[2] (1848:1848:1848) (1837:1837:1837))
        (PORT d[3] (2197:2197:2197) (2178:2178:2178))
        (PORT d[4] (2090:2090:2090) (2043:2043:2043))
        (PORT d[5] (1760:1760:1760) (1747:1747:1747))
        (PORT d[6] (1986:1986:1986) (1928:1928:1928))
        (PORT d[7] (2067:2067:2067) (2001:2001:2001))
        (PORT d[8] (1726:1726:1726) (1667:1667:1667))
        (PORT d[9] (2355:2355:2355) (2302:2302:2302))
        (PORT d[10] (1750:1750:1750) (1698:1698:1698))
        (PORT d[11] (1778:1778:1778) (1744:1744:1744))
        (PORT d[12] (1712:1712:1712) (1663:1663:1663))
        (PORT clk (2211:2211:2211) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (PORT d[0] (1612:1612:1612) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2371:2371:2371))
        (PORT clk (3611:3611:3611) (3688:3688:3688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2943:2943:2943))
        (PORT d[1] (3224:3224:3224) (3257:3257:3257))
        (PORT d[2] (2725:2725:2725) (2831:2831:2831))
        (PORT d[3] (2739:2739:2739) (2833:2833:2833))
        (PORT d[4] (2226:2226:2226) (2266:2266:2266))
        (PORT d[5] (3230:3230:3230) (3246:3246:3246))
        (PORT d[6] (2988:2988:2988) (3086:3086:3086))
        (PORT d[7] (2896:2896:2896) (2961:2961:2961))
        (PORT d[8] (2923:2923:2923) (2986:2986:2986))
        (PORT d[9] (3196:3196:3196) (3235:3235:3235))
        (PORT d[10] (3207:3207:3207) (3263:3263:3263))
        (PORT d[11] (3737:3737:3737) (3837:3837:3837))
        (PORT d[12] (3184:3184:3184) (3222:3222:3222))
        (PORT clk (3608:3608:3608) (3684:3684:3684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2761:2761:2761))
        (PORT clk (3608:3608:3608) (3684:3684:3684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3611:3611:3611) (3688:3688:3688))
        (PORT d[0] (3334:3334:3334) (3315:3315:3315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3612:3612:3612) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3612:3612:3612) (3689:3689:3689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3612:3612:3612) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3612:3612:3612) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (2969:2969:2969))
        (PORT d[1] (3573:3573:3573) (3468:3468:3468))
        (PORT d[2] (3489:3489:3489) (3635:3635:3635))
        (PORT d[3] (3247:3247:3247) (3153:3153:3153))
        (PORT d[4] (2829:2829:2829) (2954:2954:2954))
        (PORT d[5] (3410:3410:3410) (3499:3499:3499))
        (PORT d[6] (3584:3584:3584) (3541:3541:3541))
        (PORT d[7] (2476:2476:2476) (2374:2374:2374))
        (PORT d[8] (2185:2185:2185) (2215:2215:2215))
        (PORT d[9] (2733:2733:2733) (2714:2714:2714))
        (PORT d[10] (2461:2461:2461) (2478:2478:2478))
        (PORT d[11] (2150:2150:2150) (2145:2145:2145))
        (PORT d[12] (2359:2359:2359) (2328:2328:2328))
        (PORT clk (2189:2189:2189) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (PORT d[0] (1725:1725:1725) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1375:1375:1375))
        (PORT datab (3726:3726:3726) (3711:3711:3711))
        (PORT datac (2726:2726:2726) (2761:2761:2761))
        (PORT datad (981:981:981) (926:926:926))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2655:2655:2655))
        (PORT clk (3562:3562:3562) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3014:3014:3014))
        (PORT d[1] (3232:3232:3232) (3265:3265:3265))
        (PORT d[2] (2733:2733:2733) (2839:2839:2839))
        (PORT d[3] (2412:2412:2412) (2516:2516:2516))
        (PORT d[4] (2014:2014:2014) (2081:2081:2081))
        (PORT d[5] (3563:3563:3563) (3568:3568:3568))
        (PORT d[6] (3660:3660:3660) (3746:3746:3746))
        (PORT d[7] (3177:3177:3177) (3226:3226:3226))
        (PORT d[8] (2891:2891:2891) (2956:2956:2956))
        (PORT d[9] (3164:3164:3164) (3204:3204:3204))
        (PORT d[10] (3214:3214:3214) (3270:3270:3270))
        (PORT d[11] (3706:3706:3706) (3807:3807:3807))
        (PORT d[12] (3185:3185:3185) (3223:3223:3223))
        (PORT clk (3559:3559:3559) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2819:2819:2819))
        (PORT clk (3559:3559:3559) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3639:3639:3639))
        (PORT d[0] (3155:3155:3155) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3563:3563:3563) (3640:3640:3640))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3563:3563:3563) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3563:3563:3563) (3640:3640:3640))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3563:3563:3563) (3640:3640:3640))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2668:2668:2668))
        (PORT d[1] (3566:3566:3566) (3460:3460:3460))
        (PORT d[2] (3515:3515:3515) (3662:3662:3662))
        (PORT d[3] (2946:2946:2946) (2860:2860:2860))
        (PORT d[4] (2835:2835:2835) (2974:2974:2974))
        (PORT d[5] (3376:3376:3376) (3466:3466:3466))
        (PORT d[6] (3591:3591:3591) (3548:3548:3548))
        (PORT d[7] (2783:2783:2783) (2668:2668:2668))
        (PORT d[8] (2211:2211:2211) (2239:2239:2239))
        (PORT d[9] (2605:2605:2605) (2521:2521:2521))
        (PORT d[10] (2150:2150:2150) (2159:2159:2159))
        (PORT d[11] (2688:2688:2688) (2652:2652:2652))
        (PORT d[12] (2393:2393:2393) (2359:2359:2359))
        (PORT clk (2193:2193:2193) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2178:2178:2178))
        (PORT d[0] (1795:1795:1795) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1290:1290:1290))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3687:3687:3687) (3675:3675:3675))
        (PORT datad (957:957:957) (885:885:885))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3575:3575:3575))
        (PORT clk (3854:3854:3854) (3909:3909:3909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2718:2718:2718))
        (PORT d[1] (2885:2885:2885) (2918:2918:2918))
        (PORT d[2] (2935:2935:2935) (3002:3002:3002))
        (PORT d[3] (2753:2753:2753) (2864:2864:2864))
        (PORT d[4] (2627:2627:2627) (2665:2665:2665))
        (PORT d[5] (3074:3074:3074) (3071:3071:3071))
        (PORT d[6] (3290:3290:3290) (3371:3371:3371))
        (PORT d[7] (3510:3510:3510) (3540:3540:3540))
        (PORT d[8] (2914:2914:2914) (2987:2987:2987))
        (PORT d[9] (3182:3182:3182) (3221:3221:3221))
        (PORT d[10] (3178:3178:3178) (3235:3235:3235))
        (PORT d[11] (3692:3692:3692) (3786:3786:3786))
        (PORT d[12] (3158:3158:3158) (3187:3187:3187))
        (PORT clk (3851:3851:3851) (3905:3905:3905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3023:3023:3023))
        (PORT clk (3851:3851:3851) (3905:3905:3905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (3909:3909:3909))
        (PORT d[0] (3622:3622:3622) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3855:3855:3855) (3910:3910:3910))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3855:3855:3855) (3910:3910:3910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3855:3855:3855) (3910:3910:3910))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3855:3855:3855) (3910:3910:3910))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2839:2839:2839))
        (PORT d[1] (4752:4752:4752) (4739:4739:4739))
        (PORT d[2] (3498:3498:3498) (3628:3628:3628))
        (PORT d[3] (3614:3614:3614) (3493:3493:3493))
        (PORT d[4] (4100:4100:4100) (4189:4189:4189))
        (PORT d[5] (4087:4087:4087) (4152:4152:4152))
        (PORT d[6] (3029:3029:3029) (3026:3026:3026))
        (PORT d[7] (2879:2879:2879) (2886:2886:2886))
        (PORT d[8] (2524:2524:2524) (2554:2554:2554))
        (PORT d[9] (2510:2510:2510) (2537:2537:2537))
        (PORT d[10] (2496:2496:2496) (2517:2517:2517))
        (PORT d[11] (2433:2433:2433) (2448:2448:2448))
        (PORT d[12] (2496:2496:2496) (2399:2399:2399))
        (PORT clk (2158:2158:2158) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2146:2146:2146))
        (PORT d[0] (1958:1958:1958) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2141:2141:2141))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2631:2631:2631))
        (PORT clk (3224:3224:3224) (3292:3292:3292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2023:2023:2023))
        (PORT d[1] (2506:2506:2506) (2485:2485:2485))
        (PORT d[2] (2555:2555:2555) (2607:2607:2607))
        (PORT d[3] (2372:2372:2372) (2473:2473:2473))
        (PORT d[4] (2209:2209:2209) (2248:2248:2248))
        (PORT d[5] (2766:2766:2766) (2736:2736:2736))
        (PORT d[6] (3016:3016:3016) (3094:3094:3094))
        (PORT d[7] (3591:3591:3591) (3656:3656:3656))
        (PORT d[8] (3115:3115:3115) (3240:3240:3240))
        (PORT d[9] (2915:2915:2915) (2889:2889:2889))
        (PORT d[10] (2577:2577:2577) (2634:2634:2634))
        (PORT d[11] (3129:3129:3129) (3178:3178:3178))
        (PORT d[12] (2323:2323:2323) (2296:2296:2296))
        (PORT clk (3221:3221:3221) (3288:3288:3288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2422:2422:2422))
        (PORT clk (3221:3221:3221) (3288:3288:3288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3224:3224:3224) (3292:3292:3292))
        (PORT d[0] (2994:2994:2994) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3225:3225:3225) (3293:3293:3293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3225:3225:3225) (3293:3293:3293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3225:3225:3225) (3293:3293:3293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3225:3225:3225) (3293:3293:3293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2414:2414:2414))
        (PORT d[1] (2147:2147:2147) (2127:2127:2127))
        (PORT d[2] (2183:2183:2183) (2162:2162:2162))
        (PORT d[3] (2223:2223:2223) (2199:2199:2199))
        (PORT d[4] (2409:2409:2409) (2360:2360:2360))
        (PORT d[5] (2090:2090:2090) (2069:2069:2069))
        (PORT d[6] (2275:2275:2275) (2207:2207:2207))
        (PORT d[7] (2096:2096:2096) (2053:2053:2053))
        (PORT d[8] (2536:2536:2536) (2562:2562:2562))
        (PORT d[9] (2756:2756:2756) (2765:2765:2765))
        (PORT d[10] (1732:1732:1732) (1694:1694:1694))
        (PORT d[11] (2005:2005:2005) (1944:1944:1944))
        (PORT d[12] (2427:2427:2427) (2362:2362:2362))
        (PORT clk (2202:2202:2202) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2186:2186:2186))
        (PORT d[0] (1180:1180:1180) (1107:1107:1107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2359:2359:2359))
        (PORT clk (3593:3593:3593) (3649:3649:3649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3299:3299:3299))
        (PORT d[1] (2998:2998:2998) (2947:2947:2947))
        (PORT d[2] (3078:3078:3078) (3174:3174:3174))
        (PORT d[3] (2361:2361:2361) (2464:2464:2464))
        (PORT d[4] (2540:2540:2540) (2565:2565:2565))
        (PORT d[5] (2930:2930:2930) (2842:2842:2842))
        (PORT d[6] (3329:3329:3329) (3431:3431:3431))
        (PORT d[7] (3425:3425:3425) (3445:3445:3445))
        (PORT d[8] (2669:2669:2669) (2718:2718:2718))
        (PORT d[9] (3137:3137:3137) (3143:3143:3143))
        (PORT d[10] (3237:3237:3237) (3284:3284:3284))
        (PORT d[11] (2851:2851:2851) (2901:2901:2901))
        (PORT d[12] (3499:3499:3499) (3518:3518:3518))
        (PORT clk (3590:3590:3590) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2564:2564:2564))
        (PORT clk (3590:3590:3590) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3593:3593:3593) (3649:3649:3649))
        (PORT d[0] (3221:3221:3221) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3650:3650:3650))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3650:3650:3650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3650:3650:3650))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3650:3650:3650))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2654:2654:2654))
        (PORT d[1] (3241:3241:3241) (3149:3149:3149))
        (PORT d[2] (3799:3799:3799) (3937:3937:3937))
        (PORT d[3] (2611:2611:2611) (2547:2547:2547))
        (PORT d[4] (3184:3184:3184) (3311:3311:3311))
        (PORT d[5] (3346:3346:3346) (3434:3434:3434))
        (PORT d[6] (4183:4183:4183) (4102:4102:4102))
        (PORT d[7] (3141:3141:3141) (3009:3009:3009))
        (PORT d[8] (2163:2163:2163) (2189:2189:2189))
        (PORT d[9] (2446:2446:2446) (2437:2437:2437))
        (PORT d[10] (2486:2486:2486) (2482:2482:2482))
        (PORT d[11] (2469:2469:2469) (2352:2352:2352))
        (PORT d[12] (2319:2319:2319) (2285:2285:2285))
        (PORT clk (2201:2201:2201) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2190:2190:2190))
        (PORT d[0] (1752:1752:1752) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2777:2777:2777) (2804:2804:2804))
        (PORT datab (1503:1503:1503) (1385:1385:1385))
        (PORT datac (3687:3687:3687) (3675:3675:3675))
        (PORT datad (718:718:718) (679:679:679))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2396:2396:2396))
        (PORT clk (3545:3545:3545) (3605:3605:3605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3008:3008:3008))
        (PORT d[1] (3201:3201:3201) (3166:3166:3166))
        (PORT d[2] (2914:2914:2914) (2995:2995:2995))
        (PORT d[3] (3409:3409:3409) (3537:3537:3537))
        (PORT d[4] (2969:2969:2969) (3055:3055:3055))
        (PORT d[5] (3492:3492:3492) (3511:3511:3511))
        (PORT d[6] (3695:3695:3695) (3781:3781:3781))
        (PORT d[7] (3617:3617:3617) (3698:3698:3698))
        (PORT d[8] (3497:3497:3497) (3554:3554:3554))
        (PORT d[9] (3240:3240:3240) (3306:3306:3306))
        (PORT d[10] (3165:3165:3165) (3241:3241:3241))
        (PORT d[11] (3186:3186:3186) (3274:3274:3274))
        (PORT d[12] (3185:3185:3185) (3237:3237:3237))
        (PORT clk (3542:3542:3542) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3094:3094:3094))
        (PORT clk (3542:3542:3542) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3605:3605:3605))
        (PORT d[0] (3648:3648:3648) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3606:3606:3606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3628:3628:3628))
        (PORT d[1] (3611:3611:3611) (3543:3543:3543))
        (PORT d[2] (4611:4611:4611) (4804:4804:4804))
        (PORT d[3] (4146:4146:4146) (4249:4249:4249))
        (PORT d[4] (2741:2741:2741) (2834:2834:2834))
        (PORT d[5] (3250:3250:3250) (3313:3313:3313))
        (PORT d[6] (3594:3594:3594) (3560:3560:3560))
        (PORT d[7] (2960:2960:2960) (2980:2980:2980))
        (PORT d[8] (2884:2884:2884) (2918:2918:2918))
        (PORT d[9] (3264:3264:3264) (3305:3305:3305))
        (PORT d[10] (3200:3200:3200) (3232:3232:3232))
        (PORT d[11] (2991:2991:2991) (3053:3053:3053))
        (PORT d[12] (2984:2984:2984) (3034:3034:3034))
        (PORT clk (2187:2187:2187) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (PORT d[0] (2748:2748:2748) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1154:1154:1154))
        (PORT datab (3726:3726:3726) (3712:3712:3712))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (4296:4296:4296) (4029:4029:4029))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (3079:3079:3079) (2949:2949:2949))
        (PORT datad (2396:2396:2396) (2319:2319:2319))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (3080:3080:3080) (2950:2950:2950))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (431:431:431))
        (PORT datab (296:296:296) (353:353:353))
        (PORT datac (1729:1729:1729) (1621:1621:1621))
        (PORT datad (1509:1509:1509) (1404:1404:1404))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1527:1527:1527) (1480:1480:1480))
        (PORT datad (3811:3811:3811) (3983:3983:3983))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3948:3948:3948) (4035:4035:4035))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (795:795:795))
        (PORT datab (1507:1507:1507) (1423:1423:1423))
        (PORT datac (956:956:956) (922:922:922))
        (PORT datad (975:975:975) (927:927:927))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (3903:3903:3903))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1502:1502:1502) (1408:1408:1408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2443:2443:2443))
        (PORT clk (3466:3466:3466) (3512:3512:3512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2323:2323:2323))
        (PORT d[1] (2806:2806:2806) (2796:2796:2796))
        (PORT d[2] (2409:2409:2409) (2485:2485:2485))
        (PORT d[3] (2417:2417:2417) (2522:2522:2522))
        (PORT d[4] (2314:2314:2314) (2367:2367:2367))
        (PORT d[5] (2591:2591:2591) (2512:2512:2512))
        (PORT d[6] (3349:3349:3349) (3206:3206:3206))
        (PORT d[7] (2537:2537:2537) (2580:2580:2580))
        (PORT d[8] (2340:2340:2340) (2404:2404:2404))
        (PORT d[9] (2451:2451:2451) (2475:2475:2475))
        (PORT d[10] (2867:2867:2867) (2921:2921:2921))
        (PORT d[11] (2895:2895:2895) (2949:2949:2949))
        (PORT d[12] (3113:3113:3113) (3119:3119:3119))
        (PORT clk (3463:3463:3463) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2191:2191:2191))
        (PORT clk (3463:3463:3463) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3512:3512:3512))
        (PORT d[0] (2835:2835:2835) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3513:3513:3513))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3513:3513:3513))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3513:3513:3513))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2313:2313:2313))
        (PORT d[1] (2908:2908:2908) (2824:2824:2824))
        (PORT d[2] (2548:2548:2548) (2584:2584:2584))
        (PORT d[3] (3349:3349:3349) (3276:3276:3276))
        (PORT d[4] (3499:3499:3499) (3616:3616:3616))
        (PORT d[5] (2521:2521:2521) (2561:2561:2561))
        (PORT d[6] (3656:3656:3656) (3644:3644:3644))
        (PORT d[7] (1818:1818:1818) (1708:1708:1708))
        (PORT d[8] (2137:2137:2137) (2158:2158:2158))
        (PORT d[9] (2684:2684:2684) (2662:2662:2662))
        (PORT d[10] (2154:2154:2154) (2164:2164:2164))
        (PORT d[11] (2186:2186:2186) (2074:2074:2074))
        (PORT d[12] (1818:1818:1818) (1730:1730:1730))
        (PORT clk (2196:2196:2196) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (PORT d[0] (1596:1596:1596) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3022:3022:3022))
        (PORT clk (3770:3770:3770) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3748:3748:3748))
        (PORT d[1] (3125:3125:3125) (3113:3113:3113))
        (PORT d[2] (3411:3411:3411) (3519:3519:3519))
        (PORT d[3] (3093:3093:3093) (3089:3089:3089))
        (PORT d[4] (2643:2643:2643) (2719:2719:2719))
        (PORT d[5] (3529:3529:3529) (3557:3557:3557))
        (PORT d[6] (3378:3378:3378) (3482:3482:3482))
        (PORT d[7] (3704:3704:3704) (3655:3655:3655))
        (PORT d[8] (2749:2749:2749) (2875:2875:2875))
        (PORT d[9] (2981:2981:2981) (3060:3060:3060))
        (PORT d[10] (2940:2940:2940) (2993:2993:2993))
        (PORT d[11] (3278:3278:3278) (3382:3382:3382))
        (PORT d[12] (3302:3302:3302) (3376:3376:3376))
        (PORT clk (3767:3767:3767) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2660:2660:2660))
        (PORT clk (3767:3767:3767) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3795:3795:3795))
        (PORT d[0] (3247:3247:3247) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3796:3796:3796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3215:3215:3215))
        (PORT d[1] (3720:3720:3720) (3712:3712:3712))
        (PORT d[2] (3055:3055:3055) (3165:3165:3165))
        (PORT d[3] (3927:3927:3927) (4050:4050:4050))
        (PORT d[4] (3462:3462:3462) (3590:3590:3590))
        (PORT d[5] (3314:3314:3314) (3378:3378:3378))
        (PORT d[6] (4097:4097:4097) (4099:4099:4099))
        (PORT d[7] (2701:2701:2701) (2667:2667:2667))
        (PORT d[8] (2203:2203:2203) (2252:2252:2252))
        (PORT d[9] (2195:2195:2195) (2218:2218:2218))
        (PORT d[10] (2350:2350:2350) (2331:2331:2331))
        (PORT d[11] (2486:2486:2486) (2469:2469:2469))
        (PORT d[12] (2386:2386:2386) (2338:2338:2338))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (PORT d[0] (1772:1772:1772) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (987:987:987))
        (PORT datab (3724:3724:3724) (3709:3709:3709))
        (PORT datac (2728:2728:2728) (2764:2764:2764))
        (PORT datad (1663:1663:1663) (1505:1505:1505))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2603:2603:2603))
        (PORT clk (2951:2951:2951) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2554:2554:2554))
        (PORT d[1] (2874:2874:2874) (2806:2806:2806))
        (PORT d[2] (2648:2648:2648) (2758:2758:2758))
        (PORT d[3] (2840:2840:2840) (2850:2850:2850))
        (PORT d[4] (2321:2321:2321) (2304:2304:2304))
        (PORT d[5] (3136:3136:3136) (3151:3151:3151))
        (PORT d[6] (2982:2982:2982) (3057:3057:3057))
        (PORT d[7] (2884:2884:2884) (2937:2937:2937))
        (PORT d[8] (3102:3102:3102) (3108:3108:3108))
        (PORT d[9] (2507:2507:2507) (2559:2559:2559))
        (PORT d[10] (2416:2416:2416) (2457:2457:2457))
        (PORT d[11] (3077:3077:3077) (3097:3097:3097))
        (PORT d[12] (2826:2826:2826) (2867:2867:2867))
        (PORT clk (2948:2948:2948) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2600:2600:2600))
        (PORT clk (2948:2948:2948) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (2957:2957:2957))
        (PORT d[0] (3220:3220:3220) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (2958:2958:2958))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (2958:2958:2958))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (2958:2958:2958))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2895:2895:2895))
        (PORT d[1] (3253:3253:3253) (3176:3176:3176))
        (PORT d[2] (4507:4507:4507) (4666:4666:4666))
        (PORT d[3] (3693:3693:3693) (3758:3758:3758))
        (PORT d[4] (2407:2407:2407) (2500:2500:2500))
        (PORT d[5] (3469:3469:3469) (3447:3447:3447))
        (PORT d[6] (3631:3631:3631) (3608:3608:3608))
        (PORT d[7] (2596:2596:2596) (2609:2609:2609))
        (PORT d[8] (2117:2117:2117) (2123:2123:2123))
        (PORT d[9] (3247:3247:3247) (3258:3258:3258))
        (PORT d[10] (2746:2746:2746) (2734:2734:2734))
        (PORT d[11] (2258:2258:2258) (2290:2290:2290))
        (PORT d[12] (2578:2578:2578) (2614:2614:2614))
        (PORT clk (2190:2190:2190) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (PORT d[0] (1994:1994:1994) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2616:2616:2616))
        (PORT clk (3295:3295:3295) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2487:2487:2487))
        (PORT d[1] (3125:3125:3125) (3102:3102:3102))
        (PORT d[2] (2338:2338:2338) (2416:2416:2416))
        (PORT d[3] (2703:2703:2703) (2793:2793:2793))
        (PORT d[4] (2626:2626:2626) (2666:2666:2666))
        (PORT d[5] (2264:2264:2264) (2193:2193:2193))
        (PORT d[6] (3348:3348:3348) (3453:3453:3453))
        (PORT d[7] (2448:2448:2448) (2489:2489:2489))
        (PORT d[8] (2303:2303:2303) (2358:2358:2358))
        (PORT d[9] (2183:2183:2183) (2216:2216:2216))
        (PORT d[10] (2828:2828:2828) (2870:2870:2870))
        (PORT d[11] (2719:2719:2719) (2753:2753:2753))
        (PORT d[12] (3014:3014:3014) (3011:3011:3011))
        (PORT clk (3292:3292:3292) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2201:2201:2201))
        (PORT clk (3292:3292:3292) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3295:3295:3295) (3361:3361:3361))
        (PORT d[0] (2575:2575:2575) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (1977:1977:1977))
        (PORT d[1] (2235:2235:2235) (2168:2168:2168))
        (PORT d[2] (2510:2510:2510) (2550:2550:2550))
        (PORT d[3] (3335:3335:3335) (3260:3260:3260))
        (PORT d[4] (2998:2998:2998) (3057:3057:3057))
        (PORT d[5] (3221:3221:3221) (3290:3290:3290))
        (PORT d[6] (3307:3307:3307) (3254:3254:3254))
        (PORT d[7] (1487:1487:1487) (1389:1389:1389))
        (PORT d[8] (2170:2170:2170) (2163:2163:2163))
        (PORT d[9] (2443:2443:2443) (2443:2443:2443))
        (PORT d[10] (1465:1465:1465) (1365:1365:1365))
        (PORT d[11] (1556:1556:1556) (1446:1446:1446))
        (PORT d[12] (1533:1533:1533) (1441:1441:1441))
        (PORT clk (2194:2194:2194) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2180:2180:2180))
        (PORT d[0] (1443:1443:1443) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2175:2175:2175))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2915:2915:2915) (2808:2808:2808))
        (PORT datac (2728:2728:2728) (2763:2763:2763))
        (PORT datad (1888:1888:1888) (1782:1782:1782))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2888:2888:2888))
        (PORT clk (3931:3931:3931) (4005:4005:4005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2672:2672:2672))
        (PORT d[1] (2917:2917:2917) (2955:2955:2955))
        (PORT d[2] (2681:2681:2681) (2772:2772:2772))
        (PORT d[3] (2767:2767:2767) (2883:2883:2883))
        (PORT d[4] (2304:2304:2304) (2372:2372:2372))
        (PORT d[5] (3509:3509:3509) (3503:3503:3503))
        (PORT d[6] (4058:4058:4058) (4178:4178:4178))
        (PORT d[7] (3694:3694:3694) (3811:3811:3811))
        (PORT d[8] (3665:3665:3665) (3742:3742:3742))
        (PORT d[9] (3260:3260:3260) (3325:3325:3325))
        (PORT d[10] (3184:3184:3184) (3243:3243:3243))
        (PORT d[11] (3054:3054:3054) (3176:3176:3176))
        (PORT d[12] (3451:3451:3451) (3478:3478:3478))
        (PORT clk (3928:3928:3928) (4001:4001:4001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2881:2881:2881))
        (PORT clk (3928:3928:3928) (4001:4001:4001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3931:3931:3931) (4005:4005:4005))
        (PORT d[0] (3498:3498:3498) (3409:3409:3409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3932:3932:3932) (4006:4006:4006))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3932:3932:3932) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3932:3932:3932) (4006:4006:4006))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3932:3932:3932) (4006:4006:4006))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3103:3103:3103))
        (PORT d[1] (4424:4424:4424) (4408:4408:4408))
        (PORT d[2] (3758:3758:3758) (3913:3913:3913))
        (PORT d[3] (3917:3917:3917) (3797:3797:3797))
        (PORT d[4] (3436:3436:3436) (3548:3548:3548))
        (PORT d[5] (3205:3205:3205) (3256:3256:3256))
        (PORT d[6] (3580:3580:3580) (3535:3535:3535))
        (PORT d[7] (2905:2905:2905) (2936:2936:2936))
        (PORT d[8] (2304:2304:2304) (2366:2366:2366))
        (PORT d[9] (3276:3276:3276) (3297:3297:3297))
        (PORT d[10] (2463:2463:2463) (2484:2484:2484))
        (PORT d[11] (2582:2582:2582) (2506:2506:2506))
        (PORT d[12] (2598:2598:2598) (2540:2540:2540))
        (PORT clk (2139:2139:2139) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2125:2125:2125))
        (PORT d[0] (2091:2091:2091) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2120:2120:2120))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2492:2492:2492))
        (PORT clk (3597:3597:3597) (3667:3667:3667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2938:2938:2938))
        (PORT d[1] (3258:3258:3258) (3292:3292:3292))
        (PORT d[2] (3083:3083:3083) (3175:3175:3175))
        (PORT d[3] (2411:2411:2411) (2517:2517:2517))
        (PORT d[4] (1999:1999:1999) (2065:2065:2065))
        (PORT d[5] (3509:3509:3509) (3511:3511:3511))
        (PORT d[6] (2994:2994:2994) (3093:3093:3093))
        (PORT d[7] (3503:3503:3503) (3514:3514:3514))
        (PORT d[8] (3167:3167:3167) (3211:3211:3211))
        (PORT d[9] (3177:3177:3177) (3182:3182:3182))
        (PORT d[10] (3215:3215:3215) (3271:3271:3271))
        (PORT d[11] (2824:2824:2824) (2879:2879:2879))
        (PORT d[12] (2801:2801:2801) (2851:2851:2851))
        (PORT clk (3594:3594:3594) (3663:3663:3663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2557:2557:2557))
        (PORT clk (3594:3594:3594) (3663:3663:3663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3597:3597:3597) (3667:3667:3667))
        (PORT d[0] (3194:3194:3194) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3598:3598:3598) (3668:3668:3668))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3598:3598:3598) (3668:3668:3668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3598:3598:3598) (3668:3668:3668))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3598:3598:3598) (3668:3668:3668))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (2949:2949:2949))
        (PORT d[1] (3201:3201:3201) (3106:3106:3106))
        (PORT d[2] (3817:3817:3817) (3953:3953:3953))
        (PORT d[3] (2940:2940:2940) (2852:2852:2852))
        (PORT d[4] (2868:2868:2868) (3009:3009:3009))
        (PORT d[5] (3741:3741:3741) (3823:3823:3823))
        (PORT d[6] (2688:2688:2688) (2661:2661:2661))
        (PORT d[7] (2817:2817:2817) (2700:2700:2700))
        (PORT d[8] (2223:2223:2223) (2249:2249:2249))
        (PORT d[9] (2713:2713:2713) (2693:2693:2693))
        (PORT d[10] (2126:2126:2126) (2136:2136:2136))
        (PORT d[11] (2145:2145:2145) (2046:2046:2046))
        (PORT d[12] (2341:2341:2341) (2310:2310:2310))
        (PORT clk (2196:2196:2196) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2184:2184:2184))
        (PORT d[0] (1792:1792:1792) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1164:1164:1164))
        (PORT clk (3063:3063:3063) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1647:1647:1647))
        (PORT d[1] (1142:1142:1142) (1146:1146:1146))
        (PORT d[2] (1834:1834:1834) (1825:1825:1825))
        (PORT d[3] (1150:1150:1150) (1155:1155:1155))
        (PORT d[4] (1735:1735:1735) (1707:1707:1707))
        (PORT d[5] (1751:1751:1751) (1736:1736:1736))
        (PORT d[6] (3038:3038:3038) (3114:3114:3114))
        (PORT d[7] (1116:1116:1116) (1132:1132:1132))
        (PORT d[8] (1849:1849:1849) (1852:1852:1852))
        (PORT d[9] (1600:1600:1600) (1557:1557:1557))
        (PORT d[10] (1767:1767:1767) (1754:1754:1754))
        (PORT d[11] (1934:1934:1934) (1871:1871:1871))
        (PORT d[12] (1407:1407:1407) (1399:1399:1399))
        (PORT clk (3060:3060:3060) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1306:1306:1306))
        (PORT clk (3060:3060:3060) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3076:3076:3076))
        (PORT d[0] (1908:1908:1908) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3077:3077:3077))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3077:3077:3077))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3077:3077:3077))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1507:1507:1507))
        (PORT d[1] (1127:1127:1127) (1133:1133:1133))
        (PORT d[2] (1479:1479:1479) (1469:1469:1469))
        (PORT d[3] (1500:1500:1500) (1495:1495:1495))
        (PORT d[4] (1101:1101:1101) (1096:1096:1096))
        (PORT d[5] (861:861:861) (892:892:892))
        (PORT d[6] (2764:2764:2764) (2650:2650:2650))
        (PORT d[7] (1052:1052:1052) (1024:1024:1024))
        (PORT d[8] (1034:1034:1034) (1006:1006:1006))
        (PORT d[9] (1059:1059:1059) (1022:1022:1022))
        (PORT d[10] (1445:1445:1445) (1399:1399:1399))
        (PORT d[11] (1090:1090:1090) (1053:1053:1053))
        (PORT d[12] (1064:1064:1064) (1033:1033:1033))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (PORT d[0] (900:900:900) (818:818:818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2499:2499:2499))
        (PORT clk (2834:2834:2834) (2877:2877:2877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1369:1369:1369))
        (PORT d[1] (1130:1130:1130) (1145:1145:1145))
        (PORT d[2] (1816:1816:1816) (1818:1818:1818))
        (PORT d[3] (1150:1150:1150) (1153:1153:1153))
        (PORT d[4] (1132:1132:1132) (1145:1145:1145))
        (PORT d[5] (1725:1725:1725) (1711:1711:1711))
        (PORT d[6] (2121:2121:2121) (2130:2130:2130))
        (PORT d[7] (1452:1452:1452) (1450:1450:1450))
        (PORT d[8] (1833:1833:1833) (1840:1840:1840))
        (PORT d[9] (1423:1423:1423) (1413:1413:1413))
        (PORT d[10] (1744:1744:1744) (1731:1731:1731))
        (PORT d[11] (1697:1697:1697) (1678:1678:1678))
        (PORT d[12] (1479:1479:1479) (1473:1473:1473))
        (PORT clk (2831:2831:2831) (2873:2873:2873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1749:1749:1749))
        (PORT clk (2831:2831:2831) (2873:2873:2873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2834:2834:2834) (2877:2877:2877))
        (PORT d[0] (2438:2438:2438) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2835:2835:2835) (2878:2878:2878))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2835:2835:2835) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2835:2835:2835) (2878:2878:2878))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2835:2835:2835) (2878:2878:2878))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1158:1158:1158))
        (PORT d[1] (1476:1476:1476) (1470:1470:1470))
        (PORT d[2] (818:818:818) (828:828:828))
        (PORT d[3] (1008:1008:1008) (981:981:981))
        (PORT d[4] (804:804:804) (817:817:817))
        (PORT d[5] (1152:1152:1152) (1168:1168:1168))
        (PORT d[6] (2185:2185:2185) (2095:2095:2095))
        (PORT d[7] (738:738:738) (725:725:725))
        (PORT d[8] (1423:1423:1423) (1380:1380:1380))
        (PORT d[9] (735:735:735) (712:712:712))
        (PORT d[10] (1312:1312:1312) (1260:1260:1260))
        (PORT d[11] (1411:1411:1411) (1373:1373:1373))
        (PORT d[12] (765:765:765) (747:747:747))
        (PORT clk (2196:2196:2196) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2184:2184:2184))
        (PORT d[0] (596:596:596) (541:541:541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (864:864:864))
        (PORT datab (1020:1020:1020) (953:953:953))
        (PORT datac (989:989:989) (930:930:930))
        (PORT datad (935:935:935) (906:906:906))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1287:1287:1287))
        (PORT datab (696:696:696) (654:654:654))
        (PORT datac (3691:3691:3691) (3680:3680:3680))
        (PORT datad (1451:1451:1451) (1359:1359:1359))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2632:2632:2632))
        (PORT clk (3185:3185:3185) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (2950:2950:2950))
        (PORT d[1] (3179:3179:3179) (3127:3127:3127))
        (PORT d[2] (2616:2616:2616) (2679:2679:2679))
        (PORT d[3] (3389:3389:3389) (3489:3489:3489))
        (PORT d[4] (2936:2936:2936) (3007:3007:3007))
        (PORT d[5] (3422:3422:3422) (3411:3411:3411))
        (PORT d[6] (3264:3264:3264) (3320:3320:3320))
        (PORT d[7] (3537:3537:3537) (3592:3592:3592))
        (PORT d[8] (3467:3467:3467) (3499:3499:3499))
        (PORT d[9] (2544:2544:2544) (2598:2598:2598))
        (PORT d[10] (2799:2799:2799) (2819:2819:2819))
        (PORT d[11] (3199:3199:3199) (3260:3260:3260))
        (PORT d[12] (2759:2759:2759) (2787:2787:2787))
        (PORT clk (3182:3182:3182) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2688:2688:2688))
        (PORT clk (3182:3182:3182) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3232:3232:3232))
        (PORT d[0] (3272:3272:3272) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2962:2962:2962))
        (PORT d[1] (3282:3282:3282) (3194:3194:3194))
        (PORT d[2] (4362:4362:4362) (4360:4360:4360))
        (PORT d[3] (3494:3494:3494) (3604:3604:3604))
        (PORT d[4] (2354:2354:2354) (2434:2434:2434))
        (PORT d[5] (2584:2584:2584) (2642:2642:2642))
        (PORT d[6] (3386:3386:3386) (3275:3275:3275))
        (PORT d[7] (2831:2831:2831) (2843:2843:2843))
        (PORT d[8] (2474:2474:2474) (2492:2492:2492))
        (PORT d[9] (3146:3146:3146) (3129:3129:3129))
        (PORT d[10] (2859:2859:2859) (2900:2900:2900))
        (PORT d[11] (2634:2634:2634) (2678:2678:2678))
        (PORT d[12] (2591:2591:2591) (2626:2626:2626))
        (PORT clk (2175:2175:2175) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (PORT d[0] (2313:2313:2313) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2676:2676:2676))
        (PORT clk (3130:3130:3130) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (2913:2913:2913))
        (PORT d[1] (3493:3493:3493) (3424:3424:3424))
        (PORT d[2] (2590:2590:2590) (2648:2648:2648))
        (PORT d[3] (3693:3693:3693) (3784:3784:3784))
        (PORT d[4] (2956:2956:2956) (3032:3032:3032))
        (PORT d[5] (3121:3121:3121) (3129:3129:3129))
        (PORT d[6] (3017:3017:3017) (3095:3095:3095))
        (PORT d[7] (3531:3531:3531) (3588:3588:3588))
        (PORT d[8] (3476:3476:3476) (3509:3509:3509))
        (PORT d[9] (2803:2803:2803) (2827:2827:2827))
        (PORT d[10] (2792:2792:2792) (2816:2816:2816))
        (PORT d[11] (3204:3204:3204) (3256:3256:3256))
        (PORT d[12] (3103:3103:3103) (3124:3124:3124))
        (PORT clk (3127:3127:3127) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2727:2727:2727))
        (PORT clk (3127:3127:3127) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3130:3130:3130) (3172:3172:3172))
        (PORT d[0] (3321:3321:3321) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3173:3173:3173))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3173:3173:3173))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3173:3173:3173))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2950:2950:2950))
        (PORT d[1] (2966:2966:2966) (2900:2900:2900))
        (PORT d[2] (4577:4577:4577) (4753:4753:4753))
        (PORT d[3] (4682:4682:4682) (4511:4511:4511))
        (PORT d[4] (3100:3100:3100) (3193:3193:3193))
        (PORT d[5] (2588:2588:2588) (2645:2645:2645))
        (PORT d[6] (2824:2824:2824) (2753:2753:2753))
        (PORT d[7] (2579:2579:2579) (2582:2582:2582))
        (PORT d[8] (2495:2495:2495) (2514:2514:2514))
        (PORT d[9] (3153:3153:3153) (3137:3137:3137))
        (PORT d[10] (2845:2845:2845) (2892:2892:2892))
        (PORT d[11] (2652:2652:2652) (2694:2694:2694))
        (PORT d[12] (2571:2571:2571) (2606:2606:2606))
        (PORT clk (2183:2183:2183) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT d[0] (2279:2279:2279) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1604:1604:1604))
        (PORT datab (4245:4245:4245) (4295:4295:4295))
        (PORT datac (2378:2378:2378) (2158:2158:2158))
        (PORT datad (4631:4631:4631) (4621:4621:4621))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2120:2120:2120))
        (PORT clk (3170:3170:3170) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2725:2725:2725))
        (PORT d[1] (2709:2709:2709) (2737:2737:2737))
        (PORT d[2] (2229:2229:2229) (2278:2278:2278))
        (PORT d[3] (2640:2640:2640) (2692:2692:2692))
        (PORT d[4] (2894:2894:2894) (2939:2939:2939))
        (PORT d[5] (3767:3767:3767) (3753:3753:3753))
        (PORT d[6] (2805:2805:2805) (2847:2847:2847))
        (PORT d[7] (3502:3502:3502) (3547:3547:3547))
        (PORT d[8] (3152:3152:3152) (3279:3279:3279))
        (PORT d[9] (2975:2975:2975) (3054:3054:3054))
        (PORT d[10] (3342:3342:3342) (3430:3430:3430))
        (PORT d[11] (2599:2599:2599) (2683:2683:2683))
        (PORT d[12] (2451:2451:2451) (2467:2467:2467))
        (PORT clk (3167:3167:3167) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2612:2612:2612))
        (PORT clk (3167:3167:3167) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3218:3218:3218))
        (PORT d[0] (3282:3282:3282) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2784:2784:2784))
        (PORT d[1] (4085:4085:4085) (3960:3960:3960))
        (PORT d[2] (3618:3618:3618) (3681:3681:3681))
        (PORT d[3] (3360:3360:3360) (3212:3212:3212))
        (PORT d[4] (2312:2312:2312) (2365:2365:2365))
        (PORT d[5] (3631:3631:3631) (3705:3705:3705))
        (PORT d[6] (2837:2837:2837) (2781:2781:2781))
        (PORT d[7] (2221:2221:2221) (2219:2219:2219))
        (PORT d[8] (2112:2112:2112) (2117:2117:2117))
        (PORT d[9] (2726:2726:2726) (2697:2697:2697))
        (PORT d[10] (2396:2396:2396) (2372:2372:2372))
        (PORT d[11] (2082:2082:2082) (2073:2073:2073))
        (PORT d[12] (2455:2455:2455) (2435:2435:2435))
        (PORT clk (2172:2172:2172) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (PORT d[0] (1935:1935:1935) (1869:1869:1869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2499:2499:2499))
        (PORT clk (3519:3519:3519) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2923:2923:2923))
        (PORT d[1] (3137:3137:3137) (3176:3176:3176))
        (PORT d[2] (2896:2896:2896) (2953:2953:2953))
        (PORT d[3] (3319:3319:3319) (3398:3398:3398))
        (PORT d[4] (2462:2462:2462) (2469:2469:2469))
        (PORT d[5] (3354:3354:3354) (3374:3374:3374))
        (PORT d[6] (3485:3485:3485) (3509:3509:3509))
        (PORT d[7] (3888:3888:3888) (3962:3962:3962))
        (PORT d[8] (3188:3188:3188) (3331:3331:3331))
        (PORT d[9] (2542:2542:2542) (2592:2592:2592))
        (PORT d[10] (3300:3300:3300) (3394:3394:3394))
        (PORT d[11] (2675:2675:2675) (2761:2761:2761))
        (PORT d[12] (3120:3120:3120) (3151:3151:3151))
        (PORT clk (3516:3516:3516) (3565:3565:3565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2693:2693:2693))
        (PORT clk (3516:3516:3516) (3565:3565:3565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3519:3519:3519) (3569:3569:3569))
        (PORT d[0] (3268:3268:3268) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3520:3520:3520) (3570:3570:3570))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3520:3520:3520) (3570:3570:3570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3520:3520:3520) (3570:3570:3570))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3520:3520:3520) (3570:3570:3570))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3198:3198:3198))
        (PORT d[1] (3716:3716:3716) (3709:3709:3709))
        (PORT d[2] (3673:3673:3673) (3768:3768:3768))
        (PORT d[3] (4955:4955:4955) (4844:4844:4844))
        (PORT d[4] (2746:2746:2746) (2852:2852:2852))
        (PORT d[5] (2971:2971:2971) (3067:3067:3067))
        (PORT d[6] (3123:3123:3123) (3046:3046:3046))
        (PORT d[7] (2941:2941:2941) (2955:2955:2955))
        (PORT d[8] (2470:2470:2470) (2498:2498:2498))
        (PORT d[9] (3127:3127:3127) (3115:3115:3115))
        (PORT d[10] (2795:2795:2795) (2779:2779:2779))
        (PORT d[11] (2450:2450:2450) (2456:2456:2456))
        (PORT d[12] (2792:2792:2792) (2778:2778:2778))
        (PORT clk (2162:2162:2162) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2150:2150:2150))
        (PORT d[0] (2299:2299:2299) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4689:4689:4689) (4671:4671:4671))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (979:979:979) (934:934:934))
        (PORT datad (1953:1953:1953) (1860:1860:1860))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2787:2787:2787))
        (PORT clk (3433:3433:3433) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2894:2894:2894))
        (PORT d[1] (2740:2740:2740) (2772:2772:2772))
        (PORT d[2] (2918:2918:2918) (2958:2958:2958))
        (PORT d[3] (2597:2597:2597) (2658:2658:2658))
        (PORT d[4] (2155:2155:2155) (2175:2175:2175))
        (PORT d[5] (3120:3120:3120) (3138:3138:3138))
        (PORT d[6] (3163:3163:3163) (3193:3193:3193))
        (PORT d[7] (3844:3844:3844) (3891:3891:3891))
        (PORT d[8] (2808:2808:2808) (2943:2943:2943))
        (PORT d[9] (2581:2581:2581) (2651:2651:2651))
        (PORT d[10] (3167:3167:3167) (3244:3244:3244))
        (PORT d[11] (2658:2658:2658) (2733:2733:2733))
        (PORT d[12] (2807:2807:2807) (2850:2850:2850))
        (PORT clk (3430:3430:3430) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2639:2639:2639))
        (PORT clk (3430:3430:3430) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3469:3469:3469))
        (PORT d[0] (3224:3224:3224) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4398:4398:4398))
        (PORT d[1] (4331:4331:4331) (4288:4288:4288))
        (PORT d[2] (3566:3566:3566) (3604:3604:3604))
        (PORT d[3] (3983:3983:3983) (3807:3807:3807))
        (PORT d[4] (3038:3038:3038) (3069:3069:3069))
        (PORT d[5] (3536:3536:3536) (3587:3587:3587))
        (PORT d[6] (3116:3116:3116) (3030:3030:3030))
        (PORT d[7] (2601:2601:2601) (2619:2619:2619))
        (PORT d[8] (2509:2509:2509) (2546:2546:2546))
        (PORT d[9] (3115:3115:3115) (3087:3087:3087))
        (PORT d[10] (2471:2471:2471) (2458:2458:2458))
        (PORT d[11] (2493:2493:2493) (2513:2513:2513))
        (PORT d[12] (2797:2797:2797) (2768:2768:2768))
        (PORT clk (2134:2134:2134) (2119:2119:2119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2119:2119:2119))
        (PORT d[0] (2244:2244:2244) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2062:2062:2062))
        (PORT clk (3014:3014:3014) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2880:2880:2880))
        (PORT d[1] (3104:3104:3104) (3021:3021:3021))
        (PORT d[2] (2615:2615:2615) (2674:2674:2674))
        (PORT d[3] (2736:2736:2736) (2763:2763:2763))
        (PORT d[4] (3247:3247:3247) (3307:3307:3307))
        (PORT d[5] (3109:3109:3109) (3109:3109:3109))
        (PORT d[6] (2959:2959:2959) (3032:3032:3032))
        (PORT d[7] (3219:3219:3219) (3260:3260:3260))
        (PORT d[8] (3748:3748:3748) (3740:3740:3740))
        (PORT d[9] (2892:2892:2892) (2933:2933:2933))
        (PORT d[10] (2772:2772:2772) (2798:2798:2798))
        (PORT d[11] (2763:2763:2763) (2790:2790:2790))
        (PORT d[12] (3162:3162:3162) (3188:3188:3188))
        (PORT clk (3011:3011:3011) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2391:2391:2391))
        (PORT clk (3011:3011:3011) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3026:3026:3026))
        (PORT d[0] (2983:2983:2983) (2945:2945:2945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3027:3027:3027))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3223:3223:3223))
        (PORT d[1] (2916:2916:2916) (2853:2853:2853))
        (PORT d[2] (4568:4568:4568) (4745:4745:4745))
        (PORT d[3] (3710:3710:3710) (3801:3801:3801))
        (PORT d[4] (2699:2699:2699) (2767:2767:2767))
        (PORT d[5] (3087:3087:3087) (3082:3082:3082))
        (PORT d[6] (3617:3617:3617) (3489:3489:3489))
        (PORT d[7] (2834:2834:2834) (2848:2848:2848))
        (PORT d[8] (2440:2440:2440) (2460:2460:2460))
        (PORT d[9] (2845:2845:2845) (2860:2860:2860))
        (PORT d[10] (2713:2713:2713) (2705:2705:2705))
        (PORT d[11] (2653:2653:2653) (2692:2692:2692))
        (PORT d[12] (2590:2590:2590) (2625:2625:2625))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (PORT d[0] (2357:2357:2357) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2095:2095:2095))
        (PORT clk (3139:3139:3139) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (1951:1951:1951))
        (PORT d[1] (2514:2514:2514) (2543:2543:2543))
        (PORT d[2] (2183:2183:2183) (2226:2226:2226))
        (PORT d[3] (2207:2207:2207) (2250:2250:2250))
        (PORT d[4] (1684:1684:1684) (1672:1672:1672))
        (PORT d[5] (2631:2631:2631) (2601:2601:2601))
        (PORT d[6] (2972:2972:2972) (3051:3051:3051))
        (PORT d[7] (3180:3180:3180) (3243:3243:3243))
        (PORT d[8] (2728:2728:2728) (2720:2720:2720))
        (PORT d[9] (2419:2419:2419) (2428:2428:2428))
        (PORT d[10] (2967:2967:2967) (3044:3044:3044))
        (PORT d[11] (2288:2288:2288) (2354:2354:2354))
        (PORT d[12] (2820:2820:2820) (2845:2845:2845))
        (PORT clk (3136:3136:3136) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2522:2522:2522))
        (PORT clk (3136:3136:3136) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3166:3166:3166))
        (PORT d[0] (3237:3237:3237) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3167:3167:3167))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3403:3403:3403))
        (PORT d[1] (3186:3186:3186) (3096:3096:3096))
        (PORT d[2] (3959:3959:3959) (4015:4015:4015))
        (PORT d[3] (2739:2739:2739) (2619:2619:2619))
        (PORT d[4] (2221:2221:2221) (2258:2258:2258))
        (PORT d[5] (2571:2571:2571) (2642:2642:2642))
        (PORT d[6] (2854:2854:2854) (2808:2808:2808))
        (PORT d[7] (2549:2549:2549) (2540:2540:2540))
        (PORT d[8] (2120:2120:2120) (2128:2128:2128))
        (PORT d[9] (2801:2801:2801) (2814:2814:2814))
        (PORT d[10] (2437:2437:2437) (2424:2424:2424))
        (PORT d[11] (2100:2100:2100) (2088:2088:2088))
        (PORT d[12] (2321:2321:2321) (2285:2285:2285))
        (PORT clk (2192:2192:2192) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (PORT d[0] (1957:1957:1957) (1912:1912:1912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1740:1740:1740))
        (PORT clk (3106:3106:3106) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2285:2285:2285))
        (PORT d[1] (2185:2185:2185) (2225:2225:2225))
        (PORT d[2] (2223:2223:2223) (2156:2156:2156))
        (PORT d[3] (1906:1906:1906) (1957:1957:1957))
        (PORT d[4] (2053:2053:2053) (2023:2023:2023))
        (PORT d[5] (2951:2951:2951) (2913:2913:2913))
        (PORT d[6] (2636:2636:2636) (2725:2725:2725))
        (PORT d[7] (2955:2955:2955) (2932:2932:2932))
        (PORT d[8] (2449:2449:2449) (2462:2462:2462))
        (PORT d[9] (2783:2783:2783) (2779:2779:2779))
        (PORT d[10] (2826:2826:2826) (2842:2842:2842))
        (PORT d[11] (2253:2253:2253) (2310:2310:2310))
        (PORT d[12] (2443:2443:2443) (2475:2475:2475))
        (PORT clk (3103:3103:3103) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1946:1946:1946))
        (PORT clk (3103:3103:3103) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3137:3137:3137))
        (PORT d[0] (2588:2588:2588) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3702:3702:3702))
        (PORT d[1] (3546:3546:3546) (3444:3444:3444))
        (PORT d[2] (3259:3259:3259) (3167:3167:3167))
        (PORT d[3] (2795:2795:2795) (2672:2672:2672))
        (PORT d[4] (2569:2569:2569) (2601:2601:2601))
        (PORT d[5] (2900:2900:2900) (2957:2957:2957))
        (PORT d[6] (3418:3418:3418) (3288:3288:3288))
        (PORT d[7] (2191:2191:2191) (2188:2188:2188))
        (PORT d[8] (2101:2101:2101) (2107:2107:2107))
        (PORT d[9] (2808:2808:2808) (2791:2791:2791))
        (PORT d[10] (2287:2287:2287) (2227:2227:2227))
        (PORT d[11] (1934:1934:1934) (1949:1949:1949))
        (PORT d[12] (2445:2445:2445) (2418:2418:2418))
        (PORT clk (2199:2199:2199) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2186:2186:2186))
        (PORT d[0] (1914:1914:1914) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (935:935:935))
        (PORT datab (4247:4247:4247) (4298:4298:4298))
        (PORT datac (1323:1323:1323) (1250:1250:1250))
        (PORT datad (4633:4633:4633) (4624:4624:4624))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1515:1515:1515))
        (PORT datab (4246:4246:4246) (4298:4298:4298))
        (PORT datac (2105:2105:2105) (1985:1985:1985))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4890:4890:4890) (4809:4809:4809))
        (PORT datab (3672:3672:3672) (3657:3657:3657))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1750:1750:1750) (1660:1660:1660))
        (PORT datad (2402:2402:2402) (2327:2327:2327))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3034:3034:3034))
        (PORT clk (4380:4380:4380) (4480:4480:4480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3762:3762:3762))
        (PORT d[1] (3370:3370:3370) (3479:3479:3479))
        (PORT d[2] (3088:3088:3088) (3229:3229:3229))
        (PORT d[3] (3797:3797:3797) (3924:3924:3924))
        (PORT d[4] (3097:3097:3097) (3194:3194:3194))
        (PORT d[5] (3628:3628:3628) (3679:3679:3679))
        (PORT d[6] (3789:3789:3789) (3924:3924:3924))
        (PORT d[7] (3692:3692:3692) (3776:3776:3776))
        (PORT d[8] (3118:3118:3118) (3227:3227:3227))
        (PORT d[9] (3773:3773:3773) (3807:3807:3807))
        (PORT d[10] (3545:3545:3545) (3611:3611:3611))
        (PORT d[11] (3902:3902:3902) (4073:4073:4073))
        (PORT d[12] (3839:3839:3839) (3896:3896:3896))
        (PORT clk (4377:4377:4377) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3037:3037:3037))
        (PORT clk (4377:4377:4377) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4380:4380:4380) (4480:4480:4480))
        (PORT d[0] (3616:3616:3616) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4381:4381:4381) (4481:4481:4481))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4381:4381:4381) (4481:4481:4481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4381:4381:4381) (4481:4481:4481))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4381:4381:4381) (4481:4481:4481))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3186:3186:3186))
        (PORT d[1] (4396:4396:4396) (4390:4390:4390))
        (PORT d[2] (5062:5062:5062) (4965:4965:4965))
        (PORT d[3] (4878:4878:4878) (5026:5026:5026))
        (PORT d[4] (3869:3869:3869) (4044:4044:4044))
        (PORT d[5] (3688:3688:3688) (3792:3792:3792))
        (PORT d[6] (4068:4068:4068) (4091:4091:4091))
        (PORT d[7] (3147:3147:3147) (3143:3143:3143))
        (PORT d[8] (2673:2673:2673) (2753:2753:2753))
        (PORT d[9] (2926:2926:2926) (2976:2976:2976))
        (PORT d[10] (2545:2545:2545) (2574:2574:2574))
        (PORT d[11] (2544:2544:2544) (2572:2572:2572))
        (PORT d[12] (3094:3094:3094) (3086:3086:3086))
        (PORT clk (2169:2169:2169) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (PORT d[0] (2342:2342:2342) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2659:2659:2659))
        (PORT clk (3902:3902:3902) (3963:3963:3963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3666:3666:3666))
        (PORT d[1] (3218:3218:3218) (3281:3281:3281))
        (PORT d[2] (3085:3085:3085) (3209:3209:3209))
        (PORT d[3] (3220:3220:3220) (3230:3230:3230))
        (PORT d[4] (2375:2375:2375) (2460:2460:2460))
        (PORT d[5] (3213:3213:3213) (3249:3249:3249))
        (PORT d[6] (3698:3698:3698) (3790:3790:3790))
        (PORT d[7] (3991:3991:3991) (3931:3931:3931))
        (PORT d[8] (2725:2725:2725) (2849:2849:2849))
        (PORT d[9] (2978:2978:2978) (3060:3060:3060))
        (PORT d[10] (3265:3265:3265) (3308:3308:3308))
        (PORT d[11] (3347:3347:3347) (3449:3449:3449))
        (PORT d[12] (3224:3224:3224) (3300:3300:3300))
        (PORT clk (3899:3899:3899) (3959:3959:3959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2788:2788:2788))
        (PORT clk (3899:3899:3899) (3959:3959:3959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (3963:3963:3963))
        (PORT d[0] (3070:3070:3070) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3903:3903:3903) (3964:3964:3964))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3903:3903:3903) (3964:3964:3964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3903:3903:3903) (3964:3964:3964))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3903:3903:3903) (3964:3964:3964))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3183:3183:3183))
        (PORT d[1] (3704:3704:3704) (3694:3694:3694))
        (PORT d[2] (3052:3052:3052) (3161:3161:3161))
        (PORT d[3] (3922:3922:3922) (4047:4047:4047))
        (PORT d[4] (3117:3117:3117) (3228:3228:3228))
        (PORT d[5] (3955:3955:3955) (4018:4018:4018))
        (PORT d[6] (2976:2976:2976) (2961:2961:2961))
        (PORT d[7] (2734:2734:2734) (2686:2686:2686))
        (PORT d[8] (2295:2295:2295) (2356:2356:2356))
        (PORT d[9] (2179:2179:2179) (2200:2200:2200))
        (PORT d[10] (2398:2398:2398) (2386:2386:2386))
        (PORT d[11] (2133:2133:2133) (2141:2141:2141))
        (PORT d[12] (2419:2419:2419) (2393:2393:2393))
        (PORT clk (2178:2178:2178) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (PORT d[0] (1893:1893:1893) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2610:2610:2610))
        (PORT clk (3938:3938:3938) (4033:4033:4033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2703:2703:2703))
        (PORT d[1] (3622:3622:3622) (3670:3670:3670))
        (PORT d[2] (3116:3116:3116) (3262:3262:3262))
        (PORT d[3] (3051:3051:3051) (3151:3151:3151))
        (PORT d[4] (3005:3005:3005) (3085:3085:3085))
        (PORT d[5] (3907:3907:3907) (3922:3922:3922))
        (PORT d[6] (3049:3049:3049) (3152:3152:3152))
        (PORT d[7] (3647:3647:3647) (3713:3713:3713))
        (PORT d[8] (3682:3682:3682) (3765:3765:3765))
        (PORT d[9] (3209:3209:3209) (3276:3276:3276))
        (PORT d[10] (3830:3830:3830) (3855:3855:3855))
        (PORT d[11] (4432:4432:4432) (4557:4557:4557))
        (PORT d[12] (3449:3449:3449) (3465:3465:3465))
        (PORT clk (3935:3935:3935) (4029:4029:4029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2493:2493:2493))
        (PORT clk (3935:3935:3935) (4029:4029:4029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3938:3938:3938) (4033:4033:4033))
        (PORT d[0] (3065:3065:3065) (3047:3047:3047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3939:3939:3939) (4034:4034:4034))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3939:3939:3939) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3939:3939:3939) (4034:4034:4034))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3939:3939:3939) (4034:4034:4034))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2880:2880:2880))
        (PORT d[1] (4135:4135:4135) (4143:4143:4143))
        (PORT d[2] (3776:3776:3776) (3918:3918:3918))
        (PORT d[3] (4214:4214:4214) (4077:4077:4077))
        (PORT d[4] (3421:3421:3421) (3533:3533:3533))
        (PORT d[5] (3965:3965:3965) (4034:4034:4034))
        (PORT d[6] (3645:3645:3645) (3612:3612:3612))
        (PORT d[7] (2877:2877:2877) (2797:2797:2797))
        (PORT d[8] (2571:2571:2571) (2618:2618:2618))
        (PORT d[9] (2924:2924:2924) (2959:2959:2959))
        (PORT d[10] (2485:2485:2485) (2508:2508:2508))
        (PORT d[11] (2725:2725:2725) (2716:2716:2716))
        (PORT d[12] (2601:2601:2601) (2541:2541:2541))
        (PORT clk (2159:2159:2159) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2145:2145:2145))
        (PORT d[0] (2124:2124:2124) (2004:2004:2004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2140:2140:2140))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1217:1217:1217))
        (PORT datab (3725:3725:3725) (3608:3608:3608))
        (PORT datac (2569:2569:2569) (2543:2543:2543))
        (PORT datad (2038:2038:2038) (1872:1872:1872))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3062:3062:3062))
        (PORT clk (4267:4267:4267) (4336:4336:4336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3784:3784:3784))
        (PORT d[1] (2941:2941:2941) (3025:3025:3025))
        (PORT d[2] (3355:3355:3355) (3472:3472:3472))
        (PORT d[3] (4118:4118:4118) (4232:4232:4232))
        (PORT d[4] (2714:2714:2714) (2814:2814:2814))
        (PORT d[5] (3839:3839:3839) (3845:3845:3845))
        (PORT d[6] (3724:3724:3724) (3855:3855:3855))
        (PORT d[7] (3545:3545:3545) (3588:3588:3588))
        (PORT d[8] (3396:3396:3396) (3505:3505:3505))
        (PORT d[9] (3653:3653:3653) (3729:3729:3729))
        (PORT d[10] (3955:3955:3955) (4024:4024:4024))
        (PORT d[11] (4035:4035:4035) (4137:4137:4137))
        (PORT d[12] (3375:3375:3375) (3386:3386:3386))
        (PORT clk (4264:4264:4264) (4332:4332:4332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3309:3309:3309))
        (PORT clk (4264:4264:4264) (4332:4332:4332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4267:4267:4267) (4336:4336:4336))
        (PORT d[0] (3994:3994:3994) (3864:3864:3864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4268:4268:4268) (4337:4337:4337))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4268:4268:4268) (4337:4337:4337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4268:4268:4268) (4337:4337:4337))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4268:4268:4268) (4337:4337:4337))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3725:3725:3725))
        (PORT d[1] (4112:4112:4112) (4133:4133:4133))
        (PORT d[2] (3445:3445:3445) (3572:3572:3572))
        (PORT d[3] (4310:4310:4310) (4481:4481:4481))
        (PORT d[4] (3461:3461:3461) (3573:3573:3573))
        (PORT d[5] (4241:4241:4241) (4309:4309:4309))
        (PORT d[6] (4029:4029:4029) (4026:4026:4026))
        (PORT d[7] (3010:3010:3010) (2965:2965:2965))
        (PORT d[8] (3043:3043:3043) (3148:3148:3148))
        (PORT d[9] (2560:2560:2560) (2602:2602:2602))
        (PORT d[10] (2839:2839:2839) (2851:2851:2851))
        (PORT d[11] (2817:2817:2817) (2824:2824:2824))
        (PORT d[12] (2839:2839:2839) (2839:2839:2839))
        (PORT clk (2141:2141:2141) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2128:2128:2128))
        (PORT d[0] (2357:2357:2357) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2123:2123:2123))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2603:2603:2603) (2580:2580:2580))
        (PORT datab (2163:2163:2163) (1938:1938:1938))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1500:1500:1500) (1393:1393:1393))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2433:2433:2433))
        (PORT clk (3190:3190:3190) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2333:2333:2333))
        (PORT d[1] (2412:2412:2412) (2376:2376:2376))
        (PORT d[2] (1809:1809:1809) (1833:1833:1833))
        (PORT d[3] (2372:2372:2372) (2474:2474:2474))
        (PORT d[4] (2226:2226:2226) (2276:2276:2276))
        (PORT d[5] (2459:2459:2459) (2442:2442:2442))
        (PORT d[6] (3043:3043:3043) (3118:3118:3118))
        (PORT d[7] (3298:3298:3298) (3361:3361:3361))
        (PORT d[8] (3401:3401:3401) (3518:3518:3518))
        (PORT d[9] (2352:2352:2352) (2315:2315:2315))
        (PORT d[10] (2522:2522:2522) (2579:2579:2579))
        (PORT d[11] (2788:2788:2788) (2841:2841:2841))
        (PORT d[12] (2610:2610:2610) (2564:2564:2564))
        (PORT clk (3187:3187:3187) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2520:2520:2520))
        (PORT clk (3187:3187:3187) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3190:3190:3190) (3246:3246:3246))
        (PORT d[0] (3202:3202:3202) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3191:3191:3191) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3191:3191:3191) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3191:3191:3191) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3191:3191:3191) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1860:1860:1860))
        (PORT d[1] (2140:2140:2140) (2119:2119:2119))
        (PORT d[2] (2145:2145:2145) (2127:2127:2127))
        (PORT d[3] (2186:2186:2186) (2163:2163:2163))
        (PORT d[4] (2418:2418:2418) (2357:2357:2357))
        (PORT d[5] (2089:2089:2089) (2068:2068:2068))
        (PORT d[6] (2296:2296:2296) (2225:2225:2225))
        (PORT d[7] (2079:2079:2079) (2018:2018:2018))
        (PORT d[8] (2518:2518:2518) (2546:2546:2546))
        (PORT d[9] (2395:2395:2395) (2337:2337:2337))
        (PORT d[10] (2035:2035:2035) (1967:1967:1967))
        (PORT d[11] (1967:1967:1967) (1912:1912:1912))
        (PORT d[12] (2064:2064:2064) (2011:2011:2011))
        (PORT clk (2204:2204:2204) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (PORT d[0] (1592:1592:1592) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3365:3365:3365))
        (PORT clk (4210:4210:4210) (4264:4264:4264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3451:3451:3451))
        (PORT d[1] (3317:3317:3317) (3410:3410:3410))
        (PORT d[2] (3103:3103:3103) (3221:3221:3221))
        (PORT d[3] (3497:3497:3497) (3488:3488:3488))
        (PORT d[4] (3020:3020:3020) (3109:3109:3109))
        (PORT d[5] (3415:3415:3415) (3415:3415:3415))
        (PORT d[6] (3707:3707:3707) (3836:3836:3836))
        (PORT d[7] (3243:3243:3243) (3304:3304:3304))
        (PORT d[8] (3398:3398:3398) (3518:3518:3518))
        (PORT d[9] (3616:3616:3616) (3678:3678:3678))
        (PORT d[10] (3615:3615:3615) (3674:3674:3674))
        (PORT d[11] (4021:4021:4021) (4121:4121:4121))
        (PORT d[12] (3527:3527:3527) (3573:3573:3573))
        (PORT clk (4207:4207:4207) (4260:4260:4260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3032:3032:3032))
        (PORT clk (4207:4207:4207) (4260:4260:4260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4210:4210:4210) (4264:4264:4264))
        (PORT d[0] (3617:3617:3617) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4211:4211:4211) (4265:4265:4265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4211:4211:4211) (4265:4265:4265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4211:4211:4211) (4265:4265:4265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4211:4211:4211) (4265:4265:4265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3687:3687:3687))
        (PORT d[1] (4426:4426:4426) (4437:4437:4437))
        (PORT d[2] (3765:3765:3765) (3878:3878:3878))
        (PORT d[3] (4332:4332:4332) (4508:4508:4508))
        (PORT d[4] (3841:3841:3841) (3947:3947:3947))
        (PORT d[5] (3748:3748:3748) (3851:3851:3851))
        (PORT d[6] (3428:3428:3428) (3457:3457:3457))
        (PORT d[7] (3110:3110:3110) (3068:3068:3068))
        (PORT d[8] (2679:2679:2679) (2757:2757:2757))
        (PORT d[9] (2628:2628:2628) (2668:2668:2668))
        (PORT d[10] (2525:2525:2525) (2558:2558:2558))
        (PORT d[11] (2820:2820:2820) (2826:2826:2826))
        (PORT d[12] (2479:2479:2479) (2466:2466:2466))
        (PORT clk (2114:2114:2114) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2099:2099:2099))
        (PORT d[0] (2273:2273:2273) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2094:2094:2094))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3087:3087:3087))
        (PORT clk (4241:4241:4241) (4303:4303:4303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3477:3477:3477))
        (PORT d[1] (3649:3649:3649) (3734:3734:3734))
        (PORT d[2] (3087:3087:3087) (3209:3209:3209))
        (PORT d[3] (3465:3465:3465) (3613:3613:3613))
        (PORT d[4] (2701:2701:2701) (2789:2789:2789))
        (PORT d[5] (4079:4079:4079) (4065:4065:4065))
        (PORT d[6] (3402:3402:3402) (3515:3515:3515))
        (PORT d[7] (3564:3564:3564) (3604:3604:3604))
        (PORT d[8] (3084:3084:3084) (3204:3204:3204))
        (PORT d[9] (3591:3591:3591) (3669:3669:3669))
        (PORT d[10] (3635:3635:3635) (3695:3695:3695))
        (PORT d[11] (3842:3842:3842) (3983:3983:3983))
        (PORT d[12] (3382:3382:3382) (3394:3394:3394))
        (PORT clk (4238:4238:4238) (4299:4299:4299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2894:2894:2894))
        (PORT clk (4238:4238:4238) (4299:4299:4299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4241:4241:4241) (4303:4303:4303))
        (PORT d[0] (3449:3449:3449) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4304:4304:4304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4304:4304:4304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4304:4304:4304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4304:4304:4304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3707:3707:3707))
        (PORT d[1] (4128:4128:4128) (4149:4149:4149))
        (PORT d[2] (3685:3685:3685) (3793:3793:3793))
        (PORT d[3] (4272:4272:4272) (4444:4444:4444))
        (PORT d[4] (3501:3501:3501) (3618:3618:3618))
        (PORT d[5] (3410:3410:3410) (3520:3520:3520))
        (PORT d[6] (3794:3794:3794) (3807:3807:3807))
        (PORT d[7] (2813:2813:2813) (2806:2806:2806))
        (PORT d[8] (3031:3031:3031) (3135:3135:3135))
        (PORT d[9] (2546:2546:2546) (2594:2594:2594))
        (PORT d[10] (2559:2559:2559) (2587:2587:2587))
        (PORT d[11] (3135:3135:3135) (3123:3123:3123))
        (PORT d[12] (2807:2807:2807) (2807:2807:2807))
        (PORT clk (2135:2135:2135) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2122:2122:2122))
        (PORT d[0] (2273:2273:2273) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2117:2117:2117))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3401:3401:3401))
        (PORT clk (4266:4266:4266) (4335:4335:4335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3478:3478:3478))
        (PORT d[1] (3623:3623:3623) (3700:3700:3700))
        (PORT d[2] (3084:3084:3084) (3204:3204:3204))
        (PORT d[3] (3844:3844:3844) (3975:3975:3975))
        (PORT d[4] (2740:2740:2740) (2840:2840:2840))
        (PORT d[5] (3601:3601:3601) (3658:3658:3658))
        (PORT d[6] (3746:3746:3746) (3835:3835:3835))
        (PORT d[7] (3557:3557:3557) (3597:3597:3597))
        (PORT d[8] (3088:3088:3088) (3220:3220:3220))
        (PORT d[9] (2730:2730:2730) (2755:2755:2755))
        (PORT d[10] (3602:3602:3602) (3664:3664:3664))
        (PORT d[11] (3804:3804:3804) (3945:3945:3945))
        (PORT d[12] (3668:3668:3668) (3661:3661:3661))
        (PORT clk (4263:4263:4263) (4331:4331:4331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (2889:2889:2889))
        (PORT clk (4263:4263:4263) (4331:4331:4331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4266:4266:4266) (4335:4335:4335))
        (PORT d[0] (3492:3492:3492) (3443:3443:3443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4267:4267:4267) (4336:4336:4336))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4267:4267:4267) (4336:4336:4336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4267:4267:4267) (4336:4336:4336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4267:4267:4267) (4336:4336:4336))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (3681:3681:3681))
        (PORT d[1] (4371:4371:4371) (4364:4364:4364))
        (PORT d[2] (3697:3697:3697) (3807:3807:3807))
        (PORT d[3] (4278:4278:4278) (4440:4440:4440))
        (PORT d[4] (3493:3493:3493) (3613:3613:3613))
        (PORT d[5] (3734:3734:3734) (3834:3834:3834))
        (PORT d[6] (3787:3787:3787) (3800:3800:3800))
        (PORT d[7] (2773:2773:2773) (2757:2757:2757))
        (PORT d[8] (3036:3036:3036) (3141:3141:3141))
        (PORT d[9] (2541:2541:2541) (2583:2583:2583))
        (PORT d[10] (2887:2887:2887) (2907:2907:2907))
        (PORT d[11] (2764:2764:2764) (2766:2766:2766))
        (PORT d[12] (3082:3082:3082) (3066:3066:3066))
        (PORT clk (2129:2129:2129) (2114:2114:2114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2114:2114:2114))
        (PORT d[0] (2036:2036:2036) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2109:2109:2109))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2596:2596:2596) (2571:2571:2571))
        (PORT datab (1273:1273:1273) (1192:1192:1192))
        (PORT datac (3700:3700:3700) (3588:3588:3588))
        (PORT datad (1541:1541:1541) (1438:1438:1438))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2877:2877:2877) (2735:2735:2735))
        (PORT datab (936:936:936) (872:872:872))
        (PORT datac (3699:3699:3699) (3587:3587:3587))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (831:831:831))
        (PORT datac (3225:3225:3225) (3295:3295:3295))
        (PORT datad (869:869:869) (782:782:782))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1424:1424:1424))
        (PORT datab (295:295:295) (352:352:352))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (244:244:244) (275:275:275))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1526:1526:1526) (1479:1479:1479))
        (PORT datad (3710:3710:3710) (3954:3954:3954))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3948:3948:3948) (4035:4035:4035))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1312:1312:1312))
        (PORT datab (949:949:949) (895:895:895))
        (PORT datac (956:956:956) (916:916:916))
        (PORT datad (1512:1512:1512) (1406:1406:1406))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3867:3867:3867) (3874:3874:3874))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2305:2305:2305) (2151:2151:2151))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2384:2384:2384))
        (PORT clk (3155:3155:3155) (3203:3203:3203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3221:3221:3221))
        (PORT d[1] (2766:2766:2766) (2685:2685:2685))
        (PORT d[2] (2853:2853:2853) (2902:2902:2902))
        (PORT d[3] (3238:3238:3238) (3288:3288:3288))
        (PORT d[4] (3253:3253:3253) (3313:3313:3313))
        (PORT d[5] (2761:2761:2761) (2783:2783:2783))
        (PORT d[6] (2961:2961:2961) (3035:3035:3035))
        (PORT d[7] (3522:3522:3522) (3545:3545:3545))
        (PORT d[8] (3778:3778:3778) (3795:3795:3795))
        (PORT d[9] (2499:2499:2499) (2532:2532:2532))
        (PORT d[10] (2719:2719:2719) (2746:2746:2746))
        (PORT d[11] (3154:3154:3154) (3210:3210:3210))
        (PORT d[12] (2844:2844:2844) (2885:2885:2885))
        (PORT clk (3152:3152:3152) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2653:2653:2653))
        (PORT clk (3152:3152:3152) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3155:3155:3155) (3203:3203:3203))
        (PORT d[0] (3335:3335:3335) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3156:3156:3156) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3156:3156:3156) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3156:3156:3156) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3156:3156:3156) (3204:3204:3204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3157:3157:3157))
        (PORT d[1] (2981:2981:2981) (2912:2912:2912))
        (PORT d[2] (4843:4843:4843) (5016:5016:5016))
        (PORT d[3] (3764:3764:3764) (3861:3861:3861))
        (PORT d[4] (2374:2374:2374) (2454:2454:2454))
        (PORT d[5] (3063:3063:3063) (3054:3054:3054))
        (PORT d[6] (3365:3365:3365) (3254:3254:3254))
        (PORT d[7] (2832:2832:2832) (2841:2841:2841))
        (PORT d[8] (2470:2470:2470) (2478:2478:2478))
        (PORT d[9] (3211:3211:3211) (3220:3220:3220))
        (PORT d[10] (2865:2865:2865) (2902:2902:2902))
        (PORT d[11] (2607:2607:2607) (2648:2648:2648))
        (PORT d[12] (2594:2594:2594) (2628:2628:2628))
        (PORT clk (2190:2190:2190) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (PORT d[0] (2149:2149:2149) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2588:2588:2588))
        (PORT clk (2776:2776:2776) (2802:2802:2802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2838:2838:2838))
        (PORT d[1] (2804:2804:2804) (2728:2728:2728))
        (PORT d[2] (2644:2644:2644) (2742:2742:2742))
        (PORT d[3] (2792:2792:2792) (2804:2804:2804))
        (PORT d[4] (2328:2328:2328) (2310:2310:2310))
        (PORT d[5] (3157:3157:3157) (3200:3200:3200))
        (PORT d[6] (2620:2620:2620) (2684:2684:2684))
        (PORT d[7] (2827:2827:2827) (2877:2877:2877))
        (PORT d[8] (2757:2757:2757) (2783:2783:2783))
        (PORT d[9] (2547:2547:2547) (2596:2596:2596))
        (PORT d[10] (2635:2635:2635) (2608:2608:2608))
        (PORT d[11] (2742:2742:2742) (2764:2764:2764))
        (PORT d[12] (3098:3098:3098) (3151:3151:3151))
        (PORT clk (2773:2773:2773) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2772:2772:2772))
        (PORT clk (2773:2773:2773) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2802:2802:2802))
        (PORT d[0] (3115:3115:3115) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3272:3272:3272))
        (PORT d[1] (3241:3241:3241) (3165:3165:3165))
        (PORT d[2] (4517:4517:4517) (4672:4672:4672))
        (PORT d[3] (3687:3687:3687) (3755:3755:3755))
        (PORT d[4] (2682:2682:2682) (2767:2767:2767))
        (PORT d[5] (2543:2543:2543) (2572:2572:2572))
        (PORT d[6] (3652:3652:3652) (3631:3631:3631))
        (PORT d[7] (2473:2473:2473) (2457:2457:2457))
        (PORT d[8] (2094:2094:2094) (2098:2098:2098))
        (PORT d[9] (3289:3289:3289) (3324:3324:3324))
        (PORT d[10] (3024:3024:3024) (2999:2999:2999))
        (PORT d[11] (2255:2255:2255) (2283:2283:2283))
        (PORT d[12] (2217:2217:2217) (2221:2221:2221))
        (PORT clk (2188:2188:2188) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (PORT d[0] (2189:2189:2189) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4689:4689:4689) (4672:4672:4672))
        (PORT datab (4248:4248:4248) (4300:4300:4300))
        (PORT datac (1776:1776:1776) (1667:1667:1667))
        (PORT datad (2455:2455:2455) (2340:2340:2340))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (822:822:822))
        (PORT clk (2779:2779:2779) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2596:2596:2596))
        (PORT d[1] (2653:2653:2653) (2653:2653:2653))
        (PORT d[2] (1887:1887:1887) (1827:1827:1827))
        (PORT d[3] (2501:2501:2501) (2528:2528:2528))
        (PORT d[4] (1628:1628:1628) (1575:1575:1575))
        (PORT d[5] (1549:1549:1549) (1492:1492:1492))
        (PORT d[6] (2589:2589:2589) (2671:2671:2671))
        (PORT d[7] (2968:2968:2968) (2943:2943:2943))
        (PORT d[8] (2790:2790:2790) (2898:2898:2898))
        (PORT d[9] (2582:2582:2582) (2536:2536:2536))
        (PORT d[10] (2040:2040:2040) (2026:2026:2026))
        (PORT d[11] (2376:2376:2376) (2398:2398:2398))
        (PORT d[12] (2398:2398:2398) (2303:2303:2303))
        (PORT clk (2776:2776:2776) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (1905:1905:1905))
        (PORT clk (2776:2776:2776) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2818:2818:2818))
        (PORT d[0] (2612:2612:2612) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2497:2497:2497))
        (PORT d[1] (3846:3846:3846) (3743:3743:3743))
        (PORT d[2] (2529:2529:2529) (2450:2450:2450))
        (PORT d[3] (3498:3498:3498) (3351:3351:3351))
        (PORT d[4] (1549:1549:1549) (1593:1593:1593))
        (PORT d[5] (2029:2029:2029) (2028:2028:2028))
        (PORT d[6] (2738:2738:2738) (2618:2618:2618))
        (PORT d[7] (2501:2501:2501) (2471:2471:2471))
        (PORT d[8] (1728:1728:1728) (1718:1718:1718))
        (PORT d[9] (3140:3140:3140) (3130:3130:3130))
        (PORT d[10] (2866:2866:2866) (2767:2767:2767))
        (PORT d[11] (1742:1742:1742) (1730:1730:1730))
        (PORT d[12] (2035:2035:2035) (1991:1991:1991))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2167:2167:2167))
        (PORT d[0] (1365:1365:1365) (1216:1216:1216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1360:1360:1360))
        (PORT clk (2884:2884:2884) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2241:2241:2241))
        (PORT d[1] (2684:2684:2684) (2684:2684:2684))
        (PORT d[2] (2196:2196:2196) (2127:2127:2127))
        (PORT d[3] (2236:2236:2236) (2277:2277:2277))
        (PORT d[4] (2154:2154:2154) (2188:2188:2188))
        (PORT d[5] (2717:2717:2717) (2697:2697:2697))
        (PORT d[6] (3065:3065:3065) (3044:3044:3044))
        (PORT d[7] (2988:2988:2988) (2955:2955:2955))
        (PORT d[8] (2488:2488:2488) (2609:2609:2609))
        (PORT d[9] (2086:2086:2086) (2119:2119:2119))
        (PORT d[10] (2541:2541:2541) (2598:2598:2598))
        (PORT d[11] (2489:2489:2489) (2521:2521:2521))
        (PORT d[12] (2478:2478:2478) (2513:2513:2513))
        (PORT clk (2881:2881:2881) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2191:2191:2191))
        (PORT clk (2881:2881:2881) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (2929:2929:2929))
        (PORT d[0] (2608:2608:2608) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2885:2885:2885) (2930:2930:2930))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2885:2885:2885) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2885:2885:2885) (2930:2930:2930))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2885:2885:2885) (2930:2930:2930))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2471:2471:2471))
        (PORT d[1] (3493:3493:3493) (3398:3398:3398))
        (PORT d[2] (2909:2909:2909) (2824:2824:2824))
        (PORT d[3] (3122:3122:3122) (2983:2983:2983))
        (PORT d[4] (1946:1946:1946) (1980:1980:1980))
        (PORT d[5] (2925:2925:2925) (2983:2983:2983))
        (PORT d[6] (3083:3083:3083) (2967:2967:2967))
        (PORT d[7] (2079:2079:2079) (2040:2040:2040))
        (PORT d[8] (1761:1761:1761) (1743:1743:1743))
        (PORT d[9] (2788:2788:2788) (2804:2804:2804))
        (PORT d[10] (2305:2305:2305) (2255:2255:2255))
        (PORT d[11] (1768:1768:1768) (1750:1750:1750))
        (PORT d[12] (1826:1826:1826) (1812:1812:1812))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (1617:1617:1617) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (4245:4245:4245) (4296:4296:4296))
        (PORT datac (1959:1959:1959) (1865:1865:1865))
        (PORT datad (1330:1330:1330) (1262:1262:1262))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1653:1653:1653))
        (PORT clk (3063:3063:3063) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2317:2317:2317))
        (PORT d[1] (2450:2450:2450) (2462:2462:2462))
        (PORT d[2] (2793:2793:2793) (2809:2809:2809))
        (PORT d[3] (2190:2190:2190) (2232:2232:2232))
        (PORT d[4] (2027:2027:2027) (1998:1998:1998))
        (PORT d[5] (2358:2358:2358) (2344:2344:2344))
        (PORT d[6] (2650:2650:2650) (2741:2741:2741))
        (PORT d[7] (3290:3290:3290) (3249:3249:3249))
        (PORT d[8] (2414:2414:2414) (2528:2528:2528))
        (PORT d[9] (2782:2782:2782) (2778:2778:2778))
        (PORT d[10] (2958:2958:2958) (3034:3034:3034))
        (PORT d[11] (2234:2234:2234) (2290:2290:2290))
        (PORT d[12] (2397:2397:2397) (2418:2418:2418))
        (PORT clk (3060:3060:3060) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2207:2207:2207))
        (PORT clk (3060:3060:3060) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3080:3080:3080))
        (PORT d[0] (2844:2844:2844) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3081:3081:3081))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3081:3081:3081))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3081:3081:3081))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2759:2759:2759))
        (PORT d[1] (3835:3835:3835) (3726:3726:3726))
        (PORT d[2] (3209:3209:3209) (3119:3119:3119))
        (PORT d[3] (2490:2490:2490) (2389:2389:2389))
        (PORT d[4] (2259:2259:2259) (2302:2302:2302))
        (PORT d[5] (2899:2899:2899) (2952:2952:2952))
        (PORT d[6] (3405:3405:3405) (3275:3275:3275))
        (PORT d[7] (2206:2206:2206) (2204:2204:2204))
        (PORT d[8] (2111:2111:2111) (2123:2123:2123))
        (PORT d[9] (2732:2732:2732) (2710:2710:2710))
        (PORT d[10] (2261:2261:2261) (2181:2181:2181))
        (PORT d[11] (1902:1902:1902) (1918:1918:1918))
        (PORT d[12] (2413:2413:2413) (2386:2386:2386))
        (PORT clk (2198:2198:2198) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2184:2184:2184))
        (PORT d[0] (1843:1843:1843) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1962:1962:1962))
        (PORT clk (3166:3166:3166) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2323:2323:2323))
        (PORT d[1] (2783:2783:2783) (2782:2782:2782))
        (PORT d[2] (2526:2526:2526) (2559:2559:2559))
        (PORT d[3] (2297:2297:2297) (2356:2356:2356))
        (PORT d[4] (2894:2894:2894) (2947:2947:2947))
        (PORT d[5] (2587:2587:2587) (2555:2555:2555))
        (PORT d[6] (2987:2987:2987) (3067:3067:3067))
        (PORT d[7] (3859:3859:3859) (3896:3896:3896))
        (PORT d[8] (2729:2729:2729) (2828:2828:2828))
        (PORT d[9] (2088:2088:2088) (2116:2116:2116))
        (PORT d[10] (2915:2915:2915) (2993:2993:2993))
        (PORT d[11] (2296:2296:2296) (2363:2363:2363))
        (PORT d[12] (2500:2500:2500) (2534:2534:2534))
        (PORT clk (3163:3163:3163) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2528:2528:2528))
        (PORT clk (3163:3163:3163) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3193:3193:3193))
        (PORT d[0] (3211:3211:3211) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3167:3167:3167) (3194:3194:3194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3167:3167:3167) (3194:3194:3194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3167:3167:3167) (3194:3194:3194))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3167:3167:3167) (3194:3194:3194))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3085:3085:3085))
        (PORT d[1] (3790:3790:3790) (3675:3675:3675))
        (PORT d[2] (3952:3952:3952) (4007:4007:4007))
        (PORT d[3] (2800:2800:2800) (2674:2674:2674))
        (PORT d[4] (1978:1978:1978) (2050:2050:2050))
        (PORT d[5] (2588:2588:2588) (2659:2659:2659))
        (PORT d[6] (2847:2847:2847) (2801:2801:2801))
        (PORT d[7] (2543:2543:2543) (2534:2534:2534))
        (PORT d[8] (2084:2084:2084) (2089:2089:2089))
        (PORT d[9] (2796:2796:2796) (2808:2808:2808))
        (PORT d[10] (2360:2360:2360) (2336:2336:2336))
        (PORT d[11] (2052:2052:2052) (2029:2029:2029))
        (PORT d[12] (2790:2790:2790) (2761:2761:2761))
        (PORT clk (2187:2187:2187) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (PORT d[0] (1876:1876:1876) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1249:1249:1249))
        (PORT datab (4247:4247:4247) (4298:4298:4298))
        (PORT datac (650:650:650) (607:607:607))
        (PORT datad (4634:4634:4634) (4625:4625:4625))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2526:2526:2526))
        (PORT clk (3492:3492:3492) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2385:2385:2385))
        (PORT d[1] (3129:3129:3129) (3170:3170:3170))
        (PORT d[2] (2589:2589:2589) (2658:2658:2658))
        (PORT d[3] (2709:2709:2709) (2815:2815:2815))
        (PORT d[4] (2461:2461:2461) (2470:2470:2470))
        (PORT d[5] (2755:2755:2755) (2785:2785:2785))
        (PORT d[6] (3503:3503:3503) (3525:3525:3525))
        (PORT d[7] (3569:3569:3569) (3658:3658:3658))
        (PORT d[8] (3136:3136:3136) (3284:3284:3284))
        (PORT d[9] (2558:2558:2558) (2626:2626:2626))
        (PORT d[10] (2714:2714:2714) (2727:2727:2727))
        (PORT d[11] (2641:2641:2641) (2727:2727:2727))
        (PORT d[12] (2849:2849:2849) (2891:2891:2891))
        (PORT clk (3489:3489:3489) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2605:2605:2605))
        (PORT clk (3489:3489:3489) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3492:3492:3492) (3542:3542:3542))
        (PORT d[0] (3198:3198:3198) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3543:3543:3543))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3543:3543:3543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3543:3543:3543))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3543:3543:3543))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4003:4003:4003) (4080:4080:4080))
        (PORT d[1] (4045:4045:4045) (4024:4024:4024))
        (PORT d[2] (3330:3330:3330) (3441:3441:3441))
        (PORT d[3] (4955:4955:4955) (4844:4844:4844))
        (PORT d[4] (2741:2741:2741) (2835:2835:2835))
        (PORT d[5] (2965:2965:2965) (3066:3066:3066))
        (PORT d[6] (3163:3163:3163) (3087:3087:3087))
        (PORT d[7] (2947:2947:2947) (2962:2962:2962))
        (PORT d[8] (2465:2465:2465) (2492:2492:2492))
        (PORT d[9] (3146:3146:3146) (3146:3146:3146))
        (PORT d[10] (2816:2816:2816) (2826:2826:2826))
        (PORT d[11] (2504:2504:2504) (2522:2522:2522))
        (PORT d[12] (2777:2777:2777) (2766:2766:2766))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2144:2144:2144))
        (PORT d[0] (2282:2282:2282) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2652:2652:2652))
        (PORT clk (3054:3054:3054) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2881:2881:2881))
        (PORT d[1] (2473:2473:2473) (2423:2423:2423))
        (PORT d[2] (3009:3009:3009) (3109:3109:3109))
        (PORT d[3] (2921:2921:2921) (2978:2978:2978))
        (PORT d[4] (2928:2928:2928) (2965:2965:2965))
        (PORT d[5] (3062:3062:3062) (3051:3051:3051))
        (PORT d[6] (2959:2959:2959) (3031:3031:3031))
        (PORT d[7] (3218:3218:3218) (3259:3259:3259))
        (PORT d[8] (3775:3775:3775) (3764:3764:3764))
        (PORT d[9] (2566:2566:2566) (2611:2611:2611))
        (PORT d[10] (3260:3260:3260) (3206:3206:3206))
        (PORT d[11] (3051:3051:3051) (3071:3071:3071))
        (PORT d[12] (2733:2733:2733) (2762:2762:2762))
        (PORT clk (3051:3051:3051) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2392:2392:2392))
        (PORT clk (3051:3051:3051) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3092:3092:3092))
        (PORT d[0] (3003:3003:3003) (2968:2968:2968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2916:2916:2916))
        (PORT d[1] (3239:3239:3239) (3150:3150:3150))
        (PORT d[2] (4872:4872:4872) (5048:5048:5048))
        (PORT d[3] (3719:3719:3719) (3811:3811:3811))
        (PORT d[4] (2735:2735:2735) (2812:2812:2812))
        (PORT d[5] (3209:3209:3209) (3239:3239:3239))
        (PORT d[6] (3599:3599:3599) (3563:3563:3563))
        (PORT d[7] (2848:2848:2848) (2862:2862:2862))
        (PORT d[8] (2758:2758:2758) (2764:2764:2764))
        (PORT d[9] (2891:2891:2891) (2907:2907:2907))
        (PORT d[10] (2732:2732:2732) (2721:2721:2721))
        (PORT d[11] (2287:2287:2287) (2320:2320:2320))
        (PORT d[12] (2541:2541:2541) (2573:2573:2573))
        (PORT clk (2200:2200:2200) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2187:2187:2187))
        (PORT d[0] (2272:2272:2272) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1739:1739:1739) (1700:1700:1700))
        (PORT datac (4207:4207:4207) (4269:4269:4269))
        (PORT datad (2415:2415:2415) (2199:2199:2199))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3004:3004:3004))
        (PORT clk (3544:3544:3544) (3613:3613:3613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2898:2898:2898))
        (PORT d[1] (3133:3133:3133) (3173:3173:3173))
        (PORT d[2] (2604:2604:2604) (2669:2669:2669))
        (PORT d[3] (2664:2664:2664) (2768:2768:2768))
        (PORT d[4] (2872:2872:2872) (2936:2936:2936))
        (PORT d[5] (3379:3379:3379) (3375:3375:3375))
        (PORT d[6] (3487:3487:3487) (3541:3541:3541))
        (PORT d[7] (3907:3907:3907) (3967:3967:3967))
        (PORT d[8] (3514:3514:3514) (3546:3546:3546))
        (PORT d[9] (2572:2572:2572) (2641:2641:2641))
        (PORT d[10] (3569:3569:3569) (3674:3674:3674))
        (PORT d[11] (3250:3250:3250) (3320:3320:3320))
        (PORT d[12] (2873:2873:2873) (2920:2920:2920))
        (PORT clk (3541:3541:3541) (3609:3609:3609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2686:2686:2686))
        (PORT clk (3541:3541:3541) (3609:3609:3609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3544:3544:3544) (3613:3613:3613))
        (PORT d[0] (3297:3297:3297) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3614:3614:3614))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3614:3614:3614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3614:3614:3614))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3614:3614:3614))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3521:3521:3521))
        (PORT d[1] (4342:4342:4342) (4306:4306:4306))
        (PORT d[2] (3380:3380:3380) (3491:3491:3491))
        (PORT d[3] (4378:4378:4378) (4301:4301:4301))
        (PORT d[4] (2763:2763:2763) (2870:2870:2870))
        (PORT d[5] (3340:3340:3340) (3419:3419:3419))
        (PORT d[6] (3152:3152:3152) (3074:3074:3074))
        (PORT d[7] (2803:2803:2803) (2787:2787:2787))
        (PORT d[8] (2489:2489:2489) (2517:2517:2517))
        (PORT d[9] (3131:3131:3131) (3132:3132:3132))
        (PORT d[10] (2830:2830:2830) (2835:2835:2835))
        (PORT d[11] (2818:2818:2818) (2850:2850:2850))
        (PORT d[12] (2763:2763:2763) (2740:2740:2740))
        (PORT clk (2171:2171:2171) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2156:2156:2156))
        (PORT d[0] (2316:2316:2316) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2151:2151:2151))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2054:2054:2054))
        (PORT clk (3112:3112:3112) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3212:3212:3212))
        (PORT d[1] (3110:3110:3110) (3027:3027:3027))
        (PORT d[2] (2580:2580:2580) (2648:2648:2648))
        (PORT d[3] (2955:2955:2955) (3022:3022:3022))
        (PORT d[4] (3252:3252:3252) (3312:3312:3312))
        (PORT d[5] (3104:3104:3104) (3107:3107:3107))
        (PORT d[6] (2954:2954:2954) (3027:3027:3027))
        (PORT d[7] (3482:3482:3482) (3509:3509:3509))
        (PORT d[8] (3092:3092:3092) (3100:3100:3100))
        (PORT d[9] (2560:2560:2560) (2605:2605:2605))
        (PORT d[10] (2739:2739:2739) (2767:2767:2767))
        (PORT d[11] (2763:2763:2763) (2798:2798:2798))
        (PORT d[12] (2807:2807:2807) (2842:2842:2842))
        (PORT clk (3109:3109:3109) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2597:2597:2597))
        (PORT clk (3109:3109:3109) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3150:3150:3150))
        (PORT d[0] (3274:3274:3274) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3151:3151:3151))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3200:3200:3200))
        (PORT d[1] (3261:3261:3261) (3184:3184:3184))
        (PORT d[2] (4878:4878:4878) (5054:5054:5054))
        (PORT d[3] (3457:3457:3457) (3565:3565:3565))
        (PORT d[4] (2388:2388:2388) (2481:2481:2481))
        (PORT d[5] (3118:3118:3118) (3113:3113:3113))
        (PORT d[6] (3312:3312:3312) (3201:3201:3201))
        (PORT d[7] (2535:2535:2535) (2548:2548:2548))
        (PORT d[8] (2770:2770:2770) (2770:2770:2770))
        (PORT d[9] (2793:2793:2793) (2805:2805:2805))
        (PORT d[10] (2714:2714:2714) (2706:2706:2706))
        (PORT d[11] (2602:2602:2602) (2649:2649:2649))
        (PORT d[12] (2589:2589:2589) (2625:2625:2625))
        (PORT clk (2195:2195:2195) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (PORT d[0] (2332:2332:2332) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2409:2409:2409))
        (PORT clk (3180:3180:3180) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3233:3233:3233))
        (PORT d[1] (2870:2870:2870) (2824:2824:2824))
        (PORT d[2] (2637:2637:2637) (2644:2644:2644))
        (PORT d[3] (3020:3020:3020) (3129:3129:3129))
        (PORT d[4] (3311:3311:3311) (3402:3402:3402))
        (PORT d[5] (3415:3415:3415) (3444:3444:3444))
        (PORT d[6] (3341:3341:3341) (3426:3426:3426))
        (PORT d[7] (3543:3543:3543) (3604:3604:3604))
        (PORT d[8] (3424:3424:3424) (3442:3442:3442))
        (PORT d[9] (2876:2876:2876) (2917:2917:2917))
        (PORT d[10] (2816:2816:2816) (2868:2868:2868))
        (PORT d[11] (2857:2857:2857) (2926:2926:2926))
        (PORT d[12] (3587:3587:3587) (3641:3641:3641))
        (PORT clk (3177:3177:3177) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2708:2708:2708))
        (PORT clk (3177:3177:3177) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3228:3228:3228))
        (PORT d[0] (3290:3290:3290) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3229:3229:3229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3229:3229:3229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3229:3229:3229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3624:3624:3624))
        (PORT d[1] (3569:3569:3569) (3472:3472:3472))
        (PORT d[2] (3820:3820:3820) (3870:3870:3870))
        (PORT d[3] (4417:4417:4417) (4263:4263:4263))
        (PORT d[4] (2347:2347:2347) (2426:2426:2426))
        (PORT d[5] (2957:2957:2957) (3032:3032:3032))
        (PORT d[6] (3624:3624:3624) (3615:3615:3615))
        (PORT d[7] (2846:2846:2846) (2861:2861:2861))
        (PORT d[8] (2485:2485:2485) (2503:2503:2503))
        (PORT d[9] (2877:2877:2877) (2901:2901:2901))
        (PORT d[10] (2869:2869:2869) (2913:2913:2913))
        (PORT d[11] (2620:2620:2620) (2663:2663:2663))
        (PORT d[12] (2601:2601:2601) (2638:2638:2638))
        (PORT clk (2158:2158:2158) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2146:2146:2146))
        (PORT d[0] (2390:2390:2390) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2141:2141:2141))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1893:1893:1893) (1816:1816:1816))
        (PORT datab (2190:2190:2190) (2062:2062:2062))
        (PORT datac (4203:4203:4203) (4264:4264:4264))
        (PORT datad (4630:4630:4630) (4621:4621:4621))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2753:2753:2753))
        (PORT clk (3353:3353:3353) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3594:3594:3594))
        (PORT d[1] (3156:3156:3156) (3102:3102:3102))
        (PORT d[2] (3250:3250:3250) (3298:3298:3298))
        (PORT d[3] (3007:3007:3007) (3108:3108:3108))
        (PORT d[4] (3171:3171:3171) (3207:3207:3207))
        (PORT d[5] (3454:3454:3454) (3484:3484:3484))
        (PORT d[6] (3330:3330:3330) (3418:3418:3418))
        (PORT d[7] (3939:3939:3939) (3988:3988:3988))
        (PORT d[8] (3138:3138:3138) (3176:3176:3176))
        (PORT d[9] (2894:2894:2894) (2942:2942:2942))
        (PORT d[10] (3138:3138:3138) (3188:3188:3188))
        (PORT d[11] (3167:3167:3167) (3217:3217:3217))
        (PORT d[12] (3206:3206:3206) (3266:3266:3266))
        (PORT clk (3350:3350:3350) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2911:2911:2911))
        (PORT clk (3350:3350:3350) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3378:3378:3378))
        (PORT d[0] (3514:3514:3514) (3465:3465:3465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3379:3379:3379))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3379:3379:3379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3379:3379:3379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3379:3379:3379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3581:3581:3581) (3612:3612:3612))
        (PORT d[1] (3645:3645:3645) (3584:3584:3584))
        (PORT d[2] (5800:5800:5800) (5936:5936:5936))
        (PORT d[3] (4068:4068:4068) (4174:4174:4174))
        (PORT d[4] (2723:2723:2723) (2824:2824:2824))
        (PORT d[5] (3316:3316:3316) (3380:3380:3380))
        (PORT d[6] (3914:3914:3914) (3894:3894:3894))
        (PORT d[7] (2881:2881:2881) (2897:2897:2897))
        (PORT d[8] (2825:2825:2825) (2858:2858:2858))
        (PORT d[9] (3188:3188:3188) (3197:3197:3197))
        (PORT d[10] (2876:2876:2876) (2922:2922:2922))
        (PORT d[11] (2645:2645:2645) (2689:2689:2689))
        (PORT d[12] (2951:2951:2951) (3002:3002:3002))
        (PORT clk (2127:2127:2127) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2113:2113:2113))
        (PORT d[0] (2333:2333:2333) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2108:2108:2108))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4685:4685:4685) (4667:4667:4667))
        (PORT datab (2291:2291:2291) (2244:2244:2244))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (2011:2011:2011) (1986:1986:1986))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2742:2742:2742))
        (PORT clk (3598:3598:3598) (3683:3683:3683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3256:3256:3256))
        (PORT d[1] (3150:3150:3150) (3186:3186:3186))
        (PORT d[2] (2869:2869:2869) (2932:2932:2932))
        (PORT d[3] (2703:2703:2703) (2810:2810:2810))
        (PORT d[4] (3222:3222:3222) (3272:3272:3272))
        (PORT d[5] (3332:3332:3332) (3320:3320:3320))
        (PORT d[6] (3493:3493:3493) (3547:3547:3547))
        (PORT d[7] (3887:3887:3887) (3953:3953:3953))
        (PORT d[8] (3499:3499:3499) (3529:3529:3529))
        (PORT d[9] (2902:2902:2902) (2955:2955:2955))
        (PORT d[10] (3327:3327:3327) (3414:3414:3414))
        (PORT d[11] (3017:3017:3017) (3128:3128:3128))
        (PORT d[12] (3243:3243:3243) (3280:3280:3280))
        (PORT clk (3595:3595:3595) (3679:3679:3679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (2953:2953:2953))
        (PORT clk (3595:3595:3595) (3679:3679:3679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3598:3598:3598) (3683:3683:3683))
        (PORT d[0] (3574:3574:3574) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3599:3599:3599) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3599:3599:3599) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3599:3599:3599) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3599:3599:3599) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3813:3813:3813))
        (PORT d[1] (4006:4006:4006) (3995:3995:3995))
        (PORT d[2] (3353:3353:3353) (3469:3469:3469))
        (PORT d[3] (5323:5323:5323) (5199:5199:5199))
        (PORT d[4] (4001:4001:4001) (4088:4088:4088))
        (PORT d[5] (3288:3288:3288) (3387:3387:3387))
        (PORT d[6] (3531:3531:3531) (3499:3499:3499))
        (PORT d[7] (2587:2587:2587) (2611:2611:2611))
        (PORT d[8] (2502:2502:2502) (2535:2535:2535))
        (PORT d[9] (2906:2906:2906) (2928:2928:2928))
        (PORT d[10] (2809:2809:2809) (2830:2830:2830))
        (PORT d[11] (2811:2811:2811) (2842:2842:2842))
        (PORT d[12] (3062:3062:3062) (3036:3036:3036))
        (PORT clk (2177:2177:2177) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2162:2162:2162))
        (PORT d[0] (2247:2247:2247) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2157:2157:2157))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2003:2003:2003))
        (PORT clk (3251:3251:3251) (3311:3311:3311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2419:2419:2419))
        (PORT d[1] (2497:2497:2497) (2544:2544:2544))
        (PORT d[2] (2530:2530:2530) (2571:2571:2571))
        (PORT d[3] (2904:2904:2904) (2934:2934:2934))
        (PORT d[4] (2537:2537:2537) (2583:2583:2583))
        (PORT d[5] (2732:2732:2732) (2737:2737:2737))
        (PORT d[6] (3160:3160:3160) (3186:3186:3186))
        (PORT d[7] (3240:3240:3240) (3302:3302:3302))
        (PORT d[8] (2813:2813:2813) (2949:2949:2949))
        (PORT d[9] (2920:2920:2920) (2999:2999:2999))
        (PORT d[10] (3211:3211:3211) (3273:3273:3273))
        (PORT d[11] (2586:2586:2586) (2668:2668:2668))
        (PORT d[12] (2744:2744:2744) (2740:2740:2740))
        (PORT clk (3248:3248:3248) (3307:3307:3307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2678:2678:2678))
        (PORT clk (3248:3248:3248) (3307:3307:3307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3251:3251:3251) (3311:3311:3311))
        (PORT d[0] (3273:3273:3273) (3232:3232:3232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3312:3312:3312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3312:3312:3312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3312:3312:3312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3312:3312:3312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4722:4722:4722))
        (PORT d[1] (4696:4696:4696) (4644:4644:4644))
        (PORT d[2] (3544:3544:3544) (3595:3595:3595))
        (PORT d[3] (3366:3366:3366) (3217:3217:3217))
        (PORT d[4] (2669:2669:2669) (2712:2712:2712))
        (PORT d[5] (3614:3614:3614) (3688:3688:3688))
        (PORT d[6] (3167:3167:3167) (3094:3094:3094))
        (PORT d[7] (2521:2521:2521) (2496:2496:2496))
        (PORT d[8] (2157:2157:2157) (2164:2164:2164))
        (PORT d[9] (2749:2749:2749) (2733:2733:2733))
        (PORT d[10] (2826:2826:2826) (2810:2810:2810))
        (PORT d[11] (2504:2504:2504) (2511:2511:2511))
        (PORT d[12] (2486:2486:2486) (2466:2466:2466))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2144:2144:2144))
        (PORT d[0] (2242:2242:2242) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2139:2139:2139))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (1926:1926:1926))
        (PORT clk (3243:3243:3243) (3303:3303:3303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2934:2934:2934))
        (PORT d[1] (2713:2713:2713) (2742:2742:2742))
        (PORT d[2] (2648:2648:2648) (2741:2741:2741))
        (PORT d[3] (2298:2298:2298) (2380:2380:2380))
        (PORT d[4] (2545:2545:2545) (2594:2594:2594))
        (PORT d[5] (3003:3003:3003) (2993:2993:2993))
        (PORT d[6] (3160:3160:3160) (3187:3187:3187))
        (PORT d[7] (3533:3533:3533) (3567:3567:3567))
        (PORT d[8] (2839:2839:2839) (2974:2974:2974))
        (PORT d[9] (2935:2935:2935) (3014:3014:3014))
        (PORT d[10] (2977:2977:2977) (3057:3057:3057))
        (PORT d[11] (2618:2618:2618) (2703:2703:2703))
        (PORT d[12] (2477:2477:2477) (2504:2504:2504))
        (PORT clk (3240:3240:3240) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2707:2707:2707))
        (PORT clk (3240:3240:3240) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3303:3303:3303))
        (PORT d[0] (3312:3312:3312) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3304:3304:3304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3304:3304:3304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3304:3304:3304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4671:4671:4671) (4722:4722:4722))
        (PORT d[1] (3819:3819:3819) (3706:3706:3706))
        (PORT d[2] (3601:3601:3601) (3651:3651:3651))
        (PORT d[3] (3391:3391:3391) (3247:3247:3247))
        (PORT d[4] (2644:2644:2644) (2698:2698:2698))
        (PORT d[5] (2917:2917:2917) (2974:2974:2974))
        (PORT d[6] (3134:3134:3134) (3061:3061:3061))
        (PORT d[7] (2178:2178:2178) (2174:2174:2174))
        (PORT d[8] (2117:2117:2117) (2125:2125:2125))
        (PORT d[9] (2448:2448:2448) (2448:2448:2448))
        (PORT d[10] (2391:2391:2391) (2379:2379:2379))
        (PORT d[11] (2236:2236:2236) (2252:2252:2252))
        (PORT d[12] (2445:2445:2445) (2429:2429:2429))
        (PORT clk (2162:2162:2162) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2150:2150:2150))
        (PORT d[0] (1886:1886:1886) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1442:1442:1442))
        (PORT datab (4095:4095:4095) (4094:4094:4094))
        (PORT datac (972:972:972) (915:915:915))
        (PORT datad (3656:3656:3656) (3754:3754:3754))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2358:2358:2358))
        (PORT clk (3099:3099:3099) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3221:3221:3221))
        (PORT d[1] (2464:2464:2464) (2401:2401:2401))
        (PORT d[2] (2577:2577:2577) (2644:2644:2644))
        (PORT d[3] (2937:2937:2937) (2999:2999:2999))
        (PORT d[4] (3276:3276:3276) (3335:3335:3335))
        (PORT d[5] (2739:2739:2739) (2763:2763:2763))
        (PORT d[6] (2961:2961:2961) (3036:3036:3036))
        (PORT d[7] (3469:3469:3469) (3509:3509:3509))
        (PORT d[8] (3817:3817:3817) (3831:3831:3831))
        (PORT d[9] (2548:2548:2548) (2593:2593:2593))
        (PORT d[10] (3128:3128:3128) (3140:3140:3140))
        (PORT d[11] (2773:2773:2773) (2796:2796:2796))
        (PORT d[12] (3144:3144:3144) (3170:3170:3170))
        (PORT clk (3096:3096:3096) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2469:2469:2469))
        (PORT clk (3096:3096:3096) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3139:3139:3139))
        (PORT d[0] (3109:3109:3109) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3182:3182:3182))
        (PORT d[1] (2938:2938:2938) (2876:2876:2876))
        (PORT d[2] (4531:4531:4531) (4721:4721:4721))
        (PORT d[3] (4431:4431:4431) (4310:4310:4310))
        (PORT d[4] (2400:2400:2400) (2480:2480:2480))
        (PORT d[5] (3078:3078:3078) (3072:3072:3072))
        (PORT d[6] (3311:3311:3311) (3200:3200:3200))
        (PORT d[7] (2839:2839:2839) (2853:2853:2853))
        (PORT d[8] (2783:2783:2783) (2783:2783:2783))
        (PORT d[9] (2822:2822:2822) (2834:2834:2834))
        (PORT d[10] (2860:2860:2860) (2904:2904:2904))
        (PORT d[11] (2602:2602:2602) (2645:2645:2645))
        (PORT d[12] (2615:2615:2615) (2649:2649:2649))
        (PORT clk (2194:2194:2194) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2180:2180:2180))
        (PORT d[0] (2062:2062:2062) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2175:2175:2175))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2440:2440:2440))
        (PORT datab (1066:1066:1066) (1016:1016:1016))
        (PORT datac (2283:2283:2283) (2136:2136:2136))
        (PORT datad (4632:4632:4632) (4623:4623:4623))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (3673:3673:3673) (3658:3658:3658))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (4837:4837:4837) (4763:4763:4763))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (5070:5070:5070) (4972:4972:4972))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3210:3210:3210))
        (PORT clk (3864:3864:3864) (3922:3922:3922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3041:3041:3041))
        (PORT d[1] (2866:2866:2866) (2898:2898:2898))
        (PORT d[2] (2874:2874:2874) (2899:2899:2899))
        (PORT d[3] (3324:3324:3324) (3421:3421:3421))
        (PORT d[4] (2908:2908:2908) (2978:2978:2978))
        (PORT d[5] (3862:3862:3862) (3907:3907:3907))
        (PORT d[6] (3658:3658:3658) (3760:3760:3760))
        (PORT d[7] (4011:4011:4011) (4130:4130:4130))
        (PORT d[8] (2963:2963:2963) (3055:3055:3055))
        (PORT d[9] (3039:3039:3039) (3040:3040:3040))
        (PORT d[10] (3693:3693:3693) (3813:3813:3813))
        (PORT d[11] (3757:3757:3757) (3881:3881:3881))
        (PORT d[12] (3037:3037:3037) (3002:3002:3002))
        (PORT clk (3861:3861:3861) (3918:3918:3918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3197:3197:3197))
        (PORT clk (3861:3861:3861) (3918:3918:3918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (3922:3922:3922))
        (PORT d[0] (3874:3874:3874) (3751:3751:3751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (3923:3923:3923))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (3923:3923:3923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (3923:3923:3923))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (3923:3923:3923))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4022:4022:4022))
        (PORT d[1] (4448:4448:4448) (4450:4450:4450))
        (PORT d[2] (4165:4165:4165) (4082:4082:4082))
        (PORT d[3] (4443:4443:4443) (4342:4342:4342))
        (PORT d[4] (3430:3430:3430) (3539:3539:3539))
        (PORT d[5] (3301:3301:3301) (3403:3403:3403))
        (PORT d[6] (3388:3388:3388) (3301:3301:3301))
        (PORT d[7] (2372:2372:2372) (2342:2342:2342))
        (PORT d[8] (3096:3096:3096) (3096:3096:3096))
        (PORT d[9] (2856:2856:2856) (2829:2829:2829))
        (PORT d[10] (2786:2786:2786) (2758:2758:2758))
        (PORT d[11] (2461:2461:2461) (2432:2432:2432))
        (PORT d[12] (2609:2609:2609) (2539:2539:2539))
        (PORT clk (2202:2202:2202) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2186:2186:2186))
        (PORT d[0] (2146:2146:2146) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2787:2787:2787))
        (PORT clk (3526:3526:3526) (3587:3587:3587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3210:3210:3210))
        (PORT d[1] (3535:3535:3535) (3478:3478:3478))
        (PORT d[2] (2936:2936:2936) (3001:3001:3001))
        (PORT d[3] (3392:3392:3392) (3523:3523:3523))
        (PORT d[4] (3235:3235:3235) (3305:3305:3305))
        (PORT d[5] (3493:3493:3493) (3520:3520:3520))
        (PORT d[6] (3746:3746:3746) (3828:3828:3828))
        (PORT d[7] (3875:3875:3875) (3943:3943:3943))
        (PORT d[8] (3798:3798:3798) (3838:3838:3838))
        (PORT d[9] (2983:2983:2983) (3066:3066:3066))
        (PORT d[10] (3133:3133:3133) (3211:3211:3211))
        (PORT d[11] (3176:3176:3176) (3264:3264:3264))
        (PORT d[12] (3202:3202:3202) (3259:3259:3259))
        (PORT clk (3523:3523:3523) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3162:3162:3162))
        (PORT clk (3523:3523:3523) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3526:3526:3526) (3587:3587:3587))
        (PORT d[0] (3739:3739:3739) (3716:3716:3716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3588:3588:3588))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3588:3588:3588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3588:3588:3588))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3588:3588:3588))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3587:3587:3587))
        (PORT d[1] (3619:3619:3619) (3549:3549:3549))
        (PORT d[2] (5142:5142:5142) (5301:5301:5301))
        (PORT d[3] (4125:4125:4125) (4227:4227:4227))
        (PORT d[4] (2746:2746:2746) (2849:2849:2849))
        (PORT d[5] (2981:2981:2981) (3057:3057:3057))
        (PORT d[6] (4164:4164:4164) (4093:4093:4093))
        (PORT d[7] (2962:2962:2962) (3001:3001:3001))
        (PORT d[8] (2845:2845:2845) (2881:2881:2881))
        (PORT d[9] (3260:3260:3260) (3300:3300:3300))
        (PORT d[10] (3183:3183:3183) (3214:3214:3214))
        (PORT d[11] (3021:3021:3021) (3071:3071:3071))
        (PORT d[12] (3009:3009:3009) (3057:3057:3057))
        (PORT clk (2180:2180:2180) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (PORT d[0] (2686:2686:2686) (2673:2673:2673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2885:2885:2885))
        (PORT clk (3544:3544:3544) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2636:2636:2636))
        (PORT d[1] (3139:3139:3139) (3162:3162:3162))
        (PORT d[2] (1903:1903:1903) (1978:1978:1978))
        (PORT d[3] (3098:3098:3098) (3229:3229:3229))
        (PORT d[4] (2130:2130:2130) (2161:2161:2161))
        (PORT d[5] (3414:3414:3414) (3438:3438:3438))
        (PORT d[6] (3629:3629:3629) (3729:3729:3729))
        (PORT d[7] (3894:3894:3894) (3950:3950:3950))
        (PORT d[8] (3454:3454:3454) (3584:3584:3584))
        (PORT d[9] (2847:2847:2847) (2892:2892:2892))
        (PORT d[10] (2933:2933:2933) (3007:3007:3007))
        (PORT d[11] (3396:3396:3396) (3531:3531:3531))
        (PORT d[12] (2643:2643:2643) (2629:2629:2629))
        (PORT clk (3541:3541:3541) (3608:3608:3608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2733:2733:2733))
        (PORT clk (3541:3541:3541) (3608:3608:3608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3544:3544:3544) (3612:3612:3612))
        (PORT d[0] (3407:3407:3407) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3613:3613:3613))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3613:3613:3613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3613:3613:3613))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3613:3613:3613))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3663:3663:3663))
        (PORT d[1] (4144:4144:4144) (4164:4164:4164))
        (PORT d[2] (3202:3202:3202) (3149:3149:3149))
        (PORT d[3] (3770:3770:3770) (3685:3685:3685))
        (PORT d[4] (3368:3368:3368) (3437:3437:3437))
        (PORT d[5] (3559:3559:3559) (3615:3615:3615))
        (PORT d[6] (3071:3071:3071) (2981:2981:2981))
        (PORT d[7] (2483:2483:2483) (2460:2460:2460))
        (PORT d[8] (2640:2640:2640) (2723:2723:2723))
        (PORT d[9] (2848:2848:2848) (2826:2826:2826))
        (PORT d[10] (2109:2109:2109) (2095:2095:2095))
        (PORT d[11] (2088:2088:2088) (2084:2084:2084))
        (PORT d[12] (2611:2611:2611) (2547:2547:2547))
        (PORT clk (2173:2173:2173) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (PORT d[0] (1710:1710:1710) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2131:2131:2131) (2157:2157:2157))
        (PORT datab (5462:5462:5462) (5358:5358:5358))
        (PORT datac (1487:1487:1487) (1369:1369:1369))
        (PORT datad (4107:4107:4107) (4044:4044:4044))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2434:2434:2434))
        (PORT clk (3179:3179:3179) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2375:2375:2375))
        (PORT d[1] (2142:2142:2142) (2126:2126:2126))
        (PORT d[2] (1512:1512:1512) (1562:1562:1562))
        (PORT d[3] (2668:2668:2668) (2757:2757:2757))
        (PORT d[4] (1923:1923:1923) (1976:1976:1976))
        (PORT d[5] (2458:2458:2458) (2441:2441:2441))
        (PORT d[6] (2998:2998:2998) (3077:3077:3077))
        (PORT d[7] (3323:3323:3323) (3384:3384:3384))
        (PORT d[8] (3441:3441:3441) (3553:3553:3553))
        (PORT d[9] (2320:2320:2320) (2284:2284:2284))
        (PORT d[10] (2534:2534:2534) (2591:2591:2591))
        (PORT d[11] (2787:2787:2787) (2840:2840:2840))
        (PORT d[12] (2275:2275:2275) (2252:2252:2252))
        (PORT clk (3176:3176:3176) (3234:3234:3234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (1868:1868:1868))
        (PORT clk (3176:3176:3176) (3234:3234:3234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3179:3179:3179) (3238:3238:3238))
        (PORT d[0] (2511:2511:2511) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3239:3239:3239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3239:3239:3239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3239:3239:3239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3239:3239:3239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1859:1859:1859))
        (PORT d[1] (2110:2110:2110) (2077:2077:2077))
        (PORT d[2] (1856:1856:1856) (1847:1847:1847))
        (PORT d[3] (2423:2423:2423) (2374:2374:2374))
        (PORT d[4] (2376:2376:2376) (2327:2327:2327))
        (PORT d[5] (1792:1792:1792) (1771:1771:1771))
        (PORT d[6] (2463:2463:2463) (2365:2365:2365))
        (PORT d[7] (2061:2061:2061) (2010:2010:2010))
        (PORT d[8] (2544:2544:2544) (2571:2571:2571))
        (PORT d[9] (2418:2418:2418) (2363:2363:2363))
        (PORT d[10] (2007:2007:2007) (1941:1941:1941))
        (PORT d[11] (1701:1701:1701) (1667:1667:1667))
        (PORT d[12] (2096:2096:2096) (2042:2042:2042))
        (PORT clk (2209:2209:2209) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2195:2195:2195))
        (PORT d[0] (1347:1347:1347) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1834:1834:1834))
        (PORT datab (4291:4291:4291) (4186:4186:4186))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1736:1736:1736) (1610:1610:1610))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2649:2649:2649))
        (PORT clk (3086:3086:3086) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2919:2919:2919))
        (PORT d[1] (3179:3179:3179) (3127:3127:3127))
        (PORT d[2] (2860:2860:2860) (2909:2909:2909))
        (PORT d[3] (3365:3365:3365) (3464:3464:3464))
        (PORT d[4] (3167:3167:3167) (3195:3195:3195))
        (PORT d[5] (3695:3695:3695) (3697:3697:3697))
        (PORT d[6] (3299:3299:3299) (3391:3391:3391))
        (PORT d[7] (3557:3557:3557) (3612:3612:3612))
        (PORT d[8] (3508:3508:3508) (3540:3540:3540))
        (PORT d[9] (2575:2575:2575) (2628:2628:2628))
        (PORT d[10] (2759:2759:2759) (2786:2786:2786))
        (PORT d[11] (3167:3167:3167) (3230:3230:3230))
        (PORT d[12] (2822:2822:2822) (2861:2861:2861))
        (PORT clk (3083:3083:3083) (3118:3118:3118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2606:2606:2606))
        (PORT clk (3083:3083:3083) (3118:3118:3118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3086:3086:3086) (3122:3122:3122))
        (PORT d[0] (3202:3202:3202) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3087:3087:3087) (3123:3123:3123))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3087:3087:3087) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3087:3087:3087) (3123:3123:3123))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3087:3087:3087) (3123:3123:3123))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3228:3228:3228))
        (PORT d[1] (3250:3250:3250) (3162:3162:3162))
        (PORT d[2] (4863:4863:4863) (5037:5037:5037))
        (PORT d[3] (3501:3501:3501) (3618:3618:3618))
        (PORT d[4] (2231:2231:2231) (2295:2295:2295))
        (PORT d[5] (2610:2610:2610) (2666:2666:2666))
        (PORT d[6] (3740:3740:3740) (3608:3608:3608))
        (PORT d[7] (2539:2539:2539) (2544:2544:2544))
        (PORT d[8] (2488:2488:2488) (2506:2506:2506))
        (PORT d[9] (3394:3394:3394) (3362:3362:3362))
        (PORT d[10] (2899:2899:2899) (2941:2941:2941))
        (PORT d[11] (2634:2634:2634) (2678:2678:2678))
        (PORT d[12] (2642:2642:2642) (2675:2675:2675))
        (PORT clk (2180:2180:2180) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (PORT d[0] (2303:2303:2303) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2286:2286:2286))
        (PORT clk (3476:3476:3476) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2921:2921:2921))
        (PORT d[1] (3129:3129:3129) (3176:3176:3176))
        (PORT d[2] (2622:2622:2622) (2693:2693:2693))
        (PORT d[3] (2604:2604:2604) (2667:2667:2667))
        (PORT d[4] (2240:2240:2240) (2299:2299:2299))
        (PORT d[5] (3374:3374:3374) (3394:3394:3394))
        (PORT d[6] (3140:3140:3140) (3169:3169:3169))
        (PORT d[7] (3835:3835:3835) (3878:3878:3878))
        (PORT d[8] (2816:2816:2816) (2952:2952:2952))
        (PORT d[9] (2613:2613:2613) (2681:2681:2681))
        (PORT d[10] (3186:3186:3186) (3275:3275:3275))
        (PORT d[11] (2615:2615:2615) (2695:2695:2695))
        (PORT d[12] (3066:3066:3066) (3091:3091:3091))
        (PORT clk (3473:3473:3473) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2543:2543:2543))
        (PORT clk (3473:3473:3473) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3515:3515:3515))
        (PORT d[0] (3243:3243:3243) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3516:3516:3516))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3516:3516:3516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3516:3516:3516))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3516:3516:3516))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4357:4357:4357))
        (PORT d[1] (3991:3991:3991) (3959:3959:3959))
        (PORT d[2] (3531:3531:3531) (3581:3581:3581))
        (PORT d[3] (4012:4012:4012) (3838:3838:3838))
        (PORT d[4] (3028:3028:3028) (3072:3072:3072))
        (PORT d[5] (3034:3034:3034) (3137:3137:3137))
        (PORT d[6] (3483:3483:3483) (3383:3383:3383))
        (PORT d[7] (2479:2479:2479) (2484:2484:2484))
        (PORT d[8] (2508:2508:2508) (2546:2546:2546))
        (PORT d[9] (3154:3154:3154) (3123:3123:3123))
        (PORT d[10] (2722:2722:2722) (2701:2701:2701))
        (PORT d[11] (2524:2524:2524) (2543:2543:2543))
        (PORT d[12] (2751:2751:2751) (2729:2729:2729))
        (PORT clk (2143:2143:2143) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2130:2130:2130))
        (PORT d[0] (2091:2091:2091) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2125:2125:2125))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2509:2509:2509))
        (PORT clk (3486:3486:3486) (3528:3528:3528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3273:3273:3273))
        (PORT d[1] (3864:3864:3864) (3789:3789:3789))
        (PORT d[2] (3174:3174:3174) (3232:3232:3232))
        (PORT d[3] (3320:3320:3320) (3406:3406:3406))
        (PORT d[4] (3555:3555:3555) (3607:3607:3607))
        (PORT d[5] (3433:3433:3433) (3464:3464:3464))
        (PORT d[6] (3305:3305:3305) (3391:3391:3391))
        (PORT d[7] (3843:3843:3843) (3896:3896:3896))
        (PORT d[8] (3828:3828:3828) (3871:3871:3871))
        (PORT d[9] (2952:2952:2952) (3022:3022:3022))
        (PORT d[10] (3206:3206:3206) (3262:3262:3262))
        (PORT d[11] (3455:3455:3455) (3483:3483:3483))
        (PORT d[12] (3234:3234:3234) (3288:3288:3288))
        (PORT clk (3483:3483:3483) (3524:3524:3524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2755:2755:2755))
        (PORT clk (3483:3483:3483) (3524:3524:3524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3486:3486:3486) (3528:3528:3528))
        (PORT d[0] (3354:3354:3354) (3335:3335:3335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3529:3529:3529))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3529:3529:3529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3529:3529:3529))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3529:3529:3529))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3683:3683:3683))
        (PORT d[1] (3591:3591:3591) (3537:3537:3537))
        (PORT d[2] (5551:5551:5551) (5708:5708:5708))
        (PORT d[3] (4143:4143:4143) (4258:4258:4258))
        (PORT d[4] (2729:2729:2729) (2830:2830:2830))
        (PORT d[5] (3479:3479:3479) (3488:3488:3488))
        (PORT d[6] (3612:3612:3612) (3582:3582:3582))
        (PORT d[7] (3325:3325:3325) (3353:3353:3353))
        (PORT d[8] (2863:2863:2863) (2901:2901:2901))
        (PORT d[9] (3237:3237:3237) (3277:3277:3277))
        (PORT d[10] (2902:2902:2902) (2947:2947:2947))
        (PORT d[11] (3003:3003:3003) (3065:3065:3065))
        (PORT d[12] (2962:2962:2962) (3011:3011:3011))
        (PORT clk (2152:2152:2152) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (PORT d[0] (2393:2393:2393) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2135:2135:2135))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1152:1152:1152))
        (PORT datab (5459:5459:5459) (5354:5354:5354))
        (PORT datac (2605:2605:2605) (2351:2351:2351))
        (PORT datad (4110:4110:4110) (4047:4047:4047))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3306:3306:3306))
        (PORT clk (3853:3853:3853) (3904:3904:3904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3570:3570:3570))
        (PORT d[1] (3381:3381:3381) (3402:3402:3402))
        (PORT d[2] (3217:3217:3217) (3253:3253:3253))
        (PORT d[3] (2999:2999:2999) (3089:3089:3089))
        (PORT d[4] (2796:2796:2796) (2810:2810:2810))
        (PORT d[5] (3419:3419:3419) (3443:3443:3443))
        (PORT d[6] (3463:3463:3463) (3507:3507:3507))
        (PORT d[7] (4178:4178:4178) (4229:4229:4229))
        (PORT d[8] (3463:3463:3463) (3495:3495:3495))
        (PORT d[9] (3233:3233:3233) (3267:3267:3267))
        (PORT d[10] (3548:3548:3548) (3645:3645:3645))
        (PORT d[11] (3018:3018:3018) (3117:3117:3117))
        (PORT d[12] (3098:3098:3098) (3127:3127:3127))
        (PORT clk (3850:3850:3850) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2443:2443:2443))
        (PORT clk (3850:3850:3850) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3853:3853:3853) (3904:3904:3904))
        (PORT d[0] (3076:3076:3076) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (3905:3905:3905))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (3905:3905:3905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (3905:3905:3905))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (3905:3905:3905))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (4095:4095:4095))
        (PORT d[1] (4312:4312:4312) (4278:4278:4278))
        (PORT d[2] (4770:4770:4770) (4908:4908:4908))
        (PORT d[3] (5064:5064:5064) (4954:4954:4954))
        (PORT d[4] (2684:2684:2684) (2756:2756:2756))
        (PORT d[5] (3515:3515:3515) (3575:3575:3575))
        (PORT d[6] (3253:3253:3253) (3239:3239:3239))
        (PORT d[7] (2896:2896:2896) (2901:2901:2901))
        (PORT d[8] (2893:2893:2893) (2918:2918:2918))
        (PORT d[9] (3241:3241:3241) (3261:3261:3261))
        (PORT d[10] (2850:2850:2850) (2869:2869:2869))
        (PORT d[11] (3179:3179:3179) (3184:3184:3184))
        (PORT d[12] (3091:3091:3091) (3067:3067:3067))
        (PORT clk (2187:2187:2187) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (PORT d[0] (2420:2420:2420) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3053:3053:3053) (2883:2883:2883))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (5677:5677:5677) (5531:5531:5531))
        (PORT datad (2115:2115:2115) (1979:1979:1979))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (3660:3660:3660) (3751:3751:3751))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2106:2106:2106))
        (PORT datab (298:298:298) (355:355:355))
        (PORT datac (1575:1575:1575) (1500:1500:1500))
        (PORT datad (245:245:245) (277:277:277))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (3704:3704:3704) (3946:3946:3946))
        (PORT datac (1528:1528:1528) (1481:1481:1481))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3948:3948:3948) (4035:4035:4035))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1016:1016:1016))
        (PORT datab (1512:1512:1512) (1428:1428:1428))
        (PORT datac (875:875:875) (850:850:850))
        (PORT datad (971:971:971) (923:923:923))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (3903:3903:3903))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1502:1502:1502) (1408:1408:1408))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3225:3225:3225))
        (PORT clk (3899:3899:3899) (3958:3958:3958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3665:3665:3665))
        (PORT d[1] (2942:2942:2942) (3018:3018:3018))
        (PORT d[2] (3084:3084:3084) (3208:3208:3208))
        (PORT d[3] (3194:3194:3194) (3204:3204:3204))
        (PORT d[4] (2366:2366:2366) (2453:2453:2453))
        (PORT d[5] (3522:3522:3522) (3551:3551:3551))
        (PORT d[6] (3731:3731:3731) (3821:3821:3821))
        (PORT d[7] (3199:3199:3199) (3258:3258:3258))
        (PORT d[8] (2762:2762:2762) (2890:2890:2890))
        (PORT d[9] (3010:3010:3010) (3088:3088:3088))
        (PORT d[10] (2974:2974:2974) (3053:3053:3053))
        (PORT d[11] (3736:3736:3736) (3883:3883:3883))
        (PORT d[12] (3280:3280:3280) (3354:3354:3354))
        (PORT clk (3896:3896:3896) (3954:3954:3954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2837:2837:2837))
        (PORT clk (3896:3896:3896) (3954:3954:3954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (3958:3958:3958))
        (PORT d[0] (3468:3468:3468) (3393:3393:3393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3900:3900:3900) (3959:3959:3959))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3900:3900:3900) (3959:3959:3959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3900:3900:3900) (3959:3959:3959))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3900:3900:3900) (3959:3959:3959))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2878:2878:2878))
        (PORT d[1] (4096:4096:4096) (4108:4108:4108))
        (PORT d[2] (3347:3347:3347) (3442:3442:3442))
        (PORT d[3] (3924:3924:3924) (4075:4075:4075))
        (PORT d[4] (3137:3137:3137) (3251:3251:3251))
        (PORT d[5] (3627:3627:3627) (3680:3680:3680))
        (PORT d[6] (3788:3788:3788) (3809:3809:3809))
        (PORT d[7] (2415:2415:2415) (2389:2389:2389))
        (PORT d[8] (2295:2295:2295) (2357:2357:2357))
        (PORT d[9] (2224:2224:2224) (2247:2247:2247))
        (PORT d[10] (2400:2400:2400) (2373:2373:2373))
        (PORT d[11] (2177:2177:2177) (2181:2181:2181))
        (PORT d[12] (2418:2418:2418) (2392:2392:2392))
        (PORT clk (2176:2176:2176) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2161:2161:2161))
        (PORT d[0] (1952:1952:1952) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3613:3613:3613))
        (PORT clk (4374:4374:4374) (4496:4496:4496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3478:3478:3478))
        (PORT d[1] (3561:3561:3561) (3633:3633:3633))
        (PORT d[2] (3436:3436:3436) (3556:3556:3556))
        (PORT d[3] (3815:3815:3815) (3939:3939:3939))
        (PORT d[4] (3388:3388:3388) (3466:3466:3466))
        (PORT d[5] (3811:3811:3811) (3810:3810:3810))
        (PORT d[6] (4092:4092:4092) (4221:4221:4221))
        (PORT d[7] (4071:4071:4071) (4091:4091:4091))
        (PORT d[8] (3352:3352:3352) (3475:3475:3475))
        (PORT d[9] (3622:3622:3622) (3707:3707:3707))
        (PORT d[10] (3903:3903:3903) (3965:3965:3965))
        (PORT d[11] (4417:4417:4417) (4549:4549:4549))
        (PORT d[12] (3621:3621:3621) (3597:3597:3597))
        (PORT clk (4371:4371:4371) (4492:4492:4492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3259:3259:3259))
        (PORT clk (4371:4371:4371) (4492:4492:4492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4374:4374:4374) (4496:4496:4496))
        (PORT d[0] (3917:3917:3917) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4375:4375:4375) (4497:4497:4497))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4375:4375:4375) (4497:4497:4497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4375:4375:4375) (4497:4497:4497))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4375:4375:4375) (4497:4497:4497))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3715:3715:3715))
        (PORT d[1] (4730:4730:4730) (4758:4758:4758))
        (PORT d[2] (3731:3731:3731) (3848:3848:3848))
        (PORT d[3] (4361:4361:4361) (4534:4534:4534))
        (PORT d[4] (3751:3751:3751) (3850:3850:3850))
        (PORT d[5] (4354:4354:4354) (4444:4444:4444))
        (PORT d[6] (3816:3816:3816) (3837:3837:3837))
        (PORT d[7] (3145:3145:3145) (3142:3142:3142))
        (PORT d[8] (3044:3044:3044) (3149:3149:3149))
        (PORT d[9] (2570:2570:2570) (2613:2613:2613))
        (PORT d[10] (2822:2822:2822) (2840:2840:2840))
        (PORT d[11] (2737:2737:2737) (2720:2720:2720))
        (PORT d[12] (3059:3059:3059) (3022:3022:3022))
        (PORT clk (2168:2168:2168) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2154:2154:2154))
        (PORT d[0] (2300:2300:2300) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2149:2149:2149))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3805:3805:3805) (3928:3928:3928))
        (PORT clk (4199:4199:4199) (4255:4255:4255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3444:3444:3444))
        (PORT d[1] (3602:3602:3602) (3685:3685:3685))
        (PORT d[2] (3108:3108:3108) (3228:3228:3228))
        (PORT d[3] (3855:3855:3855) (3976:3976:3976))
        (PORT d[4] (2779:2779:2779) (2882:2882:2882))
        (PORT d[5] (3859:3859:3859) (3900:3900:3900))
        (PORT d[6] (4023:4023:4023) (4096:4096:4096))
        (PORT d[7] (3873:3873:3873) (3893:3893:3893))
        (PORT d[8] (3386:3386:3386) (3506:3506:3506))
        (PORT d[9] (3988:3988:3988) (4052:4052:4052))
        (PORT d[10] (3595:3595:3595) (3657:3657:3657))
        (PORT d[11] (3500:3500:3500) (3655:3655:3655))
        (PORT d[12] (3706:3706:3706) (3702:3702:3702))
        (PORT clk (4196:4196:4196) (4251:4251:4251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2905:2905:2905))
        (PORT clk (4196:4196:4196) (4251:4251:4251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4199:4199:4199) (4255:4255:4255))
        (PORT d[0] (3526:3526:3526) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4200:4200:4200) (4256:4256:4256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4200:4200:4200) (4256:4256:4256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4200:4200:4200) (4256:4256:4256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4200:4200:4200) (4256:4256:4256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3635:3635:3635))
        (PORT d[1] (4096:4096:4096) (4109:4109:4109))
        (PORT d[2] (3436:3436:3436) (3566:3566:3566))
        (PORT d[3] (4316:4316:4316) (4490:4490:4490))
        (PORT d[4] (3489:3489:3489) (3605:3605:3605))
        (PORT d[5] (3648:3648:3648) (3737:3737:3737))
        (PORT d[6] (3773:3773:3773) (3785:3785:3785))
        (PORT d[7] (2779:2779:2779) (2770:2770:2770))
        (PORT d[8] (2579:2579:2579) (2654:2654:2654))
        (PORT d[9] (2627:2627:2627) (2667:2667:2667))
        (PORT d[10] (2827:2827:2827) (2840:2840:2840))
        (PORT d[11] (2775:2775:2775) (2784:2784:2784))
        (PORT d[12] (2485:2485:2485) (2472:2472:2472))
        (PORT clk (2122:2122:2122) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2109:2109:2109))
        (PORT d[0] (2315:2315:2315) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2110:2110:2110))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2110:2110:2110))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2110:2110:2110))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2104:2104:2104))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (3913:3913:3913))
        (PORT clk (4222:4222:4222) (4264:4264:4264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3139:3139:3139))
        (PORT d[1] (2935:2935:2935) (2972:2972:2972))
        (PORT d[2] (2775:2775:2775) (2913:2913:2913))
        (PORT d[3] (3500:3500:3500) (3630:3630:3630))
        (PORT d[4] (2787:2787:2787) (2891:2891:2891))
        (PORT d[5] (3570:3570:3570) (3584:3584:3584))
        (PORT d[6] (3656:3656:3656) (3751:3751:3751))
        (PORT d[7] (3809:3809:3809) (3836:3836:3836))
        (PORT d[8] (2773:2773:2773) (2905:2905:2905))
        (PORT d[9] (3336:3336:3336) (3409:3409:3409))
        (PORT d[10] (3316:3316:3316) (3393:3393:3393))
        (PORT d[11] (3517:3517:3517) (3670:3670:3670))
        (PORT d[12] (3699:3699:3699) (3695:3695:3695))
        (PORT clk (4219:4219:4219) (4260:4260:4260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2869:2869:2869))
        (PORT clk (4219:4219:4219) (4260:4260:4260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4264:4264:4264))
        (PORT d[0] (3411:3411:3411) (3427:3427:3427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4265:4265:4265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4265:4265:4265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4265:4265:4265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4265:4265:4265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3653:3653:3653))
        (PORT d[1] (4416:4416:4416) (4429:4429:4429))
        (PORT d[2] (3754:3754:3754) (3871:3871:3871))
        (PORT d[3] (4339:4339:4339) (4514:4514:4514))
        (PORT d[4] (3813:3813:3813) (3917:3917:3917))
        (PORT d[5] (3749:3749:3749) (3852:3852:3852))
        (PORT d[6] (3695:3695:3695) (3708:3708:3708))
        (PORT d[7] (2532:2532:2532) (2535:2535:2535))
        (PORT d[8] (2669:2669:2669) (2748:2748:2748))
        (PORT d[9] (2556:2556:2556) (2588:2588:2588))
        (PORT d[10] (2785:2785:2785) (2800:2800:2800))
        (PORT d[11] (2764:2764:2764) (2767:2767:2767))
        (PORT d[12] (2802:2802:2802) (2801:2801:2801))
        (PORT clk (2105:2105:2105) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2091:2091:2091))
        (PORT d[0] (2468:2468:2468) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2086:2086:2086))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2599:2599:2599) (2575:2575:2575))
        (PORT datab (1264:1264:1264) (1172:1172:1172))
        (PORT datac (3697:3697:3697) (3584:3584:3584))
        (PORT datad (1170:1170:1170) (1071:1071:1071))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1184:1184:1184))
        (PORT datab (3735:3735:3735) (3620:3620:3620))
        (PORT datac (1838:1838:1838) (1721:1721:1721))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4162:4162:4162) (4271:4271:4271))
        (PORT clk (4038:4038:4038) (4140:4140:4140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3074:3074:3074))
        (PORT d[1] (2609:2609:2609) (2687:2687:2687))
        (PORT d[2] (2679:2679:2679) (2793:2793:2793))
        (PORT d[3] (3184:3184:3184) (3194:3194:3194))
        (PORT d[4] (2749:2749:2749) (2827:2827:2827))
        (PORT d[5] (3509:3509:3509) (3535:3535:3535))
        (PORT d[6] (3425:3425:3425) (3539:3539:3539))
        (PORT d[7] (3529:3529:3529) (3571:3571:3571))
        (PORT d[8] (3075:3075:3075) (3190:3190:3190))
        (PORT d[9] (2960:2960:2960) (3042:3042:3042))
        (PORT d[10] (2961:2961:2961) (3050:3050:3050))
        (PORT d[11] (4143:4143:4143) (4281:4281:4281))
        (PORT d[12] (3232:3232:3232) (3296:3296:3296))
        (PORT clk (4035:4035:4035) (4136:4136:4136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2870:2870:2870))
        (PORT clk (4035:4035:4035) (4136:4136:4136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4038:4038:4038) (4140:4140:4140))
        (PORT d[0] (3470:3470:3470) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4039:4039:4039) (4141:4141:4141))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4039:4039:4039) (4141:4141:4141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4039:4039:4039) (4141:4141:4141))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4039:4039:4039) (4141:4141:4141))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3704:3704:3704))
        (PORT d[1] (4740:4740:4740) (4736:4736:4736))
        (PORT d[2] (3351:3351:3351) (3435:3435:3435))
        (PORT d[3] (3930:3930:3930) (4082:4082:4082))
        (PORT d[4] (3100:3100:3100) (3208:3208:3208))
        (PORT d[5] (3286:3286:3286) (3380:3380:3380))
        (PORT d[6] (3436:3436:3436) (3462:3462:3462))
        (PORT d[7] (2880:2880:2880) (2893:2893:2893))
        (PORT d[8] (3022:3022:3022) (3083:3083:3083))
        (PORT d[9] (2511:2511:2511) (2523:2523:2523))
        (PORT d[10] (2369:2369:2369) (2359:2359:2359))
        (PORT d[11] (2482:2482:2482) (2471:2471:2471))
        (PORT d[12] (2455:2455:2455) (2442:2442:2442))
        (PORT clk (2146:2146:2146) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2135:2135:2135))
        (PORT d[0] (2055:2055:2055) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3617:3617:3617))
        (PORT clk (4306:4306:4306) (4380:4380:4380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3768:3768:3768))
        (PORT d[1] (3294:3294:3294) (3379:3379:3379))
        (PORT d[2] (3133:3133:3133) (3269:3269:3269))
        (PORT d[3] (3490:3490:3490) (3640:3640:3640))
        (PORT d[4] (3441:3441:3441) (3516:3516:3516))
        (PORT d[5] (3494:3494:3494) (3518:3518:3518))
        (PORT d[6] (3785:3785:3785) (3922:3922:3922))
        (PORT d[7] (4372:4372:4372) (4505:4505:4505))
        (PORT d[8] (3354:3354:3354) (3455:3455:3455))
        (PORT d[9] (3327:3327:3327) (3432:3432:3432))
        (PORT d[10] (3711:3711:3711) (3794:3794:3794))
        (PORT d[11] (4127:4127:4127) (4276:4276:4276))
        (PORT d[12] (3635:3635:3635) (3609:3609:3609))
        (PORT clk (4303:4303:4303) (4376:4376:4376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3299:3299:3299))
        (PORT clk (4303:4303:4303) (4376:4376:4376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4306:4306:4306) (4380:4380:4380))
        (PORT d[0] (3907:3907:3907) (3853:3853:3853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4307:4307:4307) (4381:4381:4381))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4307:4307:4307) (4381:4381:4381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4307:4307:4307) (4381:4381:4381))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4307:4307:4307) (4381:4381:4381))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3708:3708:3708))
        (PORT d[1] (4772:4772:4772) (4787:4787:4787))
        (PORT d[2] (3765:3765:3765) (3877:3877:3877))
        (PORT d[3] (4318:4318:4318) (4493:4493:4493))
        (PORT d[4] (3481:3481:3481) (3590:3590:3590))
        (PORT d[5] (4078:4078:4078) (4200:4200:4200))
        (PORT d[6] (4058:4058:4058) (4075:4075:4075))
        (PORT d[7] (3502:3502:3502) (3508:3508:3508))
        (PORT d[8] (3354:3354:3354) (3441:3441:3441))
        (PORT d[9] (2598:2598:2598) (2639:2639:2639))
        (PORT d[10] (2879:2879:2879) (2898:2898:2898))
        (PORT d[11] (2778:2778:2778) (2783:2783:2783))
        (PORT d[12] (2815:2815:2815) (2817:2817:2817))
        (PORT clk (2161:2161:2161) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2147:2147:2147))
        (PORT d[0] (2485:2485:2485) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2142:2142:2142))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4137:4137:4137) (4246:4246:4246))
        (PORT clk (4159:4159:4159) (4182:4182:4182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3112:3112:3112))
        (PORT d[1] (2900:2900:2900) (2958:2958:2958))
        (PORT d[2] (2910:2910:2910) (3007:3007:3007))
        (PORT d[3] (3184:3184:3184) (3193:3193:3193))
        (PORT d[4] (3076:3076:3076) (3144:3144:3144))
        (PORT d[5] (3568:3568:3568) (3590:3590:3590))
        (PORT d[6] (3705:3705:3705) (3811:3811:3811))
        (PORT d[7] (3577:3577:3577) (3618:3618:3618))
        (PORT d[8] (2763:2763:2763) (2893:2893:2893))
        (PORT d[9] (2986:2986:2986) (3067:3067:3067))
        (PORT d[10] (3295:3295:3295) (3368:3368:3368))
        (PORT d[11] (3663:3663:3663) (3779:3779:3779))
        (PORT d[12] (3247:3247:3247) (3312:3312:3312))
        (PORT clk (4156:4156:4156) (4178:4178:4178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2908:2908:2908))
        (PORT clk (4156:4156:4156) (4178:4178:4178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4159:4159:4159) (4182:4182:4182))
        (PORT d[0] (3524:3524:3524) (3462:3462:3462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4160:4160:4160) (4183:4183:4183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4160:4160:4160) (4183:4183:4183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4160:4160:4160) (4183:4183:4183))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4160:4160:4160) (4183:4183:4183))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3634:3634:3634))
        (PORT d[1] (4752:4752:4752) (4747:4747:4747))
        (PORT d[2] (3391:3391:3391) (3483:3483:3483))
        (PORT d[3] (4148:4148:4148) (4268:4268:4268))
        (PORT d[4] (4167:4167:4167) (4260:4260:4260))
        (PORT d[5] (4058:4058:4058) (4152:4152:4152))
        (PORT d[6] (3432:3432:3432) (3457:3457:3457))
        (PORT d[7] (2879:2879:2879) (2892:2892:2892))
        (PORT d[8] (3002:3002:3002) (3066:3066:3066))
        (PORT d[9] (2549:2549:2549) (2558:2558:2558))
        (PORT d[10] (2823:2823:2823) (2842:2842:2842))
        (PORT d[11] (2463:2463:2463) (2454:2454:2454))
        (PORT d[12] (2449:2449:2449) (2436:2436:2436))
        (PORT clk (2140:2140:2140) (2129:2129:2129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2129:2129:2129))
        (PORT d[0] (2014:2014:2014) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2124:2124:2124))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3517:3517:3517))
        (PORT clk (4261:4261:4261) (4325:4325:4325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3549:3549:3549))
        (PORT d[1] (3969:3969:3969) (4037:4037:4037))
        (PORT d[2] (3418:3418:3418) (3532:3532:3532))
        (PORT d[3] (3821:3821:3821) (3948:3948:3948))
        (PORT d[4] (3123:3123:3123) (3215:3215:3215))
        (PORT d[5] (3496:3496:3496) (3518:3518:3518))
        (PORT d[6] (3778:3778:3778) (3913:3913:3913))
        (PORT d[7] (3743:3743:3743) (3783:3783:3783))
        (PORT d[8] (3053:3053:3053) (3193:3193:3193))
        (PORT d[9] (3346:3346:3346) (3447:3447:3447))
        (PORT d[10] (3647:3647:3647) (3736:3736:3736))
        (PORT d[11] (4128:4128:4128) (4277:4277:4277))
        (PORT d[12] (3337:3337:3337) (3322:3322:3322))
        (PORT clk (4258:4258:4258) (4321:4321:4321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3092:3092:3092))
        (PORT clk (4258:4258:4258) (4321:4321:4321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4261:4261:4261) (4325:4325:4325))
        (PORT d[0] (3686:3686:3686) (3646:3646:3646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4262:4262:4262) (4326:4326:4326))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4262:4262:4262) (4326:4326:4326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4262:4262:4262) (4326:4326:4326))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4262:4262:4262) (4326:4326:4326))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3716:3716:3716))
        (PORT d[1] (4800:4800:4800) (4812:4812:4812))
        (PORT d[2] (3425:3425:3425) (3550:3550:3550))
        (PORT d[3] (4286:4286:4286) (4459:4459:4459))
        (PORT d[4] (3444:3444:3444) (3548:3548:3548))
        (PORT d[5] (4046:4046:4046) (4170:4170:4170))
        (PORT d[6] (4064:4064:4064) (4083:4083:4083))
        (PORT d[7] (3409:3409:3409) (3391:3391:3391))
        (PORT d[8] (3359:3359:3359) (3447:3447:3447))
        (PORT d[9] (2565:2565:2565) (2607:2607:2607))
        (PORT d[10] (2837:2837:2837) (2852:2852:2852))
        (PORT d[11] (2881:2881:2881) (2915:2915:2915))
        (PORT d[12] (2828:2828:2828) (2830:2830:2830))
        (PORT clk (2158:2158:2158) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2143:2143:2143))
        (PORT d[0] (2340:2340:2340) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2138:2138:2138))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2598:2598:2598) (2573:2573:2573))
        (PORT datab (1058:1058:1058) (987:987:987))
        (PORT datac (3698:3698:3698) (3586:3586:3586))
        (PORT datad (1318:1318:1318) (1252:1252:1252))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2602:2602:2602) (2578:2578:2578))
        (PORT datab (703:703:703) (670:670:670))
        (PORT datac (1336:1336:1336) (1267:1267:1267))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (757:757:757))
        (PORT datac (3226:3226:3226) (3297:3297:3297))
        (PORT datad (844:844:844) (747:747:747))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3208:3208:3208))
        (PORT clk (3970:3970:3970) (4062:4062:4062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3115:3115:3115))
        (PORT d[1] (2956:2956:2956) (3035:3035:3035))
        (PORT d[2] (2924:2924:2924) (3003:3003:3003))
        (PORT d[3] (3078:3078:3078) (3179:3179:3179))
        (PORT d[4] (2697:2697:2697) (2794:2794:2794))
        (PORT d[5] (3522:3522:3522) (3536:3536:3536))
        (PORT d[6] (3397:3397:3397) (3521:3521:3521))
        (PORT d[7] (4259:4259:4259) (4350:4350:4350))
        (PORT d[8] (3318:3318:3318) (3404:3404:3404))
        (PORT d[9] (3508:3508:3508) (3550:3550:3550))
        (PORT d[10] (4352:4352:4352) (4340:4340:4340))
        (PORT d[11] (4139:4139:4139) (4283:4283:4283))
        (PORT d[12] (3149:3149:3149) (3185:3185:3185))
        (PORT clk (3967:3967:3967) (4058:4058:4058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3152:3152:3152))
        (PORT clk (3967:3967:3967) (4058:4058:4058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3970:3970:3970) (4062:4062:4062))
        (PORT d[0] (3795:3795:3795) (3704:3704:3704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (4063:4063:4063))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (4063:4063:4063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (4063:4063:4063))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (4063:4063:4063))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3139:3139:3139))
        (PORT d[1] (4746:4746:4746) (4718:4718:4718))
        (PORT d[2] (3867:3867:3867) (4027:4027:4027))
        (PORT d[3] (4817:4817:4817) (4666:4666:4666))
        (PORT d[4] (3430:3430:3430) (3540:3540:3540))
        (PORT d[5] (3238:3238:3238) (3327:3327:3327))
        (PORT d[6] (3713:3713:3713) (3713:3713:3713))
        (PORT d[7] (3254:3254:3254) (3144:3144:3144))
        (PORT d[8] (3024:3024:3024) (3100:3100:3100))
        (PORT d[9] (2871:2871:2871) (2900:2900:2900))
        (PORT d[10] (2638:2638:2638) (2578:2578:2578))
        (PORT d[11] (2545:2545:2545) (2459:2459:2459))
        (PORT d[12] (2802:2802:2802) (2800:2800:2800))
        (PORT clk (2179:2179:2179) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2164:2164:2164))
        (PORT d[0] (2136:2136:2136) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2159:2159:2159))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2997:2997:2997))
        (PORT clk (3074:3074:3074) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2663:2663:2663))
        (PORT d[1] (3499:3499:3499) (3430:3430:3430))
        (PORT d[2] (2327:2327:2327) (2414:2414:2414))
        (PORT d[3] (3725:3725:3725) (3816:3816:3816))
        (PORT d[4] (3257:3257:3257) (3315:3315:3315))
        (PORT d[5] (3082:3082:3082) (3091:3091:3091))
        (PORT d[6] (3016:3016:3016) (3094:3094:3094))
        (PORT d[7] (3484:3484:3484) (3521:3521:3521))
        (PORT d[8] (3114:3114:3114) (3149:3149:3149))
        (PORT d[9] (2725:2725:2725) (2742:2742:2742))
        (PORT d[10] (3077:3077:3077) (3090:3090:3090))
        (PORT d[11] (3185:3185:3185) (3239:3239:3239))
        (PORT d[12] (2844:2844:2844) (2884:2884:2884))
        (PORT clk (3071:3071:3071) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2462:2462:2462))
        (PORT clk (3071:3071:3071) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3113:3113:3113))
        (PORT d[0] (3140:3140:3140) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3114:3114:3114))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3114:3114:3114))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3114:3114:3114))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2932:2932:2932))
        (PORT d[1] (3277:3277:3277) (3186:3186:3186))
        (PORT d[2] (4857:4857:4857) (5029:5029:5029))
        (PORT d[3] (3447:3447:3447) (3559:3559:3559))
        (PORT d[4] (2360:2360:2360) (2453:2453:2453))
        (PORT d[5] (2763:2763:2763) (2761:2761:2761))
        (PORT d[6] (3291:3291:3291) (3179:3179:3179))
        (PORT d[7] (2579:2579:2579) (2582:2582:2582))
        (PORT d[8] (2528:2528:2528) (2545:2545:2545))
        (PORT d[9] (3238:3238:3238) (3244:3244:3244))
        (PORT d[10] (2865:2865:2865) (2906:2906:2906))
        (PORT d[11] (2613:2613:2613) (2656:2656:2656))
        (PORT d[12] (2570:2570:2570) (2605:2605:2605))
        (PORT clk (2187:2187:2187) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (PORT d[0] (2057:2057:2057) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4238:4238:4238))
        (PORT clk (4164:4164:4164) (4209:4209:4209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3105:3105:3105))
        (PORT d[1] (2617:2617:2617) (2692:2692:2692))
        (PORT d[2] (2791:2791:2791) (2929:2929:2929))
        (PORT d[3] (3157:3157:3157) (3304:3304:3304))
        (PORT d[4] (3102:3102:3102) (3188:3188:3188))
        (PORT d[5] (3533:3533:3533) (3554:3554:3554))
        (PORT d[6] (3700:3700:3700) (3788:3788:3788))
        (PORT d[7] (3577:3577:3577) (3617:3617:3617))
        (PORT d[8] (2786:2786:2786) (2915:2915:2915))
        (PORT d[9] (3244:3244:3244) (3315:3315:3315))
        (PORT d[10] (3276:3276:3276) (3353:3353:3353))
        (PORT d[11] (3410:3410:3410) (3554:3554:3554))
        (PORT d[12] (3512:3512:3512) (3563:3563:3563))
        (PORT clk (4161:4161:4161) (4205:4205:4205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3117:3117:3117))
        (PORT clk (4161:4161:4161) (4205:4205:4205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4164:4164:4164) (4209:4209:4209))
        (PORT d[0] (3697:3697:3697) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4210:4210:4210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4210:4210:4210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4210:4210:4210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4210:4210:4210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3666:3666:3666))
        (PORT d[1] (4449:4449:4449) (4463:4463:4463))
        (PORT d[2] (3762:3762:3762) (3879:3879:3879))
        (PORT d[3] (3929:3929:3929) (4082:4082:4082))
        (PORT d[4] (3837:3837:3837) (3947:3947:3947))
        (PORT d[5] (3204:3204:3204) (3287:3287:3287))
        (PORT d[6] (3733:3733:3733) (3742:3742:3742))
        (PORT d[7] (2903:2903:2903) (2915:2915:2915))
        (PORT d[8] (2709:2709:2709) (2789:2789:2789))
        (PORT d[9] (2516:2516:2516) (2553:2553:2553))
        (PORT d[10] (2675:2675:2675) (2642:2642:2642))
        (PORT d[11] (2470:2470:2470) (2461:2461:2461))
        (PORT d[12] (2809:2809:2809) (2809:2809:2809))
        (PORT clk (2122:2122:2122) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2109:2109:2109))
        (PORT d[0] (2261:2261:2261) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2110:2110:2110))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2110:2110:2110))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2110:2110:2110))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2104:2104:2104))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2603:2603:2603))
        (PORT clk (3319:3319:3319) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2691:2691:2691))
        (PORT d[1] (3211:3211:3211) (3157:3157:3157))
        (PORT d[2] (2647:2647:2647) (2750:2750:2750))
        (PORT d[3] (3035:3035:3035) (3142:3142:3142))
        (PORT d[4] (2865:2865:2865) (2930:2930:2930))
        (PORT d[5] (3388:3388:3388) (3405:3405:3405))
        (PORT d[6] (3314:3314:3314) (3401:3401:3401))
        (PORT d[7] (3577:3577:3577) (3639:3639:3639))
        (PORT d[8] (3735:3735:3735) (3743:3743:3743))
        (PORT d[9] (3116:3116:3116) (3154:3154:3154))
        (PORT d[10] (3115:3115:3115) (3155:3155:3155))
        (PORT d[11] (3462:3462:3462) (3485:3485:3485))
        (PORT d[12] (3230:3230:3230) (3292:3292:3292))
        (PORT clk (3316:3316:3316) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2777:2777:2777))
        (PORT clk (3316:3316:3316) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3340:3340:3340))
        (PORT d[0] (3343:3343:3343) (3331:3331:3331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3320:3320:3320) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3320:3320:3320) (3341:3341:3341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3320:3320:3320) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3320:3320:3320) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3590:3590:3590))
        (PORT d[1] (3626:3626:3626) (3566:3566:3566))
        (PORT d[2] (5574:5574:5574) (5727:5727:5727))
        (PORT d[3] (4386:4386:4386) (4228:4228:4228))
        (PORT d[4] (2711:2711:2711) (2815:2815:2815))
        (PORT d[5] (3118:3118:3118) (3136:3136:3136))
        (PORT d[6] (3935:3935:3935) (3917:3917:3917))
        (PORT d[7] (2864:2864:2864) (2877:2877:2877))
        (PORT d[8] (2525:2525:2525) (2541:2541:2541))
        (PORT d[9] (3242:3242:3242) (3287:3287:3287))
        (PORT d[10] (2855:2855:2855) (2900:2900:2900))
        (PORT d[11] (2627:2627:2627) (2672:2672:2672))
        (PORT d[12] (2950:2950:2950) (2997:2997:2997))
        (PORT clk (2145:2145:2145) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d[0] (2363:2363:2363) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3459:3459:3459) (3476:3476:3476))
        (PORT datab (3644:3644:3644) (3745:3745:3745))
        (PORT datac (1953:1953:1953) (1814:1814:1814))
        (PORT datad (2298:2298:2298) (2144:2144:2144))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3455:3455:3455) (3471:3471:3471))
        (PORT datab (2044:2044:2044) (1896:1896:1896))
        (PORT datac (2903:2903:2903) (2721:2721:2721))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2979:2979:2979))
        (PORT clk (3434:3434:3434) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2971:2971:2971))
        (PORT d[1] (3073:3073:3073) (3006:3006:3006))
        (PORT d[2] (2662:2662:2662) (2765:2765:2765))
        (PORT d[3] (3600:3600:3600) (3672:3672:3672))
        (PORT d[4] (3072:3072:3072) (3099:3099:3099))
        (PORT d[5] (3462:3462:3462) (3472:3472:3472))
        (PORT d[6] (3417:3417:3417) (3510:3510:3510))
        (PORT d[7] (3883:3883:3883) (3951:3951:3951))
        (PORT d[8] (3781:3781:3781) (3824:3824:3824))
        (PORT d[9] (3139:3139:3139) (3187:3187:3187))
        (PORT d[10] (3509:3509:3509) (3573:3573:3573))
        (PORT d[11] (3474:3474:3474) (3504:3504:3504))
        (PORT d[12] (3220:3220:3220) (3277:3277:3277))
        (PORT clk (3431:3431:3431) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (3001:3001:3001))
        (PORT clk (3431:3431:3431) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3485:3485:3485))
        (PORT d[0] (3604:3604:3604) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3346:3346:3346))
        (PORT d[1] (3636:3636:3636) (3580:3580:3580))
        (PORT d[2] (4914:4914:4914) (5092:5092:5092))
        (PORT d[3] (3861:3861:3861) (3993:3993:3993))
        (PORT d[4] (2730:2730:2730) (2833:2833:2833))
        (PORT d[5] (3144:3144:3144) (3165:3165:3165))
        (PORT d[6] (3893:3893:3893) (3838:3838:3838))
        (PORT d[7] (2919:2919:2919) (2946:2946:2946))
        (PORT d[8] (2806:2806:2806) (2835:2835:2835))
        (PORT d[9] (3285:3285:3285) (3323:3323:3323))
        (PORT d[10] (2878:2878:2878) (2920:2920:2920))
        (PORT d[11] (2972:2972:2972) (3033:3033:3033))
        (PORT d[12] (2957:2957:2957) (3002:3002:3002))
        (PORT clk (2169:2169:2169) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (PORT d[0] (2653:2653:2653) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2153:2153:2153))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3369:3369:3369))
        (PORT clk (3504:3504:3504) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2700:2700:2700))
        (PORT d[1] (2793:2793:2793) (2800:2800:2800))
        (PORT d[2] (2233:2233:2233) (2300:2300:2300))
        (PORT d[3] (3066:3066:3066) (3149:3149:3149))
        (PORT d[4] (2519:2519:2519) (2538:2538:2538))
        (PORT d[5] (3815:3815:3815) (3842:3842:3842))
        (PORT d[6] (2482:2482:2482) (2524:2524:2524))
        (PORT d[7] (2986:2986:2986) (2911:2911:2911))
        (PORT d[8] (3050:3050:3050) (3168:3168:3168))
        (PORT d[9] (2391:2391:2391) (2399:2399:2399))
        (PORT d[10] (3200:3200:3200) (3235:3235:3235))
        (PORT d[11] (3404:3404:3404) (3428:3428:3428))
        (PORT d[12] (3004:3004:3004) (2950:2950:2950))
        (PORT clk (3501:3501:3501) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2766:2766:2766))
        (PORT clk (3501:3501:3501) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3548:3548:3548))
        (PORT d[0] (3326:3326:3326) (3320:3320:3320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2815:2815:2815))
        (PORT d[1] (4484:4484:4484) (4491:4491:4491))
        (PORT d[2] (2814:2814:2814) (2774:2774:2774))
        (PORT d[3] (2839:2839:2839) (2798:2798:2798))
        (PORT d[4] (3744:3744:3744) (3804:3804:3804))
        (PORT d[5] (3867:3867:3867) (3907:3907:3907))
        (PORT d[6] (2928:2928:2928) (2826:2826:2826))
        (PORT d[7] (2498:2498:2498) (2477:2477:2477))
        (PORT d[8] (2938:2938:2938) (3005:3005:3005))
        (PORT d[9] (2445:2445:2445) (2389:2389:2389))
        (PORT d[10] (2375:2375:2375) (2336:2336:2336))
        (PORT d[11] (2427:2427:2427) (2407:2407:2407))
        (PORT d[12] (2710:2710:2710) (2673:2673:2673))
        (PORT clk (2167:2167:2167) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2154:2154:2154))
        (PORT d[0] (1780:1780:1780) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3128:3128:3128))
        (PORT clk (3577:3577:3577) (3660:3660:3660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3073:3073:3073))
        (PORT d[1] (3107:3107:3107) (3130:3130:3130))
        (PORT d[2] (1950:1950:1950) (2024:2024:2024))
        (PORT d[3] (3026:3026:3026) (3143:3143:3143))
        (PORT d[4] (3283:3283:3283) (3335:3335:3335))
        (PORT d[5] (3474:3474:3474) (3506:3506:3506))
        (PORT d[6] (3903:3903:3903) (3980:3980:3980))
        (PORT d[7] (3926:3926:3926) (3969:3969:3969))
        (PORT d[8] (3921:3921:3921) (3946:3946:3946))
        (PORT d[9] (2901:2901:2901) (2948:2948:2948))
        (PORT d[10] (3232:3232:3232) (3274:3274:3274))
        (PORT d[11] (3384:3384:3384) (3522:3522:3522))
        (PORT d[12] (2682:2682:2682) (2664:2664:2664))
        (PORT clk (3574:3574:3574) (3656:3656:3656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2561:2561:2561))
        (PORT clk (3574:3574:3574) (3656:3656:3656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3577:3577:3577) (3660:3660:3660))
        (PORT d[0] (3189:3189:3189) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3661:3661:3661))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3661:3661:3661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3661:3661:3661))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3661:3661:3661))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3698:3698:3698))
        (PORT d[1] (4113:4113:4113) (4130:4130:4130))
        (PORT d[2] (3531:3531:3531) (3466:3466:3466))
        (PORT d[3] (3699:3699:3699) (3614:3614:3614))
        (PORT d[4] (2746:2746:2746) (2862:2862:2862))
        (PORT d[5] (3659:3659:3659) (3745:3745:3745))
        (PORT d[6] (3746:3746:3746) (3649:3649:3649))
        (PORT d[7] (2464:2464:2464) (2440:2440:2440))
        (PORT d[8] (2946:2946:2946) (3001:3001:3001))
        (PORT d[9] (2795:2795:2795) (2767:2767:2767))
        (PORT d[10] (2139:2139:2139) (2132:2132:2132))
        (PORT d[11] (2384:2384:2384) (2356:2356:2356))
        (PORT d[12] (2625:2625:2625) (2559:2559:2559))
        (PORT clk (2184:2184:2184) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (PORT d[0] (1997:1997:1997) (1966:1966:1966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3459:3459:3459) (3475:3475:3475))
        (PORT datab (3644:3644:3644) (3744:3744:3744))
        (PORT datac (916:916:916) (835:835:835))
        (PORT datad (986:986:986) (935:935:935))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2405:2405:2405))
        (PORT clk (3400:3400:3400) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (3569:3569:3569))
        (PORT d[1] (3148:3148:3148) (3093:3093:3093))
        (PORT d[2] (3231:3231:3231) (3289:3289:3289))
        (PORT d[3] (3288:3288:3288) (3375:3375:3375))
        (PORT d[4] (2440:2440:2440) (2465:2465:2465))
        (PORT d[5] (3138:3138:3138) (3181:3181:3181))
        (PORT d[6] (3244:3244:3244) (3309:3309:3309))
        (PORT d[7] (3915:3915:3915) (3965:3965:3965))
        (PORT d[8] (3411:3411:3411) (3433:3433:3433))
        (PORT d[9] (2864:2864:2864) (2923:2923:2923))
        (PORT d[10] (3060:3060:3060) (3094:3094:3094))
        (PORT d[11] (3429:3429:3429) (3454:3454:3454))
        (PORT d[12] (3668:3668:3668) (3671:3671:3671))
        (PORT clk (3397:3397:3397) (3409:3409:3409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (2948:2948:2948))
        (PORT clk (3397:3397:3397) (3409:3409:3409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3413:3413:3413))
        (PORT d[0] (3524:3524:3524) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3414:3414:3414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3684:3684:3684))
        (PORT d[1] (3301:3301:3301) (3262:3262:3262))
        (PORT d[2] (5241:5241:5241) (5409:5409:5409))
        (PORT d[3] (4169:4169:4169) (4284:4284:4284))
        (PORT d[4] (2709:2709:2709) (2813:2813:2813))
        (PORT d[5] (2989:2989:2989) (3067:3067:3067))
        (PORT d[6] (3670:3670:3670) (3562:3562:3562))
        (PORT d[7] (3626:3626:3626) (3634:3634:3634))
        (PORT d[8] (2896:2896:2896) (2933:2933:2933))
        (PORT d[9] (3263:3263:3263) (3301:3301:3301))
        (PORT d[10] (2934:2934:2934) (2977:2977:2977))
        (PORT d[11] (3042:3042:3042) (3104:3104:3104))
        (PORT d[12] (2943:2943:2943) (2994:2994:2994))
        (PORT clk (2145:2145:2145) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d[0] (2413:2413:2413) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2672:2672:2672) (2519:2519:2519))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2276:2276:2276) (2139:2139:2139))
        (PORT datad (3427:3427:3427) (3432:3432:3432))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3428:3428:3428))
        (PORT clk (3895:3895:3895) (3961:3961:3961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3412:3412:3412))
        (PORT d[1] (2877:2877:2877) (2923:2923:2923))
        (PORT d[2] (3456:3456:3456) (3611:3611:3611))
        (PORT d[3] (3098:3098:3098) (3234:3234:3234))
        (PORT d[4] (3277:3277:3277) (3331:3331:3331))
        (PORT d[5] (4062:4062:4062) (4081:4081:4081))
        (PORT d[6] (2862:2862:2862) (2914:2914:2914))
        (PORT d[7] (4044:4044:4044) (4153:4153:4153))
        (PORT d[8] (3579:3579:3579) (3613:3613:3613))
        (PORT d[9] (3051:3051:3051) (3047:3047:3047))
        (PORT d[10] (4306:4306:4306) (4392:4392:4392))
        (PORT d[11] (3750:3750:3750) (3865:3865:3865))
        (PORT d[12] (2993:2993:2993) (2991:2991:2991))
        (PORT clk (3892:3892:3892) (3957:3957:3957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2795:2795:2795))
        (PORT clk (3892:3892:3892) (3957:3957:3957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3895:3895:3895) (3961:3961:3961))
        (PORT d[0] (3389:3389:3389) (3288:3288:3288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3896:3896:3896) (3962:3962:3962))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3896:3896:3896) (3962:3962:3962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3896:3896:3896) (3962:3962:3962))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3896:3896:3896) (3962:3962:3962))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3636:3636:3636))
        (PORT d[1] (4731:4731:4731) (4721:4721:4721))
        (PORT d[2] (4510:4510:4510) (4411:4411:4411))
        (PORT d[3] (4425:4425:4425) (4319:4319:4319))
        (PORT d[4] (3327:3327:3327) (3426:3426:3426))
        (PORT d[5] (3594:3594:3594) (3676:3676:3676))
        (PORT d[6] (3424:3424:3424) (3331:3331:3331))
        (PORT d[7] (2829:2829:2829) (2802:2802:2802))
        (PORT d[8] (3016:3016:3016) (3122:3122:3122))
        (PORT d[9] (3086:3086:3086) (3057:3057:3057))
        (PORT d[10] (2744:2744:2744) (2702:2702:2702))
        (PORT d[11] (2748:2748:2748) (2740:2740:2740))
        (PORT d[12] (2943:2943:2943) (2857:2857:2857))
        (PORT clk (2205:2205:2205) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2190:2190:2190))
        (PORT d[0] (2197:2197:2197) (2130:2130:2130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2185:2185:2185))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2476:2476:2476))
        (PORT clk (3171:3171:3171) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2665:2665:2665))
        (PORT d[1] (2103:2103:2103) (2084:2084:2084))
        (PORT d[2] (1528:1528:1528) (1575:1575:1575))
        (PORT d[3] (2352:2352:2352) (2452:2452:2452))
        (PORT d[4] (2162:2162:2162) (2130:2130:2130))
        (PORT d[5] (2109:2109:2109) (2095:2095:2095))
        (PORT d[6] (2722:2722:2722) (2815:2815:2815))
        (PORT d[7] (2980:2980:2980) (3051:3051:3051))
        (PORT d[8] (2665:2665:2665) (2750:2750:2750))
        (PORT d[9] (2316:2316:2316) (2283:2283:2283))
        (PORT d[10] (3118:3118:3118) (3079:3079:3079))
        (PORT d[11] (2748:2748:2748) (2789:2789:2789))
        (PORT d[12] (2567:2567:2567) (2524:2524:2524))
        (PORT clk (3168:3168:3168) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2043:2043:2043))
        (PORT clk (3168:3168:3168) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3221:3221:3221))
        (PORT d[0] (2743:2743:2743) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1536:1536:1536))
        (PORT d[1] (1802:1802:1802) (1792:1792:1792))
        (PORT d[2] (1811:1811:1811) (1804:1804:1804))
        (PORT d[3] (2061:2061:2061) (1997:1997:1997))
        (PORT d[4] (2371:2371:2371) (2302:2302:2302))
        (PORT d[5] (2981:2981:2981) (3032:3032:3032))
        (PORT d[6] (1973:1973:1973) (1915:1915:1915))
        (PORT d[7] (1766:1766:1766) (1724:1724:1724))
        (PORT d[8] (1680:1680:1680) (1623:1623:1623))
        (PORT d[9] (2027:2027:2027) (1992:1992:1992))
        (PORT d[10] (1673:1673:1673) (1635:1635:1635))
        (PORT d[11] (1777:1777:1777) (1744:1744:1744))
        (PORT d[12] (1743:1743:1743) (1695:1695:1695))
        (PORT clk (2215:2215:2215) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2201:2201:2201))
        (PORT d[0] (1607:1607:1607) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3144:3144:3144))
        (PORT clk (3510:3510:3510) (3553:3553:3553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2435:2435:2435))
        (PORT d[1] (2163:2163:2163) (2193:2193:2193))
        (PORT d[2] (1900:1900:1900) (1979:1979:1979))
        (PORT d[3] (2691:2691:2691) (2802:2802:2802))
        (PORT d[4] (2759:2759:2759) (2756:2756:2756))
        (PORT d[5] (3782:3782:3782) (3811:3811:3811))
        (PORT d[6] (2499:2499:2499) (2542:2542:2542))
        (PORT d[7] (2987:2987:2987) (2912:2912:2912))
        (PORT d[8] (3037:3037:3037) (3154:3154:3154))
        (PORT d[9] (2784:2784:2784) (2832:2832:2832))
        (PORT d[10] (3311:3311:3311) (3409:3409:3409))
        (PORT d[11] (3301:3301:3301) (3394:3394:3394))
        (PORT d[12] (3337:3337:3337) (3300:3300:3300))
        (PORT clk (3507:3507:3507) (3549:3549:3549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2340:2340:2340))
        (PORT clk (3507:3507:3507) (3549:3549:3549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3510:3510:3510) (3553:3553:3553))
        (PORT d[0] (2961:2961:2961) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3554:3554:3554))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3554:3554:3554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3554:3554:3554))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3554:3554:3554))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2806:2806:2806))
        (PORT d[1] (4508:4508:4508) (4514:4514:4514))
        (PORT d[2] (2852:2852:2852) (2808:2808:2808))
        (PORT d[3] (3098:3098:3098) (3037:3037:3037))
        (PORT d[4] (3718:3718:3718) (3778:3778:3778))
        (PORT d[5] (3578:3578:3578) (3628:3628:3628))
        (PORT d[6] (3077:3077:3077) (2987:2987:2987))
        (PORT d[7] (2491:2491:2491) (2470:2470:2470))
        (PORT d[8] (2933:2933:2933) (3000:3000:3000))
        (PORT d[9] (2391:2391:2391) (2342:2342:2342))
        (PORT d[10] (2080:2080:2080) (2059:2059:2059))
        (PORT d[11] (2408:2408:2408) (2389:2389:2389))
        (PORT d[12] (2717:2717:2717) (2680:2680:2680))
        (PORT clk (2160:2160:2160) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2147:2147:2147))
        (PORT d[0] (1623:1623:1623) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2142:2142:2142))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3476:3476:3476))
        (PORT clk (3898:3898:3898) (3964:3964:3964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3399:3399:3399) (3379:3379:3379))
        (PORT d[1] (2522:2522:2522) (2580:2580:2580))
        (PORT d[2] (2590:2590:2590) (2632:2632:2632))
        (PORT d[3] (3051:3051:3051) (3171:3171:3171))
        (PORT d[4] (2920:2920:2920) (2988:2988:2988))
        (PORT d[5] (3505:3505:3505) (3567:3567:3567))
        (PORT d[6] (3933:3933:3933) (4010:4010:4010))
        (PORT d[7] (4019:4019:4019) (4126:4126:4126))
        (PORT d[8] (3604:3604:3604) (3642:3642:3642))
        (PORT d[9] (2753:2753:2753) (2766:2766:2766))
        (PORT d[10] (4333:4333:4333) (4413:4413:4413))
        (PORT d[11] (3603:3603:3603) (3708:3708:3708))
        (PORT d[12] (3311:3311:3311) (3288:3288:3288))
        (PORT clk (3895:3895:3895) (3960:3960:3960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3033:3033:3033))
        (PORT clk (3895:3895:3895) (3960:3960:3960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3898:3898:3898) (3964:3964:3964))
        (PORT d[0] (3719:3719:3719) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (3965:3965:3965))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (3965:3965:3965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (3965:3965:3965))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (3965:3965:3965))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3850:3850:3850))
        (PORT d[1] (4401:4401:4401) (4401:4401:4401))
        (PORT d[2] (4229:4229:4229) (4152:4152:4152))
        (PORT d[3] (4415:4415:4415) (4309:4309:4309))
        (PORT d[4] (3050:3050:3050) (3173:3173:3173))
        (PORT d[5] (3629:3629:3629) (3721:3721:3721))
        (PORT d[6] (3397:3397:3397) (3305:3305:3305))
        (PORT d[7] (2720:2720:2720) (2680:2680:2680))
        (PORT d[8] (3314:3314:3314) (3389:3389:3389))
        (PORT d[9] (2839:2839:2839) (2831:2831:2831))
        (PORT d[10] (2465:2465:2465) (2455:2455:2455))
        (PORT d[11] (2737:2737:2737) (2721:2721:2721))
        (PORT d[12] (2910:2910:2910) (2825:2825:2825))
        (PORT clk (2203:2203:2203) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (PORT d[0] (2034:2034:2034) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3453:3453:3453) (3469:3469:3469))
        (PORT datab (611:611:611) (564:564:564))
        (PORT datac (3604:3604:3604) (3708:3708:3708))
        (PORT datad (1856:1856:1856) (1738:1738:1738))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1318:1318:1318))
        (PORT datab (3645:3645:3645) (3746:3746:3746))
        (PORT datac (1553:1553:1553) (1467:1467:1467))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (5864:5864:5864) (5683:5683:5683))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2960:2960:2960) (2968:2968:2968))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2035:2035:2035))
        (PORT clk (3083:3083:3083) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1949:1949:1949))
        (PORT d[1] (2684:2684:2684) (2683:2683:2683))
        (PORT d[2] (2137:2137:2137) (2059:2059:2059))
        (PORT d[3] (2298:2298:2298) (2350:2350:2350))
        (PORT d[4] (2180:2180:2180) (2219:2219:2219))
        (PORT d[5] (2686:2686:2686) (2666:2666:2666))
        (PORT d[6] (3123:3123:3123) (3099:3099:3099))
        (PORT d[7] (3239:3239:3239) (3199:3199:3199))
        (PORT d[8] (2449:2449:2449) (2571:2571:2571))
        (PORT d[9] (2377:2377:2377) (2395:2395:2395))
        (PORT d[10] (2566:2566:2566) (2622:2622:2622))
        (PORT d[11] (2268:2268:2268) (2337:2337:2337))
        (PORT d[12] (2508:2508:2508) (2547:2547:2547))
        (PORT clk (3080:3080:3080) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2204:2204:2204))
        (PORT clk (3080:3080:3080) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3099:3099:3099))
        (PORT d[0] (2910:2910:2910) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3084:3084:3084) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3084:3084:3084) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3084:3084:3084) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3084:3084:3084) (3100:3100:3100))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (3981:3981:3981))
        (PORT d[1] (3454:3454:3454) (3359:3359:3359))
        (PORT d[2] (2860:2860:2860) (2775:2775:2775))
        (PORT d[3] (3155:3155:3155) (3015:3015:3015))
        (PORT d[4] (1977:1977:1977) (2011:2011:2011))
        (PORT d[5] (2846:2846:2846) (2897:2897:2897))
        (PORT d[6] (3123:3123:3123) (3008:3008:3008))
        (PORT d[7] (2201:2201:2201) (2199:2199:2199))
        (PORT d[8] (1729:1729:1729) (1713:1713:1713))
        (PORT d[9] (2809:2809:2809) (2824:2824:2824))
        (PORT d[10] (2320:2320:2320) (2243:2243:2243))
        (PORT d[11] (1768:1768:1768) (1751:1751:1751))
        (PORT d[12] (2083:2083:2083) (2054:2054:2054))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (1803:1803:1803) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1026:1026:1026) (1012:1012:1012))
        (PORT clk (2835:2835:2835) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2322:2322:2322))
        (PORT d[1] (2644:2644:2644) (2639:2639:2639))
        (PORT d[2] (2161:2161:2161) (2085:2085:2085))
        (PORT d[3] (1868:1868:1868) (1927:1927:1927))
        (PORT d[4] (1846:1846:1846) (1887:1887:1887))
        (PORT d[5] (2344:2344:2344) (2332:2332:2332))
        (PORT d[6] (2920:2920:2920) (2986:2986:2986))
        (PORT d[7] (2900:2900:2900) (2869:2869:2869))
        (PORT d[8] (2777:2777:2777) (2883:2883:2883))
        (PORT d[9] (2648:2648:2648) (2601:2601:2601))
        (PORT d[10] (2910:2910:2910) (2983:2983:2983))
        (PORT d[11] (2242:2242:2242) (2309:2309:2309))
        (PORT d[12] (2825:2825:2825) (2856:2856:2856))
        (PORT clk (2832:2832:2832) (2871:2871:2871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (1910:1910:1910))
        (PORT clk (2832:2832:2832) (2871:2871:2871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2835:2835:2835) (2875:2875:2875))
        (PORT d[0] (2631:2631:2631) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2876:2876:2876))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2876:2876:2876))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2876:2876:2876))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2787:2787:2787))
        (PORT d[1] (3822:3822:3822) (3708:3708:3708))
        (PORT d[2] (2538:2538:2538) (2459:2459:2459))
        (PORT d[3] (3412:3412:3412) (3259:3259:3259))
        (PORT d[4] (1602:1602:1602) (1646:1646:1646))
        (PORT d[5] (1779:1779:1779) (1798:1798:1798))
        (PORT d[6] (2783:2783:2783) (2675:2675:2675))
        (PORT d[7] (2155:2155:2155) (2131:2131:2131))
        (PORT d[8] (1695:1695:1695) (1668:1668:1668))
        (PORT d[9] (3491:3491:3491) (3463:3463:3463))
        (PORT d[10] (2316:2316:2316) (2262:2262:2262))
        (PORT d[11] (1915:1915:1915) (1923:1923:1923))
        (PORT d[12] (1774:1774:1774) (1760:1760:1760))
        (PORT clk (2185:2185:2185) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2170:2170:2170))
        (PORT d[0] (1495:1495:1495) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2444:2444:2444))
        (PORT clk (3146:3146:3146) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2708:2708:2708))
        (PORT d[1] (1806:1806:1806) (1804:1804:1804))
        (PORT d[2] (1825:1825:1825) (1851:1851:1851))
        (PORT d[3] (2368:2368:2368) (2467:2467:2467))
        (PORT d[4] (1780:1780:1780) (1766:1766:1766))
        (PORT d[5] (2069:2069:2069) (2054:2054:2054))
        (PORT d[6] (2675:2675:2675) (2768:2768:2768))
        (PORT d[7] (2940:2940:2940) (3008:3008:3008))
        (PORT d[8] (2963:2963:2963) (3039:3039:3039))
        (PORT d[9] (2372:2372:2372) (2338:2338:2338))
        (PORT d[10] (2779:2779:2779) (2750:2750:2750))
        (PORT d[11] (3061:3061:3061) (3091:3091:3091))
        (PORT d[12] (2592:2592:2592) (2548:2548:2548))
        (PORT clk (3143:3143:3143) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2255:2255:2255))
        (PORT clk (3143:3143:3143) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3165:3165:3165))
        (PORT d[0] (2874:2874:2874) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3166:3166:3166))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (1789:1789:1789))
        (PORT d[1] (1773:1773:1773) (1749:1749:1749))
        (PORT d[2] (1526:1526:1526) (1526:1526:1526))
        (PORT d[3] (1785:1785:1785) (1769:1769:1769))
        (PORT d[4] (1742:1742:1742) (1711:1711:1711))
        (PORT d[5] (1479:1479:1479) (1479:1479:1479))
        (PORT d[6] (2158:2158:2158) (2076:2076:2076))
        (PORT d[7] (1755:1755:1755) (1728:1728:1728))
        (PORT d[8] (1403:1403:1403) (1366:1366:1366))
        (PORT d[9] (1645:1645:1645) (1564:1564:1564))
        (PORT d[10] (1996:1996:1996) (1923:1923:1923))
        (PORT d[11] (1369:1369:1369) (1323:1323:1323))
        (PORT d[12] (1604:1604:1604) (1525:1525:1525))
        (PORT clk (2216:2216:2216) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (PORT d[0] (972:972:972) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3086:3086:3086))
        (PORT clk (3458:3458:3458) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3067:3067:3067))
        (PORT d[1] (2516:2516:2516) (2549:2549:2549))
        (PORT d[2] (2560:2560:2560) (2611:2611:2611))
        (PORT d[3] (2717:2717:2717) (2808:2808:2808))
        (PORT d[4] (2849:2849:2849) (2853:2853:2853))
        (PORT d[5] (2797:2797:2797) (2770:2770:2770))
        (PORT d[6] (2468:2468:2468) (2503:2503:2503))
        (PORT d[7] (3252:3252:3252) (3323:3323:3323))
        (PORT d[8] (3063:3063:3063) (3186:3186:3186))
        (PORT d[9] (2895:2895:2895) (2868:2868:2868))
        (PORT d[10] (2874:2874:2874) (2919:2919:2919))
        (PORT d[11] (3455:3455:3455) (3492:3492:3492))
        (PORT d[12] (2681:2681:2681) (2641:2641:2641))
        (PORT clk (3455:3455:3455) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2151:2151:2151))
        (PORT clk (3455:3455:3455) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3488:3488:3488))
        (PORT d[0] (2806:2806:2806) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2481:2481:2481))
        (PORT d[1] (2478:2478:2478) (2445:2445:2445))
        (PORT d[2] (2480:2480:2480) (2451:2451:2451))
        (PORT d[3] (3197:3197:3197) (3137:3137:3137))
        (PORT d[4] (2738:2738:2738) (2668:2668:2668))
        (PORT d[5] (2403:2403:2403) (2367:2367:2367))
        (PORT d[6] (2610:2610:2610) (2523:2523:2523))
        (PORT d[7] (2109:2109:2109) (2061:2061:2061))
        (PORT d[8] (2836:2836:2836) (2829:2829:2829))
        (PORT d[9] (2123:2123:2123) (2087:2087:2087))
        (PORT d[10] (1743:1743:1743) (1708:1708:1708))
        (PORT d[11] (2006:2006:2006) (1960:1960:1960))
        (PORT d[12] (2691:2691:2691) (2653:2653:2653))
        (PORT clk (2189:2189:2189) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (PORT d[0] (1636:1636:1636) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3454:3454:3454) (3469:3469:3469))
        (PORT datab (3640:3640:3640) (3740:3740:3740))
        (PORT datac (1818:1818:1818) (1698:1698:1698))
        (PORT datad (981:981:981) (925:925:925))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2638:2638:2638) (2450:2450:2450))
        (PORT datab (3641:3641:3641) (3741:3741:3741))
        (PORT datac (2945:2945:2945) (2752:2752:2752))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2959:2959:2959) (2966:2966:2966))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (432:432:432))
        (PORT datab (296:296:296) (353:353:353))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1797:1797:1797) (1726:1726:1726))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1557:1557:1557) (1506:1506:1506))
        (PORT datac (3610:3610:3610) (3852:3852:3852))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3948:3948:3948) (4035:4035:4035))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (726:726:726))
        (PORT datab (747:747:747) (751:751:751))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1880:1880:1880))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (390:390:390))
        (PORT datab (485:485:485) (522:522:522))
        (PORT datac (660:660:660) (662:662:662))
        (PORT datad (455:455:455) (478:478:478))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (501:501:501))
        (PORT datab (662:662:662) (653:653:653))
        (PORT datac (715:715:715) (699:699:699))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1880:1880:1880))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1880:1880:1880))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (391:391:391))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datac (274:274:274) (356:356:356))
        (PORT datad (472:472:472) (500:500:500))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (803:803:803))
        (PORT datab (486:486:486) (523:523:523))
        (PORT datac (661:661:661) (663:663:663))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1880:1880:1880))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (275:275:275))
        (PORT datad (214:214:214) (234:234:234))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (690:690:690))
        (PORT datab (724:724:724) (713:713:713))
        (PORT datad (480:480:480) (506:506:506))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (499:499:499))
        (PORT datab (498:498:498) (514:514:514))
        (PORT datac (423:423:423) (445:445:445))
        (PORT datad (681:681:681) (674:674:674))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (547:547:547))
        (PORT datad (367:367:367) (349:349:349))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (375:375:375))
        (PORT datab (304:304:304) (374:374:374))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (471:471:471) (498:498:498))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (749:749:749))
        (PORT datad (628:628:628) (589:589:589))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1882:1882:1882))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (677:677:677))
        (PORT datab (322:322:322) (398:398:398))
        (PORT datad (718:718:718) (709:709:709))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (448:448:448) (474:474:474))
        (PORT datad (289:289:289) (359:359:359))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datac (642:642:642) (640:640:640))
        (PORT datad (716:716:716) (707:707:707))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1139:1139:1139))
        (PORT datab (294:294:294) (369:369:369))
        (PORT datac (380:380:380) (365:365:365))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (313:313:313) (387:387:387))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (655:655:655) (650:650:650))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (268:268:268))
        (PORT datad (406:406:406) (387:387:387))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (PORT datab (496:496:496) (508:508:508))
        (PORT datac (663:663:663) (653:653:653))
        (PORT datad (438:438:438) (460:460:460))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (518:518:518))
        (PORT datad (404:404:404) (382:382:382))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1880:1880:1880))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (278:278:278) (360:360:360))
        (PORT datad (449:449:449) (476:476:476))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (389:389:389))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1880:1880:1880))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datac (412:412:412) (445:445:445))
        (PORT datad (478:478:478) (504:504:504))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (516:516:516) (529:529:529))
        (PORT datac (1054:1054:1054) (1051:1051:1051))
        (PORT datad (365:365:365) (347:347:347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (500:500:500))
        (PORT datab (304:304:304) (374:374:374))
        (PORT datac (661:661:661) (652:652:652))
        (PORT datad (670:670:670) (671:671:671))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (523:523:523))
        (PORT datab (313:313:313) (386:386:386))
        (PORT datac (1296:1296:1296) (1254:1254:1254))
        (PORT datad (393:393:393) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (529:529:529))
        (PORT datab (453:453:453) (476:476:476))
        (PORT datac (463:463:463) (484:484:484))
        (PORT datad (647:647:647) (648:648:648))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (955:955:955))
        (PORT datab (473:473:473) (501:501:501))
        (PORT datac (666:666:666) (657:657:657))
        (PORT datad (380:380:380) (364:364:364))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (389:389:389))
        (PORT datac (670:670:670) (661:661:661))
        (PORT datad (453:453:453) (480:480:480))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (698:698:698))
        (PORT datac (279:279:279) (356:356:356))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1880:1880:1880))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (288:288:288) (357:357:357))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (481:481:481))
        (PORT datab (502:502:502) (518:518:518))
        (PORT datac (477:477:477) (497:497:497))
        (PORT datad (467:467:467) (487:487:487))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (489:489:489))
        (PORT datab (458:458:458) (489:489:489))
        (PORT datac (650:650:650) (642:642:642))
        (PORT datad (454:454:454) (475:475:475))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (692:692:692))
        (PORT datab (663:663:663) (650:650:650))
        (PORT datac (683:683:683) (680:680:680))
        (PORT datad (693:693:693) (689:689:689))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (609:609:609))
        (PORT datab (390:390:390) (382:382:382))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1233:1233:1233))
        (PORT datab (256:256:256) (301:301:301))
        (PORT datad (225:225:225) (258:258:258))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1882:1882:1882))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (374:374:374))
        (PORT datac (650:650:650) (654:654:654))
        (PORT datad (433:433:433) (455:455:455))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (379:379:379))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (1056:1056:1056) (1036:1036:1036))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1142:1142:1142))
        (PORT datab (243:243:243) (270:270:270))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (495:495:495))
        (PORT datab (476:476:476) (514:514:514))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (658:658:658) (642:642:642))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1054:1054:1054) (1051:1051:1051))
        (PORT datad (480:480:480) (506:506:506))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (958:958:958))
        (PORT datab (724:724:724) (713:713:713))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (914:914:914))
        (PORT datab (256:256:256) (301:301:301))
        (PORT datad (224:224:224) (258:258:258))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1882:1882:1882))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (458:458:458) (484:484:484))
        (PORT datad (695:695:695) (696:696:696))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (522:522:522))
        (PORT datab (676:676:676) (672:672:672))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1880:1880:1880))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (554:554:554))
        (PORT datab (253:253:253) (298:298:298))
        (PORT datad (224:224:224) (258:258:258))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1882:1882:1882))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (438:438:438) (468:468:468))
        (PORT datad (671:671:671) (673:673:673))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1060:1060:1060))
        (PORT datab (712:712:712) (694:694:694))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (767:767:767))
        (PORT datab (253:253:253) (297:297:297))
        (PORT datad (224:224:224) (258:258:258))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1882:1882:1882))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (272:272:272) (343:343:343))
        (PORT datad (275:275:275) (337:337:337))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (518:518:518))
        (PORT datab (470:470:470) (505:505:505))
        (PORT datac (278:278:278) (360:360:360))
        (PORT datad (469:469:469) (489:489:489))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (380:380:380))
        (PORT datab (311:311:311) (385:385:385))
        (PORT datac (280:280:280) (356:356:356))
        (PORT datad (450:450:450) (477:477:477))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (556:556:556))
        (PORT datab (694:694:694) (696:696:696))
        (PORT datac (731:731:731) (734:734:734))
        (PORT datad (710:710:710) (713:713:713))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (595:595:595))
        (PORT datab (432:432:432) (406:406:406))
        (PORT datac (393:393:393) (374:374:374))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (385:385:385))
        (PORT datab (732:732:732) (735:735:735))
        (PORT datac (444:444:444) (478:478:478))
        (PORT datad (457:457:457) (482:482:482))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (294:294:294))
        (PORT datac (390:390:390) (374:374:374))
        (PORT datad (220:220:220) (258:258:258))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1882:1882:1882))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1180:1180:1180))
        (PORT datab (396:396:396) (386:386:386))
        (PORT datad (581:581:581) (535:535:535))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (524:524:524))
        (PORT datab (1048:1048:1048) (1050:1050:1050))
        (PORT datad (367:367:367) (348:348:348))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1876:1876:1876))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1506:1506:1506))
        (PORT datab (259:259:259) (305:305:305))
        (PORT datad (225:225:225) (259:259:259))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1882:1882:1882))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1240:1240:1240))
        (PORT datab (1295:1295:1295) (1261:1261:1261))
        (PORT datac (2031:2031:2031) (1986:1986:1986))
        (PORT datad (1390:1390:1390) (1374:1374:1374))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4161:4161:4161) (4281:4281:4281))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2043:2043:2043) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1837:1837:1837))
        (PORT clk (2571:2571:2571) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2940:2940:2940))
        (PORT d[1] (2312:2312:2312) (2288:2288:2288))
        (PORT d[2] (2713:2713:2713) (2721:2721:2721))
        (PORT d[3] (2245:2245:2245) (2289:2289:2289))
        (PORT d[4] (2223:2223:2223) (2270:2270:2270))
        (PORT d[5] (2454:2454:2454) (2481:2481:2481))
        (PORT d[6] (2273:2273:2273) (2327:2327:2327))
        (PORT d[7] (2770:2770:2770) (2788:2788:2788))
        (PORT d[8] (2728:2728:2728) (2714:2714:2714))
        (PORT d[9] (2639:2639:2639) (2608:2608:2608))
        (PORT d[10] (2426:2426:2426) (2447:2447:2447))
        (PORT d[11] (2414:2414:2414) (2425:2425:2425))
        (PORT d[12] (3871:3871:3871) (3923:3923:3923))
        (PORT clk (2568:2568:2568) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2247:2247:2247))
        (PORT clk (2568:2568:2568) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2558:2558:2558))
        (PORT d[0] (2895:2895:2895) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2969:2969:2969))
        (PORT d[1] (3227:3227:3227) (3134:3134:3134))
        (PORT d[2] (4155:4155:4155) (4298:4298:4298))
        (PORT d[3] (3334:3334:3334) (3385:3385:3385))
        (PORT d[4] (2679:2679:2679) (2746:2746:2746))
        (PORT d[5] (2781:2781:2781) (2788:2788:2788))
        (PORT d[6] (3993:3993:3993) (3980:3980:3980))
        (PORT d[7] (2923:2923:2923) (2955:2955:2955))
        (PORT d[8] (2477:2477:2477) (2493:2493:2493))
        (PORT d[9] (2898:2898:2898) (2920:2920:2920))
        (PORT d[10] (3027:3027:3027) (3010:3010:3010))
        (PORT d[11] (2757:2757:2757) (2757:2757:2757))
        (PORT d[12] (2568:2568:2568) (2593:2593:2593))
        (PORT clk (2138:2138:2138) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2127:2127:2127))
        (PORT d[0] (2087:2087:2087) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2122:2122:2122))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (1817:1817:1817))
        (PORT clk (2689:2689:2689) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3243:3243:3243))
        (PORT d[1] (2223:2223:2223) (2176:2176:2176))
        (PORT d[2] (2682:2682:2682) (2691:2691:2691))
        (PORT d[3] (2200:2200:2200) (2244:2244:2244))
        (PORT d[4] (2452:2452:2452) (2487:2487:2487))
        (PORT d[5] (2689:2689:2689) (2681:2681:2681))
        (PORT d[6] (2206:2206:2206) (2246:2246:2246))
        (PORT d[7] (3065:3065:3065) (3072:3072:3072))
        (PORT d[8] (3096:3096:3096) (3075:3075:3075))
        (PORT d[9] (3298:3298:3298) (3272:3272:3272))
        (PORT d[10] (2650:2650:2650) (2641:2641:2641))
        (PORT d[11] (2385:2385:2385) (2391:2391:2391))
        (PORT d[12] (3173:3173:3173) (3226:3226:3226))
        (PORT clk (2686:2686:2686) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2187:2187:2187))
        (PORT clk (2686:2686:2686) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2680:2680:2680))
        (PORT d[0] (2504:2504:2504) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2904:2904:2904))
        (PORT d[1] (3212:3212:3212) (3127:3127:3127))
        (PORT d[2] (4502:4502:4502) (4644:4644:4644))
        (PORT d[3] (3671:3671:3671) (3711:3711:3711))
        (PORT d[4] (2618:2618:2618) (2674:2674:2674))
        (PORT d[5] (2540:2540:2540) (2598:2598:2598))
        (PORT d[6] (4015:4015:4015) (4000:4000:4000))
        (PORT d[7] (2950:2950:2950) (2980:2980:2980))
        (PORT d[8] (2725:2725:2725) (2700:2700:2700))
        (PORT d[9] (3198:3198:3198) (3214:3214:3214))
        (PORT d[10] (2873:2873:2873) (2900:2900:2900))
        (PORT d[11] (2657:2657:2657) (2697:2697:2697))
        (PORT d[12] (2551:2551:2551) (2567:2567:2567))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (2120:2120:2120) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1532:1532:1532))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2504:2504:2504))
        (PORT d[1] (2394:2394:2394) (2279:2279:2279))
        (PORT d[2] (2176:2176:2176) (2206:2206:2206))
        (PORT d[3] (2546:2546:2546) (2575:2575:2575))
        (PORT d[4] (2557:2557:2557) (2607:2607:2607))
        (PORT d[5] (2722:2722:2722) (2687:2687:2687))
        (PORT d[6] (2173:2173:2173) (2229:2229:2229))
        (PORT d[7] (2358:2358:2358) (2349:2349:2349))
        (PORT d[8] (2634:2634:2634) (2594:2594:2594))
        (PORT d[9] (2378:2378:2378) (2387:2387:2387))
        (PORT d[10] (2194:2194:2194) (2235:2235:2235))
        (PORT d[11] (2189:2189:2189) (2216:2216:2216))
        (PORT d[12] (2290:2290:2290) (2283:2283:2283))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1771:1771:1771))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT d[0] (2424:2424:2424) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2585:2585:2585))
        (PORT d[1] (3117:3117:3117) (2963:2963:2963))
        (PORT d[2] (4116:4116:4116) (4216:4216:4216))
        (PORT d[3] (2656:2656:2656) (2703:2703:2703))
        (PORT d[4] (2074:2074:2074) (2092:2092:2092))
        (PORT d[5] (2505:2505:2505) (2507:2507:2507))
        (PORT d[6] (2909:2909:2909) (2742:2742:2742))
        (PORT d[7] (2734:2734:2734) (2708:2708:2708))
        (PORT d[8] (2636:2636:2636) (2583:2583:2583))
        (PORT d[9] (2440:2440:2440) (2441:2441:2441))
        (PORT d[10] (2625:2625:2625) (2574:2574:2574))
        (PORT d[11] (2290:2290:2290) (2315:2315:2315))
        (PORT d[12] (2195:2195:2195) (2198:2198:2198))
        (PORT clk (2127:2127:2127) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2113:2113:2113))
        (PORT d[0] (2008:2008:2008) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2108:2108:2108))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3419:3419:3419) (3484:3484:3484))
        (PORT datab (3677:3677:3677) (3651:3651:3651))
        (PORT datac (2123:2123:2123) (2012:2012:2012))
        (PORT datad (1262:1262:1262) (1184:1184:1184))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2437:2437:2437))
        (PORT clk (2282:2282:2282) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2332:2332:2332))
        (PORT d[1] (2560:2560:2560) (2523:2523:2523))
        (PORT d[2] (2910:2910:2910) (2949:2949:2949))
        (PORT d[3] (2294:2294:2294) (2357:2357:2357))
        (PORT d[4] (2250:2250:2250) (2293:2293:2293))
        (PORT d[5] (3146:3146:3146) (3188:3188:3188))
        (PORT d[6] (2595:2595:2595) (2666:2666:2666))
        (PORT d[7] (3127:3127:3127) (3147:3147:3147))
        (PORT d[8] (3053:3053:3053) (3056:3056:3056))
        (PORT d[9] (2952:2952:2952) (2948:2948:2948))
        (PORT d[10] (2946:2946:2946) (3017:3017:3017))
        (PORT d[11] (2817:2817:2817) (2863:2863:2863))
        (PORT d[12] (2997:2997:2997) (3006:3006:3006))
        (PORT clk (2279:2279:2279) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2368:2368:2368))
        (PORT clk (2279:2279:2279) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2250:2250:2250))
        (PORT d[0] (2933:2933:2933) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3353:3353:3353))
        (PORT d[1] (3593:3593:3593) (3525:3525:3525))
        (PORT d[2] (3756:3756:3756) (3872:3872:3872))
        (PORT d[3] (3031:3031:3031) (3126:3126:3126))
        (PORT d[4] (2665:2665:2665) (2764:2764:2764))
        (PORT d[5] (3160:3160:3160) (3208:3208:3208))
        (PORT d[6] (4686:4686:4686) (4687:4687:4687))
        (PORT d[7] (3198:3198:3198) (3221:3221:3221))
        (PORT d[8] (3072:3072:3072) (3082:3082:3082))
        (PORT d[9] (3190:3190:3190) (3199:3199:3199))
        (PORT d[10] (3141:3141:3141) (3156:3156:3156))
        (PORT d[11] (3257:3257:3257) (3300:3300:3300))
        (PORT d[12] (3168:3168:3168) (3191:3191:3191))
        (PORT clk (2178:2178:2178) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (PORT d[0] (2283:2283:2283) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1797:1797:1797))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (4714:4714:4714) (4747:4747:4747))
        (PORT datad (2710:2710:2710) (2571:2571:2571))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2141:2141:2141))
        (PORT clk (2587:2587:2587) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2662:2662:2662))
        (PORT d[1] (2547:2547:2547) (2496:2496:2496))
        (PORT d[2] (2911:2911:2911) (2972:2972:2972))
        (PORT d[3] (2483:2483:2483) (2492:2492:2492))
        (PORT d[4] (2233:2233:2233) (2280:2280:2280))
        (PORT d[5] (2432:2432:2432) (2464:2464:2464))
        (PORT d[6] (2274:2274:2274) (2328:2328:2328))
        (PORT d[7] (2762:2762:2762) (2761:2761:2761))
        (PORT d[8] (3008:3008:3008) (2976:2976:2976))
        (PORT d[9] (2963:2963:2963) (2949:2949:2949))
        (PORT d[10] (2767:2767:2767) (2781:2781:2781))
        (PORT d[11] (2447:2447:2447) (2456:2456:2456))
        (PORT d[12] (3838:3838:3838) (3891:3891:3891))
        (PORT clk (2584:2584:2584) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2336:2336:2336))
        (PORT clk (2584:2584:2584) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2587:2587:2587) (2567:2567:2567))
        (PORT d[0] (2969:2969:2969) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2936:2936:2936))
        (PORT d[1] (3252:3252:3252) (3159:3159:3159))
        (PORT d[2] (4154:4154:4154) (4297:4297:4297))
        (PORT d[3] (3310:3310:3310) (3368:3368:3368))
        (PORT d[4] (2333:2333:2333) (2411:2411:2411))
        (PORT d[5] (2589:2589:2589) (2649:2649:2649))
        (PORT d[6] (3972:3972:3972) (3963:3963:3963))
        (PORT d[7] (2878:2878:2878) (2888:2888:2888))
        (PORT d[8] (2476:2476:2476) (2492:2492:2492))
        (PORT d[9] (2884:2884:2884) (2915:2915:2915))
        (PORT d[10] (2750:2750:2750) (2742:2742:2742))
        (PORT d[11] (2597:2597:2597) (2639:2639:2639))
        (PORT d[12] (2853:2853:2853) (2850:2850:2850))
        (PORT clk (2129:2129:2129) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2116:2116:2116))
        (PORT d[0] (2417:2417:2417) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2111:2111:2111))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1813:1813:1813))
        (PORT clk (2621:2621:2621) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2719:2719:2719))
        (PORT d[1] (2497:2497:2497) (2412:2412:2412))
        (PORT d[2] (2448:2448:2448) (2473:2473:2473))
        (PORT d[3] (2463:2463:2463) (2470:2470:2470))
        (PORT d[4] (2206:2206:2206) (2255:2255:2255))
        (PORT d[5] (2672:2672:2672) (2663:2663:2663))
        (PORT d[6] (2233:2233:2233) (2286:2286:2286))
        (PORT d[7] (2785:2785:2785) (2804:2804:2804))
        (PORT d[8] (2691:2691:2691) (2670:2670:2670))
        (PORT d[9] (3259:3259:3259) (3237:3237:3237))
        (PORT d[10] (2682:2682:2682) (2672:2672:2672))
        (PORT d[11] (2407:2407:2407) (2417:2417:2417))
        (PORT d[12] (3840:3840:3840) (3892:3892:3892))
        (PORT clk (2618:2618:2618) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2480:2480:2480))
        (PORT clk (2618:2618:2618) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2610:2610:2610))
        (PORT d[0] (2848:2848:2848) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2611:2611:2611))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2611:2611:2611))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2622:2622:2622) (2611:2611:2611))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2923:2923:2923))
        (PORT d[1] (2893:2893:2893) (2835:2835:2835))
        (PORT d[2] (4440:4440:4440) (4576:4576:4576))
        (PORT d[3] (3379:3379:3379) (3438:3438:3438))
        (PORT d[4] (2653:2653:2653) (2720:2720:2720))
        (PORT d[5] (2533:2533:2533) (2587:2587:2587))
        (PORT d[6] (3668:3668:3668) (3676:3676:3676))
        (PORT d[7] (2922:2922:2922) (2954:2954:2954))
        (PORT d[8] (2826:2826:2826) (2825:2825:2825))
        (PORT d[9] (2891:2891:2891) (2923:2923:2923))
        (PORT d[10] (2817:2817:2817) (2846:2846:2846))
        (PORT d[11] (2475:2475:2475) (2500:2500:2500))
        (PORT d[12] (2739:2739:2739) (2713:2713:2713))
        (PORT clk (2144:2144:2144) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2130:2130:2130))
        (PORT d[0] (2186:2186:2186) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2125:2125:2125))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1545:1545:1545))
        (PORT clk (2708:2708:2708) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1678:1678:1678))
        (PORT d[1] (2158:2158:2158) (2065:2065:2065))
        (PORT d[2] (2084:2084:2084) (2096:2096:2096))
        (PORT d[3] (1843:1843:1843) (1856:1856:1856))
        (PORT d[4] (2214:2214:2214) (2268:2268:2268))
        (PORT d[5] (2564:2564:2564) (2498:2498:2498))
        (PORT d[6] (1841:1841:1841) (1877:1877:1877))
        (PORT d[7] (2662:2662:2662) (2636:2636:2636))
        (PORT d[8] (2368:2368:2368) (2341:2341:2341))
        (PORT d[9] (2388:2388:2388) (2399:2399:2399))
        (PORT d[10] (2155:2155:2155) (2187:2187:2187))
        (PORT d[11] (1801:1801:1801) (1834:1834:1834))
        (PORT d[12] (2767:2767:2767) (2667:2667:2667))
        (PORT clk (2705:2705:2705) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1746:1746:1746))
        (PORT clk (2705:2705:2705) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2716:2716:2716))
        (PORT d[0] (2396:2396:2396) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2717:2717:2717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2717:2717:2717))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2717:2717:2717))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2827:2827:2827))
        (PORT d[1] (2794:2794:2794) (2668:2668:2668))
        (PORT d[2] (4447:4447:4447) (4534:4534:4534))
        (PORT d[3] (2621:2621:2621) (2657:2657:2657))
        (PORT d[4] (2927:2927:2927) (2888:2888:2888))
        (PORT d[5] (2180:2180:2180) (2196:2196:2196))
        (PORT d[6] (2425:2425:2425) (2322:2322:2322))
        (PORT d[7] (2396:2396:2396) (2376:2376:2376))
        (PORT d[8] (2633:2633:2633) (2588:2588:2588))
        (PORT d[9] (2738:2738:2738) (2719:2719:2719))
        (PORT d[10] (2470:2470:2470) (2452:2452:2452))
        (PORT d[11] (2081:2081:2081) (2081:2081:2081))
        (PORT d[12] (2201:2201:2201) (2202:2202:2202))
        (PORT clk (2142:2142:2142) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2127:2127:2127))
        (PORT d[0] (1960:1960:1960) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3420:3420:3420) (3486:3486:3486))
        (PORT datab (3682:3682:3682) (3657:3657:3657))
        (PORT datac (2370:2370:2370) (2243:2243:2243))
        (PORT datad (972:972:972) (912:912:912))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2472:2472:2472))
        (PORT clk (2408:2408:2408) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2539:2539:2539))
        (PORT d[1] (2579:2579:2579) (2542:2542:2542))
        (PORT d[2] (2876:2876:2876) (2933:2933:2933))
        (PORT d[3] (2280:2280:2280) (2337:2337:2337))
        (PORT d[4] (2540:2540:2540) (2583:2583:2583))
        (PORT d[5] (3084:3084:3084) (3091:3091:3091))
        (PORT d[6] (2590:2590:2590) (2659:2659:2659))
        (PORT d[7] (2993:2993:2993) (2983:2983:2983))
        (PORT d[8] (3393:3393:3393) (3348:3348:3348))
        (PORT d[9] (2917:2917:2917) (2906:2906:2906))
        (PORT d[10] (3159:3159:3159) (3192:3192:3192))
        (PORT d[11] (2894:2894:2894) (2936:2936:2936))
        (PORT d[12] (2664:2664:2664) (2665:2665:2665))
        (PORT clk (2405:2405:2405) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2606:2606:2606))
        (PORT clk (2405:2405:2405) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2406:2406:2406))
        (PORT d[0] (3313:3313:3313) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2939:2939:2939))
        (PORT d[1] (2914:2914:2914) (2842:2842:2842))
        (PORT d[2] (4137:4137:4137) (4276:4276:4276))
        (PORT d[3] (3075:3075:3075) (3174:3174:3174))
        (PORT d[4] (2691:2691:2691) (2749:2749:2749))
        (PORT d[5] (2585:2585:2585) (2645:2645:2645))
        (PORT d[6] (3675:3675:3675) (3683:3683:3683))
        (PORT d[7] (3510:3510:3510) (3506:3506:3506))
        (PORT d[8] (2733:2733:2733) (2730:2730:2730))
        (PORT d[9] (3540:3540:3540) (3534:3534:3534))
        (PORT d[10] (3167:3167:3167) (3181:3181:3181))
        (PORT d[11] (2990:2990:2990) (3063:3063:3063))
        (PORT d[12] (2684:2684:2684) (2655:2655:2655))
        (PORT clk (2156:2156:2156) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (PORT d[0] (2260:2260:2260) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1586:1586:1586))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (4713:4713:4713) (4746:4746:4746))
        (PORT datad (2160:2160:2160) (2055:2055:2055))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (4812:4812:4812) (4891:4891:4891))
        (PORT datad (5958:5958:5958) (5953:5953:5953))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2068:2068:2068))
        (PORT clk (2778:2778:2778) (2807:2807:2807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2926:2926:2926))
        (PORT d[1] (2178:2178:2178) (2121:2121:2121))
        (PORT d[2] (2852:2852:2852) (2886:2886:2886))
        (PORT d[3] (2250:2250:2250) (2274:2274:2274))
        (PORT d[4] (2873:2873:2873) (2909:2909:2909))
        (PORT d[5] (3129:3129:3129) (3136:3136:3136))
        (PORT d[6] (2275:2275:2275) (2336:2336:2336))
        (PORT d[7] (3402:3402:3402) (3398:3398:3398))
        (PORT d[8] (3438:3438:3438) (3409:3409:3409))
        (PORT d[9] (2871:2871:2871) (2822:2822:2822))
        (PORT d[10] (2341:2341:2341) (2325:2325:2325))
        (PORT d[11] (2692:2692:2692) (2676:2676:2676))
        (PORT d[12] (3468:3468:3468) (3507:3507:3507))
        (PORT clk (2775:2775:2775) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2170:2170:2170))
        (PORT clk (2775:2775:2775) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2807:2807:2807))
        (PORT d[0] (2816:2816:2816) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2994:2994:2994))
        (PORT d[1] (3533:3533:3533) (3433:3433:3433))
        (PORT d[2] (4817:4817:4817) (4941:4941:4941))
        (PORT d[3] (3068:3068:3068) (3152:3152:3152))
        (PORT d[4] (2044:2044:2044) (2126:2126:2126))
        (PORT d[5] (2152:2152:2152) (2191:2191:2191))
        (PORT d[6] (4349:4349:4349) (4332:4332:4332))
        (PORT d[7] (2946:2946:2946) (2972:2972:2972))
        (PORT d[8] (2422:2422:2422) (2416:2416:2416))
        (PORT d[9] (3253:3253:3253) (3290:3290:3290))
        (PORT d[10] (3154:3154:3154) (3178:3178:3178))
        (PORT d[11] (2576:2576:2576) (2616:2616:2616))
        (PORT d[12] (2235:2235:2235) (2245:2245:2245))
        (PORT clk (2175:2175:2175) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (PORT d[0] (2119:2119:2119) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1634:1634:1634))
        (PORT clk (2896:2896:2896) (2942:2942:2942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1237:1237:1237))
        (PORT d[1] (2660:2660:2660) (2661:2661:2661))
        (PORT d[2] (1581:1581:1581) (1544:1544:1544))
        (PORT d[3] (2553:2553:2553) (2578:2578:2578))
        (PORT d[4] (1627:1627:1627) (1574:1574:1574))
        (PORT d[5] (2120:2120:2120) (2041:2041:2041))
        (PORT d[6] (2224:2224:2224) (2250:2250:2250))
        (PORT d[7] (2946:2946:2946) (2925:2925:2925))
        (PORT d[8] (3123:3123:3123) (3220:3220:3220))
        (PORT d[9] (2149:2149:2149) (2057:2057:2057))
        (PORT d[10] (2517:2517:2517) (2566:2566:2566))
        (PORT d[11] (2654:2654:2654) (2656:2656:2656))
        (PORT d[12] (2361:2361:2361) (2259:2259:2259))
        (PORT clk (2893:2893:2893) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1753:1753:1753))
        (PORT clk (2893:2893:2893) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2942:2942:2942))
        (PORT d[0] (2547:2547:2547) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2943:2943:2943))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2943:2943:2943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2943:2943:2943))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2943:2943:2943))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3420:3420:3420))
        (PORT d[1] (1914:1914:1914) (1827:1827:1827))
        (PORT d[2] (2514:2514:2514) (2434:2434:2434))
        (PORT d[3] (3774:3774:3774) (3613:3613:3613))
        (PORT d[4] (1851:1851:1851) (1862:1862:1862))
        (PORT d[5] (2063:2063:2063) (2064:2064:2064))
        (PORT d[6] (2418:2418:2418) (2317:2317:2317))
        (PORT d[7] (2501:2501:2501) (2471:2471:2471))
        (PORT d[8] (1769:1769:1769) (1760:1760:1760))
        (PORT d[9] (3159:3159:3159) (3148:3148:3148))
        (PORT d[10] (2897:2897:2897) (2798:2798:2798))
        (PORT d[11] (1749:1749:1749) (1738:1738:1738))
        (PORT d[12] (2115:2115:2115) (2078:2078:2078))
        (PORT clk (2177:2177:2177) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (PORT d[0] (1629:1629:1629) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1743:1743:1743))
        (PORT clk (3082:3082:3082) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2450:2450:2450))
        (PORT d[1] (1446:1446:1446) (1442:1442:1442))
        (PORT d[2] (1494:1494:1494) (1509:1509:1509))
        (PORT d[3] (1515:1515:1515) (1521:1521:1521))
        (PORT d[4] (1747:1747:1747) (1731:1731:1731))
        (PORT d[5] (1703:1703:1703) (1688:1688:1688))
        (PORT d[6] (3013:3013:3013) (3090:3090:3090))
        (PORT d[7] (1352:1352:1352) (1340:1340:1340))
        (PORT d[8] (2973:2973:2973) (3043:3043:3043))
        (PORT d[9] (1705:1705:1705) (1680:1680:1680))
        (PORT d[10] (2438:2438:2438) (2409:2409:2409))
        (PORT d[11] (3426:3426:3426) (3452:3452:3452))
        (PORT d[12] (1457:1457:1457) (1451:1451:1451))
        (PORT clk (3079:3079:3079) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1565:1565:1565))
        (PORT clk (3079:3079:3079) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3107:3107:3107))
        (PORT d[0] (2209:2209:2209) (2119:2119:2119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3108:3108:3108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1145:1145:1145))
        (PORT d[1] (1142:1142:1142) (1149:1149:1149))
        (PORT d[2] (1162:1162:1162) (1166:1166:1166))
        (PORT d[3] (1119:1119:1119) (1120:1120:1120))
        (PORT d[4] (1383:1383:1383) (1355:1355:1355))
        (PORT d[5] (1103:1103:1103) (1098:1098:1098))
        (PORT d[6] (2152:2152:2152) (2063:2063:2063))
        (PORT d[7] (1073:1073:1073) (1032:1032:1032))
        (PORT d[8] (1408:1408:1408) (1366:1366:1366))
        (PORT d[9] (1670:1670:1670) (1584:1584:1584))
        (PORT d[10] (1050:1050:1050) (1021:1021:1021))
        (PORT d[11] (1078:1078:1078) (1045:1045:1045))
        (PORT d[12] (1097:1097:1097) (1062:1062:1062))
        (PORT clk (2202:2202:2202) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2187:2187:2187))
        (PORT d[0] (658:658:658) (619:619:619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3294:3294:3294) (3353:3353:3353))
        (PORT datab (1058:1058:1058) (993:993:993))
        (PORT datac (1578:1578:1578) (1420:1420:1420))
        (PORT datad (4733:4733:4733) (4766:4766:4766))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1695:1695:1695))
        (PORT clk (2990:2990:2990) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2846:2846:2846))
        (PORT d[1] (2823:2823:2823) (2761:2761:2761))
        (PORT d[2] (3012:3012:3012) (3100:3100:3100))
        (PORT d[3] (2456:2456:2456) (2497:2497:2497))
        (PORT d[4] (3264:3264:3264) (3336:3336:3336))
        (PORT d[5] (3172:3172:3172) (3223:3223:3223))
        (PORT d[6] (2954:2954:2954) (3028:3028:3028))
        (PORT d[7] (3179:3179:3179) (3220:3220:3220))
        (PORT d[8] (2746:2746:2746) (2775:2775:2775))
        (PORT d[9] (2569:2569:2569) (2622:2622:2622))
        (PORT d[10] (3249:3249:3249) (3196:3196:3196))
        (PORT d[11] (3087:3087:3087) (3103:3103:3103))
        (PORT d[12] (3050:3050:3050) (3061:3061:3061))
        (PORT clk (2987:2987:2987) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2414:2414:2414))
        (PORT clk (2987:2987:2987) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3002:3002:3002))
        (PORT d[0] (3007:3007:3007) (2968:2968:2968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3228:3228:3228))
        (PORT d[1] (3270:3270:3270) (3190:3190:3190))
        (PORT d[2] (4543:4543:4543) (4701:4701:4701))
        (PORT d[3] (3405:3405:3405) (3477:3477:3477))
        (PORT d[4] (2358:2358:2358) (2454:2454:2454))
        (PORT d[5] (2935:2935:2935) (2979:2979:2979))
        (PORT d[6] (3623:3623:3623) (3495:3495:3495))
        (PORT d[7] (2913:2913:2913) (2924:2924:2924))
        (PORT d[8] (2461:2461:2461) (2466:2466:2466))
        (PORT d[9] (2867:2867:2867) (2883:2883:2883))
        (PORT d[10] (2724:2724:2724) (2714:2714:2714))
        (PORT d[11] (2286:2286:2286) (2319:2319:2319))
        (PORT d[12] (2557:2557:2557) (2591:2591:2591))
        (PORT clk (2201:2201:2201) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (PORT d[0] (2172:2172:2172) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1572:1572:1572))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (2404:2404:2404) (2278:2278:2278))
        (PORT datad (3239:3239:3239) (3307:3307:3307))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1845:1845:1845))
        (PORT clk (2431:2431:2431) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2181:2181:2181))
        (PORT d[1] (2633:2633:2633) (2632:2632:2632))
        (PORT d[2] (2802:2802:2802) (2809:2809:2809))
        (PORT d[3] (2192:2192:2192) (2232:2232:2232))
        (PORT d[4] (1827:1827:1827) (1845:1845:1845))
        (PORT d[5] (2397:2397:2397) (2385:2385:2385))
        (PORT d[6] (2254:2254:2254) (2313:2313:2313))
        (PORT d[7] (2713:2713:2713) (2722:2722:2722))
        (PORT d[8] (2807:2807:2807) (2837:2837:2837))
        (PORT d[9] (2418:2418:2418) (2437:2437:2437))
        (PORT d[10] (2508:2508:2508) (2533:2533:2533))
        (PORT d[11] (2713:2713:2713) (2712:2712:2712))
        (PORT d[12] (2297:2297:2297) (2299:2299:2299))
        (PORT clk (2428:2428:2428) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (1960:1960:1960))
        (PORT clk (2428:2428:2428) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2442:2442:2442))
        (PORT d[0] (2346:2346:2346) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3608:3608:3608))
        (PORT d[1] (3688:3688:3688) (3641:3641:3641))
        (PORT d[2] (3743:3743:3743) (3843:3843:3843))
        (PORT d[3] (2999:2999:2999) (3038:3038:3038))
        (PORT d[4] (3676:3676:3676) (3640:3640:3640))
        (PORT d[5] (2172:2172:2172) (2197:2197:2197))
        (PORT d[6] (3799:3799:3799) (3799:3799:3799))
        (PORT d[7] (3128:3128:3128) (3117:3117:3117))
        (PORT d[8] (2592:2592:2592) (2638:2638:2638))
        (PORT d[9] (2762:2762:2762) (2739:2739:2739))
        (PORT d[10] (2969:2969:2969) (2897:2897:2897))
        (PORT d[11] (2631:2631:2631) (2673:2673:2673))
        (PORT d[12] (2174:2174:2174) (2183:2183:2183))
        (PORT clk (2160:2160:2160) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (PORT d[0] (1939:1939:1939) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1535:1535:1535))
        (PORT clk (2685:2685:2685) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1693:1693:1693))
        (PORT d[1] (2214:2214:2214) (2114:2114:2114))
        (PORT d[2] (2152:2152:2152) (2182:2182:2182))
        (PORT d[3] (1844:1844:1844) (1855:1855:1855))
        (PORT d[4] (2576:2576:2576) (2627:2627:2627))
        (PORT d[5] (2570:2570:2570) (2504:2504:2504))
        (PORT d[6] (2592:2592:2592) (2644:2644:2644))
        (PORT d[7] (2373:2373:2373) (2353:2353:2353))
        (PORT d[8] (2341:2341:2341) (2311:2311:2311))
        (PORT d[9] (2376:2376:2376) (2388:2388:2388))
        (PORT d[10] (2083:2083:2083) (2103:2103:2103))
        (PORT d[11] (1812:1812:1812) (1846:1846:1846))
        (PORT d[12] (2598:2598:2598) (2573:2573:2573))
        (PORT clk (2682:2682:2682) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2051:2051:2051))
        (PORT clk (2682:2682:2682) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2679:2679:2679))
        (PORT d[0] (2709:2709:2709) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2680:2680:2680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3134:3134:3134))
        (PORT d[1] (3935:3935:3935) (3868:3868:3868))
        (PORT d[2] (4387:4387:4387) (4461:4461:4461))
        (PORT d[3] (2627:2627:2627) (2664:2664:2664))
        (PORT d[4] (2628:2628:2628) (2613:2613:2613))
        (PORT d[5] (2491:2491:2491) (2491:2491:2491))
        (PORT d[6] (2752:2752:2752) (2641:2641:2641))
        (PORT d[7] (2675:2675:2675) (2632:2632:2632))
        (PORT d[8] (2625:2625:2625) (2580:2580:2580))
        (PORT d[9] (2758:2758:2758) (2728:2728:2728))
        (PORT d[10] (2431:2431:2431) (2414:2414:2414))
        (PORT d[11] (2300:2300:2300) (2332:2332:2332))
        (PORT d[12] (2177:2177:2177) (2171:2171:2171))
        (PORT clk (2136:2136:2136) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d[0] (1919:1919:1919) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2119:2119:2119))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1257:1257:1257))
        (PORT datab (1047:1047:1047) (979:979:979))
        (PORT datac (4714:4714:4714) (4747:4747:4747))
        (PORT datad (3389:3389:3389) (3445:3445:3445))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1522:1522:1522))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2175:2175:2175))
        (PORT d[1] (1817:1817:1817) (1742:1742:1742))
        (PORT d[2] (2142:2142:2142) (2172:2172:2172))
        (PORT d[3] (2162:2162:2162) (2191:2191:2191))
        (PORT d[4] (2576:2576:2576) (2626:2626:2626))
        (PORT d[5] (2571:2571:2571) (2505:2505:2505))
        (PORT d[6] (2268:2268:2268) (2330:2330:2330))
        (PORT d[7] (2318:2318:2318) (2303:2303:2303))
        (PORT d[8] (2360:2360:2360) (2336:2336:2336))
        (PORT d[9] (2363:2363:2363) (2372:2372:2372))
        (PORT d[10] (2417:2417:2417) (2412:2412:2412))
        (PORT d[11] (2137:2137:2137) (2163:2163:2163))
        (PORT d[12] (2624:2624:2624) (2597:2597:2597))
        (PORT clk (2526:2526:2526) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1695:1695:1695))
        (PORT clk (2526:2526:2526) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2559:2559:2559))
        (PORT d[0] (2357:2357:2357) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3158:3158:3158))
        (PORT d[1] (3687:3687:3687) (3636:3636:3636))
        (PORT d[2] (4465:4465:4465) (4549:4549:4549))
        (PORT d[3] (2265:2265:2265) (2320:2320:2320))
        (PORT d[4] (2950:2950:2950) (2909:2909:2909))
        (PORT d[5] (2530:2530:2530) (2529:2529:2529))
        (PORT d[6] (2791:2791:2791) (2677:2677:2677))
        (PORT d[7] (2460:2460:2460) (2440:2440:2440))
        (PORT d[8] (2616:2616:2616) (2569:2569:2569))
        (PORT d[9] (2701:2701:2701) (2676:2676:2676))
        (PORT d[10] (2355:2355:2355) (2334:2334:2334))
        (PORT d[11] (2306:2306:2306) (2342:2342:2342))
        (PORT d[12] (2194:2194:2194) (2195:2195:2195))
        (PORT clk (2127:2127:2127) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2113:2113:2113))
        (PORT d[0] (1981:1981:1981) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2108:2108:2108))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1546:1546:1546))
        (PORT clk (2730:2730:2730) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1475:1475:1475))
        (PORT d[1] (1848:1848:1848) (1755:1755:1755))
        (PORT d[2] (2389:2389:2389) (2396:2396:2396))
        (PORT d[3] (1818:1818:1818) (1828:1828:1828))
        (PORT d[4] (1670:1670:1670) (1620:1620:1620))
        (PORT d[5] (2551:2551:2551) (2484:2484:2484))
        (PORT d[6] (2598:2598:2598) (2651:2651:2651))
        (PORT d[7] (2664:2664:2664) (2637:2637:2637))
        (PORT d[8] (1990:1990:1990) (1984:1984:1984))
        (PORT d[9] (2119:2119:2119) (2020:2020:2020))
        (PORT d[10] (2100:2100:2100) (2094:2094:2094))
        (PORT d[11] (1783:1783:1783) (1814:1814:1814))
        (PORT d[12] (2766:2766:2766) (2666:2666:2666))
        (PORT clk (2727:2727:2727) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1611:1611:1611))
        (PORT clk (2727:2727:2727) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2732:2732:2732))
        (PORT d[0] (2314:2314:2314) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2776:2776:2776))
        (PORT d[1] (2524:2524:2524) (2410:2410:2410))
        (PORT d[2] (4394:4394:4394) (4468:4468:4468))
        (PORT d[3] (2600:2600:2600) (2638:2638:2638))
        (PORT d[4] (2941:2941:2941) (2905:2905:2905))
        (PORT d[5] (2154:2154:2154) (2171:2171:2171))
        (PORT d[6] (2424:2424:2424) (2321:2321:2321))
        (PORT d[7] (2709:2709:2709) (2678:2678:2678))
        (PORT d[8] (2666:2666:2666) (2620:2620:2620))
        (PORT d[9] (3047:3047:3047) (3006:3006:3006))
        (PORT d[10] (2452:2452:2452) (2436:2436:2436))
        (PORT d[11] (2261:2261:2261) (2293:2293:2293))
        (PORT d[12] (2165:2165:2165) (2162:2162:2162))
        (PORT clk (2149:2149:2149) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2133:2133:2133))
        (PORT d[0] (1816:1816:1816) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (726:726:726) (677:677:677))
        (PORT datac (1221:1221:1221) (1125:1125:1125))
        (PORT datad (3390:3390:3390) (3446:3446:3446))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6013:6013:6013) (6000:6000:6000))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1257:1257:1257) (1189:1189:1189))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3551:3551:3551))
        (PORT clk (3850:3850:3850) (3895:3895:3895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2736:2736:2736))
        (PORT d[1] (2540:2540:2540) (2598:2598:2598))
        (PORT d[2] (2210:2210:2210) (2269:2269:2269))
        (PORT d[3] (3295:3295:3295) (3398:3398:3398))
        (PORT d[4] (2441:2441:2441) (2456:2456:2456))
        (PORT d[5] (3938:3938:3938) (3972:3972:3972))
        (PORT d[6] (3648:3648:3648) (3745:3745:3745))
        (PORT d[7] (3988:3988:3988) (4088:4088:4088))
        (PORT d[8] (3135:3135:3135) (3285:3285:3285))
        (PORT d[9] (2901:2901:2901) (2949:2949:2949))
        (PORT d[10] (3166:3166:3166) (3220:3220:3220))
        (PORT d[11] (3740:3740:3740) (3855:3855:3855))
        (PORT d[12] (2988:2988:2988) (2952:2952:2952))
        (PORT clk (3847:3847:3847) (3891:3891:3891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (2849:2849:2849))
        (PORT clk (3847:3847:3847) (3891:3891:3891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3850:3850:3850) (3895:3895:3895))
        (PORT d[0] (3506:3506:3506) (3403:3403:3403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3851:3851:3851) (3896:3896:3896))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3851:3851:3851) (3896:3896:3896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3851:3851:3851) (3896:3896:3896))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3851:3851:3851) (3896:3896:3896))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (3999:3999:3999))
        (PORT d[1] (4127:4127:4127) (4145:4145:4145))
        (PORT d[2] (3539:3539:3539) (3475:3475:3475))
        (PORT d[3] (3827:3827:3827) (3746:3746:3746))
        (PORT d[4] (3771:3771:3771) (3870:3870:3870))
        (PORT d[5] (3626:3626:3626) (3714:3714:3714))
        (PORT d[6] (3720:3720:3720) (3624:3624:3624))
        (PORT d[7] (2127:2127:2127) (2123:2123:2123))
        (PORT d[8] (2918:2918:2918) (2978:2978:2978))
        (PORT d[9] (2804:2804:2804) (2788:2788:2788))
        (PORT d[10] (2432:2432:2432) (2419:2419:2419))
        (PORT d[11] (2368:2368:2368) (2347:2347:2347))
        (PORT d[12] (2916:2916:2916) (2847:2847:2847))
        (PORT clk (2189:2189:2189) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (PORT d[0] (2121:2121:2121) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3259:3259:3259))
        (PORT clk (3562:3562:3562) (3633:3633:3633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2427:2427:2427))
        (PORT d[1] (2843:2843:2843) (2890:2890:2890))
        (PORT d[2] (2208:2208:2208) (2258:2258:2258))
        (PORT d[3] (3091:3091:3091) (3198:3198:3198))
        (PORT d[4] (2467:2467:2467) (2479:2479:2479))
        (PORT d[5] (3621:3621:3621) (3690:3690:3690))
        (PORT d[6] (3615:3615:3615) (3716:3716:3716))
        (PORT d[7] (3609:3609:3609) (3663:3663:3663))
        (PORT d[8] (3422:3422:3422) (3554:3554:3554))
        (PORT d[9] (2402:2402:2402) (2409:2409:2409))
        (PORT d[10] (2888:2888:2888) (2963:2963:2963))
        (PORT d[11] (3297:3297:3297) (3378:3378:3378))
        (PORT d[12] (2977:2977:2977) (2957:2957:2957))
        (PORT clk (3559:3559:3559) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2706:2706:2706))
        (PORT clk (3559:3559:3559) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3633:3633:3633))
        (PORT d[0] (3321:3321:3321) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3563:3563:3563) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3563:3563:3563) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3563:3563:3563) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3563:3563:3563) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3671:3671:3671))
        (PORT d[1] (4135:4135:4135) (4157:4157:4157))
        (PORT d[2] (3201:3201:3201) (3149:3149:3149))
        (PORT d[3] (3480:3480:3480) (3416:3416:3416))
        (PORT d[4] (3384:3384:3384) (3458:3458:3458))
        (PORT d[5] (3546:3546:3546) (3601:3601:3601))
        (PORT d[6] (3025:3025:3025) (2939:2939:2939))
        (PORT d[7] (2483:2483:2483) (2461:2461:2461))
        (PORT d[8] (2902:2902:2902) (2956:2956:2956))
        (PORT d[9] (2469:2469:2469) (2468:2468:2468))
        (PORT d[10] (2427:2427:2427) (2384:2384:2384))
        (PORT d[11] (2409:2409:2409) (2377:2377:2377))
        (PORT d[12] (2640:2640:2640) (2580:2580:2580))
        (PORT clk (2167:2167:2167) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2154:2154:2154))
        (PORT d[0] (1677:1677:1677) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2149:2149:2149))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2397:2397:2397))
        (PORT clk (3471:3471:3471) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3014:3014:3014))
        (PORT d[1] (3560:3560:3560) (3505:3505:3505))
        (PORT d[2] (2898:2898:2898) (2982:2982:2982))
        (PORT d[3] (3720:3720:3720) (3833:3833:3833))
        (PORT d[4] (3247:3247:3247) (3317:3317:3317))
        (PORT d[5] (3191:3191:3191) (3231:3231:3231))
        (PORT d[6] (3393:3393:3393) (3488:3488:3488))
        (PORT d[7] (3882:3882:3882) (3950:3950:3950))
        (PORT d[8] (3499:3499:3499) (3559:3559:3559))
        (PORT d[9] (2944:2944:2944) (3027:3027:3027))
        (PORT d[10] (3483:3483:3483) (3548:3548:3548))
        (PORT d[11] (3509:3509:3509) (3565:3565:3565))
        (PORT d[12] (3449:3449:3449) (3476:3476:3476))
        (PORT clk (3468:3468:3468) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3069:3069:3069))
        (PORT clk (3468:3468:3468) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3519:3519:3519))
        (PORT d[0] (3677:3677:3677) (3649:3649:3649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3520:3520:3520))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3520:3520:3520))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3520:3520:3520))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3352:3352:3352))
        (PORT d[1] (3333:3333:3333) (3285:3285:3285))
        (PORT d[2] (4888:4888:4888) (5065:5065:5065))
        (PORT d[3] (4091:4091:4091) (4205:4205:4205))
        (PORT d[4] (2762:2762:2762) (2863:2863:2863))
        (PORT d[5] (2937:2937:2937) (3016:3016:3016))
        (PORT d[6] (3265:3265:3265) (3247:3247:3247))
        (PORT d[7] (3249:3249:3249) (3269:3269:3269))
        (PORT d[8] (2833:2833:2833) (2869:2869:2869))
        (PORT d[9] (3261:3261:3261) (3294:3294:3294))
        (PORT d[10] (2861:2861:2861) (2899:2899:2899))
        (PORT d[11] (3009:3009:3009) (3068:3068:3068))
        (PORT d[12] (2938:2938:2938) (2989:2989:2989))
        (PORT clk (2175:2175:2175) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (PORT d[0] (2642:2642:2642) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1222:1222:1222))
        (PORT datab (5464:5464:5464) (5360:5360:5360))
        (PORT datac (2725:2725:2725) (2607:2607:2607))
        (PORT datad (4106:4106:4106) (4042:4042:4042))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2624:2624:2624))
        (PORT clk (3505:3505:3505) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2711:2711:2711))
        (PORT d[1] (2516:2516:2516) (2548:2548:2548))
        (PORT d[2] (2522:2522:2522) (2564:2564:2564))
        (PORT d[3] (3058:3058:3058) (3140:3140:3140))
        (PORT d[4] (2790:2790:2790) (2795:2795:2795))
        (PORT d[5] (3112:3112:3112) (3067:3067:3067))
        (PORT d[6] (2497:2497:2497) (2533:2533:2533))
        (PORT d[7] (3227:3227:3227) (3297:3297:3297))
        (PORT d[8] (3084:3084:3084) (3200:3200:3200))
        (PORT d[9] (2561:2561:2561) (2612:2612:2612))
        (PORT d[10] (3227:3227:3227) (3258:3258:3258))
        (PORT d[11] (3621:3621:3621) (3609:3609:3609))
        (PORT d[12] (2551:2551:2551) (2493:2493:2493))
        (PORT clk (3502:3502:3502) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2452:2452:2452))
        (PORT clk (3502:3502:3502) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3548:3548:3548))
        (PORT d[0] (3131:3131:3131) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3549:3549:3549))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2503:2503:2503))
        (PORT d[1] (2486:2486:2486) (2455:2455:2455))
        (PORT d[2] (2525:2525:2525) (2494:2494:2494))
        (PORT d[3] (3153:3153:3153) (3104:3104:3104))
        (PORT d[4] (2722:2722:2722) (2663:2663:2663))
        (PORT d[5] (3862:3862:3862) (3904:3904:3904))
        (PORT d[6] (3259:3259:3259) (3240:3240:3240))
        (PORT d[7] (2047:2047:2047) (1995:1995:1995))
        (PORT d[8] (2542:2542:2542) (2569:2569:2569))
        (PORT d[9] (2335:2335:2335) (2286:2286:2286))
        (PORT d[10] (2018:2018:2018) (1958:1958:1958))
        (PORT d[11] (2285:2285:2285) (2222:2222:2222))
        (PORT d[12] (2389:2389:2389) (2363:2363:2363))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2167:2167:2167))
        (PORT d[0] (1894:1894:1894) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1564:1564:1564))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1158:1158:1158) (1056:1056:1056))
        (PORT datad (4106:4106:4106) (4043:4043:4043))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2563:2563:2563))
        (PORT clk (3483:3483:3483) (3517:3517:3517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2896:2896:2896))
        (PORT d[1] (2462:2462:2462) (2514:2514:2514))
        (PORT d[2] (2938:2938:2938) (2991:2991:2991))
        (PORT d[3] (2671:2671:2671) (2733:2733:2733))
        (PORT d[4] (2393:2393:2393) (2392:2392:2392))
        (PORT d[5] (3415:3415:3415) (3418:3418:3418))
        (PORT d[6] (2773:2773:2773) (2813:2813:2813))
        (PORT d[7] (3586:3586:3586) (3642:3642:3642))
        (PORT d[8] (2790:2790:2790) (2912:2912:2912))
        (PORT d[9] (2890:2890:2890) (2944:2944:2944))
        (PORT d[10] (2941:2941:2941) (3020:3020:3020))
        (PORT d[11] (2616:2616:2616) (2697:2697:2697))
        (PORT d[12] (2814:2814:2814) (2826:2826:2826))
        (PORT clk (3480:3480:3480) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2528:2528:2528))
        (PORT clk (3480:3480:3480) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3517:3517:3517))
        (PORT d[0] (3194:3194:3194) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3518:3518:3518))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3518:3518:3518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3518:3518:3518))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3518:3518:3518))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4408:4408:4408))
        (PORT d[1] (4354:4354:4354) (4312:4312:4312))
        (PORT d[2] (3274:3274:3274) (3344:3344:3344))
        (PORT d[3] (3657:3657:3657) (3492:3492:3492))
        (PORT d[4] (2982:2982:2982) (3024:3024:3024))
        (PORT d[5] (3351:3351:3351) (3439:3439:3439))
        (PORT d[6] (3131:3131:3131) (3047:3047:3047))
        (PORT d[7] (2587:2587:2587) (2608:2608:2608))
        (PORT d[8] (2446:2446:2446) (2474:2474:2474))
        (PORT d[9] (2802:2802:2802) (2785:2785:2785))
        (PORT d[10] (2449:2449:2449) (2455:2455:2455))
        (PORT d[11] (2539:2539:2539) (2539:2539:2539))
        (PORT d[12] (2478:2478:2478) (2460:2460:2460))
        (PORT clk (2134:2134:2134) (2119:2119:2119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2119:2119:2119))
        (PORT d[0] (2080:2080:2080) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2644:2644:2644))
        (PORT clk (3505:3505:3505) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3235:3235:3235))
        (PORT d[1] (3144:3144:3144) (3080:3080:3080))
        (PORT d[2] (2937:2937:2937) (3009:3009:3009))
        (PORT d[3] (3323:3323:3323) (3412:3412:3412))
        (PORT d[4] (3539:3539:3539) (3591:3591:3591))
        (PORT d[5] (3136:3136:3136) (3175:3175:3175))
        (PORT d[6] (3384:3384:3384) (3477:3477:3477))
        (PORT d[7] (3579:3579:3579) (3661:3661:3661))
        (PORT d[8] (3820:3820:3820) (3863:3863:3863))
        (PORT d[9] (2929:2929:2929) (2991:2991:2991))
        (PORT d[10] (3189:3189:3189) (3247:3247:3247))
        (PORT d[11] (3166:3166:3166) (3251:3251:3251))
        (PORT d[12] (3209:3209:3209) (3265:3265:3265))
        (PORT clk (3502:3502:3502) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3110:3110:3110))
        (PORT clk (3502:3502:3502) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3550:3550:3550))
        (PORT d[0] (3698:3698:3698) (3664:3664:3664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3551:3551:3551))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3551:3551:3551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3551:3551:3551))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3551:3551:3551))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3659:3659:3659))
        (PORT d[1] (3635:3635:3635) (3577:3577:3577))
        (PORT d[2] (5230:5230:5230) (5400:5400:5400))
        (PORT d[3] (4445:4445:4445) (4521:4521:4521))
        (PORT d[4] (2713:2713:2713) (2816:2816:2816))
        (PORT d[5] (2936:2936:2936) (3016:3016:3016))
        (PORT d[6] (3579:3579:3579) (3549:3549:3549))
        (PORT d[7] (3284:3284:3284) (3312:3312:3312))
        (PORT d[8] (2842:2842:2842) (2879:2879:2879))
        (PORT d[9] (3278:3278:3278) (3316:3316:3316))
        (PORT d[10] (3189:3189:3189) (3222:3222:3222))
        (PORT d[11] (2950:2950:2950) (3007:3007:3007))
        (PORT d[12] (2930:2930:2930) (2975:2975:2975))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (PORT d[0] (2439:2439:2439) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (899:899:899))
        (PORT datab (5462:5462:5462) (5357:5357:5357))
        (PORT datac (2098:2098:2098) (1992:1992:1992))
        (PORT datad (4108:4108:4108) (4045:4045:4045))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1463:1463:1463))
        (PORT clk (3214:3214:3214) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2301:2301:2301))
        (PORT d[1] (2802:2802:2802) (2816:2816:2816))
        (PORT d[2] (2165:2165:2165) (2217:2217:2217))
        (PORT d[3] (2579:2579:2579) (2627:2627:2627))
        (PORT d[4] (2588:2588:2588) (2653:2653:2653))
        (PORT d[5] (3022:3022:3022) (3024:3024:3024))
        (PORT d[6] (2995:2995:2995) (3076:3076:3076))
        (PORT d[7] (3824:3824:3824) (3863:3863:3863))
        (PORT d[8] (2735:2735:2735) (2834:2834:2834))
        (PORT d[9] (2961:2961:2961) (3039:3039:3039))
        (PORT d[10] (3333:3333:3333) (3421:3421:3421))
        (PORT d[11] (2589:2589:2589) (2672:2672:2672))
        (PORT d[12] (2490:2490:2490) (2524:2524:2524))
        (PORT clk (3211:3211:3211) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2570:2570:2570))
        (PORT clk (3211:3211:3211) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3276:3276:3276))
        (PORT d[0] (3213:3213:3213) (3124:3124:3124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3334:3334:3334))
        (PORT d[1] (4092:4092:4092) (3968:3968:3968))
        (PORT d[2] (3614:3614:3614) (3678:3678:3678))
        (PORT d[3] (3052:3052:3052) (2915:2915:2915))
        (PORT d[4] (2311:2311:2311) (2361:2361:2361))
        (PORT d[5] (3116:3116:3116) (3132:3132:3132))
        (PORT d[6] (2588:2588:2588) (2559:2559:2559))
        (PORT d[7] (2212:2212:2212) (2212:2212:2212))
        (PORT d[8] (2109:2109:2109) (2116:2116:2116))
        (PORT d[9] (2483:2483:2483) (2514:2514:2514))
        (PORT d[10] (2100:2100:2100) (2103:2103:2103))
        (PORT d[11] (2076:2076:2076) (2066:2066:2066))
        (PORT d[12] (2489:2489:2489) (2468:2468:2468))
        (PORT clk (2181:2181:2181) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (PORT d[0] (2020:2020:2020) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2659:2659:2659))
        (PORT clk (3503:3503:3503) (3572:3572:3572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2602:2602:2602))
        (PORT d[1] (3133:3133:3133) (3190:3190:3190))
        (PORT d[2] (2270:2270:2270) (2362:2362:2362))
        (PORT d[3] (2668:2668:2668) (2762:2762:2762))
        (PORT d[4] (2968:2968:2968) (3031:3031:3031))
        (PORT d[5] (3098:3098:3098) (3126:3126:3126))
        (PORT d[6] (3455:3455:3455) (3504:3504:3504))
        (PORT d[7] (3878:3878:3878) (3955:3955:3955))
        (PORT d[8] (3134:3134:3134) (3258:3258:3258))
        (PORT d[9] (2551:2551:2551) (2618:2618:2618))
        (PORT d[10] (3299:3299:3299) (3395:3395:3395))
        (PORT d[11] (2682:2682:2682) (2770:2770:2770))
        (PORT d[12] (2814:2814:2814) (2859:2859:2859))
        (PORT clk (3500:3500:3500) (3568:3568:3568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2640:2640:2640))
        (PORT clk (3500:3500:3500) (3568:3568:3568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3572:3572:3572))
        (PORT d[0] (3320:3320:3320) (3194:3194:3194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3573:3573:3573))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3573:3573:3573))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3573:3573:3573))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3497:3497:3497))
        (PORT d[1] (4015:4015:4015) (3975:3975:3975))
        (PORT d[2] (3349:3349:3349) (3452:3452:3452))
        (PORT d[3] (4633:4633:4633) (4536:4536:4536))
        (PORT d[4] (2680:2680:2680) (2779:2779:2779))
        (PORT d[5] (2983:2983:2983) (3080:3080:3080))
        (PORT d[6] (3165:3165:3165) (3085:3085:3085))
        (PORT d[7] (2615:2615:2615) (2641:2641:2641))
        (PORT d[8] (2501:2501:2501) (2532:2532:2532))
        (PORT d[9] (3090:3090:3090) (3087:3087:3087))
        (PORT d[10] (2798:2798:2798) (2807:2807:2807))
        (PORT d[11] (2483:2483:2483) (2486:2486:2486))
        (PORT d[12] (3099:3099:3099) (3071:3071:3071))
        (PORT clk (2167:2167:2167) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2156:2156:2156))
        (PORT d[0] (2315:2315:2315) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (5456:5456:5456) (5350:5350:5350))
        (PORT datac (1822:1822:1822) (1722:1722:1722))
        (PORT datad (1519:1519:1519) (1421:1421:1421))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3707:3707:3707) (3789:3789:3789))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4691:4691:4691) (4349:4349:4349))
        (PORT datab (300:300:300) (357:357:357))
        (PORT datac (398:398:398) (399:399:399))
        (PORT datad (1824:1824:1824) (1727:1727:1727))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1521:1521:1521) (1473:1473:1473))
        (PORT datad (4064:4064:4064) (4330:4330:4330))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3948:3948:3948) (4035:4035:4035))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1497:1497:1497))
        (PORT datab (2071:2071:2071) (2040:2040:2040))
        (PORT datac (1287:1287:1287) (1246:1246:1246))
        (PORT datad (1268:1268:1268) (1228:1228:1228))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4161:4161:4161) (4281:4281:4281))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2043:2043:2043) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2921:2921:2921))
        (PORT clk (4081:4081:4081) (4192:4192:4192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3856:3856:3856))
        (PORT d[1] (3883:3883:3883) (3873:3873:3873))
        (PORT d[2] (3893:3893:3893) (4007:4007:4007))
        (PORT d[3] (3226:3226:3226) (3260:3260:3260))
        (PORT d[4] (2756:2756:2756) (2861:2861:2861))
        (PORT d[5] (3964:3964:3964) (4001:4001:4001))
        (PORT d[6] (3888:3888:3888) (4022:4022:4022))
        (PORT d[7] (3330:3330:3330) (3428:3428:3428))
        (PORT d[8] (3442:3442:3442) (3534:3534:3534))
        (PORT d[9] (4119:4119:4119) (4149:4149:4149))
        (PORT d[10] (3299:3299:3299) (3379:3379:3379))
        (PORT d[11] (4246:4246:4246) (4422:4422:4422))
        (PORT d[12] (4152:4152:4152) (4186:4186:4186))
        (PORT clk (4078:4078:4078) (4188:4188:4188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (2970:2970:2970))
        (PORT clk (4078:4078:4078) (4188:4188:4188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4081:4081:4081) (4192:4192:4192))
        (PORT d[0] (3759:3759:3759) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4082:4082:4082) (4193:4193:4193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4082:4082:4082) (4193:4193:4193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4082:4082:4082) (4193:4193:4193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4082:4082:4082) (4193:4193:4193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2870:2870:2870))
        (PORT d[1] (4372:4372:4372) (4378:4378:4378))
        (PORT d[2] (3974:3974:3974) (4043:4043:4043))
        (PORT d[3] (4244:4244:4244) (4411:4411:4411))
        (PORT d[4] (3884:3884:3884) (4040:4040:4040))
        (PORT d[5] (3599:3599:3599) (3683:3683:3683))
        (PORT d[6] (4115:4115:4115) (4141:4141:4141))
        (PORT d[7] (2796:2796:2796) (2782:2782:2782))
        (PORT d[8] (2343:2343:2343) (2408:2408:2408))
        (PORT d[9] (2868:2868:2868) (2889:2889:2889))
        (PORT d[10] (2586:2586:2586) (2616:2616:2616))
        (PORT d[11] (2539:2539:2539) (2571:2571:2571))
        (PORT d[12] (2794:2794:2794) (2782:2782:2782))
        (PORT clk (2192:2192:2192) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2177:2177:2177))
        (PORT d[0] (2419:2419:2419) (2392:2392:2392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3058:3058:3058))
        (PORT clk (4037:4037:4037) (4148:4148:4148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3665:3665:3665))
        (PORT d[1] (3814:3814:3814) (3805:3805:3805))
        (PORT d[2] (3524:3524:3524) (3648:3648:3648))
        (PORT d[3] (3242:3242:3242) (3273:3273:3273))
        (PORT d[4] (2657:2657:2657) (2741:2741:2741))
        (PORT d[5] (3518:3518:3518) (3521:3521:3521))
        (PORT d[6] (3848:3848:3848) (3984:3984:3984))
        (PORT d[7] (3649:3649:3649) (3738:3738:3738))
        (PORT d[8] (3050:3050:3050) (3152:3152:3152))
        (PORT d[9] (3898:3898:3898) (3939:3939:3939))
        (PORT d[10] (3255:3255:3255) (3345:3345:3345))
        (PORT d[11] (4554:4554:4554) (4699:4699:4699))
        (PORT d[12] (4102:4102:4102) (4140:4140:4140))
        (PORT clk (4034:4034:4034) (4144:4144:4144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (2888:2888:2888))
        (PORT clk (4034:4034:4034) (4144:4144:4144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4037:4037:4037) (4148:4148:4148))
        (PORT d[0] (3511:3511:3511) (3442:3442:3442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4038:4038:4038) (4149:4149:4149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4038:4038:4038) (4149:4149:4149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4038:4038:4038) (4149:4149:4149))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4038:4038:4038) (4149:4149:4149))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3196:3196:3196))
        (PORT d[1] (4380:4380:4380) (4388:4388:4388))
        (PORT d[2] (4292:4292:4292) (4345:4345:4345))
        (PORT d[3] (4259:4259:4259) (4418:4418:4418))
        (PORT d[4] (3874:3874:3874) (4039:4039:4039))
        (PORT d[5] (3372:3372:3372) (3489:3489:3489))
        (PORT d[6] (4129:4129:4129) (4176:4176:4176))
        (PORT d[7] (3092:3092:3092) (3066:3066:3066))
        (PORT d[8] (2336:2336:2336) (2400:2400:2400))
        (PORT d[9] (2575:2575:2575) (2616:2616:2616))
        (PORT d[10] (2921:2921:2921) (2941:2941:2941))
        (PORT d[11] (2592:2592:2592) (2627:2627:2627))
        (PORT d[12] (2741:2741:2741) (2721:2721:2721))
        (PORT clk (2199:2199:2199) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2185:2185:2185))
        (PORT d[0] (2258:2258:2258) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2180:2180:2180))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2663:2663:2663))
        (PORT clk (3807:3807:3807) (3836:3836:3836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (4069:4069:4069))
        (PORT d[1] (3162:3162:3162) (3160:3160:3160))
        (PORT d[2] (3046:3046:3046) (3126:3126:3126))
        (PORT d[3] (3132:3132:3132) (3110:3110:3110))
        (PORT d[4] (2698:2698:2698) (2766:2766:2766))
        (PORT d[5] (3154:3154:3154) (3162:3162:3162))
        (PORT d[6] (3068:3068:3068) (3171:3171:3171))
        (PORT d[7] (3156:3156:3156) (3168:3168:3168))
        (PORT d[8] (1953:1953:1953) (2026:2026:2026))
        (PORT d[9] (2955:2955:2955) (3042:3042:3042))
        (PORT d[10] (2887:2887:2887) (2932:2932:2932))
        (PORT d[11] (3290:3290:3290) (3396:3396:3396))
        (PORT d[12] (2660:2660:2660) (2668:2668:2668))
        (PORT clk (3804:3804:3804) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2131:2131:2131))
        (PORT clk (3804:3804:3804) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3807:3807:3807) (3836:3836:3836))
        (PORT d[0] (2722:2722:2722) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3808:3808:3808) (3837:3837:3837))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3808:3808:3808) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3808:3808:3808) (3837:3837:3837))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3808:3808:3808) (3837:3837:3837))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3218:3218:3218))
        (PORT d[1] (3743:3743:3743) (3736:3736:3736))
        (PORT d[2] (3362:3362:3362) (3460:3460:3460))
        (PORT d[3] (3878:3878:3878) (3999:3999:3999))
        (PORT d[4] (3439:3439:3439) (3565:3565:3565))
        (PORT d[5] (3211:3211:3211) (3277:3277:3277))
        (PORT d[6] (3972:3972:3972) (3949:3949:3949))
        (PORT d[7] (2706:2706:2706) (2671:2671:2671))
        (PORT d[8] (2310:2310:2310) (2373:2373:2373))
        (PORT d[9] (2202:2202:2202) (2222:2222:2222))
        (PORT d[10] (2703:2703:2703) (2674:2674:2674))
        (PORT d[11] (2444:2444:2444) (2432:2432:2432))
        (PORT d[12] (2069:2069:2069) (2037:2037:2037))
        (PORT clk (2191:2191:2191) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (PORT d[0] (2144:2144:2144) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2413:2413:2413) (2301:2301:2301))
        (PORT datab (3655:3655:3655) (3640:3640:3640))
        (PORT datac (4443:4443:4443) (4331:4331:4331))
        (PORT datad (711:711:711) (679:679:679))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2903:2903:2903))
        (PORT clk (3672:3672:3672) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2629:2629:2629))
        (PORT d[1] (3221:3221:3221) (3223:3223:3223))
        (PORT d[2] (3087:3087:3087) (3230:3230:3230))
        (PORT d[3] (2793:2793:2793) (2783:2783:2783))
        (PORT d[4] (2684:2684:2684) (2791:2791:2791))
        (PORT d[5] (3141:3141:3141) (3147:3147:3147))
        (PORT d[6] (3714:3714:3714) (3803:3803:3803))
        (PORT d[7] (3028:3028:3028) (2994:2994:2994))
        (PORT d[8] (1977:1977:1977) (2046:2046:2046))
        (PORT d[9] (3322:3322:3322) (3401:3401:3401))
        (PORT d[10] (2825:2825:2825) (2869:2869:2869))
        (PORT d[11] (2958:2958:2958) (3050:3050:3050))
        (PORT d[12] (3001:3001:3001) (2998:2998:2998))
        (PORT clk (3669:3669:3669) (3756:3756:3756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2863:2863:2863))
        (PORT clk (3669:3669:3669) (3756:3756:3756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3760:3760:3760))
        (PORT d[0] (3503:3503:3503) (3417:3417:3417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3585:3585:3585))
        (PORT d[1] (4089:4089:4089) (4076:4076:4076))
        (PORT d[2] (2950:2950:2950) (3006:3006:3006))
        (PORT d[3] (3559:3559:3559) (3692:3692:3692))
        (PORT d[4] (3795:3795:3795) (3890:3890:3890))
        (PORT d[5] (3550:3550:3550) (3604:3604:3604))
        (PORT d[6] (3655:3655:3655) (3645:3645:3645))
        (PORT d[7] (2293:2293:2293) (2230:2230:2230))
        (PORT d[8] (2207:2207:2207) (2201:2201:2201))
        (PORT d[9] (2143:2143:2143) (2162:2162:2162))
        (PORT d[10] (2730:2730:2730) (2725:2725:2725))
        (PORT d[11] (2469:2469:2469) (2467:2467:2467))
        (PORT d[12] (2039:2039:2039) (2000:2000:2000))
        (PORT clk (2177:2177:2177) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (PORT d[0] (1577:1577:1577) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4484:4484:4484) (4362:4362:4362))
        (PORT datab (2708:2708:2708) (2484:2484:2484))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (612:612:612) (556:556:556))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (3522:3522:3522) (3417:3417:3417))
        (PORT datad (3383:3383:3383) (3262:3262:3262))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3045:3045:3045))
        (PORT clk (4079:4079:4079) (4189:4189:4189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3405:3405:3405))
        (PORT d[1] (3559:3559:3559) (3567:3567:3567))
        (PORT d[2] (3549:3549:3549) (3673:3673:3673))
        (PORT d[3] (3489:3489:3489) (3505:3505:3505))
        (PORT d[4] (3006:3006:3006) (3095:3095:3095))
        (PORT d[5] (3518:3518:3518) (3520:3520:3520))
        (PORT d[6] (3868:3868:3868) (3999:3999:3999))
        (PORT d[7] (3613:3613:3613) (3693:3693:3693))
        (PORT d[8] (2834:2834:2834) (2955:2955:2955))
        (PORT d[9] (4496:4496:4496) (4507:4507:4507))
        (PORT d[10] (3568:3568:3568) (3623:3623:3623))
        (PORT d[11] (4554:4554:4554) (4699:4699:4699))
        (PORT d[12] (3464:3464:3464) (3490:3490:3490))
        (PORT clk (4076:4076:4076) (4185:4185:4185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2671:2671:2671))
        (PORT clk (4076:4076:4076) (4185:4185:4185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4079:4079:4079) (4189:4189:4189))
        (PORT d[0] (3268:3268:3268) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4080:4080:4080) (4190:4190:4190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4080:4080:4080) (4190:4190:4190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4080:4080:4080) (4190:4190:4190))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4080:4080:4080) (4190:4190:4190))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3156:3156:3156))
        (PORT d[1] (4681:4681:4681) (4670:4670:4670))
        (PORT d[2] (4298:4298:4298) (4352:4352:4352))
        (PORT d[3] (4541:4541:4541) (4689:4689:4689))
        (PORT d[4] (3857:3857:3857) (4027:4027:4027))
        (PORT d[5] (3689:3689:3689) (3787:3787:3787))
        (PORT d[6] (4115:4115:4115) (4163:4163:4163))
        (PORT d[7] (3075:3075:3075) (3040:3040:3040))
        (PORT d[8] (2322:2322:2322) (2387:2387:2387))
        (PORT d[9] (2844:2844:2844) (2868:2868:2868))
        (PORT d[10] (2895:2895:2895) (2918:2918:2918))
        (PORT d[11] (2593:2593:2593) (2628:2628:2628))
        (PORT d[12] (2745:2745:2745) (2725:2725:2725))
        (PORT clk (2195:2195:2195) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (PORT d[0] (2130:2130:2130) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (3017:3017:3017))
        (PORT clk (4271:4271:4271) (4344:4344:4344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3690:3690:3690))
        (PORT d[1] (3877:3877:3877) (3867:3867:3867))
        (PORT d[2] (3421:3421:3421) (3545:3545:3545))
        (PORT d[3] (4508:4508:4508) (4621:4621:4621))
        (PORT d[4] (2740:2740:2740) (2843:2843:2843))
        (PORT d[5] (3577:3577:3577) (3578:3578:3578))
        (PORT d[6] (3794:3794:3794) (3929:3929:3929))
        (PORT d[7] (3636:3636:3636) (3724:3724:3724))
        (PORT d[8] (3049:3049:3049) (3154:3154:3154))
        (PORT d[9] (4095:4095:4095) (4114:4114:4114))
        (PORT d[10] (3535:3535:3535) (3581:3581:3581))
        (PORT d[11] (4507:4507:4507) (4652:4652:4652))
        (PORT d[12] (4127:4127:4127) (4163:4163:4163))
        (PORT clk (4268:4268:4268) (4340:4340:4340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3303:3303:3303))
        (PORT clk (4268:4268:4268) (4340:4340:4340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4271:4271:4271) (4344:4344:4344))
        (PORT d[0] (3922:3922:3922) (3857:3857:3857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4272:4272:4272) (4345:4345:4345))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4272:4272:4272) (4345:4345:4345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4272:4272:4272) (4345:4345:4345))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4272:4272:4272) (4345:4345:4345))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3150:3150:3150))
        (PORT d[1] (4675:4675:4675) (4663:4663:4663))
        (PORT d[2] (3974:3974:3974) (4044:4044:4044))
        (PORT d[3] (4216:4216:4216) (4380:4380:4380))
        (PORT d[4] (3851:3851:3851) (4021:4021:4021))
        (PORT d[5] (3650:3650:3650) (3729:3729:3729))
        (PORT d[6] (4476:4476:4476) (4485:4485:4485))
        (PORT d[7] (3024:3024:3024) (2989:2989:2989))
        (PORT d[8] (2342:2342:2342) (2407:2407:2407))
        (PORT d[9] (2550:2550:2550) (2587:2587:2587))
        (PORT d[10] (2562:2562:2562) (2593:2593:2593))
        (PORT d[11] (2585:2585:2585) (2619:2619:2619))
        (PORT d[12] (2850:2850:2850) (2853:2853:2853))
        (PORT clk (2195:2195:2195) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2182:2182:2182))
        (PORT d[0] (2391:2391:2391) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2631:2631:2631))
        (PORT clk (3786:3786:3786) (3816:3816:3816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2874:2874:2874))
        (PORT d[1] (3186:3186:3186) (3189:3189:3189))
        (PORT d[2] (3100:3100:3100) (3188:3188:3188))
        (PORT d[3] (3111:3111:3111) (3090:3090:3090))
        (PORT d[4] (2704:2704:2704) (2808:2808:2808))
        (PORT d[5] (3098:3098:3098) (3106:3106:3106))
        (PORT d[6] (3722:3722:3722) (3811:3811:3811))
        (PORT d[7] (3361:3361:3361) (3323:3323:3323))
        (PORT d[8] (2256:2256:2256) (2297:2297:2297))
        (PORT d[9] (2968:2968:2968) (3057:3057:3057))
        (PORT d[10] (2854:2854:2854) (2893:2893:2893))
        (PORT d[11] (3331:3331:3331) (3438:3438:3438))
        (PORT d[12] (2982:2982:2982) (2978:2978:2978))
        (PORT clk (3783:3783:3783) (3812:3812:3812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2766:2766:2766))
        (PORT clk (3783:3783:3783) (3812:3812:3812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3816:3816:3816))
        (PORT d[0] (3369:3369:3369) (3320:3320:3320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3817:3817:3817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (3563:3563:3563))
        (PORT d[1] (3732:3732:3732) (3714:3714:3714))
        (PORT d[2] (3391:3391:3391) (3488:3488:3488))
        (PORT d[3] (3587:3587:3587) (3724:3724:3724))
        (PORT d[4] (3109:3109:3109) (3240:3240:3240))
        (PORT d[5] (3530:3530:3530) (3583:3583:3583))
        (PORT d[6] (3300:3300:3300) (3272:3272:3272))
        (PORT d[7] (2374:2374:2374) (2349:2349:2349))
        (PORT d[8] (2345:2345:2345) (2411:2411:2411))
        (PORT d[9] (2150:2150:2150) (2171:2171:2171))
        (PORT d[10] (2764:2764:2764) (2738:2738:2738))
        (PORT d[11] (2397:2397:2397) (2387:2387:2387))
        (PORT d[12] (2080:2080:2080) (2043:2043:2043))
        (PORT clk (2178:2178:2178) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (PORT d[0] (1953:1953:1953) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2691:2691:2691))
        (PORT clk (4097:4097:4097) (4207:4207:4207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3380:3380:3380))
        (PORT d[1] (3527:3527:3527) (3534:3534:3534))
        (PORT d[2] (3565:3565:3565) (3687:3687:3687))
        (PORT d[3] (3547:3547:3547) (3556:3556:3556))
        (PORT d[4] (2759:2759:2759) (2861:2861:2861))
        (PORT d[5] (3510:3510:3510) (3512:3512:3512))
        (PORT d[6] (3513:3513:3513) (3659:3659:3659))
        (PORT d[7] (3656:3656:3656) (3745:3745:3745))
        (PORT d[8] (3107:3107:3107) (3211:3211:3211))
        (PORT d[9] (4439:4439:4439) (4453:4453:4453))
        (PORT d[10] (3170:3170:3170) (3219:3219:3219))
        (PORT d[11] (4555:4555:4555) (4700:4700:4700))
        (PORT d[12] (3507:3507:3507) (3546:3546:3546))
        (PORT clk (4094:4094:4094) (4203:4203:4203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (2986:2986:2986))
        (PORT clk (4094:4094:4094) (4203:4203:4203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4097:4097:4097) (4207:4207:4207))
        (PORT d[0] (3577:3577:3577) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4098:4098:4098) (4208:4208:4208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4098:4098:4098) (4208:4208:4208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4098:4098:4098) (4208:4208:4208))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4098:4098:4098) (4208:4208:4208))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3114:3114:3114))
        (PORT d[1] (4693:4693:4693) (4682:4682:4682))
        (PORT d[2] (4274:4274:4274) (4329:4329:4329))
        (PORT d[3] (4211:4211:4211) (4375:4375:4375))
        (PORT d[4] (3905:3905:3905) (4063:4063:4063))
        (PORT d[5] (3331:3331:3331) (3423:3423:3423))
        (PORT d[6] (4438:4438:4438) (4452:4452:4452))
        (PORT d[7] (3123:3123:3123) (3099:3099:3099))
        (PORT d[8] (2320:2320:2320) (2384:2384:2384))
        (PORT d[9] (2613:2613:2613) (2655:2655:2655))
        (PORT d[10] (2921:2921:2921) (2942:2942:2942))
        (PORT d[11] (2853:2853:2853) (2873:2873:2873))
        (PORT d[12] (2759:2759:2759) (2735:2735:2735))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (PORT d[0] (2307:2307:2307) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4483:4483:4483) (4361:4361:4361))
        (PORT datab (913:913:913) (852:852:852))
        (PORT datac (3616:3616:3616) (3613:3613:3613))
        (PORT datad (2415:2415:2415) (2189:2189:2189))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2249:2249:2249))
        (PORT datab (2484:2484:2484) (2413:2413:2413))
        (PORT datac (3614:3614:3614) (3611:3611:3611))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1863:1863:1863) (1748:1748:1748))
        (PORT datac (3587:3587:3587) (3667:3667:3667))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2568:2568:2568))
        (PORT clk (3899:3899:3899) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3489:3489:3489))
        (PORT d[1] (3158:3158:3158) (3147:3147:3147))
        (PORT d[2] (3417:3417:3417) (3525:3525:3525))
        (PORT d[3] (2792:2792:2792) (2809:2809:2809))
        (PORT d[4] (2338:2338:2338) (2426:2426:2426))
        (PORT d[5] (3503:3503:3503) (3533:3533:3533))
        (PORT d[6] (3724:3724:3724) (3813:3813:3813))
        (PORT d[7] (3713:3713:3713) (3665:3665:3665))
        (PORT d[8] (2761:2761:2761) (2885:2885:2885))
        (PORT d[9] (2970:2970:2970) (3052:3052:3052))
        (PORT d[10] (2949:2949:2949) (3003:3003:3003))
        (PORT d[11] (3313:3313:3313) (3418:3418:3418))
        (PORT d[12] (3255:3255:3255) (3329:3329:3329))
        (PORT clk (3896:3896:3896) (3937:3937:3937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3140:3140:3140))
        (PORT clk (3896:3896:3896) (3937:3937:3937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (3941:3941:3941))
        (PORT d[0] (3810:3810:3810) (3694:3694:3694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3900:3900:3900) (3942:3942:3942))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3900:3900:3900) (3942:3942:3942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3900:3900:3900) (3942:3942:3942))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3900:3900:3900) (3942:3942:3942))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2905:2905:2905))
        (PORT d[1] (3723:3723:3723) (3712:3712:3712))
        (PORT d[2] (3343:3343:3343) (3441:3441:3441))
        (PORT d[3] (3882:3882:3882) (4035:4035:4035))
        (PORT d[4] (3172:3172:3172) (3284:3284:3284))
        (PORT d[5] (3382:3382:3382) (3499:3499:3499))
        (PORT d[6] (4057:4057:4057) (4062:4062:4062))
        (PORT d[7] (2666:2666:2666) (2625:2625:2625))
        (PORT d[8] (2287:2287:2287) (2348:2348:2348))
        (PORT d[9] (2173:2173:2173) (2194:2194:2194))
        (PORT d[10] (2331:2331:2331) (2306:2306:2306))
        (PORT d[11] (2140:2140:2140) (2149:2149:2149))
        (PORT d[12] (2428:2428:2428) (2383:2383:2383))
        (PORT clk (2183:2183:2183) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2170:2170:2170))
        (PORT d[0] (2096:2096:2096) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1863:1863:1863))
        (PORT clk (3461:3461:3461) (3502:3502:3502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3053:3053:3053))
        (PORT d[1] (2814:2814:2814) (2773:2773:2773))
        (PORT d[2] (2229:2229:2229) (2298:2298:2298))
        (PORT d[3] (2718:2718:2718) (2807:2807:2807))
        (PORT d[4] (2797:2797:2797) (2803:2803:2803))
        (PORT d[5] (3067:3067:3067) (3025:3025:3025))
        (PORT d[6] (2496:2496:2496) (2533:2533:2533))
        (PORT d[7] (3243:3243:3243) (3313:3313:3313))
        (PORT d[8] (2613:2613:2613) (2688:2688:2688))
        (PORT d[9] (2635:2635:2635) (2615:2615:2615))
        (PORT d[10] (2875:2875:2875) (2920:2920:2920))
        (PORT d[11] (3446:3446:3446) (3479:3479:3479))
        (PORT d[12] (2689:2689:2689) (2650:2650:2650))
        (PORT clk (3458:3458:3458) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (2609:2609:2609))
        (PORT clk (3458:3458:3458) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3502:3502:3502))
        (PORT d[0] (3300:3300:3300) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3503:3503:3503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2471:2471:2471))
        (PORT d[1] (2485:2485:2485) (2454:2454:2454))
        (PORT d[2] (2518:2518:2518) (2485:2485:2485))
        (PORT d[3] (3187:3187:3187) (3138:3138:3138))
        (PORT d[4] (2731:2731:2731) (2662:2662:2662))
        (PORT d[5] (3863:3863:3863) (3905:3905:3905))
        (PORT d[6] (3387:3387:3387) (3279:3279:3279))
        (PORT d[7] (1960:1960:1960) (1900:1900:1900))
        (PORT d[8] (2528:2528:2528) (2554:2554:2554))
        (PORT d[9] (2401:2401:2401) (2356:2356:2356))
        (PORT d[10] (2392:2392:2392) (2353:2353:2353))
        (PORT d[11] (2040:2040:2040) (1982:1982:1982))
        (PORT d[12] (2230:2230:2230) (2141:2141:2141))
        (PORT clk (2184:2184:2184) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (PORT d[0] (1366:1366:1366) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2736:2736:2736))
        (PORT clk (3916:3916:3916) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3166:3166:3166))
        (PORT d[1] (2930:2930:2930) (2987:2987:2987))
        (PORT d[2] (2740:2740:2740) (2874:2874:2874))
        (PORT d[3] (3187:3187:3187) (3194:3194:3194))
        (PORT d[4] (2716:2716:2716) (2794:2794:2794))
        (PORT d[5] (3556:3556:3556) (3576:3576:3576))
        (PORT d[6] (3420:3420:3420) (3530:3530:3530))
        (PORT d[7] (3190:3190:3190) (3250:3250:3250))
        (PORT d[8] (3085:3085:3085) (3190:3190:3190))
        (PORT d[9] (2995:2995:2995) (3074:3074:3074))
        (PORT d[10] (3289:3289:3289) (3357:3357:3357))
        (PORT d[11] (3820:3820:3820) (3976:3976:3976))
        (PORT d[12] (3604:3604:3604) (3669:3669:3669))
        (PORT clk (3913:3913:3913) (3973:3973:3973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2452:2452:2452))
        (PORT clk (3913:3913:3913) (3973:3973:3973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3916:3916:3916) (3977:3977:3977))
        (PORT d[0] (3002:3002:3002) (2983:2983:2983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3917:3917:3917) (3978:3978:3978))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3917:3917:3917) (3978:3978:3978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3917:3917:3917) (3978:3978:3978))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3917:3917:3917) (3978:3978:3978))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3269:3269:3269))
        (PORT d[1] (4084:4084:4084) (4102:4102:4102))
        (PORT d[2] (3327:3327:3327) (3431:3431:3431))
        (PORT d[3] (3935:3935:3935) (4085:4085:4085))
        (PORT d[4] (4162:4162:4162) (4256:4256:4256))
        (PORT d[5] (3294:3294:3294) (3390:3390:3390))
        (PORT d[6] (3770:3770:3770) (3781:3781:3781))
        (PORT d[7] (2874:2874:2874) (2885:2885:2885))
        (PORT d[8] (2815:2815:2815) (2847:2847:2847))
        (PORT d[9] (2234:2234:2234) (2260:2260:2260))
        (PORT d[10] (2477:2477:2477) (2473:2473:2473))
        (PORT d[11] (2143:2143:2143) (2149:2149:2149))
        (PORT d[12] (2376:2376:2376) (2340:2340:2340))
        (PORT clk (2157:2157:2157) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2148:2148:2148))
        (PORT d[0] (1953:1953:1953) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2143:2143:2143))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1340:1340:1340))
        (PORT datab (2236:2236:2236) (2216:2216:2216))
        (PORT datac (2752:2752:2752) (2634:2634:2634))
        (PORT datad (1080:1080:1080) (959:959:959))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1976:1976:1976))
        (PORT clk (3612:3612:3612) (3687:3687:3687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2706:2706:2706))
        (PORT d[1] (2902:2902:2902) (2943:2943:2943))
        (PORT d[2] (2395:2395:2395) (2505:2505:2505))
        (PORT d[3] (2742:2742:2742) (2834:2834:2834))
        (PORT d[4] (2340:2340:2340) (2397:2397:2397))
        (PORT d[5] (3212:3212:3212) (3224:3224:3224))
        (PORT d[6] (3237:3237:3237) (3318:3318:3318))
        (PORT d[7] (3321:3321:3321) (3417:3417:3417))
        (PORT d[8] (2617:2617:2617) (2697:2697:2697))
        (PORT d[9] (2844:2844:2844) (2893:2893:2893))
        (PORT d[10] (3209:3209:3209) (3260:3260:3260))
        (PORT d[11] (3798:3798:3798) (3923:3923:3923))
        (PORT d[12] (3144:3144:3144) (3163:3163:3163))
        (PORT clk (3609:3609:3609) (3683:3683:3683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2595:2595:2595))
        (PORT clk (3609:3609:3609) (3683:3683:3683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3612:3612:3612) (3687:3687:3687))
        (PORT d[0] (3221:3221:3221) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3613:3613:3613) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3613:3613:3613) (3688:3688:3688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3613:3613:3613) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3613:3613:3613) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2738:2738:2738))
        (PORT d[1] (3993:3993:3993) (3994:3994:3994))
        (PORT d[2] (3434:3434:3434) (3572:3572:3572))
        (PORT d[3] (3257:3257:3257) (3161:3161:3161))
        (PORT d[4] (4121:4121:4121) (4211:4211:4211))
        (PORT d[5] (3247:3247:3247) (3309:3309:3309))
        (PORT d[6] (3266:3266:3266) (3236:3236:3236))
        (PORT d[7] (3159:3159:3159) (3151:3151:3151))
        (PORT d[8] (2517:2517:2517) (2523:2523:2523))
        (PORT d[9] (2798:2798:2798) (2810:2810:2810))
        (PORT d[10] (2833:2833:2833) (2848:2848:2848))
        (PORT d[11] (2416:2416:2416) (2397:2397:2397))
        (PORT d[12] (2366:2366:2366) (2338:2338:2338))
        (PORT clk (2175:2175:2175) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (PORT d[0] (2054:2054:2054) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1581:1581:1581))
        (PORT datab (216:216:216) (241:241:241))
        (PORT datac (2244:2244:2244) (2214:2214:2214))
        (PORT datad (675:675:675) (630:630:630))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2081:2081:2081))
        (PORT clk (2433:2433:2433) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2946:2946:2946))
        (PORT d[1] (2535:2535:2535) (2493:2493:2493))
        (PORT d[2] (2878:2878:2878) (2940:2940:2940))
        (PORT d[3] (2563:2563:2563) (2612:2612:2612))
        (PORT d[4] (2212:2212:2212) (2260:2260:2260))
        (PORT d[5] (3165:3165:3165) (3235:3235:3235))
        (PORT d[6] (2614:2614:2614) (2678:2678:2678))
        (PORT d[7] (2707:2707:2707) (2706:2706:2706))
        (PORT d[8] (3001:3001:3001) (2971:2971:2971))
        (PORT d[9] (2934:2934:2934) (2925:2925:2925))
        (PORT d[10] (2774:2774:2774) (2817:2817:2817))
        (PORT d[11] (2966:2966:2966) (2938:2938:2938))
        (PORT d[12] (3480:3480:3480) (3543:3543:3543))
        (PORT clk (2430:2430:2430) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2284:2284:2284))
        (PORT clk (2430:2430:2430) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2446:2446:2446))
        (PORT d[0] (2911:2911:2911) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2962:2962:2962))
        (PORT d[1] (3206:3206:3206) (3113:3113:3113))
        (PORT d[2] (4107:4107:4107) (4251:4251:4251))
        (PORT d[3] (3036:3036:3036) (3102:3102:3102))
        (PORT d[4] (2372:2372:2372) (2452:2452:2452))
        (PORT d[5] (2502:2502:2502) (2559:2559:2559))
        (PORT d[6] (3996:3996:3996) (3989:3989:3989))
        (PORT d[7] (3189:3189:3189) (3185:3185:3185))
        (PORT d[8] (2454:2454:2454) (2468:2468:2468))
        (PORT d[9] (2846:2846:2846) (2873:2873:2873))
        (PORT d[10] (2871:2871:2871) (2898:2898:2898))
        (PORT d[11] (2943:2943:2943) (2961:2961:2961))
        (PORT d[12] (2539:2539:2539) (2555:2555:2555))
        (PORT clk (2129:2129:2129) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2116:2116:2116))
        (PORT d[0] (2024:2024:2024) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2111:2111:2111))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1479:1479:1479))
        (PORT clk (2721:2721:2721) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1466:1466:1466))
        (PORT d[1] (1905:1905:1905) (1822:1822:1822))
        (PORT d[2] (2135:2135:2135) (2164:2164:2164))
        (PORT d[3] (1512:1512:1512) (1553:1553:1553))
        (PORT d[4] (1613:1613:1613) (1563:1563:1563))
        (PORT d[5] (2229:2229:2229) (2160:2160:2160))
        (PORT d[6] (1850:1850:1850) (1892:1892:1892))
        (PORT d[7] (2956:2956:2956) (2918:2918:2918))
        (PORT d[8] (2317:2317:2317) (2296:2296:2296))
        (PORT d[9] (2202:2202:2202) (2111:2111:2111))
        (PORT d[10] (1736:1736:1736) (1753:1753:1753))
        (PORT d[11] (1835:1835:1835) (1863:1863:1863))
        (PORT d[12] (2428:2428:2428) (2338:2338:2338))
        (PORT clk (2718:2718:2718) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (1882:1882:1882))
        (PORT clk (2718:2718:2718) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2730:2730:2730))
        (PORT d[0] (2311:2311:2311) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2731:2731:2731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3124:3124:3124))
        (PORT d[1] (2490:2490:2490) (2377:2377:2377))
        (PORT d[2] (1866:1866:1866) (1813:1813:1813))
        (PORT d[3] (2944:2944:2944) (2966:2966:2966))
        (PORT d[4] (3000:3000:3000) (2963:2963:2963))
        (PORT d[5] (2163:2163:2163) (2176:2176:2176))
        (PORT d[6] (2400:2400:2400) (2292:2292:2292))
        (PORT d[7] (2758:2758:2758) (2727:2727:2727))
        (PORT d[8] (2338:2338:2338) (2296:2296:2296))
        (PORT d[9] (2840:2840:2840) (2881:2881:2881))
        (PORT d[10] (2467:2467:2467) (2479:2479:2479))
        (PORT d[11] (2295:2295:2295) (2323:2323:2323))
        (PORT d[12] (2203:2203:2203) (2206:2206:2206))
        (PORT clk (2160:2160:2160) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (PORT d[0] (1845:1845:1845) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1786:1786:1786))
        (PORT clk (2683:2683:2683) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3335:3335:3335))
        (PORT d[1] (2226:2226:2226) (2169:2169:2169))
        (PORT d[2] (2679:2679:2679) (2785:2785:2785))
        (PORT d[3] (2190:2190:2190) (2227:2227:2227))
        (PORT d[4] (2841:2841:2841) (2876:2876:2876))
        (PORT d[5] (3189:3189:3189) (3230:3230:3230))
        (PORT d[6] (2889:2889:2889) (2928:2928:2928))
        (PORT d[7] (2869:2869:2869) (2910:2910:2910))
        (PORT d[8] (3055:3055:3055) (3041:3041:3041))
        (PORT d[9] (2634:2634:2634) (2605:2605:2605))
        (PORT d[10] (2068:2068:2068) (2087:2087:2087))
        (PORT d[11] (2199:2199:2199) (2245:2245:2245))
        (PORT d[12] (3191:3191:3191) (3240:3240:3240))
        (PORT clk (2680:2680:2680) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2270:2270:2270))
        (PORT clk (2680:2680:2680) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2699:2699:2699))
        (PORT d[0] (2918:2918:2918) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2940:2940:2940))
        (PORT d[1] (3539:3539:3539) (3439:3439:3439))
        (PORT d[2] (4796:4796:4796) (4912:4912:4912))
        (PORT d[3] (3335:3335:3335) (3405:3405:3405))
        (PORT d[4] (2631:2631:2631) (2701:2701:2701))
        (PORT d[5] (2183:2183:2183) (2209:2209:2209))
        (PORT d[6] (4357:4357:4357) (4341:4341:4341))
        (PORT d[7] (2793:2793:2793) (2768:2768:2768))
        (PORT d[8] (2139:2139:2139) (2143:2143:2143))
        (PORT d[9] (3260:3260:3260) (3297:3297:3297))
        (PORT d[10] (3155:3155:3155) (3179:3179:3179))
        (PORT d[11] (2447:2447:2447) (2441:2441:2441))
        (PORT d[12] (2234:2234:2234) (2244:2244:2244))
        (PORT clk (2178:2178:2178) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (PORT d[0] (1951:1951:1951) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4857:4857:4857) (4917:4917:4917))
        (PORT datab (1344:1344:1344) (1283:1283:1283))
        (PORT datac (3004:3004:3004) (2759:2759:2759))
        (PORT datad (5957:5957:5957) (5952:5952:5952))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1867:1867:1867))
        (PORT clk (3183:3183:3183) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2845:2845:2845))
        (PORT d[1] (2525:2525:2525) (2428:2428:2428))
        (PORT d[2] (2627:2627:2627) (2668:2668:2668))
        (PORT d[3] (3273:3273:3273) (3335:3335:3335))
        (PORT d[4] (2933:2933:2933) (2968:2968:2968))
        (PORT d[5] (1583:1583:1583) (1518:1518:1518))
        (PORT d[6] (2726:2726:2726) (2607:2607:2607))
        (PORT d[7] (2506:2506:2506) (2547:2547:2547))
        (PORT d[8] (2321:2321:2321) (2383:2383:2383))
        (PORT d[9] (3017:3017:3017) (3002:3002:3002))
        (PORT d[10] (2499:2499:2499) (2519:2519:2519))
        (PORT d[11] (2153:2153:2153) (2062:2062:2062))
        (PORT d[12] (2143:2143:2143) (2054:2054:2054))
        (PORT clk (3180:3180:3180) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1637:1637:1637))
        (PORT clk (3180:3180:3180) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3216:3216:3216))
        (PORT d[0] (2481:2481:2481) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3217:3217:3217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2553:2553:2553))
        (PORT d[1] (2226:2226:2226) (2160:2160:2160))
        (PORT d[2] (2200:2200:2200) (2223:2223:2223))
        (PORT d[3] (3987:3987:3987) (3892:3892:3892))
        (PORT d[4] (2357:2357:2357) (2445:2445:2445))
        (PORT d[5] (3152:3152:3152) (3050:3050:3050))
        (PORT d[6] (3279:3279:3279) (3218:3218:3218))
        (PORT d[7] (2072:2072:2072) (2005:2005:2005))
        (PORT d[8] (1557:1557:1557) (1569:1569:1569))
        (PORT d[9] (1893:1893:1893) (1788:1788:1788))
        (PORT d[10] (1459:1459:1459) (1355:1355:1355))
        (PORT d[11] (1855:1855:1855) (1747:1747:1747))
        (PORT d[12] (1549:1549:1549) (1446:1446:1446))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (PORT d[0] (1395:1395:1395) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1894:1894:1894) (1818:1818:1818))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (4811:4811:4811) (4890:4890:4890))
        (PORT datad (2389:2389:2389) (2245:2245:2245))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1905:1905:1905))
        (PORT clk (2438:2438:2438) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2478:2478:2478))
        (PORT d[1] (2449:2449:2449) (2337:2337:2337))
        (PORT d[2] (2480:2480:2480) (2514:2514:2514))
        (PORT d[3] (2528:2528:2528) (2558:2558:2558))
        (PORT d[4] (2537:2537:2537) (2585:2585:2585))
        (PORT d[5] (2925:2925:2925) (2877:2877:2877))
        (PORT d[6] (2265:2265:2265) (2325:2325:2325))
        (PORT d[7] (2412:2412:2412) (2407:2407:2407))
        (PORT d[8] (2806:2806:2806) (2834:2834:2834))
        (PORT d[9] (2442:2442:2442) (2462:2462:2462))
        (PORT d[10] (2511:2511:2511) (2539:2539:2539))
        (PORT d[11] (2497:2497:2497) (2557:2557:2557))
        (PORT d[12] (2562:2562:2562) (2537:2537:2537))
        (PORT clk (2435:2435:2435) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (1929:1929:1929))
        (PORT clk (2435:2435:2435) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2451:2451:2451))
        (PORT d[0] (2615:2615:2615) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2562:2562:2562))
        (PORT d[1] (3313:3313:3313) (3271:3271:3271))
        (PORT d[2] (4132:4132:4132) (4229:4229:4229))
        (PORT d[3] (2638:2638:2638) (2689:2689:2689))
        (PORT d[4] (3270:3270:3270) (3215:3215:3215))
        (PORT d[5] (2140:2140:2140) (2165:2165:2165))
        (PORT d[6] (4145:4145:4145) (4137:4137:4137))
        (PORT d[7] (2797:2797:2797) (2788:2788:2788))
        (PORT d[8] (2907:2907:2907) (2936:2936:2936))
        (PORT d[9] (2765:2765:2765) (2747:2747:2747))
        (PORT d[10] (2665:2665:2665) (2614:2614:2614))
        (PORT d[11] (2632:2632:2632) (2653:2653:2653))
        (PORT d[12] (2384:2384:2384) (2354:2354:2354))
        (PORT clk (2142:2142:2142) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2127:2127:2127))
        (PORT d[0] (2013:2013:2013) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2483:2483:2483))
        (PORT clk (2242:2242:2242) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2663:2663:2663))
        (PORT d[1] (2945:2945:2945) (2989:2989:2989))
        (PORT d[2] (2911:2911:2911) (2972:2972:2972))
        (PORT d[3] (2542:2542:2542) (2589:2589:2589))
        (PORT d[4] (2548:2548:2548) (2602:2602:2602))
        (PORT d[5] (3108:3108:3108) (3153:3153:3153))
        (PORT d[6] (2624:2624:2624) (2698:2698:2698))
        (PORT d[7] (2817:2817:2817) (2860:2860:2860))
        (PORT d[8] (3044:3044:3044) (3033:3033:3033))
        (PORT d[9] (3274:3274:3274) (3232:3232:3232))
        (PORT d[10] (2927:2927:2927) (2998:2998:2998))
        (PORT d[11] (2852:2852:2852) (2906:2906:2906))
        (PORT d[12] (2977:2977:2977) (2986:2986:2986))
        (PORT clk (2239:2239:2239) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2320:2320:2320))
        (PORT clk (2239:2239:2239) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2206:2206:2206))
        (PORT d[0] (2925:2925:2925) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3362:3362:3362))
        (PORT d[1] (3624:3624:3624) (3551:3551:3551))
        (PORT d[2] (3410:3410:3410) (3536:3536:3536))
        (PORT d[3] (3107:3107:3107) (3198:3198:3198))
        (PORT d[4] (3039:3039:3039) (3109:3109:3109))
        (PORT d[5] (2866:2866:2866) (2928:2928:2928))
        (PORT d[6] (4390:4390:4390) (4402:4402:4402))
        (PORT d[7] (3284:3284:3284) (3311:3311:3311))
        (PORT d[8] (2822:2822:2822) (2844:2844:2844))
        (PORT d[9] (3132:3132:3132) (3129:3129:3129))
        (PORT d[10] (3178:3178:3178) (3191:3191:3191))
        (PORT d[11] (3042:3042:3042) (3107:3107:3107))
        (PORT d[12] (3210:3210:3210) (3229:3229:3229))
        (PORT clk (2185:2185:2185) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2171:2171:2171))
        (PORT d[0] (2411:2411:2411) (2405:2405:2405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2166:2166:2166))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (954:954:954))
        (PORT datab (2547:2547:2547) (2445:2445:2445))
        (PORT datac (4810:4810:4810) (4889:4889:4889))
        (PORT datad (5958:5958:5958) (5952:5952:5952))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (1872:1872:1872))
        (PORT clk (2444:2444:2444) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2192:2192:2192))
        (PORT d[1] (2450:2450:2450) (2339:2339:2339))
        (PORT d[2] (2764:2764:2764) (2780:2780:2780))
        (PORT d[3] (2214:2214:2214) (2255:2255:2255))
        (PORT d[4] (1833:1833:1833) (1865:1865:1865))
        (PORT d[5] (2950:2950:2950) (2900:2900:2900))
        (PORT d[6] (2244:2244:2244) (2301:2301:2301))
        (PORT d[7] (2381:2381:2381) (2376:2376:2376))
        (PORT d[8] (2870:2870:2870) (2896:2896:2896))
        (PORT d[9] (2441:2441:2441) (2461:2461:2461))
        (PORT d[10] (2502:2502:2502) (2528:2528:2528))
        (PORT d[11] (2713:2713:2713) (2711:2711:2711))
        (PORT d[12] (2595:2595:2595) (2580:2580:2580))
        (PORT clk (2441:2441:2441) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (1980:1980:1980))
        (PORT clk (2441:2441:2441) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2467:2467:2467))
        (PORT d[0] (2670:2670:2670) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3221:3221:3221))
        (PORT d[1] (3151:3151:3151) (3006:3006:3006))
        (PORT d[2] (3789:3789:3789) (3879:3879:3879))
        (PORT d[3] (2965:2965:2965) (3002:3002:3002))
        (PORT d[4] (3266:3266:3266) (3198:3198:3198))
        (PORT d[5] (2134:2134:2134) (2158:2158:2158))
        (PORT d[6] (4137:4137:4137) (4129:4129:4129))
        (PORT d[7] (3052:3052:3052) (3014:3014:3014))
        (PORT d[8] (2895:2895:2895) (2926:2926:2926))
        (PORT d[9] (3114:3114:3114) (3079:3079:3079))
        (PORT d[10] (2976:2976:2976) (2919:2919:2919))
        (PORT d[11] (2600:2600:2600) (2623:2623:2623))
        (PORT d[12] (2155:2155:2155) (2161:2161:2161))
        (PORT clk (2149:2149:2149) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2133:2133:2133))
        (PORT d[0] (1708:1708:1708) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2275:2275:2275))
        (PORT clk (2323:2323:2323) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (3005:3005:3005))
        (PORT d[1] (2547:2547:2547) (2510:2510:2510))
        (PORT d[2] (2900:2900:2900) (2952:2952:2952))
        (PORT d[3] (2599:2599:2599) (2648:2648:2648))
        (PORT d[4] (2212:2212:2212) (2255:2255:2255))
        (PORT d[5] (3139:3139:3139) (3178:3178:3178))
        (PORT d[6] (2640:2640:2640) (2707:2707:2707))
        (PORT d[7] (3049:3049:3049) (3068:3068:3068))
        (PORT d[8] (3059:3059:3059) (3061:3061:3061))
        (PORT d[9] (2967:2967:2967) (2958:2958:2958))
        (PORT d[10] (2953:2953:2953) (3025:3025:3025))
        (PORT d[11] (2520:2520:2520) (2573:2573:2573))
        (PORT d[12] (2682:2682:2682) (2682:2682:2682))
        (PORT clk (2320:2320:2320) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2404:2404:2404))
        (PORT clk (2320:2320:2320) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2308:2308:2308))
        (PORT d[0] (2869:2869:2869) (2828:2828:2828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3315:3315:3315))
        (PORT d[1] (3593:3593:3593) (3521:3521:3521))
        (PORT d[2] (3950:3950:3950) (4027:4027:4027))
        (PORT d[3] (3400:3400:3400) (3470:3470:3470))
        (PORT d[4] (2977:2977:2977) (3051:3051:3051))
        (PORT d[5] (2549:2549:2549) (2612:2612:2612))
        (PORT d[6] (3990:3990:3990) (3980:3980:3980))
        (PORT d[7] (3216:3216:3216) (3242:3242:3242))
        (PORT d[8] (3128:3128:3128) (3136:3136:3136))
        (PORT d[9] (3232:3232:3232) (3246:3246:3246))
        (PORT d[10] (3407:3407:3407) (3398:3398:3398))
        (PORT d[11] (3326:3326:3326) (3367:3367:3367))
        (PORT d[12] (2898:2898:2898) (2933:2933:2933))
        (PORT clk (2175:2175:2175) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (PORT d[0] (2321:2321:2321) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1282:1282:1282) (1219:1219:1219))
        (PORT datac (2948:2948:2948) (2697:2697:2697))
        (PORT datad (5956:5956:5956) (5951:5951:5951))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3420:3420:3420) (3486:3486:3486))
        (PORT datab (3681:3681:3681) (3656:3656:3656))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1840:1840:1840))
        (PORT clk (2361:2361:2361) (2358:2358:2358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1908:1908:1908))
        (PORT d[1] (2551:2551:2551) (2582:2582:2582))
        (PORT d[2] (2861:2861:2861) (2909:2909:2909))
        (PORT d[3] (2115:2115:2115) (2152:2152:2152))
        (PORT d[4] (2475:2475:2475) (2477:2477:2477))
        (PORT d[5] (2735:2735:2735) (2759:2759:2759))
        (PORT d[6] (2452:2452:2452) (2486:2486:2486))
        (PORT d[7] (2463:2463:2463) (2488:2488:2488))
        (PORT d[8] (2834:2834:2834) (2872:2872:2872))
        (PORT d[9] (3022:3022:3022) (3004:3004:3004))
        (PORT d[10] (2918:2918:2918) (2943:2943:2943))
        (PORT d[11] (2958:2958:2958) (3029:3029:3029))
        (PORT d[12] (2928:2928:2928) (2867:2867:2867))
        (PORT clk (2358:2358:2358) (2354:2354:2354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2194:2194:2194))
        (PORT clk (2358:2358:2358) (2354:2354:2354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2358:2358:2358))
        (PORT d[0] (2841:2841:2841) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3219:3219:3219))
        (PORT d[1] (3614:3614:3614) (3580:3580:3580))
        (PORT d[2] (2972:2972:2972) (3063:3063:3063))
        (PORT d[3] (2909:2909:2909) (2956:2956:2956))
        (PORT d[4] (3066:3066:3066) (3051:3051:3051))
        (PORT d[5] (2718:2718:2718) (2724:2724:2724))
        (PORT d[6] (3412:3412:3412) (3416:3416:3416))
        (PORT d[7] (3258:3258:3258) (3297:3297:3297))
        (PORT d[8] (2507:2507:2507) (2551:2551:2551))
        (PORT d[9] (3005:3005:3005) (2959:2959:2959))
        (PORT d[10] (3017:3017:3017) (2982:2982:2982))
        (PORT d[11] (2679:2679:2679) (2732:2732:2732))
        (PORT d[12] (2657:2657:2657) (2623:2623:2623))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (2054:2054:2054) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1854:1854:1854))
        (PORT clk (2326:2326:2326) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2211:2211:2211))
        (PORT d[1] (2903:2903:2903) (2927:2927:2927))
        (PORT d[2] (2874:2874:2874) (2914:2914:2914))
        (PORT d[3] (2399:2399:2399) (2419:2419:2419))
        (PORT d[4] (1879:1879:1879) (1915:1915:1915))
        (PORT d[5] (2473:2473:2473) (2513:2513:2513))
        (PORT d[6] (2238:2238:2238) (2301:2301:2301))
        (PORT d[7] (2750:2750:2750) (2760:2760:2760))
        (PORT d[8] (2833:2833:2833) (2865:2865:2865))
        (PORT d[9] (2743:2743:2743) (2752:2752:2752))
        (PORT d[10] (2705:2705:2705) (2709:2709:2709))
        (PORT d[11] (2579:2579:2579) (2643:2643:2643))
        (PORT d[12] (2991:2991:2991) (2999:2999:2999))
        (PORT clk (2323:2323:2323) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2289:2289:2289))
        (PORT clk (2323:2323:2323) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2320:2320:2320))
        (PORT d[0] (2808:2808:2808) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2943:2943:2943))
        (PORT d[1] (4279:4279:4279) (4201:4201:4201))
        (PORT d[2] (3052:3052:3052) (3165:3165:3165))
        (PORT d[3] (2982:2982:2982) (3043:3043:3043))
        (PORT d[4] (3349:3349:3349) (3321:3321:3321))
        (PORT d[5] (2468:2468:2468) (2484:2484:2484))
        (PORT d[6] (3416:3416:3416) (3425:3425:3425))
        (PORT d[7] (3252:3252:3252) (3291:3291:3291))
        (PORT d[8] (2909:2909:2909) (2933:2933:2933))
        (PORT d[9] (2789:2789:2789) (2752:2752:2752))
        (PORT d[10] (2728:2728:2728) (2714:2714:2714))
        (PORT d[11] (2625:2625:2625) (2679:2679:2679))
        (PORT d[12] (2862:2862:2862) (2779:2779:2779))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2167:2167:2167))
        (PORT d[0] (2059:2059:2059) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6013:6013:6013) (6000:6000:6000))
        (PORT datab (1958:1958:1958) (1902:1902:1902))
        (PORT datac (4813:4813:4813) (4893:4893:4893))
        (PORT datad (1324:1324:1324) (1276:1276:1276))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1880:1880:1880))
        (PORT clk (2481:2481:2481) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1918:1918:1918))
        (PORT d[1] (2401:2401:2401) (2287:2287:2287))
        (PORT d[2] (2506:2506:2506) (2527:2527:2527))
        (PORT d[3] (1889:1889:1889) (1945:1945:1945))
        (PORT d[4] (2232:2232:2232) (2298:2298:2298))
        (PORT d[5] (2970:2970:2970) (2922:2922:2922))
        (PORT d[6] (2245:2245:2245) (2306:2306:2306))
        (PORT d[7] (2373:2373:2373) (2366:2366:2366))
        (PORT d[8] (2786:2786:2786) (2816:2816:2816))
        (PORT d[9] (2791:2791:2791) (2793:2793:2793))
        (PORT d[10] (2195:2195:2195) (2236:2236:2236))
        (PORT d[11] (2732:2732:2732) (2730:2730:2730))
        (PORT d[12] (2635:2635:2635) (2616:2616:2616))
        (PORT clk (2478:2478:2478) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (1967:1967:1967))
        (PORT clk (2478:2478:2478) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (PORT d[0] (2660:2660:2660) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2804:2804:2804))
        (PORT d[1] (3615:3615:3615) (3562:3562:3562))
        (PORT d[2] (4151:4151:4151) (4239:4239:4239))
        (PORT d[3] (2639:2639:2639) (2669:2669:2669))
        (PORT d[4] (2051:2051:2051) (2068:2068:2068))
        (PORT d[5] (2141:2141:2141) (2166:2166:2166))
        (PORT d[6] (4153:4153:4153) (4145:4145:4145))
        (PORT d[7] (2765:2765:2765) (2739:2739:2739))
        (PORT d[8] (2313:2313:2313) (2281:2281:2281))
        (PORT d[9] (2766:2766:2766) (2745:2745:2745))
        (PORT d[10] (2665:2665:2665) (2613:2613:2613))
        (PORT d[11] (2625:2625:2625) (2645:2645:2645))
        (PORT d[12] (2203:2203:2203) (2206:2206:2206))
        (PORT clk (2136:2136:2136) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2124:2124:2124))
        (PORT d[0] (1680:1680:1680) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2119:2119:2119))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1883:1883:1883))
        (PORT clk (2435:2435:2435) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2943:2943:2943))
        (PORT d[1] (2267:2267:2267) (2238:2238:2238))
        (PORT d[2] (2936:2936:2936) (2997:2997:2997))
        (PORT d[3] (2225:2225:2225) (2282:2282:2282))
        (PORT d[4] (2123:2123:2123) (2152:2152:2152))
        (PORT d[5] (2446:2446:2446) (2478:2478:2478))
        (PORT d[6] (2536:2536:2536) (2571:2571:2571))
        (PORT d[7] (2447:2447:2447) (2480:2480:2480))
        (PORT d[8] (2995:2995:2995) (2966:2966:2966))
        (PORT d[9] (2979:2979:2979) (2969:2969:2969))
        (PORT d[10] (2812:2812:2812) (2852:2852:2852))
        (PORT d[11] (2736:2736:2736) (2721:2721:2721))
        (PORT d[12] (2637:2637:2637) (2633:2633:2633))
        (PORT clk (2432:2432:2432) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2341:2341:2341))
        (PORT clk (2432:2432:2432) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2448:2448:2448))
        (PORT d[0] (2964:2964:2964) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2937:2937:2937))
        (PORT d[1] (2894:2894:2894) (2817:2817:2817))
        (PORT d[2] (4121:4121:4121) (4264:4264:4264))
        (PORT d[3] (3032:3032:3032) (3102:3102:3102))
        (PORT d[4] (2704:2704:2704) (2770:2770:2770))
        (PORT d[5] (2613:2613:2613) (2672:2672:2672))
        (PORT d[6] (4011:4011:4011) (4000:4000:4000))
        (PORT d[7] (2828:2828:2828) (2826:2826:2826))
        (PORT d[8] (2463:2463:2463) (2468:2468:2468))
        (PORT d[9] (2846:2846:2846) (2869:2869:2869))
        (PORT d[10] (3125:3125:3125) (3135:3135:3135))
        (PORT d[11] (2679:2679:2679) (2652:2652:2652))
        (PORT d[12] (2836:2836:2836) (2845:2845:2845))
        (PORT clk (2122:2122:2122) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2108:2108:2108))
        (PORT d[0] (2306:2306:2306) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2103:2103:2103))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1051:1051:1051) (986:986:986))
        (PORT datac (2556:2556:2556) (2376:2376:2376))
        (PORT datad (5956:5956:5956) (5951:5951:5951))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2412:2412:2412) (2410:2410:2410))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (4712:4712:4712) (4745:4745:4745))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4398:4398:4398) (4230:4230:4230))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (4004:4004:4004) (3735:3735:3735))
        (PORT datad (2157:2157:2157) (2063:2063:2063))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4123:4123:4123) (4367:4367:4367))
        (PORT datab (2070:2070:2070) (2039:2039:2039))
        (PORT datac (1360:1360:1360) (1339:1339:1339))
        (PORT datad (1264:1264:1264) (1224:1224:1224))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4161:4161:4161) (4281:4281:4281))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2043:2043:2043) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2852:2852:2852))
        (PORT clk (3835:3835:3835) (3887:3887:3887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2736:2736:2736))
        (PORT d[1] (2531:2531:2531) (2586:2586:2586))
        (PORT d[2] (2208:2208:2208) (2263:2263:2263))
        (PORT d[3] (3426:3426:3426) (3538:3538:3538))
        (PORT d[4] (2966:2966:2966) (3036:3036:3036))
        (PORT d[5] (3882:3882:3882) (3924:3924:3924))
        (PORT d[6] (2882:2882:2882) (2932:2932:2932))
        (PORT d[7] (3936:3936:3936) (4011:4011:4011))
        (PORT d[8] (3598:3598:3598) (3637:3637:3637))
        (PORT d[9] (3203:3203:3203) (3230:3230:3230))
        (PORT d[10] (4066:4066:4066) (4167:4167:4167))
        (PORT d[11] (3724:3724:3724) (3850:3850:3850))
        (PORT d[12] (3036:3036:3036) (3001:3001:3001))
        (PORT clk (3832:3832:3832) (3883:3883:3883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3154:3154:3154))
        (PORT clk (3832:3832:3832) (3883:3883:3883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3835:3835:3835) (3887:3887:3887))
        (PORT d[0] (3499:3499:3499) (3407:3407:3407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3888:3888:3888))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3888:3888:3888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3888:3888:3888))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3888:3888:3888))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (4020:4020:4020))
        (PORT d[1] (4160:4160:4160) (4177:4177:4177))
        (PORT d[2] (3916:3916:3916) (3849:3849:3849))
        (PORT d[3] (4418:4418:4418) (4318:4318:4318))
        (PORT d[4] (3789:3789:3789) (3888:3888:3888))
        (PORT d[5] (3639:3639:3639) (3724:3724:3724))
        (PORT d[6] (3701:3701:3701) (3603:3603:3603))
        (PORT d[7] (2678:2678:2678) (2631:2631:2631))
        (PORT d[8] (3176:3176:3176) (3209:3209:3209))
        (PORT d[9] (2553:2553:2553) (2550:2550:2550))
        (PORT d[10] (2145:2145:2145) (2137:2137:2137))
        (PORT d[11] (2410:2410:2410) (2385:2385:2385))
        (PORT d[12] (2657:2657:2657) (2585:2585:2585))
        (PORT clk (2188:2188:2188) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (PORT d[0] (2114:2114:2114) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2168:2168:2168))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2468:2468:2468))
        (PORT clk (3199:3199:3199) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3025:3025:3025))
        (PORT d[1] (2492:2492:2492) (2526:2526:2526))
        (PORT d[2] (2599:2599:2599) (2650:2650:2650))
        (PORT d[3] (2684:2684:2684) (2774:2774:2774))
        (PORT d[4] (2230:2230:2230) (2264:2264:2264))
        (PORT d[5] (2796:2796:2796) (2769:2769:2769))
        (PORT d[6] (2501:2501:2501) (2536:2536:2536))
        (PORT d[7] (3278:3278:3278) (3348:3348:3348))
        (PORT d[8] (3111:3111:3111) (3237:3237:3237))
        (PORT d[9] (2896:2896:2896) (2869:2869:2869))
        (PORT d[10] (2867:2867:2867) (2911:2911:2911))
        (PORT d[11] (3103:3103:3103) (3145:3145:3145))
        (PORT d[12] (2648:2648:2648) (2608:2608:2608))
        (PORT clk (3196:3196:3196) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2124:2124:2124))
        (PORT clk (3196:3196:3196) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3199:3199:3199) (3262:3262:3262))
        (PORT d[0] (2788:2788:2788) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3200:3200:3200) (3263:3263:3263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3200:3200:3200) (3263:3263:3263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3200:3200:3200) (3263:3263:3263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3200:3200:3200) (3263:3263:3263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2179:2179:2179))
        (PORT d[1] (2448:2448:2448) (2404:2404:2404))
        (PORT d[2] (2192:2192:2192) (2171:2171:2171))
        (PORT d[3] (2522:2522:2522) (2490:2490:2490))
        (PORT d[4] (2697:2697:2697) (2638:2638:2638))
        (PORT d[5] (2393:2393:2393) (2356:2356:2356))
        (PORT d[6] (3603:3603:3603) (3565:3565:3565))
        (PORT d[7] (2384:2384:2384) (2325:2325:2325))
        (PORT d[8] (2427:2427:2427) (2448:2448:2448))
        (PORT d[9] (2123:2123:2123) (2090:2090:2090))
        (PORT d[10] (2278:2278:2278) (2198:2198:2198))
        (PORT d[11] (2031:2031:2031) (1976:1976:1976))
        (PORT d[12] (2402:2402:2402) (2340:2340:2340))
        (PORT clk (2195:2195:2195) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2182:2182:2182))
        (PORT d[0] (1628:1628:1628) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2389:2389:2389))
        (PORT clk (3566:3566:3566) (3642:3642:3642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2911:2911:2911))
        (PORT d[1] (3117:3117:3117) (3174:3174:3174))
        (PORT d[2] (2569:2569:2569) (2641:2641:2641))
        (PORT d[3] (3035:3035:3035) (3133:3133:3133))
        (PORT d[4] (2804:2804:2804) (2802:2802:2802))
        (PORT d[5] (3090:3090:3090) (3102:3102:3102))
        (PORT d[6] (3158:3158:3158) (3226:3226:3226))
        (PORT d[7] (3556:3556:3556) (3640:3640:3640))
        (PORT d[8] (3203:3203:3203) (3350:3350:3350))
        (PORT d[9] (2590:2590:2590) (2656:2656:2656))
        (PORT d[10] (3331:3331:3331) (3426:3426:3426))
        (PORT d[11] (2953:2953:2953) (3027:3027:3027))
        (PORT d[12] (3156:3156:3156) (3189:3189:3189))
        (PORT clk (3563:3563:3563) (3638:3638:3638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2694:2694:2694))
        (PORT clk (3563:3563:3563) (3638:3638:3638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3642:3642:3642))
        (PORT d[0] (3293:3293:3293) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3643:3643:3643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3745:3745:3745))
        (PORT d[1] (4037:4037:4037) (4016:4016:4016))
        (PORT d[2] (3701:3701:3701) (3800:3800:3800))
        (PORT d[3] (4959:4959:4959) (4846:4846:4846))
        (PORT d[4] (2719:2719:2719) (2826:2826:2826))
        (PORT d[5] (3279:3279:3279) (3356:3356:3356))
        (PORT d[6] (2772:2772:2772) (2704:2704:2704))
        (PORT d[7] (2614:2614:2614) (2641:2641:2641))
        (PORT d[8] (2500:2500:2500) (2531:2531:2531))
        (PORT d[9] (3215:3215:3215) (3229:3229:3229))
        (PORT d[10] (2508:2508:2508) (2527:2527:2527))
        (PORT d[11] (2764:2764:2764) (2755:2755:2755))
        (PORT d[12] (2779:2779:2779) (2774:2774:2774))
        (PORT clk (2172:2172:2172) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (PORT d[0] (2278:2278:2278) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2517:2517:2517))
        (PORT clk (3547:3547:3547) (3615:3615:3615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3207:3207:3207))
        (PORT d[1] (2191:2191:2191) (2234:2234:2234))
        (PORT d[2] (2197:2197:2197) (2251:2251:2251))
        (PORT d[3] (3104:3104:3104) (3214:3214:3214))
        (PORT d[4] (2461:2461:2461) (2480:2480:2480))
        (PORT d[5] (3775:3775:3775) (3804:3804:3804))
        (PORT d[6] (2531:2531:2531) (2565:2565:2565))
        (PORT d[7] (3266:3266:3266) (3338:3338:3338))
        (PORT d[8] (2790:2790:2790) (2925:2925:2925))
        (PORT d[9] (3116:3116:3116) (3142:3142:3142))
        (PORT d[10] (3253:3253:3253) (3307:3307:3307))
        (PORT d[11] (3324:3324:3324) (3416:3416:3416))
        (PORT d[12] (3244:3244:3244) (3198:3198:3198))
        (PORT clk (3544:3544:3544) (3611:3611:3611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2652:2652:2652))
        (PORT clk (3544:3544:3544) (3611:3611:3611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3547:3547:3547) (3615:3615:3615))
        (PORT d[0] (3254:3254:3254) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3616:3616:3616))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3616:3616:3616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3616:3616:3616))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3616:3616:3616))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2839:2839:2839))
        (PORT d[1] (4455:4455:4455) (4461:4461:4461))
        (PORT d[2] (2859:2859:2859) (2817:2817:2817))
        (PORT d[3] (3731:3731:3731) (3648:3648:3648))
        (PORT d[4] (3711:3711:3711) (3771:3771:3771))
        (PORT d[5] (3520:3520:3520) (3570:3570:3570))
        (PORT d[6] (2794:2794:2794) (2710:2710:2710))
        (PORT d[7] (2445:2445:2445) (2424:2424:2424))
        (PORT d[8] (2920:2920:2920) (2987:2987:2987))
        (PORT d[9] (2771:2771:2771) (2711:2711:2711))
        (PORT d[10] (2363:2363:2363) (2319:2319:2319))
        (PORT d[11] (2375:2375:2375) (2350:2350:2350))
        (PORT d[12] (2718:2718:2718) (2681:2681:2681))
        (PORT clk (2151:2151:2151) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2136:2136:2136))
        (PORT d[0] (1656:1656:1656) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1738:1738:1738))
        (PORT datab (5458:5458:5458) (5353:5353:5353))
        (PORT datac (816:816:816) (732:732:732))
        (PORT datad (4111:4111:4111) (4048:4048:4048))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (1835:1835:1835))
        (PORT datab (4290:4290:4290) (4185:4185:4185))
        (PORT datac (1673:1673:1673) (1523:1523:1523))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2239:2239:2239))
        (PORT clk (3246:3246:3246) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2726:2726:2726))
        (PORT d[1] (2832:2832:2832) (2847:2847:2847))
        (PORT d[2] (2220:2220:2220) (2268:2268:2268))
        (PORT d[3] (2605:2605:2605) (2652:2652:2652))
        (PORT d[4] (2900:2900:2900) (2946:2946:2946))
        (PORT d[5] (2714:2714:2714) (2717:2717:2717))
        (PORT d[6] (3287:3287:3287) (3352:3352:3352))
        (PORT d[7] (3841:3841:3841) (3877:3877:3877))
        (PORT d[8] (3178:3178:3178) (3304:3304:3304))
        (PORT d[9] (2961:2961:2961) (3039:3039:3039))
        (PORT d[10] (3334:3334:3334) (3421:3421:3421))
        (PORT d[11] (2583:2583:2583) (2635:2635:2635))
        (PORT d[12] (2475:2475:2475) (2508:2508:2508))
        (PORT clk (3243:3243:3243) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2565:2565:2565))
        (PORT clk (3243:3243:3243) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3309:3309:3309))
        (PORT d[0] (3250:3250:3250) (3076:3076:3076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3247:3247:3247) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3247:3247:3247) (3310:3310:3310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3247:3247:3247) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3247:3247:3247) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3376:3376:3376))
        (PORT d[1] (4117:4117:4117) (3991:3991:3991))
        (PORT d[2] (3619:3619:3619) (3685:3685:3685))
        (PORT d[3] (3141:3141:3141) (3004:3004:3004))
        (PORT d[4] (2315:2315:2315) (2380:2380:2380))
        (PORT d[5] (2642:2642:2642) (2715:2715:2715))
        (PORT d[6] (3147:3147:3147) (3064:3064:3064))
        (PORT d[7] (2513:2513:2513) (2497:2497:2497))
        (PORT d[8] (2107:2107:2107) (2111:2111:2111))
        (PORT d[9] (2802:2802:2802) (2818:2818:2818))
        (PORT d[10] (2375:2375:2375) (2362:2362:2362))
        (PORT d[11] (2064:2064:2064) (2058:2058:2058))
        (PORT d[12] (2488:2488:2488) (2467:2467:2467))
        (PORT clk (2178:2178:2178) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2165:2165:2165))
        (PORT d[0] (1972:1972:1972) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2816:2816:2816))
        (PORT clk (3923:3923:3923) (3999:3999:3999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3412:3412:3412))
        (PORT d[1] (2865:2865:2865) (2906:2906:2906))
        (PORT d[2] (3459:3459:3459) (3615:3615:3615))
        (PORT d[3] (3403:3403:3403) (3517:3517:3517))
        (PORT d[4] (2459:2459:2459) (2494:2494:2494))
        (PORT d[5] (3788:3788:3788) (3838:3838:3838))
        (PORT d[6] (3678:3678:3678) (3775:3775:3775))
        (PORT d[7] (4013:4013:4013) (4116:4116:4116))
        (PORT d[8] (2976:2976:2976) (3068:3068:3068))
        (PORT d[9] (3040:3040:3040) (3034:3034:3034))
        (PORT d[10] (4007:4007:4007) (4110:4110:4110))
        (PORT d[11] (3688:3688:3688) (3794:3794:3794))
        (PORT d[12] (3272:3272:3272) (3249:3249:3249))
        (PORT clk (3920:3920:3920) (3995:3995:3995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (2925:2925:2925))
        (PORT clk (3920:3920:3920) (3995:3995:3995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3923:3923:3923) (3999:3999:3999))
        (PORT d[0] (3515:3515:3515) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3924:3924:3924) (4000:4000:4000))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3924:3924:3924) (4000:4000:4000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3924:3924:3924) (4000:4000:4000))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3924:3924:3924) (4000:4000:4000))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3958:3958:3958))
        (PORT d[1] (4430:4430:4430) (4440:4440:4440))
        (PORT d[2] (4232:4232:4232) (4156:4156:4156))
        (PORT d[3] (4405:4405:4405) (4301:4301:4301))
        (PORT d[4] (3301:3301:3301) (3392:3392:3392))
        (PORT d[5] (3326:3326:3326) (3434:3434:3434))
        (PORT d[6] (3418:3418:3418) (3324:3324:3324))
        (PORT d[7] (2829:2829:2829) (2801:2801:2801))
        (PORT d[8] (3367:3367:3367) (3437:3437:3437))
        (PORT d[9] (2790:2790:2790) (2773:2773:2773))
        (PORT d[10] (2392:2392:2392) (2382:2382:2382))
        (PORT d[11] (2704:2704:2704) (2686:2686:2686))
        (PORT d[12] (2952:2952:2952) (2866:2866:2866))
        (PORT clk (2204:2204:2204) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2189:2189:2189))
        (PORT d[0] (2209:2209:2209) (2122:2122:2122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2184:2184:2184))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2639:2639:2639))
        (PORT clk (3354:3354:3354) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3569:3569:3569))
        (PORT d[1] (3178:3178:3178) (3117:3117:3117))
        (PORT d[2] (3205:3205:3205) (3226:3226:3226))
        (PORT d[3] (3020:3020:3020) (3125:3125:3125))
        (PORT d[4] (3126:3126:3126) (3161:3161:3161))
        (PORT d[5] (3408:3408:3408) (3431:3431:3431))
        (PORT d[6] (3335:3335:3335) (3419:3419:3419))
        (PORT d[7] (3868:3868:3868) (3918:3918:3918))
        (PORT d[8] (3520:3520:3520) (3544:3544:3544))
        (PORT d[9] (3200:3200:3200) (3230:3230:3230))
        (PORT d[10] (3114:3114:3114) (3159:3159:3159))
        (PORT d[11] (2826:2826:2826) (2900:2900:2900))
        (PORT d[12] (3254:3254:3254) (3315:3315:3315))
        (PORT clk (3351:3351:3351) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2715:2715:2715))
        (PORT clk (3351:3351:3351) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3366:3366:3366))
        (PORT d[0] (3326:3326:3326) (3295:3295:3295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3307:3307:3307))
        (PORT d[1] (3313:3313:3313) (3258:3258:3258))
        (PORT d[2] (5548:5548:5548) (5701:5701:5701))
        (PORT d[3] (4372:4372:4372) (4457:4457:4457))
        (PORT d[4] (2709:2709:2709) (2808:2808:2808))
        (PORT d[5] (2935:2935:2935) (3012:3012:3012))
        (PORT d[6] (3928:3928:3928) (3910:3910:3910))
        (PORT d[7] (2906:2906:2906) (2920:2920:2920))
        (PORT d[8] (2812:2812:2812) (2846:2846:2846))
        (PORT d[9] (2930:2930:2930) (2955:2955:2955))
        (PORT d[10] (2869:2869:2869) (2915:2915:2915))
        (PORT d[11] (2672:2672:2672) (2713:2713:2713))
        (PORT d[12] (2924:2924:2924) (2973:2973:2973))
        (PORT clk (2136:2136:2136) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2121:2121:2121))
        (PORT d[0] (2373:2373:2373) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2116:2116:2116))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2623:2623:2623))
        (PORT clk (3490:3490:3490) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2628:2628:2628))
        (PORT d[1] (3099:3099:3099) (3150:3150:3150))
        (PORT d[2] (2596:2596:2596) (2668:2668:2668))
        (PORT d[3] (3342:3342:3342) (3419:3419:3419))
        (PORT d[4] (2532:2532:2532) (2576:2576:2576))
        (PORT d[5] (3398:3398:3398) (3416:3416:3416))
        (PORT d[6] (3473:3473:3473) (3523:3523:3523))
        (PORT d[7] (3874:3874:3874) (3914:3914:3914))
        (PORT d[8] (2817:2817:2817) (2953:2953:2953))
        (PORT d[9] (2935:2935:2935) (3005:3005:3005))
        (PORT d[10] (2970:2970:2970) (2974:2974:2974))
        (PORT d[11] (2626:2626:2626) (2711:2711:2711))
        (PORT d[12] (3142:3142:3142) (3170:3170:3170))
        (PORT clk (3487:3487:3487) (3525:3525:3525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2611:2611:2611))
        (PORT clk (3487:3487:3487) (3525:3525:3525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3529:3529:3529))
        (PORT d[0] (3310:3310:3310) (3165:3165:3165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3530:3530:3530))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3530:3530:3530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3530:3530:3530))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3530:3530:3530))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (4081:4081:4081))
        (PORT d[1] (4032:4032:4032) (4014:4014:4014))
        (PORT d[2] (3593:3593:3593) (3652:3652:3652))
        (PORT d[3] (4011:4011:4011) (3838:3838:3838))
        (PORT d[4] (2343:2343:2343) (2423:2423:2423))
        (PORT d[5] (2988:2988:2988) (3089:3089:3089))
        (PORT d[6] (3157:3157:3157) (3080:3080:3080))
        (PORT d[7] (2551:2551:2551) (2568:2568:2568))
        (PORT d[8] (2535:2535:2535) (2569:2569:2569))
        (PORT d[9] (2876:2876:2876) (2908:2908:2908))
        (PORT d[10] (2513:2513:2513) (2514:2514:2514))
        (PORT d[11] (2485:2485:2485) (2505:2505:2505))
        (PORT d[12] (2803:2803:2803) (2798:2798:2798))
        (PORT clk (2150:2150:2150) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2138:2138:2138))
        (PORT d[0] (2115:2115:2115) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2133:2133:2133))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2512:2512:2512) (2303:2303:2303))
        (PORT datab (5457:5457:5457) (5352:5352:5352))
        (PORT datac (1207:1207:1207) (1121:1121:1121))
        (PORT datad (4112:4112:4112) (4049:4049:4049))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1496:1496:1496))
        (PORT datab (5459:5459:5459) (5354:5354:5354))
        (PORT datac (2116:2116:2116) (2004:2004:2004))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (3663:3663:3663) (3753:3753:3753))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2343:2343:2343))
        (PORT clk (3179:3179:3179) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3510:3510:3510))
        (PORT d[1] (3182:3182:3182) (3128:3128:3128))
        (PORT d[2] (2892:2892:2892) (2933:2933:2933))
        (PORT d[3] (3365:3365:3365) (3461:3461:3461))
        (PORT d[4] (2868:2868:2868) (2924:2924:2924))
        (PORT d[5] (3390:3390:3390) (3408:3408:3408))
        (PORT d[6] (3302:3302:3302) (3364:3364:3364))
        (PORT d[7] (3527:3527:3527) (3587:3587:3587))
        (PORT d[8] (3145:3145:3145) (3189:3189:3189))
        (PORT d[9] (2900:2900:2900) (2940:2940:2940))
        (PORT d[10] (3098:3098:3098) (3112:3112:3112))
        (PORT d[11] (3118:3118:3118) (3159:3159:3159))
        (PORT d[12] (3570:3570:3570) (3615:3615:3615))
        (PORT clk (3176:3176:3176) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2670:2670:2670))
        (PORT clk (3176:3176:3176) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3179:3179:3179) (3227:3227:3227))
        (PORT d[0] (3267:3267:3267) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3228:3228:3228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3527:3527:3527))
        (PORT d[1] (3582:3582:3582) (3483:3483:3483))
        (PORT d[2] (3771:3771:3771) (3829:3829:3829))
        (PORT d[3] (3465:3465:3465) (3583:3583:3583))
        (PORT d[4] (2740:2740:2740) (2844:2844:2844))
        (PORT d[5] (2963:2963:2963) (3038:3038:3038))
        (PORT d[6] (3964:3964:3964) (3943:3943:3943))
        (PORT d[7] (2847:2847:2847) (2860:2860:2860))
        (PORT d[8] (2472:2472:2472) (2489:2489:2489))
        (PORT d[9] (2844:2844:2844) (2860:2860:2860))
        (PORT d[10] (2880:2880:2880) (2922:2922:2922))
        (PORT d[11] (2922:2922:2922) (2948:2948:2948))
        (PORT d[12] (2626:2626:2626) (2662:2662:2662))
        (PORT clk (2164:2164:2164) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (PORT d[0] (2383:2383:2383) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2365:2365:2365))
        (PORT clk (3336:3336:3336) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3217:3217:3217))
        (PORT d[1] (3160:3160:3160) (3106:3106:3106))
        (PORT d[2] (2915:2915:2915) (3004:3004:3004))
        (PORT d[3] (3054:3054:3054) (3151:3151:3151))
        (PORT d[4] (2885:2885:2885) (2943:2943:2943))
        (PORT d[5] (3479:3479:3479) (3503:3503:3503))
        (PORT d[6] (3321:3321:3321) (3408:3408:3408))
        (PORT d[7] (3551:3551:3551) (3614:3614:3614))
        (PORT d[8] (3146:3146:3146) (3190:3190:3190))
        (PORT d[9] (2877:2877:2877) (2918:2918:2918))
        (PORT d[10] (3138:3138:3138) (3177:3177:3177))
        (PORT d[11] (3156:3156:3156) (3205:3205:3205))
        (PORT d[12] (3231:3231:3231) (3293:3293:3293))
        (PORT clk (3333:3333:3333) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (2977:2977:2977))
        (PORT clk (3333:3333:3333) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3336:3336:3336) (3349:3349:3349))
        (PORT d[0] (3513:3513:3513) (3472:3472:3472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3350:3350:3350))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3350:3350:3350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3350:3350:3350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3350:3350:3350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3618:3618:3618))
        (PORT d[1] (3610:3610:3610) (3502:3502:3502))
        (PORT d[2] (3784:3784:3784) (3841:3841:3841))
        (PORT d[3] (4413:4413:4413) (4253:4253:4253))
        (PORT d[4] (2743:2743:2743) (2847:2847:2847))
        (PORT d[5] (3126:3126:3126) (3163:3163:3163))
        (PORT d[6] (3968:3968:3968) (3949:3949:3949))
        (PORT d[7] (2891:2891:2891) (2902:2902:2902))
        (PORT d[8] (2524:2524:2524) (2541:2541:2541))
        (PORT d[9] (2923:2923:2923) (2947:2947:2947))
        (PORT d[10] (2841:2841:2841) (2890:2890:2890))
        (PORT d[11] (2601:2601:2601) (2638:2638:2638))
        (PORT d[12] (2627:2627:2627) (2663:2663:2663))
        (PORT clk (2152:2152:2152) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (PORT d[0] (2349:2349:2349) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2135:2135:2135))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2245:2245:2245))
        (PORT clk (3252:3252:3252) (3312:3312:3312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2911:2911:2911))
        (PORT d[1] (2462:2462:2462) (2515:2515:2515))
        (PORT d[2] (2515:2515:2515) (2549:2549:2549))
        (PORT d[3] (2339:2339:2339) (2425:2425:2425))
        (PORT d[4] (2523:2523:2523) (2573:2573:2573))
        (PORT d[5] (2990:2990:2990) (2970:2970:2970))
        (PORT d[6] (3120:3120:3120) (3147:3147:3147))
        (PORT d[7] (3499:3499:3499) (3539:3539:3539))
        (PORT d[8] (3102:3102:3102) (3225:3225:3225))
        (PORT d[9] (2962:2962:2962) (3040:3040:3040))
        (PORT d[10] (2950:2950:2950) (3030:3030:3030))
        (PORT d[11] (2609:2609:2609) (2702:2702:2702))
        (PORT d[12] (2774:2774:2774) (2810:2810:2810))
        (PORT clk (3249:3249:3249) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2533:2533:2533))
        (PORT clk (3249:3249:3249) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3312:3312:3312))
        (PORT d[0] (2943:2943:2943) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3313:3313:3313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3313:3313:3313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3313:3313:3313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4663:4663:4663) (4714:4714:4714))
        (PORT d[1] (4664:4664:4664) (4614:4614:4614))
        (PORT d[2] (3250:3250:3250) (3316:3316:3316))
        (PORT d[3] (3688:3688:3688) (3530:3530:3530))
        (PORT d[4] (2702:2702:2702) (2746:2746:2746))
        (PORT d[5] (3319:3319:3319) (3407:3407:3407))
        (PORT d[6] (3200:3200:3200) (3126:3126:3126))
        (PORT d[7] (2495:2495:2495) (2477:2477:2477))
        (PORT d[8] (2165:2165:2165) (2173:2173:2173))
        (PORT d[9] (2811:2811:2811) (2789:2789:2789))
        (PORT d[10] (2442:2442:2442) (2451:2451:2451))
        (PORT d[11] (2532:2532:2532) (2523:2523:2523))
        (PORT d[12] (2469:2469:2469) (2450:2450:2450))
        (PORT clk (2150:2150:2150) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2138:2138:2138))
        (PORT d[0] (1999:1999:1999) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2133:2133:2133))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2384:2384:2384))
        (PORT clk (3588:3588:3588) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (2931:2931:2931))
        (PORT d[1] (3100:3100:3100) (3147:3147:3147))
        (PORT d[2] (2597:2597:2597) (2673:2673:2673))
        (PORT d[3] (2963:2963:2963) (3059:3059:3059))
        (PORT d[4] (2597:2597:2597) (2689:2689:2689))
        (PORT d[5] (3078:3078:3078) (3091:3091:3091))
        (PORT d[6] (3187:3187:3187) (3234:3234:3234))
        (PORT d[7] (3615:3615:3615) (3698:3698:3698))
        (PORT d[8] (3538:3538:3538) (3570:3570:3570))
        (PORT d[9] (3145:3145:3145) (3159:3159:3159))
        (PORT d[10] (3568:3568:3568) (3673:3673:3673))
        (PORT d[11] (3258:3258:3258) (3325:3325:3325))
        (PORT d[12] (3204:3204:3204) (3240:3240:3240))
        (PORT clk (3585:3585:3585) (3661:3661:3661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2709:2709:2709))
        (PORT clk (3585:3585:3585) (3661:3661:3661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3588:3588:3588) (3665:3665:3665))
        (PORT d[0] (3282:3282:3282) (3263:3263:3263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3589:3589:3589) (3666:3666:3666))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3589:3589:3589) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3589:3589:3589) (3666:3666:3666))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3589:3589:3589) (3666:3666:3666))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4059:4059:4059))
        (PORT d[1] (4341:4341:4341) (4306:4306:4306))
        (PORT d[2] (3705:3705:3705) (3800:3800:3800))
        (PORT d[3] (4700:4700:4700) (4613:4613:4613))
        (PORT d[4] (4012:4012:4012) (4099:4099:4099))
        (PORT d[5] (3301:3301:3301) (3398:3398:3398))
        (PORT d[6] (3457:3457:3457) (3378:3378:3378))
        (PORT d[7] (2591:2591:2591) (2602:2602:2602))
        (PORT d[8] (2509:2509:2509) (2535:2535:2535))
        (PORT d[9] (3157:3157:3157) (3149:3149:3149))
        (PORT d[10] (2843:2843:2843) (2859:2859:2859))
        (PORT d[11] (2850:2850:2850) (2880:2880:2880))
        (PORT d[12] (2723:2723:2723) (2709:2709:2709))
        (PORT clk (2185:2185:2185) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2170:2170:2170))
        (PORT d[0] (2321:2321:2321) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (718:718:718))
        (PORT datab (1972:1972:1972) (1885:1885:1885))
        (PORT datac (4054:4054:4054) (4064:4064:4064))
        (PORT datad (3656:3656:3656) (3754:3754:3754))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3687:3687:3687) (3794:3794:3794))
        (PORT datab (1867:1867:1867) (1786:1786:1786))
        (PORT datac (1610:1610:1610) (1548:1548:1548))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (2944:2944:2944))
        (PORT clk (3606:3606:3606) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3247:3247:3247))
        (PORT d[1] (3095:3095:3095) (3144:3144:3144))
        (PORT d[2] (2923:2923:2923) (2979:2979:2979))
        (PORT d[3] (2692:2692:2692) (2790:2790:2790))
        (PORT d[4] (3228:3228:3228) (3278:3278:3278))
        (PORT d[5] (3083:3083:3083) (3096:3096:3096))
        (PORT d[6] (3159:3159:3159) (3206:3206:3206))
        (PORT d[7] (3865:3865:3865) (3933:3933:3933))
        (PORT d[8] (3188:3188:3188) (3235:3235:3235))
        (PORT d[9] (3447:3447:3447) (3451:3451:3451))
        (PORT d[10] (3575:3575:3575) (3678:3678:3678))
        (PORT d[11] (2999:2999:2999) (3104:3104:3104))
        (PORT d[12] (3163:3163:3163) (3199:3199:3199))
        (PORT clk (3603:3603:3603) (3687:3687:3687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (2998:2998:2998))
        (PORT clk (3603:3603:3603) (3687:3687:3687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3606:3606:3606) (3691:3691:3691))
        (PORT d[0] (3675:3675:3675) (3552:3552:3552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3607:3607:3607) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3607:3607:3607) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3607:3607:3607) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3607:3607:3607) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3790:3790:3790) (3820:3820:3820))
        (PORT d[1] (4296:4296:4296) (4260:4260:4260))
        (PORT d[2] (3349:3349:3349) (3465:3465:3465))
        (PORT d[3] (5025:5025:5025) (4920:4920:4920))
        (PORT d[4] (3685:3685:3685) (3786:3786:3786))
        (PORT d[5] (3340:3340:3340) (3435:3435:3435))
        (PORT d[6] (3463:3463:3463) (3382:3382:3382))
        (PORT d[7] (2910:2910:2910) (2916:2916:2916))
        (PORT d[8] (2542:2542:2542) (2575:2575:2575))
        (PORT d[9] (3186:3186:3186) (3203:3203:3203))
        (PORT d[10] (3097:3097:3097) (3097:3097:3097))
        (PORT d[11] (2830:2830:2830) (2859:2859:2859))
        (PORT d[12] (2749:2749:2749) (2742:2742:2742))
        (PORT clk (2181:2181:2181) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2166:2166:2166))
        (PORT d[0] (2321:2321:2321) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1205:1205:1205))
        (PORT clk (3098:3098:3098) (3128:3128:3128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2318:2318:2318))
        (PORT d[1] (2482:2482:2482) (2505:2505:2505))
        (PORT d[2] (2497:2497:2497) (2414:2414:2414))
        (PORT d[3] (1924:1924:1924) (1990:1990:1990))
        (PORT d[4] (1995:1995:1995) (1966:1966:1966))
        (PORT d[5] (2970:2970:2970) (2932:2932:2932))
        (PORT d[6] (2967:2967:2967) (3041:3041:3041))
        (PORT d[7] (4199:4199:4199) (4230:4230:4230))
        (PORT d[8] (2421:2421:2421) (2536:2536:2536))
        (PORT d[9] (2186:2186:2186) (2218:2218:2218))
        (PORT d[10] (2920:2920:2920) (2958:2958:2958))
        (PORT d[11] (2237:2237:2237) (2298:2298:2298))
        (PORT d[12] (2399:2399:2399) (2420:2420:2420))
        (PORT clk (3095:3095:3095) (3124:3124:3124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2021:2021:2021))
        (PORT clk (3095:3095:3095) (3124:3124:3124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3128:3128:3128))
        (PORT d[0] (2631:2631:2631) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3129:3129:3129))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3129:3129:3129))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3129:3129:3129))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3060:3060:3060))
        (PORT d[1] (3527:3527:3527) (3430:3430:3430))
        (PORT d[2] (3188:3188:3188) (3091:3091:3091))
        (PORT d[3] (2719:2719:2719) (2596:2596:2596))
        (PORT d[4] (2206:2206:2206) (2247:2247:2247))
        (PORT d[5] (2590:2590:2590) (2661:2661:2661))
        (PORT d[6] (3443:3443:3443) (3311:3311:3311))
        (PORT d[7] (2075:2075:2075) (2056:2056:2056))
        (PORT d[8] (2071:2071:2071) (2072:2072:2072))
        (PORT d[9] (2757:2757:2757) (2740:2740:2740))
        (PORT d[10] (2373:2373:2373) (2352:2352:2352))
        (PORT d[11] (2119:2119:2119) (2107:2107:2107))
        (PORT d[12] (2432:2432:2432) (2403:2403:2403))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (PORT d[0] (2008:2008:2008) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2014:2014:2014))
        (PORT clk (3214:3214:3214) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2934:2934:2934))
        (PORT d[1] (2451:2451:2451) (2503:2503:2503))
        (PORT d[2] (2212:2212:2212) (2265:2265:2265))
        (PORT d[3] (2572:2572:2572) (2634:2634:2634))
        (PORT d[4] (2228:2228:2228) (2291:2291:2291))
        (PORT d[5] (2730:2730:2730) (2740:2740:2740))
        (PORT d[6] (3305:3305:3305) (3369:3369:3369))
        (PORT d[7] (3243:3243:3243) (3298:3298:3298))
        (PORT d[8] (3117:3117:3117) (3242:3242:3242))
        (PORT d[9] (2942:2942:2942) (3022:3022:3022))
        (PORT d[10] (2870:2870:2870) (2938:2938:2938))
        (PORT d[11] (2612:2612:2612) (2696:2696:2696))
        (PORT d[12] (2801:2801:2801) (2840:2840:2840))
        (PORT clk (3211:3211:3211) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2278:2278:2278))
        (PORT clk (3211:3211:3211) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3274:3274:3274))
        (PORT d[0] (2904:2904:2904) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (3069:3069:3069))
        (PORT d[1] (3805:3805:3805) (3687:3687:3687))
        (PORT d[2] (3576:3576:3576) (3627:3627:3627))
        (PORT d[3] (3419:3419:3419) (3282:3282:3282))
        (PORT d[4] (2333:2333:2333) (2387:2387:2387))
        (PORT d[5] (2911:2911:2911) (2968:2968:2968))
        (PORT d[6] (2861:2861:2861) (2817:2817:2817))
        (PORT d[7] (2174:2174:2174) (2156:2156:2156))
        (PORT d[8] (2132:2132:2132) (2134:2134:2134))
        (PORT d[9] (2853:2853:2853) (2866:2866:2866))
        (PORT d[10] (2844:2844:2844) (2828:2828:2828))
        (PORT d[11] (2083:2083:2083) (2081:2081:2081))
        (PORT d[12] (2440:2440:2440) (2420:2420:2420))
        (PORT clk (2167:2167:2167) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2156:2156:2156))
        (PORT d[0] (2057:2057:2057) (1930:1930:1930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2633:2633:2633))
        (PORT clk (3766:3766:3766) (3819:3819:3819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3467:3467:3467) (3487:3487:3487))
        (PORT d[1] (3387:3387:3387) (3408:3408:3408))
        (PORT d[2] (3499:3499:3499) (3525:3525:3525))
        (PORT d[3] (3000:3000:3000) (3090:3090:3090))
        (PORT d[4] (2821:2821:2821) (2831:2831:2831))
        (PORT d[5] (3113:3113:3113) (3156:3156:3156))
        (PORT d[6] (3501:3501:3501) (3543:3543:3543))
        (PORT d[7] (3858:3858:3858) (3924:3924:3924))
        (PORT d[8] (3496:3496:3496) (3525:3525:3525))
        (PORT d[9] (3766:3766:3766) (3754:3754:3754))
        (PORT d[10] (3548:3548:3548) (3640:3640:3640))
        (PORT d[11] (3484:3484:3484) (3542:3542:3542))
        (PORT d[12] (3425:3425:3425) (3434:3434:3434))
        (PORT clk (3763:3763:3763) (3815:3815:3815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (2985:2985:2985))
        (PORT clk (3763:3763:3763) (3815:3815:3815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3819:3819:3819))
        (PORT d[0] (3578:3578:3578) (3542:3542:3542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3820:3820:3820))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3820:3820:3820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3820:3820:3820))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3820:3820:3820))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3823:3823:3823))
        (PORT d[1] (4319:4319:4319) (4285:4285:4285))
        (PORT d[2] (4839:4839:4839) (4970:4970:4970))
        (PORT d[3] (5060:5060:5060) (4961:4961:4961))
        (PORT d[4] (3369:3369:3369) (3475:3475:3475))
        (PORT d[5] (3542:3542:3542) (3596:3596:3596))
        (PORT d[6] (3663:3663:3663) (3564:3564:3564))
        (PORT d[7] (2918:2918:2918) (2913:2913:2913))
        (PORT d[8] (2892:2892:2892) (2918:2918:2918))
        (PORT d[9] (3541:3541:3541) (3539:3539:3539))
        (PORT d[10] (3125:3125:3125) (3129:3129:3129))
        (PORT d[11] (3142:3142:3142) (3133:3133:3133))
        (PORT d[12] (3100:3100:3100) (3075:3075:3075))
        (PORT clk (2188:2188:2188) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2173:2173:2173))
        (PORT d[0] (2395:2395:2395) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2168:2168:2168))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (965:965:965))
        (PORT datab (4096:4096:4096) (4096:4096:4096))
        (PORT datac (1663:1663:1663) (1622:1622:1622))
        (PORT datad (3656:3656:3656) (3752:3752:3752))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1670:1670:1670))
        (PORT datab (1648:1648:1648) (1551:1551:1551))
        (PORT datac (4055:4055:4055) (4066:4066:4066))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (3398:3398:3398) (3398:3398:3398))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (5186:5186:5186) (5092:5092:5092))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (1954:1954:1954))
        (PORT clk (2967:2967:2967) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2782:2782:2782))
        (PORT d[1] (2808:2808:2808) (2740:2740:2740))
        (PORT d[2] (2843:2843:2843) (2888:2888:2888))
        (PORT d[3] (2648:2648:2648) (2735:2735:2735))
        (PORT d[4] (2552:2552:2552) (2605:2605:2605))
        (PORT d[5] (3137:3137:3137) (3180:3180:3180))
        (PORT d[6] (2983:2983:2983) (3057:3057:3057))
        (PORT d[7] (2883:2883:2883) (2936:2936:2936))
        (PORT d[8] (2765:2765:2765) (2791:2791:2791))
        (PORT d[9] (2423:2423:2423) (2455:2455:2455))
        (PORT d[10] (2948:2948:2948) (2910:2910:2910))
        (PORT d[11] (2775:2775:2775) (2815:2815:2815))
        (PORT d[12] (2827:2827:2827) (2868:2868:2868))
        (PORT clk (2964:2964:2964) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2524:2524:2524))
        (PORT clk (2964:2964:2964) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (2966:2966:2966))
        (PORT d[0] (3126:3126:3126) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2556:2556:2556))
        (PORT d[1] (3208:3208:3208) (3132:3132:3132))
        (PORT d[2] (4496:4496:4496) (4648:4648:4648))
        (PORT d[3] (3088:3088:3088) (3178:3178:3178))
        (PORT d[4] (2746:2746:2746) (2822:2822:2822))
        (PORT d[5] (2852:2852:2852) (2862:2862:2862))
        (PORT d[6] (3612:3612:3612) (3590:3590:3590))
        (PORT d[7] (2455:2455:2455) (2431:2431:2431))
        (PORT d[8] (2116:2116:2116) (2122:2122:2122))
        (PORT d[9] (3223:3223:3223) (3234:3234:3234))
        (PORT d[10] (2744:2744:2744) (2753:2753:2753))
        (PORT d[11] (2222:2222:2222) (2244:2244:2244))
        (PORT d[12] (2191:2191:2191) (2197:2197:2197))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (PORT d[0] (2111:2111:2111) (2119:2119:2119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1294:1294:1294))
        (PORT clk (2883:2883:2883) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2263:2263:2263))
        (PORT d[1] (2676:2676:2676) (2675:2675:2675))
        (PORT d[2] (1947:1947:1947) (1891:1891:1891))
        (PORT d[3] (2518:2518:2518) (2543:2543:2543))
        (PORT d[4] (2141:2141:2141) (2171:2171:2171))
        (PORT d[5] (2684:2684:2684) (2664:2664:2664))
        (PORT d[6] (2678:2678:2678) (2764:2764:2764))
        (PORT d[7] (2867:2867:2867) (2904:2904:2904))
        (PORT d[8] (2440:2440:2440) (2560:2560:2560))
        (PORT d[9] (2405:2405:2405) (2416:2416:2416))
        (PORT d[10] (2065:2065:2065) (2059:2059:2059))
        (PORT d[11] (2226:2226:2226) (2291:2291:2291))
        (PORT d[12] (2817:2817:2817) (2847:2847:2847))
        (PORT clk (2880:2880:2880) (2924:2924:2924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2143:2143:2143))
        (PORT clk (2880:2880:2880) (2924:2924:2924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2883:2883:2883) (2928:2928:2928))
        (PORT d[0] (2788:2788:2788) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (2929:2929:2929))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (2929:2929:2929))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2884:2884:2884) (2929:2929:2929))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2467:2467:2467))
        (PORT d[1] (3501:3501:3501) (3407:3407:3407))
        (PORT d[2] (2876:2876:2876) (2791:2791:2791))
        (PORT d[3] (3162:3162:3162) (3024:3024:3024))
        (PORT d[4] (1609:1609:1609) (1653:1653:1653))
        (PORT d[5] (2536:2536:2536) (2604:2604:2604))
        (PORT d[6] (3073:3073:3073) (2947:2947:2947))
        (PORT d[7] (2138:2138:2138) (2114:2114:2114))
        (PORT d[8] (1722:1722:1722) (1705:1705:1705))
        (PORT d[9] (2794:2794:2794) (2810:2810:2810))
        (PORT d[10] (2557:2557:2557) (2474:2474:2474))
        (PORT d[11] (1897:1897:1897) (1905:1905:1905))
        (PORT d[12] (2035:2035:2035) (1980:1980:1980))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (1503:1503:1503) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3132:3132:3132) (2999:2999:2999))
        (PORT datab (2297:2297:2297) (2179:2179:2179))
        (PORT datac (4054:4054:4054) (4064:4064:4064))
        (PORT datad (3656:3656:3656) (3754:3754:3754))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2335:2335:2335))
        (PORT clk (3179:3179:3179) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3496:3496:3496))
        (PORT d[1] (3171:3171:3171) (3118:3118:3118))
        (PORT d[2] (2597:2597:2597) (2655:2655:2655))
        (PORT d[3] (3381:3381:3381) (3478:3478:3478))
        (PORT d[4] (2615:2615:2615) (2693:2693:2693))
        (PORT d[5] (3135:3135:3135) (3182:3182:3182))
        (PORT d[6] (3340:3340:3340) (3427:3427:3427))
        (PORT d[7] (3258:3258:3258) (3330:3330:3330))
        (PORT d[8] (3488:3488:3488) (3512:3512:3512))
        (PORT d[9] (3291:3291:3291) (3388:3388:3388))
        (PORT d[10] (2773:2773:2773) (2797:2797:2797))
        (PORT d[11] (2825:2825:2825) (2900:2900:2900))
        (PORT d[12] (3569:3569:3569) (3625:3625:3625))
        (PORT clk (3176:3176:3176) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2779:2779:2779))
        (PORT clk (3176:3176:3176) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3179:3179:3179) (3228:3228:3228))
        (PORT d[0] (3545:3545:3545) (3475:3475:3475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3229:3229:3229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3229:3229:3229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3229:3229:3229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3234:3234:3234))
        (PORT d[1] (3286:3286:3286) (3189:3189:3189))
        (PORT d[2] (4332:4332:4332) (4330:4330:4330))
        (PORT d[3] (4026:4026:4026) (3874:3874:3874))
        (PORT d[4] (2366:2366:2366) (2443:2443:2443))
        (PORT d[5] (2585:2585:2585) (2643:2643:2643))
        (PORT d[6] (4009:4009:4009) (3985:3985:3985))
        (PORT d[7] (2838:2838:2838) (2850:2850:2850))
        (PORT d[8] (2438:2438:2438) (2448:2448:2448))
        (PORT d[9] (2860:2860:2860) (2882:2882:2882))
        (PORT d[10] (2860:2860:2860) (2904:2904:2904))
        (PORT d[11] (2690:2690:2690) (2736:2736:2736))
        (PORT d[12] (2612:2612:2612) (2648:2648:2648))
        (PORT clk (2169:2169:2169) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (PORT d[0] (2304:2304:2304) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2153:2153:2153))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1093:1093:1093))
        (PORT clk (2875:2875:2875) (2920:2920:2920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2297:2297:2297))
        (PORT d[1] (2637:2637:2637) (2637:2637:2637))
        (PORT d[2] (1902:1902:1902) (1840:1840:1840))
        (PORT d[3] (2219:2219:2219) (2259:2259:2259))
        (PORT d[4] (2184:2184:2184) (2216:2216:2216))
        (PORT d[5] (2601:2601:2601) (2559:2559:2559))
        (PORT d[6] (2756:2756:2756) (2743:2743:2743))
        (PORT d[7] (2905:2905:2905) (2873:2873:2873))
        (PORT d[8] (2466:2466:2466) (2585:2585:2585))
        (PORT d[9] (2372:2372:2372) (2378:2378:2378))
        (PORT d[10] (2026:2026:2026) (2023:2023:2023))
        (PORT d[11] (2573:2573:2573) (2624:2624:2624))
        (PORT d[12] (2824:2824:2824) (2855:2855:2855))
        (PORT clk (2872:2872:2872) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (1904:1904:1904))
        (PORT clk (2872:2872:2872) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2875:2875:2875) (2920:2920:2920))
        (PORT d[0] (2630:2630:2630) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2876:2876:2876) (2921:2921:2921))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2876:2876:2876) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2876:2876:2876) (2921:2921:2921))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2876:2876:2876) (2921:2921:2921))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2775:2775:2775))
        (PORT d[1] (2435:2435:2435) (2301:2301:2301))
        (PORT d[2] (2860:2860:2860) (2771:2771:2771))
        (PORT d[3] (3411:3411:3411) (3258:3258:3258))
        (PORT d[4] (1634:1634:1634) (1678:1678:1678))
        (PORT d[5] (2403:2403:2403) (2392:2392:2392))
        (PORT d[6] (2751:2751:2751) (2645:2645:2645))
        (PORT d[7] (2147:2147:2147) (2122:2122:2122))
        (PORT d[8] (1708:1708:1708) (1691:1691:1691))
        (PORT d[9] (3459:3459:3459) (3434:3434:3434))
        (PORT d[10] (2338:2338:2338) (2280:2280:2280))
        (PORT d[11] (1715:1715:1715) (1700:1700:1700))
        (PORT d[12] (1819:1819:1819) (1804:1804:1804))
        (PORT clk (2186:2186:2186) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (PORT d[0] (1501:1501:1501) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2166:2166:2166))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (4096:4096:4096) (4096:4096:4096))
        (PORT datac (2271:2271:2271) (2128:2128:2128))
        (PORT datad (2248:2248:2248) (2141:2141:2141))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1180:1180:1180))
        (PORT clk (3132:3132:3132) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2315:2315:2315))
        (PORT d[1] (2765:2765:2765) (2763:2763:2763))
        (PORT d[2] (2483:2483:2483) (2518:2518:2518))
        (PORT d[3] (2273:2273:2273) (2328:2328:2328))
        (PORT d[4] (2927:2927:2927) (2980:2980:2980))
        (PORT d[5] (2666:2666:2666) (2648:2648:2648))
        (PORT d[6] (2659:2659:2659) (2750:2750:2750))
        (PORT d[7] (4173:4173:4173) (4205:4205:4205))
        (PORT d[8] (2422:2422:2422) (2537:2537:2537))
        (PORT d[9] (2147:2147:2147) (2180:2180:2180))
        (PORT d[10] (2914:2914:2914) (2992:2992:2992))
        (PORT d[11] (2614:2614:2614) (2670:2670:2670))
        (PORT d[12] (2410:2410:2410) (2431:2431:2431))
        (PORT clk (3129:3129:3129) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (1943:1943:1943))
        (PORT clk (3129:3129:3129) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3158:3158:3158))
        (PORT d[0] (2625:2625:2625) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3159:3159:3159))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3379:3379:3379))
        (PORT d[1] (3456:3456:3456) (3359:3359:3359))
        (PORT d[2] (3960:3960:3960) (4015:4015:4015))
        (PORT d[3] (2706:2706:2706) (2580:2580:2580))
        (PORT d[4] (1942:1942:1942) (2011:2011:2011))
        (PORT d[5] (2578:2578:2578) (2648:2648:2648))
        (PORT d[6] (2880:2880:2880) (2833:2833:2833))
        (PORT d[7] (2550:2550:2550) (2541:2541:2541))
        (PORT d[8] (2068:2068:2068) (2072:2072:2072))
        (PORT d[9] (2479:2479:2479) (2485:2485:2485))
        (PORT d[10] (2644:2644:2644) (2600:2600:2600))
        (PORT d[11] (2080:2080:2080) (2071:2071:2071))
        (PORT d[12] (2471:2471:2471) (2443:2443:2443))
        (PORT clk (2193:2193:2193) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2181:2181:2181))
        (PORT d[0] (1836:1836:1836) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2502:2502:2502))
        (PORT clk (3542:3542:3542) (3610:3610:3610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2938:2938:2938))
        (PORT d[1] (2467:2467:2467) (2490:2490:2490))
        (PORT d[2] (1920:1920:1920) (1991:1991:1991))
        (PORT d[3] (2766:2766:2766) (2886:2886:2886))
        (PORT d[4] (2121:2121:2121) (2152:2152:2152))
        (PORT d[5] (3424:3424:3424) (3448:3448:3448))
        (PORT d[6] (2522:2522:2522) (2568:2568:2568))
        (PORT d[7] (3559:3559:3559) (3626:3626:3626))
        (PORT d[8] (3068:3068:3068) (3186:3186:3186))
        (PORT d[9] (2710:2710:2710) (2704:2704:2704))
        (PORT d[10] (2926:2926:2926) (2991:2991:2991))
        (PORT d[11] (3288:3288:3288) (3378:3378:3378))
        (PORT d[12] (3237:3237:3237) (3191:3191:3191))
        (PORT clk (3539:3539:3539) (3606:3606:3606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2846:2846:2846))
        (PORT clk (3539:3539:3539) (3606:3606:3606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3542:3542:3542) (3610:3610:3610))
        (PORT d[0] (3510:3510:3510) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3543:3543:3543) (3611:3611:3611))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3543:3543:3543) (3611:3611:3611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3543:3543:3543) (3611:3611:3611))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3543:3543:3543) (3611:3611:3611))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3114:3114:3114))
        (PORT d[1] (4168:4168:4168) (4192:4192:4192))
        (PORT d[2] (3155:3155:3155) (3105:3105:3105))
        (PORT d[3] (3738:3738:3738) (3653:3653:3653))
        (PORT d[4] (3418:3418:3418) (3491:3491:3491))
        (PORT d[5] (3909:3909:3909) (3947:3947:3947))
        (PORT d[6] (3258:3258:3258) (3241:3241:3241))
        (PORT d[7] (2430:2430:2430) (2403:2403:2403))
        (PORT d[8] (2918:2918:2918) (2977:2977:2977))
        (PORT d[9] (2453:2453:2453) (2450:2450:2450))
        (PORT d[10] (2112:2112:2112) (2086:2086:2086))
        (PORT d[11] (2370:2370:2370) (2351:2351:2351))
        (PORT d[12] (2775:2775:2775) (2760:2760:2760))
        (PORT clk (2151:2151:2151) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2136:2136:2136))
        (PORT d[0] (2122:2122:2122) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2859:2859:2859))
        (PORT clk (3893:3893:3893) (3959:3959:3959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3057:3057:3057))
        (PORT d[1] (2893:2893:2893) (2942:2942:2942))
        (PORT d[2] (2538:2538:2538) (2583:2583:2583))
        (PORT d[3] (3046:3046:3046) (3171:3171:3171))
        (PORT d[4] (2919:2919:2919) (2986:2986:2986))
        (PORT d[5] (3780:3780:3780) (3820:3820:3820))
        (PORT d[6] (3653:3653:3653) (3754:3754:3754))
        (PORT d[7] (3729:3729:3729) (3848:3848:3848))
        (PORT d[8] (3577:3577:3577) (3613:3613:3613))
        (PORT d[9] (3038:3038:3038) (3039:3039:3039))
        (PORT d[10] (3987:3987:3987) (4089:4089:4089))
        (PORT d[11] (3387:3387:3387) (3522:3522:3522))
        (PORT d[12] (3009:3009:3009) (2999:2999:2999))
        (PORT clk (3890:3890:3890) (3955:3955:3955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3327:3327:3327))
        (PORT clk (3890:3890:3890) (3955:3955:3955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (3959:3959:3959))
        (PORT d[0] (3922:3922:3922) (3881:3881:3881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3960:3960:3960))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3960:3960:3960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3960:3960:3960))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3960:3960:3960))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (3635:3635:3635))
        (PORT d[1] (4479:4479:4479) (4481:4481:4481))
        (PORT d[2] (3900:3900:3900) (3833:3833:3833))
        (PORT d[3] (4410:4410:4410) (4309:4309:4309))
        (PORT d[4] (3429:3429:3429) (3538:3538:3538))
        (PORT d[5] (3676:3676:3676) (3767:3767:3767))
        (PORT d[6] (3381:3381:3381) (3294:3294:3294))
        (PORT d[7] (2485:2485:2485) (2467:2467:2467))
        (PORT d[8] (3147:3147:3147) (3179:3179:3179))
        (PORT d[9] (2553:2553:2553) (2551:2551:2551))
        (PORT d[10] (2455:2455:2455) (2433:2433:2433))
        (PORT d[11] (2455:2455:2455) (2457:2457:2457))
        (PORT d[12] (2698:2698:2698) (2627:2627:2627))
        (PORT clk (2194:2194:2194) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (PORT d[0] (2183:2183:2183) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1460:1460:1460))
        (PORT datab (2380:2380:2380) (2224:2224:2224))
        (PORT datac (4055:4055:4055) (4065:4065:4065))
        (PORT datad (3656:3656:3656) (3754:3754:3754))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2681:2681:2681))
        (PORT clk (3459:3459:3459) (3512:3512:3512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3560:3560:3560))
        (PORT d[1] (3155:3155:3155) (3101:3101:3101))
        (PORT d[2] (3239:3239:3239) (3299:3299:3299))
        (PORT d[3] (3006:3006:3006) (3110:3110:3110))
        (PORT d[4] (3223:3223:3223) (3257:3257:3257))
        (PORT d[5] (3486:3486:3486) (3514:3514:3514))
        (PORT d[6] (3207:3207:3207) (3263:3263:3263))
        (PORT d[7] (3889:3889:3889) (3940:3940:3940))
        (PORT d[8] (3502:3502:3502) (3528:3528:3528))
        (PORT d[9] (3272:3272:3272) (3326:3326:3326))
        (PORT d[10] (2830:2830:2830) (2899:2899:2899))
        (PORT d[11] (3152:3152:3152) (3212:3212:3212))
        (PORT d[12] (3129:3129:3129) (3176:3176:3176))
        (PORT clk (3456:3456:3456) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3075:3075:3075))
        (PORT clk (3456:3456:3456) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3512:3512:3512))
        (PORT d[0] (3665:3665:3665) (3629:3629:3629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3460:3460:3460) (3513:3513:3513))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3460:3460:3460) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3460:3460:3460) (3513:3513:3513))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3460:3460:3460) (3513:3513:3513))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3320:3320:3320))
        (PORT d[1] (3617:3617:3617) (3547:3547:3547))
        (PORT d[2] (5501:5501:5501) (5655:5655:5655))
        (PORT d[3] (3816:3816:3816) (3937:3937:3937))
        (PORT d[4] (2722:2722:2722) (2828:2828:2828))
        (PORT d[5] (2927:2927:2927) (3006:3006:3006))
        (PORT d[6] (3707:3707:3707) (3593:3593:3593))
        (PORT d[7] (2907:2907:2907) (2922:2922:2922))
        (PORT d[8] (2864:2864:2864) (2895:2895:2895))
        (PORT d[9] (3256:3256:3256) (3287:3287:3287))
        (PORT d[10] (2876:2876:2876) (2923:2923:2923))
        (PORT d[11] (3043:3043:3043) (3105:3105:3105))
        (PORT d[12] (2950:2950:2950) (3001:3001:3001))
        (PORT clk (2136:2136:2136) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2121:2121:2121))
        (PORT d[0] (2409:2409:2409) (2410:2410:2410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2116:2116:2116))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1542:1542:1542))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1925:1925:1925) (1838:1838:1838))
        (PORT datad (3657:3657:3657) (3752:3752:3752))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (403:403:403))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (3545:3545:3545) (3512:3512:3512))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2242:2242:2242))
        (PORT datab (299:299:299) (356:356:356))
        (PORT datac (2185:2185:2185) (2029:2029:2029))
        (PORT datad (245:245:245) (277:277:277))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4576:4576:4576) (4761:4761:4761))
        (PORT datab (716:716:716) (707:707:707))
        (PORT datac (2411:2411:2411) (2274:2274:2274))
        (PORT datad (1477:1477:1477) (1387:1387:1387))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3811:3811:3811))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2048:2048:2048) (1911:1911:1911))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2380:2380:2380))
        (PORT clk (3794:3794:3794) (3809:3809:3809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3805:3805:3805))
        (PORT d[1] (2842:2842:2842) (2844:2844:2844))
        (PORT d[2] (3083:3083:3083) (3169:3169:3169))
        (PORT d[3] (3102:3102:3102) (3086:3086:3086))
        (PORT d[4] (2619:2619:2619) (2667:2667:2667))
        (PORT d[5] (3547:3547:3547) (3575:3575:3575))
        (PORT d[6] (3353:3353:3353) (3455:3455:3455))
        (PORT d[7] (3380:3380:3380) (3344:3344:3344))
        (PORT d[8] (2235:2235:2235) (2273:2273:2273))
        (PORT d[9] (2961:2961:2961) (3047:3047:3047))
        (PORT d[10] (2609:2609:2609) (2671:2671:2671))
        (PORT d[11] (3259:3259:3259) (3365:3365:3365))
        (PORT d[12] (2967:2967:2967) (2944:2944:2944))
        (PORT clk (3791:3791:3791) (3805:3805:3805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2692:2692:2692))
        (PORT clk (3791:3791:3791) (3805:3805:3805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3794:3794:3794) (3809:3809:3809))
        (PORT d[0] (3364:3364:3364) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3241:3241:3241))
        (PORT d[1] (3996:3996:3996) (3979:3979:3979))
        (PORT d[2] (3013:3013:3013) (3122:3122:3122))
        (PORT d[3] (3594:3594:3594) (3734:3734:3734))
        (PORT d[4] (3453:3453:3453) (3580:3580:3580))
        (PORT d[5] (3991:3991:3991) (4059:4059:4059))
        (PORT d[6] (3983:3983:3983) (3960:3960:3960))
        (PORT d[7] (2864:2864:2864) (2887:2887:2887))
        (PORT d[8] (2334:2334:2334) (2398:2398:2398))
        (PORT d[9] (2175:2175:2175) (2197:2197:2197))
        (PORT d[10] (2695:2695:2695) (2666:2666:2666))
        (PORT d[11] (2425:2425:2425) (2416:2416:2416))
        (PORT d[12] (2056:2056:2056) (2029:2029:2029))
        (PORT clk (2190:2190:2190) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (PORT d[0] (1954:1954:1954) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2861:2861:2861))
        (PORT clk (4189:4189:4189) (4232:4232:4232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3081:3081:3081))
        (PORT d[1] (3204:3204:3204) (3225:3225:3225))
        (PORT d[2] (3232:3232:3232) (3365:3365:3365))
        (PORT d[3] (3895:3895:3895) (4063:4063:4063))
        (PORT d[4] (2742:2742:2742) (2846:2846:2846))
        (PORT d[5] (3206:3206:3206) (3222:3222:3222))
        (PORT d[6] (4183:4183:4183) (4316:4316:4316))
        (PORT d[7] (4025:4025:4025) (4101:4101:4101))
        (PORT d[8] (3119:3119:3119) (3227:3227:3227))
        (PORT d[9] (4150:4150:4150) (4177:4177:4177))
        (PORT d[10] (2907:2907:2907) (2984:2984:2984))
        (PORT d[11] (4105:4105:4105) (4244:4244:4244))
        (PORT d[12] (3519:3519:3519) (3556:3556:3556))
        (PORT clk (4186:4186:4186) (4228:4228:4228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (2976:2976:2976))
        (PORT clk (4186:4186:4186) (4228:4228:4228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4189:4189:4189) (4232:4232:4232))
        (PORT d[0] (3568:3568:3568) (3504:3504:3504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4233:4233:4233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4233:4233:4233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4233:4233:4233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4233:4233:4233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3094:3094:3094))
        (PORT d[1] (4698:4698:4698) (4689:4689:4689))
        (PORT d[2] (3253:3253:3253) (3341:3341:3341))
        (PORT d[3] (4506:4506:4506) (4662:4662:4662))
        (PORT d[4] (3504:3504:3504) (3660:3660:3660))
        (PORT d[5] (3347:3347:3347) (3436:3436:3436))
        (PORT d[6] (4001:4001:4001) (3979:3979:3979))
        (PORT d[7] (2732:2732:2732) (2704:2704:2704))
        (PORT d[8] (2322:2322:2322) (2387:2387:2387))
        (PORT d[9] (2597:2597:2597) (2638:2638:2638))
        (PORT d[10] (2841:2841:2841) (2848:2848:2848))
        (PORT d[11] (2796:2796:2796) (2800:2800:2800))
        (PORT d[12] (2729:2729:2729) (2699:2699:2699))
        (PORT clk (2201:2201:2201) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (PORT d[0] (2292:2292:2292) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1959:1959:1959))
        (PORT clk (3112:3112:3112) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2211:2211:2211))
        (PORT d[1] (1468:1468:1468) (1472:1472:1472))
        (PORT d[2] (1824:1824:1824) (1822:1822:1822))
        (PORT d[3] (3032:3032:3032) (3097:3097:3097))
        (PORT d[4] (1446:1446:1446) (1445:1445:1445))
        (PORT d[5] (1732:1732:1732) (1712:1712:1712))
        (PORT d[6] (2127:2127:2127) (2141:2141:2141))
        (PORT d[7] (1997:1997:1997) (1962:1962:1962))
        (PORT d[8] (2966:2966:2966) (3036:3036:3036))
        (PORT d[9] (2661:2661:2661) (2617:2617:2617))
        (PORT d[10] (2133:2133:2133) (2118:2118:2118))
        (PORT d[11] (3452:3452:3452) (3475:3475:3475))
        (PORT d[12] (1828:1828:1828) (1815:1815:1815))
        (PORT clk (3109:3109:3109) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (1883:1883:1883))
        (PORT clk (3109:3109:3109) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3147:3147:3147))
        (PORT d[0] (2553:2553:2553) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3148:3148:3148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1194:1194:1194))
        (PORT d[1] (1798:1798:1798) (1785:1785:1785))
        (PORT d[2] (1170:1170:1170) (1175:1175:1175))
        (PORT d[3] (1183:1183:1183) (1190:1190:1190))
        (PORT d[4] (1393:1393:1393) (1368:1368:1368))
        (PORT d[5] (1082:1082:1082) (1077:1077:1077))
        (PORT d[6] (1327:1327:1327) (1285:1285:1285))
        (PORT d[7] (1092:1092:1092) (1058:1058:1058))
        (PORT d[8] (1377:1377:1377) (1330:1330:1330))
        (PORT d[9] (1319:1319:1319) (1251:1251:1251))
        (PORT d[10] (1366:1366:1366) (1318:1318:1318))
        (PORT d[11] (1054:1054:1054) (1022:1022:1022))
        (PORT d[12] (1350:1350:1350) (1278:1278:1278))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (PORT d[0] (670:670:670) (632:632:632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2828:2828:2828))
        (PORT clk (4035:4035:4035) (4145:4145:4145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3396:3396:3396))
        (PORT d[1] (3489:3489:3489) (3496:3496:3496))
        (PORT d[2] (3525:3525:3525) (3645:3645:3645))
        (PORT d[3] (3216:3216:3216) (3236:3236:3236))
        (PORT d[4] (3009:3009:3009) (3099:3099:3099))
        (PORT d[5] (3810:3810:3810) (3798:3798:3798))
        (PORT d[6] (3540:3540:3540) (3683:3683:3683))
        (PORT d[7] (3986:3986:3986) (4064:4064:4064))
        (PORT d[8] (3101:3101:3101) (3202:3202:3202))
        (PORT d[9] (4167:4167:4167) (4195:4195:4195))
        (PORT d[10] (3261:3261:3261) (3315:3315:3315))
        (PORT d[11] (4219:4219:4219) (4400:4400:4400))
        (PORT d[12] (3500:3500:3500) (3539:3539:3539))
        (PORT clk (4032:4032:4032) (4141:4141:4141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3024:3024:3024))
        (PORT clk (4032:4032:4032) (4141:4141:4141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4035:4035:4035) (4145:4145:4145))
        (PORT d[0] (3600:3600:3600) (3553:3553:3553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4036:4036:4036) (4146:4146:4146))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4036:4036:4036) (4146:4146:4146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4036:4036:4036) (4146:4146:4146))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4036:4036:4036) (4146:4146:4146))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2824:2824:2824))
        (PORT d[1] (4688:4688:4688) (4677:4677:4677))
        (PORT d[2] (4288:4288:4288) (4341:4341:4341))
        (PORT d[3] (4215:4215:4215) (4383:4383:4383))
        (PORT d[4] (3535:3535:3535) (3690:3690:3690))
        (PORT d[5] (3331:3331:3331) (3422:3422:3422))
        (PORT d[6] (4756:4756:4756) (4757:4757:4757))
        (PORT d[7] (3360:3360:3360) (3312:3312:3312))
        (PORT d[8] (2314:2314:2314) (2377:2377:2377))
        (PORT d[9] (2861:2861:2861) (2885:2885:2885))
        (PORT d[10] (2514:2514:2514) (2532:2532:2532))
        (PORT d[11] (2881:2881:2881) (2913:2913:2913))
        (PORT d[12] (2673:2673:2673) (2645:2645:2645))
        (PORT clk (2200:2200:2200) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (PORT d[0] (2307:2307:2307) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4486:4486:4486) (4364:4364:4364))
        (PORT datab (1899:1899:1899) (1823:1823:1823))
        (PORT datac (3616:3616:3616) (3613:3613:3613))
        (PORT datad (2352:2352:2352) (2130:2130:2130))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (725:725:725))
        (PORT datab (1762:1762:1762) (1667:1667:1667))
        (PORT datac (3616:3616:3616) (3613:3613:3613))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2410:2410:2410))
        (PORT clk (3806:3806:3806) (3833:3833:3833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3776:3776:3776))
        (PORT d[1] (3135:3135:3135) (3122:3122:3122))
        (PORT d[2] (3095:3095:3095) (3234:3234:3234))
        (PORT d[3] (3139:3139:3139) (3118:3118:3118))
        (PORT d[4] (2648:2648:2648) (2725:2725:2725))
        (PORT d[5] (3516:3516:3516) (3545:3545:3545))
        (PORT d[6] (3369:3369:3369) (3472:3472:3472))
        (PORT d[7] (2837:2837:2837) (2870:2870:2870))
        (PORT d[8] (2749:2749:2749) (2875:2875:2875))
        (PORT d[9] (2849:2849:2849) (2923:2923:2923))
        (PORT d[10] (2892:2892:2892) (2942:2942:2942))
        (PORT d[11] (2945:2945:2945) (3022:3022:3022))
        (PORT d[12] (3246:3246:3246) (3321:3321:3321))
        (PORT clk (3803:3803:3803) (3829:3829:3829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2113:2113:2113))
        (PORT clk (3803:3803:3803) (3829:3829:3829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3833:3833:3833))
        (PORT d[0] (2720:2720:2720) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3807:3807:3807) (3834:3834:3834))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3807:3807:3807) (3834:3834:3834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3807:3807:3807) (3834:3834:3834))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3807:3807:3807) (3834:3834:3834))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3208:3208:3208))
        (PORT d[1] (3718:3718:3718) (3710:3710:3710))
        (PORT d[2] (3388:3388:3388) (3482:3482:3482))
        (PORT d[3] (3594:3594:3594) (3733:3733:3733))
        (PORT d[4] (3437:3437:3437) (3566:3566:3566))
        (PORT d[5] (3999:3999:3999) (4068:4068:4068))
        (PORT d[6] (2982:2982:2982) (2970:2970:2970))
        (PORT d[7] (2706:2706:2706) (2662:2662:2662))
        (PORT d[8] (2551:2551:2551) (2596:2596:2596))
        (PORT d[9] (2253:2253:2253) (2274:2274:2274))
        (PORT d[10] (2676:2676:2676) (2646:2646:2646))
        (PORT d[11] (2452:2452:2452) (2445:2445:2445))
        (PORT d[12] (2410:2410:2410) (2361:2361:2361))
        (PORT clk (2188:2188:2188) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (PORT d[0] (2140:2140:2140) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2422:2422:2422))
        (PORT clk (3524:3524:3524) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2506:2506:2506))
        (PORT d[1] (2785:2785:2785) (2775:2775:2775))
        (PORT d[2] (2402:2402:2402) (2467:2467:2467))
        (PORT d[3] (2413:2413:2413) (2517:2517:2517))
        (PORT d[4] (2309:2309:2309) (2365:2365:2365))
        (PORT d[5] (2621:2621:2621) (2541:2541:2541))
        (PORT d[6] (3101:3101:3101) (3213:3213:3213))
        (PORT d[7] (2764:2764:2764) (2796:2796:2796))
        (PORT d[8] (1963:1963:1963) (2034:2034:2034))
        (PORT d[9] (2480:2480:2480) (2503:2503:2503))
        (PORT d[10] (3194:3194:3194) (3241:3241:3241))
        (PORT d[11] (2853:2853:2853) (2906:2906:2906))
        (PORT d[12] (2485:2485:2485) (2513:2513:2513))
        (PORT clk (3521:3521:3521) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2358:2358:2358))
        (PORT clk (3521:3521:3521) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3567:3567:3567))
        (PORT d[0] (2962:2962:2962) (2912:2912:2912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3568:3568:3568))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3568:3568:3568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3568:3568:3568))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3568:3568:3568))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2325:2325:2325))
        (PORT d[1] (2918:2918:2918) (2835:2835:2835))
        (PORT d[2] (2512:2512:2512) (2564:2564:2564))
        (PORT d[3] (2990:2990:2990) (2919:2919:2919))
        (PORT d[4] (3523:3523:3523) (3632:3632:3632))
        (PORT d[5] (3675:3675:3675) (3755:3755:3755))
        (PORT d[6] (3310:3310:3310) (3315:3315:3315))
        (PORT d[7] (1862:1862:1862) (1744:1744:1744))
        (PORT d[8] (2175:2175:2175) (2200:2200:2200))
        (PORT d[9] (2674:2674:2674) (2650:2650:2650))
        (PORT d[10] (2142:2142:2142) (2150:2150:2150))
        (PORT d[11] (1961:1961:1961) (1860:1860:1860))
        (PORT d[12] (2007:2007:2007) (1976:1976:1976))
        (PORT clk (2208:2208:2208) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2196:2196:2196))
        (PORT d[0] (1724:1724:1724) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4099:4099:4099) (4005:4005:4005))
        (PORT datab (1451:1451:1451) (1342:1342:1342))
        (PORT datac (1554:1554:1554) (1457:1457:1457))
        (PORT datad (2907:2907:2907) (2886:2886:2886))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2411:2411:2411))
        (PORT clk (3258:3258:3258) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2596:2596:2596))
        (PORT d[1] (2515:2515:2515) (2551:2551:2551))
        (PORT d[2] (2387:2387:2387) (2461:2461:2461))
        (PORT d[3] (2769:2769:2769) (2760:2760:2760))
        (PORT d[4] (2588:2588:2588) (2636:2636:2636))
        (PORT d[5] (1886:1886:1886) (1817:1817:1817))
        (PORT d[6] (3073:3073:3073) (3173:3173:3173))
        (PORT d[7] (2811:2811:2811) (2837:2837:2837))
        (PORT d[8] (2011:2011:2011) (2083:2083:2083))
        (PORT d[9] (2760:2760:2760) (2771:2771:2771))
        (PORT d[10] (3206:3206:3206) (3238:3238:3238))
        (PORT d[11] (2769:2769:2769) (2796:2796:2796))
        (PORT d[12] (2387:2387:2387) (2279:2279:2279))
        (PORT clk (3255:3255:3255) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2018:2018:2018))
        (PORT clk (3255:3255:3255) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3258:3258:3258) (3320:3320:3320))
        (PORT d[0] (2691:2691:2691) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2159:2159:2159))
        (PORT d[1] (1888:1888:1888) (1837:1837:1837))
        (PORT d[2] (2514:2514:2514) (2516:2516:2516))
        (PORT d[3] (3677:3677:3677) (3595:3595:3595))
        (PORT d[4] (2713:2713:2713) (2789:2789:2789))
        (PORT d[5] (3685:3685:3685) (3540:3540:3540))
        (PORT d[6] (3301:3301:3301) (3241:3241:3241))
        (PORT d[7] (2081:2081:2081) (2006:2006:2006))
        (PORT d[8] (1842:1842:1842) (1847:1847:1847))
        (PORT d[9] (1619:1619:1619) (1536:1536:1536))
        (PORT d[10] (1782:1782:1782) (1666:1666:1666))
        (PORT d[11] (1521:1521:1521) (1425:1425:1425))
        (PORT d[12] (1525:1525:1525) (1419:1419:1419))
        (PORT clk (2186:2186:2186) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (PORT d[0] (1245:1245:1245) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2814:2814:2814))
        (PORT clk (3984:3984:3984) (4069:4069:4069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (3022:3022:3022))
        (PORT d[1] (3793:3793:3793) (3776:3776:3776))
        (PORT d[2] (3184:3184:3184) (3303:3303:3303))
        (PORT d[3] (2864:2864:2864) (2883:2883:2883))
        (PORT d[4] (3446:3446:3446) (3532:3532:3532))
        (PORT d[5] (3541:3541:3541) (3546:3546:3546))
        (PORT d[6] (3501:3501:3501) (3634:3634:3634))
        (PORT d[7] (3894:3894:3894) (3912:3912:3912))
        (PORT d[8] (2772:2772:2772) (2849:2849:2849))
        (PORT d[9] (3838:3838:3838) (3896:3896:3896))
        (PORT d[10] (2923:2923:2923) (2993:2993:2993))
        (PORT d[11] (4089:4089:4089) (4220:4220:4220))
        (PORT d[12] (3562:3562:3562) (3617:3617:3617))
        (PORT clk (3981:3981:3981) (4065:4065:4065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2906:2906:2906))
        (PORT clk (3981:3981:3981) (4065:4065:4065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3984:3984:3984) (4069:4069:4069))
        (PORT d[0] (3465:3465:3465) (3422:3422:3422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4070:4070:4070))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4070:4070:4070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4070:4070:4070))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4070:4070:4070))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3169:3169:3169))
        (PORT d[1] (3660:3660:3660) (3632:3632:3632))
        (PORT d[2] (3928:3928:3928) (3996:3996:3996))
        (PORT d[3] (4578:4578:4578) (4741:4741:4741))
        (PORT d[4] (3537:3537:3537) (3689:3689:3689))
        (PORT d[5] (3299:3299:3299) (3381:3381:3381))
        (PORT d[6] (4057:4057:4057) (4062:4062:4062))
        (PORT d[7] (2664:2664:2664) (2607:2607:2607))
        (PORT d[8] (2364:2364:2364) (2423:2423:2423))
        (PORT d[9] (2232:2232:2232) (2260:2260:2260))
        (PORT d[10] (2886:2886:2886) (2910:2910:2910))
        (PORT d[11] (2731:2731:2731) (2709:2709:2709))
        (PORT d[12] (2766:2766:2766) (2756:2756:2756))
        (PORT clk (2193:2193:2193) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2178:2178:2178))
        (PORT d[0] (2199:2199:2199) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4097:4097:4097) (4002:4002:4002))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1338:1338:1338) (1298:1298:1298))
        (PORT datad (2251:2251:2251) (2012:2012:2012))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1864:1864:1864) (1748:1748:1748))
        (PORT datac (3591:3591:3591) (3672:3672:3672))
        (PORT datad (927:927:927) (860:860:860))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2530:2530:2530))
        (PORT clk (2347:2347:2347) (2344:2344:2344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2364:2364:2364))
        (PORT d[1] (2576:2576:2576) (2611:2611:2611))
        (PORT d[2] (2566:2566:2566) (2630:2630:2630))
        (PORT d[3] (2442:2442:2442) (2455:2455:2455))
        (PORT d[4] (2478:2478:2478) (2477:2477:2477))
        (PORT d[5] (2730:2730:2730) (2741:2741:2741))
        (PORT d[6] (2284:2284:2284) (2345:2345:2345))
        (PORT d[7] (2448:2448:2448) (2481:2481:2481))
        (PORT d[8] (2868:2868:2868) (2902:2902:2902))
        (PORT d[9] (2690:2690:2690) (2683:2683:2683))
        (PORT d[10] (2729:2729:2729) (2741:2741:2741))
        (PORT d[11] (2555:2555:2555) (2620:2620:2620))
        (PORT d[12] (3022:3022:3022) (3045:3045:3045))
        (PORT clk (2344:2344:2344) (2340:2340:2340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2159:2159:2159))
        (PORT clk (2344:2344:2344) (2340:2340:2340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2344:2344:2344))
        (PORT d[0] (2825:2825:2825) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3242:3242:3242))
        (PORT d[1] (3943:3943:3943) (3901:3901:3901))
        (PORT d[2] (3087:3087:3087) (3188:3188:3188))
        (PORT d[3] (3003:3003:3003) (3063:3063:3063))
        (PORT d[4] (3093:3093:3093) (3081:3081:3081))
        (PORT d[5] (2736:2736:2736) (2738:2738:2738))
        (PORT d[6] (3388:3388:3388) (3396:3396:3396))
        (PORT d[7] (2802:2802:2802) (2786:2786:2786))
        (PORT d[8] (2929:2929:2929) (2951:2951:2951))
        (PORT d[9] (2790:2790:2790) (2772:2772:2772))
        (PORT d[10] (2827:2827:2827) (2826:2826:2826))
        (PORT d[11] (2662:2662:2662) (2714:2714:2714))
        (PORT d[12] (2631:2631:2631) (2576:2576:2576))
        (PORT clk (2183:2183:2183) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2169:2169:2169))
        (PORT d[0] (2074:2074:2074) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2164:2164:2164))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2675:2675:2675))
        (PORT clk (2658:2658:2658) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2282:2282:2282))
        (PORT d[1] (2185:2185:2185) (2194:2194:2194))
        (PORT d[2] (2506:2506:2506) (2495:2495:2495))
        (PORT d[3] (2286:2286:2286) (2377:2377:2377))
        (PORT d[4] (2074:2074:2074) (2049:2049:2049))
        (PORT d[5] (2442:2442:2442) (2461:2461:2461))
        (PORT d[6] (2344:2344:2344) (2289:2289:2289))
        (PORT d[7] (2065:2065:2065) (2042:2042:2042))
        (PORT d[8] (3109:3109:3109) (3126:3126:3126))
        (PORT d[9] (2700:2700:2700) (2675:2675:2675))
        (PORT d[10] (2344:2344:2344) (2310:2310:2310))
        (PORT d[11] (2327:2327:2327) (2266:2266:2266))
        (PORT d[12] (2842:2842:2842) (2773:2773:2773))
        (PORT clk (2655:2655:2655) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1597:1597:1597))
        (PORT clk (2655:2655:2655) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2624:2624:2624))
        (PORT d[0] (2212:2212:2212) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3735:3735:3735))
        (PORT d[1] (4064:4064:4064) (4058:4058:4058))
        (PORT d[2] (3024:3024:3024) (3104:3104:3104))
        (PORT d[3] (2275:2275:2275) (2287:2287:2287))
        (PORT d[4] (3142:3142:3142) (3158:3158:3158))
        (PORT d[5] (2374:2374:2374) (2356:2356:2356))
        (PORT d[6] (3227:3227:3227) (3181:3181:3181))
        (PORT d[7] (2703:2703:2703) (2621:2621:2621))
        (PORT d[8] (2565:2565:2565) (2603:2603:2603))
        (PORT d[9] (2308:2308:2308) (2243:2243:2243))
        (PORT d[10] (3023:3023:3023) (2997:2997:2997))
        (PORT d[11] (2394:2394:2394) (2349:2349:2349))
        (PORT d[12] (2881:2881:2881) (2761:2761:2761))
        (PORT clk (2190:2190:2190) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (PORT d[0] (1810:1810:1810) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2462:2462:2462))
        (PORT clk (2329:2329:2329) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2998:2998:2998))
        (PORT d[1] (2583:2583:2583) (2537:2537:2537))
        (PORT d[2] (2866:2866:2866) (2915:2915:2915))
        (PORT d[3] (2542:2542:2542) (2588:2588:2588))
        (PORT d[4] (3324:3324:3324) (3411:3411:3411))
        (PORT d[5] (3109:3109:3109) (3153:3153:3153))
        (PORT d[6] (2561:2561:2561) (2613:2613:2613))
        (PORT d[7] (3126:3126:3126) (3146:3146:3146))
        (PORT d[8] (3041:3041:3041) (3026:3026:3026))
        (PORT d[9] (2979:2979:2979) (2971:2971:2971))
        (PORT d[10] (2932:2932:2932) (3003:3003:3003))
        (PORT d[11] (2793:2793:2793) (2806:2806:2806))
        (PORT d[12] (2997:2997:2997) (3005:3005:3005))
        (PORT clk (2326:2326:2326) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2564:2564:2564))
        (PORT clk (2326:2326:2326) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2312:2312:2312))
        (PORT d[0] (2879:2879:2879) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3296:3296:3296))
        (PORT d[1] (3302:3302:3302) (3250:3250:3250))
        (PORT d[2] (3774:3774:3774) (3890:3890:3890))
        (PORT d[3] (3334:3334:3334) (3405:3405:3405))
        (PORT d[4] (3379:3379:3379) (3430:3430:3430))
        (PORT d[5] (2872:2872:2872) (2931:2931:2931))
        (PORT d[6] (4738:4738:4738) (4735:4735:4735))
        (PORT d[7] (3258:3258:3258) (3288:3288:3288))
        (PORT d[8] (3126:3126:3126) (3132:3132:3132))
        (PORT d[9] (3224:3224:3224) (3236:3236:3236))
        (PORT d[10] (3175:3175:3175) (3187:3187:3187))
        (PORT d[11] (3259:3259:3259) (3302:3302:3302))
        (PORT d[12] (3182:3182:3182) (3203:3203:3203))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (2417:2417:2417) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1065:1065:1065))
        (PORT datab (5744:5744:5744) (5648:5648:5648))
        (PORT datac (4307:4307:4307) (4320:4320:4320))
        (PORT datad (2026:2026:2026) (1899:1899:1899))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2592:2592:2592))
        (PORT clk (2373:2373:2373) (2371:2371:2371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2470:2470:2470))
        (PORT d[1] (3209:3209:3209) (3220:3220:3220))
        (PORT d[2] (2834:2834:2834) (2841:2841:2841))
        (PORT d[3] (2208:2208:2208) (2248:2248:2248))
        (PORT d[4] (1817:1817:1817) (1838:1838:1838))
        (PORT d[5] (2653:2653:2653) (2628:2628:2628))
        (PORT d[6] (2269:2269:2269) (2329:2329:2329))
        (PORT d[7] (2814:2814:2814) (2848:2848:2848))
        (PORT d[8] (2811:2811:2811) (2847:2847:2847))
        (PORT d[9] (2416:2416:2416) (2436:2436:2436))
        (PORT d[10] (2690:2690:2690) (2690:2690:2690))
        (PORT d[11] (2352:2352:2352) (2345:2345:2345))
        (PORT d[12] (3022:3022:3022) (3024:3024:3024))
        (PORT clk (2370:2370:2370) (2367:2367:2367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (1923:1923:1923))
        (PORT clk (2370:2370:2370) (2367:2367:2367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2371:2371:2371))
        (PORT d[0] (2609:2609:2609) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3586:3586:3586))
        (PORT d[1] (3972:3972:3972) (3911:3911:3911))
        (PORT d[2] (3437:3437:3437) (3532:3532:3532))
        (PORT d[3] (3589:3589:3589) (3618:3618:3618))
        (PORT d[4] (3672:3672:3672) (3629:3629:3629))
        (PORT d[5] (2720:2720:2720) (2727:2727:2727))
        (PORT d[6] (3832:3832:3832) (3833:3833:3833))
        (PORT d[7] (3119:3119:3119) (3108:3108:3108))
        (PORT d[8] (2258:2258:2258) (2314:2314:2314))
        (PORT d[9] (2774:2774:2774) (2747:2747:2747))
        (PORT d[10] (3127:3127:3127) (3111:3111:3111))
        (PORT d[11] (2647:2647:2647) (2698:2698:2698))
        (PORT d[12] (2604:2604:2604) (2532:2532:2532))
        (PORT clk (2169:2169:2169) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (PORT d[0] (1954:1954:1954) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2153:2153:2153))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1465:1465:1465))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (4305:4305:4305) (4318:4318:4318))
        (PORT datad (1186:1186:1186) (1101:1101:1101))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2565:2565:2565))
        (PORT clk (2450:2450:2450) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2175:2175:2175))
        (PORT d[1] (2700:2700:2700) (2569:2569:2569))
        (PORT d[2] (2815:2815:2815) (2823:2823:2823))
        (PORT d[3] (2192:2192:2192) (2221:2221:2221))
        (PORT d[4] (2870:2870:2870) (2899:2899:2899))
        (PORT d[5] (2949:2949:2949) (2899:2899:2899))
        (PORT d[6] (2221:2221:2221) (2283:2283:2283))
        (PORT d[7] (2708:2708:2708) (2692:2692:2692))
        (PORT d[8] (2828:2828:2828) (2854:2854:2854))
        (PORT d[9] (2433:2433:2433) (2453:2453:2453))
        (PORT d[10] (2411:2411:2411) (2433:2433:2433))
        (PORT d[11] (2412:2412:2412) (2427:2427:2427))
        (PORT d[12] (2569:2569:2569) (2535:2535:2535))
        (PORT clk (2447:2447:2447) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (1982:1982:1982))
        (PORT clk (2447:2447:2447) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2476:2476:2476))
        (PORT d[0] (2393:2393:2393) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3191:3191:3191))
        (PORT d[1] (3655:3655:3655) (3607:3607:3607))
        (PORT d[2] (3789:3789:3789) (3878:3878:3878))
        (PORT d[3] (2993:2993:2993) (3030:3030:3030))
        (PORT d[4] (3665:3665:3665) (3624:3624:3624))
        (PORT d[5] (2153:2153:2153) (2176:2176:2176))
        (PORT d[6] (3807:3807:3807) (3807:3807:3807))
        (PORT d[7] (2814:2814:2814) (2804:2804:2804))
        (PORT d[8] (2631:2631:2631) (2676:2676:2676))
        (PORT d[9] (3102:3102:3102) (3066:3066:3066))
        (PORT d[10] (2706:2706:2706) (2691:2691:2691))
        (PORT d[11] (2611:2611:2611) (2670:2670:2670))
        (PORT d[12] (2152:2152:2152) (2153:2153:2153))
        (PORT clk (2154:2154:2154) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2143:2143:2143))
        (PORT d[0] (1982:1982:1982) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2138:2138:2138))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2485:2485:2485))
        (PORT clk (2366:2366:2366) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2251:2251:2251))
        (PORT d[1] (2555:2555:2555) (2576:2576:2576))
        (PORT d[2] (2789:2789:2789) (2801:2801:2801))
        (PORT d[3] (2318:2318:2318) (2312:2312:2312))
        (PORT d[4] (2675:2675:2675) (2641:2641:2641))
        (PORT d[5] (3052:3052:3052) (3042:3042:3042))
        (PORT d[6] (2437:2437:2437) (2468:2468:2468))
        (PORT d[7] (2779:2779:2779) (2792:2792:2792))
        (PORT d[8] (3108:3108:3108) (3095:3095:3095))
        (PORT d[9] (3071:3071:3071) (3067:3067:3067))
        (PORT d[10] (3064:3064:3064) (3050:3050:3050))
        (PORT d[11] (3123:3123:3123) (3141:3141:3141))
        (PORT d[12] (2900:2900:2900) (2861:2861:2861))
        (PORT clk (2363:2363:2363) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2046:2046:2046))
        (PORT clk (2363:2363:2363) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2364:2364:2364))
        (PORT d[0] (2719:2719:2719) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2926:2926:2926))
        (PORT d[1] (3622:3622:3622) (3585:3585:3585))
        (PORT d[2] (2928:2928:2928) (3001:3001:3001))
        (PORT d[3] (2968:2968:2968) (3013:3013:3013))
        (PORT d[4] (2429:2429:2429) (2451:2451:2451))
        (PORT d[5] (2441:2441:2441) (2464:2464:2464))
        (PORT d[6] (3716:3716:3716) (3707:3707:3707))
        (PORT d[7] (3523:3523:3523) (3521:3521:3521))
        (PORT d[8] (2766:2766:2766) (2765:2765:2765))
        (PORT d[9] (2819:2819:2819) (2817:2817:2817))
        (PORT d[10] (3020:3020:3020) (2986:2986:2986))
        (PORT d[11] (2647:2647:2647) (2702:2702:2702))
        (PORT d[12] (2643:2643:2643) (2608:2608:2608))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (2236:2236:2236) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2085:2085:2085))
        (PORT clk (2709:2709:2709) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2933:2933:2933))
        (PORT d[1] (2215:2215:2215) (2154:2154:2154))
        (PORT d[2] (2545:2545:2545) (2588:2588:2588))
        (PORT d[3] (2163:2163:2163) (2199:2199:2199))
        (PORT d[4] (2890:2890:2890) (2925:2925:2925))
        (PORT d[5] (3155:3155:3155) (3159:3159:3159))
        (PORT d[6] (2290:2290:2290) (2348:2348:2348))
        (PORT d[7] (3120:3120:3120) (3127:3127:3127))
        (PORT d[8] (2734:2734:2734) (2725:2725:2725))
        (PORT d[9] (2851:2851:2851) (2801:2801:2801))
        (PORT d[10] (2114:2114:2114) (2147:2147:2147))
        (PORT d[11] (2693:2693:2693) (2675:2675:2675))
        (PORT d[12] (3463:3463:3463) (3504:3504:3504))
        (PORT clk (2706:2706:2706) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2302:2302:2302))
        (PORT clk (2706:2706:2706) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2701:2701:2701))
        (PORT d[0] (2919:2919:2919) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2962:2962:2962))
        (PORT d[1] (3220:3220:3220) (3137:3137:3137))
        (PORT d[2] (4832:4832:4832) (4962:4962:4962))
        (PORT d[3] (3081:3081:3081) (3161:3161:3161))
        (PORT d[4] (2376:2376:2376) (2440:2440:2440))
        (PORT d[5] (2361:2361:2361) (2366:2366:2366))
        (PORT d[6] (4007:4007:4007) (4000:4000:4000))
        (PORT d[7] (2932:2932:2932) (2957:2957:2957))
        (PORT d[8] (2463:2463:2463) (2457:2457:2457))
        (PORT d[9] (3204:3204:3204) (3219:3219:3219))
        (PORT d[10] (3151:3151:3151) (3167:3167:3167))
        (PORT d[11] (2699:2699:2699) (2693:2693:2693))
        (PORT d[12] (2530:2530:2530) (2548:2548:2548))
        (PORT clk (2165:2165:2165) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (PORT d[0] (2163:2163:2163) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2151:2151:2151))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1791:1791:1791))
        (PORT datab (5744:5744:5744) (5648:5648:5648))
        (PORT datac (4308:4308:4308) (4322:4322:4322))
        (PORT datad (2404:2404:2404) (2402:2402:2402))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2282:2282:2282))
        (PORT clk (2830:2830:2830) (2869:2869:2869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1618:1618:1618))
        (PORT d[1] (842:842:842) (860:860:860))
        (PORT d[2] (795:795:795) (807:807:807))
        (PORT d[3] (802:802:802) (814:814:814))
        (PORT d[4] (785:785:785) (797:797:797))
        (PORT d[5] (2044:2044:2044) (2014:2014:2014))
        (PORT d[6] (2450:2450:2450) (2459:2459:2459))
        (PORT d[7] (1395:1395:1395) (1393:1393:1393))
        (PORT d[8] (1506:1506:1506) (1516:1516:1516))
        (PORT d[9] (1356:1356:1356) (1337:1337:1337))
        (PORT d[10] (1422:1422:1422) (1418:1418:1418))
        (PORT d[11] (1612:1612:1612) (1563:1563:1563))
        (PORT d[12] (1386:1386:1386) (1374:1374:1374))
        (PORT clk (2827:2827:2827) (2865:2865:2865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1200:1200:1200))
        (PORT clk (2827:2827:2827) (2865:2865:2865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2869:2869:2869))
        (PORT d[0] (1838:1838:1838) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2870:2870:2870))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2870:2870:2870))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2870:2870:2870))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1874:1874:1874))
        (PORT d[1] (1671:1671:1671) (1629:1629:1629))
        (PORT d[2] (1148:1148:1148) (1151:1151:1151))
        (PORT d[3] (1819:1819:1819) (1805:1805:1805))
        (PORT d[4] (1417:1417:1417) (1407:1407:1407))
        (PORT d[5] (886:886:886) (919:919:919))
        (PORT d[6] (2781:2781:2781) (2668:2668:2668))
        (PORT d[7] (1074:1074:1074) (1048:1048:1048))
        (PORT d[8] (1402:1402:1402) (1367:1367:1367))
        (PORT d[9] (1112:1112:1112) (1074:1074:1074))
        (PORT d[10] (1783:1783:1783) (1733:1733:1733))
        (PORT d[11] (1411:1411:1411) (1359:1359:1359))
        (PORT d[12] (1086:1086:1086) (1058:1058:1058))
        (PORT clk (2186:2186:2186) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2174:2174:2174))
        (PORT d[0] (674:674:674) (638:638:638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1153:1153:1153))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (5703:5703:5703) (5618:5618:5618))
        (PORT datad (1533:1533:1533) (1456:1456:1456))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2885:2885:2885))
        (PORT clk (2903:2903:2903) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2226:2226:2226))
        (PORT d[1] (2745:2745:2745) (2744:2744:2744))
        (PORT d[2] (2355:2355:2355) (2415:2415:2415))
        (PORT d[3] (2627:2627:2627) (2692:2692:2692))
        (PORT d[4] (2601:2601:2601) (2637:2637:2637))
        (PORT d[5] (2898:2898:2898) (2792:2792:2792))
        (PORT d[6] (3004:3004:3004) (3090:3090:3090))
        (PORT d[7] (2793:2793:2793) (2803:2803:2803))
        (PORT d[8] (2289:2289:2289) (2347:2347:2347))
        (PORT d[9] (2763:2763:2763) (2781:2781:2781))
        (PORT d[10] (2524:2524:2524) (2576:2576:2576))
        (PORT d[11] (2883:2883:2883) (2945:2945:2945))
        (PORT d[12] (3875:3875:3875) (3830:3830:3830))
        (PORT clk (2900:2900:2900) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2526:2526:2526))
        (PORT clk (2900:2900:2900) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2953:2953:2953))
        (PORT d[0] (3164:3164:3164) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2904:2904:2904) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2904:2904:2904) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2904:2904:2904) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2904:2904:2904) (2954:2954:2954))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3599:3599:3599))
        (PORT d[1] (4692:4692:4692) (4650:4650:4650))
        (PORT d[2] (2795:2795:2795) (2799:2799:2799))
        (PORT d[3] (3427:3427:3427) (3503:3503:3503))
        (PORT d[4] (3021:3021:3021) (3111:3111:3111))
        (PORT d[5] (3193:3193:3193) (3207:3207:3207))
        (PORT d[6] (3321:3321:3321) (3288:3288:3288))
        (PORT d[7] (3141:3141:3141) (3155:3155:3155))
        (PORT d[8] (2154:2154:2154) (2172:2172:2172))
        (PORT d[9] (2418:2418:2418) (2413:2413:2413))
        (PORT d[10] (2545:2545:2545) (2494:2494:2494))
        (PORT d[11] (2477:2477:2477) (2374:2374:2374))
        (PORT d[12] (2161:2161:2161) (2064:2064:2064))
        (PORT clk (2171:2171:2171) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (PORT d[0] (1995:1995:1995) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2316:2316:2316))
        (PORT clk (2739:2739:2739) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2061:2061:2061))
        (PORT d[1] (1125:1125:1125) (1128:1128:1128))
        (PORT d[2] (1160:1160:1160) (1177:1177:1177))
        (PORT d[3] (1151:1151:1151) (1167:1167:1167))
        (PORT d[4] (1456:1456:1456) (1449:1449:1449))
        (PORT d[5] (1448:1448:1448) (1437:1437:1437))
        (PORT d[6] (1408:1408:1408) (1408:1408:1408))
        (PORT d[7] (1120:1120:1120) (1130:1130:1130))
        (PORT d[8] (1428:1428:1428) (1433:1433:1433))
        (PORT d[9] (1075:1075:1075) (1070:1070:1070))
        (PORT d[10] (1332:1332:1332) (1323:1323:1323))
        (PORT d[11] (1358:1358:1358) (1345:1345:1345))
        (PORT d[12] (1784:1784:1784) (1768:1768:1768))
        (PORT clk (2736:2736:2736) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1196:1196:1196))
        (PORT clk (2736:2736:2736) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2746:2746:2746))
        (PORT d[0] (1857:1857:1857) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2747:2747:2747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2747:2747:2747))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2747:2747:2747))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2186:2186:2186))
        (PORT d[1] (2302:2302:2302) (2222:2222:2222))
        (PORT d[2] (2458:2458:2458) (2486:2486:2486))
        (PORT d[3] (1943:1943:1943) (1970:1970:1970))
        (PORT d[4] (1804:1804:1804) (1781:1781:1781))
        (PORT d[5] (1203:1203:1203) (1217:1217:1217))
        (PORT d[6] (2926:2926:2926) (2872:2872:2872))
        (PORT d[7] (1726:1726:1726) (1681:1681:1681))
        (PORT d[8] (1737:1737:1737) (1688:1688:1688))
        (PORT d[9] (1726:1726:1726) (1669:1669:1669))
        (PORT d[10] (2118:2118:2118) (2057:2057:2057))
        (PORT d[11] (1748:1748:1748) (1699:1699:1699))
        (PORT d[12] (1743:1743:1743) (1697:1697:1697))
        (PORT clk (2166:2166:2166) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2150:2150:2150))
        (PORT d[0] (1289:1289:1289) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2145:2145:2145))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2671:2671:2671))
        (PORT clk (2651:2651:2651) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2277:2277:2277))
        (PORT d[1] (2176:2176:2176) (2188:2188:2188))
        (PORT d[2] (2873:2873:2873) (2852:2852:2852))
        (PORT d[3] (2644:2644:2644) (2720:2720:2720))
        (PORT d[4] (2385:2385:2385) (2349:2349:2349))
        (PORT d[5] (2448:2448:2448) (2467:2467:2467))
        (PORT d[6] (2925:2925:2925) (2844:2844:2844))
        (PORT d[7] (2789:2789:2789) (2835:2835:2835))
        (PORT d[8] (2850:2850:2850) (2889:2889:2889))
        (PORT d[9] (3106:3106:3106) (3155:3155:3155))
        (PORT d[10] (2996:2996:2996) (2939:2939:2939))
        (PORT d[11] (2856:2856:2856) (2907:2907:2907))
        (PORT d[12] (3154:3154:3154) (3073:3073:3073))
        (PORT clk (2648:2648:2648) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (1911:1911:1911))
        (PORT clk (2648:2648:2648) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2617:2617:2617))
        (PORT d[0] (2559:2559:2559) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2618:2618:2618))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2618:2618:2618))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2618:2618:2618))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3276:3276:3276))
        (PORT d[1] (4341:4341:4341) (4323:4323:4323))
        (PORT d[2] (2712:2712:2712) (2806:2806:2806))
        (PORT d[3] (2275:2275:2275) (2330:2330:2330))
        (PORT d[4] (2834:2834:2834) (2863:2863:2863))
        (PORT d[5] (2698:2698:2698) (2678:2678:2678))
        (PORT d[6] (3230:3230:3230) (3172:3172:3172))
        (PORT d[7] (3599:3599:3599) (3614:3614:3614))
        (PORT d[8] (2821:2821:2821) (2854:2854:2854))
        (PORT d[9] (3102:3102:3102) (3097:3097:3097))
        (PORT d[10] (2759:2759:2759) (2753:2753:2753))
        (PORT d[11] (2486:2486:2486) (2447:2447:2447))
        (PORT d[12] (2774:2774:2774) (2667:2667:2667))
        (PORT clk (2203:2203:2203) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2188:2188:2188))
        (PORT d[0] (2110:2110:2110) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2495:2495:2495))
        (PORT clk (2311:2311:2311) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2561:2561:2561))
        (PORT d[1] (2895:2895:2895) (2934:2934:2934))
        (PORT d[2] (3136:3136:3136) (3162:3162:3162))
        (PORT d[3] (2732:2732:2732) (2730:2730:2730))
        (PORT d[4] (2887:2887:2887) (2960:2960:2960))
        (PORT d[5] (3461:3461:3461) (3473:3473:3473))
        (PORT d[6] (2989:2989:2989) (3048:3048:3048))
        (PORT d[7] (3013:3013:3013) (3018:3018:3018))
        (PORT d[8] (3348:3348:3348) (3329:3329:3329))
        (PORT d[9] (3346:3346:3346) (3327:3327:3327))
        (PORT d[10] (3271:3271:3271) (3316:3316:3316))
        (PORT d[11] (3054:3054:3054) (3077:3077:3077))
        (PORT d[12] (2987:2987:2987) (2996:2996:2996))
        (PORT clk (2308:2308:2308) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2609:2609:2609))
        (PORT clk (2308:2308:2308) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2292:2292:2292))
        (PORT d[0] (3227:3227:3227) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3234:3234:3234))
        (PORT d[1] (3595:3595:3595) (3520:3520:3520))
        (PORT d[2] (3330:3330:3330) (3424:3424:3424))
        (PORT d[3] (3393:3393:3393) (3484:3484:3484))
        (PORT d[4] (2713:2713:2713) (2796:2796:2796))
        (PORT d[5] (2856:2856:2856) (2918:2918:2918))
        (PORT d[6] (4043:4043:4043) (4067:4067:4067))
        (PORT d[7] (3178:3178:3178) (3190:3190:3190))
        (PORT d[8] (3255:3255:3255) (3209:3209:3209))
        (PORT d[9] (3184:3184:3184) (3187:3187:3187))
        (PORT d[10] (3136:3136:3136) (3132:3132:3132))
        (PORT d[11] (3288:3288:3288) (3316:3316:3316))
        (PORT d[12] (3172:3172:3172) (3193:3193:3193))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (PORT d[0] (2653:2653:2653) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1554:1554:1554))
        (PORT datab (5745:5745:5745) (5649:5649:5649))
        (PORT datac (4309:4309:4309) (4324:4324:4324))
        (PORT datad (3068:3068:3068) (2979:2979:2979))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1675:1675:1675))
        (PORT datab (5744:5744:5744) (5649:5649:5649))
        (PORT datac (1816:1816:1816) (1723:1723:1723))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (381:381:381))
        (PORT datab (3689:3689:3689) (3682:3682:3682))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2909:2909:2909) (2910:2910:2910))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2077:2077:2077))
        (PORT clk (2608:2608:2608) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2693:2693:2693))
        (PORT d[1] (2232:2232:2232) (2175:2175:2175))
        (PORT d[2] (2498:2498:2498) (2541:2541:2541))
        (PORT d[3] (2162:2162:2162) (2195:2195:2195))
        (PORT d[4] (2231:2231:2231) (2279:2279:2279))
        (PORT d[5] (2675:2675:2675) (2678:2678:2678))
        (PORT d[6] (2218:2218:2218) (2270:2270:2270))
        (PORT d[7] (2778:2778:2778) (2797:2797:2797))
        (PORT d[8] (2375:2375:2375) (2376:2376:2376))
        (PORT d[9] (2633:2633:2633) (2601:2601:2601))
        (PORT d[10] (2445:2445:2445) (2470:2470:2470))
        (PORT d[11] (2120:2120:2120) (2156:2156:2156))
        (PORT d[12] (3426:3426:3426) (3454:3454:3454))
        (PORT clk (2605:2605:2605) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2167:2167:2167))
        (PORT clk (2605:2605:2605) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2601:2601:2601))
        (PORT d[0] (2761:2761:2761) (2665:2665:2665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2938:2938:2938))
        (PORT d[1] (3223:3223:3223) (3138:3138:3138))
        (PORT d[2] (4453:4453:4453) (4586:4586:4586))
        (PORT d[3] (3645:3645:3645) (3686:3686:3686))
        (PORT d[4] (2672:2672:2672) (2739:2739:2739))
        (PORT d[5] (2481:2481:2481) (2506:2506:2506))
        (PORT d[6] (3956:3956:3956) (3949:3949:3949))
        (PORT d[7] (2949:2949:2949) (2976:2976:2976))
        (PORT d[8] (2773:2773:2773) (2771:2771:2771))
        (PORT d[9] (3169:3169:3169) (3176:3176:3176))
        (PORT d[10] (2829:2829:2829) (2859:2859:2859))
        (PORT d[11] (2768:2768:2768) (2771:2771:2771))
        (PORT d[12] (2863:2863:2863) (2877:2877:2877))
        (PORT clk (2151:2151:2151) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2135:2135:2135))
        (PORT d[0] (1936:1936:1936) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2251:2251:2251))
        (PORT clk (2400:2400:2400) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2495:2495:2495))
        (PORT d[1] (3234:3234:3234) (3245:3245:3245))
        (PORT d[2] (2834:2834:2834) (2878:2878:2878))
        (PORT d[3] (1933:1933:1933) (1988:1988:1988))
        (PORT d[4] (1833:1833:1833) (1861:1861:1861))
        (PORT d[5] (2653:2653:2653) (2615:2615:2615))
        (PORT d[6] (2223:2223:2223) (2285:2285:2285))
        (PORT d[7] (2716:2716:2716) (2723:2723:2723))
        (PORT d[8] (3136:3136:3136) (3149:3149:3149))
        (PORT d[9] (2395:2395:2395) (2398:2398:2398))
        (PORT d[10] (2430:2430:2430) (2456:2456:2456))
        (PORT d[11] (2453:2453:2453) (2466:2466:2466))
        (PORT d[12] (2587:2587:2587) (2568:2568:2568))
        (PORT clk (2397:2397:2397) (2394:2394:2394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1715:1715:1715))
        (PORT clk (2397:2397:2397) (2394:2394:2394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2398:2398:2398))
        (PORT d[0] (2375:2375:2375) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2899:2899:2899))
        (PORT d[1] (3663:3663:3663) (3616:3616:3616))
        (PORT d[2] (3727:3727:3727) (3825:3825:3825))
        (PORT d[3] (3640:3640:3640) (3668:3668:3668))
        (PORT d[4] (3659:3659:3659) (3617:3617:3617))
        (PORT d[5] (2156:2156:2156) (2180:2180:2180))
        (PORT d[6] (3781:3781:3781) (3785:3785:3785))
        (PORT d[7] (3152:3152:3152) (3140:3140:3140))
        (PORT d[8] (2884:2884:2884) (2905:2905:2905))
        (PORT d[9] (2780:2780:2780) (2756:2756:2756))
        (PORT d[10] (2814:2814:2814) (2801:2801:2801))
        (PORT d[11] (2641:2641:2641) (2688:2688:2688))
        (PORT d[12] (2594:2594:2594) (2521:2521:2521))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2153:2153:2153))
        (PORT d[0] (1898:1898:1898) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2148:2148:2148))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2445:2445:2445))
        (PORT clk (2253:2253:2253) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2687:2687:2687))
        (PORT d[1] (2883:2883:2883) (2828:2828:2828))
        (PORT d[2] (2876:2876:2876) (2925:2925:2925))
        (PORT d[3] (2793:2793:2793) (2819:2819:2819))
        (PORT d[4] (3297:3297:3297) (3384:3384:3384))
        (PORT d[5] (2808:2808:2808) (2871:2871:2871))
        (PORT d[6] (2610:2610:2610) (2683:2683:2683))
        (PORT d[7] (3151:3151:3151) (3170:3170:3170))
        (PORT d[8] (2744:2744:2744) (2764:2764:2764))
        (PORT d[9] (2999:2999:2999) (2989:2989:2989))
        (PORT d[10] (2900:2900:2900) (2965:2965:2965))
        (PORT d[11] (3097:3097:3097) (3133:3133:3133))
        (PORT d[12] (2990:2990:2990) (2998:2998:2998))
        (PORT clk (2250:2250:2250) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2312:2312:2312))
        (PORT clk (2250:2250:2250) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2221:2221:2221))
        (PORT d[0] (2909:2909:2909) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3363:3363:3363))
        (PORT d[1] (3587:3587:3587) (3517:3517:3517))
        (PORT d[2] (3606:3606:3606) (3702:3702:3702))
        (PORT d[3] (3087:3087:3087) (3186:3186:3186))
        (PORT d[4] (2740:2740:2740) (2830:2830:2830))
        (PORT d[5] (2878:2878:2878) (2939:2939:2939))
        (PORT d[6] (4435:4435:4435) (4378:4378:4378))
        (PORT d[7] (3258:3258:3258) (3287:3287:3287))
        (PORT d[8] (3348:3348:3348) (3329:3329:3329))
        (PORT d[9] (3177:3177:3177) (3188:3188:3188))
        (PORT d[10] (3191:3191:3191) (3204:3204:3204))
        (PORT d[11] (3022:3022:3022) (3081:3081:3081))
        (PORT d[12] (2905:2905:2905) (2941:2941:2941))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (PORT d[0] (2369:2369:2369) (2354:2354:2354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2517:2517:2517))
        (PORT clk (2311:2311:2311) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2171:2171:2171))
        (PORT d[1] (2894:2894:2894) (2920:2920:2920))
        (PORT d[2] (2530:2530:2530) (2594:2594:2594))
        (PORT d[3] (2172:2172:2172) (2210:2210:2210))
        (PORT d[4] (1878:1878:1878) (1914:1914:1914))
        (PORT d[5] (2680:2680:2680) (2706:2706:2706))
        (PORT d[6] (2273:2273:2273) (2332:2332:2332))
        (PORT d[7] (2601:2601:2601) (2586:2586:2586))
        (PORT d[8] (2825:2825:2825) (2856:2856:2856))
        (PORT d[9] (2438:2438:2438) (2460:2460:2460))
        (PORT d[10] (2568:2568:2568) (2621:2621:2621))
        (PORT d[11] (2361:2361:2361) (2356:2356:2356))
        (PORT d[12] (3034:3034:3034) (3041:3041:3041))
        (PORT clk (2308:2308:2308) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2029:2029:2029))
        (PORT clk (2308:2308:2308) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2295:2295:2295))
        (PORT d[0] (2703:2703:2703) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2891:2891:2891))
        (PORT d[1] (3647:3647:3647) (3618:3618:3618))
        (PORT d[2] (3375:3375:3375) (3479:3479:3479))
        (PORT d[3] (3273:3273:3273) (3320:3320:3320))
        (PORT d[4] (3364:3364:3364) (3337:3337:3337))
        (PORT d[5] (2462:2462:2462) (2477:2477:2477))
        (PORT d[6] (3464:3464:3464) (3478:3478:3478))
        (PORT d[7] (3297:3297:3297) (3334:3334:3334))
        (PORT d[8] (2608:2608:2608) (2643:2643:2643))
        (PORT d[9] (3190:3190:3190) (3184:3184:3184))
        (PORT d[10] (2809:2809:2809) (2811:2811:2811))
        (PORT d[11] (2619:2619:2619) (2678:2678:2678))
        (PORT d[12] (2624:2624:2624) (2570:2570:2570))
        (PORT clk (2177:2177:2177) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (PORT d[0] (2202:2202:2202) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2398:2398:2398) (2273:2273:2273))
        (PORT datab (5742:5742:5742) (5645:5645:5645))
        (PORT datac (4301:4301:4301) (4313:4313:4313))
        (PORT datad (1236:1236:1236) (1145:1145:1145))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3243:3243:3243) (3069:3069:3069))
        (PORT datab (4351:4351:4351) (4355:4355:4355))
        (PORT datac (922:922:922) (851:851:851))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (376:376:376))
        (PORT datab (2937:2937:2937) (2943:2943:2943))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4399:4399:4399) (4230:4230:4230))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2633:2633:2633) (2606:2606:2606))
        (PORT datad (2157:2157:2157) (2062:2062:2062))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3890:3890:3890) (4080:4080:4080))
        (PORT datab (2071:2071:2071) (2040:2040:2040))
        (PORT datac (1324:1324:1324) (1302:1302:1302))
        (PORT datad (1267:1267:1267) (1228:1228:1228))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4161:4161:4161) (4281:4281:4281))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2043:2043:2043) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2663:2663:2663))
        (PORT clk (3193:3193:3193) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2430:2430:2430))
        (PORT d[1] (2803:2803:2803) (2812:2812:2812))
        (PORT d[2] (2760:2760:2760) (2857:2857:2857))
        (PORT d[3] (3288:3288:3288) (3380:3380:3380))
        (PORT d[4] (2731:2731:2731) (2810:2810:2810))
        (PORT d[5] (3145:3145:3145) (3157:3157:3157))
        (PORT d[6] (3041:3041:3041) (3150:3150:3150))
        (PORT d[7] (2843:2843:2843) (2879:2879:2879))
        (PORT d[8] (2729:2729:2729) (2816:2816:2816))
        (PORT d[9] (3537:3537:3537) (3569:3569:3569))
        (PORT d[10] (2467:2467:2467) (2509:2509:2509))
        (PORT d[11] (3389:3389:3389) (3490:3490:3490))
        (PORT d[12] (3506:3506:3506) (3553:3553:3553))
        (PORT clk (3190:3190:3190) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2263:2263:2263))
        (PORT clk (3190:3190:3190) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3193:3193:3193) (3239:3239:3239))
        (PORT d[0] (2879:2879:2879) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3240:3240:3240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2870:2870:2870))
        (PORT d[1] (3750:3750:3750) (3746:3746:3746))
        (PORT d[2] (2847:2847:2847) (2866:2866:2866))
        (PORT d[3] (3384:3384:3384) (3452:3452:3452))
        (PORT d[4] (3490:3490:3490) (3635:3635:3635))
        (PORT d[5] (3049:3049:3049) (3049:3049:3049))
        (PORT d[6] (3689:3689:3689) (3670:3670:3670))
        (PORT d[7] (3349:3349:3349) (3301:3301:3301))
        (PORT d[8] (1941:1941:1941) (1976:1976:1976))
        (PORT d[9] (2505:2505:2505) (2520:2520:2520))
        (PORT d[10] (2782:2782:2782) (2787:2787:2787))
        (PORT d[11] (3015:3015:3015) (2975:2975:2975))
        (PORT d[12] (2409:2409:2409) (2385:2385:2385))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2153:2153:2153))
        (PORT d[0] (2163:2163:2163) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2148:2148:2148))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2646:2646:2646))
        (PORT clk (3073:3073:3073) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2427:2427:2427))
        (PORT d[1] (2694:2694:2694) (2670:2670:2670))
        (PORT d[2] (2740:2740:2740) (2844:2844:2844))
        (PORT d[3] (3277:3277:3277) (3368:3368:3368))
        (PORT d[4] (3007:3007:3007) (3060:3060:3060))
        (PORT d[5] (2869:2869:2869) (2895:2895:2895))
        (PORT d[6] (3355:3355:3355) (3456:3456:3456))
        (PORT d[7] (2844:2844:2844) (2878:2878:2878))
        (PORT d[8] (2658:2658:2658) (2731:2731:2731))
        (PORT d[9] (3583:3583:3583) (3656:3656:3656))
        (PORT d[10] (2519:2519:2519) (2557:2557:2557))
        (PORT d[11] (2996:2996:2996) (3097:3097:3097))
        (PORT d[12] (3818:3818:3818) (3846:3846:3846))
        (PORT clk (3070:3070:3070) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2583:2583:2583))
        (PORT clk (3070:3070:3070) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3060:3060:3060))
        (PORT d[0] (3205:3205:3205) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2866:2866:2866))
        (PORT d[1] (4014:4014:4014) (4009:4009:4009))
        (PORT d[2] (2847:2847:2847) (2872:2872:2872))
        (PORT d[3] (3362:3362:3362) (3428:3428:3428))
        (PORT d[4] (3544:3544:3544) (3689:3689:3689))
        (PORT d[5] (3085:3085:3085) (3082:3082:3082))
        (PORT d[6] (3695:3695:3695) (3676:3676:3676))
        (PORT d[7] (3348:3348:3348) (3290:3290:3290))
        (PORT d[8] (1930:1930:1930) (1967:1967:1967))
        (PORT d[9] (2803:2803:2803) (2790:2790:2790))
        (PORT d[10] (2850:2850:2850) (2850:2850:2850))
        (PORT d[11] (2992:2992:2992) (2944:2944:2944))
        (PORT d[12] (2695:2695:2695) (2664:2664:2664))
        (PORT clk (2170:2170:2170) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (PORT d[0] (2262:2262:2262) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (677:677:677))
        (PORT datab (2858:2858:2858) (2798:2798:2798))
        (PORT datac (2583:2583:2583) (2517:2517:2517))
        (PORT datad (1265:1265:1265) (1183:1183:1183))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3059:3059:3059))
        (PORT clk (3540:3540:3540) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2792:2792:2792))
        (PORT d[1] (3182:3182:3182) (3209:3209:3209))
        (PORT d[2] (3099:3099:3099) (3203:3203:3203))
        (PORT d[3] (3827:3827:3827) (3959:3959:3959))
        (PORT d[4] (3080:3080:3080) (3151:3151:3151))
        (PORT d[5] (4054:4054:4054) (4012:4012:4012))
        (PORT d[6] (3464:3464:3464) (3597:3597:3597))
        (PORT d[7] (3661:3661:3661) (3747:3747:3747))
        (PORT d[8] (2379:2379:2379) (2465:2465:2465))
        (PORT d[9] (3540:3540:3540) (3581:3581:3581))
        (PORT d[10] (3225:3225:3225) (3259:3259:3259))
        (PORT d[11] (3676:3676:3676) (3778:3778:3778))
        (PORT d[12] (4470:4470:4470) (4505:4505:4505))
        (PORT clk (3537:3537:3537) (3582:3582:3582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2503:2503:2503))
        (PORT clk (3537:3537:3537) (3582:3582:3582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3540:3540:3540) (3586:3586:3586))
        (PORT d[0] (3066:3066:3066) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3541:3541:3541) (3587:3587:3587))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3541:3541:3541) (3587:3587:3587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3541:3541:3541) (3587:3587:3587))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3541:3541:3541) (3587:3587:3587))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3426:3426:3426))
        (PORT d[1] (3654:3654:3654) (3626:3626:3626))
        (PORT d[2] (3562:3562:3562) (3602:3602:3602))
        (PORT d[3] (3720:3720:3720) (3822:3822:3822))
        (PORT d[4] (3499:3499:3499) (3641:3641:3641))
        (PORT d[5] (3267:3267:3267) (3320:3320:3320))
        (PORT d[6] (3892:3892:3892) (3833:3833:3833))
        (PORT d[7] (3086:3086:3086) (3062:3062:3062))
        (PORT d[8] (2590:2590:2590) (2630:2630:2630))
        (PORT d[9] (2623:2623:2623) (2662:2662:2662))
        (PORT d[10] (3237:3237:3237) (3255:3255:3255))
        (PORT d[11] (2783:2783:2783) (2793:2793:2793))
        (PORT d[12] (2799:2799:2799) (2785:2785:2785))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (PORT d[0] (2405:2405:2405) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2782:2782:2782))
        (PORT clk (3024:3024:3024) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2419:2419:2419))
        (PORT d[1] (2789:2789:2789) (2797:2797:2797))
        (PORT d[2] (2786:2786:2786) (2883:2883:2883))
        (PORT d[3] (3022:3022:3022) (3136:3136:3136))
        (PORT d[4] (2730:2730:2730) (2809:2809:2809))
        (PORT d[5] (2843:2843:2843) (2875:2875:2875))
        (PORT d[6] (3382:3382:3382) (3476:3476:3476))
        (PORT d[7] (2884:2884:2884) (2916:2916:2916))
        (PORT d[8] (2703:2703:2703) (2791:2791:2791))
        (PORT d[9] (3916:3916:3916) (3977:3977:3977))
        (PORT d[10] (2855:2855:2855) (2908:2908:2908))
        (PORT d[11] (2922:2922:2922) (3019:3019:3019))
        (PORT d[12] (3479:3479:3479) (3530:3530:3530))
        (PORT clk (3021:3021:3021) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2384:2384:2384))
        (PORT clk (3021:3021:3021) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3024:3024:3024))
        (PORT d[0] (3008:3008:3008) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3154:3154:3154))
        (PORT d[1] (3750:3750:3750) (3746:3746:3746))
        (PORT d[2] (2458:2458:2458) (2494:2494:2494))
        (PORT d[3] (3383:3383:3383) (3451:3451:3451))
        (PORT d[4] (3498:3498:3498) (3641:3641:3641))
        (PORT d[5] (3049:3049:3049) (3049:3049:3049))
        (PORT d[6] (3648:3648:3648) (3630:3630:3630))
        (PORT d[7] (2751:2751:2751) (2743:2743:2743))
        (PORT d[8] (1955:1955:1955) (1991:1991:1991))
        (PORT d[9] (2778:2778:2778) (2783:2783:2783))
        (PORT d[10] (2805:2805:2805) (2806:2806:2806))
        (PORT d[11] (2702:2702:2702) (2678:2678:2678))
        (PORT d[12] (2449:2449:2449) (2425:2425:2425))
        (PORT clk (2166:2166:2166) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2157:2157:2157))
        (PORT d[0] (2188:2188:2188) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (375:375:375))
        (PORT datab (1700:1700:1700) (1575:1575:1575))
        (PORT datac (2586:2586:2586) (2522:2522:2522))
        (PORT datad (688:688:688) (647:647:647))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2983:2983:2983))
        (PORT clk (3421:3421:3421) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3233:3233:3233))
        (PORT d[1] (2836:2836:2836) (2870:2870:2870))
        (PORT d[2] (3096:3096:3096) (3199:3199:3199))
        (PORT d[3] (3959:3959:3959) (4073:4073:4073))
        (PORT d[4] (2714:2714:2714) (2801:2801:2801))
        (PORT d[5] (3387:3387:3387) (3370:3370:3370))
        (PORT d[6] (3448:3448:3448) (3570:3570:3570))
        (PORT d[7] (3881:3881:3881) (3950:3950:3950))
        (PORT d[8] (2696:2696:2696) (2779:2779:2779))
        (PORT d[9] (3520:3520:3520) (3556:3556:3556))
        (PORT d[10] (2967:2967:2967) (3039:3039:3039))
        (PORT d[11] (4085:4085:4085) (4194:4194:4194))
        (PORT d[12] (4145:4145:4145) (4190:4190:4190))
        (PORT clk (3418:3418:3418) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (3054:3054:3054))
        (PORT clk (3418:3418:3418) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3429:3429:3429))
        (PORT d[0] (3665:3665:3665) (3629:3629:3629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3430:3430:3430))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3430:3430:3430))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3430:3430:3430))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3460:3460:3460))
        (PORT d[1] (3751:3751:3751) (3744:3744:3744))
        (PORT d[2] (3232:3232:3232) (3273:3273:3273))
        (PORT d[3] (3709:3709:3709) (3784:3784:3784))
        (PORT d[4] (3397:3397:3397) (3533:3533:3533))
        (PORT d[5] (2861:2861:2861) (2910:2910:2910))
        (PORT d[6] (4174:4174:4174) (4110:4110:4110))
        (PORT d[7] (3374:3374:3374) (3338:3338:3338))
        (PORT d[8] (2955:2955:2955) (2978:2978:2978))
        (PORT d[9] (3194:3194:3194) (3199:3199:3199))
        (PORT d[10] (3191:3191:3191) (3223:3223:3223))
        (PORT d[11] (3422:3422:3422) (3398:3398:3398))
        (PORT d[12] (3053:3053:3053) (3045:3045:3045))
        (PORT clk (2186:2186:2186) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2174:2174:2174))
        (PORT d[0] (2362:2362:2362) (2339:2339:2339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3041:3041:3041))
        (PORT clk (3423:3423:3423) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2887:2887:2887))
        (PORT d[1] (2830:2830:2830) (2873:2873:2873))
        (PORT d[2] (3340:3340:3340) (3401:3401:3401))
        (PORT d[3] (4266:4266:4266) (4364:4364:4364))
        (PORT d[4] (3031:3031:3031) (3098:3098:3098))
        (PORT d[5] (3674:3674:3674) (3646:3646:3646))
        (PORT d[6] (3362:3362:3362) (3485:3485:3485))
        (PORT d[7] (3953:3953:3953) (4026:4026:4026))
        (PORT d[8] (2674:2674:2674) (2757:2757:2757))
        (PORT d[9] (3812:3812:3812) (3825:3825:3825))
        (PORT d[10] (3236:3236:3236) (3293:3293:3293))
        (PORT d[11] (3366:3366:3366) (3476:3476:3476))
        (PORT d[12] (4146:4146:4146) (4191:4191:4191))
        (PORT clk (3420:3420:3420) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2723:2723:2723))
        (PORT clk (3420:3420:3420) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3423:3423:3423) (3433:3433:3433))
        (PORT d[0] (3307:3307:3307) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3424:3424:3424) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3424:3424:3424) (3434:3434:3434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3424:3424:3424) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3424:3424:3424) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3420:3420:3420))
        (PORT d[1] (3749:3749:3749) (3742:3742:3742))
        (PORT d[2] (3221:3221:3221) (3277:3277:3277))
        (PORT d[3] (3465:3465:3465) (3589:3589:3589))
        (PORT d[4] (3709:3709:3709) (3817:3817:3817))
        (PORT d[5] (3490:3490:3490) (3526:3526:3526))
        (PORT d[6] (4231:4231:4231) (4164:4164:4164))
        (PORT d[7] (3358:3358:3358) (3317:3317:3317))
        (PORT d[8] (2700:2700:2700) (2749:2749:2749))
        (PORT d[9] (2891:2891:2891) (2918:2918:2918))
        (PORT d[10] (3246:3246:3246) (3269:3269:3269))
        (PORT d[11] (3457:3457:3457) (3426:3426:3426))
        (PORT d[12] (2763:2763:2763) (2751:2751:2751))
        (PORT clk (2184:2184:2184) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (PORT d[0] (2440:2440:2440) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2673:2673:2673))
        (PORT clk (2818:2818:2818) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2337:2337:2337))
        (PORT d[1] (2693:2693:2693) (2683:2683:2683))
        (PORT d[2] (2926:2926:2926) (2935:2935:2935))
        (PORT d[3] (2869:2869:2869) (2914:2914:2914))
        (PORT d[4] (2339:2339:2339) (2394:2394:2394))
        (PORT d[5] (2799:2799:2799) (2818:2818:2818))
        (PORT d[6] (3303:3303:3303) (3361:3361:3361))
        (PORT d[7] (2793:2793:2793) (2818:2818:2818))
        (PORT d[8] (2775:2775:2775) (2898:2898:2898))
        (PORT d[9] (3479:3479:3479) (3544:3544:3544))
        (PORT d[10] (3125:3125:3125) (3142:3142:3142))
        (PORT d[11] (2964:2964:2964) (3031:3031:3031))
        (PORT d[12] (3399:3399:3399) (3404:3404:3404))
        (PORT clk (2815:2815:2815) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2465:2465:2465))
        (PORT clk (2815:2815:2815) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2818:2818:2818) (2840:2840:2840))
        (PORT d[0] (3036:3036:3036) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2841:2841:2841))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3128:3128:3128))
        (PORT d[1] (4640:4640:4640) (4598:4598:4598))
        (PORT d[2] (2915:2915:2915) (2987:2987:2987))
        (PORT d[3] (2738:2738:2738) (2829:2829:2829))
        (PORT d[4] (3242:3242:3242) (3298:3298:3298))
        (PORT d[5] (2758:2758:2758) (2772:2772:2772))
        (PORT d[6] (3309:3309:3309) (3272:3272:3272))
        (PORT d[7] (3505:3505:3505) (3506:3506:3506))
        (PORT d[8] (2404:2404:2404) (2411:2411:2411))
        (PORT d[9] (2755:2755:2755) (2761:2761:2761))
        (PORT d[10] (2587:2587:2587) (2518:2518:2518))
        (PORT d[11] (2865:2865:2865) (2768:2768:2768))
        (PORT d[12] (2490:2490:2490) (2366:2366:2366))
        (PORT clk (2183:2183:2183) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2169:2169:2169))
        (PORT d[0] (2236:2236:2236) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2164:2164:2164))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2626:2626:2626))
        (PORT clk (3057:3057:3057) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2426:2426:2426))
        (PORT d[1] (2452:2452:2452) (2474:2474:2474))
        (PORT d[2] (2765:2765:2765) (2860:2860:2860))
        (PORT d[3] (3278:3278:3278) (3374:3374:3374))
        (PORT d[4] (2747:2747:2747) (2823:2823:2823))
        (PORT d[5] (3105:3105:3105) (3121:3121:3121))
        (PORT d[6] (3044:3044:3044) (3154:3154:3154))
        (PORT d[7] (2850:2850:2850) (2885:2885:2885))
        (PORT d[8] (2696:2696:2696) (2783:2783:2783))
        (PORT d[9] (3591:3591:3591) (3665:3665:3665))
        (PORT d[10] (2906:2906:2906) (2983:2983:2983))
        (PORT d[11] (3008:3008:3008) (3110:3110:3110))
        (PORT d[12] (3798:3798:3798) (3830:3830:3830))
        (PORT clk (3054:3054:3054) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2668:2668:2668))
        (PORT clk (3054:3054:3054) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3055:3055:3055))
        (PORT d[0] (3339:3339:3339) (3208:3208:3208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3208:3208:3208))
        (PORT d[1] (3994:3994:3994) (3991:3991:3991))
        (PORT d[2] (3379:3379:3379) (3368:3368:3368))
        (PORT d[3] (3376:3376:3376) (3443:3443:3443))
        (PORT d[4] (3502:3502:3502) (3644:3644:3644))
        (PORT d[5] (3042:3042:3042) (3041:3041:3041))
        (PORT d[6] (3360:3360:3360) (3358:3358:3358))
        (PORT d[7] (3406:3406:3406) (3346:3346:3346))
        (PORT d[8] (1929:1929:1929) (1966:1966:1966))
        (PORT d[9] (2472:2472:2472) (2495:2495:2495))
        (PORT d[10] (2819:2819:2819) (2820:2820:2820))
        (PORT d[11] (3012:3012:3012) (2966:2966:2966))
        (PORT d[12] (2752:2752:2752) (2720:2720:2720))
        (PORT clk (2168:2168:2168) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (PORT d[0] (2262:2262:2262) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1884:1884:1884))
        (PORT datab (2856:2856:2856) (2795:2795:2795))
        (PORT datac (2587:2587:2587) (2523:2523:2523))
        (PORT datad (685:685:685) (644:644:644))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (1917:1917:1917))
        (PORT datab (2163:2163:2163) (1944:1944:1944))
        (PORT datac (2590:2590:2590) (2527:2527:2527))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5109:5109:5109) (5023:5023:5023))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (3362:3362:3362) (3381:3381:3381))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2589:2589:2589))
        (PORT clk (2742:2742:2742) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2309:2309:2309))
        (PORT d[1] (2119:2119:2119) (2131:2131:2131))
        (PORT d[2] (2208:2208:2208) (2206:2206:2206))
        (PORT d[3] (2357:2357:2357) (2447:2447:2447))
        (PORT d[4] (2008:2008:2008) (1982:1982:1982))
        (PORT d[5] (2438:2438:2438) (2452:2452:2452))
        (PORT d[6] (2294:2294:2294) (2241:2241:2241))
        (PORT d[7] (2088:2088:2088) (2071:2071:2071))
        (PORT d[8] (2839:2839:2839) (2874:2874:2874))
        (PORT d[9] (2641:2641:2641) (2607:2607:2607))
        (PORT d[10] (2316:2316:2316) (2275:2275:2275))
        (PORT d[11] (2034:2034:2034) (1990:1990:1990))
        (PORT d[12] (2763:2763:2763) (2717:2717:2717))
        (PORT clk (2739:2739:2739) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2218:2218:2218))
        (PORT clk (2739:2739:2739) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2745:2745:2745))
        (PORT d[0] (2890:2890:2890) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2746:2746:2746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2746:2746:2746))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2746:2746:2746))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3149:3149:3149))
        (PORT d[1] (4072:4072:4072) (4067:4067:4067))
        (PORT d[2] (2173:2173:2173) (2210:2210:2210))
        (PORT d[3] (2283:2283:2283) (2307:2307:2307))
        (PORT d[4] (3083:3083:3083) (3096:3096:3096))
        (PORT d[5] (3045:3045:3045) (3014:3014:3014))
        (PORT d[6] (3220:3220:3220) (3171:3171:3171))
        (PORT d[7] (2389:2389:2389) (2325:2325:2325))
        (PORT d[8] (2870:2870:2870) (2897:2897:2897))
        (PORT d[9] (2291:2291:2291) (2229:2229:2229))
        (PORT d[10] (2558:2558:2558) (2511:2511:2511))
        (PORT d[11] (2728:2728:2728) (2669:2669:2669))
        (PORT d[12] (2257:2257:2257) (2156:2156:2156))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (1908:1908:1908) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (3033:3033:3033))
        (PORT clk (3585:3585:3585) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2849:2849:2849))
        (PORT d[1] (2867:2867:2867) (2896:2896:2896))
        (PORT d[2] (3157:3157:3157) (3249:3249:3249))
        (PORT d[3] (3679:3679:3679) (3788:3788:3788))
        (PORT d[4] (3062:3062:3062) (3133:3133:3133))
        (PORT d[5] (3701:3701:3701) (3672:3672:3672))
        (PORT d[6] (3522:3522:3522) (3653:3653:3653))
        (PORT d[7] (3483:3483:3483) (3497:3497:3497))
        (PORT d[8] (2715:2715:2715) (2794:2794:2794))
        (PORT d[9] (3436:3436:3436) (3424:3424:3424))
        (PORT d[10] (3224:3224:3224) (3258:3258:3258))
        (PORT d[11] (3904:3904:3904) (3973:3973:3973))
        (PORT d[12] (3779:3779:3779) (3834:3834:3834))
        (PORT clk (3582:3582:3582) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (2989:2989:2989))
        (PORT clk (3582:3582:3582) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3585:3585:3585) (3643:3643:3643))
        (PORT d[0] (3597:3597:3597) (3543:3543:3543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3586:3586:3586) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3586:3586:3586) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3586:3586:3586) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3586:3586:3586) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3167:3167:3167))
        (PORT d[1] (3694:3694:3694) (3680:3680:3680))
        (PORT d[2] (3563:3563:3563) (3603:3603:3603))
        (PORT d[3] (3720:3720:3720) (3821:3821:3821))
        (PORT d[4] (3498:3498:3498) (3640:3640:3640))
        (PORT d[5] (3584:3584:3584) (3634:3634:3634))
        (PORT d[6] (4230:4230:4230) (4150:4150:4150))
        (PORT d[7] (3034:3034:3034) (3006:3006:3006))
        (PORT d[8] (2635:2635:2635) (2669:2669:2669))
        (PORT d[9] (2592:2592:2592) (2632:2632:2632))
        (PORT d[10] (3407:3407:3407) (3377:3377:3377))
        (PORT d[11] (2787:2787:2787) (2795:2795:2795))
        (PORT d[12] (2698:2698:2698) (2679:2679:2679))
        (PORT clk (2170:2170:2170) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (PORT d[0] (2317:2317:2317) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2422:2422:2422) (2302:2302:2302))
        (PORT datab (2854:2854:2854) (2794:2794:2794))
        (PORT datac (2589:2589:2589) (2525:2525:2525))
        (PORT datad (2072:2072:2072) (1854:1854:1854))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2524:2524:2524))
        (PORT clk (3279:3279:3279) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2759:2759:2759))
        (PORT d[1] (3115:3115:3115) (3136:3136:3136))
        (PORT d[2] (2414:2414:2414) (2491:2491:2491))
        (PORT d[3] (2998:2998:2998) (3092:3092:3092))
        (PORT d[4] (2941:2941:2941) (3001:3001:3001))
        (PORT d[5] (3009:3009:3009) (3000:3000:3000))
        (PORT d[6] (3044:3044:3044) (3158:3158:3158))
        (PORT d[7] (2423:2423:2423) (2416:2416:2416))
        (PORT d[8] (1902:1902:1902) (1957:1957:1957))
        (PORT d[9] (3410:3410:3410) (3426:3426:3426))
        (PORT d[10] (2790:2790:2790) (2814:2814:2814))
        (PORT d[11] (3304:3304:3304) (3398:3398:3398))
        (PORT d[12] (3063:3063:3063) (3087:3087:3087))
        (PORT clk (3276:3276:3276) (3351:3351:3351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2214:2214:2214))
        (PORT clk (3276:3276:3276) (3351:3351:3351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3279:3279:3279) (3355:3355:3355))
        (PORT d[0] (2821:2821:2821) (2744:2744:2744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3356:3356:3356))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3356:3356:3356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3356:3356:3356))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3356:3356:3356))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2762:2762:2762))
        (PORT d[1] (4035:4035:4035) (4016:4016:4016))
        (PORT d[2] (2560:2560:2560) (2608:2608:2608))
        (PORT d[3] (4333:4333:4333) (4358:4358:4358))
        (PORT d[4] (3111:3111:3111) (3221:3221:3221))
        (PORT d[5] (2801:2801:2801) (2799:2799:2799))
        (PORT d[6] (3361:3361:3361) (3329:3329:3329))
        (PORT d[7] (3028:3028:3028) (2974:2974:2974))
        (PORT d[8] (1928:1928:1928) (1960:1960:1960))
        (PORT d[9] (2532:2532:2532) (2535:2535:2535))
        (PORT d[10] (2403:2403:2403) (2390:2390:2390))
        (PORT d[11] (2703:2703:2703) (2672:2672:2672))
        (PORT d[12] (2701:2701:2701) (2656:2656:2656))
        (PORT clk (2117:2117:2117) (2105:2105:2105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2105:2105:2105))
        (PORT d[0] (1920:1920:1920) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2100:2100:2100))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2380:2380:2380))
        (PORT clk (2659:2659:2659) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2004:2004:2004))
        (PORT d[1] (2050:2050:2050) (2024:2024:2024))
        (PORT d[2] (2491:2491:2491) (2480:2480:2480))
        (PORT d[3] (2597:2597:2597) (2668:2668:2668))
        (PORT d[4] (1710:1710:1710) (1700:1700:1700))
        (PORT d[5] (2454:2454:2454) (2472:2472:2472))
        (PORT d[6] (2334:2334:2334) (2279:2279:2279))
        (PORT d[7] (2114:2114:2114) (2095:2095:2095))
        (PORT d[8] (2872:2872:2872) (2906:2906:2906))
        (PORT d[9] (2654:2654:2654) (2618:2618:2618))
        (PORT d[10] (2337:2337:2337) (2302:2302:2302))
        (PORT d[11] (2280:2280:2280) (2221:2221:2221))
        (PORT d[12] (2730:2730:2730) (2687:2687:2687))
        (PORT clk (2656:2656:2656) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2153:2153:2153))
        (PORT clk (2656:2656:2656) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2626:2626:2626))
        (PORT d[0] (2823:2823:2823) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3175:3175:3175))
        (PORT d[1] (4072:4072:4072) (4068:4068:4068))
        (PORT d[2] (2160:2160:2160) (2202:2202:2202))
        (PORT d[3] (2265:2265:2265) (2289:2289:2289))
        (PORT d[4] (2810:2810:2810) (2835:2835:2835))
        (PORT d[5] (3096:3096:3096) (3062:3062:3062))
        (PORT d[6] (3167:3167:3167) (3105:3105:3105))
        (PORT d[7] (2716:2716:2716) (2634:2634:2634))
        (PORT d[8] (2236:2236:2236) (2296:2296:2296))
        (PORT d[9] (2600:2600:2600) (2523:2523:2523))
        (PORT d[10] (3066:3066:3066) (3044:3044:3044))
        (PORT d[11] (2442:2442:2442) (2404:2404:2404))
        (PORT d[12] (2862:2862:2862) (2744:2744:2744))
        (PORT clk (2186:2186:2186) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2174:2174:2174))
        (PORT d[0] (1611:1611:1611) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (2854:2854:2854) (2793:2793:2793))
        (PORT datac (1170:1170:1170) (1093:1093:1093))
        (PORT datad (1857:1857:1857) (1768:1768:1768))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2321:2321:2321))
        (PORT clk (3066:3066:3066) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2603:2603:2603))
        (PORT d[1] (2186:2186:2186) (2212:2212:2212))
        (PORT d[2] (2149:2149:2149) (2174:2174:2174))
        (PORT d[3] (2643:2643:2643) (2732:2732:2732))
        (PORT d[4] (1943:1943:1943) (1975:1975:1975))
        (PORT d[5] (2274:2274:2274) (2191:2191:2191))
        (PORT d[6] (3003:3003:3003) (2872:2872:2872))
        (PORT d[7] (2143:2143:2143) (2176:2176:2176))
        (PORT d[8] (2303:2303:2303) (2369:2369:2369))
        (PORT d[9] (2704:2704:2704) (2705:2705:2705))
        (PORT d[10] (2474:2474:2474) (2497:2497:2497))
        (PORT d[11] (2803:2803:2803) (2851:2851:2851))
        (PORT d[12] (2966:2966:2966) (2951:2951:2951))
        (PORT clk (3063:3063:3063) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2423:2423:2423))
        (PORT clk (3063:3063:3063) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3087:3087:3087))
        (PORT d[0] (3100:3100:3100) (2977:2977:2977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3088:3088:3088))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2682:2682:2682))
        (PORT d[1] (4084:4084:4084) (4079:4079:4079))
        (PORT d[2] (2799:2799:2799) (2798:2798:2798))
        (PORT d[3] (4081:4081:4081) (4132:4132:4132))
        (PORT d[4] (2382:2382:2382) (2471:2471:2471))
        (PORT d[5] (2684:2684:2684) (2676:2676:2676))
        (PORT d[6] (2910:2910:2910) (2862:2862:2862))
        (PORT d[7] (2714:2714:2714) (2621:2621:2621))
        (PORT d[8] (2113:2113:2113) (2124:2124:2124))
        (PORT d[9] (2608:2608:2608) (2528:2528:2528))
        (PORT d[10] (2194:2194:2194) (2102:2102:2102))
        (PORT d[11] (2177:2177:2177) (2039:2039:2039))
        (PORT d[12] (2324:2324:2324) (2279:2279:2279))
        (PORT clk (2135:2135:2135) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2121:2121:2121))
        (PORT d[0] (2067:2067:2067) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2116:2116:2116))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2327:2327:2327))
        (PORT clk (3176:3176:3176) (3208:3208:3208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2901:2901:2901))
        (PORT d[1] (2535:2535:2535) (2449:2449:2449))
        (PORT d[2] (2613:2613:2613) (2658:2658:2658))
        (PORT d[3] (2988:2988:2988) (3062:3062:3062))
        (PORT d[4] (2565:2565:2565) (2609:2609:2609))
        (PORT d[5] (1886:1886:1886) (1812:1812:1812))
        (PORT d[6] (2374:2374:2374) (2271:2271:2271))
        (PORT d[7] (2498:2498:2498) (2520:2520:2520))
        (PORT d[8] (1891:1891:1891) (1945:1945:1945))
        (PORT d[9] (3001:3001:3001) (2985:2985:2985))
        (PORT d[10] (2773:2773:2773) (2774:2774:2774))
        (PORT d[11] (3088:3088:3088) (3112:3112:3112))
        (PORT d[12] (2446:2446:2446) (2342:2342:2342))
        (PORT clk (3173:3173:3173) (3204:3204:3204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1887:1887:1887))
        (PORT clk (3173:3173:3173) (3204:3204:3204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3176:3176:3176) (3208:3208:3208))
        (PORT d[0] (2515:2515:2515) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3209:3209:3209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3209:3209:3209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3209:3209:3209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3209:3209:3209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2564:2564:2564))
        (PORT d[1] (2547:2547:2547) (2450:2450:2450))
        (PORT d[2] (1894:1894:1894) (1928:1928:1928))
        (PORT d[3] (4704:4704:4704) (4733:4733:4733))
        (PORT d[4] (2623:2623:2623) (2690:2690:2690))
        (PORT d[5] (2816:2816:2816) (2734:2734:2734))
        (PORT d[6] (2936:2936:2936) (2891:2891:2891))
        (PORT d[7] (2082:2082:2082) (2016:2016:2016))
        (PORT d[8] (1826:1826:1826) (1814:1814:1814))
        (PORT d[9] (1820:1820:1820) (1692:1692:1692))
        (PORT d[10] (2455:2455:2455) (2474:2474:2474))
        (PORT d[11] (1910:1910:1910) (1804:1804:1804))
        (PORT d[12] (1837:1837:1837) (1705:1705:1705))
        (PORT clk (2168:2168:2168) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (PORT d[0] (1662:1662:1662) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2637:2637:2637) (2569:2569:2569))
        (PORT datab (2376:2376:2376) (2379:2379:2379))
        (PORT datac (1505:1505:1505) (1405:1405:1405))
        (PORT datad (1780:1780:1780) (1659:1659:1659))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2548:2548:2548))
        (PORT clk (2822:2822:2822) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2530:2530:2530))
        (PORT d[1] (3038:3038:3038) (3013:3013:3013))
        (PORT d[2] (2708:2708:2708) (2753:2753:2753))
        (PORT d[3] (2560:2560:2560) (2613:2613:2613))
        (PORT d[4] (2557:2557:2557) (2593:2593:2593))
        (PORT d[5] (2838:2838:2838) (2866:2866:2866))
        (PORT d[6] (2996:2996:2996) (3081:3081:3081))
        (PORT d[7] (2487:2487:2487) (2530:2530:2530))
        (PORT d[8] (2301:2301:2301) (2362:2362:2362))
        (PORT d[9] (2805:2805:2805) (2825:2825:2825))
        (PORT d[10] (2501:2501:2501) (2548:2548:2548))
        (PORT d[11] (2931:2931:2931) (2995:2995:2995))
        (PORT d[12] (3067:3067:3067) (3089:3089:3089))
        (PORT clk (2819:2819:2819) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2355:2355:2355))
        (PORT clk (2819:2819:2819) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2843:2843:2843))
        (PORT d[0] (2977:2977:2977) (2909:2909:2909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2844:2844:2844))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2844:2844:2844))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2844:2844:2844))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2751:2751:2751))
        (PORT d[1] (3740:3740:3740) (3739:3739:3739))
        (PORT d[2] (2773:2773:2773) (2775:2775:2775))
        (PORT d[3] (3380:3380:3380) (3455:3455:3455))
        (PORT d[4] (2675:2675:2675) (2780:2780:2780))
        (PORT d[5] (2822:2822:2822) (2848:2848:2848))
        (PORT d[6] (3302:3302:3302) (3273:3273:3273))
        (PORT d[7] (3157:3157:3157) (3171:3171:3171))
        (PORT d[8] (2179:2179:2179) (2201:2201:2201))
        (PORT d[9] (2337:2337:2337) (2284:2284:2284))
        (PORT d[10] (2710:2710:2710) (2710:2710:2710))
        (PORT d[11] (2508:2508:2508) (2403:2403:2403))
        (PORT d[12] (2356:2356:2356) (2325:2325:2325))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (PORT d[0] (2158:2158:2158) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2682:2682:2682))
        (PORT clk (2789:2789:2789) (2810:2810:2810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2022:2022:2022))
        (PORT d[1] (3037:3037:3037) (3012:3012:3012))
        (PORT d[2] (2716:2716:2716) (2763:2763:2763))
        (PORT d[3] (2321:2321:2321) (2408:2408:2408))
        (PORT d[4] (2255:2255:2255) (2307:2307:2307))
        (PORT d[5] (2856:2856:2856) (2883:2883:2883))
        (PORT d[6] (2981:2981:2981) (3064:3064:3064))
        (PORT d[7] (2831:2831:2831) (2858:2858:2858))
        (PORT d[8] (2275:2275:2275) (2337:2337:2337))
        (PORT d[9] (3105:3105:3105) (3113:3113:3113))
        (PORT d[10] (2534:2534:2534) (2589:2589:2589))
        (PORT d[11] (2555:2555:2555) (2634:2634:2634))
        (PORT d[12] (3571:3571:3571) (3546:3546:3546))
        (PORT clk (2786:2786:2786) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2323:2323:2323))
        (PORT clk (2786:2786:2786) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2789:2789:2789) (2810:2810:2810))
        (PORT d[0] (2944:2944:2944) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2811:2811:2811))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (3603:3603:3603))
        (PORT d[1] (3750:3750:3750) (3738:3738:3738))
        (PORT d[2] (2454:2454:2454) (2477:2477:2477))
        (PORT d[3] (3075:3075:3075) (3152:3152:3152))
        (PORT d[4] (2674:2674:2674) (2778:2778:2778))
        (PORT d[5] (2742:2742:2742) (2768:2768:2768))
        (PORT d[6] (3655:3655:3655) (3615:3615:3615))
        (PORT d[7] (3183:3183:3183) (3194:3194:3194))
        (PORT d[8] (2193:2193:2193) (2218:2218:2218))
        (PORT d[9] (2596:2596:2596) (2522:2522:2522))
        (PORT d[10] (2867:2867:2867) (2805:2805:2805))
        (PORT d[11] (2487:2487:2487) (2385:2385:2385))
        (PORT d[12] (2674:2674:2674) (2632:2632:2632))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (PORT d[0] (2226:2226:2226) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1274:1274:1274) (1181:1181:1181))
        (PORT datac (2335:2335:2335) (2350:2350:2350))
        (PORT datad (1547:1547:1547) (1440:1440:1440))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1181:1181:1181) (1077:1077:1077))
        (PORT datad (5081:5081:5081) (4986:4986:4986))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2661:2661:2661))
        (PORT clk (3764:3764:3764) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3194:3194:3194))
        (PORT d[1] (3185:3185:3185) (3195:3195:3195))
        (PORT d[2] (3075:3075:3075) (3166:3166:3166))
        (PORT d[3] (3784:3784:3784) (3913:3913:3913))
        (PORT d[4] (3403:3403:3403) (3530:3530:3530))
        (PORT d[5] (3044:3044:3044) (3017:3017:3017))
        (PORT d[6] (3825:3825:3825) (3957:3957:3957))
        (PORT d[7] (3162:3162:3162) (3190:3190:3190))
        (PORT d[8] (2261:2261:2261) (2303:2303:2303))
        (PORT d[9] (3954:3954:3954) (4018:4018:4018))
        (PORT d[10] (2570:2570:2570) (2634:2634:2634))
        (PORT d[11] (3723:3723:3723) (3845:3845:3845))
        (PORT d[12] (4239:4239:4239) (4298:4298:4298))
        (PORT clk (3761:3761:3761) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (2951:2951:2951))
        (PORT clk (3761:3761:3761) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3795:3795:3795))
        (PORT d[0] (3605:3605:3605) (3505:3505:3505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3796:3796:3796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3357:3357:3357))
        (PORT d[1] (3364:3364:3364) (3339:3339:3339))
        (PORT d[2] (3179:3179:3179) (3188:3188:3188))
        (PORT d[3] (4154:4154:4154) (4262:4262:4262))
        (PORT d[4] (3015:3015:3015) (3129:3129:3129))
        (PORT d[5] (3522:3522:3522) (3581:3581:3581))
        (PORT d[6] (3834:3834:3834) (3750:3750:3750))
        (PORT d[7] (3368:3368:3368) (3336:3336:3336))
        (PORT d[8] (1974:1974:1974) (2024:2024:2024))
        (PORT d[9] (2543:2543:2543) (2581:2581:2581))
        (PORT d[10] (3140:3140:3140) (3138:3138:3138))
        (PORT d[11] (2735:2735:2735) (2718:2718:2718))
        (PORT d[12] (2733:2733:2733) (2712:2712:2712))
        (PORT clk (2156:2156:2156) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d[0] (2359:2359:2359) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2135:2135:2135))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2242:2242:2242))
        (PORT clk (3496:3496:3496) (3536:3536:3536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3339:3339:3339))
        (PORT d[1] (2829:2829:2829) (2835:2835:2835))
        (PORT d[2] (2731:2731:2731) (2810:2810:2810))
        (PORT d[3] (3655:3655:3655) (3725:3725:3725))
        (PORT d[4] (3049:3049:3049) (3143:3143:3143))
        (PORT d[5] (2990:2990:2990) (2933:2933:2933))
        (PORT d[6] (3063:3063:3063) (3175:3175:3175))
        (PORT d[7] (3027:3027:3027) (3004:3004:3004))
        (PORT d[8] (2227:2227:2227) (2286:2286:2286))
        (PORT d[9] (3312:3312:3312) (3395:3395:3395))
        (PORT d[10] (2487:2487:2487) (2520:2520:2520))
        (PORT d[11] (3529:3529:3529) (3565:3565:3565))
        (PORT d[12] (3997:3997:3997) (4068:4068:4068))
        (PORT clk (3493:3493:3493) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2536:2536:2536))
        (PORT clk (3493:3493:3493) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3496:3496:3496) (3536:3536:3536))
        (PORT d[0] (3174:3174:3174) (3067:3067:3067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3497:3497:3497) (3537:3537:3537))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3497:3497:3497) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3497:3497:3497) (3537:3537:3537))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3497:3497:3497) (3537:3537:3537))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3048:3048:3048))
        (PORT d[1] (2940:2940:2940) (2895:2895:2895))
        (PORT d[2] (2963:2963:2963) (3030:3030:3030))
        (PORT d[3] (4274:4274:4274) (4388:4388:4388))
        (PORT d[4] (2819:2819:2819) (2940:2940:2940))
        (PORT d[5] (3117:3117:3117) (3107:3107:3107))
        (PORT d[6] (3626:3626:3626) (3589:3589:3589))
        (PORT d[7] (2721:2721:2721) (2687:2687:2687))
        (PORT d[8] (1532:1532:1532) (1557:1557:1557))
        (PORT d[9] (1879:1879:1879) (1881:1881:1881))
        (PORT d[10] (2748:2748:2748) (2744:2744:2744))
        (PORT d[11] (2025:2025:2025) (2001:2001:2001))
        (PORT d[12] (2421:2421:2421) (2378:2378:2378))
        (PORT clk (2160:2160:2160) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (PORT d[0] (1856:1856:1856) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (1711:1711:1711))
        (PORT datab (3628:3628:3628) (3617:3617:3617))
        (PORT datac (932:932:932) (855:855:855))
        (PORT datad (4967:4967:4967) (4825:4825:4825))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2688:2688:2688))
        (PORT clk (3625:3625:3625) (3696:3696:3696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3206:3206:3206))
        (PORT d[1] (2868:2868:2868) (2901:2901:2901))
        (PORT d[2] (3038:3038:3038) (3125:3125:3125))
        (PORT d[3] (3455:3455:3455) (3602:3602:3602))
        (PORT d[4] (3430:3430:3430) (3559:3559:3559))
        (PORT d[5] (3340:3340:3340) (3298:3298:3298))
        (PORT d[6] (3870:3870:3870) (4018:4018:4018))
        (PORT d[7] (2529:2529:2529) (2584:2584:2584))
        (PORT d[8] (2249:2249:2249) (2306:2306:2306))
        (PORT d[9] (4207:4207:4207) (4230:4230:4230))
        (PORT d[10] (2817:2817:2817) (2835:2835:2835))
        (PORT d[11] (3437:3437:3437) (3573:3573:3573))
        (PORT d[12] (4265:4265:4265) (4320:4320:4320))
        (PORT clk (3622:3622:3622) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2604:2604:2604))
        (PORT clk (3622:3622:3622) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3625:3625:3625) (3696:3696:3696))
        (PORT d[0] (3223:3223:3223) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3626:3626:3626) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3626:3626:3626) (3697:3697:3697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3626:3626:3626) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3626:3626:3626) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3061:3061:3061))
        (PORT d[1] (3676:3676:3676) (3660:3660:3660))
        (PORT d[2] (3134:3134:3134) (3143:3143:3143))
        (PORT d[3] (3842:3842:3842) (3965:3965:3965))
        (PORT d[4] (3410:3410:3410) (3522:3522:3522))
        (PORT d[5] (3130:3130:3130) (3145:3145:3145))
        (PORT d[6] (3514:3514:3514) (3457:3457:3457))
        (PORT d[7] (3366:3366:3366) (3328:3328:3328))
        (PORT d[8] (2318:2318:2318) (2349:2349:2349))
        (PORT d[9] (2594:2594:2594) (2627:2627:2627))
        (PORT d[10] (3097:3097:3097) (3086:3086:3086))
        (PORT d[11] (2741:2741:2741) (2722:2722:2722))
        (PORT d[12] (2729:2729:2729) (2698:2698:2698))
        (PORT clk (2143:2143:2143) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2132:2132:2132))
        (PORT d[0] (2397:2397:2397) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2127:2127:2127))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2600:2600:2600))
        (PORT clk (3695:3695:3695) (3791:3791:3791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3228:3228:3228))
        (PORT d[1] (3261:3261:3261) (3311:3311:3311))
        (PORT d[2] (3173:3173:3173) (3297:3297:3297))
        (PORT d[3] (3496:3496:3496) (3500:3500:3500))
        (PORT d[4] (3094:3094:3094) (3208:3208:3208))
        (PORT d[5] (3412:3412:3412) (3371:3371:3371))
        (PORT d[6] (3514:3514:3514) (3657:3657:3657))
        (PORT d[7] (3216:3216:3216) (3257:3257:3257))
        (PORT d[8] (2689:2689:2689) (2777:2777:2777))
        (PORT d[9] (3667:3667:3667) (3744:3744:3744))
        (PORT d[10] (2584:2584:2584) (2644:2644:2644))
        (PORT d[11] (4046:4046:4046) (4153:4153:4153))
        (PORT d[12] (4191:4191:4191) (4225:4225:4225))
        (PORT clk (3692:3692:3692) (3787:3787:3787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2339:2339:2339))
        (PORT clk (3692:3692:3692) (3787:3787:3787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3791:3791:3791))
        (PORT d[0] (2945:2945:2945) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3792:3792:3792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3047:3047:3047))
        (PORT d[1] (3266:3266:3266) (3219:3219:3219))
        (PORT d[2] (3361:3361:3361) (3457:3457:3457))
        (PORT d[3] (3884:3884:3884) (4028:4028:4028))
        (PORT d[4] (3159:3159:3159) (3290:3290:3290))
        (PORT d[5] (3862:3862:3862) (3911:3911:3911))
        (PORT d[6] (4193:4193:4193) (4105:4105:4105))
        (PORT d[7] (2673:2673:2673) (2632:2632:2632))
        (PORT d[8] (1954:1954:1954) (2009:2009:2009))
        (PORT d[9] (2257:2257:2257) (2281:2281:2281))
        (PORT d[10] (2828:2828:2828) (2847:2847:2847))
        (PORT d[11] (2418:2418:2418) (2418:2418:2418))
        (PORT d[12] (2661:2661:2661) (2634:2634:2634))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (PORT d[0] (2029:2029:2029) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1785:1785:1785) (1667:1667:1667))
        (PORT datac (3588:3588:3588) (3580:3580:3580))
        (PORT datad (1983:1983:1983) (1864:1864:1864))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2612:2612:2612))
        (PORT clk (3693:3693:3693) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (3154:3154:3154))
        (PORT d[1] (2823:2823:2823) (2844:2844:2844))
        (PORT d[2] (3515:3515:3515) (3615:3615:3615))
        (PORT d[3] (3493:3493:3493) (3501:3501:3501))
        (PORT d[4] (3375:3375:3375) (3478:3478:3478))
        (PORT d[5] (3277:3277:3277) (3226:3226:3226))
        (PORT d[6] (3817:3817:3817) (3939:3939:3939))
        (PORT d[7] (2878:2878:2878) (2924:2924:2924))
        (PORT d[8] (2231:2231:2231) (2281:2281:2281))
        (PORT d[9] (3961:3961:3961) (4024:4024:4024))
        (PORT d[10] (2597:2597:2597) (2653:2653:2653))
        (PORT d[11] (3729:3729:3729) (3853:3853:3853))
        (PORT d[12] (3613:3613:3613) (3712:3712:3712))
        (PORT clk (3690:3690:3690) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2329:2329:2329))
        (PORT clk (3690:3690:3690) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3789:3789:3789))
        (PORT d[0] (2930:2930:2930) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2801:2801:2801))
        (PORT d[1] (3363:3363:3363) (3336:3336:3336))
        (PORT d[2] (3155:3155:3155) (3164:3164:3164))
        (PORT d[3] (4168:4168:4168) (4277:4277:4277))
        (PORT d[4] (3121:3121:3121) (3238:3238:3238))
        (PORT d[5] (3580:3580:3580) (3638:3638:3638))
        (PORT d[6] (3875:3875:3875) (3793:3793:3793))
        (PORT d[7] (3684:3684:3684) (3631:3631:3631))
        (PORT d[8] (2005:2005:2005) (2055:2055:2055))
        (PORT d[9] (2520:2520:2520) (2549:2549:2549))
        (PORT d[10] (2887:2887:2887) (2925:2925:2925))
        (PORT d[11] (2786:2786:2786) (2765:2765:2765))
        (PORT d[12] (2791:2791:2791) (2767:2767:2767))
        (PORT clk (2161:2161:2161) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d[0] (2180:2180:2180) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2651:2651:2651))
        (PORT clk (3762:3762:3762) (3793:3793:3793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3180:3180:3180))
        (PORT d[1] (3157:3157:3157) (3160:3160:3160))
        (PORT d[2] (3113:3113:3113) (3200:3200:3200))
        (PORT d[3] (3479:3479:3479) (3625:3625:3625))
        (PORT d[4] (2355:2355:2355) (2429:2429:2429))
        (PORT d[5] (3623:3623:3623) (3560:3560:3560))
        (PORT d[6] (3480:3480:3480) (3631:3631:3631))
        (PORT d[7] (2875:2875:2875) (2906:2906:2906))
        (PORT d[8] (2677:2677:2677) (2754:2754:2754))
        (PORT d[9] (3872:3872:3872) (3911:3911:3911))
        (PORT d[10] (2793:2793:2793) (2822:2822:2822))
        (PORT d[11] (3405:3405:3405) (3536:3536:3536))
        (PORT d[12] (4259:4259:4259) (4313:4313:4313))
        (PORT clk (3759:3759:3759) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2686:2686:2686))
        (PORT clk (3759:3759:3759) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3793:3793:3793))
        (PORT d[0] (3288:3288:3288) (3240:3240:3240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3794:3794:3794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3378:3378:3378))
        (PORT d[1] (3665:3665:3665) (3649:3649:3649))
        (PORT d[2] (2879:2879:2879) (2901:2901:2901))
        (PORT d[3] (3834:3834:3834) (3956:3956:3956))
        (PORT d[4] (3435:3435:3435) (3535:3535:3535))
        (PORT d[5] (3225:3225:3225) (3285:3285:3285))
        (PORT d[6] (3561:3561:3561) (3503:3503:3503))
        (PORT d[7] (3358:3358:3358) (3320:3320:3320))
        (PORT d[8] (2597:2597:2597) (2639:2639:2639))
        (PORT d[9] (2565:2565:2565) (2605:2605:2605))
        (PORT d[10] (3110:3110:3110) (3097:3097:3097))
        (PORT d[11] (2741:2741:2741) (2723:2723:2723))
        (PORT d[12] (2722:2722:2722) (2697:2697:2697))
        (PORT clk (2134:2134:2134) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT d[0] (2341:2341:2341) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2115:2115:2115))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2483:2483:2483))
        (PORT clk (3591:3591:3591) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3329:3329:3329))
        (PORT d[1] (2537:2537:2537) (2559:2559:2559))
        (PORT d[2] (3007:3007:3007) (3055:3055:3055))
        (PORT d[3] (3647:3647:3647) (3716:3716:3716))
        (PORT d[4] (3024:3024:3024) (3118:3118:3118))
        (PORT d[5] (2989:2989:2989) (2932:2932:2932))
        (PORT d[6] (3372:3372:3372) (3468:3468:3468))
        (PORT d[7] (3021:3021:3021) (2997:2997:2997))
        (PORT d[8] (2266:2266:2266) (2324:2324:2324))
        (PORT d[9] (3309:3309:3309) (3389:3389:3389))
        (PORT d[10] (2486:2486:2486) (2519:2519:2519))
        (PORT d[11] (3505:3505:3505) (3552:3552:3552))
        (PORT d[12] (3844:3844:3844) (3883:3883:3883))
        (PORT clk (3588:3588:3588) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (1963:1963:1963))
        (PORT clk (3588:3588:3588) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3591:3591:3591) (3629:3629:3629))
        (PORT d[0] (2581:2581:2581) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2469:2469:2469))
        (PORT d[1] (2972:2972:2972) (2928:2928:2928))
        (PORT d[2] (3195:3195:3195) (3224:3224:3224))
        (PORT d[3] (4230:4230:4230) (4347:4347:4347))
        (PORT d[4] (2792:2792:2792) (2914:2914:2914))
        (PORT d[5] (3401:3401:3401) (3378:3378:3378))
        (PORT d[6] (3330:3330:3330) (3300:3300:3300))
        (PORT d[7] (2709:2709:2709) (2673:2673:2673))
        (PORT d[8] (1516:1516:1516) (1531:1531:1531))
        (PORT d[9] (1855:1855:1855) (1858:1858:1858))
        (PORT d[10] (2879:2879:2879) (2925:2925:2925))
        (PORT d[11] (2071:2071:2071) (2046:2046:2046))
        (PORT d[12] (2422:2422:2422) (2378:2378:2378))
        (PORT clk (2154:2154:2154) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2145:2145:2145))
        (PORT d[0] (1790:1790:1790) (1747:1747:1747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2140:2140:2140))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (1967:1967:1967))
        (PORT datab (3620:3620:3620) (3608:3608:3608))
        (PORT datac (675:675:675) (635:635:635))
        (PORT datad (4969:4969:4969) (4827:4827:4827))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2485:2485:2485))
        (PORT clk (3566:3566:3566) (3611:3611:3611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2954:2954:2954))
        (PORT d[1] (2516:2516:2516) (2557:2557:2557))
        (PORT d[2] (3043:3043:3043) (3105:3105:3105))
        (PORT d[3] (2688:2688:2688) (2663:2663:2663))
        (PORT d[4] (3023:3023:3023) (3107:3107:3107))
        (PORT d[5] (3326:3326:3326) (3261:3261:3261))
        (PORT d[6] (3093:3093:3093) (3206:3206:3206))
        (PORT d[7] (2831:2831:2831) (2871:2871:2871))
        (PORT d[8] (2333:2333:2333) (2430:2430:2430))
        (PORT d[9] (3649:3649:3649) (3723:3723:3723))
        (PORT d[10] (2812:2812:2812) (2836:2836:2836))
        (PORT d[11] (3497:3497:3497) (3557:3557:3557))
        (PORT d[12] (3598:3598:3598) (3556:3556:3556))
        (PORT clk (3563:3563:3563) (3607:3607:3607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2446:2446:2446))
        (PORT clk (3563:3563:3563) (3607:3607:3607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3611:3611:3611))
        (PORT d[0] (3119:3119:3119) (3000:3000:3000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3612:3612:3612))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3612:3612:3612))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3567:3567:3567) (3612:3612:3612))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2840:2840:2840))
        (PORT d[1] (3000:3000:3000) (2956:2956:2956))
        (PORT d[2] (2648:2648:2648) (2738:2738:2738))
        (PORT d[3] (3932:3932:3932) (4062:4062:4062))
        (PORT d[4] (3175:3175:3175) (3295:3295:3295))
        (PORT d[5] (3352:3352:3352) (3460:3460:3460))
        (PORT d[6] (3886:3886:3886) (3823:3823:3823))
        (PORT d[7] (2272:2272:2272) (2219:2219:2219))
        (PORT d[8] (1850:1850:1850) (1861:1861:1861))
        (PORT d[9] (1792:1792:1792) (1796:1796:1796))
        (PORT d[10] (2725:2725:2725) (2721:2721:2721))
        (PORT d[11] (2030:2030:2030) (2000:2000:2000))
        (PORT d[12] (2080:2080:2080) (2043:2043:2043))
        (PORT clk (2168:2168:2168) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2160:2160:2160))
        (PORT d[0] (1580:1580:1580) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1663:1663:1663))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1171:1171:1171) (1093:1093:1093))
        (PORT datad (4967:4967:4967) (4824:4824:4824))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2264:2264:2264) (2230:2230:2230))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3920:3920:3920) (3693:3693:3693))
        (PORT datab (635:635:635) (599:599:599))
        (PORT datac (2706:2706:2706) (2558:2558:2558))
        (PORT datad (607:607:607) (565:565:565))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (4085:4085:4085) (4355:4355:4355))
        (PORT datac (1521:1521:1521) (1474:1474:1474))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3948:3948:3948) (4035:4035:4035))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1520:1520:1520))
        (PORT datab (758:758:758) (731:731:731))
        (PORT datac (2412:2412:2412) (2275:2275:2275))
        (PORT datad (1476:1476:1476) (1386:1386:1386))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3811:3811:3811))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2048:2048:2048) (1911:1911:1911))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3114:3114:3114))
        (PORT clk (3469:3469:3469) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3244:3244:3244))
        (PORT d[1] (2885:2885:2885) (2908:2908:2908))
        (PORT d[2] (2996:2996:2996) (3072:3072:3072))
        (PORT d[3] (3685:3685:3685) (3813:3813:3813))
        (PORT d[4] (2683:2683:2683) (2757:2757:2757))
        (PORT d[5] (3700:3700:3700) (3669:3669:3669))
        (PORT d[6] (3868:3868:3868) (4018:4018:4018))
        (PORT d[7] (3888:3888:3888) (3956:3956:3956))
        (PORT d[8] (2695:2695:2695) (2779:2779:2779))
        (PORT d[9] (3149:3149:3149) (3192:3192:3192))
        (PORT d[10] (3273:3273:3273) (3326:3326:3326))
        (PORT d[11] (4026:4026:4026) (4138:4138:4138))
        (PORT d[12] (4162:4162:4162) (4205:4205:4205))
        (PORT clk (3466:3466:3466) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2759:2759:2759))
        (PORT clk (3466:3466:3466) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3469:3469:3469) (3494:3494:3494))
        (PORT d[0] (3342:3342:3342) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3495:3495:3495))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3495:3495:3495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3495:3495:3495))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3495:3495:3495))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3454:3454:3454))
        (PORT d[1] (4024:4024:4024) (4002:4002:4002))
        (PORT d[2] (2862:2862:2862) (2920:2920:2920))
        (PORT d[3] (3402:3402:3402) (3484:3484:3484))
        (PORT d[4] (3491:3491:3491) (3634:3634:3634))
        (PORT d[5] (3082:3082:3082) (3113:3113:3113))
        (PORT d[6] (3909:3909:3909) (3840:3840:3840))
        (PORT d[7] (3404:3404:3404) (3394:3394:3394))
        (PORT d[8] (2918:2918:2918) (2948:2948:2948))
        (PORT d[9] (2913:2913:2913) (2940:2940:2940))
        (PORT d[10] (3213:3213:3213) (3237:3237:3237))
        (PORT d[11] (3156:3156:3156) (3149:3149:3149))
        (PORT d[12] (3091:3091:3091) (3084:3084:3084))
        (PORT clk (2190:2190:2190) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2176:2176:2176))
        (PORT d[0] (2503:2503:2503) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2671:2671:2671))
        (PORT clk (3185:3185:3185) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2688:2688:2688))
        (PORT d[1] (2723:2723:2723) (2717:2717:2717))
        (PORT d[2] (2738:2738:2738) (2833:2833:2833))
        (PORT d[3] (3020:3020:3020) (3135:3135:3135))
        (PORT d[4] (2681:2681:2681) (2751:2751:2751))
        (PORT d[5] (3380:3380:3380) (3322:3322:3322))
        (PORT d[6] (3378:3378:3378) (3480:3480:3480))
        (PORT d[7] (2793:2793:2793) (2815:2815:2815))
        (PORT d[8] (2736:2736:2736) (2823:2823:2823))
        (PORT d[9] (3466:3466:3466) (3530:3530:3530))
        (PORT d[10] (2798:2798:2798) (2828:2828:2828))
        (PORT d[11] (3586:3586:3586) (3652:3652:3652))
        (PORT d[12] (3547:3547:3547) (3593:3593:3593))
        (PORT clk (3182:3182:3182) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2705:2705:2705))
        (PORT clk (3182:3182:3182) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3229:3229:3229))
        (PORT d[0] (3320:3320:3320) (3259:3259:3259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2872:2872:2872))
        (PORT d[1] (4199:4199:4199) (4124:4124:4124))
        (PORT d[2] (2829:2829:2829) (2853:2853:2853))
        (PORT d[3] (3047:3047:3047) (3125:3125:3125))
        (PORT d[4] (3880:3880:3880) (4029:4029:4029))
        (PORT d[5] (3037:3037:3037) (3037:3037:3037))
        (PORT d[6] (3717:3717:3717) (3703:3703:3703))
        (PORT d[7] (3003:3003:3003) (2956:2956:2956))
        (PORT d[8] (2529:2529:2529) (2579:2579:2579))
        (PORT d[9] (2850:2850:2850) (2838:2838:2838))
        (PORT d[10] (2794:2794:2794) (2797:2797:2797))
        (PORT d[11] (3011:3011:3011) (2963:2963:2963))
        (PORT d[12] (2735:2735:2735) (2706:2706:2706))
        (PORT clk (2165:2165:2165) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2152:2152:2152))
        (PORT d[0] (2262:2262:2262) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1861:1861:1861))
        (PORT clk (2706:2706:2706) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1725:1725:1725))
        (PORT d[1] (1757:1757:1757) (1741:1741:1741))
        (PORT d[2] (1567:1567:1567) (1584:1584:1584))
        (PORT d[3] (2572:2572:2572) (2639:2639:2639))
        (PORT d[4] (2118:2118:2118) (2096:2096:2096))
        (PORT d[5] (2108:2108:2108) (2106:2106:2106))
        (PORT d[6] (1741:1741:1741) (1733:1733:1733))
        (PORT d[7] (1421:1421:1421) (1425:1425:1425))
        (PORT d[8] (1451:1451:1451) (1448:1448:1448))
        (PORT d[9] (2490:2490:2490) (2433:2433:2433))
        (PORT d[10] (1398:1398:1398) (1390:1390:1390))
        (PORT d[11] (1975:1975:1975) (1932:1932:1932))
        (PORT d[12] (2106:2106:2106) (2079:2079:2079))
        (PORT clk (2703:2703:2703) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1547:1547:1547))
        (PORT clk (2703:2703:2703) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2709:2709:2709))
        (PORT d[0] (2195:2195:2195) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2710:2710:2710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2710:2710:2710))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2710:2710:2710))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2496:2496:2496))
        (PORT d[1] (2942:2942:2942) (2855:2855:2855))
        (PORT d[2] (2176:2176:2176) (2217:2217:2217))
        (PORT d[3] (1893:1893:1893) (1916:1916:1916))
        (PORT d[4] (2444:2444:2444) (2459:2459:2459))
        (PORT d[5] (2047:2047:2047) (2039:2039:2039))
        (PORT d[6] (3090:3090:3090) (3002:3002:3002))
        (PORT d[7] (2051:2051:2051) (1999:1999:1999))
        (PORT d[8] (2275:2275:2275) (2236:2236:2236))
        (PORT d[9] (2089:2089:2089) (2029:2029:2029))
        (PORT d[10] (2545:2545:2545) (2461:2461:2461))
        (PORT d[11] (2030:2030:2030) (1951:1951:1951))
        (PORT d[12] (2207:2207:2207) (2080:2080:2080))
        (PORT clk (2137:2137:2137) (2123:2123:2123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2123:2123:2123))
        (PORT d[0] (1538:1538:1538) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2124:2124:2124))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2124:2124:2124))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2124:2124:2124))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2118:2118:2118))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5108:5108:5108) (5022:5022:5022))
        (PORT datab (1219:1219:1219) (1142:1142:1142))
        (PORT datac (2770:2770:2770) (2535:2535:2535))
        (PORT datad (3361:3361:3361) (3381:3381:3381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3433:3433:3433))
        (PORT clk (3575:3575:3575) (3614:3614:3614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3130:3130:3130))
        (PORT d[1] (3534:3534:3534) (3553:3553:3553))
        (PORT d[2] (3095:3095:3095) (3191:3191:3191))
        (PORT d[3] (3458:3458:3458) (3600:3600:3600))
        (PORT d[4] (2950:2950:2950) (3001:3001:3001))
        (PORT d[5] (2836:2836:2836) (2883:2883:2883))
        (PORT d[6] (3442:3442:3442) (3588:3588:3588))
        (PORT d[7] (3945:3945:3945) (4011:4011:4011))
        (PORT d[8] (2683:2683:2683) (2758:2758:2758))
        (PORT d[9] (3525:3525:3525) (3574:3574:3574))
        (PORT d[10] (2910:2910:2910) (2960:2960:2960))
        (PORT d[11] (3692:3692:3692) (3793:3793:3793))
        (PORT d[12] (4548:4548:4548) (4590:4590:4590))
        (PORT clk (3572:3572:3572) (3610:3610:3610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3013:3013:3013))
        (PORT clk (3572:3572:3572) (3610:3610:3610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3614:3614:3614))
        (PORT d[0] (3622:3622:3622) (3567:3567:3567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3576:3576:3576) (3615:3615:3615))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3576:3576:3576) (3615:3615:3615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3576:3576:3576) (3615:3615:3615))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3576:3576:3576) (3615:3615:3615))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3318:3318:3318))
        (PORT d[1] (3721:3721:3721) (3709:3709:3709))
        (PORT d[2] (2909:2909:2909) (2942:2942:2942))
        (PORT d[3] (3483:3483:3483) (3607:3607:3607))
        (PORT d[4] (3376:3376:3376) (3510:3510:3510))
        (PORT d[5] (3167:3167:3167) (3231:3231:3231))
        (PORT d[6] (4237:4237:4237) (4155:4155:4155))
        (PORT d[7] (2816:2816:2816) (2803:2803:2803))
        (PORT d[8] (2662:2662:2662) (2702:2702:2702))
        (PORT d[9] (2599:2599:2599) (2637:2637:2637))
        (PORT d[10] (2899:2899:2899) (2918:2918:2918))
        (PORT d[11] (2790:2790:2790) (2799:2799:2799))
        (PORT d[12] (2780:2780:2780) (2768:2768:2768))
        (PORT clk (2156:2156:2156) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2140:2140:2140))
        (PORT d[0] (2311:2311:2311) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2135:2135:2135))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2373:2373:2373) (2229:2229:2229))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1995:1995:1995) (1877:1877:1877))
        (PORT datad (3362:3362:3362) (3381:3381:3381))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2531:2531:2531))
        (PORT clk (3141:3141:3141) (3164:3164:3164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2453:2453:2453))
        (PORT d[1] (3094:3094:3094) (3115:3115:3115))
        (PORT d[2] (2402:2402:2402) (2492:2492:2492))
        (PORT d[3] (2946:2946:2946) (3038:3038:3038))
        (PORT d[4] (2968:2968:2968) (3018:3018:3018))
        (PORT d[5] (2665:2665:2665) (2670:2670:2670))
        (PORT d[6] (3041:3041:3041) (3157:3157:3157))
        (PORT d[7] (2875:2875:2875) (2910:2910:2910))
        (PORT d[8] (2228:2228:2228) (2272:2272:2272))
        (PORT d[9] (3107:3107:3107) (3140:3140:3140))
        (PORT d[10] (2741:2741:2741) (2755:2755:2755))
        (PORT d[11] (3342:3342:3342) (3438:3438:3438))
        (PORT d[12] (3742:3742:3742) (3756:3756:3756))
        (PORT clk (3138:3138:3138) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2261:2261:2261))
        (PORT clk (3138:3138:3138) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3141:3141:3141) (3164:3164:3164))
        (PORT d[0] (2869:2869:2869) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3165:3165:3165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2833:2833:2833))
        (PORT d[1] (4044:4044:4044) (4025:4025:4025))
        (PORT d[2] (2606:2606:2606) (2651:2651:2651))
        (PORT d[3] (4022:4022:4022) (4064:4064:4064))
        (PORT d[4] (3394:3394:3394) (3488:3488:3488))
        (PORT d[5] (3149:3149:3149) (3143:3143:3143))
        (PORT d[6] (3994:3994:3994) (3965:3965:3965))
        (PORT d[7] (2383:2383:2383) (2366:2366:2366))
        (PORT d[8] (1876:1876:1876) (1909:1909:1909))
        (PORT d[9] (2542:2542:2542) (2541:2541:2541))
        (PORT d[10] (2512:2512:2512) (2501:2501:2501))
        (PORT d[11] (2422:2422:2422) (2411:2411:2411))
        (PORT d[12] (2424:2424:2424) (2396:2396:2396))
        (PORT clk (2140:2140:2140) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2125:2125:2125))
        (PORT d[0] (1930:1930:1930) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2933:2933:2933))
        (PORT clk (2796:2796:2796) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2031:2031:2031))
        (PORT d[1] (2716:2716:2716) (2697:2697:2697))
        (PORT d[2] (2931:2931:2931) (2932:2932:2932))
        (PORT d[3] (2937:2937:2937) (2997:2997:2997))
        (PORT d[4] (2311:2311:2311) (2367:2367:2367))
        (PORT d[5] (2530:2530:2530) (2564:2564:2564))
        (PORT d[6] (2948:2948:2948) (3017:3017:3017))
        (PORT d[7] (2852:2852:2852) (2898:2898:2898))
        (PORT d[8] (2748:2748:2748) (2869:2869:2869))
        (PORT d[9] (3488:3488:3488) (3551:3551:3551))
        (PORT d[10] (2840:2840:2840) (2877:2877:2877))
        (PORT d[11] (2810:2810:2810) (2861:2861:2861))
        (PORT d[12] (3420:3420:3420) (3429:3429:3429))
        (PORT clk (2793:2793:2793) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2304:2304:2304))
        (PORT clk (2793:2793:2793) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2817:2817:2817))
        (PORT d[0] (2924:2924:2924) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2818:2818:2818))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3565:3565:3565))
        (PORT d[1] (4055:4055:4055) (4055:4055:4055))
        (PORT d[2] (3229:3229:3229) (3281:3281:3281))
        (PORT d[3] (3108:3108:3108) (3192:3192:3192))
        (PORT d[4] (2990:2990:2990) (3065:3065:3065))
        (PORT d[5] (2728:2728:2728) (2749:2749:2749))
        (PORT d[6] (3637:3637:3637) (3598:3598:3598))
        (PORT d[7] (3151:3151:3151) (3170:3170:3170))
        (PORT d[8] (2202:2202:2202) (2227:2227:2227))
        (PORT d[9] (2765:2765:2765) (2747:2747:2747))
        (PORT d[10] (2942:2942:2942) (2866:2866:2866))
        (PORT d[11] (2502:2502:2502) (2400:2400:2400))
        (PORT d[12] (2661:2661:2661) (2618:2618:2618))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (2223:2223:2223) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3083:3083:3083))
        (PORT clk (3426:3426:3426) (3438:3438:3438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2858:2858:2858))
        (PORT d[1] (2849:2849:2849) (2877:2877:2877))
        (PORT d[2] (3346:3346:3346) (3409:3409:3409))
        (PORT d[3] (3976:3976:3976) (4092:4092:4092))
        (PORT d[4] (2727:2727:2727) (2814:2814:2814))
        (PORT d[5] (3391:3391:3391) (3377:3377:3377))
        (PORT d[6] (3473:3473:3473) (3604:3604:3604))
        (PORT d[7] (4194:4194:4194) (4245:4245:4245))
        (PORT d[8] (2350:2350:2350) (2447:2447:2447))
        (PORT d[9] (3825:3825:3825) (3839:3839:3839))
        (PORT d[10] (3256:3256:3256) (3310:3310:3310))
        (PORT d[11] (3368:3368:3368) (3481:3481:3481))
        (PORT d[12] (4498:4498:4498) (4529:4529:4529))
        (PORT clk (3423:3423:3423) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3086:3086:3086))
        (PORT clk (3423:3423:3423) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3438:3438:3438))
        (PORT d[0] (3680:3680:3680) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (3699:3699:3699))
        (PORT d[1] (3767:3767:3767) (3759:3759:3759))
        (PORT d[2] (3250:3250:3250) (3293:3293:3293))
        (PORT d[3] (3983:3983:3983) (4040:4040:4040))
        (PORT d[4] (3724:3724:3724) (3832:3832:3832))
        (PORT d[5] (3133:3133:3133) (3174:3174:3174))
        (PORT d[6] (4175:4175:4175) (4088:4088:4088))
        (PORT d[7] (3368:3368:3368) (3332:3332:3332))
        (PORT d[8] (2661:2661:2661) (2712:2712:2712))
        (PORT d[9] (3222:3222:3222) (3228:3228:3228))
        (PORT d[10] (3435:3435:3435) (3429:3429:3429))
        (PORT d[11] (2834:2834:2834) (2841:2841:2841))
        (PORT d[12] (2811:2811:2811) (2798:2798:2798))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT d[0] (2378:2378:2378) (2356:2356:2356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (3067:3067:3067))
        (PORT clk (3218:3218:3218) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2392:2392:2392))
        (PORT d[1] (2810:2810:2810) (2820:2820:2820))
        (PORT d[2] (2779:2779:2779) (2875:2875:2875))
        (PORT d[3] (2989:2989:2989) (3097:3097:3097))
        (PORT d[4] (3319:3319:3319) (3354:3354:3354))
        (PORT d[5] (2785:2785:2785) (2808:2808:2808))
        (PORT d[6] (3367:3367:3367) (3467:3467:3467))
        (PORT d[7] (2869:2869:2869) (2903:2903:2903))
        (PORT d[8] (3061:3061:3061) (3134:3134:3134))
        (PORT d[9] (3246:3246:3246) (3292:3292:3292))
        (PORT d[10] (2938:2938:2938) (3006:3006:3006))
        (PORT d[11] (3017:3017:3017) (3125:3125:3125))
        (PORT d[12] (3798:3798:3798) (3830:3830:3830))
        (PORT clk (3215:3215:3215) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2361:2361:2361))
        (PORT clk (3215:3215:3215) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3265:3265:3265))
        (PORT d[0] (2967:2967:2967) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3219:3219:3219) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3219:3219:3219) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3219:3219:3219) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3219:3219:3219) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3177:3177:3177))
        (PORT d[1] (3743:3743:3743) (3740:3740:3740))
        (PORT d[2] (2764:2764:2764) (2787:2787:2787))
        (PORT d[3] (3686:3686:3686) (3739:3739:3739))
        (PORT d[4] (3502:3502:3502) (3646:3646:3646))
        (PORT d[5] (3471:3471:3471) (3449:3449:3449))
        (PORT d[6] (3672:3672:3672) (3655:3655:3655))
        (PORT d[7] (2744:2744:2744) (2710:2710:2710))
        (PORT d[8] (1913:1913:1913) (1948:1948:1948))
        (PORT d[9] (2549:2549:2549) (2546:2546:2546))
        (PORT d[10] (2830:2830:2830) (2811:2811:2811))
        (PORT d[11] (2729:2729:2729) (2709:2709:2709))
        (PORT d[12] (2394:2394:2394) (2369:2369:2369))
        (PORT clk (2160:2160:2160) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2149:2149:2149))
        (PORT d[0] (2187:2187:2187) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2144:2144:2144))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5112:5112:5112) (5026:5026:5026))
        (PORT datab (1805:1805:1805) (1702:1702:1702))
        (PORT datac (3607:3607:3607) (3588:3588:3588))
        (PORT datad (371:371:371) (348:348:348))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5110:5110:5110) (5024:5024:5024))
        (PORT datab (1373:1373:1373) (1288:1288:1288))
        (PORT datac (1657:1657:1657) (1515:1515:1515))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3455:3455:3455))
        (PORT clk (3614:3614:3614) (3684:3684:3684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3204:3204:3204))
        (PORT d[1] (3855:3855:3855) (3859:3859:3859))
        (PORT d[2] (2791:2791:2791) (2896:2896:2896))
        (PORT d[3] (3456:3456:3456) (3599:3599:3599))
        (PORT d[4] (2622:2622:2622) (2663:2663:2663))
        (PORT d[5] (3481:3481:3481) (3493:3493:3493))
        (PORT d[6] (3472:3472:3472) (3622:3622:3622))
        (PORT d[7] (2930:2930:2930) (2962:2962:2962))
        (PORT d[8] (2637:2637:2637) (2715:2715:2715))
        (PORT d[9] (3580:3580:3580) (3631:3631:3631))
        (PORT d[10] (2889:2889:2889) (2937:2937:2937))
        (PORT d[11] (3374:3374:3374) (3502:3502:3502))
        (PORT d[12] (4241:4241:4241) (4296:4296:4296))
        (PORT clk (3611:3611:3611) (3680:3680:3680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2701:2701:2701))
        (PORT clk (3611:3611:3611) (3680:3680:3680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3614:3614:3614) (3684:3684:3684))
        (PORT d[0] (3281:3281:3281) (3255:3255:3255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3615:3615:3615) (3685:3685:3685))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3615:3615:3615) (3685:3685:3685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3615:3615:3615) (3685:3685:3685))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3615:3615:3615) (3685:3685:3685))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3346:3346:3346))
        (PORT d[1] (4005:4005:4005) (3973:3973:3973))
        (PORT d[2] (2764:2764:2764) (2786:2786:2786))
        (PORT d[3] (3536:3536:3536) (3666:3666:3666))
        (PORT d[4] (3692:3692:3692) (3807:3807:3807))
        (PORT d[5] (3184:3184:3184) (3249:3249:3249))
        (PORT d[6] (3911:3911:3911) (3843:3843:3843))
        (PORT d[7] (3381:3381:3381) (3347:3347:3347))
        (PORT d[8] (2707:2707:2707) (2755:2755:2755))
        (PORT d[9] (2582:2582:2582) (2619:2619:2619))
        (PORT d[10] (2797:2797:2797) (2801:2801:2801))
        (PORT d[11] (2783:2783:2783) (2791:2791:2791))
        (PORT d[12] (2715:2715:2715) (2695:2695:2695))
        (PORT clk (2134:2134:2134) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (PORT d[0] (2145:2145:2145) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2115:2115:2115))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1843:1843:1843))
        (PORT clk (3099:3099:3099) (3112:3112:3112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2504:2504:2504))
        (PORT d[1] (1454:1454:1454) (1446:1446:1446))
        (PORT d[2] (1483:1483:1483) (1496:1496:1496))
        (PORT d[3] (1481:1481:1481) (1485:1485:1485))
        (PORT d[4] (1443:1443:1443) (1447:1447:1447))
        (PORT d[5] (1717:1717:1717) (1703:1703:1703))
        (PORT d[6] (2125:2125:2125) (2135:2135:2135))
        (PORT d[7] (1453:1453:1453) (1451:1451:1451))
        (PORT d[8] (1834:1834:1834) (1841:1841:1841))
        (PORT d[9] (1718:1718:1718) (1693:1693:1693))
        (PORT d[10] (1776:1776:1776) (1765:1765:1765))
        (PORT d[11] (1697:1697:1697) (1679:1679:1679))
        (PORT d[12] (1431:1431:1431) (1426:1426:1426))
        (PORT clk (3096:3096:3096) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1517:1517:1517))
        (PORT clk (3096:3096:3096) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3112:3112:3112))
        (PORT d[0] (2160:2160:2160) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3113:3113:3113))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3113:3113:3113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3113:3113:3113))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3113:3113:3113))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (850:850:850))
        (PORT d[1] (1482:1482:1482) (1478:1478:1478))
        (PORT d[2] (1124:1124:1124) (1130:1130:1130))
        (PORT d[3] (1154:1154:1154) (1156:1156:1156))
        (PORT d[4] (1128:1128:1128) (1121:1121:1121))
        (PORT d[5] (1158:1158:1158) (1173:1173:1173))
        (PORT d[6] (2159:2159:2159) (2071:2071:2071))
        (PORT d[7] (1039:1039:1039) (1008:1008:1008))
        (PORT d[8] (1389:1389:1389) (1349:1349:1349))
        (PORT d[9] (1320:1320:1320) (1247:1247:1247))
        (PORT d[10] (1365:1365:1365) (1319:1319:1319))
        (PORT d[11] (1032:1032:1032) (998:998:998))
        (PORT d[12] (1115:1115:1115) (1080:1080:1080))
        (PORT clk (2200:2200:2200) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (PORT d[0] (636:636:636) (584:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2485:2485:2485))
        (PORT clk (3213:3213:3213) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2597:2597:2597))
        (PORT d[1] (2554:2554:2554) (2469:2469:2469))
        (PORT d[2] (2363:2363:2363) (2438:2438:2438))
        (PORT d[3] (2728:2728:2728) (2721:2721:2721))
        (PORT d[4] (2548:2548:2548) (2596:2596:2596))
        (PORT d[5] (1863:1863:1863) (1793:1793:1793))
        (PORT d[6] (2710:2710:2710) (2593:2593:2593))
        (PORT d[7] (2489:2489:2489) (2497:2497:2497))
        (PORT d[8] (2315:2315:2315) (2377:2377:2377))
        (PORT d[9] (2776:2776:2776) (2790:2790:2790))
        (PORT d[10] (2721:2721:2721) (2720:2720:2720))
        (PORT d[11] (3074:3074:3074) (3097:3097:3097))
        (PORT d[12] (2152:2152:2152) (2045:2045:2045))
        (PORT clk (3210:3210:3210) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2186:2186:2186))
        (PORT clk (3210:3210:3210) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3213:3213:3213) (3260:3260:3260))
        (PORT d[0] (2810:2810:2810) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3261:3261:3261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3261:3261:3261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3261:3261:3261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2534:2534:2534))
        (PORT d[1] (2559:2559:2559) (2484:2484:2484))
        (PORT d[2] (2473:2473:2473) (2476:2476:2476))
        (PORT d[3] (3980:3980:3980) (3884:3884:3884))
        (PORT d[4] (2667:2667:2667) (2743:2743:2743))
        (PORT d[5] (3124:3124:3124) (3026:3026:3026))
        (PORT d[6] (2947:2947:2947) (2912:2912:2912))
        (PORT d[7] (1697:1697:1697) (1622:1622:1622))
        (PORT d[8] (1850:1850:1850) (1854:1854:1854))
        (PORT d[9] (1512:1512:1512) (1411:1411:1411))
        (PORT d[10] (1577:1577:1577) (1483:1483:1483))
        (PORT d[11] (1543:1543:1543) (1449:1449:1449))
        (PORT d[12] (1573:1573:1573) (1469:1469:1469))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (PORT d[0] (1666:1666:1666) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (1828:1828:1828))
        (PORT datab (1342:1342:1342) (1284:1284:1284))
        (PORT datac (4431:4431:4431) (4338:4338:4338))
        (PORT datad (2906:2906:2906) (2885:2885:2885))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2567:2567:2567))
        (PORT clk (2912:2912:2912) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2566:2566:2566))
        (PORT d[1] (2515:2515:2515) (2525:2525:2525))
        (PORT d[2] (2375:2375:2375) (2425:2425:2425))
        (PORT d[3] (2596:2596:2596) (2687:2687:2687))
        (PORT d[4] (2239:2239:2239) (2251:2251:2251))
        (PORT d[5] (2576:2576:2576) (2479:2479:2479))
        (PORT d[6] (3023:3023:3023) (2893:2893:2893))
        (PORT d[7] (2198:2198:2198) (2232:2232:2232))
        (PORT d[8] (2295:2295:2295) (2360:2360:2360))
        (PORT d[9] (2787:2787:2787) (2804:2804:2804))
        (PORT d[10] (2810:2810:2810) (2821:2821:2821))
        (PORT d[11] (2610:2610:2610) (2686:2686:2686))
        (PORT d[12] (3365:3365:3365) (3338:3338:3338))
        (PORT clk (2909:2909:2909) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1996:1996:1996))
        (PORT clk (2909:2909:2909) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2912:2912:2912) (2964:2964:2964))
        (PORT d[0] (2577:2577:2577) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3411:3411:3411))
        (PORT d[1] (4104:4104:4104) (4088:4088:4088))
        (PORT d[2] (2483:2483:2483) (2503:2503:2503))
        (PORT d[3] (4093:4093:4093) (4149:4149:4149))
        (PORT d[4] (2666:2666:2666) (2738:2738:2738))
        (PORT d[5] (2726:2726:2726) (2722:2722:2722))
        (PORT d[6] (3295:3295:3295) (3262:3262:3262))
        (PORT d[7] (2732:2732:2732) (2638:2638:2638))
        (PORT d[8] (2132:2132:2132) (2145:2145:2145))
        (PORT d[9] (2302:2302:2302) (2230:2230:2230))
        (PORT d[10] (2539:2539:2539) (2446:2446:2446))
        (PORT d[11] (2501:2501:2501) (2370:2370:2370))
        (PORT d[12] (2472:2472:2472) (2360:2360:2360))
        (PORT clk (2135:2135:2135) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2121:2121:2121))
        (PORT d[0] (1688:1688:1688) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2116:2116:2116))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2265:2265:2265) (2121:2121:2121))
        (PORT datab (1555:1555:1555) (1474:1474:1474))
        (PORT datac (4143:4143:4143) (4206:4206:4206))
        (PORT datad (954:954:954) (899:899:899))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1782:1782:1782))
        (PORT clk (2684:2684:2684) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2920:2920:2920))
        (PORT d[1] (1962:1962:1962) (1920:1920:1920))
        (PORT d[2] (3114:3114:3114) (3134:3134:3134))
        (PORT d[3] (2193:2193:2193) (2230:2230:2230))
        (PORT d[4] (2833:2833:2833) (2837:2837:2837))
        (PORT d[5] (3148:3148:3148) (3191:3191:3191))
        (PORT d[6] (2274:2274:2274) (2335:2335:2335))
        (PORT d[7] (3114:3114:3114) (3120:3120:3120))
        (PORT d[8] (2735:2735:2735) (2726:2726:2726))
        (PORT d[9] (2660:2660:2660) (2628:2628:2628))
        (PORT d[10] (2130:2130:2130) (2161:2161:2161))
        (PORT d[11] (2193:2193:2193) (2239:2239:2239))
        (PORT d[12] (3489:3489:3489) (3528:3528:3528))
        (PORT clk (2681:2681:2681) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2283:2283:2283))
        (PORT clk (2681:2681:2681) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2676:2676:2676))
        (PORT d[0] (2903:2903:2903) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2993:2993:2993))
        (PORT d[1] (3547:3547:3547) (3447:3447:3447))
        (PORT d[2] (4834:4834:4834) (4966:4966:4966))
        (PORT d[3] (3953:3953:3953) (3981:3981:3981))
        (PORT d[4] (2019:2019:2019) (2102:2102:2102))
        (PORT d[5] (2459:2459:2459) (2477:2477:2477))
        (PORT d[6] (4327:4327:4327) (4308:4308:4308))
        (PORT d[7] (2904:2904:2904) (2934:2934:2934))
        (PORT d[8] (2462:2462:2462) (2456:2456:2456))
        (PORT d[9] (3239:3239:3239) (3275:3275:3275))
        (PORT d[10] (3147:3147:3147) (3171:3171:3171))
        (PORT d[11] (2638:2638:2638) (2678:2678:2678))
        (PORT d[12] (2494:2494:2494) (2489:2489:2489))
        (PORT clk (2171:2171:2171) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (PORT d[0] (1855:1855:1855) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2638:2638:2638))
        (PORT clk (3051:3051:3051) (3047:3047:3047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2711:2711:2711))
        (PORT d[1] (2742:2742:2742) (2728:2728:2728))
        (PORT d[2] (2779:2779:2779) (2872:2872:2872))
        (PORT d[3] (3315:3315:3315) (3405:3405:3405))
        (PORT d[4] (2947:2947:2947) (2997:2997:2997))
        (PORT d[5] (2773:2773:2773) (2797:2797:2797))
        (PORT d[6] (3402:3402:3402) (3503:3503:3503))
        (PORT d[7] (2592:2592:2592) (2642:2642:2642))
        (PORT d[8] (2714:2714:2714) (2800:2800:2800))
        (PORT d[9] (3534:3534:3534) (3606:3606:3606))
        (PORT d[10] (3223:3223:3223) (3285:3285:3285))
        (PORT d[11] (3566:3566:3566) (3632:3632:3632))
        (PORT d[12] (3509:3509:3509) (3554:3554:3554))
        (PORT clk (3048:3048:3048) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2660:2660:2660))
        (PORT clk (3048:3048:3048) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3047:3047:3047))
        (PORT d[0] (3315:3315:3315) (3192:3192:3192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3048:3048:3048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2868:2868:2868))
        (PORT d[1] (4038:4038:4038) (4032:4032:4032))
        (PORT d[2] (3061:3061:3061) (3065:3065:3065))
        (PORT d[3] (3054:3054:3054) (3133:3133:3133))
        (PORT d[4] (3569:3569:3569) (3727:3727:3727))
        (PORT d[5] (2757:2757:2757) (2760:2760:2760))
        (PORT d[6] (3716:3716:3716) (3702:3702:3702))
        (PORT d[7] (3071:3071:3071) (3056:3056:3056))
        (PORT d[8] (2604:2604:2604) (2658:2658:2658))
        (PORT d[9] (2857:2857:2857) (2845:2845:2845))
        (PORT d[10] (2826:2826:2826) (2828:2828:2828))
        (PORT d[11] (2781:2781:2781) (2754:2754:2754))
        (PORT d[12] (2801:2801:2801) (2771:2771:2771))
        (PORT clk (2164:2164:2164) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2151:2151:2151))
        (PORT d[0] (2286:2286:2286) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2146:2146:2146))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2921:2921:2921))
        (PORT clk (2772:2772:2772) (2793:2793:2793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2826:2826:2826))
        (PORT d[1] (2743:2743:2743) (2730:2730:2730))
        (PORT d[2] (2527:2527:2527) (2564:2564:2564))
        (PORT d[3] (2554:2554:2554) (2621:2621:2621))
        (PORT d[4] (2309:2309:2309) (2363:2363:2363))
        (PORT d[5] (2848:2848:2848) (2867:2867:2867))
        (PORT d[6] (3222:3222:3222) (3280:3280:3280))
        (PORT d[7] (2826:2826:2826) (2874:2874:2874))
        (PORT d[8] (1989:1989:1989) (2064:2064:2064))
        (PORT d[9] (3484:3484:3484) (3552:3552:3552))
        (PORT d[10] (2845:2845:2845) (2880:2880:2880))
        (PORT d[11] (2669:2669:2669) (2756:2756:2756))
        (PORT d[12] (3268:3268:3268) (3257:3257:3257))
        (PORT clk (2769:2769:2769) (2789:2789:2789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2105:2105:2105))
        (PORT clk (2769:2769:2769) (2789:2789:2789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2793:2793:2793))
        (PORT d[0] (2658:2658:2658) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2794:2794:2794))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3306:3306:3306))
        (PORT d[1] (4067:4067:4067) (4068:4068:4068))
        (PORT d[2] (2908:2908:2908) (2978:2978:2978))
        (PORT d[3] (3045:3045:3045) (3128:3128:3128))
        (PORT d[4] (3284:3284:3284) (3341:3341:3341))
        (PORT d[5] (2743:2743:2743) (2754:2754:2754))
        (PORT d[6] (3531:3531:3531) (3461:3461:3461))
        (PORT d[7] (3486:3486:3486) (3486:3486:3486))
        (PORT d[8] (2500:2500:2500) (2509:2509:2509))
        (PORT d[9] (2778:2778:2778) (2761:2761:2761))
        (PORT d[10] (2872:2872:2872) (2787:2787:2787))
        (PORT d[11] (2517:2517:2517) (2432:2432:2432))
        (PORT d[12] (2703:2703:2703) (2680:2680:2680))
        (PORT clk (2191:2191:2191) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (PORT d[0] (2390:2390:2390) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5105:5105:5105) (5022:5022:5022))
        (PORT datab (1772:1772:1772) (1642:1642:1642))
        (PORT datac (3615:3615:3615) (3613:3613:3613))
        (PORT datad (1501:1501:1501) (1394:1394:1394))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2955:2955:2955))
        (PORT clk (2750:2750:2750) (2756:2756:2756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2054:2054:2054))
        (PORT d[1] (2416:2416:2416) (2426:2426:2426))
        (PORT d[2] (2691:2691:2691) (2738:2738:2738))
        (PORT d[3] (2949:2949:2949) (3007:3007:3007))
        (PORT d[4] (2663:2663:2663) (2699:2699:2699))
        (PORT d[5] (2830:2830:2830) (2855:2855:2855))
        (PORT d[6] (2848:2848:2848) (2909:2909:2909))
        (PORT d[7] (2805:2805:2805) (2833:2833:2833))
        (PORT d[8] (2268:2268:2268) (2330:2330:2330))
        (PORT d[9] (3157:3157:3157) (3160:3160:3160))
        (PORT d[10] (2816:2816:2816) (2844:2844:2844))
        (PORT d[11] (2616:2616:2616) (2703:2703:2703))
        (PORT d[12] (3414:3414:3414) (3422:3422:3422))
        (PORT clk (2747:2747:2747) (2752:2752:2752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2089:2089:2089))
        (PORT clk (2747:2747:2747) (2752:2752:2752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2756:2756:2756))
        (PORT d[0] (2666:2666:2666) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2757:2757:2757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2757:2757:2757))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2757:2757:2757))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3292:3292:3292))
        (PORT d[1] (4368:4368:4368) (4349:4349:4349))
        (PORT d[2] (3214:3214:3214) (3272:3272:3272))
        (PORT d[3] (3069:3069:3069) (3146:3146:3146))
        (PORT d[4] (3730:3730:3730) (3853:3853:3853))
        (PORT d[5] (2729:2729:2729) (2754:2754:2754))
        (PORT d[6] (3024:3024:3024) (3004:3004:3004))
        (PORT d[7] (3170:3170:3170) (3181:3181:3181))
        (PORT d[8] (2233:2233:2233) (2258:2258:2258))
        (PORT d[9] (2775:2775:2775) (2752:2752:2752))
        (PORT d[10] (2905:2905:2905) (2832:2832:2832))
        (PORT d[11] (2529:2529:2529) (2430:2430:2430))
        (PORT d[12] (2700:2700:2700) (2656:2656:2656))
        (PORT clk (2186:2186:2186) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (PORT d[0] (2223:2223:2223) (2171:2171:2171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2590:2590:2590) (2609:2609:2609))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (5071:5071:5071) (4987:4987:4987))
        (PORT datad (1540:1540:1540) (1427:1427:1427))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1105:1105:1105))
        (PORT datab (2377:2377:2377) (2380:2380:2380))
        (PORT datac (2599:2599:2599) (2529:2529:2529))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2580:2580:2580) (2515:2515:2515))
        (PORT datad (1118:1118:1118) (1023:1023:1023))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2464:2464:2464))
        (PORT clk (3535:3535:3535) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2702:2702:2702))
        (PORT d[1] (3515:3515:3515) (3503:3503:3503))
        (PORT d[2] (3118:3118:3118) (3260:3260:3260))
        (PORT d[3] (2746:2746:2746) (2735:2735:2735))
        (PORT d[4] (2998:2998:2998) (3089:3089:3089))
        (PORT d[5] (3491:3491:3491) (3484:3484:3484))
        (PORT d[6] (3368:3368:3368) (3474:3474:3474))
        (PORT d[7] (2810:2810:2810) (2849:2849:2849))
        (PORT d[8] (2258:2258:2258) (2321:2321:2321))
        (PORT d[9] (3322:3322:3322) (3403:3403:3403))
        (PORT d[10] (3135:3135:3135) (3155:3155:3155))
        (PORT d[11] (2920:2920:2920) (2996:2996:2996))
        (PORT d[12] (3603:3603:3603) (3559:3559:3559))
        (PORT clk (3532:3532:3532) (3574:3574:3574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2428:2428:2428))
        (PORT clk (3532:3532:3532) (3574:3574:3574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3578:3578:3578))
        (PORT d[0] (3086:3086:3086) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3579:3579:3579))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3579:3579:3579))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3579:3579:3579))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3152:3152:3152))
        (PORT d[1] (3320:3320:3320) (3273:3273:3273))
        (PORT d[2] (2620:2620:2620) (2709:2709:2709))
        (PORT d[3] (3557:3557:3557) (3692:3692:3692))
        (PORT d[4] (3488:3488:3488) (3597:3597:3597))
        (PORT d[5] (3664:3664:3664) (3757:3757:3757))
        (PORT d[6] (3536:3536:3536) (3482:3482:3482))
        (PORT d[7] (2291:2291:2291) (2233:2233:2233))
        (PORT d[8] (2167:2167:2167) (2163:2163:2163))
        (PORT d[9] (1821:1821:1821) (1819:1819:1819))
        (PORT d[10] (3013:3013:3013) (2987:2987:2987))
        (PORT d[11] (2407:2407:2407) (2392:2392:2392))
        (PORT d[12] (1997:1997:1997) (1960:1960:1960))
        (PORT clk (2175:2175:2175) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (PORT d[0] (1740:1740:1740) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2157:2157:2157))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3897:3897:3897))
        (PORT clk (4129:4129:4129) (4174:4174:4174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3048:3048:3048))
        (PORT d[1] (3577:3577:3577) (3587:3587:3587))
        (PORT d[2] (3173:3173:3173) (3303:3303:3303))
        (PORT d[3] (3217:3217:3217) (3233:3233:3233))
        (PORT d[4] (3106:3106:3106) (3209:3209:3209))
        (PORT d[5] (2898:2898:2898) (2931:2931:2931))
        (PORT d[6] (3544:3544:3544) (3687:3687:3687))
        (PORT d[7] (3969:3969:3969) (4056:4056:4056))
        (PORT d[8] (2768:2768:2768) (2864:2864:2864))
        (PORT d[9] (4091:4091:4091) (4114:4114:4114))
        (PORT d[10] (2897:2897:2897) (2973:2973:2973))
        (PORT d[11] (4060:4060:4060) (4196:4196:4196))
        (PORT d[12] (3552:3552:3552) (3606:3606:3606))
        (PORT clk (4126:4126:4126) (4170:4170:4170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (2960:2960:2960))
        (PORT clk (4126:4126:4126) (4170:4170:4170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4129:4129:4129) (4174:4174:4174))
        (PORT d[0] (3546:3546:3546) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4130:4130:4130) (4175:4175:4175))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4130:4130:4130) (4175:4175:4175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4130:4130:4130) (4175:4175:4175))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4130:4130:4130) (4175:4175:4175))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3146:3146:3146))
        (PORT d[1] (3671:3671:3671) (3658:3658:3658))
        (PORT d[2] (3624:3624:3624) (3699:3699:3699))
        (PORT d[3] (4546:4546:4546) (4708:4708:4708))
        (PORT d[4] (3519:3519:3519) (3671:3671:3671))
        (PORT d[5] (3336:3336:3336) (3415:3415:3415))
        (PORT d[6] (3779:3779:3779) (3794:3794:3794))
        (PORT d[7] (3080:3080:3080) (3043:3043:3043))
        (PORT d[8] (2347:2347:2347) (2412:2412:2412))
        (PORT d[9] (2624:2624:2624) (2670:2670:2670))
        (PORT d[10] (2538:2538:2538) (2571:2571:2571))
        (PORT d[11] (2685:2685:2685) (2675:2675:2675))
        (PORT d[12] (2789:2789:2789) (2779:2779:2779))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (PORT d[0] (2290:2290:2290) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2149:2149:2149))
        (PORT clk (2782:2782:2782) (2808:2808:2808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2747:2747:2747))
        (PORT d[1] (2497:2497:2497) (2441:2441:2441))
        (PORT d[2] (2863:2863:2863) (2915:2915:2915))
        (PORT d[3] (2822:2822:2822) (2830:2830:2830))
        (PORT d[4] (2957:2957:2957) (3034:3034:3034))
        (PORT d[5] (3150:3150:3150) (3194:3194:3194))
        (PORT d[6] (2592:2592:2592) (2660:2660:2660))
        (PORT d[7] (2843:2843:2843) (2894:2894:2894))
        (PORT d[8] (3054:3054:3054) (3065:3065:3065))
        (PORT d[9] (2533:2533:2533) (2582:2582:2582))
        (PORT d[10] (2456:2456:2456) (2494:2494:2494))
        (PORT d[11] (2480:2480:2480) (2530:2530:2530))
        (PORT d[12] (3153:3153:3153) (3186:3186:3186))
        (PORT clk (2779:2779:2779) (2804:2804:2804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2568:2568:2568))
        (PORT clk (2779:2779:2779) (2804:2804:2804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2808:2808:2808))
        (PORT d[0] (3093:3093:3093) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2809:2809:2809))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3245:3245:3245))
        (PORT d[1] (3241:3241:3241) (3165:3165:3165))
        (PORT d[2] (4215:4215:4215) (4379:4379:4379))
        (PORT d[3] (3712:3712:3712) (3777:3777:3777))
        (PORT d[4] (2721:2721:2721) (2796:2796:2796))
        (PORT d[5] (2712:2712:2712) (2702:2702:2702))
        (PORT d[6] (3637:3637:3637) (3613:3613:3613))
        (PORT d[7] (2465:2465:2465) (2458:2458:2458))
        (PORT d[8] (2108:2108:2108) (2114:2114:2114))
        (PORT d[9] (3256:3256:3256) (3267:3267:3267))
        (PORT d[10] (2357:2357:2357) (2327:2327:2327))
        (PORT d[11] (2243:2243:2243) (2272:2272:2272))
        (PORT d[12] (2191:2191:2191) (2197:2197:2197))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (PORT d[0] (2299:2299:2299) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2450:2450:2450))
        (PORT clk (3535:3535:3535) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3070:3070:3070))
        (PORT d[1] (3547:3547:3547) (3535:3535:3535))
        (PORT d[2] (3043:3043:3043) (3105:3105:3105))
        (PORT d[3] (2672:2672:2672) (2644:2644:2644))
        (PORT d[4] (3041:3041:3041) (3130:3130:3130))
        (PORT d[5] (3524:3524:3524) (3517:3517:3517))
        (PORT d[6] (3308:3308:3308) (3375:3375:3375))
        (PORT d[7] (2807:2807:2807) (2840:2840:2840))
        (PORT d[8] (2339:2339:2339) (2437:2437:2437))
        (PORT d[9] (3618:3618:3618) (3689:3689:3689))
        (PORT d[10] (3179:3179:3179) (3203:3203:3203))
        (PORT d[11] (3212:3212:3212) (3287:3287:3287))
        (PORT d[12] (3590:3590:3590) (3675:3675:3675))
        (PORT clk (3532:3532:3532) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2392:2392:2392))
        (PORT clk (3532:3532:3532) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3566:3566:3566))
        (PORT d[0] (3066:3066:3066) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3567:3567:3567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3105:3105:3105))
        (PORT d[1] (3000:3000:3000) (2957:2957:2957))
        (PORT d[2] (2659:2659:2659) (2738:2738:2738))
        (PORT d[3] (3899:3899:3899) (4029:4029:4029))
        (PORT d[4] (3139:3139:3139) (3244:3244:3244))
        (PORT d[5] (3645:3645:3645) (3738:3738:3738))
        (PORT d[6] (3822:3822:3822) (3760:3760:3760))
        (PORT d[7] (2006:2006:2006) (1975:1975:1975))
        (PORT d[8] (1883:1883:1883) (1894:1894:1894))
        (PORT d[9] (1775:1775:1775) (1773:1773:1773))
        (PORT d[10] (3006:3006:3006) (2979:2979:2979))
        (PORT d[11] (2035:2035:2035) (2006:2006:2006))
        (PORT d[12] (2045:2045:2045) (2009:2009:2009))
        (PORT clk (2170:2170:2170) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (PORT d[0] (1788:1788:1788) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2886:2886:2886) (2801:2801:2801))
        (PORT datab (3655:3655:3655) (3641:3641:3641))
        (PORT datac (4442:4442:4442) (4329:4329:4329))
        (PORT datad (689:689:689) (648:648:648))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (698:698:698))
        (PORT datab (2203:2203:2203) (1976:1976:1976))
        (PORT datac (3617:3617:3617) (3614:3614:3614))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (2914:2914:2914))
        (PORT clk (3653:3653:3653) (3734:3734:3734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2674:2674:2674))
        (PORT d[1] (3502:3502:3502) (3490:3490:3490))
        (PORT d[2] (3005:3005:3005) (3079:3079:3079))
        (PORT d[3] (2785:2785:2785) (2775:2775:2775))
        (PORT d[4] (2956:2956:2956) (3028:3028:3028))
        (PORT d[5] (3480:3480:3480) (3474:3474:3474))
        (PORT d[6] (3401:3401:3401) (3507:3507:3507))
        (PORT d[7] (2828:2828:2828) (2860:2860:2860))
        (PORT d[8] (2271:2271:2271) (2331:2331:2331))
        (PORT d[9] (3314:3314:3314) (3394:3394:3394))
        (PORT d[10] (2871:2871:2871) (2913:2913:2913))
        (PORT d[11] (2958:2958:2958) (3050:3050:3050))
        (PORT d[12] (3296:3296:3296) (3268:3268:3268))
        (PORT clk (3650:3650:3650) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2486:2486:2486))
        (PORT clk (3650:3650:3650) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3734:3734:3734))
        (PORT d[0] (3139:3139:3139) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3735:3735:3735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3612:3612:3612))
        (PORT d[1] (4090:4090:4090) (4077:4077:4077))
        (PORT d[2] (2962:2962:2962) (3031:3031:3031))
        (PORT d[3] (3549:3549:3549) (3683:3683:3683))
        (PORT d[4] (3514:3514:3514) (3624:3624:3624))
        (PORT d[5] (3698:3698:3698) (3788:3788:3788))
        (PORT d[6] (3641:3641:3641) (3631:3631:3631))
        (PORT d[7] (2288:2288:2288) (2222:2222:2222))
        (PORT d[8] (2628:2628:2628) (2678:2678:2678))
        (PORT d[9] (1822:1822:1822) (1820:1820:1820))
        (PORT d[10] (2433:2433:2433) (2448:2448:2448))
        (PORT d[11] (2769:2769:2769) (2746:2746:2746))
        (PORT d[12] (2024:2024:2024) (1984:1984:1984))
        (PORT clk (2176:2176:2176) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2163:2163:2163))
        (PORT d[0] (1535:1535:1535) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2158:2158:2158))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2925:2925:2925))
        (PORT clk (3760:3760:3760) (3778:3778:3778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4130:4130:4130))
        (PORT d[1] (3195:3195:3195) (3198:3198:3198))
        (PORT d[2] (3364:3364:3364) (3437:3437:3437))
        (PORT d[3] (2765:2765:2765) (2735:2735:2735))
        (PORT d[4] (3005:3005:3005) (3094:3094:3094))
        (PORT d[5] (2826:2826:2826) (2842:2842:2842))
        (PORT d[6] (3688:3688:3688) (3780:3780:3780))
        (PORT d[7] (2818:2818:2818) (2849:2849:2849))
        (PORT d[8] (1972:1972:1972) (2036:2036:2036))
        (PORT d[9] (3000:3000:3000) (3093:3093:3093))
        (PORT d[10] (2913:2913:2913) (2958:2958:2958))
        (PORT d[11] (2958:2958:2958) (3051:3051:3051))
        (PORT d[12] (3026:3026:3026) (3023:3023:3023))
        (PORT clk (3757:3757:3757) (3774:3774:3774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2500:2500:2500))
        (PORT clk (3757:3757:3757) (3774:3774:3774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3778:3778:3778))
        (PORT d[0] (3141:3141:3141) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3779:3779:3779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3578:3578:3578))
        (PORT d[1] (3678:3678:3678) (3618:3618:3618))
        (PORT d[2] (2991:2991:2991) (3054:3054:3054))
        (PORT d[3] (3503:3503:3503) (3633:3633:3633))
        (PORT d[4] (3092:3092:3092) (3219:3219:3219))
        (PORT d[5] (3614:3614:3614) (3697:3697:3697))
        (PORT d[6] (3662:3662:3662) (3653:3653:3653))
        (PORT d[7] (3249:3249:3249) (3258:3258:3258))
        (PORT d[8] (2637:2637:2637) (2686:2686:2686))
        (PORT d[9] (2117:2117:2117) (2104:2104:2104))
        (PORT d[10] (3064:3064:3064) (3030:3030:3030))
        (PORT d[11] (2391:2391:2391) (2378:2378:2378))
        (PORT d[12] (2073:2073:2073) (2033:2033:2033))
        (PORT clk (2178:2178:2178) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (PORT d[0] (1993:1993:1993) (1931:1931:1931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3057:3057:3057))
        (PORT clk (3269:3269:3269) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2252:2252:2252))
        (PORT d[1] (2790:2790:2790) (2782:2782:2782))
        (PORT d[2] (2328:2328:2328) (2395:2395:2395))
        (PORT d[3] (2718:2718:2718) (2708:2708:2708))
        (PORT d[4] (2315:2315:2315) (2380:2380:2380))
        (PORT d[5] (2835:2835:2835) (2740:2740:2740))
        (PORT d[6] (3347:3347:3347) (3452:3452:3452))
        (PORT d[7] (2442:2442:2442) (2483:2483:2483))
        (PORT d[8] (1957:1957:1957) (2029:2029:2029))
        (PORT d[9] (2470:2470:2470) (2481:2481:2481))
        (PORT d[10] (2847:2847:2847) (2887:2887:2887))
        (PORT d[11] (2765:2765:2765) (2791:2791:2791))
        (PORT d[12] (2742:2742:2742) (2760:2760:2760))
        (PORT clk (3266:3266:3266) (3332:3332:3332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2390:2390:2390))
        (PORT clk (3266:3266:3266) (3332:3332:3332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3269:3269:3269) (3336:3336:3336))
        (PORT d[0] (2985:2985:2985) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3337:3337:3337))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3337:3337:3337))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3337:3337:3337))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (1959:1959:1959))
        (PORT d[1] (2563:2563:2563) (2487:2487:2487))
        (PORT d[2] (2535:2535:2535) (2588:2588:2588))
        (PORT d[3] (3309:3309:3309) (3233:3233:3233))
        (PORT d[4] (3557:3557:3557) (3674:3674:3674))
        (PORT d[5] (2998:2998:2998) (3079:3079:3079))
        (PORT d[6] (3672:3672:3672) (3666:3666:3666))
        (PORT d[7] (2424:2424:2424) (2340:2340:2340))
        (PORT d[8] (2163:2163:2163) (2181:2181:2181))
        (PORT d[9] (2398:2398:2398) (2400:2400:2400))
        (PORT d[10] (1486:1486:1486) (1387:1387:1387))
        (PORT d[11] (1556:1556:1556) (1471:1471:1471))
        (PORT d[12] (1999:1999:1999) (1949:1949:1949))
        (PORT clk (2195:2195:2195) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (PORT d[0] (1488:1488:1488) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4492:4492:4492) (4371:4371:4371))
        (PORT datab (724:724:724) (680:680:680))
        (PORT datac (3614:3614:3614) (3610:3610:3610))
        (PORT datad (1377:1377:1377) (1253:1253:1253))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3897:3897:3897))
        (PORT clk (3940:3940:3940) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2942:2942:2942))
        (PORT d[1] (3529:3529:3529) (3543:3543:3543))
        (PORT d[2] (3168:3168:3168) (3294:3294:3294))
        (PORT d[3] (3191:3191:3191) (3207:3207:3207))
        (PORT d[4] (3433:3433:3433) (3519:3519:3519))
        (PORT d[5] (3501:3501:3501) (3499:3499:3499))
        (PORT d[6] (3870:3870:3870) (4018:4018:4018))
        (PORT d[7] (3882:3882:3882) (3901:3901:3901))
        (PORT d[8] (2782:2782:2782) (2880:2880:2880))
        (PORT d[9] (3888:3888:3888) (3943:3943:3943))
        (PORT d[10] (3161:3161:3161) (3214:3214:3214))
        (PORT d[11] (4094:4094:4094) (4233:4233:4233))
        (PORT d[12] (3591:3591:3591) (3650:3650:3650))
        (PORT clk (3937:3937:3937) (4022:4022:4022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (2945:2945:2945))
        (PORT clk (3937:3937:3937) (4022:4022:4022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3940:3940:3940) (4026:4026:4026))
        (PORT d[0] (3538:3538:3538) (3499:3499:3499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3941:3941:3941) (4027:4027:4027))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3941:3941:3941) (4027:4027:4027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3941:3941:3941) (4027:4027:4027))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3941:3941:3941) (4027:4027:4027))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3145:3145:3145))
        (PORT d[1] (3688:3688:3688) (3669:3669:3669))
        (PORT d[2] (3695:3695:3695) (3803:3803:3803))
        (PORT d[3] (4474:4474:4474) (4601:4601:4601))
        (PORT d[4] (3541:3541:3541) (3682:3682:3682))
        (PORT d[5] (3292:3292:3292) (3374:3374:3374))
        (PORT d[6] (4077:4077:4077) (4079:4079:4079))
        (PORT d[7] (3050:3050:3050) (3011:3011:3011))
        (PORT d[8] (2299:2299:2299) (2361:2361:2361))
        (PORT d[9] (2529:2529:2529) (2539:2539:2539))
        (PORT d[10] (2878:2878:2878) (2898:2898:2898))
        (PORT d[11] (2737:2737:2737) (2715:2715:2715))
        (PORT d[12] (2822:2822:2822) (2811:2811:2811))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (PORT d[0] (2205:2205:2205) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (688:688:688))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (4439:4439:4439) (4326:4326:4326))
        (PORT datad (1675:1675:1675) (1561:1561:1561))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (1864:1864:1864) (1748:1748:1748))
        (PORT datac (3592:3592:3592) (3673:3673:3673))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4399:4399:4399) (4231:4231:4231))
        (PORT datab (2201:2201:2201) (2098:2098:2098))
        (PORT datac (1323:1323:1323) (1304:1304:1304))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (341:341:341))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (415:415:415))
        (PORT datad (674:674:674) (672:672:672))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (383:383:383))
        (PORT datab (321:321:321) (400:400:400))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1320:1320:1320))
        (PORT datab (231:231:231) (262:262:262))
        (PORT datad (205:205:205) (233:233:233))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1846:1846:1846))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (771:771:771) (761:761:761))
        (PORT datac (1094:1094:1094) (1083:1083:1083))
        (PORT datad (394:394:394) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1846:1846:1846))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (551:551:551))
        (PORT datad (371:371:371) (354:354:354))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (677:677:677) (676:676:676))
        (PORT datad (484:484:484) (512:512:512))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (510:510:510))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (676:676:676) (675:675:675))
        (PORT datad (678:678:678) (670:670:670))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (413:413:413))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (327:327:327) (410:410:410))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (426:426:426))
        (PORT datab (314:314:314) (387:387:387))
        (PORT datad (359:359:359) (345:345:345))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (404:404:404))
        (PORT datab (329:329:329) (411:411:411))
        (PORT datad (665:665:665) (651:651:651))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (404:404:404))
        (PORT datab (477:477:477) (499:499:499))
        (PORT datac (406:406:406) (442:442:442))
        (PORT datad (471:471:471) (492:492:492))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (728:728:728))
        (PORT datab (725:725:725) (712:712:712))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (390:390:390) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (381:381:381))
        (PORT datab (320:320:320) (398:398:398))
        (PORT datac (286:286:286) (365:365:365))
        (PORT datad (270:270:270) (341:341:341))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (286:286:286) (357:357:357))
        (PORT datac (473:473:473) (503:503:503))
        (PORT datad (657:657:657) (655:655:655))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (589:589:589))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1845:1845:1845))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (375:375:375))
        (PORT datab (312:312:312) (386:386:386))
        (PORT datac (474:474:474) (504:504:504))
        (PORT datad (447:447:447) (473:473:473))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1845:1845:1845))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (548:548:548))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1845:1845:1845))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (487:487:487))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (278:278:278) (353:353:353))
        (PORT datad (482:482:482) (509:509:509))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (420:420:420))
        (PORT datad (621:621:621) (568:568:568))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (419:419:419))
        (PORT datab (322:322:322) (401:401:401))
        (PORT datac (414:414:414) (443:443:443))
        (PORT datad (644:644:644) (626:626:626))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT asdata (750:750:750) (729:729:729))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (539:539:539))
        (PORT datab (305:305:305) (375:375:375))
        (PORT datac (426:426:426) (451:451:451))
        (PORT datad (643:643:643) (625:625:625))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datac (413:413:413) (442:442:442))
        (PORT datad (301:301:301) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (695:695:695))
        (PORT datab (704:704:704) (708:708:708))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (522:522:522))
        (PORT datab (313:313:313) (388:388:388))
        (PORT datac (489:489:489) (514:514:514))
        (PORT datad (445:445:445) (467:467:467))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (910:910:910))
        (PORT datab (765:765:765) (740:740:740))
        (PORT datac (287:287:287) (368:368:368))
        (PORT datad (376:376:376) (356:356:356))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (697:697:697))
        (PORT datad (585:585:585) (540:540:540))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1845:1845:1845))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (501:501:501))
        (PORT datab (430:430:430) (462:462:462))
        (PORT datac (623:623:623) (620:620:620))
        (PORT datad (436:436:436) (456:456:456))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (532:532:532))
        (PORT datab (493:493:493) (511:511:511))
        (PORT datac (444:444:444) (464:464:464))
        (PORT datad (655:655:655) (646:646:646))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (404:404:404))
        (PORT datab (313:313:313) (387:387:387))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (452:452:452) (471:471:471))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (501:501:501))
        (PORT datab (450:450:450) (481:481:481))
        (PORT datac (648:648:648) (640:640:640))
        (PORT datad (656:656:656) (640:640:640))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (383:383:383))
        (PORT datab (222:222:222) (248:248:248))
        (PORT datac (351:351:351) (332:332:332))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (274:274:274))
        (PORT datab (705:705:705) (699:699:699))
        (PORT datad (203:203:203) (228:228:228))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1846:1846:1846))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (502:502:502))
        (PORT datab (522:522:522) (536:536:536))
        (PORT datac (667:667:667) (654:654:654))
        (PORT datad (703:703:703) (696:696:696))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (734:734:734))
        (PORT datab (531:531:531) (550:550:550))
        (PORT datac (698:698:698) (681:681:681))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (410:410:410))
        (PORT datac (483:483:483) (505:505:505))
        (PORT datad (282:282:282) (348:348:348))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (735:735:735))
        (PORT datab (708:708:708) (706:706:706))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (729:729:729))
        (PORT datab (726:726:726) (713:713:713))
        (PORT datad (621:621:621) (568:568:568))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (720:720:720))
        (PORT datab (481:481:481) (513:513:513))
        (PORT datac (686:686:686) (680:680:680))
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (677:677:677))
        (PORT datab (692:692:692) (686:686:686))
        (PORT datac (420:420:420) (403:403:403))
        (PORT datad (682:682:682) (676:676:676))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1846:1846:1846))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (488:488:488))
        (PORT datad (654:654:654) (650:650:650))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (913:913:913))
        (PORT datab (479:479:479) (512:512:512))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1845:1845:1845))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (PORT datab (455:455:455) (492:492:492))
        (PORT datac (706:706:706) (707:707:707))
        (PORT datad (684:684:684) (668:668:668))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (498:498:498))
        (PORT datab (315:315:315) (388:388:388))
        (PORT datac (279:279:279) (355:355:355))
        (PORT datad (476:476:476) (501:501:501))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (567:567:567))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (467:467:467) (487:487:487))
        (PORT datad (633:633:633) (632:632:632))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (381:381:381))
        (PORT datab (305:305:305) (375:375:375))
        (PORT datac (686:686:686) (677:677:677))
        (PORT datad (432:432:432) (456:456:456))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (275:275:275))
        (PORT datab (456:456:456) (492:492:492))
        (PORT datad (204:204:204) (229:229:229))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1846:1846:1846))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (387:387:387))
        (PORT datac (454:454:454) (475:475:475))
        (PORT datad (480:480:480) (507:507:507))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (390:390:390))
        (PORT datac (477:477:477) (508:508:508))
        (PORT datad (214:214:214) (233:233:233))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1845:1845:1845))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (572:572:572))
        (PORT datab (314:314:314) (387:387:387))
        (PORT datad (722:722:722) (707:707:707))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1846:1846:1846))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (689:689:689))
        (PORT datab (438:438:438) (411:411:411))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (693:693:693))
        (PORT datab (704:704:704) (708:708:708))
        (PORT datad (404:404:404) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1847:1847:1847))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (364:364:364))
        (PORT datad (271:271:271) (341:341:341))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (584:584:584))
        (PORT datab (770:770:770) (761:761:761))
        (PORT datad (285:285:285) (353:353:353))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1846:1846:1846))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (542:542:542))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1845:1845:1845))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4037:4037:4037) (4298:4298:4298))
        (PORT datab (748:748:748) (759:759:759))
        (PORT datac (1224:1224:1224) (1162:1162:1162))
        (PORT datad (1183:1183:1183) (1095:1095:1095))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3868:3868:3868) (3997:3997:3997))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2838:2838:2838) (2619:2619:2619))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1393:1393:1393))
        (PORT clk (2769:2769:2769) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (939:939:939))
        (PORT d[1] (1217:1217:1217) (1167:1167:1167))
        (PORT d[2] (2464:2464:2464) (2479:2479:2479))
        (PORT d[3] (1834:1834:1834) (1844:1844:1844))
        (PORT d[4] (1300:1300:1300) (1267:1267:1267))
        (PORT d[5] (2518:2518:2518) (2448:2448:2448))
        (PORT d[6] (2143:2143:2143) (2168:2168:2168))
        (PORT d[7] (3004:3004:3004) (2965:2965:2965))
        (PORT d[8] (3138:3138:3138) (3237:3237:3237))
        (PORT d[9] (1825:1825:1825) (1737:1737:1737))
        (PORT d[10] (1786:1786:1786) (1799:1799:1799))
        (PORT d[11] (1874:1874:1874) (1908:1908:1908))
        (PORT d[12] (2708:2708:2708) (2593:2593:2593))
        (PORT clk (2766:2766:2766) (2802:2802:2802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1589:1589:1589))
        (PORT clk (2766:2766:2766) (2802:2802:2802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2806:2806:2806))
        (PORT d[0] (2282:2282:2282) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2807:2807:2807))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3098:3098:3098))
        (PORT d[1] (2194:2194:2194) (2092:2092:2092))
        (PORT d[2] (2192:2192:2192) (2125:2125:2125))
        (PORT d[3] (3817:3817:3817) (3652:3652:3652))
        (PORT d[4] (1918:1918:1918) (1942:1942:1942))
        (PORT d[5] (2050:2050:2050) (2028:2028:2028))
        (PORT d[6] (2394:2394:2394) (2288:2288:2288))
        (PORT d[7] (3030:3030:3030) (2984:2984:2984))
        (PORT d[8] (2041:2041:2041) (2019:2019:2019))
        (PORT d[9] (3106:3106:3106) (3096:3096:3096))
        (PORT d[10] (2785:2785:2785) (2778:2778:2778))
        (PORT d[11] (2046:2046:2046) (2016:2016:2016))
        (PORT d[12] (2114:2114:2114) (2111:2111:2111))
        (PORT clk (2169:2169:2169) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (PORT d[0] (1500:1500:1500) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2153:2153:2153))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2126:2126:2126))
        (PORT clk (2779:2779:2779) (2807:2807:2807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3319:3319:3319))
        (PORT d[1] (2258:2258:2258) (2201:2201:2201))
        (PORT d[2] (2646:2646:2646) (2744:2744:2744))
        (PORT d[3] (2495:2495:2495) (2513:2513:2513))
        (PORT d[4] (2493:2493:2493) (2528:2528:2528))
        (PORT d[5] (3138:3138:3138) (3182:3182:3182))
        (PORT d[6] (2593:2593:2593) (2648:2648:2648))
        (PORT d[7] (2829:2829:2829) (2872:2872:2872))
        (PORT d[8] (2773:2773:2773) (2788:2788:2788))
        (PORT d[9] (2960:2960:2960) (2938:2938:2938))
        (PORT d[10] (2091:2091:2091) (2116:2116:2116))
        (PORT d[11] (2787:2787:2787) (2830:2830:2830))
        (PORT d[12] (3747:3747:3747) (3764:3764:3764))
        (PORT clk (2776:2776:2776) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2309:2309:2309))
        (PORT clk (2776:2776:2776) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2807:2807:2807))
        (PORT d[0] (2988:2988:2988) (2863:2863:2863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2533:2533:2533))
        (PORT d[1] (3537:3537:3537) (3448:3448:3448))
        (PORT d[2] (4475:4475:4475) (4630:4630:4630))
        (PORT d[3] (3078:3078:3078) (3163:3163:3163))
        (PORT d[4] (1983:1983:1983) (2044:2044:2044))
        (PORT d[5] (2427:2427:2427) (2432:2432:2432))
        (PORT d[6] (3932:3932:3932) (3898:3898:3898))
        (PORT d[7] (2802:2802:2802) (2775:2775:2775))
        (PORT d[8] (2098:2098:2098) (2103:2103:2103))
        (PORT d[9] (3230:3230:3230) (3266:3266:3266))
        (PORT d[10] (3075:3075:3075) (3047:3047:3047))
        (PORT d[11] (2446:2446:2446) (2439:2439:2439))
        (PORT d[12] (2180:2180:2180) (2188:2188:2188))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2170:2170:2170))
        (PORT d[0] (1975:1975:1975) (1941:1941:1941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1402:1402:1402))
        (PORT clk (2773:2773:2773) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1193:1193:1193))
        (PORT d[1] (1757:1757:1757) (1645:1645:1645))
        (PORT d[2] (1921:1921:1921) (1850:1850:1850))
        (PORT d[3] (1832:1832:1832) (1837:1837:1837))
        (PORT d[4] (1896:1896:1896) (1822:1822:1822))
        (PORT d[5] (2552:2552:2552) (2478:2478:2478))
        (PORT d[6] (1905:1905:1905) (1947:1947:1947))
        (PORT d[7] (2979:2979:2979) (2942:2942:2942))
        (PORT d[8] (3137:3137:3137) (3236:3236:3236))
        (PORT d[9] (1828:1828:1828) (1750:1750:1750))
        (PORT d[10] (1714:1714:1714) (1729:1729:1729))
        (PORT d[11] (2394:2394:2394) (2415:2415:2415))
        (PORT d[12] (2431:2431:2431) (2337:2337:2337))
        (PORT clk (2770:2770:2770) (2793:2793:2793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (1822:1822:1822))
        (PORT clk (2770:2770:2770) (2793:2793:2793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2797:2797:2797))
        (PORT d[0] (2249:2249:2249) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2798:2798:2798))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3389:3389:3389))
        (PORT d[1] (2162:2162:2162) (2060:2060:2060))
        (PORT d[2] (2520:2520:2520) (2434:2434:2434))
        (PORT d[3] (3211:3211:3211) (3218:3218:3218))
        (PORT d[4] (3291:3291:3291) (3237:3237:3237))
        (PORT d[5] (1814:1814:1814) (1833:1833:1833))
        (PORT d[6] (2409:2409:2409) (2306:2306:2306))
        (PORT d[7] (2473:2473:2473) (2436:2436:2436))
        (PORT d[8] (2070:2070:2070) (2044:2044:2044))
        (PORT d[9] (2830:2830:2830) (2831:2831:2831))
        (PORT d[10] (2653:2653:2653) (2581:2581:2581))
        (PORT d[11] (2287:2287:2287) (2317:2317:2317))
        (PORT d[12] (2130:2130:2130) (2095:2095:2095))
        (PORT clk (2173:2173:2173) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (PORT d[0] (1798:1798:1798) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3291:3291:3291) (3349:3349:3349))
        (PORT datab (2329:2329:2329) (2186:2186:2186))
        (PORT datac (1298:1298:1298) (1223:1223:1223))
        (PORT datad (4740:4740:4740) (4773:4773:4773))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2202:2202:2202))
        (PORT clk (2799:2799:2799) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3044:3044:3044))
        (PORT d[1] (2791:2791:2791) (2716:2716:2716))
        (PORT d[2] (2848:2848:2848) (2899:2899:2899))
        (PORT d[3] (2528:2528:2528) (2554:2554:2554))
        (PORT d[4] (2240:2240:2240) (2300:2300:2300))
        (PORT d[5] (3190:3190:3190) (3232:3232:3232))
        (PORT d[6] (2575:2575:2575) (2643:2643:2643))
        (PORT d[7] (2993:2993:2993) (3002:3002:3002))
        (PORT d[8] (3117:3117:3117) (3125:3125:3125))
        (PORT d[9] (2745:2745:2745) (2751:2751:2751))
        (PORT d[10] (2097:2097:2097) (2123:2123:2123))
        (PORT d[11] (2764:2764:2764) (2787:2787:2787))
        (PORT d[12] (3159:3159:3159) (3193:3193:3193))
        (PORT clk (2796:2796:2796) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2398:2398:2398))
        (PORT clk (2796:2796:2796) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2799:2799:2799) (2829:2829:2829))
        (PORT d[0] (3068:3068:3068) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2533:2533:2533))
        (PORT d[1] (3555:3555:3555) (3464:3464:3464))
        (PORT d[2] (4190:4190:4190) (4358:4358:4358))
        (PORT d[3] (3111:3111:3111) (3202:3202:3202))
        (PORT d[4] (2708:2708:2708) (2791:2791:2791))
        (PORT d[5] (2193:2193:2193) (2242:2242:2242))
        (PORT d[6] (3949:3949:3949) (3909:3909:3909))
        (PORT d[7] (2513:2513:2513) (2495:2495:2495))
        (PORT d[8] (2320:2320:2320) (2285:2285:2285))
        (PORT d[9] (3250:3250:3250) (3286:3286:3286))
        (PORT d[10] (2670:2670:2670) (2625:2625:2625))
        (PORT d[11] (2106:2106:2106) (2115:2115:2115))
        (PORT d[12] (2171:2171:2171) (2176:2176:2176))
        (PORT clk (2187:2187:2187) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2173:2173:2173))
        (PORT d[0] (2172:2172:2172) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2168:2168:2168))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1207:1207:1207))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (1841:1841:1841) (1760:1760:1760))
        (PORT datad (4737:4737:4737) (4771:4771:4771))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1748:1748:1748))
        (PORT clk (2811:2811:2811) (2841:2841:2841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2588:2588:2588))
        (PORT d[1] (2638:2638:2638) (2639:2639:2639))
        (PORT d[2] (2225:2225:2225) (2142:2142:2142))
        (PORT d[3] (2519:2519:2519) (2544:2544:2544))
        (PORT d[4] (2170:2170:2170) (2194:2194:2194))
        (PORT d[5] (2616:2616:2616) (2574:2574:2574))
        (PORT d[6] (2230:2230:2230) (2257:2257:2257))
        (PORT d[7] (2651:2651:2651) (2648:2648:2648))
        (PORT d[8] (2816:2816:2816) (2922:2922:2922))
        (PORT d[9] (2590:2590:2590) (2545:2545:2545))
        (PORT d[10] (2932:2932:2932) (3002:3002:3002))
        (PORT d[11] (2101:2101:2101) (2138:2138:2138))
        (PORT d[12] (2790:2790:2790) (2812:2812:2812))
        (PORT clk (2808:2808:2808) (2837:2837:2837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (1977:1977:1977))
        (PORT clk (2808:2808:2808) (2837:2837:2837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2841:2841:2841))
        (PORT d[0] (2728:2728:2728) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2842:2842:2842))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2098:2098:2098))
        (PORT d[1] (2439:2439:2439) (2292:2292:2292))
        (PORT d[2] (2562:2562:2562) (2484:2484:2484))
        (PORT d[3] (3438:3438:3438) (3295:3295:3295))
        (PORT d[4] (1613:1613:1613) (1655:1655:1655))
        (PORT d[5] (2147:2147:2147) (2145:2145:2145))
        (PORT d[6] (2767:2767:2767) (2658:2658:2658))
        (PORT d[7] (2386:2386:2386) (2335:2335:2335))
        (PORT d[8] (1954:1954:1954) (1920:1920:1920))
        (PORT d[9] (2834:2834:2834) (2852:2852:2852))
        (PORT d[10] (2412:2412:2412) (2414:2414:2414))
        (PORT d[11] (1759:1759:1759) (1746:1746:1746))
        (PORT d[12] (1696:1696:1696) (1666:1666:1666))
        (PORT clk (2183:2183:2183) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2169:2169:2169))
        (PORT d[0] (1522:1522:1522) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2164:2164:2164))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2391:2391:2391))
        (PORT clk (2325:2325:2325) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2661:2661:2661))
        (PORT d[1] (2290:2290:2290) (2269:2269:2269))
        (PORT d[2] (2912:2912:2912) (2981:2981:2981))
        (PORT d[3] (2255:2255:2255) (2312:2312:2312))
        (PORT d[4] (2136:2136:2136) (2162:2162:2162))
        (PORT d[5] (3140:3140:3140) (3179:3179:3179))
        (PORT d[6] (2613:2613:2613) (2683:2683:2683))
        (PORT d[7] (2819:2819:2819) (2858:2858:2858))
        (PORT d[8] (3069:3069:3069) (3061:3061:3061))
        (PORT d[9] (2954:2954:2954) (2945:2945:2945))
        (PORT d[10] (2954:2954:2954) (3026:3026:3026))
        (PORT d[11] (2560:2560:2560) (2613:2613:2613))
        (PORT d[12] (2701:2701:2701) (2699:2699:2699))
        (PORT clk (2322:2322:2322) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2405:2405:2405))
        (PORT clk (2322:2322:2322) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2309:2309:2309))
        (PORT d[0] (2985:2985:2985) (2966:2966:2966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3374:3374:3374))
        (PORT d[1] (3233:3233:3233) (3136:3136:3136))
        (PORT d[2] (3774:3774:3774) (3926:3926:3926))
        (PORT d[3] (3343:3343:3343) (3422:3422:3422))
        (PORT d[4] (2675:2675:2675) (2746:2746:2746))
        (PORT d[5] (2890:2890:2890) (2950:2950:2950))
        (PORT d[6] (4419:4419:4419) (4366:4366:4366))
        (PORT d[7] (3577:3577:3577) (3585:3585:3585))
        (PORT d[8] (2833:2833:2833) (2871:2871:2871))
        (PORT d[9] (3512:3512:3512) (3510:3510:3510))
        (PORT d[10] (3155:3155:3155) (3167:3167:3167))
        (PORT d[11] (3279:3279:3279) (3335:3335:3335))
        (PORT d[12] (2712:2712:2712) (2687:2687:2687))
        (PORT clk (2171:2171:2171) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (PORT d[0] (2309:2309:2309) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1428:1428:1428))
        (PORT clk (2791:2791:2791) (2820:2820:2820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1252:1252:1252))
        (PORT d[1] (2661:2661:2661) (2662:2662:2662))
        (PORT d[2] (1898:1898:1898) (1840:1840:1840))
        (PORT d[3] (2080:2080:2080) (2070:2070:2070))
        (PORT d[4] (2218:2218:2218) (2245:2245:2245))
        (PORT d[5] (1857:1857:1857) (1797:1797:1797))
        (PORT d[6] (2178:2178:2178) (2206:2206:2206))
        (PORT d[7] (2875:2875:2875) (2938:2938:2938))
        (PORT d[8] (2769:2769:2769) (2881:2881:2881))
        (PORT d[9] (2317:2317:2317) (2284:2284:2284))
        (PORT d[10] (2902:2902:2902) (2974:2974:2974))
        (PORT d[11] (1880:1880:1880) (1915:1915:1915))
        (PORT d[12] (2107:2107:2107) (2027:2027:2027))
        (PORT clk (2788:2788:2788) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1588:1588:1588))
        (PORT clk (2788:2788:2788) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2820:2820:2820))
        (PORT d[0] (2297:2297:2297) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2792:2792:2792) (2821:2821:2821))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3445:3445:3445))
        (PORT d[1] (2147:2147:2147) (2044:2044:2044))
        (PORT d[2] (2174:2174:2174) (2107:2107:2107))
        (PORT d[3] (3263:3263:3263) (3268:3268:3268))
        (PORT d[4] (3317:3317:3317) (3263:3263:3263))
        (PORT d[5] (2322:2322:2322) (2307:2307:2307))
        (PORT d[6] (2450:2450:2450) (2348:2348:2348))
        (PORT d[7] (2502:2502:2502) (2472:2472:2472))
        (PORT d[8] (1737:1737:1737) (1729:1729:1729))
        (PORT d[9] (2780:2780:2780) (2786:2786:2786))
        (PORT d[10] (2785:2785:2785) (2779:2779:2779))
        (PORT d[11] (1750:1750:1750) (1739:1739:1739))
        (PORT d[12] (2058:2058:2058) (2023:2023:2023))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (PORT d[0] (1509:1509:1509) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3648:3648:3648) (3473:3473:3473))
        (PORT datab (4781:4781:4781) (4804:4804:4804))
        (PORT datac (1018:1018:1018) (961:961:961))
        (PORT datad (3239:3239:3239) (3307:3307:3307))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2565:2565:2565))
        (PORT clk (2381:2381:2381) (2375:2375:2375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2693:2693:2693))
        (PORT d[1] (2310:2310:2310) (2290:2290:2290))
        (PORT d[2] (3188:3188:3188) (3223:3223:3223))
        (PORT d[3] (2595:2595:2595) (2647:2647:2647))
        (PORT d[4] (2583:2583:2583) (2614:2614:2614))
        (PORT d[5] (3124:3124:3124) (3194:3194:3194))
        (PORT d[6] (2628:2628:2628) (2695:2695:2695))
        (PORT d[7] (3070:3070:3070) (3094:3094:3094))
        (PORT d[8] (3375:3375:3375) (3332:3332:3332))
        (PORT d[9] (3004:3004:3004) (2994:2994:2994))
        (PORT d[10] (3198:3198:3198) (3230:3230:3230))
        (PORT d[11] (2888:2888:2888) (2930:2930:2930))
        (PORT d[12] (2655:2655:2655) (2664:2664:2664))
        (PORT clk (2378:2378:2378) (2371:2371:2371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2382:2382:2382))
        (PORT clk (2378:2378:2378) (2371:2371:2371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2375:2375:2375))
        (PORT d[0] (2950:2950:2950) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3587:3587:3587))
        (PORT d[1] (3203:3203:3203) (3116:3116:3116))
        (PORT d[2] (4105:4105:4105) (4243:4243:4243))
        (PORT d[3] (3353:3353:3353) (3394:3394:3394))
        (PORT d[4] (2683:2683:2683) (2752:2752:2752))
        (PORT d[5] (2538:2538:2538) (2604:2604:2604))
        (PORT d[6] (3968:3968:3968) (3953:3953:3953))
        (PORT d[7] (3202:3202:3202) (3227:3227:3227))
        (PORT d[8] (2758:2758:2758) (2750:2750:2750))
        (PORT d[9] (3552:3552:3552) (3548:3548:3548))
        (PORT d[10] (3128:3128:3128) (3143:3143:3143))
        (PORT d[11] (2987:2987:2987) (3047:3047:3047))
        (PORT d[12] (2949:2949:2949) (2886:2886:2886))
        (PORT clk (2162:2162:2162) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d[0] (2304:2304:2304) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (716:716:716))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (3811:3811:3811) (3571:3571:3571))
        (PORT datad (4733:4733:4733) (4766:4766:4766))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1838:1838:1838))
        (PORT clk (3041:3041:3041) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3130:3130:3130))
        (PORT d[1] (2843:2843:2843) (2781:2781:2781))
        (PORT d[2] (2850:2850:2850) (2891:2891:2891))
        (PORT d[3] (2620:2620:2620) (2704:2704:2704))
        (PORT d[4] (3264:3264:3264) (3335:3335:3335))
        (PORT d[5] (3160:3160:3160) (3173:3173:3173))
        (PORT d[6] (2972:2972:2972) (3041:3041:3041))
        (PORT d[7] (3196:3196:3196) (3236:3236:3236))
        (PORT d[8] (3410:3410:3410) (3412:3412:3412))
        (PORT d[9] (2529:2529:2529) (2581:2581:2581))
        (PORT d[10] (2966:2966:2966) (2930:2930:2930))
        (PORT d[11] (3048:3048:3048) (3069:3069:3069))
        (PORT d[12] (2846:2846:2846) (2886:2886:2886))
        (PORT clk (3038:3038:3038) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2534:2534:2534))
        (PORT clk (3038:3038:3038) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3052:3052:3052))
        (PORT d[0] (3142:3142:3142) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3053:3053:3053))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2928:2928:2928))
        (PORT d[1] (2943:2943:2943) (2872:2872:2872))
        (PORT d[2] (4542:4542:4542) (4701:4701:4701))
        (PORT d[3] (3426:3426:3426) (3502:3502:3502))
        (PORT d[4] (2729:2729:2729) (2815:2815:2815))
        (PORT d[5] (2936:2936:2936) (2980:2980:2980))
        (PORT d[6] (3302:3302:3302) (3293:3293:3293))
        (PORT d[7] (2881:2881:2881) (2894:2894:2894))
        (PORT d[8] (2419:2419:2419) (2412:2412:2412))
        (PORT d[9] (2900:2900:2900) (2916:2916:2916))
        (PORT d[10] (2438:2438:2438) (2462:2462:2462))
        (PORT d[11] (2311:2311:2311) (2343:2343:2343))
        (PORT d[12] (2569:2569:2569) (2604:2604:2604))
        (PORT clk (2202:2202:2202) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (PORT d[0] (2039:2039:2039) (1980:1980:1980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2184:2184:2184))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2213:2213:2213))
        (PORT clk (2313:2313:2313) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2642:2642:2642))
        (PORT d[1] (2921:2921:2921) (2964:2964:2964))
        (PORT d[2] (3125:3125:3125) (3161:3161:3161))
        (PORT d[3] (2508:2508:2508) (2550:2550:2550))
        (PORT d[4] (2521:2521:2521) (2581:2581:2581))
        (PORT d[5] (3099:3099:3099) (3120:3120:3120))
        (PORT d[6] (2984:2984:2984) (3042:3042:3042))
        (PORT d[7] (2836:2836:2836) (2881:2881:2881))
        (PORT d[8] (3077:3077:3077) (3083:3083:3083))
        (PORT d[9] (3320:3320:3320) (3302:3302:3302))
        (PORT d[10] (3161:3161:3161) (3193:3193:3193))
        (PORT d[11] (2837:2837:2837) (2902:2902:2902))
        (PORT d[12] (3008:3008:3008) (3014:3014:3014))
        (PORT clk (2310:2310:2310) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2506:2506:2506))
        (PORT clk (2310:2310:2310) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2296:2296:2296))
        (PORT d[0] (3131:3131:3131) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3297:3297:3297))
        (PORT d[1] (3287:3287:3287) (3235:3235:3235))
        (PORT d[2] (3422:3422:3422) (3530:3530:3530))
        (PORT d[3] (3300:3300:3300) (3365:3365:3365))
        (PORT d[4] (3058:3058:3058) (3135:3135:3135))
        (PORT d[5] (2851:2851:2851) (2912:2912:2912))
        (PORT d[6] (4668:4668:4668) (4670:4670:4670))
        (PORT d[7] (3395:3395:3395) (3375:3375:3375))
        (PORT d[8] (3124:3124:3124) (3138:3138:3138))
        (PORT d[9] (3163:3163:3163) (3165:3165:3165))
        (PORT d[10] (3388:3388:3388) (3367:3367:3367))
        (PORT d[11] (3491:3491:3491) (3513:3513:3513))
        (PORT d[12] (3222:3222:3222) (3235:3235:3235))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (PORT d[0] (2405:2405:2405) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2356:2356:2356))
        (PORT clk (2429:2429:2429) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2686:2686:2686))
        (PORT d[1] (2563:2563:2563) (2518:2518:2518))
        (PORT d[2] (2889:2889:2889) (2949:2949:2949))
        (PORT d[3] (2231:2231:2231) (2296:2296:2296))
        (PORT d[4] (2253:2253:2253) (2302:2302:2302))
        (PORT d[5] (2486:2486:2486) (2518:2518:2518))
        (PORT d[6] (2569:2569:2569) (2637:2637:2637))
        (PORT d[7] (2739:2739:2739) (2741:2741:2741))
        (PORT d[8] (3031:3031:3031) (2997:2997:2997))
        (PORT d[9] (2980:2980:2980) (2967:2967:2967))
        (PORT d[10] (2582:2582:2582) (2625:2625:2625))
        (PORT d[11] (2464:2464:2464) (2512:2512:2512))
        (PORT d[12] (2990:2990:2990) (2976:2976:2976))
        (PORT clk (2426:2426:2426) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2326:2326:2326))
        (PORT clk (2426:2426:2426) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2426:2426:2426))
        (PORT d[0] (2923:2923:2923) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (2978:2978:2978))
        (PORT d[1] (2919:2919:2919) (2857:2857:2857))
        (PORT d[2] (3812:3812:3812) (3961:3961:3961))
        (PORT d[3] (3048:3048:3048) (3111:3111:3111))
        (PORT d[4] (2380:2380:2380) (2452:2452:2452))
        (PORT d[5] (2561:2561:2561) (2622:2622:2622))
        (PORT d[6] (4053:4053:4053) (4044:4044:4044))
        (PORT d[7] (3170:3170:3170) (3168:3168:3168))
        (PORT d[8] (2459:2459:2459) (2456:2456:2456))
        (PORT d[9] (2835:2835:2835) (2852:2852:2852))
        (PORT d[10] (3063:3063:3063) (3049:3049:3049))
        (PORT d[11] (2701:2701:2701) (2680:2680:2680))
        (PORT d[12] (2962:2962:2962) (2904:2904:2904))
        (PORT clk (2138:2138:2138) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2127:2127:2127))
        (PORT d[0] (2283:2283:2283) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2122:2122:2122))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2425:2425:2425))
        (PORT clk (2438:2438:2438) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2954:2954:2954))
        (PORT d[1] (2274:2274:2274) (2240:2240:2240))
        (PORT d[2] (2824:2824:2824) (2878:2878:2878))
        (PORT d[3] (2556:2556:2556) (2604:2604:2604))
        (PORT d[4] (2246:2246:2246) (2285:2285:2285))
        (PORT d[5] (2992:2992:2992) (2977:2977:2977))
        (PORT d[6] (2534:2534:2534) (2581:2581:2581))
        (PORT d[7] (2762:2762:2762) (2758:2758:2758))
        (PORT d[8] (3050:3050:3050) (3027:3027:3027))
        (PORT d[9] (2953:2953:2953) (2943:2943:2943))
        (PORT d[10] (2798:2798:2798) (2842:2842:2842))
        (PORT d[11] (2454:2454:2454) (2476:2476:2476))
        (PORT d[12] (2684:2684:2684) (2685:2685:2685))
        (PORT clk (2435:2435:2435) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2411:2411:2411))
        (PORT clk (2435:2435:2435) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2449:2449:2449))
        (PORT d[0] (3013:3013:3013) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2960:2960:2960))
        (PORT d[1] (2923:2923:2923) (2865:2865:2865))
        (PORT d[2] (3782:3782:3782) (3930:3930:3930))
        (PORT d[3] (3042:3042:3042) (3109:3109:3109))
        (PORT d[4] (2663:2663:2663) (2730:2730:2730))
        (PORT d[5] (2545:2545:2545) (2606:2606:2606))
        (PORT d[6] (4020:4020:4020) (4012:4012:4012))
        (PORT d[7] (3219:3219:3219) (3244:3244:3244))
        (PORT d[8] (2766:2766:2766) (2754:2754:2754))
        (PORT d[9] (3533:3533:3533) (3550:3550:3550))
        (PORT d[10] (3182:3182:3182) (3196:3196:3196))
        (PORT d[11] (2945:2945:2945) (2975:2975:2975))
        (PORT d[12] (2568:2568:2568) (2589:2589:2589))
        (PORT clk (2144:2144:2144) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2130:2130:2130))
        (PORT d[0] (2227:2227:2227) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2125:2125:2125))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3292:3292:3292) (3351:3351:3351))
        (PORT datab (2739:2739:2739) (2609:2609:2609))
        (PORT datac (2534:2534:2534) (2441:2441:2441))
        (PORT datad (4736:4736:4736) (4769:4769:4769))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3292:3292:3292) (3351:3351:3351))
        (PORT datab (2021:2021:2021) (1975:1975:1975))
        (PORT datac (4465:4465:4465) (4205:4205:4205))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (4617:4617:4617) (4575:4575:4575))
        (PORT datad (6229:6229:6229) (6193:6193:6193))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2005:2005:2005))
        (PORT clk (2656:2656:2656) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2679:2679:2679))
        (PORT d[1] (2198:2198:2198) (2142:2142:2142))
        (PORT d[2] (2821:2821:2821) (2833:2833:2833))
        (PORT d[3] (1927:1927:1927) (1987:1987:1987))
        (PORT d[4] (2866:2866:2866) (2902:2902:2902))
        (PORT d[5] (2797:2797:2797) (2813:2813:2813))
        (PORT d[6] (2246:2246:2246) (2304:2304:2304))
        (PORT d[7] (3112:3112:3112) (3119:3119:3119))
        (PORT d[8] (3026:3026:3026) (3008:3008:3008))
        (PORT d[9] (2582:2582:2582) (2540:2540:2540))
        (PORT d[10] (2637:2637:2637) (2630:2630:2630))
        (PORT d[11] (2205:2205:2205) (2239:2239:2239))
        (PORT d[12] (3464:3464:3464) (3505:3505:3505))
        (PORT clk (2653:2653:2653) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2311:2311:2311))
        (PORT clk (2653:2653:2653) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2642:2642:2642))
        (PORT d[0] (2931:2931:2931) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2972:2972:2972))
        (PORT d[1] (3219:3219:3219) (3136:3136:3136))
        (PORT d[2] (4485:4485:4485) (4618:4618:4618))
        (PORT d[3] (3697:3697:3697) (3742:3742:3742))
        (PORT d[4] (2325:2325:2325) (2414:2414:2414))
        (PORT d[5] (2560:2560:2560) (2615:2615:2615))
        (PORT d[6] (4038:4038:4038) (4031:4031:4031))
        (PORT d[7] (2925:2925:2925) (2955:2955:2955))
        (PORT d[8] (2430:2430:2430) (2445:2445:2445))
        (PORT d[9] (3209:3209:3209) (3213:3213:3213))
        (PORT d[10] (2839:2839:2839) (2877:2877:2877))
        (PORT d[11] (2624:2624:2624) (2666:2666:2666))
        (PORT d[12] (2545:2545:2545) (2536:2536:2536))
        (PORT clk (2162:2162:2162) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (PORT d[0] (2045:2045:2045) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2296:2296:2296))
        (PORT clk (2331:2331:2331) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2653:2653:2653))
        (PORT d[1] (3281:3281:3281) (3326:3326:3326))
        (PORT d[2] (3230:3230:3230) (3284:3284:3284))
        (PORT d[3] (2566:2566:2566) (2612:2612:2612))
        (PORT d[4] (2247:2247:2247) (2286:2286:2286))
        (PORT d[5] (3406:3406:3406) (3423:3423:3423))
        (PORT d[6] (2578:2578:2578) (2648:2648:2648))
        (PORT d[7] (2738:2738:2738) (2740:2740:2740))
        (PORT d[8] (2758:2758:2758) (2762:2762:2762))
        (PORT d[9] (2934:2934:2934) (2921:2921:2921))
        (PORT d[10] (2824:2824:2824) (2866:2866:2866))
        (PORT d[11] (2777:2777:2777) (2787:2787:2787))
        (PORT d[12] (2955:2955:2955) (2939:2939:2939))
        (PORT clk (2328:2328:2328) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2456:2456:2456))
        (PORT clk (2328:2328:2328) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2332:2332:2332))
        (PORT d[0] (2999:2999:2999) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2985:2985:2985))
        (PORT d[1] (3233:3233:3233) (3149:3149:3149))
        (PORT d[2] (4113:4113:4113) (4252:4252:4252))
        (PORT d[3] (3334:3334:3334) (3380:3380:3380))
        (PORT d[4] (2405:2405:2405) (2491:2491:2491))
        (PORT d[5] (2584:2584:2584) (2644:2644:2644))
        (PORT d[6] (3998:3998:3998) (3987:3987:3987))
        (PORT d[7] (3491:3491:3491) (3489:3489:3489))
        (PORT d[8] (2446:2446:2446) (2455:2455:2455))
        (PORT d[9] (3553:3553:3553) (3567:3567:3567))
        (PORT d[10] (3181:3181:3181) (3195:3195:3195))
        (PORT d[11] (3001:3001:3001) (3059:3059:3059))
        (PORT d[12] (2944:2944:2944) (2885:2885:2885))
        (PORT clk (2151:2151:2151) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2135:2135:2135))
        (PORT d[0] (2002:2002:2002) (1993:1993:1993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2787:2787:2787))
        (PORT clk (3893:3893:3893) (3956:3956:3956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3561:3561:3561))
        (PORT d[1] (2627:2627:2627) (2696:2696:2696))
        (PORT d[2] (3160:3160:3160) (3285:3285:3285))
        (PORT d[3] (2837:2837:2837) (2870:2870:2870))
        (PORT d[4] (3090:3090:3090) (3213:3213:3213))
        (PORT d[5] (3835:3835:3835) (3830:3830:3830))
        (PORT d[6] (3494:3494:3494) (3627:3627:3627))
        (PORT d[7] (3563:3563:3563) (3597:3597:3597))
        (PORT d[8] (3072:3072:3072) (3157:3157:3157))
        (PORT d[9] (4179:4179:4179) (4220:4220:4220))
        (PORT d[10] (3506:3506:3506) (3542:3542:3542))
        (PORT d[11] (3970:3970:3970) (4066:4066:4066))
        (PORT d[12] (3918:3918:3918) (3966:3966:3966))
        (PORT clk (3890:3890:3890) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3209:3209:3209))
        (PORT clk (3890:3890:3890) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (3956:3956:3956))
        (PORT d[0] (3984:3984:3984) (3967:3967:3967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3957:3957:3957))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3957:3957:3957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3957:3957:3957))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (3957:3957:3957))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2515:2515:2515))
        (PORT d[1] (3732:3732:3732) (3716:3716:3716))
        (PORT d[2] (3667:3667:3667) (3752:3752:3752))
        (PORT d[3] (3871:3871:3871) (4009:4009:4009))
        (PORT d[4] (3832:3832:3832) (3945:3945:3945))
        (PORT d[5] (4256:4256:4256) (4290:4290:4290))
        (PORT d[6] (4095:4095:4095) (4099:4099:4099))
        (PORT d[7] (2648:2648:2648) (2606:2606:2606))
        (PORT d[8] (2294:2294:2294) (2356:2356:2356))
        (PORT d[9] (2224:2224:2224) (2251:2251:2251))
        (PORT d[10] (2867:2867:2867) (2890:2890:2890))
        (PORT d[11] (2662:2662:2662) (2630:2630:2630))
        (PORT d[12] (2812:2812:2812) (2829:2829:2829))
        (PORT clk (2190:2190:2190) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2176:2176:2176))
        (PORT d[0] (2063:2063:2063) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3291:3291:3291) (3349:3349:3349))
        (PORT datab (3707:3707:3707) (3433:3433:3433))
        (PORT datac (4033:4033:4033) (3707:3707:3707))
        (PORT datad (4739:4739:4739) (4773:4773:4773))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (1832:1832:1832))
        (PORT clk (2719:2719:2719) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3184:3184:3184))
        (PORT d[1] (2230:2230:2230) (2151:2151:2151))
        (PORT d[2] (2892:2892:2892) (2943:2943:2943))
        (PORT d[3] (2490:2490:2490) (2507:2507:2507))
        (PORT d[4] (2530:2530:2530) (2565:2565:2565))
        (PORT d[5] (3154:3154:3154) (3198:3198:3198))
        (PORT d[6] (2598:2598:2598) (2645:2645:2645))
        (PORT d[7] (2835:2835:2835) (2879:2879:2879))
        (PORT d[8] (3081:3081:3081) (3066:3066:3066))
        (PORT d[9] (2855:2855:2855) (2882:2882:2882))
        (PORT d[10] (2078:2078:2078) (2103:2103:2103))
        (PORT d[11] (2741:2741:2741) (2760:2760:2760))
        (PORT d[12] (3426:3426:3426) (3457:3457:3457))
        (PORT clk (2716:2716:2716) (2725:2725:2725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2290:2290:2290))
        (PORT clk (2716:2716:2716) (2725:2725:2725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2729:2729:2729))
        (PORT d[0] (2793:2793:2793) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2730:2730:2730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2730:2730:2730))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2730:2730:2730))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2940:2940:2940))
        (PORT d[1] (2449:2449:2449) (2351:2351:2351))
        (PORT d[2] (4173:4173:4173) (4331:4331:4331))
        (PORT d[3] (3405:3405:3405) (3480:3480:3480))
        (PORT d[4] (2045:2045:2045) (2125:2125:2125))
        (PORT d[5] (2389:2389:2389) (2393:2393:2393))
        (PORT d[6] (4351:4351:4351) (4333:4333:4333))
        (PORT d[7] (2866:2866:2866) (2893:2893:2893))
        (PORT d[8] (2138:2138:2138) (2142:2142:2142))
        (PORT d[9] (3229:3229:3229) (3267:3267:3267))
        (PORT d[10] (2965:2965:2965) (2901:2901:2901))
        (PORT d[11] (2478:2478:2478) (2472:2472:2472))
        (PORT d[12] (2194:2194:2194) (2204:2204:2204))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (1992:1992:1992) (1930:1930:1930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2457:2457:2457) (2339:2339:2339))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1859:1859:1859) (1779:1779:1779))
        (PORT datad (3238:3238:3238) (3306:3306:3306))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (4617:4617:4617) (4574:4574:4574))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2169:2169:2169))
        (PORT clk (2769:2769:2769) (2795:2795:2795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3045:3045:3045))
        (PORT d[1] (2797:2797:2797) (2722:2722:2722))
        (PORT d[2] (2645:2645:2645) (2753:2753:2753))
        (PORT d[3] (2556:2556:2556) (2567:2567:2567))
        (PORT d[4] (2556:2556:2556) (2604:2604:2604))
        (PORT d[5] (3199:3199:3199) (3242:3242:3242))
        (PORT d[6] (2579:2579:2579) (2628:2628:2628))
        (PORT d[7] (2816:2816:2816) (2858:2858:2858))
        (PORT d[8] (3085:3085:3085) (3095:3095:3095))
        (PORT d[9] (2554:2554:2554) (2605:2605:2605))
        (PORT d[10] (2726:2726:2726) (2754:2754:2754))
        (PORT d[11] (2819:2819:2819) (2860:2860:2860))
        (PORT d[12] (3180:3180:3180) (3224:3224:3224))
        (PORT clk (2766:2766:2766) (2791:2791:2791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2281:2281:2281))
        (PORT clk (2766:2766:2766) (2791:2791:2791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2795:2795:2795))
        (PORT d[0] (2868:2868:2868) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2796:2796:2796))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2528:2528:2528))
        (PORT d[1] (3561:3561:3561) (3471:3471:3471))
        (PORT d[2] (4160:4160:4160) (4327:4327:4327))
        (PORT d[3] (3353:3353:3353) (3423:3423:3423))
        (PORT d[4] (3021:3021:3021) (3082:3082:3082))
        (PORT d[5] (2408:2408:2408) (2415:2415:2415))
        (PORT d[6] (3927:3927:3927) (3891:3891:3891))
        (PORT d[7] (2513:2513:2513) (2496:2496:2496))
        (PORT d[8] (2377:2377:2377) (2359:2359:2359))
        (PORT d[9] (3211:3211:3211) (3248:3248:3248))
        (PORT d[10] (2677:2677:2677) (2633:2633:2633))
        (PORT d[11] (2399:2399:2399) (2392:2392:2392))
        (PORT d[12] (2127:2127:2127) (2108:2108:2108))
        (PORT clk (2185:2185:2185) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2171:2171:2171))
        (PORT d[0] (1858:1858:1858) (1782:1782:1782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2166:2166:2166))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2802:2802:2802))
        (PORT clk (3908:3908:3908) (3980:3980:3980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3034:3034:3034))
        (PORT d[1] (3819:3819:3819) (3801:3801:3801))
        (PORT d[2] (3121:3121:3121) (3241:3241:3241))
        (PORT d[3] (2852:2852:2852) (2870:2870:2870))
        (PORT d[4] (3349:3349:3349) (3452:3452:3452))
        (PORT d[5] (3849:3849:3849) (3841:3841:3841))
        (PORT d[6] (3467:3467:3467) (3603:3603:3603))
        (PORT d[7] (3596:3596:3596) (3630:3630:3630))
        (PORT d[8] (3058:3058:3058) (3142:3142:3142))
        (PORT d[9] (3839:3839:3839) (3897:3897:3897))
        (PORT d[10] (3506:3506:3506) (3541:3541:3541))
        (PORT d[11] (4053:4053:4053) (4186:4186:4186))
        (PORT d[12] (3903:3903:3903) (3950:3950:3950))
        (PORT clk (3905:3905:3905) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (2984:2984:2984))
        (PORT clk (3905:3905:3905) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3908:3908:3908) (3980:3980:3980))
        (PORT d[0] (3576:3576:3576) (3538:3538:3538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3909:3909:3909) (3981:3981:3981))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3909:3909:3909) (3981:3981:3981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3909:3909:3909) (3981:3981:3981))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3909:3909:3909) (3981:3981:3981))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3035:3035:3035))
        (PORT d[1] (3655:3655:3655) (3610:3610:3610))
        (PORT d[2] (3959:3959:3959) (4026:4026:4026))
        (PORT d[3] (4208:4208:4208) (4332:4332:4332))
        (PORT d[4] (3838:3838:3838) (3953:3953:3953))
        (PORT d[5] (3299:3299:3299) (3381:3381:3381))
        (PORT d[6] (4503:4503:4503) (4398:4398:4398))
        (PORT d[7] (2687:2687:2687) (2628:2628:2628))
        (PORT d[8] (2344:2344:2344) (2405:2405:2405))
        (PORT d[9] (2264:2264:2264) (2291:2291:2291))
        (PORT d[10] (2861:2861:2861) (2887:2887:2887))
        (PORT d[11] (2752:2752:2752) (2727:2727:2727))
        (PORT d[12] (2425:2425:2425) (2401:2401:2401))
        (PORT clk (2192:2192:2192) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2177:2177:2177))
        (PORT d[0] (2171:2171:2171) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2242:2242:2242))
        (PORT clk (3275:3275:3275) (3339:3339:3339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2282:2282:2282))
        (PORT d[1] (3138:3138:3138) (3114:3114:3114))
        (PORT d[2] (2360:2360:2360) (2429:2429:2429))
        (PORT d[3] (2300:2300:2300) (2374:2374:2374))
        (PORT d[4] (2632:2632:2632) (2672:2672:2672))
        (PORT d[5] (2264:2264:2264) (2192:2192:2192))
        (PORT d[6] (3038:3038:3038) (2910:2910:2910))
        (PORT d[7] (2789:2789:2789) (2814:2814:2814))
        (PORT d[8] (1995:1995:1995) (2069:2069:2069))
        (PORT d[9] (2411:2411:2411) (2431:2431:2431))
        (PORT d[10] (2867:2867:2867) (2909:2909:2909))
        (PORT d[11] (2736:2736:2736) (2773:2773:2773))
        (PORT d[12] (3028:3028:3028) (3024:3024:3024))
        (PORT clk (3272:3272:3272) (3335:3335:3335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2013:2013:2013))
        (PORT clk (3272:3272:3272) (3335:3335:3335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3339:3339:3339))
        (PORT d[0] (2611:2611:2611) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3340:3340:3340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1938:1938:1938))
        (PORT d[1] (2205:2205:2205) (2133:2133:2133))
        (PORT d[2] (2191:2191:2191) (2258:2258:2258))
        (PORT d[3] (3678:3678:3678) (3593:3593:3593))
        (PORT d[4] (3024:3024:3024) (3081:3081:3081))
        (PORT d[5] (3236:3236:3236) (3305:3305:3305))
        (PORT d[6] (2964:2964:2964) (2935:2935:2935))
        (PORT d[7] (2069:2069:2069) (1998:1998:1998))
        (PORT d[8] (2188:2188:2188) (2180:2180:2180))
        (PORT d[9] (1894:1894:1894) (1798:1798:1798))
        (PORT d[10] (1457:1457:1457) (1352:1352:1352))
        (PORT d[11] (1770:1770:1770) (1653:1653:1653))
        (PORT d[12] (1479:1479:1479) (1382:1382:1382))
        (PORT clk (2193:2193:2193) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2179:2179:2179))
        (PORT d[0] (1427:1427:1427) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2843:2843:2843))
        (PORT clk (4064:4064:4064) (4176:4176:4176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3081:3081:3081))
        (PORT d[1] (3442:3442:3442) (3435:3435:3435))
        (PORT d[2] (3206:3206:3206) (3340:3340:3340))
        (PORT d[3] (3182:3182:3182) (3217:3217:3217))
        (PORT d[4] (3119:3119:3119) (3219:3219:3219))
        (PORT d[5] (3210:3210:3210) (3224:3224:3224))
        (PORT d[6] (3695:3695:3695) (3786:3786:3786))
        (PORT d[7] (3993:3993:3993) (4071:4071:4071))
        (PORT d[8] (3120:3120:3120) (3228:3228:3228))
        (PORT d[9] (4172:4172:4172) (4197:4197:4197))
        (PORT d[10] (2973:2973:2973) (3046:3046:3046))
        (PORT d[11] (4126:4126:4126) (4264:4264:4264))
        (PORT d[12] (3177:3177:3177) (3232:3232:3232))
        (PORT clk (4061:4061:4061) (4172:4172:4172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2799:2799:2799))
        (PORT clk (4061:4061:4061) (4172:4172:4172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4064:4064:4064) (4176:4176:4176))
        (PORT d[0] (3374:3374:3374) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4065:4065:4065) (4177:4177:4177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4065:4065:4065) (4177:4177:4177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4065:4065:4065) (4177:4177:4177))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4065:4065:4065) (4177:4177:4177))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2850:2850:2850))
        (PORT d[1] (3708:3708:3708) (3688:3688:3688))
        (PORT d[2] (3349:3349:3349) (3472:3472:3472))
        (PORT d[3] (4223:4223:4223) (4387:4387:4387))
        (PORT d[4] (4163:4163:4163) (4264:4264:4264))
        (PORT d[5] (3307:3307:3307) (3396:3396:3396))
        (PORT d[6] (4764:4764:4764) (4765:4765:4765))
        (PORT d[7] (3025:3025:3025) (2988:2988:2988))
        (PORT d[8] (2337:2337:2337) (2402:2402:2402))
        (PORT d[9] (2576:2576:2576) (2619:2619:2619))
        (PORT d[10] (2850:2850:2850) (2858:2858:2858))
        (PORT d[11] (2904:2904:2904) (2920:2920:2920))
        (PORT d[12] (2488:2488:2488) (2472:2472:2472))
        (PORT clk (2202:2202:2202) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (PORT d[0] (2299:2299:2299) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2184:2184:2184))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1152:1152:1152))
        (PORT datab (2547:2547:2547) (2365:2365:2365))
        (PORT datac (4428:4428:4428) (4334:4334:4334))
        (PORT datad (2902:2902:2902) (2880:2880:2880))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2729:2729:2729) (2591:2591:2591))
        (PORT datab (2336:2336:2336) (2088:2088:2088))
        (PORT datac (4428:4428:4428) (4335:4335:4335))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2730:2730:2730))
        (PORT clk (4003:4003:4003) (4091:4091:4091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3069:3069:3069))
        (PORT d[1] (3459:3459:3459) (3453:3453:3453))
        (PORT d[2] (3217:3217:3217) (3349:3349:3349))
        (PORT d[3] (3177:3177:3177) (3180:3180:3180))
        (PORT d[4] (3111:3111:3111) (3224:3224:3224))
        (PORT d[5] (3203:3203:3203) (3220:3220:3220))
        (PORT d[6] (3501:3501:3501) (3647:3647:3647))
        (PORT d[7] (3728:3728:3728) (3838:3838:3838))
        (PORT d[8] (2730:2730:2730) (2825:2825:2825))
        (PORT d[9] (3547:3547:3547) (3609:3609:3609))
        (PORT d[10] (2938:2938:2938) (3006:3006:3006))
        (PORT d[11] (4271:4271:4271) (4450:4450:4450))
        (PORT d[12] (3566:3566:3566) (3623:3623:3623))
        (PORT clk (4000:4000:4000) (4087:4087:4087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (2980:2980:2980))
        (PORT clk (4000:4000:4000) (4087:4087:4087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4003:4003:4003) (4091:4091:4091))
        (PORT d[0] (3594:3594:3594) (3534:3534:3534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4004:4004:4004) (4092:4092:4092))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4004:4004:4004) (4092:4092:4092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4004:4004:4004) (4092:4092:4092))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4004:4004:4004) (4092:4092:4092))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3442:3442:3442))
        (PORT d[1] (3687:3687:3687) (3673:3673:3673))
        (PORT d[2] (3626:3626:3626) (3691:3691:3691))
        (PORT d[3] (4560:4560:4560) (4721:4721:4721))
        (PORT d[4] (3493:3493:3493) (3651:3651:3651))
        (PORT d[5] (3258:3258:3258) (3338:3338:3338))
        (PORT d[6] (5101:5101:5101) (5084:5084:5084))
        (PORT d[7] (3016:3016:3016) (2978:2978:2978))
        (PORT d[8] (2339:2339:2339) (2397:2397:2397))
        (PORT d[9] (2581:2581:2581) (2628:2628:2628))
        (PORT d[10] (2866:2866:2866) (2876:2876:2876))
        (PORT d[11] (2885:2885:2885) (2923:2923:2923))
        (PORT d[12] (2765:2765:2765) (2742:2742:2742))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (PORT d[0] (2307:2307:2307) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2801:2801:2801))
        (PORT clk (3863:3863:3863) (3914:3914:3914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3537:3537:3537))
        (PORT d[1] (2908:2908:2908) (2967:2967:2967))
        (PORT d[2] (3152:3152:3152) (3257:3257:3257))
        (PORT d[3] (3196:3196:3196) (3213:3213:3213))
        (PORT d[4] (3398:3398:3398) (3499:3499:3499))
        (PORT d[5] (3858:3858:3858) (3846:3846:3846))
        (PORT d[6] (3818:3818:3818) (3965:3965:3965))
        (PORT d[7] (3550:3550:3550) (3569:3569:3569))
        (PORT d[8] (3111:3111:3111) (3195:3195:3195))
        (PORT d[9] (4218:4218:4218) (4258:4258:4258))
        (PORT d[10] (3506:3506:3506) (3543:3543:3543))
        (PORT d[11] (3975:3975:3975) (4072:4072:4072))
        (PORT d[12] (4186:4186:4186) (4221:4221:4221))
        (PORT clk (3860:3860:3860) (3910:3910:3910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2610:2610:2610))
        (PORT clk (3860:3860:3860) (3910:3910:3910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (3914:3914:3914))
        (PORT d[0] (3233:3233:3233) (3164:3164:3164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (3915:3915:3915))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (3915:3915:3915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (3915:3915:3915))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (3915:3915:3915))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2703:2703:2703))
        (PORT d[1] (3707:3707:3707) (3692:3692:3692))
        (PORT d[2] (3345:3345:3345) (3459:3459:3459))
        (PORT d[3] (3859:3859:3859) (3999:3999:3999))
        (PORT d[4] (3843:3843:3843) (3956:3956:3956))
        (PORT d[5] (4198:4198:4198) (4233:4233:4233))
        (PORT d[6] (4485:4485:4485) (4381:4381:4381))
        (PORT d[7] (2376:2376:2376) (2348:2348:2348))
        (PORT d[8] (2258:2258:2258) (2293:2293:2293))
        (PORT d[9] (2242:2242:2242) (2267:2267:2267))
        (PORT d[10] (3198:3198:3198) (3203:3203:3203))
        (PORT d[11] (2458:2458:2458) (2452:2452:2452))
        (PORT d[12] (2701:2701:2701) (2652:2652:2652))
        (PORT clk (2186:2186:2186) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2174:2174:2174))
        (PORT d[0] (2015:2015:2015) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2239:2239:2239))
        (PORT clk (3245:3245:3245) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2292:2292:2292))
        (PORT d[1] (2205:2205:2205) (2257:2257:2257))
        (PORT d[2] (2367:2367:2367) (2439:2439:2439))
        (PORT d[3] (2415:2415:2415) (2415:2415:2415))
        (PORT d[4] (2304:2304:2304) (2366:2366:2366))
        (PORT d[5] (2230:2230:2230) (2159:2159:2159))
        (PORT d[6] (3044:3044:3044) (2917:2917:2917))
        (PORT d[7] (2771:2771:2771) (2797:2797:2797))
        (PORT d[8] (2303:2303:2303) (2348:2348:2348))
        (PORT d[9] (2447:2447:2447) (2474:2474:2474))
        (PORT d[10] (2781:2781:2781) (2804:2804:2804))
        (PORT d[11] (2565:2565:2565) (2629:2629:2629))
        (PORT d[12] (3059:3059:3059) (3054:3054:3054))
        (PORT clk (3242:3242:3242) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2179:2179:2179))
        (PORT clk (3242:3242:3242) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3301:3301:3301))
        (PORT d[0] (2818:2818:2818) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3302:3302:3302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1632:1632:1632))
        (PORT d[1] (2211:2211:2211) (2143:2143:2143))
        (PORT d[2] (2492:2492:2492) (2539:2539:2539))
        (PORT d[3] (3692:3692:3692) (3607:3607:3607))
        (PORT d[4] (3233:3233:3233) (3268:3268:3268))
        (PORT d[5] (3276:3276:3276) (3345:3345:3345))
        (PORT d[6] (3983:3983:3983) (3958:3958:3958))
        (PORT d[7] (1465:1465:1465) (1364:1364:1364))
        (PORT d[8] (2182:2182:2182) (2173:2173:2173))
        (PORT d[9] (1867:1867:1867) (1764:1764:1764))
        (PORT d[10] (1479:1479:1479) (1366:1366:1366))
        (PORT d[11] (1912:1912:1912) (1800:1800:1800))
        (PORT d[12] (1470:1470:1470) (1363:1363:1363))
        (PORT clk (2191:2191:2191) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (PORT d[0] (1628:1628:1628) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2781:2781:2781))
        (PORT clk (3932:3932:3932) (3989:3989:3989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3235:3235:3235))
        (PORT d[1] (2948:2948:2948) (3008:3008:3008))
        (PORT d[2] (3204:3204:3204) (3327:3327:3327))
        (PORT d[3] (3504:3504:3504) (3490:3490:3490))
        (PORT d[4] (3386:3386:3386) (3487:3487:3487))
        (PORT d[5] (3715:3715:3715) (3655:3655:3655))
        (PORT d[6] (3829:3829:3829) (3976:3976:3976))
        (PORT d[7] (3565:3565:3565) (3596:3596:3596))
        (PORT d[8] (3112:3112:3112) (3196:3196:3196))
        (PORT d[9] (4167:4167:4167) (4210:4210:4210))
        (PORT d[10] (2936:2936:2936) (3011:3011:3011))
        (PORT d[11] (3638:3638:3638) (3765:3765:3765))
        (PORT d[12] (4199:4199:4199) (4233:4233:4233))
        (PORT clk (3929:3929:3929) (3985:3985:3985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (2950:2950:2950))
        (PORT clk (3929:3929:3929) (3985:3985:3985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3932:3932:3932) (3989:3989:3989))
        (PORT d[0] (3301:3301:3301) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3933:3933:3933) (3990:3990:3990))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3933:3933:3933) (3990:3990:3990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3933:3933:3933) (3990:3990:3990))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3933:3933:3933) (3990:3990:3990))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2779:2779:2779))
        (PORT d[1] (3628:3628:3628) (3582:3582:3582))
        (PORT d[2] (2923:2923:2923) (2987:2987:2987))
        (PORT d[3] (3841:3841:3841) (3989:3989:3989))
        (PORT d[4] (3508:3508:3508) (3635:3635:3635))
        (PORT d[5] (4216:4216:4216) (4250:4250:4250))
        (PORT d[6] (4186:4186:4186) (4097:4097:4097))
        (PORT d[7] (2655:2655:2655) (2614:2614:2614))
        (PORT d[8] (2257:2257:2257) (2292:2292:2292))
        (PORT d[9] (2202:2202:2202) (2209:2209:2209))
        (PORT d[10] (3186:3186:3186) (3192:3192:3192))
        (PORT d[11] (2414:2414:2414) (2411:2411:2411))
        (PORT d[12] (2672:2672:2672) (2615:2615:2615))
        (PORT clk (2184:2184:2184) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (PORT d[0] (2002:2002:2002) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2170:2170:2170))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1058:1058:1058))
        (PORT datab (2019:2019:2019) (1870:1870:1870))
        (PORT datac (4431:4431:4431) (4338:4338:4338))
        (PORT datad (2906:2906:2906) (2885:2885:2885))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1770:1770:1770))
        (PORT datab (3604:3604:3604) (3561:3561:3561))
        (PORT datac (1759:1759:1759) (1649:1649:1649))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1963:1963:1963) (1931:1931:1931))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3758:3758:3758) (3542:3542:3542))
        (PORT datab (299:299:299) (356:356:356))
        (PORT datac (2100:2100:2100) (1985:1985:1985))
        (PORT datad (246:246:246) (277:277:277))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1357:1357:1357))
        (PORT datab (784:784:784) (783:783:783))
        (PORT datac (1229:1229:1229) (1167:1167:1167))
        (PORT datad (3694:3694:3694) (3925:3925:3925))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3868:3868:3868) (3997:3997:3997))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2838:2838:2838) (2619:2619:2619))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3210:3210:3210))
        (PORT clk (4305:4305:4305) (4378:4378:4378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3816:3816:3816))
        (PORT d[1] (3323:3323:3323) (3414:3414:3414))
        (PORT d[2] (3056:3056:3056) (3195:3195:3195))
        (PORT d[3] (3861:3861:3861) (3990:3990:3990))
        (PORT d[4] (3051:3051:3051) (3135:3135:3135))
        (PORT d[5] (3830:3830:3830) (3836:3836:3836))
        (PORT d[6] (4060:4060:4060) (4184:4184:4184))
        (PORT d[7] (4391:4391:4391) (4524:4524:4524))
        (PORT d[8] (3394:3394:3394) (3497:3497:3497))
        (PORT d[9] (3586:3586:3586) (3663:3663:3663))
        (PORT d[10] (3819:3819:3819) (3868:3868:3868))
        (PORT d[11] (4168:4168:4168) (4287:4287:4287))
        (PORT d[12] (3050:3050:3050) (3071:3071:3071))
        (PORT clk (4302:4302:4302) (4374:4374:4374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3300:3300:3300))
        (PORT clk (4302:4302:4302) (4374:4374:4374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4305:4305:4305) (4378:4378:4378))
        (PORT d[0] (3979:3979:3979) (3856:3856:3856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4306:4306:4306) (4379:4379:4379))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4306:4306:4306) (4379:4379:4379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4306:4306:4306) (4379:4379:4379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4306:4306:4306) (4379:4379:4379))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3710:3710:3710))
        (PORT d[1] (4779:4779:4779) (4796:4796:4796))
        (PORT d[2] (3428:3428:3428) (3565:3565:3565))
        (PORT d[3] (4292:4292:4292) (4465:4465:4465))
        (PORT d[4] (3412:3412:3412) (3528:3528:3528))
        (PORT d[5] (3990:3990:3990) (4070:4070:4070))
        (PORT d[6] (4098:4098:4098) (4114:4114:4114))
        (PORT d[7] (3468:3468:3468) (3447:3447:3447))
        (PORT d[8] (3271:3271:3271) (3339:3339:3339))
        (PORT d[9] (2558:2558:2558) (2600:2600:2600))
        (PORT d[10] (2506:2506:2506) (2542:2542:2542))
        (PORT d[11] (2883:2883:2883) (2915:2915:2915))
        (PORT d[12] (2859:2859:2859) (2861:2861:2861))
        (PORT clk (2153:2153:2153) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2139:2139:2139))
        (PORT d[0] (2495:2495:2495) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3002:3002:3002))
        (PORT clk (3984:3984:3984) (4080:4080:4080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3054:3054:3054))
        (PORT d[1] (3588:3588:3588) (3636:3636:3636))
        (PORT d[2] (2988:2988:2988) (3066:3066:3066))
        (PORT d[3] (3071:3071:3071) (3172:3172:3172))
        (PORT d[4] (3005:3005:3005) (3084:3084:3084))
        (PORT d[5] (3600:3600:3600) (3632:3632:3632))
        (PORT d[6] (3336:3336:3336) (3425:3425:3425))
        (PORT d[7] (4636:4636:4636) (4725:4725:4725))
        (PORT d[8] (3375:3375:3375) (3465:3465:3465))
        (PORT d[9] (3202:3202:3202) (3266:3266:3266))
        (PORT d[10] (3801:3801:3801) (3831:3831:3831))
        (PORT d[11] (4414:4414:4414) (4548:4548:4548))
        (PORT d[12] (2894:2894:2894) (2940:2940:2940))
        (PORT clk (3981:3981:3981) (4076:4076:4076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2745:2745:2745))
        (PORT clk (3981:3981:3981) (4076:4076:4076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3984:3984:3984) (4080:4080:4080))
        (PORT d[0] (3059:3059:3059) (3047:3047:3047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4081:4081:4081))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4081:4081:4081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4081:4081:4081))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4081:4081:4081))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2868:2868:2868))
        (PORT d[1] (4725:4725:4725) (4707:4707:4707))
        (PORT d[2] (3836:3836:3836) (3999:3999:3999))
        (PORT d[3] (4621:4621:4621) (4484:4484:4484))
        (PORT d[4] (3427:3427:3427) (3541:3541:3541))
        (PORT d[5] (3628:3628:3628) (3707:3707:3707))
        (PORT d[6] (3720:3720:3720) (3721:3721:3721))
        (PORT d[7] (2624:2624:2624) (2557:2557:2557))
        (PORT d[8] (2914:2914:2914) (2974:2974:2974))
        (PORT d[9] (2947:2947:2947) (2982:2982:2982))
        (PORT d[10] (2938:2938:2938) (2856:2856:2856))
        (PORT d[11] (2755:2755:2755) (2750:2750:2750))
        (PORT d[12] (2829:2829:2829) (2828:2828:2828))
        (PORT clk (2170:2170:2170) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2155:2155:2155))
        (PORT d[0] (2373:2373:2373) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2150:2150:2150))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2749:2749:2749))
        (PORT clk (3922:3922:3922) (3988:3988:3988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2930:2930:2930))
        (PORT d[1] (2872:2872:2872) (2910:2910:2910))
        (PORT d[2] (2968:2968:2968) (3035:3035:3035))
        (PORT d[3] (2683:2683:2683) (2780:2780:2780))
        (PORT d[4] (2280:2280:2280) (2343:2343:2343))
        (PORT d[5] (3173:3173:3173) (3183:3183:3183))
        (PORT d[6] (3311:3311:3311) (3399:3399:3399))
        (PORT d[7] (3554:3554:3554) (3584:3584:3584))
        (PORT d[8] (3202:3202:3202) (3257:3257:3257))
        (PORT d[9] (3246:3246:3246) (3311:3311:3311))
        (PORT d[10] (3524:3524:3524) (3565:3565:3565))
        (PORT d[11] (3397:3397:3397) (3500:3500:3500))
        (PORT d[12] (3386:3386:3386) (3392:3392:3392))
        (PORT clk (3919:3919:3919) (3984:3984:3984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2698:2698:2698))
        (PORT clk (3919:3919:3919) (3984:3984:3984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3922:3922:3922) (3988:3988:3988))
        (PORT d[0] (3318:3318:3318) (3252:3252:3252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3923:3923:3923) (3989:3989:3989))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3923:3923:3923) (3989:3989:3989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3923:3923:3923) (3989:3989:3989))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3923:3923:3923) (3989:3989:3989))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2810:2810:2810))
        (PORT d[1] (4795:4795:4795) (4781:4781:4781))
        (PORT d[2] (2843:2843:2843) (2898:2898:2898))
        (PORT d[3] (3873:3873:3873) (3745:3745:3745))
        (PORT d[4] (3790:3790:3790) (3896:3896:3896))
        (PORT d[5] (3226:3226:3226) (3287:3287:3287))
        (PORT d[6] (3258:3258:3258) (3226:3226:3226))
        (PORT d[7] (2859:2859:2859) (2864:2864:2864))
        (PORT d[8] (2603:2603:2603) (2650:2650:2650))
        (PORT d[9] (2713:2713:2713) (2707:2707:2707))
        (PORT d[10] (2519:2519:2519) (2540:2540:2540))
        (PORT d[11] (2534:2534:2534) (2462:2462:2462))
        (PORT d[12] (2508:2508:2508) (2435:2435:2435))
        (PORT clk (2132:2132:2132) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2116:2116:2116))
        (PORT d[0] (1991:1991:1991) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2111:2111:2111))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2875:2875:2875) (2833:2833:2833))
        (PORT datab (1322:1322:1322) (1267:1267:1267))
        (PORT datac (3669:3669:3669) (3517:3517:3517))
        (PORT datad (675:675:675) (632:632:632))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2730:2730:2730))
        (PORT clk (3610:3610:3610) (3693:3693:3693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2687:2687:2687))
        (PORT d[1] (2559:2559:2559) (2623:2623:2623))
        (PORT d[2] (2369:2369:2369) (2479:2479:2479))
        (PORT d[3] (2745:2745:2745) (2855:2855:2855))
        (PORT d[4] (2324:2324:2324) (2389:2389:2389))
        (PORT d[5] (3523:3523:3523) (3519:3519:3519))
        (PORT d[6] (3290:3290:3290) (3370:3370:3370))
        (PORT d[7] (2911:2911:2911) (2977:2977:2977))
        (PORT d[8] (2906:2906:2906) (2977:2977:2977))
        (PORT d[9] (2855:2855:2855) (2888:2888:2888))
        (PORT d[10] (3052:3052:3052) (3074:3074:3074))
        (PORT d[11] (3762:3762:3762) (3892:3892:3892))
        (PORT d[12] (3119:3119:3119) (3152:3152:3152))
        (PORT clk (3607:3607:3607) (3689:3689:3689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (2692:2692:2692))
        (PORT clk (3607:3607:3607) (3689:3689:3689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3693:3693:3693))
        (PORT d[0] (3395:3395:3395) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3611:3611:3611) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3611:3611:3611) (3694:3694:3694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3611:3611:3611) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3611:3611:3611) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2737:2737:2737))
        (PORT d[1] (4426:4426:4426) (4415:4415:4415))
        (PORT d[2] (3466:3466:3466) (3596:3596:3596))
        (PORT d[3] (3574:3574:3574) (3463:3463:3463))
        (PORT d[4] (4113:4113:4113) (4203:4203:4203))
        (PORT d[5] (3214:3214:3214) (3276:3276:3276))
        (PORT d[6] (3278:3278:3278) (3243:3243:3243))
        (PORT d[7] (2880:2880:2880) (2887:2887:2887))
        (PORT d[8] (2245:2245:2245) (2307:2307:2307))
        (PORT d[9] (2785:2785:2785) (2796:2796:2796))
        (PORT d[10] (2323:2323:2323) (2292:2292:2292))
        (PORT d[11] (2772:2772:2772) (2743:2743:2743))
        (PORT d[12] (2211:2211:2211) (2154:2154:2154))
        (PORT clk (2164:2164:2164) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (PORT d[0] (2018:2018:2018) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2147:2147:2147))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1893:1893:1893))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2825:2825:2825) (2764:2764:2764))
        (PORT datad (953:953:953) (902:902:902))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2814:2814:2814))
        (PORT clk (3888:3888:3888) (3929:3929:3929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3175:3175:3175))
        (PORT d[1] (3561:3561:3561) (3605:3605:3605))
        (PORT d[2] (2748:2748:2748) (2883:2883:2883))
        (PORT d[3] (3149:3149:3149) (3158:3158:3158))
        (PORT d[4] (2400:2400:2400) (2487:2487:2487))
        (PORT d[5] (3224:3224:3224) (3266:3266:3266))
        (PORT d[6] (3393:3393:3393) (3509:3509:3509))
        (PORT d[7] (3205:3205:3205) (3265:3265:3265))
        (PORT d[8] (2751:2751:2751) (2881:2881:2881))
        (PORT d[9] (2965:2965:2965) (3043:3043:3043))
        (PORT d[10] (3264:3264:3264) (3334:3334:3334))
        (PORT d[11] (3838:3838:3838) (3992:3992:3992))
        (PORT d[12] (3246:3246:3246) (3324:3324:3324))
        (PORT clk (3885:3885:3885) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2881:2881:2881))
        (PORT clk (3885:3885:3885) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (3929:3929:3929))
        (PORT d[0] (3514:3514:3514) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3889:3889:3889) (3930:3930:3930))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3889:3889:3889) (3930:3930:3930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3889:3889:3889) (3930:3930:3930))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3889:3889:3889) (3930:3930:3930))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (3993:3993:3993))
        (PORT d[1] (4350:4350:4350) (4353:4353:4353))
        (PORT d[2] (3047:3047:3047) (3151:3151:3151))
        (PORT d[3] (3940:3940:3940) (4097:4097:4097))
        (PORT d[4] (2834:2834:2834) (2969:2969:2969))
        (PORT d[5] (3597:3597:3597) (3676:3676:3676))
        (PORT d[6] (3740:3740:3740) (3754:3754:3754))
        (PORT d[7] (3030:3030:3030) (2972:2972:2972))
        (PORT d[8] (2613:2613:2613) (2659:2659:2659))
        (PORT d[9] (2233:2233:2233) (2256:2256:2256))
        (PORT d[10] (2740:2740:2740) (2709:2709:2709))
        (PORT d[11] (2154:2154:2154) (2157:2157:2157))
        (PORT d[12] (2380:2380:2380) (2341:2341:2341))
        (PORT clk (2168:2168:2168) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (PORT d[0] (1955:1955:1955) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2749:2749:2749))
        (PORT clk (3859:3859:3859) (3917:3917:3917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2678:2678:2678))
        (PORT d[1] (2573:2573:2573) (2622:2622:2622))
        (PORT d[2] (3270:3270:3270) (3326:3326:3326))
        (PORT d[3] (2733:2733:2733) (2849:2849:2849))
        (PORT d[4] (2626:2626:2626) (2675:2675:2675))
        (PORT d[5] (3483:3483:3483) (3478:3478:3478))
        (PORT d[6] (2949:2949:2949) (3045:3045:3045))
        (PORT d[7] (3931:3931:3931) (4034:4034:4034))
        (PORT d[8] (3278:3278:3278) (3340:3340:3340))
        (PORT d[9] (3207:3207:3207) (3273:3273:3273))
        (PORT d[10] (3498:3498:3498) (3542:3542:3542))
        (PORT d[11] (3343:3343:3343) (3445:3445:3445))
        (PORT d[12] (3769:3769:3769) (3777:3777:3777))
        (PORT clk (3856:3856:3856) (3913:3913:3913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2738:2738:2738))
        (PORT clk (3856:3856:3856) (3913:3913:3913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3859:3859:3859) (3917:3917:3917))
        (PORT d[0] (3332:3332:3332) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3860:3860:3860) (3918:3918:3918))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3860:3860:3860) (3918:3918:3918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3860:3860:3860) (3918:3918:3918))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3860:3860:3860) (3918:3918:3918))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3129:3129:3129))
        (PORT d[1] (4451:4451:4451) (4450:4450:4450))
        (PORT d[2] (2879:2879:2879) (2937:2937:2937))
        (PORT d[3] (3907:3907:3907) (3789:3789:3789))
        (PORT d[4] (3768:3768:3768) (3870:3870:3870))
        (PORT d[5] (3233:3233:3233) (3295:3295:3295))
        (PORT d[6] (3592:3592:3592) (3546:3546:3546))
        (PORT d[7] (2882:2882:2882) (2908:2908:2908))
        (PORT d[8] (2251:2251:2251) (2309:2309:2309))
        (PORT d[9] (3251:3251:3251) (3274:3274:3274))
        (PORT d[10] (2472:2472:2472) (2491:2491:2491))
        (PORT d[11] (2702:2702:2702) (2697:2697:2697))
        (PORT d[12] (2651:2651:2651) (2583:2583:2583))
        (PORT clk (2132:2132:2132) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2116:2116:2116))
        (PORT d[0] (2142:2142:2142) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2111:2111:2111))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2984:2984:2984))
        (PORT clk (3964:3964:3964) (4038:4038:4038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3332:3332:3332))
        (PORT d[1] (2914:2914:2914) (2956:2956:2956))
        (PORT d[2] (3068:3068:3068) (3213:3213:3213))
        (PORT d[3] (2768:2768:2768) (2886:2886:2886))
        (PORT d[4] (2632:2632:2632) (2680:2680:2680))
        (PORT d[5] (3444:3444:3444) (3434:3434:3434))
        (PORT d[6] (3205:3205:3205) (3273:3273:3273))
        (PORT d[7] (3892:3892:3892) (3951:3951:3951))
        (PORT d[8] (3697:3697:3697) (3771:3771:3771))
        (PORT d[9] (2578:2578:2578) (2634:2634:2634))
        (PORT d[10] (3833:3833:3833) (3853:3853:3853))
        (PORT d[11] (3686:3686:3686) (3762:3762:3762))
        (PORT d[12] (3468:3468:3468) (3477:3477:3477))
        (PORT clk (3961:3961:3961) (4034:4034:4034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2554:2554:2554))
        (PORT clk (3961:3961:3961) (4034:4034:4034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3964:3964:3964) (4038:4038:4038))
        (PORT d[0] (3171:3171:3171) (3108:3108:3108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3965:3965:3965) (4039:4039:4039))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3965:3965:3965) (4039:4039:4039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3965:3965:3965) (4039:4039:4039))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3965:3965:3965) (4039:4039:4039))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3080:3080:3080))
        (PORT d[1] (4430:4430:4430) (4425:4425:4425))
        (PORT d[2] (3841:3841:3841) (3992:3992:3992))
        (PORT d[3] (4303:4303:4303) (4181:4181:4181))
        (PORT d[4] (3765:3765:3765) (3860:3860:3860))
        (PORT d[5] (4010:4010:4010) (4080:4080:4080))
        (PORT d[6] (3309:3309:3309) (3295:3295:3295))
        (PORT d[7] (2886:2886:2886) (2891:2891:2891))
        (PORT d[8] (2583:2583:2583) (2628:2628:2628))
        (PORT d[9] (3038:3038:3038) (3013:3013:3013))
        (PORT d[10] (2509:2509:2509) (2531:2531:2531))
        (PORT d[11] (2732:2732:2732) (2730:2730:2730))
        (PORT d[12] (2634:2634:2634) (2568:2568:2568))
        (PORT clk (2146:2146:2146) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2131:2131:2131))
        (PORT d[0] (1898:1898:1898) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2126:2126:2126))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2872:2872:2872) (2830:2830:2830))
        (PORT datab (985:985:985) (936:936:936))
        (PORT datac (1008:1008:1008) (950:950:950))
        (PORT datad (3646:3646:3646) (3480:3480:3480))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3321:3321:3321))
        (PORT clk (3986:3986:3986) (4086:4086:4086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3402:3402:3402))
        (PORT d[1] (2927:2927:2927) (2991:2991:2991))
        (PORT d[2] (2870:2870:2870) (2953:2953:2953))
        (PORT d[3] (3137:3137:3137) (3277:3277:3277))
        (PORT d[4] (2660:2660:2660) (2751:2751:2751))
        (PORT d[5] (3598:3598:3598) (3657:3657:3657))
        (PORT d[6] (3700:3700:3700) (3799:3799:3799))
        (PORT d[7] (4655:4655:4655) (4743:4743:4743))
        (PORT d[8] (3327:3327:3327) (3403:3403:3403))
        (PORT d[9] (3186:3186:3186) (3245:3245:3245))
        (PORT d[10] (3829:3829:3829) (3865:3865:3865))
        (PORT d[11] (3837:3837:3837) (3995:3995:3995))
        (PORT d[12] (3448:3448:3448) (3465:3465:3465))
        (PORT clk (3983:3983:3983) (4082:4082:4082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (2972:2972:2972))
        (PORT clk (3983:3983:3983) (4082:4082:4082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3986:3986:3986) (4086:4086:4086))
        (PORT d[0] (3558:3558:3558) (3526:3526:3526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3987:3987:3987) (4087:4087:4087))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3987:3987:3987) (4087:4087:4087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3987:3987:3987) (4087:4087:4087))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3987:3987:3987) (4087:4087:4087))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3680:3680:3680))
        (PORT d[1] (4753:4753:4753) (4758:4758:4758))
        (PORT d[2] (3849:3849:3849) (3999:3999:3999))
        (PORT d[3] (4836:4836:4836) (4691:4691:4691))
        (PORT d[4] (3759:3759:3759) (3868:3868:3868))
        (PORT d[5] (4020:4020:4020) (4137:4137:4137))
        (PORT d[6] (3960:3960:3960) (3937:3937:3937))
        (PORT d[7] (3222:3222:3222) (3131:3131:3131))
        (PORT d[8] (2977:2977:2977) (3052:3052:3052))
        (PORT d[9] (2897:2897:2897) (2926:2926:2926))
        (PORT d[10] (2945:2945:2945) (2863:2863:2863))
        (PORT d[11] (2732:2732:2732) (2716:2716:2716))
        (PORT d[12] (2832:2832:2832) (2832:2832:2832))
        (PORT clk (2189:2189:2189) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2174:2174:2174))
        (PORT d[0] (2296:2296:2296) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1630:1630:1630))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (3667:3667:3667) (3515:3515:3515))
        (PORT datad (1678:1678:1678) (1626:1626:1626))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3508:3508:3508) (3535:3535:3535))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (214:214:214) (246:246:246))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2535:2535:2535))
        (PORT clk (3087:3087:3087) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2908:2908:2908))
        (PORT d[1] (2197:2197:2197) (2218:2218:2218))
        (PORT d[2] (2002:2002:2002) (2059:2059:2059))
        (PORT d[3] (2966:2966:2966) (3044:3044:3044))
        (PORT d[4] (3288:3288:3288) (3303:3303:3303))
        (PORT d[5] (1916:1916:1916) (1836:1836:1836))
        (PORT d[6] (2685:2685:2685) (2569:2569:2569))
        (PORT d[7] (2143:2143:2143) (2174:2174:2174))
        (PORT d[8] (2604:2604:2604) (2652:2652:2652))
        (PORT d[9] (2700:2700:2700) (2696:2696:2696))
        (PORT d[10] (2174:2174:2174) (2213:2213:2213))
        (PORT d[11] (2905:2905:2905) (2988:2988:2988))
        (PORT d[12] (3329:3329:3329) (3295:3295:3295))
        (PORT clk (3084:3084:3084) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (1901:1901:1901))
        (PORT clk (3084:3084:3084) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3087:3087:3087) (3109:3109:3109))
        (PORT d[0] (2527:2527:2527) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3088:3088:3088) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2876:2876:2876))
        (PORT d[1] (2571:2571:2571) (2498:2498:2498))
        (PORT d[2] (2809:2809:2809) (2823:2823:2823))
        (PORT d[3] (4432:4432:4432) (4477:4477:4477))
        (PORT d[4] (2331:2331:2331) (2398:2398:2398))
        (PORT d[5] (2839:2839:2839) (2757:2757:2757))
        (PORT d[6] (3200:3200:3200) (3124:3124:3124))
        (PORT d[7] (2723:2723:2723) (2630:2630:2630))
        (PORT d[8] (2176:2176:2176) (2191:2191:2191))
        (PORT d[9] (2243:2243:2243) (2133:2133:2133))
        (PORT d[10] (2439:2439:2439) (2456:2456:2456))
        (PORT d[11] (2213:2213:2213) (2088:2088:2088))
        (PORT d[12] (2277:2277:2277) (2153:2153:2153))
        (PORT clk (2157:2157:2157) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2141:2141:2141))
        (PORT d[0] (1740:1740:1740) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2136:2136:2136))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2488:2488:2488))
        (PORT clk (2835:2835:2835) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1310:1310:1310))
        (PORT d[1] (1167:1167:1167) (1177:1177:1177))
        (PORT d[2] (1139:1139:1139) (1151:1151:1151))
        (PORT d[3] (1155:1155:1155) (1163:1163:1163))
        (PORT d[4] (1092:1092:1092) (1089:1089:1089))
        (PORT d[5] (1091:1091:1091) (1093:1093:1093))
        (PORT d[6] (1693:1693:1693) (1644:1644:1644))
        (PORT d[7] (1397:1397:1397) (1399:1399:1399))
        (PORT d[8] (1131:1131:1131) (1155:1155:1155))
        (PORT d[9] (1069:1069:1069) (1063:1063:1063))
        (PORT d[10] (1078:1078:1078) (1089:1089:1089))
        (PORT d[11] (1120:1120:1120) (1124:1124:1124))
        (PORT d[12] (1807:1807:1807) (1790:1790:1790))
        (PORT clk (2832:2832:2832) (2871:2871:2871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1208:1208:1208))
        (PORT clk (2832:2832:2832) (2871:2871:2871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2835:2835:2835) (2875:2875:2875))
        (PORT d[0] (1846:1846:1846) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2876:2876:2876))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2876:2876:2876))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2876:2876:2876))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2202:2202:2202))
        (PORT d[1] (1988:1988:1988) (1936:1936:1936))
        (PORT d[2] (2816:2816:2816) (2832:2832:2832))
        (PORT d[3] (1885:1885:1885) (1914:1914:1914))
        (PORT d[4] (1771:1771:1771) (1748:1748:1748))
        (PORT d[5] (1203:1203:1203) (1217:1217:1217))
        (PORT d[6] (2940:2940:2940) (2886:2886:2886))
        (PORT d[7] (1402:1402:1402) (1364:1364:1364))
        (PORT d[8] (1736:1736:1736) (1688:1688:1688))
        (PORT d[9] (1394:1394:1394) (1350:1350:1350))
        (PORT d[10] (2077:2077:2077) (2016:2016:2016))
        (PORT d[11] (1442:1442:1442) (1401:1401:1401))
        (PORT d[12] (1448:1448:1448) (1416:1416:1416))
        (PORT clk (2172:2172:2172) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (PORT d[0] (1221:1221:1221) (1132:1132:1132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2241:2241:2241))
        (PORT clk (3111:3111:3111) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2920:2920:2920))
        (PORT d[1] (1982:1982:1982) (1925:1925:1925))
        (PORT d[2] (2631:2631:2631) (2674:2674:2674))
        (PORT d[3] (2992:2992:2992) (3070:3070:3070))
        (PORT d[4] (2929:2929:2929) (2966:2966:2966))
        (PORT d[5] (1917:1917:1917) (1842:1842:1842))
        (PORT d[6] (1815:1815:1815) (1748:1748:1748))
        (PORT d[7] (2426:2426:2426) (2441:2441:2441))
        (PORT d[8] (1884:1884:1884) (1937:1937:1937))
        (PORT d[9] (2994:2994:2994) (2977:2977:2977))
        (PORT d[10] (2787:2787:2787) (2788:2788:2788))
        (PORT d[11] (1857:1857:1857) (1784:1784:1784))
        (PORT d[12] (2464:2464:2464) (2355:2355:2355))
        (PORT clk (3108:3108:3108) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2432:2432:2432))
        (PORT clk (3108:3108:3108) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3111:3111:3111) (3131:3131:3131))
        (PORT d[0] (3015:3015:3015) (2983:2983:2983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3132:3132:3132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3132:3132:3132))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2862:2862:2862))
        (PORT d[1] (2576:2576:2576) (2506:2506:2506))
        (PORT d[2] (2788:2788:2788) (2795:2795:2795))
        (PORT d[3] (4394:4394:4394) (4430:4430:4430))
        (PORT d[4] (2337:2337:2337) (2424:2424:2424))
        (PORT d[5] (2815:2815:2815) (2733:2733:2733))
        (PORT d[6] (2961:2961:2961) (2914:2914:2914))
        (PORT d[7] (2704:2704:2704) (2613:2613:2613))
        (PORT d[8] (1745:1745:1745) (1736:1736:1736))
        (PORT d[9] (1921:1921:1921) (1818:1818:1818))
        (PORT d[10] (2494:2494:2494) (2510:2510:2510))
        (PORT d[11] (1879:1879:1879) (1773:1773:1773))
        (PORT d[12] (2217:2217:2217) (2087:2087:2087))
        (PORT clk (2163:2163:2163) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d[0] (1710:1710:1710) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (3014:3014:3014))
        (PORT clk (3305:3305:3305) (3381:3381:3381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3049:3049:3049))
        (PORT d[1] (3104:3104:3104) (3125:3125:3125))
        (PORT d[2] (2366:2366:2366) (2454:2454:2454))
        (PORT d[3] (2956:2956:2956) (3046:3046:3046))
        (PORT d[4] (2593:2593:2593) (2631:2631:2631))
        (PORT d[5] (2965:2965:2965) (2908:2908:2908))
        (PORT d[6] (3052:3052:3052) (3166:3166:3166))
        (PORT d[7] (2446:2446:2446) (2465:2465:2465))
        (PORT d[8] (1901:1901:1901) (1956:1956:1956))
        (PORT d[9] (3417:3417:3417) (3435:3435:3435))
        (PORT d[10] (2801:2801:2801) (2825:2825:2825))
        (PORT d[11] (3279:3279:3279) (3361:3361:3361))
        (PORT d[12] (3375:3375:3375) (3388:3388:3388))
        (PORT clk (3302:3302:3302) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2348:2348:2348))
        (PORT clk (3302:3302:3302) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3381:3381:3381))
        (PORT d[0] (3038:3038:3038) (2923:2923:2923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3382:3382:3382))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3382:3382:3382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3382:3382:3382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3382:3382:3382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2490:2490:2490))
        (PORT d[1] (3684:3684:3684) (3615:3615:3615))
        (PORT d[2] (2560:2560:2560) (2611:2611:2611))
        (PORT d[3] (4338:4338:4338) (4364:4364:4364))
        (PORT d[4] (3072:3072:3072) (3182:3182:3182))
        (PORT d[5] (2761:2761:2761) (2758:2758:2758))
        (PORT d[6] (3328:3328:3328) (3297:3297:3297))
        (PORT d[7] (2763:2763:2763) (2732:2732:2732))
        (PORT d[8] (1926:1926:1926) (1959:1959:1959))
        (PORT d[9] (2886:2886:2886) (2877:2877:2877))
        (PORT d[10] (2422:2422:2422) (2413:2413:2413))
        (PORT d[11] (2681:2681:2681) (2621:2621:2621))
        (PORT d[12] (2370:2370:2370) (2332:2332:2332))
        (PORT clk (2111:2111:2111) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2098:2098:2098))
        (PORT d[0] (1943:1943:1943) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2093:2093:2093))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1321:1321:1321))
        (PORT datab (3628:3628:3628) (3618:3618:3618))
        (PORT datac (1255:1255:1255) (1165:1165:1165))
        (PORT datad (4967:4967:4967) (4825:4825:4825))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1662:1662:1662))
        (PORT datab (3623:3623:3623) (3611:3611:3611))
        (PORT datac (1628:1628:1628) (1566:1566:1566))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1162:1162:1162))
        (PORT clk (2684:2684:2684) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1474:1474:1474))
        (PORT d[1] (1848:1848:1848) (1758:1758:1758))
        (PORT d[2] (2400:2400:2400) (2406:2406:2406))
        (PORT d[3] (1822:1822:1822) (1831:1831:1831))
        (PORT d[4] (1645:1645:1645) (1595:1595:1595))
        (PORT d[5] (2248:2248:2248) (2186:2186:2186))
        (PORT d[6] (1820:1820:1820) (1856:1856:1856))
        (PORT d[7] (2672:2672:2672) (2647:2647:2647))
        (PORT d[8] (2339:2339:2339) (2314:2314:2314))
        (PORT d[9] (2395:2395:2395) (2406:2406:2406))
        (PORT d[10] (2570:2570:2570) (2622:2622:2622))
        (PORT d[11] (1733:1733:1733) (1752:1752:1752))
        (PORT d[12] (2229:2229:2229) (2188:2188:2188))
        (PORT clk (2681:2681:2681) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1562:1562:1562))
        (PORT clk (2681:2681:2681) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2682:2682:2682))
        (PORT d[0] (2282:2282:2282) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2683:2683:2683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2524:2524:2524))
        (PORT d[1] (2523:2523:2523) (2411:2411:2411))
        (PORT d[2] (2131:2131:2131) (2068:2068:2068))
        (PORT d[3] (2893:2893:2893) (2916:2916:2916))
        (PORT d[4] (2974:2974:2974) (2937:2937:2937))
        (PORT d[5] (2146:2146:2146) (2162:2162:2162))
        (PORT d[6] (2694:2694:2694) (2575:2575:2575))
        (PORT d[7] (2699:2699:2699) (2646:2646:2646))
        (PORT d[8] (2335:2335:2335) (2294:2294:2294))
        (PORT d[9] (3052:3052:3052) (3012:3012:3012))
        (PORT d[10] (2453:2453:2453) (2436:2436:2436))
        (PORT d[11] (2263:2263:2263) (2294:2294:2294))
        (PORT d[12] (2195:2195:2195) (2198:2198:2198))
        (PORT clk (2154:2154:2154) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2143:2143:2143))
        (PORT d[0] (1814:1814:1814) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2138:2138:2138))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3008:3008:3008))
        (PORT clk (3165:3165:3165) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2750:2750:2750))
        (PORT d[1] (2487:2487:2487) (2505:2505:2505))
        (PORT d[2] (2401:2401:2401) (2491:2491:2491))
        (PORT d[3] (3244:3244:3244) (3309:3309:3309))
        (PORT d[4] (2991:2991:2991) (3045:3045:3045))
        (PORT d[5] (2711:2711:2711) (2708:2708:2708))
        (PORT d[6] (3088:3088:3088) (3198:3198:3198))
        (PORT d[7] (2874:2874:2874) (2911:2911:2911))
        (PORT d[8] (2227:2227:2227) (2271:2271:2271))
        (PORT d[9] (3119:3119:3119) (3151:3151:3151))
        (PORT d[10] (2764:2764:2764) (2776:2776:2776))
        (PORT d[11] (2986:2986:2986) (3089:3089:3089))
        (PORT d[12] (3763:3763:3763) (3777:3777:3777))
        (PORT clk (3162:3162:3162) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2311:2311:2311))
        (PORT clk (3162:3162:3162) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3200:3200:3200))
        (PORT d[0] (2937:2937:2937) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3201:3201:3201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3201:3201:3201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3166:3166:3166) (3201:3201:3201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2465:2465:2465))
        (PORT d[1] (3719:3719:3719) (3720:3720:3720))
        (PORT d[2] (2586:2586:2586) (2631:2631:2631))
        (PORT d[3] (3314:3314:3314) (3410:3410:3410))
        (PORT d[4] (3079:3079:3079) (3185:3185:3185))
        (PORT d[5] (3115:3115:3115) (3110:3110:3110))
        (PORT d[6] (4053:4053:4053) (4020:4020:4020))
        (PORT d[7] (2728:2728:2728) (2693:2693:2693))
        (PORT d[8] (1922:1922:1922) (1950:1950:1950))
        (PORT d[9] (2549:2549:2549) (2550:2550:2550))
        (PORT d[10] (2695:2695:2695) (2648:2648:2648))
        (PORT d[11] (2691:2691:2691) (2664:2664:2664))
        (PORT d[12] (2649:2649:2649) (2583:2583:2583))
        (PORT clk (2133:2133:2133) (2119:2119:2119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2119:2119:2119))
        (PORT d[0] (1975:1975:1975) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2114:2114:2114))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1925:1925:1925) (1874:1874:1874))
        (PORT datab (1238:1238:1238) (1142:1142:1142))
        (PORT datac (3584:3584:3584) (3576:3576:3576))
        (PORT datad (4969:4969:4969) (4827:4827:4827))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2715:2715:2715))
        (PORT clk (3379:3379:3379) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3056:3056:3056))
        (PORT d[1] (2479:2479:2479) (2490:2490:2490))
        (PORT d[2] (2688:2688:2688) (2753:2753:2753))
        (PORT d[3] (3286:3286:3286) (3363:3363:3363))
        (PORT d[4] (2903:2903:2903) (2920:2920:2920))
        (PORT d[5] (2982:2982:2982) (2923:2923:2923))
        (PORT d[6] (3390:3390:3390) (3484:3484:3484))
        (PORT d[7] (2681:2681:2681) (2672:2672:2672))
        (PORT d[8] (1904:1904:1904) (1956:1956:1956))
        (PORT d[9] (3453:3453:3453) (3467:3467:3467))
        (PORT d[10] (2496:2496:2496) (2519:2519:2519))
        (PORT d[11] (3266:3266:3266) (3349:3349:3349))
        (PORT d[12] (3346:3346:3346) (3351:3351:3351))
        (PORT clk (3376:3376:3376) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2677:2677:2677))
        (PORT clk (3376:3376:3376) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3380:3380:3380))
        (PORT d[0] (3280:3280:3280) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3381:3381:3381))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3381:3381:3381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3381:3381:3381))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3381:3381:3381))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2469:2469:2469))
        (PORT d[1] (3349:3349:3349) (3297:3297:3297))
        (PORT d[2] (2862:2862:2862) (2905:2905:2905))
        (PORT d[3] (4174:4174:4174) (4297:4297:4297))
        (PORT d[4] (2783:2783:2783) (2906:2906:2906))
        (PORT d[5] (2407:2407:2407) (2418:2418:2418))
        (PORT d[6] (3308:3308:3308) (3276:3276:3276))
        (PORT d[7] (2708:2708:2708) (2679:2679:2679))
        (PORT d[8] (1923:1923:1923) (1956:1956:1956))
        (PORT d[9] (2867:2867:2867) (2860:2860:2860))
        (PORT d[10] (2469:2469:2469) (2461:2461:2461))
        (PORT d[11] (2322:2322:2322) (2254:2254:2254))
        (PORT d[12] (2629:2629:2629) (2580:2580:2580))
        (PORT clk (2127:2127:2127) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2116:2116:2116))
        (PORT d[0] (1930:1930:1930) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2111:2111:2111))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2684:2684:2684))
        (PORT clk (3431:3431:3431) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2774:2774:2774))
        (PORT d[1] (2163:2163:2163) (2198:2198:2198))
        (PORT d[2] (2683:2683:2683) (2747:2747:2747))
        (PORT d[3] (3301:3301:3301) (3378:3378:3378))
        (PORT d[4] (2553:2553:2553) (2587:2587:2587))
        (PORT d[5] (2943:2943:2943) (2884:2884:2884))
        (PORT d[6] (3363:3363:3363) (3461:3461:3461))
        (PORT d[7] (2695:2695:2695) (2686:2686:2686))
        (PORT d[8] (1568:1568:1568) (1634:1634:1634))
        (PORT d[9] (3196:3196:3196) (3260:3260:3260))
        (PORT d[10] (2451:2451:2451) (2478:2478:2478))
        (PORT d[11] (3203:3203:3203) (3255:3255:3255))
        (PORT d[12] (3688:3688:3688) (3685:3685:3685))
        (PORT clk (3428:3428:3428) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2046:2046:2046))
        (PORT clk (3428:3428:3428) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3440:3440:3440))
        (PORT d[0] (2638:2638:2638) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3441:3441:3441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2792:2792:2792))
        (PORT d[1] (3353:3353:3353) (3289:3289:3289))
        (PORT d[2] (2875:2875:2875) (2919:2919:2919))
        (PORT d[3] (3919:3919:3919) (4050:4050:4050))
        (PORT d[4] (2744:2744:2744) (2863:2863:2863))
        (PORT d[5] (2419:2419:2419) (2415:2415:2415))
        (PORT d[6] (2991:2991:2991) (2979:2979:2979))
        (PORT d[7] (3055:3055:3055) (3010:3010:3010))
        (PORT d[8] (1922:1922:1922) (1956:1956:1956))
        (PORT d[9] (2167:2167:2167) (2160:2160:2160))
        (PORT d[10] (3015:3015:3015) (2958:2958:2958))
        (PORT d[11] (2551:2551:2551) (2477:2477:2477))
        (PORT d[12] (2377:2377:2377) (2341:2341:2341))
        (PORT clk (2133:2133:2133) (2119:2119:2119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2119:2119:2119))
        (PORT d[0] (2131:2131:2131) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2114:2114:2114))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (980:980:980) (896:896:896))
        (PORT datac (3584:3584:3584) (3575:3575:3575))
        (PORT datad (688:688:688) (647:647:647))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3394:3394:3394))
        (PORT clk (3848:3848:3848) (3910:3910:3910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3068:3068:3068))
        (PORT d[1] (2567:2567:2567) (2621:2621:2621))
        (PORT d[2] (2524:2524:2524) (2551:2551:2551))
        (PORT d[3] (3129:3129:3129) (3268:3268:3268))
        (PORT d[4] (2637:2637:2637) (2718:2718:2718))
        (PORT d[5] (4170:4170:4170) (4196:4196:4196))
        (PORT d[6] (3666:3666:3666) (3767:3767:3767))
        (PORT d[7] (4327:4327:4327) (4431:4431:4431))
        (PORT d[8] (3022:3022:3022) (3105:3105:3105))
        (PORT d[9] (3030:3030:3030) (3030:3030:3030))
        (PORT d[10] (3208:3208:3208) (3275:3275:3275))
        (PORT d[11] (3942:3942:3942) (4035:4035:4035))
        (PORT d[12] (3294:3294:3294) (3273:3273:3273))
        (PORT clk (3845:3845:3845) (3906:3906:3906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3031:3031:3031))
        (PORT clk (3845:3845:3845) (3906:3906:3906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3848:3848:3848) (3910:3910:3910))
        (PORT d[0] (3692:3692:3692) (3585:3585:3585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3849:3849:3849) (3911:3911:3911))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3849:3849:3849) (3911:3911:3911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3849:3849:3849) (3911:3911:3911))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3849:3849:3849) (3911:3911:3911))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (3939:3939:3939))
        (PORT d[1] (4480:4480:4480) (4481:4481:4481))
        (PORT d[2] (4211:4211:4211) (4133:4133:4133))
        (PORT d[3] (4107:4107:4107) (4019:4019:4019))
        (PORT d[4] (3665:3665:3665) (3743:3743:3743))
        (PORT d[5] (3708:3708:3708) (3798:3798:3798))
        (PORT d[6] (3367:3367:3367) (3279:3279:3279))
        (PORT d[7] (2526:2526:2526) (2510:2510:2510))
        (PORT d[8] (3495:3495:3495) (3508:3508:3508))
        (PORT d[9] (2790:2790:2790) (2779:2779:2779))
        (PORT d[10] (2448:2448:2448) (2423:2423:2423))
        (PORT d[11] (2686:2686:2686) (2674:2674:2674))
        (PORT d[12] (2655:2655:2655) (2582:2582:2582))
        (PORT clk (2198:2198:2198) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2183:2183:2183))
        (PORT d[0] (2041:2041:2041) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3536:3536:3536))
        (PORT clk (4335:4335:4335) (4437:4437:4437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3395:3395:3395))
        (PORT d[1] (3673:3673:3673) (3763:3763:3763))
        (PORT d[2] (3048:3048:3048) (3170:3170:3170))
        (PORT d[3] (3837:3837:3837) (3979:3979:3979))
        (PORT d[4] (3375:3375:3375) (3456:3456:3456))
        (PORT d[5] (3599:3599:3599) (3654:3654:3654))
        (PORT d[6] (3763:3763:3763) (3900:3900:3900))
        (PORT d[7] (3619:3619:3619) (3701:3701:3701))
        (PORT d[8] (3110:3110:3110) (3219:3219:3219))
        (PORT d[9] (3402:3402:3402) (3436:3436:3436))
        (PORT d[10] (3269:3269:3269) (3359:3359:3359))
        (PORT d[11] (3838:3838:3838) (4003:4003:4003))
        (PORT d[12] (3515:3515:3515) (3587:3587:3587))
        (PORT clk (4332:4332:4332) (4433:4433:4433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3604:3604:3604))
        (PORT clk (4332:4332:4332) (4433:4433:4433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4335:4335:4335) (4437:4437:4437))
        (PORT d[0] (4129:4129:4129) (4158:4158:4158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4336:4336:4336) (4438:4438:4438))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4336:4336:4336) (4438:4438:4438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4336:4336:4336) (4438:4438:4438))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4336:4336:4336) (4438:4438:4438))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3194:3194:3194))
        (PORT d[1] (4108:4108:4108) (4113:4113:4113))
        (PORT d[2] (5061:5061:5061) (4965:4965:4965))
        (PORT d[3] (4860:4860:4860) (5002:5002:5002))
        (PORT d[4] (3917:3917:3917) (4085:4085:4085))
        (PORT d[5] (3680:3680:3680) (3784:3784:3784))
        (PORT d[6] (3793:3793:3793) (3830:3830:3830))
        (PORT d[7] (3143:3143:3143) (3135:3135:3135))
        (PORT d[8] (2711:2711:2711) (2790:2790:2790))
        (PORT d[9] (3204:3204:3204) (3236:3236:3236))
        (PORT d[10] (2577:2577:2577) (2605:2605:2605))
        (PORT d[11] (2868:2868:2868) (2877:2877:2877))
        (PORT d[12] (2842:2842:2842) (2849:2849:2849))
        (PORT clk (2163:2163:2163) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (PORT d[0] (2519:2519:2519) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3399:3399:3399) (3514:3514:3514))
        (PORT clk (4422:4422:4422) (4546:4546:4546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3461:3461:3461))
        (PORT d[1] (3686:3686:3686) (3777:3777:3777))
        (PORT d[2] (3360:3360:3360) (3478:3478:3478))
        (PORT d[3] (3805:3805:3805) (3926:3926:3926))
        (PORT d[4] (3393:3393:3393) (3469:3469:3469))
        (PORT d[5] (3636:3636:3636) (3687:3687:3687))
        (PORT d[6] (3796:3796:3796) (3932:3932:3932))
        (PORT d[7] (3640:3640:3640) (3724:3724:3724))
        (PORT d[8] (2852:2852:2852) (2970:2970:2970))
        (PORT d[9] (3450:3450:3450) (3493:3493:3493))
        (PORT d[10] (3304:3304:3304) (3384:3384:3384))
        (PORT d[11] (3856:3856:3856) (4027:4027:4027))
        (PORT d[12] (3553:3553:3553) (3625:3625:3625))
        (PORT clk (4419:4419:4419) (4542:4542:4542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3309:3309:3309))
        (PORT clk (4419:4419:4419) (4542:4542:4542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4422:4422:4422) (4546:4546:4546))
        (PORT d[0] (3919:3919:3919) (3863:3863:3863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4423:4423:4423) (4547:4547:4547))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4423:4423:4423) (4547:4547:4547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4423:4423:4423) (4547:4547:4547))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4423:4423:4423) (4547:4547:4547))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3195:3195:3195))
        (PORT d[1] (4107:4107:4107) (4112:4112:4112))
        (PORT d[2] (5054:5054:5054) (4958:4958:4958))
        (PORT d[3] (4294:4294:4294) (4456:4456:4456))
        (PORT d[4] (3913:3913:3913) (4079:4079:4079))
        (PORT d[5] (3666:3666:3666) (3768:3768:3768))
        (PORT d[6] (3770:3770:3770) (3801:3801:3801))
        (PORT d[7] (3150:3150:3150) (3143:3143:3143))
        (PORT d[8] (2693:2693:2693) (2773:2773:2773))
        (PORT d[9] (2956:2956:2956) (3000:3000:3000))
        (PORT d[10] (2578:2578:2578) (2606:2606:2606))
        (PORT d[11] (2842:2842:2842) (2851:2851:2851))
        (PORT d[12] (2804:2804:2804) (2812:2812:2812))
        (PORT clk (2157:2157:2157) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (PORT d[0] (2369:2369:2369) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2140:2140:2140))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1846:1846:1846))
        (PORT datab (3732:3732:3732) (3616:3616:3616))
        (PORT datac (2564:2564:2564) (2537:2537:2537))
        (PORT datad (1817:1817:1817) (1618:1618:1618))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3189:3189:3189))
        (PORT clk (4241:4241:4241) (4311:4311:4311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3489:3489:3489))
        (PORT d[1] (3345:3345:3345) (3449:3449:3449))
        (PORT d[2] (3431:3431:3431) (3546:3546:3546))
        (PORT d[3] (4153:4153:4153) (4292:4292:4292))
        (PORT d[4] (2765:2765:2765) (2870:2870:2870))
        (PORT d[5] (3931:3931:3931) (3971:3971:3971))
        (PORT d[6] (3775:3775:3775) (3908:3908:3908))
        (PORT d[7] (4012:4012:4012) (4079:4079:4079))
        (PORT d[8] (2800:2800:2800) (2916:2916:2916))
        (PORT d[9] (3536:3536:3536) (3587:3587:3587))
        (PORT d[10] (3265:3265:3265) (3355:3355:3355))
        (PORT d[11] (4500:4500:4500) (4640:4640:4640))
        (PORT d[12] (3847:3847:3847) (3899:3899:3899))
        (PORT clk (4238:4238:4238) (4307:4307:4307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3180:3180:3180))
        (PORT clk (4238:4238:4238) (4307:4307:4307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4241:4241:4241) (4311:4311:4311))
        (PORT d[0] (3819:3819:3819) (3737:3737:3737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4312:4312:4312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4312:4312:4312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4312:4312:4312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4312:4312:4312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3204:3204:3204))
        (PORT d[1] (4053:4053:4053) (4061:4061:4061))
        (PORT d[2] (3951:3951:3951) (4016:4016:4016))
        (PORT d[3] (4547:4547:4547) (4706:4706:4706))
        (PORT d[4] (3893:3893:3893) (4065:4065:4065))
        (PORT d[5] (4278:4278:4278) (4333:4333:4333))
        (PORT d[6] (4106:4106:4106) (4132:4132:4132))
        (PORT d[7] (3058:3058:3058) (3022:3022:3022))
        (PORT d[8] (2669:2669:2669) (2748:2748:2748))
        (PORT d[9] (2870:2870:2870) (2891:2891:2891))
        (PORT d[10] (2563:2563:2563) (2591:2591:2591))
        (PORT d[11] (2557:2557:2557) (2581:2581:2581))
        (PORT d[12] (2776:2776:2776) (2765:2765:2765))
        (PORT clk (2184:2184:2184) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (PORT d[0] (2325:2325:2325) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2416:2416:2416) (2383:2383:2383))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3688:3688:3688) (3575:3575:3575))
        (PORT datad (2063:2063:2063) (1948:1948:1948))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2881:2881:2881))
        (PORT clk (2873:2873:2873) (2911:2911:2911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2306:2306:2306))
        (PORT d[1] (2503:2503:2503) (2513:2513:2513))
        (PORT d[2] (2023:2023:2023) (2086:2086:2086))
        (PORT d[3] (2960:2960:2960) (3012:3012:3012))
        (PORT d[4] (2500:2500:2500) (2496:2496:2496))
        (PORT d[5] (2604:2604:2604) (2507:2507:2507))
        (PORT d[6] (3338:3338:3338) (3411:3411:3411))
        (PORT d[7] (2474:2474:2474) (2494:2494:2494))
        (PORT d[8] (2614:2614:2614) (2663:2663:2663))
        (PORT d[9] (2815:2815:2815) (2829:2829:2829))
        (PORT d[10] (3147:3147:3147) (3163:3163:3163))
        (PORT d[11] (2578:2578:2578) (2660:2660:2660))
        (PORT d[12] (3358:3358:3358) (3331:3331:3331))
        (PORT clk (2870:2870:2870) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2370:2370:2370))
        (PORT clk (2870:2870:2870) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2873:2873:2873) (2911:2911:2911))
        (PORT d[0] (2963:2963:2963) (2924:2924:2924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2874:2874:2874) (2912:2912:2912))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2874:2874:2874) (2912:2912:2912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2874:2874:2874) (2912:2912:2912))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2874:2874:2874) (2912:2912:2912))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2382:2382:2382))
        (PORT d[1] (4076:4076:4076) (4063:4063:4063))
        (PORT d[2] (2156:2156:2156) (2185:2185:2185))
        (PORT d[3] (3756:3756:3756) (3819:3819:3819))
        (PORT d[4] (2674:2674:2674) (2746:2746:2746))
        (PORT d[5] (2765:2765:2765) (2760:2760:2760))
        (PORT d[6] (3220:3220:3220) (3154:3154:3154))
        (PORT d[7] (3079:3079:3079) (3068:3068:3068))
        (PORT d[8] (2477:2477:2477) (2472:2472:2472))
        (PORT d[9] (2615:2615:2615) (2531:2531:2531))
        (PORT d[10] (2816:2816:2816) (2847:2847:2847))
        (PORT d[11] (2508:2508:2508) (2378:2378:2378))
        (PORT d[12] (2464:2464:2464) (2351:2351:2351))
        (PORT clk (2151:2151:2151) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2136:2136:2136))
        (PORT d[0] (2004:2004:2004) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3135:3135:3135))
        (PORT clk (3547:3547:3547) (3588:3588:3588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3387:3387:3387))
        (PORT d[1] (3560:3560:3560) (3580:3580:3580))
        (PORT d[2] (2835:2835:2835) (2943:2943:2943))
        (PORT d[3] (3373:3373:3373) (3495:3495:3495))
        (PORT d[4] (2671:2671:2671) (2717:2717:2717))
        (PORT d[5] (3392:3392:3392) (3403:3403:3403))
        (PORT d[6] (3451:3451:3451) (3596:3596:3596))
        (PORT d[7] (3180:3180:3180) (3215:3215:3215))
        (PORT d[8] (2331:2331:2331) (2426:2426:2426))
        (PORT d[9] (3804:3804:3804) (3835:3835:3835))
        (PORT d[10] (3244:3244:3244) (3286:3286:3286))
        (PORT d[11] (3343:3343:3343) (3460:3460:3460))
        (PORT d[12] (3850:3850:3850) (3911:3911:3911))
        (PORT clk (3544:3544:3544) (3584:3584:3584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2760:2760:2760))
        (PORT clk (3544:3544:3544) (3584:3584:3584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3547:3547:3547) (3588:3588:3588))
        (PORT d[0] (3363:3363:3363) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3589:3589:3589))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3589:3589:3589))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3589:3589:3589))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3105:3105:3105))
        (PORT d[1] (3719:3719:3719) (3707:3707:3707))
        (PORT d[2] (2895:2895:2895) (2929:2929:2929))
        (PORT d[3] (3479:3479:3479) (3596:3596:3596))
        (PORT d[4] (3689:3689:3689) (3795:3795:3795))
        (PORT d[5] (3906:3906:3906) (3943:3943:3943))
        (PORT d[6] (3908:3908:3908) (3845:3845:3845))
        (PORT d[7] (3110:3110:3110) (3084:3084:3084))
        (PORT d[8] (2298:2298:2298) (2361:2361:2361))
        (PORT d[9] (2562:2562:2562) (2601:2601:2601))
        (PORT d[10] (3128:3128:3128) (3114:3114:3114))
        (PORT d[11] (2822:2822:2822) (2829:2829:2829))
        (PORT d[12] (2780:2780:2780) (2769:2769:2769))
        (PORT clk (2149:2149:2149) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (PORT d[0] (2381:2381:2381) (2350:2350:2350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5009:5009:5009) (4916:4916:4916))
        (PORT datab (400:400:400) (384:384:384))
        (PORT datac (2507:2507:2507) (2235:2235:2235))
        (PORT datad (3768:3768:3768) (3819:3819:3819))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2223:2223:2223))
        (PORT clk (2846:2846:2846) (2889:2889:2889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1611:1611:1611))
        (PORT d[1] (1134:1134:1134) (1136:1136:1136))
        (PORT d[2] (1131:1131:1131) (1145:1145:1145))
        (PORT d[3] (1129:1129:1129) (1134:1134:1134))
        (PORT d[4] (1447:1447:1447) (1436:1436:1436))
        (PORT d[5] (1069:1069:1069) (1071:1071:1071))
        (PORT d[6] (2435:2435:2435) (2439:2439:2439))
        (PORT d[7] (772:772:772) (789:789:789))
        (PORT d[8] (1466:1466:1466) (1474:1474:1474))
        (PORT d[9] (1368:1368:1368) (1350:1350:1350))
        (PORT d[10] (1420:1420:1420) (1417:1417:1417))
        (PORT d[11] (1371:1371:1371) (1360:1360:1360))
        (PORT d[12] (1426:1426:1426) (1413:1413:1413))
        (PORT clk (2843:2843:2843) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (927:927:927))
        (PORT clk (2843:2843:2843) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2846:2846:2846) (2889:2889:2889))
        (PORT d[0] (1547:1547:1547) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2890:2890:2890))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1900:1900:1900))
        (PORT d[1] (1985:1985:1985) (1932:1932:1932))
        (PORT d[2] (2798:2798:2798) (2816:2816:2816))
        (PORT d[3] (1825:1825:1825) (1812:1812:1812))
        (PORT d[4] (1475:1475:1475) (1465:1465:1465))
        (PORT d[5] (1449:1449:1449) (1431:1431:1431))
        (PORT d[6] (1880:1880:1880) (1809:1809:1809))
        (PORT d[7] (1394:1394:1394) (1355:1355:1355))
        (PORT d[8] (1771:1771:1771) (1722:1722:1722))
        (PORT d[9] (1338:1338:1338) (1289:1289:1289))
        (PORT d[10] (2042:2042:2042) (1981:1981:1981))
        (PORT d[11] (1402:1402:1402) (1364:1364:1364))
        (PORT d[12] (1495:1495:1495) (1461:1461:1461))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (986:986:986) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2549:2549:2549))
        (PORT clk (3135:3135:3135) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2610:2610:2610))
        (PORT d[1] (2143:2143:2143) (2161:2161:2161))
        (PORT d[2] (2319:2319:2319) (2378:2378:2378))
        (PORT d[3] (2919:2919:2919) (2999:2999:2999))
        (PORT d[4] (2245:2245:2245) (2258:2258:2258))
        (PORT d[5] (2219:2219:2219) (2132:2132:2132))
        (PORT d[6] (2693:2693:2693) (2578:2578:2578))
        (PORT d[7] (2130:2130:2130) (2160:2160:2160))
        (PORT d[8] (1597:1597:1597) (1671:1671:1671))
        (PORT d[9] (2437:2437:2437) (2454:2454:2454))
        (PORT d[10] (2426:2426:2426) (2449:2449:2449))
        (PORT d[11] (2448:2448:2448) (2331:2331:2331))
        (PORT d[12] (3313:3313:3313) (3278:3278:3278))
        (PORT clk (3132:3132:3132) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (1911:1911:1911))
        (PORT clk (3132:3132:3132) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3149:3149:3149))
        (PORT d[0] (2268:2268:2268) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3150:3150:3150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3136:3136:3136) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (2907:2907:2907))
        (PORT d[1] (2572:2572:2572) (2498:2498:2498))
        (PORT d[2] (2806:2806:2806) (2811:2811:2811))
        (PORT d[3] (4426:4426:4426) (4472:4472:4472))
        (PORT d[4] (2310:2310:2310) (2398:2398:2398))
        (PORT d[5] (2792:2792:2792) (2709:2709:2709))
        (PORT d[6] (2638:2638:2638) (2602:2602:2602))
        (PORT d[7] (2434:2434:2434) (2362:2362:2362))
        (PORT d[8] (2142:2142:2142) (2161:2161:2161))
        (PORT d[9] (2616:2616:2616) (2536:2536:2536))
        (PORT d[10] (2819:2819:2819) (2851:2851:2851))
        (PORT d[11] (2168:2168:2168) (2046:2046:2046))
        (PORT d[12] (2344:2344:2344) (2311:2311:2311))
        (PORT clk (2151:2151:2151) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2136:2136:2136))
        (PORT d[0] (1911:1911:1911) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (968:968:968))
        (PORT datab (4753:4753:4753) (4626:4626:4626))
        (PORT datac (1706:1706:1706) (1550:1550:1550))
        (PORT datad (375:375:375) (353:353:353))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2556:2556:2556) (2430:2430:2430))
        (PORT datab (1351:1351:1351) (1326:1326:1326))
        (PORT datac (2261:2261:2261) (2226:2226:2226))
        (PORT datad (2855:2855:2855) (2780:2780:2780))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2297:2297:2297) (2259:2259:2259))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (353:353:353) (333:333:333))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3456:3456:3456) (3350:3350:3350))
        (PORT datab (3386:3386:3386) (3139:3139:3139))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1962:1962:1962) (1953:1953:1953))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1109:1109:1109))
        (PORT datab (3973:3973:3973) (4212:4212:4212))
        (PORT datac (922:922:922) (875:875:875))
        (PORT datad (1028:1028:1028) (987:987:987))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (3818:3818:3818))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2391:2391:2391) (2241:2241:2241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2840:2840:2840))
        (PORT clk (3176:3176:3176) (3205:3205:3205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2438:2438:2438))
        (PORT d[1] (3095:3095:3095) (3090:3090:3090))
        (PORT d[2] (2728:2728:2728) (2802:2802:2802))
        (PORT d[3] (3299:3299:3299) (3391:3391:3391))
        (PORT d[4] (3062:3062:3062) (3131:3131:3131))
        (PORT d[5] (2403:2403:2403) (2405:2405:2405))
        (PORT d[6] (3060:3060:3060) (3175:3175:3175))
        (PORT d[7] (2604:2604:2604) (2654:2654:2654))
        (PORT d[8] (3059:3059:3059) (3135:3135:3135))
        (PORT d[9] (3192:3192:3192) (3236:3236:3236))
        (PORT d[10] (2726:2726:2726) (2741:2741:2741))
        (PORT d[11] (2981:2981:2981) (3084:3084:3084))
        (PORT d[12] (3714:3714:3714) (3724:3724:3724))
        (PORT clk (3173:3173:3173) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2590:2590:2590))
        (PORT clk (3173:3173:3173) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3176:3176:3176) (3205:3205:3205))
        (PORT d[0] (3193:3193:3193) (3144:3144:3144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3206:3206:3206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3206:3206:3206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3206:3206:3206))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3206:3206:3206))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3198:3198:3198))
        (PORT d[1] (3739:3739:3739) (3730:3730:3730))
        (PORT d[2] (2852:2852:2852) (2874:2874:2874))
        (PORT d[3] (3705:3705:3705) (3760:3760:3760))
        (PORT d[4] (3411:3411:3411) (3505:3505:3505))
        (PORT d[5] (3452:3452:3452) (3431:3431:3431))
        (PORT d[6] (3619:3619:3619) (3598:3598:3598))
        (PORT d[7] (2705:2705:2705) (2672:2672:2672))
        (PORT d[8] (1927:1927:1927) (1960:1960:1960))
        (PORT d[9] (2531:2531:2531) (2525:2525:2525))
        (PORT d[10] (2815:2815:2815) (2796:2796:2796))
        (PORT d[11] (2710:2710:2710) (2687:2687:2687))
        (PORT d[12] (2670:2670:2670) (2605:2605:2605))
        (PORT clk (2150:2150:2150) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (PORT d[0] (2157:2157:2157) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2136:2136:2136))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2560:2560:2560))
        (PORT clk (3278:3278:3278) (3353:3353:3353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2401:2401:2401))
        (PORT d[1] (2811:2811:2811) (2821:2821:2821))
        (PORT d[2] (2728:2728:2728) (2803:2803:2803))
        (PORT d[3] (3271:3271:3271) (3363:3363:3363))
        (PORT d[4] (2688:2688:2688) (2756:2756:2756))
        (PORT d[5] (2840:2840:2840) (2858:2858:2858))
        (PORT d[6] (3093:3093:3093) (3207:3207:3207))
        (PORT d[7] (2849:2849:2849) (2885:2885:2885))
        (PORT d[8] (2533:2533:2533) (2561:2561:2561))
        (PORT d[9] (3501:3501:3501) (3531:3531:3531))
        (PORT d[10] (3045:3045:3045) (3049:3049:3049))
        (PORT d[11] (3025:3025:3025) (3134:3134:3134))
        (PORT d[12] (3441:3441:3441) (3474:3474:3474))
        (PORT clk (3275:3275:3275) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2562:2562:2562))
        (PORT clk (3275:3275:3275) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3278:3278:3278) (3353:3353:3353))
        (PORT d[0] (3195:3195:3195) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3279:3279:3279) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3279:3279:3279) (3354:3354:3354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3279:3279:3279) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3279:3279:3279) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2807:2807:2807))
        (PORT d[1] (3753:3753:3753) (3749:3749:3749))
        (PORT d[2] (2815:2815:2815) (2845:2845:2845))
        (PORT d[3] (3699:3699:3699) (3753:3753:3753))
        (PORT d[4] (3507:3507:3507) (3652:3652:3652))
        (PORT d[5] (3440:3440:3440) (3419:3419:3419))
        (PORT d[6] (3704:3704:3704) (3689:3689:3689))
        (PORT d[7] (2711:2711:2711) (2678:2678:2678))
        (PORT d[8] (1940:1940:1940) (1973:1973:1973))
        (PORT d[9] (2510:2510:2510) (2509:2509:2509))
        (PORT d[10] (2797:2797:2797) (2779:2779:2779))
        (PORT d[11] (2694:2694:2694) (2663:2663:2663))
        (PORT d[12] (2373:2373:2373) (2343:2343:2343))
        (PORT clk (2154:2154:2154) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2145:2145:2145))
        (PORT d[0] (2024:2024:2024) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2140:2140:2140))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1094:1094:1094))
        (PORT datab (2376:2376:2376) (2379:2379:2379))
        (PORT datac (2601:2601:2601) (2532:2532:2532))
        (PORT datad (1142:1142:1142) (1047:1047:1047))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2592:2592:2592))
        (PORT clk (3584:3584:3584) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3144:3144:3144))
        (PORT d[1] (3525:3525:3525) (3543:3543:3543))
        (PORT d[2] (3088:3088:3088) (3181:3181:3181))
        (PORT d[3] (3491:3491:3491) (3634:3634:3634))
        (PORT d[4] (2720:2720:2720) (2796:2796:2796))
        (PORT d[5] (2898:2898:2898) (2941:2941:2941))
        (PORT d[6] (3455:3455:3455) (3599:3599:3599))
        (PORT d[7] (3232:3232:3232) (3264:3264:3264))
        (PORT d[8] (2962:2962:2962) (3012:3012:3012))
        (PORT d[9] (3244:3244:3244) (3304:3304:3304))
        (PORT d[10] (3282:3282:3282) (3339:3339:3339))
        (PORT d[11] (3897:3897:3897) (3965:3965:3965))
        (PORT d[12] (3843:3843:3843) (3905:3905:3905))
        (PORT clk (3581:3581:3581) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2498:2498:2498))
        (PORT clk (3581:3581:3581) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3584:3584:3584) (3643:3643:3643))
        (PORT d[0] (3064:3064:3064) (3052:3052:3052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3585:3585:3585) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3585:3585:3585) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3585:3585:3585) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3585:3585:3585) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3082:3082:3082))
        (PORT d[1] (3736:3736:3736) (3722:3722:3722))
        (PORT d[2] (2916:2916:2916) (2950:2950:2950))
        (PORT d[3] (3819:3819:3819) (3937:3937:3937))
        (PORT d[4] (3479:3479:3479) (3621:3621:3621))
        (PORT d[5] (3569:3569:3569) (3622:3622:3622))
        (PORT d[6] (3549:3549:3549) (3510:3510:3510))
        (PORT d[7] (3052:3052:3052) (3037:3037:3037))
        (PORT d[8] (2340:2340:2340) (2405:2405:2405))
        (PORT d[9] (2612:2612:2612) (2648:2648:2648))
        (PORT d[10] (2900:2900:2900) (2919:2919:2919))
        (PORT d[11] (2817:2817:2817) (2822:2822:2822))
        (PORT d[12] (2736:2736:2736) (2711:2711:2711))
        (PORT clk (2161:2161:2161) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (PORT d[0] (2386:2386:2386) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1976:1976:1976))
        (PORT clk (2879:2879:2879) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2589:2589:2589))
        (PORT d[1] (2519:2519:2519) (2528:2528:2528))
        (PORT d[2] (2039:2039:2039) (2100:2100:2100))
        (PORT d[3] (2305:2305:2305) (2397:2397:2397))
        (PORT d[4] (2228:2228:2228) (2242:2242:2242))
        (PORT d[5] (2529:2529:2529) (2430:2430:2430))
        (PORT d[6] (3056:3056:3056) (2925:2925:2925))
        (PORT d[7] (2199:2199:2199) (2233:2233:2233))
        (PORT d[8] (2280:2280:2280) (2343:2343:2343))
        (PORT d[9] (2733:2733:2733) (2746:2746:2746))
        (PORT d[10] (2508:2508:2508) (2557:2557:2557))
        (PORT d[11] (2528:2528:2528) (2603:2603:2603))
        (PORT d[12] (3332:3332:3332) (3307:3307:3307))
        (PORT clk (2876:2876:2876) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2408:2408:2408))
        (PORT clk (2876:2876:2876) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2879:2879:2879) (2931:2931:2931))
        (PORT d[0] (3002:3002:3002) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2880:2880:2880) (2932:2932:2932))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2880:2880:2880) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2880:2880:2880) (2932:2932:2932))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2880:2880:2880) (2932:2932:2932))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3385:3385:3385))
        (PORT d[1] (3759:3759:3759) (3765:3765:3765))
        (PORT d[2] (2468:2468:2468) (2488:2488:2488))
        (PORT d[3] (4054:4054:4054) (4111:4111:4111))
        (PORT d[4] (2698:2698:2698) (2770:2770:2770))
        (PORT d[5] (2992:2992:2992) (2973:2973:2973))
        (PORT d[6] (3269:3269:3269) (3239:3239:3239))
        (PORT d[7] (2809:2809:2809) (2817:2817:2817))
        (PORT d[8] (2170:2170:2170) (2187:2187:2187))
        (PORT d[9] (2429:2429:2429) (2429:2429:2429))
        (PORT d[10] (2805:2805:2805) (2837:2837:2837))
        (PORT d[11] (2507:2507:2507) (2377:2377:2377))
        (PORT d[12] (2496:2496:2496) (2383:2383:2383))
        (PORT clk (2145:2145:2145) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d[0] (2045:2045:2045) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2166:2166:2166) (1994:1994:1994))
        (PORT datac (2603:2603:2603) (2534:2534:2534))
        (PORT datad (1256:1256:1256) (1161:1161:1161))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2510:2510:2510))
        (PORT clk (3179:3179:3179) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2602:2602:2602))
        (PORT d[1] (3023:3023:3023) (2983:2983:2983))
        (PORT d[2] (2792:2792:2792) (2888:2888:2888))
        (PORT d[3] (3214:3214:3214) (3284:3284:3284))
        (PORT d[4] (2984:2984:2984) (3031:3031:3031))
        (PORT d[5] (2530:2530:2530) (2575:2575:2575))
        (PORT d[6] (3358:3358:3358) (3455:3455:3455))
        (PORT d[7] (3362:3362:3362) (3390:3390:3390))
        (PORT d[8] (2770:2770:2770) (2857:2857:2857))
        (PORT d[9] (3476:3476:3476) (3533:3533:3533))
        (PORT d[10] (3275:3275:3275) (3333:3333:3333))
        (PORT d[11] (3734:3734:3734) (3762:3762:3762))
        (PORT d[12] (3468:3468:3468) (3492:3492:3492))
        (PORT clk (3176:3176:3176) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (2902:2902:2902))
        (PORT clk (3176:3176:3176) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3179:3179:3179) (3092:3092:3092))
        (PORT d[0] (3575:3575:3575) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3623:3623:3623))
        (PORT d[1] (3908:3908:3908) (3853:3853:3853))
        (PORT d[2] (2958:2958:2958) (2934:2934:2934))
        (PORT d[3] (2704:2704:2704) (2793:2793:2793))
        (PORT d[4] (3913:3913:3913) (4061:4061:4061))
        (PORT d[5] (3001:3001:3001) (2978:2978:2978))
        (PORT d[6] (3939:3939:3939) (3900:3900:3900))
        (PORT d[7] (3009:3009:3009) (2965:2965:2965))
        (PORT d[8] (2189:2189:2189) (2223:2223:2223))
        (PORT d[9] (2537:2537:2537) (2548:2548:2548))
        (PORT d[10] (2786:2786:2786) (2785:2785:2785))
        (PORT d[11] (2802:2802:2802) (2777:2777:2777))
        (PORT d[12] (3101:3101:3101) (3061:3061:3061))
        (PORT clk (2167:2167:2167) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2155:2155:2155))
        (PORT d[0] (2271:2271:2271) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2150:2150:2150))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2561:2561:2561))
        (PORT clk (3096:3096:3096) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2672:2672:2672))
        (PORT d[1] (3017:3017:3017) (2983:2983:2983))
        (PORT d[2] (2730:2730:2730) (2825:2825:2825))
        (PORT d[3] (2972:2972:2972) (3087:3087:3087))
        (PORT d[4] (3004:3004:3004) (3045:3045:3045))
        (PORT d[5] (3331:3331:3331) (3275:3275:3275))
        (PORT d[6] (3387:3387:3387) (3479:3479:3479))
        (PORT d[7] (3255:3255:3255) (3314:3314:3314))
        (PORT d[8] (2737:2737:2737) (2824:2824:2824))
        (PORT d[9] (3472:3472:3472) (3529:3529:3529))
        (PORT d[10] (3241:3241:3241) (3302:3302:3302))
        (PORT d[11] (3509:3509:3509) (3575:3575:3575))
        (PORT d[12] (3723:3723:3723) (3733:3733:3733))
        (PORT clk (3093:3093:3093) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2855:2855:2855))
        (PORT clk (3093:3093:3093) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3045:3045:3045))
        (PORT d[0] (3507:3507:3507) (3409:3409:3409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3046:3046:3046))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3180:3180:3180))
        (PORT d[1] (4213:4213:4213) (4139:4139:4139))
        (PORT d[2] (2497:2497:2497) (2526:2526:2526))
        (PORT d[3] (3033:3033:3033) (3108:3108:3108))
        (PORT d[4] (3867:3867:3867) (3993:3993:3993))
        (PORT d[5] (2746:2746:2746) (2764:2764:2764))
        (PORT d[6] (4222:4222:4222) (4163:4163:4163))
        (PORT d[7] (3091:3091:3091) (3071:3071:3071))
        (PORT d[8] (2225:2225:2225) (2255:2255:2255))
        (PORT d[9] (2530:2530:2530) (2547:2547:2547))
        (PORT d[10] (2781:2781:2781) (2785:2785:2785))
        (PORT d[11] (3012:3012:3012) (2956:2956:2956))
        (PORT d[12] (2720:2720:2720) (2687:2687:2687))
        (PORT clk (2177:2177:2177) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (PORT d[0] (1989:1989:1989) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2482:2482:2482))
        (PORT clk (2711:2711:2711) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2655:2655:2655))
        (PORT d[1] (2962:2962:2962) (2924:2924:2924))
        (PORT d[2] (2715:2715:2715) (2697:2697:2697))
        (PORT d[3] (2881:2881:2881) (2927:2927:2927))
        (PORT d[4] (2601:2601:2601) (2626:2626:2626))
        (PORT d[5] (2510:2510:2510) (2553:2553:2553))
        (PORT d[6] (3559:3559:3559) (3599:3599:3599))
        (PORT d[7] (2719:2719:2719) (2740:2740:2740))
        (PORT d[8] (2782:2782:2782) (2905:2905:2905))
        (PORT d[9] (3434:3434:3434) (3488:3488:3488))
        (PORT d[10] (3148:3148:3148) (3166:3166:3166))
        (PORT d[11] (2979:2979:2979) (3047:3047:3047))
        (PORT d[12] (3064:3064:3064) (3067:3067:3067))
        (PORT clk (2708:2708:2708) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2499:2499:2499))
        (PORT clk (2708:2708:2708) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2673:2673:2673))
        (PORT d[0] (3069:3069:3069) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2806:2806:2806))
        (PORT d[1] (4033:4033:4033) (4034:4034:4034))
        (PORT d[2] (2859:2859:2859) (2894:2894:2894))
        (PORT d[3] (2639:2639:2639) (2722:2722:2722))
        (PORT d[4] (3141:3141:3141) (3173:3173:3173))
        (PORT d[5] (2982:2982:2982) (2967:2967:2967))
        (PORT d[6] (3222:3222:3222) (3164:3164:3164))
        (PORT d[7] (3125:3125:3125) (3112:3112:3112))
        (PORT d[8] (2620:2620:2620) (2587:2587:2587))
        (PORT d[9] (2446:2446:2446) (2466:2466:2466))
        (PORT d[10] (2944:2944:2944) (2877:2877:2877))
        (PORT d[11] (2754:2754:2754) (2622:2622:2622))
        (PORT d[12] (2579:2579:2579) (2524:2524:2524))
        (PORT clk (2184:2184:2184) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (PORT d[0] (1998:1998:1998) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2578:2578:2578))
        (PORT clk (3170:3170:3170) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2704:2704:2704))
        (PORT d[1] (2705:2705:2705) (2695:2695:2695))
        (PORT d[2] (2748:2748:2748) (2844:2844:2844))
        (PORT d[3] (2992:2992:2992) (3100:3100:3100))
        (PORT d[4] (2698:2698:2698) (2769:2769:2769))
        (PORT d[5] (2822:2822:2822) (2856:2856:2856))
        (PORT d[6] (3370:3370:3370) (3471:3471:3471))
        (PORT d[7] (2835:2835:2835) (2852:2852:2852))
        (PORT d[8] (2405:2405:2405) (2507:2507:2507))
        (PORT d[9] (3148:3148:3148) (3196:3196:3196))
        (PORT d[10] (2925:2925:2925) (3003:3003:3003))
        (PORT d[11] (3001:3001:3001) (3103:3103:3103))
        (PORT d[12] (3489:3489:3489) (3536:3536:3536))
        (PORT clk (3167:3167:3167) (3209:3209:3209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (2942:2942:2942))
        (PORT clk (3167:3167:3167) (3209:3209:3209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3213:3213:3213))
        (PORT d[0] (3323:3323:3323) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3214:3214:3214))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3214:3214:3214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3171:3171:3171) (3214:3214:3214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3177:3177:3177))
        (PORT d[1] (4231:4231:4231) (4156:4156:4156))
        (PORT d[2] (2477:2477:2477) (2515:2515:2515))
        (PORT d[3] (3055:3055:3055) (3134:3134:3134))
        (PORT d[4] (3818:3818:3818) (3951:3951:3951))
        (PORT d[5] (2752:2752:2752) (2759:2759:2759))
        (PORT d[6] (3677:3677:3677) (3662:3662:3662))
        (PORT d[7] (3048:3048:3048) (3019:3019:3019))
        (PORT d[8] (2208:2208:2208) (2244:2244:2244))
        (PORT d[9] (2817:2817:2817) (2805:2805:2805))
        (PORT d[10] (2826:2826:2826) (2829:2829:2829))
        (PORT d[11] (2754:2754:2754) (2728:2728:2728))
        (PORT d[12] (2801:2801:2801) (2770:2770:2770))
        (PORT clk (2174:2174:2174) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2161:2161:2161))
        (PORT d[0] (1961:1961:1961) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2639:2639:2639) (2571:2571:2571))
        (PORT datab (2376:2376:2376) (2379:2379:2379))
        (PORT datac (1646:1646:1646) (1607:1607:1607))
        (PORT datad (1420:1420:1420) (1308:1308:1308))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1866:1866:1866) (1763:1763:1763))
        (PORT datab (1981:1981:1981) (1810:1810:1810))
        (PORT datac (2598:2598:2598) (2528:2528:2528))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5105:5105:5105) (5023:5023:5023))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (3615:3615:3615) (3614:3614:3614))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2293:2293:2293))
        (PORT clk (2886:2886:2886) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2621:2621:2621))
        (PORT d[1] (2219:2219:2219) (2246:2246:2246))
        (PORT d[2] (2007:2007:2007) (2067:2067:2067))
        (PORT d[3] (2902:2902:2902) (2972:2972:2972))
        (PORT d[4] (2178:2178:2178) (2195:2195:2195))
        (PORT d[5] (2243:2243:2243) (2160:2160:2160))
        (PORT d[6] (3016:3016:3016) (2886:2886:2886))
        (PORT d[7] (2460:2460:2460) (2484:2484:2484))
        (PORT d[8] (2334:2334:2334) (2400:2400:2400))
        (PORT d[9] (2753:2753:2753) (2754:2754:2754))
        (PORT d[10] (2450:2450:2450) (2474:2474:2474))
        (PORT d[11] (2612:2612:2612) (2690:2690:2690))
        (PORT d[12] (2985:2985:2985) (2970:2970:2970))
        (PORT clk (2883:2883:2883) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2156:2156:2156))
        (PORT clk (2883:2883:2883) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2886:2886:2886) (2939:2939:2939))
        (PORT d[0] (2804:2804:2804) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2887:2887:2887) (2940:2940:2940))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2887:2887:2887) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2887:2887:2887) (2940:2940:2940))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2887:2887:2887) (2940:2940:2940))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2421:2421:2421))
        (PORT d[1] (2898:2898:2898) (2811:2811:2811))
        (PORT d[2] (2086:2086:2086) (2098:2098:2098))
        (PORT d[3] (4099:4099:4099) (4150:4150:4150))
        (PORT d[4] (2357:2357:2357) (2446:2446:2446))
        (PORT d[5] (3359:3359:3359) (3353:3353:3353))
        (PORT d[6] (2892:2892:2892) (2836:2836:2836))
        (PORT d[7] (2701:2701:2701) (2608:2608:2608))
        (PORT d[8] (2121:2121:2121) (2133:2133:2133))
        (PORT d[9] (2593:2593:2593) (2511:2511:2511))
        (PORT d[10] (2475:2475:2475) (2369:2369:2369))
        (PORT d[11] (2512:2512:2512) (2378:2378:2378))
        (PORT d[12] (2535:2535:2535) (2453:2453:2453))
        (PORT clk (2128:2128:2128) (2114:2114:2114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (PORT d[0] (2025:2025:2025) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2109:2109:2109))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2103:2103:2103))
        (PORT clk (3209:3209:3209) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2895:2895:2895))
        (PORT d[1] (2547:2547:2547) (2462:2462:2462))
        (PORT d[2] (2664:2664:2664) (2708:2708:2708))
        (PORT d[3] (3036:3036:3036) (3012:3012:3012))
        (PORT d[4] (2922:2922:2922) (2958:2958:2958))
        (PORT d[5] (1873:1873:1873) (1797:1797:1797))
        (PORT d[6] (2389:2389:2389) (2278:2278:2278))
        (PORT d[7] (2784:2784:2784) (2785:2785:2785))
        (PORT d[8] (1892:1892:1892) (1946:1946:1946))
        (PORT d[9] (3016:3016:3016) (3001:3001:3001))
        (PORT d[10] (2415:2415:2415) (2436:2436:2436))
        (PORT d[11] (3119:3119:3119) (3142:3142:3142))
        (PORT d[12] (2769:2769:2769) (2640:2640:2640))
        (PORT clk (3206:3206:3206) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1866:1866:1866))
        (PORT clk (3206:3206:3206) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3209:3209:3209) (3242:3242:3242))
        (PORT d[0] (2495:2495:2495) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3210:3210:3210) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3210:3210:3210) (3243:3243:3243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3210:3210:3210) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3210:3210:3210) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2537:2537:2537))
        (PORT d[1] (2248:2248:2248) (2188:2188:2188))
        (PORT d[2] (2162:2162:2162) (2182:2182:2182))
        (PORT d[3] (4013:4013:4013) (3918:3918:3918))
        (PORT d[4] (2935:2935:2935) (2984:2984:2984))
        (PORT d[5] (3372:3372:3372) (3237:3237:3237))
        (PORT d[6] (2969:2969:2969) (2924:2924:2924))
        (PORT d[7] (2107:2107:2107) (2039:2039:2039))
        (PORT d[8] (1781:1781:1781) (1775:1775:1775))
        (PORT d[9] (1939:1939:1939) (1834:1834:1834))
        (PORT d[10] (2443:2443:2443) (2463:2463:2463))
        (PORT d[11] (1853:1853:1853) (1738:1738:1738))
        (PORT d[12] (1882:1882:1882) (1773:1773:1773))
        (PORT clk (2171:2171:2171) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (PORT d[0] (1698:1698:1698) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2157:2157:2157))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1416:1416:1416))
        (PORT datab (2377:2377:2377) (2380:2380:2380))
        (PORT datac (2599:2599:2599) (2529:2529:2529))
        (PORT datad (1814:1814:1814) (1700:1700:1700))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2277:2277:2277))
        (PORT clk (3069:3069:3069) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2630:2630:2630))
        (PORT d[1] (2564:2564:2564) (2467:2467:2467))
        (PORT d[2] (1994:1994:1994) (2051:2051:2051))
        (PORT d[3] (2670:2670:2670) (2759:2759:2759))
        (PORT d[4] (2233:2233:2233) (2245:2245:2245))
        (PORT d[5] (2236:2236:2236) (2146:2146:2146))
        (PORT d[6] (2726:2726:2726) (2610:2610:2610))
        (PORT d[7] (2159:2159:2159) (2191:2191:2191))
        (PORT d[8] (1849:1849:1849) (1889:1889:1889))
        (PORT d[9] (2479:2479:2479) (2516:2516:2516))
        (PORT d[10] (2441:2441:2441) (2464:2464:2464))
        (PORT d[11] (2916:2916:2916) (2975:2975:2975))
        (PORT d[12] (2998:2998:2998) (2976:2976:2976))
        (PORT clk (3066:3066:3066) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2431:2431:2431))
        (PORT clk (3066:3066:3066) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3069:3069:3069) (3090:3090:3090))
        (PORT d[0] (3014:3014:3014) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2365:2365:2365))
        (PORT d[1] (4069:4069:4069) (4057:4057:4057))
        (PORT d[2] (2828:2828:2828) (2839:2839:2839))
        (PORT d[3] (4387:4387:4387) (4432:4432:4432))
        (PORT d[4] (2349:2349:2349) (2437:2437:2437))
        (PORT d[5] (2480:2480:2480) (2407:2407:2407))
        (PORT d[6] (2875:2875:2875) (2816:2816:2816))
        (PORT d[7] (2828:2828:2828) (2821:2821:2821))
        (PORT d[8] (1841:1841:1841) (1877:1877:1877))
        (PORT d[9] (2640:2640:2640) (2559:2559:2559))
        (PORT d[10] (2203:2203:2203) (2120:2120:2120))
        (PORT d[11] (2223:2223:2223) (2101:2101:2101))
        (PORT d[12] (2283:2283:2283) (2160:2160:2160))
        (PORT clk (2145:2145:2145) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2133:2133:2133))
        (PORT d[0] (2035:2035:2035) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2128:2128:2128))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2317:2317:2317))
        (PORT clk (2856:2856:2856) (2909:2909:2909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2244:2244:2244))
        (PORT d[1] (2815:2815:2815) (2811:2811:2811))
        (PORT d[2] (2371:2371:2371) (2429:2429:2429))
        (PORT d[3] (2924:2924:2924) (2978:2978:2978))
        (PORT d[4] (2265:2265:2265) (2325:2325:2325))
        (PORT d[5] (2186:2186:2186) (2236:2236:2236))
        (PORT d[6] (3330:3330:3330) (3402:3402:3402))
        (PORT d[7] (3096:3096:3096) (3098:3098:3098))
        (PORT d[8] (2349:2349:2349) (2408:2408:2408))
        (PORT d[9] (2463:2463:2463) (2494:2494:2494))
        (PORT d[10] (2914:2914:2914) (2949:2949:2949))
        (PORT d[11] (2961:2961:2961) (3028:3028:3028))
        (PORT d[12] (2985:2985:2985) (2973:2973:2973))
        (PORT clk (2853:2853:2853) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2328:2328:2328))
        (PORT clk (2853:2853:2853) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2909:2909:2909))
        (PORT d[0] (2948:2948:2948) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2910:2910:2910))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2910:2910:2910))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2910:2910:2910))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3110:3110:3110))
        (PORT d[1] (3785:3785:3785) (3788:3788:3788))
        (PORT d[2] (2171:2171:2171) (2196:2196:2196))
        (PORT d[3] (3766:3766:3766) (3835:3835:3835))
        (PORT d[4] (3003:3003:3003) (3096:3096:3096))
        (PORT d[5] (3169:3169:3169) (3184:3184:3184))
        (PORT d[6] (3015:3015:3015) (2998:2998:2998))
        (PORT d[7] (2792:2792:2792) (2789:2789:2789))
        (PORT d[8] (1928:1928:1928) (1960:1960:1960))
        (PORT d[9] (2133:2133:2133) (2145:2145:2145))
        (PORT d[10] (2795:2795:2795) (2828:2828:2828))
        (PORT d[11] (2384:2384:2384) (2352:2352:2352))
        (PORT d[12] (2180:2180:2180) (2074:2074:2074))
        (PORT clk (2163:2163:2163) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2152:2152:2152))
        (PORT d[0] (1831:1831:1831) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2147:2147:2147))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1594:1594:1594) (1476:1476:1476))
        (PORT datac (2335:2335:2335) (2349:2349:2349))
        (PORT datad (893:893:893) (821:821:821))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2198:2198:2198))
        (PORT clk (3184:3184:3184) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2735:2735:2735))
        (PORT d[1] (3139:3139:3139) (3159:3159:3159))
        (PORT d[2] (2394:2394:2394) (2483:2483:2483))
        (PORT d[3] (2685:2685:2685) (2796:2796:2796))
        (PORT d[4] (2602:2602:2602) (2642:2642:2642))
        (PORT d[5] (3017:3017:3017) (2969:2969:2969))
        (PORT d[6] (3062:3062:3062) (3174:3174:3174))
        (PORT d[7] (2875:2875:2875) (2911:2911:2911))
        (PORT d[8] (2252:2252:2252) (2294:2294:2294))
        (PORT d[9] (3158:3158:3158) (3190:3190:3190))
        (PORT d[10] (2499:2499:2499) (2536:2536:2536))
        (PORT d[11] (3382:3382:3382) (3476:3476:3476))
        (PORT d[12] (4001:4001:4001) (4005:4005:4005))
        (PORT clk (3181:3181:3181) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2609:2609:2609))
        (PORT clk (3181:3181:3181) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3221:3221:3221))
        (PORT d[0] (2988:2988:2988) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2776:2776:2776))
        (PORT d[1] (3745:3745:3745) (3746:3746:3746))
        (PORT d[2] (2264:2264:2264) (2332:2332:2332))
        (PORT d[3] (4029:4029:4029) (4072:4072:4072))
        (PORT d[4] (3092:3092:3092) (3203:3203:3203))
        (PORT d[5] (2796:2796:2796) (2792:2792:2792))
        (PORT d[6] (3622:3622:3622) (3601:3601:3601))
        (PORT d[7] (2411:2411:2411) (2394:2394:2394))
        (PORT d[8] (1929:1929:1929) (1961:1961:1961))
        (PORT d[9] (2159:2159:2159) (2169:2169:2169))
        (PORT d[10] (2464:2464:2464) (2453:2453:2453))
        (PORT d[11] (2759:2759:2759) (2727:2727:2727))
        (PORT d[12] (2366:2366:2366) (2323:2323:2323))
        (PORT clk (2127:2127:2127) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2116:2116:2116))
        (PORT d[0] (1901:1901:1901) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2111:2111:2111))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1980:1980:1980))
        (PORT clk (2728:2728:2728) (2734:2734:2734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2335:2335:2335))
        (PORT d[1] (2098:2098:2098) (2079:2079:2079))
        (PORT d[2] (2215:2215:2215) (2204:2204:2204))
        (PORT d[3] (2606:2606:2606) (2684:2684:2684))
        (PORT d[4] (2129:2129:2129) (2100:2100:2100))
        (PORT d[5] (2720:2720:2720) (2720:2720:2720))
        (PORT d[6] (2022:2022:2022) (1979:1979:1979))
        (PORT d[7] (1772:1772:1772) (1761:1761:1761))
        (PORT d[8] (2819:2819:2819) (2853:2853:2853))
        (PORT d[9] (2307:2307:2307) (2280:2280:2280))
        (PORT d[10] (2016:2016:2016) (1994:1994:1994))
        (PORT d[11] (2325:2325:2325) (2263:2263:2263))
        (PORT d[12] (2397:2397:2397) (2356:2356:2356))
        (PORT clk (2725:2725:2725) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1838:1838:1838))
        (PORT clk (2725:2725:2725) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2734:2734:2734))
        (PORT d[0] (2506:2506:2506) (2392:2392:2392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2735:2735:2735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2735:2735:2735))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2735:2735:2735))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3383:3383:3383))
        (PORT d[1] (3323:3323:3323) (3216:3216:3216))
        (PORT d[2] (2209:2209:2209) (2248:2248:2248))
        (PORT d[3] (1937:1937:1937) (1962:1962:1962))
        (PORT d[4] (2486:2486:2486) (2507:2507:2507))
        (PORT d[5] (2075:2075:2075) (2066:2066:2066))
        (PORT d[6] (2925:2925:2925) (2892:2892:2892))
        (PORT d[7] (2940:2940:2940) (2817:2817:2817))
        (PORT d[8] (2539:2539:2539) (2579:2579:2579))
        (PORT d[9] (2580:2580:2580) (2496:2496:2496))
        (PORT d[10] (2939:2939:2939) (2874:2874:2874))
        (PORT d[11] (2400:2400:2400) (2309:2309:2309))
        (PORT d[12] (2160:2160:2160) (2062:2062:2062))
        (PORT clk (2172:2172:2172) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2160:2160:2160))
        (PORT d[0] (1622:1622:1622) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2023:2023:2023))
        (PORT clk (2812:2812:2812) (2858:2858:2858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2542:2542:2542))
        (PORT d[1] (2532:2532:2532) (2543:2543:2543))
        (PORT d[2] (1999:1999:1999) (2061:2061:2061))
        (PORT d[3] (2925:2925:2925) (2980:2980:2980))
        (PORT d[4] (2564:2564:2564) (2560:2560:2560))
        (PORT d[5] (2477:2477:2477) (2504:2504:2504))
        (PORT d[6] (3369:3369:3369) (3441:3441:3441))
        (PORT d[7] (3121:3121:3121) (3123:3123:3123))
        (PORT d[8] (2303:2303:2303) (2362:2362:2362))
        (PORT d[9] (3096:3096:3096) (3105:3105:3105))
        (PORT d[10] (3108:3108:3108) (3125:3125:3125))
        (PORT d[11] (2965:2965:2965) (3034:3034:3034))
        (PORT d[12] (3344:3344:3344) (3315:3315:3315))
        (PORT clk (2809:2809:2809) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2008:2008:2008))
        (PORT clk (2809:2809:2809) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2858:2858:2858))
        (PORT d[0] (2610:2610:2610) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2859:2859:2859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2859:2859:2859))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3370:3370:3370))
        (PORT d[1] (3774:3774:3774) (3778:3778:3778))
        (PORT d[2] (2178:2178:2178) (2197:2197:2197))
        (PORT d[3] (3774:3774:3774) (3837:3837:3837))
        (PORT d[4] (2679:2679:2679) (2777:2777:2777))
        (PORT d[5] (3059:3059:3059) (3072:3072:3072))
        (PORT d[6] (3225:3225:3225) (3160:3160:3160))
        (PORT d[7] (3091:3091:3091) (3079:3079:3079))
        (PORT d[8] (2209:2209:2209) (2225:2225:2225))
        (PORT d[9] (2440:2440:2440) (2434:2434:2434))
        (PORT d[10] (2816:2816:2816) (2846:2846:2846))
        (PORT d[11] (2233:2233:2233) (2145:2145:2145))
        (PORT d[12] (2347:2347:2347) (2315:2315:2315))
        (PORT clk (2157:2157:2157) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2141:2141:2141))
        (PORT d[0] (1713:1713:1713) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2136:2136:2136))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2166:2166:2166))
        (PORT clk (3261:3261:3261) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2453:2453:2453))
        (PORT d[1] (2511:2511:2511) (2548:2548:2548))
        (PORT d[2] (2772:2772:2772) (2844:2844:2844))
        (PORT d[3] (3318:3318:3318) (3412:3412:3412))
        (PORT d[4] (2708:2708:2708) (2776:2776:2776))
        (PORT d[5] (2710:2710:2710) (2694:2694:2694))
        (PORT d[6] (3406:3406:3406) (3499:3499:3499))
        (PORT d[7] (2861:2861:2861) (2896:2896:2896))
        (PORT d[8] (2335:2335:2335) (2429:2429:2429))
        (PORT d[9] (2728:2728:2728) (2729:2729:2729))
        (PORT d[10] (2743:2743:2743) (2759:2759:2759))
        (PORT d[11] (2980:2980:2980) (3084:3084:3084))
        (PORT d[12] (3732:3732:3732) (3741:3741:3741))
        (PORT clk (3258:3258:3258) (3332:3332:3332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2479:2479:2479))
        (PORT clk (3258:3258:3258) (3332:3332:3332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3261:3261:3261) (3336:3336:3336))
        (PORT d[0] (3116:3116:3116) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3337:3337:3337))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3337:3337:3337))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3337:3337:3337))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3175:3175:3175))
        (PORT d[1] (3722:3722:3722) (3719:3719:3719))
        (PORT d[2] (3091:3091:3091) (3104:3104:3104))
        (PORT d[3] (4008:4008:4008) (4050:4050:4050))
        (PORT d[4] (3432:3432:3432) (3525:3525:3525))
        (PORT d[5] (3149:3149:3149) (3144:3144:3144))
        (PORT d[6] (3377:3377:3377) (3376:3376:3376))
        (PORT d[7] (2692:2692:2692) (2658:2658:2658))
        (PORT d[8] (1887:1887:1887) (1920:1920:1920))
        (PORT d[9] (2174:2174:2174) (2186:2186:2186))
        (PORT d[10] (2456:2456:2456) (2447:2447:2447))
        (PORT d[11] (2437:2437:2437) (2428:2428:2428))
        (PORT d[12] (2393:2393:2393) (2365:2365:2365))
        (PORT clk (2145:2145:2145) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2135:2135:2135))
        (PORT d[0] (1954:1954:1954) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1154:1154:1154))
        (PORT datab (2377:2377:2377) (2380:2380:2380))
        (PORT datac (2599:2599:2599) (2530:2530:2530))
        (PORT datad (812:812:812) (731:731:731))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1128:1128:1128))
        (PORT datab (2376:2376:2376) (2379:2379:2379))
        (PORT datac (1608:1608:1608) (1472:1472:1472))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5106:5106:5106) (5024:5024:5024))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2955:2955:2955))
        (PORT clk (3740:3740:3740) (3834:3834:3834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3268:3268:3268))
        (PORT d[1] (2850:2850:2850) (2864:2864:2864))
        (PORT d[2] (3174:3174:3174) (3297:3297:3297))
        (PORT d[3] (3774:3774:3774) (3752:3752:3752))
        (PORT d[4] (3409:3409:3409) (3505:3505:3505))
        (PORT d[5] (3582:3582:3582) (3597:3597:3597))
        (PORT d[6] (3769:3769:3769) (3893:3893:3893))
        (PORT d[7] (3233:3233:3233) (3273:3273:3273))
        (PORT d[8] (2703:2703:2703) (2793:2793:2793))
        (PORT d[9] (4218:4218:4218) (4237:4237:4237))
        (PORT d[10] (2584:2584:2584) (2643:2643:2643))
        (PORT d[11] (4041:4041:4041) (4147:4147:4147))
        (PORT d[12] (3668:3668:3668) (3769:3769:3769))
        (PORT clk (3737:3737:3737) (3830:3830:3830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2616:2616:2616))
        (PORT clk (3737:3737:3737) (3830:3830:3830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3834:3834:3834))
        (PORT d[0] (3228:3228:3228) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3835:3835:3835))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3835:3835:3835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3835:3835:3835))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3835:3835:3835))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2758:2758:2758))
        (PORT d[1] (3644:3644:3644) (3598:3598:3598))
        (PORT d[2] (3346:3346:3346) (3438:3438:3438))
        (PORT d[3] (4151:4151:4151) (4262:4262:4262))
        (PORT d[4] (3158:3158:3158) (3289:3289:3289))
        (PORT d[5] (3878:3878:3878) (3925:3925:3925))
        (PORT d[6] (3860:3860:3860) (3780:3780:3780))
        (PORT d[7] (3724:3724:3724) (3671:3671:3671))
        (PORT d[8] (1952:1952:1952) (2000:2000:2000))
        (PORT d[9] (2258:2258:2258) (2281:2281:2281))
        (PORT d[10] (2850:2850:2850) (2889:2889:2889))
        (PORT d[11] (2431:2431:2431) (2431:2431:2431))
        (PORT d[12] (2672:2672:2672) (2645:2645:2645))
        (PORT clk (2170:2170:2170) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2161:2161:2161))
        (PORT d[0] (2251:2251:2251) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2130:2130:2130))
        (PORT clk (3178:3178:3178) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2604:2604:2604))
        (PORT d[1] (2501:2501:2501) (2506:2506:2506))
        (PORT d[2] (2363:2363:2363) (2436:2436:2436))
        (PORT d[3] (2727:2727:2727) (2720:2720:2720))
        (PORT d[4] (2304:2304:2304) (2370:2370:2370))
        (PORT d[5] (1878:1878:1878) (1809:1809:1809))
        (PORT d[6] (2710:2710:2710) (2594:2594:2594))
        (PORT d[7] (2429:2429:2429) (2466:2466:2466))
        (PORT d[8] (2302:2302:2302) (2364:2364:2364))
        (PORT d[9] (2729:2729:2729) (2731:2731:2731))
        (PORT d[10] (3181:3181:3181) (3215:3215:3215))
        (PORT d[11] (2773:2773:2773) (2803:2803:2803))
        (PORT d[12] (1816:1816:1816) (1743:1743:1743))
        (PORT clk (3175:3175:3175) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1896:1896:1896))
        (PORT clk (3175:3175:3175) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3235:3235:3235))
        (PORT d[0] (2539:2539:2539) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3179:3179:3179) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3179:3179:3179) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3179:3179:3179) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3179:3179:3179) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2174:2174:2174))
        (PORT d[1] (2201:2201:2201) (2124:2124:2124))
        (PORT d[2] (2476:2476:2476) (2481:2481:2481))
        (PORT d[3] (3965:3965:3965) (3869:3869:3869))
        (PORT d[4] (2953:2953:2953) (3004:3004:3004))
        (PORT d[5] (3709:3709:3709) (3563:3563:3563))
        (PORT d[6] (3268:3268:3268) (3209:3209:3209))
        (PORT d[7] (1748:1748:1748) (1682:1682:1682))
        (PORT d[8] (1859:1859:1859) (1862:1862:1862))
        (PORT d[9] (1848:1848:1848) (1744:1744:1744))
        (PORT d[10] (1563:1563:1563) (1470:1470:1470))
        (PORT d[11] (1899:1899:1899) (1784:1784:1784))
        (PORT d[12] (1540:1540:1540) (1436:1436:1436))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (PORT d[0] (1440:1440:1440) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2903:2903:2903))
        (PORT clk (3572:3572:3572) (3646:3646:3646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3129:3129:3129))
        (PORT d[1] (2887:2887:2887) (2922:2922:2922))
        (PORT d[2] (2766:2766:2766) (2863:2863:2863))
        (PORT d[3] (3472:3472:3472) (3619:3619:3619))
        (PORT d[4] (2641:2641:2641) (2686:2686:2686))
        (PORT d[5] (3149:3149:3149) (3162:3162:3162))
        (PORT d[6] (3512:3512:3512) (3662:3662:3662))
        (PORT d[7] (2877:2877:2877) (2924:2924:2924))
        (PORT d[8] (2254:2254:2254) (2311:2311:2311))
        (PORT d[9] (3858:3858:3858) (3896:3896:3896))
        (PORT d[10] (2580:2580:2580) (2642:2642:2642))
        (PORT d[11] (3393:3393:3393) (3523:3523:3523))
        (PORT d[12] (4221:4221:4221) (4276:4276:4276))
        (PORT clk (3569:3569:3569) (3642:3642:3642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2692:2692:2692))
        (PORT clk (3569:3569:3569) (3642:3642:3642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3572:3572:3572) (3646:3646:3646))
        (PORT d[0] (3299:3299:3299) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3647:3647:3647))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3647:3647:3647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3647:3647:3647))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3647:3647:3647))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2764:2764:2764))
        (PORT d[1] (3632:3632:3632) (3603:3603:3603))
        (PORT d[2] (3168:3168:3168) (3173:3173:3173))
        (PORT d[3] (3820:3820:3820) (3941:3941:3941))
        (PORT d[4] (3126:3126:3126) (3258:3258:3258))
        (PORT d[5] (2829:2829:2829) (2862:2862:2862))
        (PORT d[6] (3848:3848:3848) (3771:3771:3771))
        (PORT d[7] (3376:3376:3376) (3336:3336:3336))
        (PORT d[8] (2307:2307:2307) (2366:2366:2366))
        (PORT d[9] (2555:2555:2555) (2599:2599:2599))
        (PORT d[10] (3101:3101:3101) (3088:3088:3088))
        (PORT d[11] (2795:2795:2795) (2802:2802:2802))
        (PORT d[12] (2698:2698:2698) (2674:2674:2674))
        (PORT clk (2127:2127:2127) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2113:2113:2113))
        (PORT d[0] (2315:2315:2315) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2108:2108:2108))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1139:1139:1139))
        (PORT datab (2663:2663:2663) (2633:2633:2633))
        (PORT datac (4429:4429:4429) (4336:4336:4336))
        (PORT datad (2903:2903:2903) (2882:2882:2882))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2079:2079:2079))
        (PORT clk (2846:2846:2846) (2886:2886:2886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1657:1657:1657))
        (PORT d[1] (1119:1119:1119) (1128:1128:1128))
        (PORT d[2] (1824:1824:1824) (1826:1826:1826))
        (PORT d[3] (1116:1116:1116) (1120:1120:1120))
        (PORT d[4] (1096:1096:1096) (1100:1100:1100))
        (PORT d[5] (1744:1744:1744) (1725:1725:1725))
        (PORT d[6] (2119:2119:2119) (2139:2139:2139))
        (PORT d[7] (1424:1424:1424) (1422:1422:1422))
        (PORT d[8] (1776:1776:1776) (1778:1778:1778))
        (PORT d[9] (1416:1416:1416) (1405:1405:1405))
        (PORT d[10] (1751:1751:1751) (1738:1738:1738))
        (PORT d[11] (1696:1696:1696) (1679:1679:1679))
        (PORT d[12] (1093:1093:1093) (1099:1099:1099))
        (PORT clk (2843:2843:2843) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1268:1268:1268))
        (PORT clk (2843:2843:2843) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2846:2846:2846) (2886:2886:2886))
        (PORT d[0] (1895:1895:1895) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2887:2887:2887))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2887:2887:2887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2887:2887:2887))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2887:2887:2887))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1180:1180:1180))
        (PORT d[1] (1133:1133:1133) (1131:1131:1131))
        (PORT d[2] (1112:1112:1112) (1110:1110:1110))
        (PORT d[3] (1484:1484:1484) (1480:1480:1480))
        (PORT d[4] (1094:1094:1094) (1081:1081:1081))
        (PORT d[5] (846:846:846) (874:874:874))
        (PORT d[6] (3274:3274:3274) (3206:3206:3206))
        (PORT d[7] (1067:1067:1067) (1039:1039:1039))
        (PORT d[8] (1791:1791:1791) (1744:1744:1744))
        (PORT d[9] (1022:1022:1022) (985:985:985))
        (PORT d[10] (1414:1414:1414) (1368:1368:1368))
        (PORT d[11] (1393:1393:1393) (1354:1354:1354))
        (PORT d[12] (1332:1332:1332) (1266:1266:1266))
        (PORT clk (2193:2193:2193) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (PORT d[0] (899:899:899) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2645:2645:2645) (2379:2379:2379))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (4432:4432:4432) (4340:4340:4340))
        (PORT datad (2189:2189:2189) (2000:2000:2000))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3220:3220:3220))
        (PORT clk (3885:3885:3885) (3935:3935:3935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3253:3253:3253))
        (PORT d[1] (2932:2932:2932) (2992:2992:2992))
        (PORT d[2] (3112:3112:3112) (3232:3232:3232))
        (PORT d[3] (3169:3169:3169) (3192:3192:3192))
        (PORT d[4] (3392:3392:3392) (3494:3494:3494))
        (PORT d[5] (3387:3387:3387) (3378:3378:3378))
        (PORT d[6] (3507:3507:3507) (3649:3649:3649))
        (PORT d[7] (3504:3504:3504) (3526:3526:3526))
        (PORT d[8] (2410:2410:2410) (2513:2513:2513))
        (PORT d[9] (3937:3937:3937) (3995:3995:3995))
        (PORT d[10] (2967:2967:2967) (3037:3037:3037))
        (PORT d[11] (3626:3626:3626) (3753:3753:3753))
        (PORT d[12] (4205:4205:4205) (4257:4257:4257))
        (PORT clk (3882:3882:3882) (3931:3931:3931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2585:2585:2585))
        (PORT clk (3882:3882:3882) (3931:3931:3931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3885:3885:3885) (3935:3935:3935))
        (PORT d[0] (3214:3214:3214) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (3936:3936:3936))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (3936:3936:3936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (3936:3936:3936))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (3936:3936:3936))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2808:2808:2808))
        (PORT d[1] (3308:3308:3308) (3279:3279:3279))
        (PORT d[2] (3394:3394:3394) (3489:3489:3489))
        (PORT d[3] (4506:4506:4506) (4605:4605:4605))
        (PORT d[4] (3500:3500:3500) (3625:3625:3625))
        (PORT d[5] (3863:3863:3863) (3912:3912:3912))
        (PORT d[6] (4203:4203:4203) (4112:4112:4112))
        (PORT d[7] (2973:2973:2973) (2918:2918:2918))
        (PORT d[8] (2235:2235:2235) (2269:2269:2269))
        (PORT d[9] (2251:2251:2251) (2273:2273:2273))
        (PORT d[10] (3192:3192:3192) (3200:3200:3200))
        (PORT d[11] (2479:2479:2479) (2472:2472:2472))
        (PORT d[12] (2928:2928:2928) (2854:2854:2854))
        (PORT clk (2180:2180:2180) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (PORT d[0] (2047:2047:2047) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2178:2178:2178))
        (PORT clk (3420:3420:3420) (3416:3416:3416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3056:3056:3056))
        (PORT d[1] (2482:2482:2482) (2491:2491:2491))
        (PORT d[2] (2688:2688:2688) (2750:2750:2750))
        (PORT d[3] (2993:2993:2993) (3086:3086:3086))
        (PORT d[4] (2277:2277:2277) (2334:2334:2334))
        (PORT d[5] (2965:2965:2965) (2907:2907:2907))
        (PORT d[6] (3053:3053:3053) (3167:3167:3167))
        (PORT d[7] (2378:2378:2378) (2382:2382:2382))
        (PORT d[8] (1926:1926:1926) (1979:1979:1979))
        (PORT d[9] (3450:3450:3450) (3467:3467:3467))
        (PORT d[10] (2761:2761:2761) (2767:2767:2767))
        (PORT d[11] (3009:3009:3009) (3112:3112:3112))
        (PORT d[12] (3340:3340:3340) (3345:3345:3345))
        (PORT clk (3417:3417:3417) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2265:2265:2265))
        (PORT clk (3417:3417:3417) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3416:3416:3416))
        (PORT d[0] (2889:2889:2889) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3417:3417:3417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2791:2791:2791))
        (PORT d[1] (3350:3350:3350) (3298:3298:3298))
        (PORT d[2] (2567:2567:2567) (2609:2609:2609))
        (PORT d[3] (3948:3948:3948) (4084:4084:4084))
        (PORT d[4] (2765:2765:2765) (2888:2888:2888))
        (PORT d[5] (2746:2746:2746) (2740:2740:2740))
        (PORT d[6] (3321:3321:3321) (3290:3290:3290))
        (PORT d[7] (3009:3009:3009) (2965:2965:2965))
        (PORT d[8] (1876:1876:1876) (1909:1909:1909))
        (PORT d[9] (2485:2485:2485) (2480:2480:2480))
        (PORT d[10] (2436:2436:2436) (2429:2429:2429))
        (PORT d[11] (2661:2661:2661) (2604:2604:2604))
        (PORT d[12] (2327:2327:2327) (2293:2293:2293))
        (PORT clk (2117:2117:2117) (2105:2105:2105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2105:2105:2105))
        (PORT d[0] (1912:1912:1912) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2100:2100:2100))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2345:2345:2345))
        (PORT clk (2831:2831:2831) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1895:1895:1895))
        (PORT d[1] (1429:1429:1429) (1424:1424:1424))
        (PORT d[2] (1149:1149:1149) (1167:1167:1167))
        (PORT d[3] (1125:1125:1125) (1127:1127:1127))
        (PORT d[4] (1116:1116:1116) (1128:1128:1128))
        (PORT d[5] (2072:2072:2072) (2039:2039:2039))
        (PORT d[6] (2415:2415:2415) (2419:2419:2419))
        (PORT d[7] (1183:1183:1183) (1198:1198:1198))
        (PORT d[8] (1450:1450:1450) (1461:1461:1461))
        (PORT d[9] (1402:1402:1402) (1391:1391:1391))
        (PORT d[10] (1423:1423:1423) (1419:1419:1419))
        (PORT d[11] (1688:1688:1688) (1664:1664:1664))
        (PORT d[12] (1372:1372:1372) (1360:1360:1360))
        (PORT clk (2828:2828:2828) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1222:1222:1222))
        (PORT clk (2828:2828:2828) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2874:2874:2874))
        (PORT d[0] (2051:2051:2051) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2875:2875:2875))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2875:2875:2875))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2832:2832:2832) (2875:2875:2875))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1352:1352:1352))
        (PORT d[1] (1145:1145:1145) (1149:1149:1149))
        (PORT d[2] (1437:1437:1437) (1432:1432:1432))
        (PORT d[3] (1494:1494:1494) (1479:1479:1479))
        (PORT d[4] (1427:1427:1427) (1415:1415:1415))
        (PORT d[5] (885:885:885) (918:918:918))
        (PORT d[6] (3267:3267:3267) (3199:3199:3199))
        (PORT d[7] (1074:1074:1074) (1047:1047:1047))
        (PORT d[8] (1816:1816:1816) (1767:1767:1767))
        (PORT d[9] (1111:1111:1111) (1074:1074:1074))
        (PORT d[10] (1330:1330:1330) (1278:1278:1278))
        (PORT d[11] (1296:1296:1296) (1226:1226:1226))
        (PORT d[12] (1111:1111:1111) (1081:1081:1081))
        (PORT clk (2190:2190:2190) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2178:2178:2178))
        (PORT d[0] (698:698:698) (664:664:664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2911:2911:2911))
        (PORT clk (3705:3705:3705) (3800:3800:3800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3252:3252:3252))
        (PORT d[1] (2931:2931:2931) (2991:2991:2991))
        (PORT d[2] (3126:3126:3126) (3249:3249:3249))
        (PORT d[3] (3754:3754:3754) (3731:3731:3731))
        (PORT d[4] (3113:3113:3113) (3232:3232:3232))
        (PORT d[5] (3857:3857:3857) (3846:3846:3846))
        (PORT d[6] (3460:3460:3460) (3600:3600:3600))
        (PORT d[7] (3256:3256:3256) (3300:3300:3300))
        (PORT d[8] (2666:2666:2666) (2741:2741:2741))
        (PORT d[9] (4168:4168:4168) (4211:4211:4211))
        (PORT d[10] (2954:2954:2954) (3025:3025:3025))
        (PORT d[11] (3890:3890:3890) (3990:3990:3990))
        (PORT d[12] (4238:4238:4238) (4270:4270:4270))
        (PORT clk (3702:3702:3702) (3796:3796:3796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2653:2653:2653))
        (PORT clk (3702:3702:3702) (3796:3796:3796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3800:3800:3800))
        (PORT d[0] (3281:3281:3281) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3801:3801:3801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3027:3027:3027))
        (PORT d[1] (3321:3321:3321) (3293:3293:3293))
        (PORT d[2] (3344:3344:3344) (3441:3441:3441))
        (PORT d[3] (4482:4482:4482) (4582:4582:4582))
        (PORT d[4] (3507:3507:3507) (3634:3634:3634))
        (PORT d[5] (4176:4176:4176) (4211:4211:4211))
        (PORT d[6] (4200:4200:4200) (4113:4113:4113))
        (PORT d[7] (2667:2667:2667) (2626:2626:2626))
        (PORT d[8] (2249:2249:2249) (2284:2284:2284))
        (PORT d[9] (2204:2204:2204) (2228:2228:2228))
        (PORT d[10] (2790:2790:2790) (2803:2803:2803))
        (PORT d[11] (2441:2441:2441) (2434:2434:2434))
        (PORT d[12] (2734:2734:2734) (2688:2688:2688))
        (PORT clk (2183:2183:2183) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (PORT d[0] (1977:1977:1977) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2102:2102:2102))
        (PORT datab (2620:2620:2620) (2462:2462:2462))
        (PORT datac (4430:4430:4430) (4337:4337:4337))
        (PORT datad (2904:2904:2904) (2883:2883:2883))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2368:2368:2368) (2121:2121:2121))
        (PORT datab (3604:3604:3604) (3562:3562:3562))
        (PORT datac (1783:1783:1783) (1644:1644:1644))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1962:1962:1962) (1929:1929:1929))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3326:3326:3326) (3162:3162:3162))
        (PORT datab (295:295:295) (352:352:352))
        (PORT datac (1997:1997:1997) (1873:1873:1873))
        (PORT datad (244:244:244) (276:276:276))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (754:754:754))
        (PORT datab (4600:4600:4600) (4824:4824:4824))
        (PORT datac (1227:1227:1227) (1165:1165:1165))
        (PORT datad (1180:1180:1180) (1091:1091:1091))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3868:3868:3868) (3997:3997:3997))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2838:2838:2838) (2619:2619:2619))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3281:3281:3281))
        (PORT clk (4229:4229:4229) (4304:4304:4304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3817:3817:3817))
        (PORT d[1] (3603:3603:3603) (3677:3677:3677))
        (PORT d[2] (3371:3371:3371) (3490:3490:3490))
        (PORT d[3] (3558:3558:3558) (3704:3704:3704))
        (PORT d[4] (2754:2754:2754) (2854:2854:2854))
        (PORT d[5] (3806:3806:3806) (3812:3812:3812))
        (PORT d[6] (3727:3727:3727) (3862:3862:3862))
        (PORT d[7] (4391:4391:4391) (4525:4525:4525))
        (PORT d[8] (3422:3422:3422) (3521:3521:3521))
        (PORT d[9] (3652:3652:3652) (3728:3728:3728))
        (PORT d[10] (3615:3615:3615) (3701:3701:3701))
        (PORT d[11] (3824:3824:3824) (3967:3967:3967))
        (PORT d[12] (3386:3386:3386) (3394:3394:3394))
        (PORT clk (4226:4226:4226) (4300:4300:4300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3077:3077:3077))
        (PORT clk (4226:4226:4226) (4300:4300:4300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4229:4229:4229) (4304:4304:4304))
        (PORT d[0] (3669:3669:3669) (3631:3631:3631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4230:4230:4230) (4305:4305:4305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4230:4230:4230) (4305:4305:4305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4230:4230:4230) (4305:4305:4305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4230:4230:4230) (4305:4305:4305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3686:3686:3686))
        (PORT d[1] (4148:4148:4148) (4158:4158:4158))
        (PORT d[2] (3713:3713:3713) (3825:3825:3825))
        (PORT d[3] (4322:4322:4322) (4489:4489:4489))
        (PORT d[4] (3182:3182:3182) (3318:3318:3318))
        (PORT d[5] (4229:4229:4229) (4296:4296:4296))
        (PORT d[6] (4081:4081:4081) (4085:4085:4085))
        (PORT d[7] (2797:2797:2797) (2784:2784:2784))
        (PORT d[8] (2957:2957:2957) (3054:3054:3054))
        (PORT d[9] (2594:2594:2594) (2634:2634:2634))
        (PORT d[10] (2576:2576:2576) (2611:2611:2611))
        (PORT d[11] (2760:2760:2760) (2764:2764:2764))
        (PORT d[12] (2815:2815:2815) (2816:2816:2816))
        (PORT clk (2148:2148:2148) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2134:2134:2134))
        (PORT d[0] (2339:2339:2339) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2129:2129:2129))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2724:2724:2724))
        (PORT clk (3865:3865:3865) (3931:3931:3931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2713:2713:2713))
        (PORT d[1] (2910:2910:2910) (2948:2948:2948))
        (PORT d[2] (2374:2374:2374) (2486:2486:2486))
        (PORT d[3] (2730:2730:2730) (2838:2838:2838))
        (PORT d[4] (2627:2627:2627) (2676:2676:2676))
        (PORT d[5] (3458:3458:3458) (3431:3431:3431))
        (PORT d[6] (3331:3331:3331) (3416:3416:3416))
        (PORT d[7] (3272:3272:3272) (3360:3360:3360))
        (PORT d[8] (3244:3244:3244) (3309:3309:3309))
        (PORT d[9] (3213:3213:3213) (3280:3280:3280))
        (PORT d[10] (3493:3493:3493) (3507:3507:3507))
        (PORT d[11] (3358:3358:3358) (3460:3460:3460))
        (PORT d[12] (3176:3176:3176) (3204:3204:3204))
        (PORT clk (3862:3862:3862) (3927:3927:3927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2692:2692:2692))
        (PORT clk (3862:3862:3862) (3927:3927:3927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (3931:3931:3931))
        (PORT d[0] (3337:3337:3337) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (3932:3932:3932))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (3932:3932:3932))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (3932:3932:3932))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3084:3084:3084))
        (PORT d[1] (4731:4731:4731) (4718:4718:4718))
        (PORT d[2] (2630:2630:2630) (2706:2706:2706))
        (PORT d[3] (3902:3902:3902) (3778:3778:3778))
        (PORT d[4] (3783:3783:3783) (3887:3887:3887))
        (PORT d[5] (3233:3233:3233) (3294:3294:3294))
        (PORT d[6] (3000:3000:3000) (3000:3000:3000))
        (PORT d[7] (2728:2728:2728) (2711:2711:2711))
        (PORT d[8] (2564:2564:2564) (2611:2611:2611))
        (PORT d[9] (3030:3030:3030) (3013:3013:3013))
        (PORT d[10] (2504:2504:2504) (2524:2524:2524))
        (PORT d[11] (2839:2839:2839) (2752:2752:2752))
        (PORT d[12] (2509:2509:2509) (2436:2436:2436))
        (PORT clk (2123:2123:2123) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2108:2108:2108))
        (PORT d[0] (1992:1992:1992) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2103:2103:2103))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2874:2874:2874) (2831:2831:2831))
        (PORT datab (1725:1725:1725) (1582:1582:1582))
        (PORT datac (3667:3667:3667) (3514:3514:3514))
        (PORT datad (988:988:988) (929:929:929))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2250:2250:2250))
        (PORT clk (3636:3636:3636) (3718:3718:3718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2924:2924:2924))
        (PORT d[1] (2863:2863:2863) (2902:2902:2902))
        (PORT d[2] (2641:2641:2641) (2723:2723:2723))
        (PORT d[3] (2706:2706:2706) (2816:2816:2816))
        (PORT d[4] (2339:2339:2339) (2387:2387:2387))
        (PORT d[5] (2871:2871:2871) (2893:2893:2893))
        (PORT d[6] (3251:3251:3251) (3332:3332:3332))
        (PORT d[7] (3170:3170:3170) (3216:3216:3216))
        (PORT d[8] (2890:2890:2890) (2959:2959:2959))
        (PORT d[9] (2554:2554:2554) (2616:2616:2616))
        (PORT d[10] (3204:3204:3204) (3257:3257:3257))
        (PORT d[11] (3402:3402:3402) (3515:3515:3515))
        (PORT d[12] (3143:3143:3143) (3165:3165:3165))
        (PORT clk (3633:3633:3633) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2683:2683:2683))
        (PORT clk (3633:3633:3633) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3636:3636:3636) (3718:3718:3718))
        (PORT d[0] (3365:3365:3365) (3237:3237:3237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3637:3637:3637) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3637:3637:3637) (3719:3719:3719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3637:3637:3637) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3637:3637:3637) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2750:2750:2750))
        (PORT d[1] (4361:4361:4361) (4355:4355:4355))
        (PORT d[2] (3453:3453:3453) (3583:3583:3583))
        (PORT d[3] (3560:3560:3560) (3455:3455:3455))
        (PORT d[4] (4120:4120:4120) (4210:4210:4210))
        (PORT d[5] (3278:3278:3278) (3339:3339:3339))
        (PORT d[6] (3294:3294:3294) (3276:3276:3276))
        (PORT d[7] (3180:3180:3180) (3169:3169:3169))
        (PORT d[8] (2559:2559:2559) (2602:2602:2602))
        (PORT d[9] (2791:2791:2791) (2803:2803:2803))
        (PORT d[10] (2865:2865:2865) (2878:2878:2878))
        (PORT d[11] (2378:2378:2378) (2364:2364:2364))
        (PORT d[12] (2365:2365:2365) (2338:2338:2338))
        (PORT clk (2170:2170:2170) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2159:2159:2159))
        (PORT d[0] (2043:2043:2043) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2686:2686:2686))
        (PORT clk (3979:3979:3979) (4078:4078:4078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3377:3377:3377))
        (PORT d[1] (3266:3266:3266) (3320:3320:3320))
        (PORT d[2] (3170:3170:3170) (3229:3229:3229))
        (PORT d[3] (3170:3170:3170) (3309:3309:3309))
        (PORT d[4] (2688:2688:2688) (2784:2784:2784))
        (PORT d[5] (3552:3552:3552) (3581:3581:3581))
        (PORT d[6] (3686:3686:3686) (3788:3788:3788))
        (PORT d[7] (4039:4039:4039) (4161:4161:4161))
        (PORT d[8] (3003:3003:3003) (3102:3102:3102))
        (PORT d[9] (3219:3219:3219) (3285:3285:3285))
        (PORT d[10] (4433:4433:4433) (4419:4419:4419))
        (PORT d[11] (4082:4082:4082) (4226:4226:4226))
        (PORT d[12] (3135:3135:3135) (3165:3165:3165))
        (PORT clk (3976:3976:3976) (4074:4074:4074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3142:3142:3142))
        (PORT clk (3976:3976:3976) (4074:4074:4074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3979:3979:3979) (4078:4078:4078))
        (PORT d[0] (3879:3879:3879) (3694:3694:3694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3980:3980:3980) (4079:4079:4079))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3980:3980:3980) (4079:4079:4079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3980:3980:3980) (4079:4079:4079))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3980:3980:3980) (4079:4079:4079))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3737:3737:3737))
        (PORT d[1] (4721:4721:4721) (4693:4693:4693))
        (PORT d[2] (3809:3809:3809) (3967:3967:3967))
        (PORT d[3] (4531:4531:4531) (4405:4405:4405))
        (PORT d[4] (3460:3460:3460) (3572:3572:3572))
        (PORT d[5] (3598:3598:3598) (3671:3671:3671))
        (PORT d[6] (3351:3351:3351) (3359:3359:3359))
        (PORT d[7] (3215:3215:3215) (3124:3124:3124))
        (PORT d[8] (2998:2998:2998) (3075:3075:3075))
        (PORT d[9] (2878:2878:2878) (2907:2907:2907))
        (PORT d[10] (2928:2928:2928) (2983:2983:2983))
        (PORT d[11] (2519:2519:2519) (2447:2447:2447))
        (PORT d[12] (2823:2823:2823) (2815:2815:2815))
        (PORT clk (2182:2182:2182) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2167:2167:2167))
        (PORT d[0] (2124:2124:2124) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1034:1034:1034) (968:968:968))
        (PORT datac (2826:2826:2826) (2765:2765:2765))
        (PORT datad (1670:1670:1670) (1591:1591:1591))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2964:2964:2964))
        (PORT clk (4209:4209:4209) (4263:4263:4263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3140:3140:3140))
        (PORT d[1] (2614:2614:2614) (2682:2682:2682))
        (PORT d[2] (2774:2774:2774) (2913:2913:2913))
        (PORT d[3] (3169:3169:3169) (3191:3191:3191))
        (PORT d[4] (3065:3065:3065) (3151:3151:3151))
        (PORT d[5] (3514:3514:3514) (3534:3534:3534))
        (PORT d[6] (3410:3410:3410) (3534:3534:3534))
        (PORT d[7] (3206:3206:3206) (3264:3264:3264))
        (PORT d[8] (2766:2766:2766) (2898:2898:2898))
        (PORT d[9] (3302:3302:3302) (3377:3377:3377))
        (PORT d[10] (3283:3283:3283) (3361:3361:3361))
        (PORT d[11] (3535:3535:3535) (3686:3686:3686))
        (PORT d[12] (3518:3518:3518) (3570:3570:3570))
        (PORT clk (4206:4206:4206) (4259:4259:4259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2641:2641:2641))
        (PORT clk (4206:4206:4206) (4259:4259:4259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4209:4209:4209) (4263:4263:4263))
        (PORT d[0] (3247:3247:3247) (3195:3195:3195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4210:4210:4210) (4264:4264:4264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4210:4210:4210) (4264:4264:4264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4210:4210:4210) (4264:4264:4264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4210:4210:4210) (4264:4264:4264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3683:3683:3683))
        (PORT d[1] (4448:4448:4448) (4461:4461:4461))
        (PORT d[2] (3736:3736:3736) (3853:3853:3853))
        (PORT d[3] (4351:4351:4351) (4515:4515:4515))
        (PORT d[4] (3862:3862:3862) (3972:3972:3972))
        (PORT d[5] (4051:4051:4051) (4145:4145:4145))
        (PORT d[6] (3453:3453:3453) (3479:3479:3479))
        (PORT d[7] (3158:3158:3158) (3151:3151:3151))
        (PORT d[8] (2676:2676:2676) (2756:2756:2756))
        (PORT d[9] (2562:2562:2562) (2595:2595:2595))
        (PORT d[10] (2697:2697:2697) (2654:2654:2654))
        (PORT d[11] (2470:2470:2470) (2461:2461:2461))
        (PORT d[12] (2433:2433:2433) (2419:2419:2419))
        (PORT clk (2114:2114:2114) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2099:2099:2099))
        (PORT d[0] (2244:2244:2244) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2094:2094:2094))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2636:2636:2636))
        (PORT clk (3938:3938:3938) (4013:4013:4013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2672:2672:2672))
        (PORT d[1] (2925:2925:2925) (2965:2965:2965))
        (PORT d[2] (3083:3083:3083) (3230:3230:3230))
        (PORT d[3] (2753:2753:2753) (2869:2869:2869))
        (PORT d[4] (2350:2350:2350) (2413:2413:2413))
        (PORT d[5] (3946:3946:3946) (3959:3959:3959))
        (PORT d[6] (3016:3016:3016) (3121:3121:3121))
        (PORT d[7] (3641:3641:3641) (3707:3707:3707))
        (PORT d[8] (3721:3721:3721) (3803:3803:3803))
        (PORT d[9] (3254:3254:3254) (3318:3318:3318))
        (PORT d[10] (3732:3732:3732) (3737:3737:3737))
        (PORT d[11] (3789:3789:3789) (3941:3941:3941))
        (PORT d[12] (3169:3169:3169) (3202:3202:3202))
        (PORT clk (3935:3935:3935) (4009:4009:4009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2704:2704:2704))
        (PORT clk (3935:3935:3935) (4009:4009:4009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3938:3938:3938) (4013:4013:4013))
        (PORT d[0] (3296:3296:3296) (3258:3258:3258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3939:3939:3939) (4014:4014:4014))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3939:3939:3939) (4014:4014:4014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3939:3939:3939) (4014:4014:4014))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3939:3939:3939) (4014:4014:4014))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2853:2853:2853))
        (PORT d[1] (4329:4329:4329) (4307:4307:4307))
        (PORT d[2] (3840:3840:3840) (3991:3991:3991))
        (PORT d[3] (4538:4538:4538) (4387:4387:4387))
        (PORT d[4] (3737:3737:3737) (3834:3834:3834))
        (PORT d[5] (3946:3946:3946) (4018:4018:4018))
        (PORT d[6] (3665:3665:3665) (3629:3629:3629))
        (PORT d[7] (2853:2853:2853) (2862:2862:2862))
        (PORT d[8] (2420:2420:2420) (2433:2433:2433))
        (PORT d[9] (2724:2724:2724) (2725:2725:2725))
        (PORT d[10] (2485:2485:2485) (2507:2507:2507))
        (PORT d[11] (2721:2721:2721) (2719:2719:2719))
        (PORT d[12] (2636:2636:2636) (2563:2563:2563))
        (PORT clk (2153:2153:2153) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2139:2139:2139))
        (PORT d[0] (2152:2152:2152) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2134:2134:2134))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2878:2878:2878) (2836:2836:2836))
        (PORT datab (1097:1097:1097) (977:977:977))
        (PORT datac (3671:3671:3671) (3519:3519:3519))
        (PORT datad (1468:1468:1468) (1360:1360:1360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2976:2976:2976))
        (PORT clk (4301:4301:4301) (4382:4382:4382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3684:3684:3684))
        (PORT d[1] (3588:3588:3588) (3634:3634:3634))
        (PORT d[2] (3491:3491:3491) (3529:3529:3529))
        (PORT d[3] (3113:3113:3113) (3242:3242:3242))
        (PORT d[4] (2700:2700:2700) (2785:2785:2785))
        (PORT d[5] (3547:3547:3547) (3573:3573:3573))
        (PORT d[6] (3381:3381:3381) (3488:3488:3488))
        (PORT d[7] (4682:4682:4682) (4769:4769:4769))
        (PORT d[8] (3326:3326:3326) (3403:3403:3403))
        (PORT d[9] (3480:3480:3480) (3521:3521:3521))
        (PORT d[10] (4362:4362:4362) (4343:4343:4343))
        (PORT d[11] (3424:3424:3424) (3561:3561:3561))
        (PORT d[12] (3490:3490:3490) (3514:3514:3514))
        (PORT clk (4298:4298:4298) (4378:4378:4378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2929:2929:2929))
        (PORT clk (4298:4298:4298) (4378:4378:4378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4301:4301:4301) (4382:4382:4382))
        (PORT d[0] (3526:3526:3526) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4302:4302:4302) (4383:4383:4383))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4302:4302:4302) (4383:4383:4383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4302:4302:4302) (4383:4383:4383))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4302:4302:4302) (4383:4383:4383))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3420:3420:3420))
        (PORT d[1] (4681:4681:4681) (4668:4668:4668))
        (PORT d[2] (3856:3856:3856) (4008:4008:4008))
        (PORT d[3] (4836:4836:4836) (4693:4693:4693))
        (PORT d[4] (3411:3411:3411) (3544:3544:3544))
        (PORT d[5] (3540:3540:3540) (3611:3611:3611))
        (PORT d[6] (3654:3654:3654) (3650:3650:3650))
        (PORT d[7] (3346:3346:3346) (3400:3400:3400))
        (PORT d[8] (2687:2687:2687) (2772:2772:2772))
        (PORT d[9] (3179:3179:3179) (3187:3187:3187))
        (PORT d[10] (2755:2755:2755) (2769:2769:2769))
        (PORT d[11] (2841:2841:2841) (2753:2753:2753))
        (PORT d[12] (2841:2841:2841) (2842:2842:2842))
        (PORT clk (2193:2193:2193) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2178:2178:2178))
        (PORT d[0] (2314:2314:2314) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2173:2173:2173))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2932:2932:2932))
        (PORT clk (3923:3923:3923) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (3657:3657:3657))
        (PORT d[1] (2964:2964:2964) (3028:3028:3028))
        (PORT d[2] (3127:3127:3127) (3249:3249:3249))
        (PORT d[3] (2806:2806:2806) (2819:2819:2819))
        (PORT d[4] (2399:2399:2399) (2489:2489:2489))
        (PORT d[5] (3216:3216:3216) (3257:3257:3257))
        (PORT d[6] (3726:3726:3726) (3814:3814:3814))
        (PORT d[7] (3205:3205:3205) (3264:3264:3264))
        (PORT d[8] (2744:2744:2744) (2873:2873:2873))
        (PORT d[9] (2978:2978:2978) (3057:3057:3057))
        (PORT d[10] (3245:3245:3245) (3310:3310:3310))
        (PORT d[11] (3857:3857:3857) (4009:4009:4009))
        (PORT d[12] (3270:3270:3270) (3347:3347:3347))
        (PORT clk (3920:3920:3920) (3972:3972:3972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (2862:2862:2862))
        (PORT clk (3920:3920:3920) (3972:3972:3972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3923:3923:3923) (3976:3976:3976))
        (PORT d[0] (3778:3778:3778) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3924:3924:3924) (3977:3977:3977))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3924:3924:3924) (3977:3977:3977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3924:3924:3924) (3977:3977:3977))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3924:3924:3924) (3977:3977:3977))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3253:3253:3253))
        (PORT d[1] (4095:4095:4095) (4108:4108:4108))
        (PORT d[2] (3043:3043:3043) (3160:3160:3160))
        (PORT d[3] (3940:3940:3940) (4098:4098:4098))
        (PORT d[4] (3110:3110:3110) (3213:3213:3213))
        (PORT d[5] (3615:3615:3615) (3698:3698:3698))
        (PORT d[6] (3773:3773:3773) (3785:3785:3785))
        (PORT d[7] (2713:2713:2713) (2672:2672:2672))
        (PORT d[8] (2606:2606:2606) (2652:2652:2652))
        (PORT d[9] (2225:2225:2225) (2247:2247:2247))
        (PORT d[10] (2362:2362:2362) (2343:2343:2343))
        (PORT d[11] (2120:2120:2120) (2129:2129:2129))
        (PORT d[12] (2443:2443:2443) (2420:2420:2420))
        (PORT clk (2171:2171:2171) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2160:2160:2160))
        (PORT d[0] (1973:1973:1973) (1925:1925:1925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (3706:3706:3706) (3550:3550:3550))
        (PORT datac (1869:1869:1869) (1772:1772:1772))
        (PORT datad (1663:1663:1663) (1503:1503:1503))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3509:3509:3509) (3537:3537:3537))
        (PORT datab (246:246:246) (275:275:275))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2677:2677:2677))
        (PORT clk (4012:4012:4012) (4114:4114:4114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3100:3100:3100))
        (PORT d[1] (3197:3197:3197) (3255:3255:3255))
        (PORT d[2] (2751:2751:2751) (2884:2884:2884))
        (PORT d[3] (3423:3423:3423) (3542:3542:3542))
        (PORT d[4] (2749:2749:2749) (2828:2828:2828))
        (PORT d[5] (3529:3529:3529) (3554:3554:3554))
        (PORT d[6] (3707:3707:3707) (3811:3811:3811))
        (PORT d[7] (3202:3202:3202) (3262:3262:3262))
        (PORT d[8] (3121:3121:3121) (3232:3232:3232))
        (PORT d[9] (2984:2984:2984) (3065:3065:3065))
        (PORT d[10] (3243:3243:3243) (3313:3313:3313))
        (PORT d[11] (3477:3477:3477) (3627:3627:3627))
        (PORT d[12] (3577:3577:3577) (3645:3645:3645))
        (PORT clk (4009:4009:4009) (4110:4110:4110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2889:2889:2889))
        (PORT clk (4009:4009:4009) (4110:4110:4110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4012:4012:4012) (4114:4114:4114))
        (PORT d[0] (3524:3524:3524) (3443:3443:3443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4013:4013:4013) (4115:4115:4115))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4013:4013:4013) (4115:4115:4115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4013:4013:4013) (4115:4115:4115))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4013:4013:4013) (4115:4115:4115))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3295:3295:3295))
        (PORT d[1] (4770:4770:4770) (4766:4766:4766))
        (PORT d[2] (3358:3358:3358) (3459:3459:3459))
        (PORT d[3] (3910:3910:3910) (4062:4062:4062))
        (PORT d[4] (4162:4162:4162) (4257:4257:4257))
        (PORT d[5] (3572:3572:3572) (3641:3641:3641))
        (PORT d[6] (3457:3457:3457) (3486:3486:3486))
        (PORT d[7] (3079:3079:3079) (3056:3056:3056))
        (PORT d[8] (2995:2995:2995) (3059:3059:3059))
        (PORT d[9] (2242:2242:2242) (2269:2269:2269))
        (PORT d[10] (2424:2424:2424) (2421:2421:2421))
        (PORT d[11] (2144:2144:2144) (2150:2150:2150))
        (PORT d[12] (2448:2448:2448) (2436:2436:2436))
        (PORT clk (2153:2153:2153) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2142:2142:2142))
        (PORT d[0] (2178:2178:2178) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2137:2137:2137))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2801:2801:2801))
        (PORT clk (3892:3892:3892) (3959:3959:3959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3067:3067:3067))
        (PORT d[1] (3154:3154:3154) (3174:3174:3174))
        (PORT d[2] (3478:3478:3478) (3632:3632:3632))
        (PORT d[3] (3101:3101:3101) (3228:3228:3228))
        (PORT d[4] (2938:2938:2938) (3016:3016:3016))
        (PORT d[5] (3809:3809:3809) (3856:3856:3856))
        (PORT d[6] (3373:3373:3373) (3490:3490:3490))
        (PORT d[7] (4301:4301:4301) (4407:4407:4407))
        (PORT d[8] (3588:3588:3588) (3630:3630:3630))
        (PORT d[9] (3047:3047:3047) (3045:3045:3045))
        (PORT d[10] (3986:3986:3986) (4089:4089:4089))
        (PORT d[11] (3716:3716:3716) (3835:3835:3835))
        (PORT d[12] (3293:3293:3293) (3272:3272:3272))
        (PORT clk (3889:3889:3889) (3955:3955:3955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3035:3035:3035))
        (PORT clk (3889:3889:3889) (3955:3955:3955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (3959:3959:3959))
        (PORT d[0] (3700:3700:3700) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (3960:3960:3960))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (3960:3960:3960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (3960:3960:3960))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (3960:3960:3960))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3590:3590:3590))
        (PORT d[1] (4392:4392:4392) (4406:4406:4406))
        (PORT d[2] (4250:4250:4250) (4173:4173:4173))
        (PORT d[3] (4100:4100:4100) (4008:4008:4008))
        (PORT d[4] (3408:3408:3408) (3516:3516:3516))
        (PORT d[5] (3668:3668:3668) (3759:3759:3759))
        (PORT d[6] (3086:3086:3086) (3004:3004:3004))
        (PORT d[7] (2510:2510:2510) (2495:2495:2495))
        (PORT d[8] (3314:3314:3314) (3407:3407:3407))
        (PORT d[9] (2862:2862:2862) (2848:2848:2848))
        (PORT d[10] (2384:2384:2384) (2373:2373:2373))
        (PORT d[11] (2747:2747:2747) (2760:2760:2760))
        (PORT d[12] (2887:2887:2887) (2803:2803:2803))
        (PORT clk (2200:2200:2200) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2184:2184:2184))
        (PORT d[0] (2080:2080:2080) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3016:3016:3016))
        (PORT clk (4276:4276:4276) (4349:4349:4349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3542:3542:3542))
        (PORT d[1] (2955:2955:2955) (3039:3039:3039))
        (PORT d[2] (3491:3491:3491) (3624:3624:3624))
        (PORT d[3] (3777:3777:3777) (3906:3906:3906))
        (PORT d[4] (3410:3410:3410) (3487:3487:3487))
        (PORT d[5] (3766:3766:3766) (3769:3769:3769))
        (PORT d[6] (4118:4118:4118) (4244:4244:4244))
        (PORT d[7] (4310:4310:4310) (4437:4437:4437))
        (PORT d[8] (3347:3347:3347) (3469:3469:3469))
        (PORT d[9] (3542:3542:3542) (3610:3610:3610))
        (PORT d[10] (3624:3624:3624) (3707:3707:3707))
        (PORT d[11] (4152:4152:4152) (4299:4299:4299))
        (PORT d[12] (3615:3615:3615) (3591:3591:3591))
        (PORT clk (4273:4273:4273) (4345:4345:4345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2815:2815:2815))
        (PORT clk (4273:4273:4273) (4345:4345:4345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4276:4276:4276) (4349:4349:4349))
        (PORT d[0] (3357:3357:3357) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4277:4277:4277) (4350:4350:4350))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4277:4277:4277) (4350:4350:4350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4277:4277:4277) (4350:4350:4350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4277:4277:4277) (4350:4350:4350))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3690:3690:3690))
        (PORT d[1] (4470:4470:4470) (4464:4464:4464))
        (PORT d[2] (3394:3394:3394) (3530:3530:3530))
        (PORT d[3] (4318:4318:4318) (4492:4492:4492))
        (PORT d[4] (3723:3723:3723) (3824:3824:3824))
        (PORT d[5] (4039:4039:4039) (4163:4163:4163))
        (PORT d[6] (3781:3781:3781) (3799:3799:3799))
        (PORT d[7] (3210:3210:3210) (3235:3235:3235))
        (PORT d[8] (3400:3400:3400) (3484:3484:3484))
        (PORT d[9] (2594:2594:2594) (2636:2636:2636))
        (PORT d[10] (2874:2874:2874) (2887:2887:2887))
        (PORT d[11] (2782:2782:2782) (2762:2762:2762))
        (PORT d[12] (2792:2792:2792) (2780:2780:2780))
        (PORT clk (2165:2165:2165) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2150:2150:2150))
        (PORT d[0] (2343:2343:2343) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2145:2145:2145))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2478:2478:2478) (2369:2369:2369))
        (PORT datab (3705:3705:3705) (3548:3548:3548))
        (PORT datac (1986:1986:1986) (1834:1834:1834))
        (PORT datad (2846:2846:2846) (2794:2794:2794))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2672:2672:2672))
        (PORT clk (4011:4011:4011) (4111:4111:4111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3395:3395:3395))
        (PORT d[1] (3226:3226:3226) (3280:3280:3280))
        (PORT d[2] (3158:3158:3158) (3218:3218:3218))
        (PORT d[3] (3169:3169:3169) (3309:3309:3309))
        (PORT d[4] (2918:2918:2918) (2988:2988:2988))
        (PORT d[5] (3227:3227:3227) (3268:3268:3268))
        (PORT d[6] (3680:3680:3680) (3782:3782:3782))
        (PORT d[7] (4325:4325:4325) (4433:4433:4433))
        (PORT d[8] (3314:3314:3314) (3390:3390:3390))
        (PORT d[9] (3218:3218:3218) (3280:3280:3280))
        (PORT d[10] (4359:4359:4359) (4351:4351:4351))
        (PORT d[11] (4086:4086:4086) (4230:4230:4230))
        (PORT d[12] (3448:3448:3448) (3464:3464:3464))
        (PORT clk (4008:4008:4008) (4107:4107:4107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3200:3200:3200))
        (PORT clk (4008:4008:4008) (4107:4107:4107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4011:4011:4011) (4111:4111:4111))
        (PORT d[0] (3853:3853:3853) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4012:4012:4012) (4112:4112:4112))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4012:4012:4012) (4112:4112:4112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4012:4012:4012) (4112:4112:4112))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4012:4012:4012) (4112:4112:4112))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3717:3717:3717) (3711:3711:3711))
        (PORT d[1] (4765:4765:4765) (4773:4773:4773))
        (PORT d[2] (3834:3834:3834) (3985:3985:3985))
        (PORT d[3] (4847:4847:4847) (4703:4703:4703))
        (PORT d[4] (3806:3806:3806) (3926:3926:3926))
        (PORT d[5] (3630:3630:3630) (3701:3701:3701))
        (PORT d[6] (3386:3386:3386) (3399:3399:3399))
        (PORT d[7] (2964:2964:2964) (2880:2880:2880))
        (PORT d[8] (2984:2984:2984) (3060:3060:3060))
        (PORT d[9] (2924:2924:2924) (2950:2950:2950))
        (PORT d[10] (2887:2887:2887) (2807:2807:2807))
        (PORT d[11] (3000:3000:3000) (2970:2970:2970))
        (PORT d[12] (2791:2791:2791) (2793:2793:2793))
        (PORT clk (2186:2186:2186) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (PORT d[0] (2129:2129:2129) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2166:2166:2166))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1276:1276:1276))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2826:2826:2826) (2765:2765:2765))
        (PORT datad (1604:1604:1604) (1514:1514:1514))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2001:2001:2001))
        (PORT clk (3114:3114:3114) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2231:2231:2231))
        (PORT d[1] (1789:1789:1789) (1774:1774:1774))
        (PORT d[2] (1800:1800:1800) (1799:1799:1799))
        (PORT d[3] (1849:1849:1849) (1845:1845:1845))
        (PORT d[4] (1759:1759:1759) (1747:1747:1747))
        (PORT d[5] (1757:1757:1757) (1742:1742:1742))
        (PORT d[6] (2099:2099:2099) (2118:2118:2118))
        (PORT d[7] (1795:1795:1795) (1775:1775:1775))
        (PORT d[8] (2673:2673:2673) (2768:2768:2768))
        (PORT d[9] (1984:1984:1984) (1962:1962:1962))
        (PORT d[10] (2516:2516:2516) (2501:2501:2501))
        (PORT d[11] (3431:3431:3431) (3455:3455:3455))
        (PORT d[12] (1805:1805:1805) (1792:1792:1792))
        (PORT clk (3111:3111:3111) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1823:1823:1823))
        (PORT clk (3111:3111:3111) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3114:3114:3114) (3137:3137:3137))
        (PORT d[0] (2461:2461:2461) (2379:2379:2379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3115:3115:3115) (3138:3138:3138))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1194:1194:1194))
        (PORT d[1] (1790:1790:1790) (1779:1779:1779))
        (PORT d[2] (1470:1470:1470) (1471:1471:1471))
        (PORT d[3] (1539:1539:1539) (1537:1537:1537))
        (PORT d[4] (1950:1950:1950) (1887:1887:1887))
        (PORT d[5] (1454:1454:1454) (1441:1441:1441))
        (PORT d[6] (1641:1641:1641) (1597:1597:1597))
        (PORT d[7] (2119:2119:2119) (2077:2077:2077))
        (PORT d[8] (1339:1339:1339) (1295:1295:1295))
        (PORT d[9] (1645:1645:1645) (1562:1562:1562))
        (PORT d[10] (1405:1405:1405) (1355:1355:1355))
        (PORT d[11] (1389:1389:1389) (1348:1348:1348))
        (PORT d[12] (1590:1590:1590) (1504:1504:1504))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (PORT d[0] (952:952:952) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (3027:3027:3027))
        (PORT clk (3812:3812:3812) (3860:3860:3860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3281:3281:3281))
        (PORT d[1] (3439:3439:3439) (3456:3456:3456))
        (PORT d[2] (3203:3203:3203) (3247:3247:3247))
        (PORT d[3] (2696:2696:2696) (2805:2805:2805))
        (PORT d[4] (2782:2782:2782) (2793:2793:2793))
        (PORT d[5] (3407:3407:3407) (3407:3407:3407))
        (PORT d[6] (3450:3450:3450) (3495:3495:3495))
        (PORT d[7] (4145:4145:4145) (4187:4187:4187))
        (PORT d[8] (3441:3441:3441) (3463:3463:3463))
        (PORT d[9] (3749:3749:3749) (3736:3736:3736))
        (PORT d[10] (3922:3922:3922) (3962:3962:3962))
        (PORT d[11] (2992:2992:2992) (3104:3104:3104))
        (PORT d[12] (3493:3493:3493) (3516:3516:3516))
        (PORT clk (3809:3809:3809) (3856:3856:3856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (2999:2999:2999))
        (PORT clk (3809:3809:3809) (3856:3856:3856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3812:3812:3812) (3860:3860:3860))
        (PORT d[0] (3593:3593:3593) (3553:3553:3553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3813:3813:3813) (3861:3861:3861))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3813:3813:3813) (3861:3861:3861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3813:3813:3813) (3861:3861:3861))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3813:3813:3813) (3861:3861:3861))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3799:3799:3799))
        (PORT d[1] (4324:4324:4324) (4287:4287:4287))
        (PORT d[2] (4836:4836:4836) (4979:4979:4979))
        (PORT d[3] (5040:5040:5040) (4940:4940:4940))
        (PORT d[4] (3695:3695:3695) (3787:3787:3787))
        (PORT d[5] (3290:3290:3290) (3388:3388:3388))
        (PORT d[6] (3470:3470:3470) (3376:3376:3376))
        (PORT d[7] (2638:2638:2638) (2658:2658:2658))
        (PORT d[8] (2558:2558:2558) (2593:2593:2593))
        (PORT d[9] (3240:3240:3240) (3260:3260:3260))
        (PORT d[10] (3138:3138:3138) (3141:3141:3141))
        (PORT d[11] (2771:2771:2771) (2796:2796:2796))
        (PORT d[12] (3030:3030:3030) (2993:2993:2993))
        (PORT clk (2185:2185:2185) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2170:2170:2170))
        (PORT d[0] (2388:2388:2388) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2681:2681:2681))
        (PORT clk (3891:3891:3891) (3956:3956:3956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2732:2732:2732))
        (PORT d[1] (2577:2577:2577) (2643:2643:2643))
        (PORT d[2] (2367:2367:2367) (2477:2477:2477))
        (PORT d[3] (2753:2753:2753) (2863:2863:2863))
        (PORT d[4] (2653:2653:2653) (2681:2681:2681))
        (PORT d[5] (3173:3173:3173) (3180:3180:3180))
        (PORT d[6] (3317:3317:3317) (3405:3405:3405))
        (PORT d[7] (3601:3601:3601) (3683:3683:3683))
        (PORT d[8] (2947:2947:2947) (3020:3020:3020))
        (PORT d[9] (3183:3183:3183) (3222:3222:3222))
        (PORT d[10] (3332:3332:3332) (3435:3435:3435))
        (PORT d[11] (4121:4121:4121) (4236:4236:4236))
        (PORT d[12] (3385:3385:3385) (3391:3391:3391))
        (PORT clk (3888:3888:3888) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (2984:2984:2984))
        (PORT clk (3888:3888:3888) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3891:3891:3891) (3956:3956:3956))
        (PORT d[0] (3294:3294:3294) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (3957:3957:3957))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (3957:3957:3957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (3957:3957:3957))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (3957:3957:3957))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3365:3365:3365))
        (PORT d[1] (4777:4777:4777) (4764:4764:4764))
        (PORT d[2] (2576:2576:2576) (2655:2655:2655))
        (PORT d[3] (3569:3569:3569) (3461:3461:3461))
        (PORT d[4] (3791:3791:3791) (3897:3897:3897))
        (PORT d[5] (2922:2922:2922) (2998:2998:2998))
        (PORT d[6] (3278:3278:3278) (3242:3242:3242))
        (PORT d[7] (2835:2835:2835) (2827:2827:2827))
        (PORT d[8] (2572:2572:2572) (2620:2620:2620))
        (PORT d[9] (2850:2850:2850) (2894:2894:2894))
        (PORT d[10] (2527:2527:2527) (2549:2549:2549))
        (PORT d[11] (2765:2765:2765) (2736:2736:2736))
        (PORT d[12] (2213:2213:2213) (2152:2152:2152))
        (PORT clk (2139:2139:2139) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2125:2125:2125))
        (PORT d[0] (2141:2141:2141) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2120:2120:2120))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2380:2380:2380))
        (PORT clk (3449:3449:3449) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3026:3026:3026))
        (PORT d[1] (2481:2481:2481) (2460:2460:2460))
        (PORT d[2] (1868:1868:1868) (1908:1908:1908))
        (PORT d[3] (2985:2985:2985) (3055:3055:3055))
        (PORT d[4] (2510:2510:2510) (2540:2540:2540))
        (PORT d[5] (2788:2788:2788) (2760:2760:2760))
        (PORT d[6] (2484:2484:2484) (2520:2520:2520))
        (PORT d[7] (3585:3585:3585) (3649:3649:3649))
        (PORT d[8] (3145:3145:3145) (3271:3271:3271))
        (PORT d[9] (3182:3182:3182) (3137:3137:3137))
        (PORT d[10] (2853:2853:2853) (2897:2897:2897))
        (PORT d[11] (3137:3137:3137) (3186:3186:3186))
        (PORT d[12] (2632:2632:2632) (2590:2590:2590))
        (PORT clk (3446:3446:3446) (3483:3483:3483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2687:2687:2687))
        (PORT clk (3446:3446:3446) (3483:3483:3483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3449:3449:3449) (3487:3487:3487))
        (PORT d[0] (3272:3272:3272) (3241:3241:3241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3450:3450:3450) (3488:3488:3488))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3450:3450:3450) (3488:3488:3488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3450:3450:3450) (3488:3488:3488))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3450:3450:3450) (3488:3488:3488))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2179:2179:2179))
        (PORT d[1] (2148:2148:2148) (2128:2128:2128))
        (PORT d[2] (2191:2191:2191) (2170:2170:2170))
        (PORT d[3] (2471:2471:2471) (2427:2427:2427))
        (PORT d[4] (2405:2405:2405) (2362:2362:2362))
        (PORT d[5] (2969:2969:2969) (3019:3019:3019))
        (PORT d[6] (3604:3604:3604) (3566:3566:3566))
        (PORT d[7] (1719:1719:1719) (1690:1690:1690))
        (PORT d[8] (2497:2497:2497) (2524:2524:2524))
        (PORT d[9] (2469:2469:2469) (2498:2498:2498))
        (PORT d[10] (2000:2000:2000) (1949:1949:1949))
        (PORT d[11] (2005:2005:2005) (1952:1952:1952))
        (PORT d[12] (2401:2401:2401) (2339:2339:2339))
        (PORT clk (2198:2198:2198) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (PORT d[0] (1449:1449:1449) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1241:1241:1241))
        (PORT datab (1061:1061:1061) (1000:1000:1000))
        (PORT datac (5810:5810:5810) (5639:5639:5639))
        (PORT datad (2957:2957:2957) (2964:2964:2964))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2148:2148:2148) (2036:2036:2036))
        (PORT datab (2631:2631:2631) (2436:2436:2436))
        (PORT datac (5810:5810:5810) (5639:5639:5639))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2598:2598:2598))
        (PORT clk (3442:3442:3442) (3472:3472:3472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2575:2575:2575))
        (PORT d[1] (2779:2779:2779) (2802:2802:2802))
        (PORT d[2] (2641:2641:2641) (2736:2736:2736))
        (PORT d[3] (2285:2285:2285) (2366:2366:2366))
        (PORT d[4] (2849:2849:2849) (2891:2891:2891))
        (PORT d[5] (3027:3027:3027) (3008:3008:3008))
        (PORT d[6] (3164:3164:3164) (3187:3187:3187))
        (PORT d[7] (3521:3521:3521) (3578:3578:3578))
        (PORT d[8] (2822:2822:2822) (2956:2956:2956))
        (PORT d[9] (2904:2904:2904) (2983:2983:2983))
        (PORT d[10] (2956:2956:2956) (3037:3037:3037))
        (PORT d[11] (2679:2679:2679) (2766:2766:2766))
        (PORT d[12] (3007:3007:3007) (2986:2986:2986))
        (PORT clk (3439:3439:3439) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2567:2567:2567))
        (PORT clk (3439:3439:3439) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3442:3442:3442) (3472:3472:3472))
        (PORT d[0] (3178:3178:3178) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3473:3473:3473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (4726:4726:4726))
        (PORT d[1] (4380:4380:4380) (4338:4338:4338))
        (PORT d[2] (2973:2973:2973) (3058:3058:3058))
        (PORT d[3] (3671:3671:3671) (3508:3508:3508))
        (PORT d[4] (2693:2693:2693) (2749:2749:2749))
        (PORT d[5] (3314:3314:3314) (3401:3401:3401))
        (PORT d[6] (3132:3132:3132) (3047:3047:3047))
        (PORT d[7] (2229:2229:2229) (2223:2223:2223))
        (PORT d[8] (2173:2173:2173) (2182:2182:2182))
        (PORT d[9] (2801:2801:2801) (2784:2784:2784))
        (PORT d[10] (2533:2533:2533) (2535:2535:2535))
        (PORT d[11] (2581:2581:2581) (2585:2585:2585))
        (PORT d[12] (2477:2477:2477) (2459:2459:2459))
        (PORT clk (2143:2143:2143) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2130:2130:2130))
        (PORT d[0] (2022:2022:2022) (1992:1992:1992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2125:2125:2125))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2865:2865:2865))
        (PORT clk (3561:3561:3561) (3632:3632:3632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3099:3099:3099))
        (PORT d[1] (3164:3164:3164) (3186:3186:3186))
        (PORT d[2] (2559:2559:2559) (2601:2601:2601))
        (PORT d[3] (3070:3070:3070) (3191:3191:3191))
        (PORT d[4] (3275:3275:3275) (3323:3323:3323))
        (PORT d[5] (4192:4192:4192) (4213:4213:4213))
        (PORT d[6] (2825:2825:2825) (2853:2853:2853))
        (PORT d[7] (3958:3958:3958) (4010:4010:4010))
        (PORT d[8] (3414:3414:3414) (3546:3546:3546))
        (PORT d[9] (2737:2737:2737) (2726:2726:2726))
        (PORT d[10] (2907:2907:2907) (2983:2983:2983))
        (PORT d[11] (3696:3696:3696) (3818:3818:3818))
        (PORT d[12] (2691:2691:2691) (2684:2684:2684))
        (PORT clk (3558:3558:3558) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2321:2321:2321))
        (PORT clk (3558:3558:3558) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3561:3561:3561) (3632:3632:3632))
        (PORT d[0] (2929:2929:2929) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3562:3562:3562) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3695:3695:3695))
        (PORT d[1] (4086:4086:4086) (4103:4103:4103))
        (PORT d[2] (3493:3493:3493) (3432:3432:3432))
        (PORT d[3] (3759:3759:3759) (3673:3673:3673))
        (PORT d[4] (3058:3058:3058) (3138:3138:3138))
        (PORT d[5] (3541:3541:3541) (3598:3598:3598))
        (PORT d[6] (3043:3043:3043) (2956:2956:2956))
        (PORT d[7] (2136:2136:2136) (2127:2127:2127))
        (PORT d[8] (2935:2935:2935) (2989:2989:2989))
        (PORT d[9] (2767:2767:2767) (2749:2749:2749))
        (PORT d[10] (2358:2358:2358) (2330:2330:2330))
        (PORT d[11] (2089:2089:2089) (2082:2082:2082))
        (PORT d[12] (2994:2994:2994) (2924:2924:2924))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2167:2167:2167))
        (PORT d[0] (2269:2269:2269) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1346:1346:1346))
        (PORT datab (1243:1243:1243) (1157:1157:1157))
        (PORT datac (5811:5811:5811) (5640:5640:5640))
        (PORT datad (2959:2959:2959) (2966:2966:2966))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1738:1738:1738))
        (PORT clk (3128:3128:3128) (3164:3164:3164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2669:2669:2669))
        (PORT d[1] (1774:1774:1774) (1756:1756:1756))
        (PORT d[2] (1517:1517:1517) (1560:1560:1560))
        (PORT d[3] (2689:2689:2689) (2775:2775:2775))
        (PORT d[4] (1743:1743:1743) (1721:1721:1721))
        (PORT d[5] (1772:1772:1772) (1759:1759:1759))
        (PORT d[6] (2105:2105:2105) (2121:2121:2121))
        (PORT d[7] (2059:2059:2059) (2029:2029:2029))
        (PORT d[8] (2635:2635:2635) (2725:2725:2725))
        (PORT d[9] (2343:2343:2343) (2313:2313:2313))
        (PORT d[10] (2493:2493:2493) (2476:2476:2476))
        (PORT d[11] (3090:3090:3090) (3123:3123:3123))
        (PORT d[12] (1812:1812:1812) (1802:1802:1802))
        (PORT clk (3125:3125:3125) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1968:1968:1968))
        (PORT clk (3125:3125:3125) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3164:3164:3164))
        (PORT d[0] (2564:2564:2564) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3165:3165:3165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3165:3165:3165))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1479:1479:1479))
        (PORT d[1] (1466:1466:1466) (1461:1461:1461))
        (PORT d[2] (1512:1512:1512) (1510:1510:1510))
        (PORT d[3] (1837:1837:1837) (1823:1823:1823))
        (PORT d[4] (1729:1729:1729) (1697:1697:1697))
        (PORT d[5] (1458:1458:1458) (1450:1450:1450))
        (PORT d[6] (1659:1659:1659) (1615:1615:1615))
        (PORT d[7] (2113:2113:2113) (2070:2070:2070))
        (PORT d[8] (1424:1424:1424) (1385:1385:1385))
        (PORT d[9] (1645:1645:1645) (1568:1568:1568))
        (PORT d[10] (1365:1365:1365) (1319:1319:1319))
        (PORT d[11] (1394:1394:1394) (1354:1354:1354))
        (PORT d[12] (1366:1366:1366) (1328:1328:1328))
        (PORT clk (2205:2205:2205) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2193:2193:2193))
        (PORT d[0] (986:986:986) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2855:2855:2855))
        (PORT clk (3545:3545:3545) (3613:3613:3613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2881:2881:2881))
        (PORT d[1] (2459:2459:2459) (2477:2477:2477))
        (PORT d[2] (2175:2175:2175) (2226:2226:2226))
        (PORT d[3] (2767:2767:2767) (2885:2885:2885))
        (PORT d[4] (2480:2480:2480) (2501:2501:2501))
        (PORT d[5] (3145:3145:3145) (3190:3190:3190))
        (PORT d[6] (2853:2853:2853) (2877:2877:2877))
        (PORT d[7] (3577:3577:3577) (3632:3632:3632))
        (PORT d[8] (3074:3074:3074) (3192:3192:3192))
        (PORT d[9] (2403:2403:2403) (2409:2409:2409))
        (PORT d[10] (2932:2932:2932) (3003:3003:3003))
        (PORT d[11] (3255:3255:3255) (3329:3329:3329))
        (PORT d[12] (3017:3017:3017) (2998:2998:2998))
        (PORT clk (3542:3542:3542) (3609:3609:3609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (2851:2851:2851))
        (PORT clk (3542:3542:3542) (3609:3609:3609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3545:3545:3545) (3613:3613:3613))
        (PORT d[0] (3511:3511:3511) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3614:3614:3614))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3614:3614:3614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3614:3614:3614))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3614:3614:3614))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3387:3387:3387))
        (PORT d[1] (4193:4193:4193) (4215:4215:4215))
        (PORT d[2] (3193:3193:3193) (3140:3140:3140))
        (PORT d[3] (3419:3419:3419) (3348:3348:3348))
        (PORT d[4] (3392:3392:3392) (3465:3465:3465))
        (PORT d[5] (3902:3902:3902) (3942:3942:3942))
        (PORT d[6] (2729:2729:2729) (2657:2657:2657))
        (PORT d[7] (2109:2109:2109) (2099:2099:2099))
        (PORT d[8] (2969:2969:2969) (3029:3029:3029))
        (PORT d[9] (2782:2782:2782) (2761:2761:2761))
        (PORT d[10] (2403:2403:2403) (2362:2362:2362))
        (PORT d[11] (2042:2042:2042) (2033:2033:2033))
        (PORT d[12] (2591:2591:2591) (2522:2522:2522))
        (PORT clk (2160:2160:2160) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2147:2147:2147))
        (PORT d[0] (2109:2109:2109) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2142:2142:2142))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1690:1690:1690) (1601:1601:1601))
        (PORT datac (1172:1172:1172) (1081:1081:1081))
        (PORT datad (2960:2960:2960) (2967:2967:2967))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3457:3457:3457) (3473:3473:3473))
        (PORT datab (3643:3643:3643) (3743:3743:3743))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2539:2539:2539))
        (PORT clk (3595:3595:3595) (3637:3637:3637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4417:4417:4417))
        (PORT d[1] (2257:2257:2257) (2310:2310:2310))
        (PORT d[2] (2718:2718:2718) (2821:2821:2821))
        (PORT d[3] (2426:2426:2426) (2430:2430:2430))
        (PORT d[4] (2687:2687:2687) (2790:2790:2790))
        (PORT d[5] (3491:3491:3491) (3484:3484:3484))
        (PORT d[6] (3360:3360:3360) (3466:3466:3466))
        (PORT d[7] (3124:3124:3124) (3149:3149:3149))
        (PORT d[8] (2340:2340:2340) (2438:2438:2438))
        (PORT d[9] (3323:3323:3323) (3404:3404:3404))
        (PORT d[10] (2878:2878:2878) (2921:2921:2921))
        (PORT d[11] (2851:2851:2851) (2938:2938:2938))
        (PORT d[12] (3591:3591:3591) (3548:3548:3548))
        (PORT clk (3592:3592:3592) (3633:3633:3633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (2929:2929:2929))
        (PORT clk (3592:3592:3592) (3633:3633:3633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3595:3595:3595) (3637:3637:3637))
        (PORT d[0] (3284:3284:3284) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3638:3638:3638))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3638:3638:3638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3638:3638:3638))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3596:3596:3596) (3638:3638:3638))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (1973:1973:1973))
        (PORT d[1] (3338:3338:3338) (3288:3288:3288))
        (PORT d[2] (3277:3277:3277) (3324:3324:3324))
        (PORT d[3] (3608:3608:3608) (3742:3742:3742))
        (PORT d[4] (3479:3479:3479) (3588:3588:3588))
        (PORT d[5] (3937:3937:3937) (3979:3979:3979))
        (PORT d[6] (3808:3808:3808) (3746:3746:3746))
        (PORT d[7] (2300:2300:2300) (2243:2243:2243))
        (PORT d[8] (2187:2187:2187) (2180:2180:2180))
        (PORT d[9] (2160:2160:2160) (2179:2179:2179))
        (PORT d[10] (2484:2484:2484) (2503:2503:2503))
        (PORT d[11] (2428:2428:2428) (2411:2411:2411))
        (PORT d[12] (2029:2029:2029) (1991:1991:1991))
        (PORT clk (2174:2174:2174) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2161:2161:2161))
        (PORT d[0] (1631:1631:1631) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1881:1881:1881))
        (PORT clk (3470:3470:3470) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2304:2304:2304))
        (PORT d[1] (3086:3086:3086) (3069:3069:3069))
        (PORT d[2] (2383:2383:2383) (2458:2458:2458))
        (PORT d[3] (2743:2743:2743) (2732:2732:2732))
        (PORT d[4] (2320:2320:2320) (2374:2374:2374))
        (PORT d[5] (2639:2639:2639) (2562:2562:2562))
        (PORT d[6] (3341:3341:3341) (3445:3445:3445))
        (PORT d[7] (2738:2738:2738) (2768:2768:2768))
        (PORT d[8] (2329:2329:2329) (2392:2392:2392))
        (PORT d[9] (2438:2438:2438) (2462:2462:2462))
        (PORT d[10] (2803:2803:2803) (2842:2842:2842))
        (PORT d[11] (2832:2832:2832) (2877:2877:2877))
        (PORT d[12] (2771:2771:2771) (2792:2792:2792))
        (PORT clk (3467:3467:3467) (3500:3500:3500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2253:2253:2253))
        (PORT clk (3467:3467:3467) (3500:3500:3500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3504:3504:3504))
        (PORT d[0] (2891:2891:2891) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3505:3505:3505))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3505:3505:3505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3505:3505:3505))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3505:3505:3505))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (1960:1960:1960))
        (PORT d[1] (2539:2539:2539) (2464:2464:2464))
        (PORT d[2] (2534:2534:2534) (2581:2581:2581))
        (PORT d[3] (3332:3332:3332) (3262:3262:3262))
        (PORT d[4] (3531:3531:3531) (3648:3648:3648))
        (PORT d[5] (3961:3961:3961) (4026:4026:4026))
        (PORT d[6] (3312:3312:3312) (3312:3312:3312))
        (PORT d[7] (1793:1793:1793) (1683:1683:1683))
        (PORT d[8] (2169:2169:2169) (2188:2188:2188))
        (PORT d[9] (2105:2105:2105) (2126:2126:2126))
        (PORT d[10] (2123:2123:2123) (2132:2132:2132))
        (PORT d[11] (1887:1887:1887) (1788:1788:1788))
        (PORT d[12] (1980:1980:1980) (1932:1932:1932))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (PORT d[0] (1755:1755:1755) (1616:1616:1616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (805:805:805))
        (PORT datab (1251:1251:1251) (1175:1175:1175))
        (PORT datac (4433:4433:4433) (4341:4341:4341))
        (PORT datad (2910:2910:2910) (2889:2889:2889))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1953:1953:1953))
        (PORT clk (3488:3488:3488) (3527:3527:3527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2643:2643:2643))
        (PORT d[1] (2227:2227:2227) (2280:2280:2280))
        (PORT d[2] (2730:2730:2730) (2791:2791:2791))
        (PORT d[3] (2361:2361:2361) (2466:2466:2466))
        (PORT d[4] (1990:1990:1990) (2058:2058:2058))
        (PORT d[5] (2921:2921:2921) (2832:2832:2832))
        (PORT d[6] (3356:3356:3356) (3454:3454:3454))
        (PORT d[7] (3097:3097:3097) (3106:3106:3106))
        (PORT d[8] (2612:2612:2612) (2658:2658:2658))
        (PORT d[9] (2511:2511:2511) (2570:2570:2570))
        (PORT d[10] (2898:2898:2898) (2950:2950:2950))
        (PORT d[11] (2450:2450:2450) (2508:2508:2508))
        (PORT d[12] (3109:3109:3109) (3116:3116:3116))
        (PORT clk (3485:3485:3485) (3523:3523:3523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2505:2505:2505))
        (PORT clk (3485:3485:3485) (3523:3523:3523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3527:3527:3527))
        (PORT d[0] (3157:3157:3157) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3489:3489:3489) (3528:3528:3528))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3489:3489:3489) (3528:3528:3528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3489:3489:3489) (3528:3528:3528))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3489:3489:3489) (3528:3528:3528))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2632:2632:2632))
        (PORT d[1] (2883:2883:2883) (2802:2802:2802))
        (PORT d[2] (2527:2527:2527) (2574:2574:2574))
        (PORT d[3] (3004:3004:3004) (2931:2931:2931))
        (PORT d[4] (3195:3195:3195) (3324:3324:3324))
        (PORT d[5] (3667:3667:3667) (3743:3743:3743))
        (PORT d[6] (2613:2613:2613) (2582:2582:2582))
        (PORT d[7] (2101:2101:2101) (1973:1973:1973))
        (PORT d[8] (1876:1876:1876) (1919:1919:1919))
        (PORT d[9] (2380:2380:2380) (2373:2373:2373))
        (PORT d[10] (2110:2110:2110) (2114:2114:2114))
        (PORT d[11] (2513:2513:2513) (2397:2397:2397))
        (PORT d[12] (2145:2145:2145) (2042:2042:2042))
        (PORT clk (2206:2206:2206) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2193:2193:2193))
        (PORT d[0] (1928:1928:1928) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1863:1863:1863))
        (PORT clk (3180:3180:3180) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2541:2541:2541))
        (PORT d[1] (3120:3120:3120) (3098:3098:3098))
        (PORT d[2] (2380:2380:2380) (2452:2452:2452))
        (PORT d[3] (2754:2754:2754) (2744:2744:2744))
        (PORT d[4] (2585:2585:2585) (2618:2618:2618))
        (PORT d[5] (1912:1912:1912) (1842:1842:1842))
        (PORT d[6] (3061:3061:3061) (2932:2932:2932))
        (PORT d[7] (2810:2810:2810) (2836:2836:2836))
        (PORT d[8] (2233:2233:2233) (2287:2287:2287))
        (PORT d[9] (2723:2723:2723) (2724:2724:2724))
        (PORT d[10] (3173:3173:3173) (3207:3207:3207))
        (PORT d[11] (2714:2714:2714) (2748:2748:2748))
        (PORT d[12] (2150:2150:2150) (2059:2059:2059))
        (PORT clk (3177:3177:3177) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (1934:1934:1934))
        (PORT clk (3177:3177:3177) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3237:3237:3237))
        (PORT d[0] (2566:2566:2566) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2168:2168:2168))
        (PORT d[1] (2215:2215:2215) (2142:2142:2142))
        (PORT d[2] (2514:2514:2514) (2548:2548:2548))
        (PORT d[3] (3651:3651:3651) (3568:3568:3568))
        (PORT d[4] (2688:2688:2688) (2765:2765:2765))
        (PORT d[5] (3245:3245:3245) (3314:3314:3314))
        (PORT d[6] (3583:3583:3583) (3512:3512:3512))
        (PORT d[7] (1966:1966:1966) (1878:1878:1878))
        (PORT d[8] (1868:1868:1868) (1872:1872:1872))
        (PORT d[9] (1851:1851:1851) (1755:1755:1755))
        (PORT d[10] (1285:1285:1285) (1206:1206:1206))
        (PORT d[11] (1912:1912:1912) (1799:1799:1799))
        (PORT d[12] (1222:1222:1222) (1126:1126:1126))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (1145:1145:1145) (1058:1058:1058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (555:555:555))
        (PORT datab (1346:1346:1346) (1268:1268:1268))
        (PORT datac (4614:4614:4614) (4459:4459:4459))
        (PORT datad (986:986:986) (925:925:925))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (3521:3521:3521) (3416:3416:3416))
        (PORT datac (1541:1541:1541) (1496:1496:1496))
        (PORT datad (2165:2165:2165) (2055:2055:2055))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3456:3456:3456) (3349:3349:3349))
        (PORT datab (3387:3387:3387) (3140:3140:3140))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (735:735:735))
        (PORT datab (1225:1225:1225) (1128:1128:1128))
        (PORT datac (1228:1228:1228) (1166:1166:1166))
        (PORT datad (3959:3959:3959) (4189:4189:4189))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3868:3868:3868) (3997:3997:3997))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2838:2838:2838) (2619:2619:2619))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2993:2993:2993))
        (PORT clk (3928:3928:3928) (3981:3981:3981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3425:3425:3425))
        (PORT d[1] (2931:2931:2931) (3002:3002:3002))
        (PORT d[2] (2747:2747:2747) (2882:2882:2882))
        (PORT d[3] (2875:2875:2875) (2894:2894:2894))
        (PORT d[4] (2735:2735:2735) (2801:2801:2801))
        (PORT d[5] (3257:3257:3257) (3298:3298:3298))
        (PORT d[6] (3388:3388:3388) (3506:3506:3506))
        (PORT d[7] (2925:2925:2925) (3005:3005:3005))
        (PORT d[8] (2752:2752:2752) (2882:2882:2882))
        (PORT d[9] (2940:2940:2940) (3021:3021:3021))
        (PORT d[10] (3233:3233:3233) (3293:3293:3293))
        (PORT d[11] (4009:4009:4009) (4103:4103:4103))
        (PORT d[12] (3272:3272:3272) (3348:3348:3348))
        (PORT clk (3925:3925:3925) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2845:2845:2845))
        (PORT clk (3925:3925:3925) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3928:3928:3928) (3981:3981:3981))
        (PORT d[0] (3403:3403:3403) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3929:3929:3929) (3982:3982:3982))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3929:3929:3929) (3982:3982:3982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3929:3929:3929) (3982:3982:3982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3929:3929:3929) (3982:3982:3982))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2858:2858:2858))
        (PORT d[1] (4075:4075:4075) (4087:4087:4087))
        (PORT d[2] (3340:3340:3340) (3440:3440:3440))
        (PORT d[3] (3932:3932:3932) (4089:4089:4089))
        (PORT d[4] (3140:3140:3140) (3245:3245:3245))
        (PORT d[5] (3596:3596:3596) (3678:3678:3678))
        (PORT d[6] (3733:3733:3733) (3747:3747:3747))
        (PORT d[7] (3206:3206:3206) (3210:3210:3210))
        (PORT d[8] (2613:2613:2613) (2660:2660:2660))
        (PORT d[9] (2226:2226:2226) (2251:2251:2251))
        (PORT d[10] (2339:2339:2339) (2308:2308:2308))
        (PORT d[11] (2136:2136:2136) (2141:2141:2141))
        (PORT d[12] (2355:2355:2355) (2323:2323:2323))
        (PORT clk (2163:2163:2163) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (PORT d[0] (2199:2199:2199) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3169:3169:3169))
        (PORT clk (4281:4281:4281) (4356:4356:4356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3811:3811:3811))
        (PORT d[1] (3361:3361:3361) (3468:3468:3468))
        (PORT d[2] (3405:3405:3405) (3520:3520:3520))
        (PORT d[3] (4202:4202:4202) (4335:4335:4335))
        (PORT d[4] (3088:3088:3088) (3186:3186:3186))
        (PORT d[5] (3899:3899:3899) (3939:3939:3939))
        (PORT d[6] (4210:4210:4210) (4330:4330:4330))
        (PORT d[7] (4006:4006:4006) (4073:4073:4073))
        (PORT d[8] (3126:3126:3126) (3237:3237:3237))
        (PORT d[9] (3807:3807:3807) (3841:3841:3841))
        (PORT d[10] (3262:3262:3262) (3352:3352:3352))
        (PORT d[11] (4521:4521:4521) (4659:4659:4659))
        (PORT d[12] (3847:3847:3847) (3905:3905:3905))
        (PORT clk (4278:4278:4278) (4352:4352:4352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (2993:2993:2993))
        (PORT clk (4278:4278:4278) (4352:4352:4352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4281:4281:4281) (4356:4356:4356))
        (PORT d[0] (4007:4007:4007) (3991:3991:3991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4282:4282:4282) (4357:4357:4357))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4282:4282:4282) (4357:4357:4357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4282:4282:4282) (4357:4357:4357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4282:4282:4282) (4357:4357:4357))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2897:2897:2897))
        (PORT d[1] (4363:4363:4363) (4344:4344:4344))
        (PORT d[2] (3611:3611:3611) (3674:3674:3674))
        (PORT d[3] (4554:4554:4554) (4715:4715:4715))
        (PORT d[4] (3911:3911:3911) (4082:4082:4082))
        (PORT d[5] (4239:4239:4239) (4296:4296:4296))
        (PORT d[6] (3784:3784:3784) (3821:3821:3821))
        (PORT d[7] (2824:2824:2824) (2829:2829:2829))
        (PORT d[8] (2687:2687:2687) (2768:2768:2768))
        (PORT d[9] (2849:2849:2849) (2872:2872:2872))
        (PORT d[10] (2527:2527:2527) (2544:2544:2544))
        (PORT d[11] (2572:2572:2572) (2604:2604:2604))
        (PORT d[12] (2803:2803:2803) (2789:2789:2789))
        (PORT clk (2180:2180:2180) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2167:2167:2167))
        (PORT d[0] (2400:2400:2400) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2603:2603:2603) (2579:2579:2579))
        (PORT datab (734:734:734) (686:686:686))
        (PORT datac (3691:3691:3691) (3578:3578:3578))
        (PORT datad (2090:2090:2090) (1881:1881:1881))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3533:3533:3533))
        (PORT clk (3905:3905:3905) (3950:3950:3950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3735:3735:3735))
        (PORT d[1] (3157:3157:3157) (3147:3147:3147))
        (PORT d[2] (3455:3455:3455) (3562:3562:3562))
        (PORT d[3] (3151:3151:3151) (3140:3140:3140))
        (PORT d[4] (2375:2375:2375) (2457:2457:2457))
        (PORT d[5] (3232:3232:3232) (3275:3275:3275))
        (PORT d[6] (3410:3410:3410) (3518:3518:3518))
        (PORT d[7] (3680:3680:3680) (3632:3632:3632))
        (PORT d[8] (2774:2774:2774) (2899:2899:2899))
        (PORT d[9] (2970:2970:2970) (3051:3051:3051))
        (PORT d[10] (2917:2917:2917) (2970:2970:2970))
        (PORT d[11] (3311:3311:3311) (3413:3413:3413))
        (PORT d[12] (3237:3237:3237) (3312:3312:3312))
        (PORT clk (3902:3902:3902) (3946:3946:3946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (2842:2842:2842))
        (PORT clk (3902:3902:3902) (3946:3946:3946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3905:3905:3905) (3950:3950:3950))
        (PORT d[0] (3169:3169:3169) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3906:3906:3906) (3951:3951:3951))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3906:3906:3906) (3951:3951:3951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3906:3906:3906) (3951:3951:3951))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3906:3906:3906) (3951:3951:3951))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2930:2930:2930))
        (PORT d[1] (3968:3968:3968) (3929:3929:3929))
        (PORT d[2] (3370:3370:3370) (3468:3468:3468))
        (PORT d[3] (4204:4204:4204) (4307:4307:4307))
        (PORT d[4] (3762:3762:3762) (3872:3872:3872))
        (PORT d[5] (3928:3928:3928) (3994:3994:3994))
        (PORT d[6] (3028:3028:3028) (3012:3012:3012))
        (PORT d[7] (2850:2850:2850) (2869:2869:2869))
        (PORT d[8] (2305:2305:2305) (2364:2364:2364))
        (PORT d[9] (2161:2161:2161) (2182:2182:2182))
        (PORT d[10] (2623:2623:2623) (2594:2594:2594))
        (PORT d[11] (2435:2435:2435) (2427:2427:2427))
        (PORT d[12] (2100:2100:2100) (2072:2072:2072))
        (PORT clk (2183:2183:2183) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2173:2173:2173))
        (PORT d[0] (1944:1944:1944) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2168:2168:2168))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3202:3202:3202))
        (PORT clk (4276:4276:4276) (4363:4363:4363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3506:3506:3506))
        (PORT d[1] (3646:3646:3646) (3723:3723:3723))
        (PORT d[2] (3127:3127:3127) (3268:3268:3268))
        (PORT d[3] (3819:3819:3819) (3953:3953:3953))
        (PORT d[4] (3096:3096:3096) (3193:3193:3193))
        (PORT d[5] (3651:3651:3651) (3706:3706:3706))
        (PORT d[6] (3776:3776:3776) (3909:3909:3909))
        (PORT d[7] (3960:3960:3960) (4030:4030:4030))
        (PORT d[8] (3126:3126:3126) (3236:3236:3236))
        (PORT d[9] (3714:3714:3714) (3732:3732:3732))
        (PORT d[10] (3594:3594:3594) (3652:3652:3652))
        (PORT d[11] (4190:4190:4190) (4349:4349:4349))
        (PORT d[12] (3847:3847:3847) (3904:3904:3904))
        (PORT clk (4273:4273:4273) (4359:4359:4359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3261:3261:3261))
        (PORT clk (4273:4273:4273) (4359:4359:4359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4276:4276:4276) (4363:4363:4363))
        (PORT d[0] (3872:3872:3872) (3815:3815:3815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4277:4277:4277) (4364:4364:4364))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4277:4277:4277) (4364:4364:4364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4277:4277:4277) (4364:4364:4364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4277:4277:4277) (4364:4364:4364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3167:3167:3167))
        (PORT d[1] (4071:4071:4071) (4074:4074:4074))
        (PORT d[2] (3289:3289:3289) (3377:3377:3377))
        (PORT d[3] (4867:4867:4867) (5015:5015:5015))
        (PORT d[4] (3924:3924:3924) (4094:4094:4094))
        (PORT d[5] (4016:4016:4016) (4105:4105:4105))
        (PORT d[6] (3783:3783:3783) (3821:3821:3821))
        (PORT d[7] (2882:2882:2882) (2887:2887:2887))
        (PORT d[8] (2686:2686:2686) (2767:2767:2767))
        (PORT d[9] (2883:2883:2883) (2902:2902:2902))
        (PORT d[10] (2531:2531:2531) (2559:2559:2559))
        (PORT d[11] (2546:2546:2546) (2580:2580:2580))
        (PORT d[12] (2700:2700:2700) (2680:2680:2680))
        (PORT clk (2174:2174:2174) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (PORT d[0] (2358:2358:2358) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (3739:3739:3739) (3624:3624:3624))
        (PORT datac (1519:1519:1519) (1411:1411:1411))
        (PORT datad (1739:1739:1739) (1628:1628:1628))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3202:3202:3202))
        (PORT clk (4286:4286:4286) (4369:4369:4369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3696:3696:3696))
        (PORT d[1] (3292:3292:3292) (3396:3396:3396))
        (PORT d[2] (3868:3868:3868) (3983:3983:3983))
        (PORT d[3] (3207:3207:3207) (3247:3247:3247))
        (PORT d[4] (2764:2764:2764) (2869:2869:2869))
        (PORT d[5] (3907:3907:3907) (3948:3948:3948))
        (PORT d[6] (3755:3755:3755) (3891:3891:3891))
        (PORT d[7] (3665:3665:3665) (3747:3747:3747))
        (PORT d[8] (3081:3081:3081) (3185:3185:3185))
        (PORT d[9] (3846:3846:3846) (3885:3885:3885))
        (PORT d[10] (3607:3607:3607) (3669:3669:3669))
        (PORT d[11] (4141:4141:4141) (4287:4287:4287))
        (PORT d[12] (3832:3832:3832) (3872:3872:3872))
        (PORT clk (4283:4283:4283) (4365:4365:4365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3534:3534:3534) (3524:3524:3524))
        (PORT clk (4283:4283:4283) (4365:4365:4365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4286:4286:4286) (4369:4369:4369))
        (PORT d[0] (3780:3780:3780) (3798:3798:3798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4287:4287:4287) (4370:4370:4370))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4287:4287:4287) (4370:4370:4370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4287:4287:4287) (4370:4370:4370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4287:4287:4287) (4370:4370:4370))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2831:2831:2831))
        (PORT d[1] (4251:4251:4251) (4223:4223:4223))
        (PORT d[2] (3637:3637:3637) (3709:3709:3709))
        (PORT d[3] (4214:4214:4214) (4378:4378:4378))
        (PORT d[4] (3918:3918:3918) (4090:4090:4090))
        (PORT d[5] (4575:4575:4575) (4614:4614:4614))
        (PORT d[6] (4114:4114:4114) (4140:4140:4140))
        (PORT d[7] (3020:3020:3020) (2985:2985:2985))
        (PORT d[8] (2668:2668:2668) (2749:2749:2749))
        (PORT d[9] (2884:2884:2884) (2908:2908:2908))
        (PORT d[10] (2553:2553:2553) (2583:2583:2583))
        (PORT d[11] (2755:2755:2755) (2731:2731:2731))
        (PORT d[12] (2789:2789:2789) (2776:2776:2776))
        (PORT clk (2187:2187:2187) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2176:2176:2176))
        (PORT d[0] (2322:2322:2322) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (2944:2944:2944))
        (PORT clk (3217:3217:3217) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2334:2334:2334))
        (PORT d[1] (2166:2166:2166) (2151:2151:2151))
        (PORT d[2] (1523:1523:1523) (1579:1579:1579))
        (PORT d[3] (2680:2680:2680) (2771:2771:2771))
        (PORT d[4] (2188:2188:2188) (2223:2223:2223))
        (PORT d[5] (2451:2451:2451) (2432:2432:2432))
        (PORT d[6] (2730:2730:2730) (2824:2824:2824))
        (PORT d[7] (2058:2058:2058) (2027:2027:2027))
        (PORT d[8] (2710:2710:2710) (2803:2803:2803))
        (PORT d[9] (2006:2006:2006) (1986:1986:1986))
        (PORT d[10] (2898:2898:2898) (2937:2937:2937))
        (PORT d[11] (3044:3044:3044) (3071:3071:3071))
        (PORT d[12] (2628:2628:2628) (2582:2582:2582))
        (PORT clk (3214:3214:3214) (3266:3266:3266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2258:2258:2258))
        (PORT clk (3214:3214:3214) (3266:3266:3266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3217:3217:3217) (3270:3270:3270))
        (PORT d[0] (2891:2891:2891) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3271:3271:3271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3271:3271:3271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3218:3218:3218) (3271:3271:3271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1827:1827:1827))
        (PORT d[1] (1810:1810:1810) (1801:1801:1801))
        (PORT d[2] (1860:1860:1860) (1852:1852:1852))
        (PORT d[3] (1850:1850:1850) (1845:1845:1845))
        (PORT d[4] (2081:2081:2081) (2046:2046:2046))
        (PORT d[5] (2904:2904:2904) (2959:2959:2959))
        (PORT d[6] (2462:2462:2462) (2365:2365:2365))
        (PORT d[7] (2040:2040:2040) (1982:1982:1982))
        (PORT d[8] (1732:1732:1732) (1674:1674:1674))
        (PORT d[9] (2064:2064:2064) (2029:2029:2029))
        (PORT d[10] (2090:2090:2090) (2025:2025:2025))
        (PORT d[11] (1958:1958:1958) (1908:1908:1908))
        (PORT d[12] (2088:2088:2088) (2033:2033:2033))
        (PORT clk (2210:2210:2210) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2198:2198:2198))
        (PORT d[0] (1305:1305:1305) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2432:2432:2432) (2365:2365:2365))
        (PORT datab (2902:2902:2902) (2694:2694:2694))
        (PORT datac (3080:3080:3080) (2950:2950:2950))
        (PORT datad (1450:1450:1450) (1340:1340:1340))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2344:2344:2344))
        (PORT clk (3608:3608:3608) (3680:3680:3680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2713:2713:2713))
        (PORT d[1] (2591:2591:2591) (2651:2651:2651))
        (PORT d[2] (2531:2531:2531) (2608:2608:2608))
        (PORT d[3] (2742:2742:2742) (2834:2834:2834))
        (PORT d[4] (2321:2321:2321) (2380:2380:2380))
        (PORT d[5] (3195:3195:3195) (3211:3211:3211))
        (PORT d[6] (2931:2931:2931) (3028:3028:3028))
        (PORT d[7] (2923:2923:2923) (2994:2994:2994))
        (PORT d[8] (2904:2904:2904) (2964:2964:2964))
        (PORT d[9] (3168:3168:3168) (3204:3204:3204))
        (PORT d[10] (3484:3484:3484) (3511:3511:3511))
        (PORT d[11] (3684:3684:3684) (3784:3784:3784))
        (PORT d[12] (3155:3155:3155) (3189:3189:3189))
        (PORT clk (3605:3605:3605) (3676:3676:3676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2697:2697:2697))
        (PORT clk (3605:3605:3605) (3676:3676:3676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3608:3608:3608) (3680:3680:3680))
        (PORT d[0] (3383:3383:3383) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3609:3609:3609) (3681:3681:3681))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3609:3609:3609) (3681:3681:3681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3609:3609:3609) (3681:3681:3681))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3609:3609:3609) (3681:3681:3681))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2436:2436:2436))
        (PORT d[1] (3872:3872:3872) (3756:3756:3756))
        (PORT d[2] (3650:3650:3650) (3760:3760:3760))
        (PORT d[3] (3249:3249:3249) (3151:3151:3151))
        (PORT d[4] (2801:2801:2801) (2930:2930:2930))
        (PORT d[5] (3775:3775:3775) (3858:3858:3858))
        (PORT d[6] (3267:3267:3267) (3237:3237:3237))
        (PORT d[7] (3198:3198:3198) (3187:3187:3187))
        (PORT d[8] (2580:2580:2580) (2624:2624:2624))
        (PORT d[9] (2774:2774:2774) (2787:2787:2787))
        (PORT d[10] (2185:2185:2185) (2100:2100:2100))
        (PORT d[11] (2437:2437:2437) (2412:2412:2412))
        (PORT d[12] (2348:2348:2348) (2319:2319:2319))
        (PORT clk (2181:2181:2181) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2168:2168:2168))
        (PORT d[0] (1899:1899:1899) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2331:2331:2331))
        (PORT clk (3568:3568:3568) (3624:3624:3624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2642:2642:2642))
        (PORT d[1] (2491:2491:2491) (2524:2524:2524))
        (PORT d[2] (2664:2664:2664) (2760:2760:2760))
        (PORT d[3] (2402:2402:2402) (2505:2505:2505))
        (PORT d[4] (1951:1951:1951) (2014:2014:2014))
        (PORT d[5] (3574:3574:3574) (3571:3571:3571))
        (PORT d[6] (3636:3636:3636) (3721:3721:3721))
        (PORT d[7] (3170:3170:3170) (3217:3217:3217))
        (PORT d[8] (3135:3135:3135) (3181:3181:3181))
        (PORT d[9] (2803:2803:2803) (2842:2842:2842))
        (PORT d[10] (3212:3212:3212) (3261:3261:3261))
        (PORT d[11] (2737:2737:2737) (2766:2766:2766))
        (PORT d[12] (3498:3498:3498) (3517:3517:3517))
        (PORT clk (3565:3565:3565) (3620:3620:3620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2523:2523:2523))
        (PORT clk (3565:3565:3565) (3620:3620:3620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3568:3568:3568) (3624:3624:3624))
        (PORT d[0] (3176:3176:3176) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3625:3625:3625))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3625:3625:3625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3625:3625:3625))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3625:3625:3625))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2654:2654:2654))
        (PORT d[1] (3216:3216:3216) (3126:3126:3126))
        (PORT d[2] (3823:3823:3823) (3960:3960:3960))
        (PORT d[3] (2911:2911:2911) (2834:2834:2834))
        (PORT d[4] (2894:2894:2894) (3033:3033:3033))
        (PORT d[5] (3044:3044:3044) (3141:3141:3141))
        (PORT d[6] (3885:3885:3885) (3825:3825:3825))
        (PORT d[7] (3102:3102:3102) (2971:2971:2971))
        (PORT d[8] (2075:2075:2075) (2059:2059:2059))
        (PORT d[9] (2407:2407:2407) (2408:2408:2408))
        (PORT d[10] (2306:2306:2306) (2273:2273:2273))
        (PORT d[11] (2179:2179:2179) (2074:2074:2074))
        (PORT d[12] (2350:2350:2350) (2313:2313:2313))
        (PORT clk (2200:2200:2200) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (PORT d[0] (1738:1738:1738) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2362:2362:2362))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1184:1184:1184) (1092:1092:1092))
        (PORT datad (690:690:690) (649:649:649))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (756:756:756))
        (PORT datac (3226:3226:3226) (3296:3296:3296))
        (PORT datad (1441:1441:1441) (1342:1342:1342))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1835:1835:1835))
        (PORT clk (3016:3016:3016) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2340:2340:2340))
        (PORT d[1] (1454:1454:1454) (1460:1460:1460))
        (PORT d[2] (1501:1501:1501) (1518:1518:1518))
        (PORT d[3] (1703:1703:1703) (1680:1680:1680))
        (PORT d[4] (2168:2168:2168) (2146:2146:2146))
        (PORT d[5] (1461:1461:1461) (1452:1452:1452))
        (PORT d[6] (1424:1424:1424) (1428:1428:1428))
        (PORT d[7] (1135:1135:1135) (1161:1161:1161))
        (PORT d[8] (1441:1441:1441) (1448:1448:1448))
        (PORT d[9] (1109:1109:1109) (1102:1102:1102))
        (PORT d[10] (1651:1651:1651) (1626:1626:1626))
        (PORT d[11] (1338:1338:1338) (1321:1321:1321))
        (PORT d[12] (1816:1816:1816) (1801:1801:1801))
        (PORT clk (3013:3013:3013) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1262:1262:1262))
        (PORT clk (3013:3013:3013) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3012:3012:3012))
        (PORT d[0] (1898:1898:1898) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3013:3013:3013))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2212:2212:2212))
        (PORT d[1] (2324:2324:2324) (2256:2256:2256))
        (PORT d[2] (2482:2482:2482) (2510:2510:2510))
        (PORT d[3] (1887:1887:1887) (1915:1915:1915))
        (PORT d[4] (1779:1779:1779) (1758:1758:1758))
        (PORT d[5] (2365:2365:2365) (2334:2334:2334))
        (PORT d[6] (2582:2582:2582) (2544:2544:2544))
        (PORT d[7] (1742:1742:1742) (1699:1699:1699))
        (PORT d[8] (1809:1809:1809) (1760:1760:1760))
        (PORT d[9] (1642:1642:1642) (1576:1576:1576))
        (PORT d[10] (2087:2087:2087) (2026:2026:2026))
        (PORT d[11] (1702:1702:1702) (1645:1645:1645))
        (PORT d[12] (1829:1829:1829) (1796:1796:1796))
        (PORT clk (2159:2159:2159) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2144:2144:2144))
        (PORT d[0] (1594:1594:1594) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2139:2139:2139))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2266:2266:2266))
        (PORT clk (2453:2453:2453) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2310:2310:2310))
        (PORT d[1] (2098:2098:2098) (2078:2078:2078))
        (PORT d[2] (1879:1879:1879) (1889:1889:1889))
        (PORT d[3] (2264:2264:2264) (2345:2345:2345))
        (PORT d[4] (2043:2043:2043) (2020:2020:2020))
        (PORT d[5] (2117:2117:2117) (2116:2116:2116))
        (PORT d[6] (1976:1976:1976) (1936:1936:1936))
        (PORT d[7] (1746:1746:1746) (1736:1736:1736))
        (PORT d[8] (2793:2793:2793) (2812:2812:2812))
        (PORT d[9] (2191:2191:2191) (2150:2150:2150))
        (PORT d[10] (2329:2329:2329) (2276:2276:2276))
        (PORT d[11] (2298:2298:2298) (2240:2240:2240))
        (PORT d[12] (2417:2417:2417) (2389:2389:2389))
        (PORT clk (2450:2450:2450) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1863:1863:1863))
        (PORT clk (2450:2450:2450) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2483:2483:2483))
        (PORT d[0] (2514:2514:2514) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2868:2868:2868))
        (PORT d[1] (4386:4386:4386) (4366:4366:4366))
        (PORT d[2] (2465:2465:2465) (2490:2490:2490))
        (PORT d[3] (1927:1927:1927) (1963:1963:1963))
        (PORT d[4] (2486:2486:2486) (2506:2506:2506))
        (PORT d[5] (2351:2351:2351) (2321:2321:2321))
        (PORT d[6] (3213:3213:3213) (3166:3166:3166))
        (PORT d[7] (2354:2354:2354) (2281:2281:2281))
        (PORT d[8] (2300:2300:2300) (2251:2251:2251))
        (PORT d[9] (2423:2423:2423) (2346:2346:2346))
        (PORT d[10] (2921:2921:2921) (2858:2858:2858))
        (PORT d[11] (2322:2322:2322) (2235:2235:2235))
        (PORT d[12] (2581:2581:2581) (2464:2464:2464))
        (PORT clk (2166:2166:2166) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2150:2150:2150))
        (PORT d[0] (1907:1907:1907) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2145:2145:2145))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1529:1529:1529))
        (PORT datab (996:996:996) (948:948:948))
        (PORT datac (2978:2978:2978) (2979:2979:2979))
        (PORT datad (2439:2439:2439) (2301:2301:2301))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2729:2729:2729))
        (PORT clk (3363:3363:3363) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3095:3095:3095))
        (PORT d[1] (3484:3484:3484) (3502:3502:3502))
        (PORT d[2] (3101:3101:3101) (3194:3194:3194))
        (PORT d[3] (3443:3443:3443) (3590:3590:3590))
        (PORT d[4] (3088:3088:3088) (3159:3159:3159))
        (PORT d[5] (2567:2567:2567) (2619:2619:2619))
        (PORT d[6] (3493:3493:3493) (3636:3636:3636))
        (PORT d[7] (4524:4524:4524) (4561:4561:4561))
        (PORT d[8] (2724:2724:2724) (2802:2802:2802))
        (PORT d[9] (3359:3359:3359) (3352:3352:3352))
        (PORT d[10] (3248:3248:3248) (3309:3309:3309))
        (PORT d[11] (3363:3363:3363) (3482:3482:3482))
        (PORT d[12] (3879:3879:3879) (3939:3939:3939))
        (PORT clk (3360:3360:3360) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (2903:2903:2903))
        (PORT clk (3360:3360:3360) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3446:3446:3446))
        (PORT d[0] (3523:3523:3523) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3090:3090:3090))
        (PORT d[1] (3706:3706:3706) (3692:3692:3692))
        (PORT d[2] (2916:2916:2916) (2951:2951:2951))
        (PORT d[3] (3462:3462:3462) (3591:3591:3591))
        (PORT d[4] (3466:3466:3466) (3609:3609:3609))
        (PORT d[5] (3568:3568:3568) (3620:3620:3620))
        (PORT d[6] (4207:4207:4207) (4127:4127:4127))
        (PORT d[7] (3107:3107:3107) (3081:3081:3081))
        (PORT d[8] (2627:2627:2627) (2670:2670:2670))
        (PORT d[9] (2604:2604:2604) (2643:2643:2643))
        (PORT d[10] (3155:3155:3155) (3156:3156:3156))
        (PORT d[11] (2833:2833:2833) (2836:2836:2836))
        (PORT d[12] (2792:2792:2792) (2778:2778:2778))
        (PORT clk (2167:2167:2167) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2156:2156:2156))
        (PORT d[0] (2381:2381:2381) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2151:2151:2151))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2242:2242:2242))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2300:2300:2300))
        (PORT d[1] (2052:2052:2052) (2025:2025:2025))
        (PORT d[2] (2162:2162:2162) (2148:2148:2148))
        (PORT d[3] (2333:2333:2333) (2422:2422:2422))
        (PORT d[4] (1988:1988:1988) (1963:1963:1963))
        (PORT d[5] (2424:2424:2424) (2441:2441:2441))
        (PORT d[6] (2293:2293:2293) (2240:2240:2240))
        (PORT d[7] (2050:2050:2050) (2015:2015:2015))
        (PORT d[8] (2890:2890:2890) (2922:2922:2922))
        (PORT d[9] (2394:2394:2394) (2376:2376:2376))
        (PORT d[10] (2013:2013:2013) (1983:1983:1983))
        (PORT d[11] (1983:1983:1983) (1942:1942:1942))
        (PORT d[12] (2775:2775:2775) (2731:2731:2731))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (1905:1905:1905))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (PORT d[0] (2557:2557:2557) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3409:3409:3409))
        (PORT d[1] (4369:4369:4369) (4348:4348:4348))
        (PORT d[2] (2450:2450:2450) (2471:2471:2471))
        (PORT d[3] (2268:2268:2268) (2290:2290:2290))
        (PORT d[4] (3119:3119:3119) (3126:3126:3126))
        (PORT d[5] (2049:2049:2049) (2042:2042:2042))
        (PORT d[6] (3200:3200:3200) (3132:3132:3132))
        (PORT d[7] (2919:2919:2919) (2800:2800:2800))
        (PORT d[8] (2870:2870:2870) (2897:2897:2897))
        (PORT d[9] (2286:2286:2286) (2219:2219:2219))
        (PORT d[10] (2940:2940:2940) (2854:2854:2854))
        (PORT d[11] (2475:2475:2475) (2433:2433:2433))
        (PORT d[12] (2528:2528:2528) (2412:2412:2412))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (PORT d[0] (1600:1600:1600) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2129:2129:2129) (2026:2026:2026))
        (PORT datac (672:672:672) (629:629:629))
        (PORT datad (2439:2439:2439) (2301:2301:2301))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1777:1777:1777))
        (PORT clk (2726:2726:2726) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2040:2040:2040))
        (PORT d[1] (2127:2127:2127) (2102:2102:2102))
        (PORT d[2] (1522:1522:1522) (1536:1536:1536))
        (PORT d[3] (2282:2282:2282) (2367:2367:2367))
        (PORT d[4] (2134:2134:2134) (2113:2113:2113))
        (PORT d[5] (1468:1468:1468) (1459:1459:1459))
        (PORT d[6] (1640:1640:1640) (1612:1612:1612))
        (PORT d[7] (1681:1681:1681) (1663:1663:1663))
        (PORT d[8] (1481:1481:1481) (1487:1487:1487))
        (PORT d[9] (3021:3021:3021) (2975:2975:2975))
        (PORT d[10] (1365:1365:1365) (1358:1358:1358))
        (PORT d[11] (1404:1404:1404) (1390:1390:1390))
        (PORT d[12] (2131:2131:2131) (2113:2113:2113))
        (PORT clk (2723:2723:2723) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1566:1566:1566))
        (PORT clk (2723:2723:2723) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2732:2732:2732))
        (PORT d[0] (2214:2214:2214) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2549:2549:2549))
        (PORT d[1] (2650:2650:2650) (2574:2574:2574))
        (PORT d[2] (2461:2461:2461) (2488:2488:2488))
        (PORT d[3] (2177:2177:2177) (2167:2167:2167))
        (PORT d[4] (2484:2484:2484) (2502:2502:2502))
        (PORT d[5] (2033:2033:2033) (2027:2027:2027))
        (PORT d[6] (2617:2617:2617) (2580:2580:2580))
        (PORT d[7] (1751:1751:1751) (1709:1709:1709))
        (PORT d[8] (2360:2360:2360) (2328:2328:2328))
        (PORT d[9] (1749:1749:1749) (1694:1694:1694))
        (PORT d[10] (2549:2549:2549) (2466:2466:2466))
        (PORT d[11] (1906:1906:1906) (1806:1806:1806))
        (PORT d[12] (1819:1819:1819) (1770:1770:1770))
        (PORT clk (2144:2144:2144) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2130:2130:2130))
        (PORT d[0] (1307:1307:1307) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2125:2125:2125))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1405:1405:1405))
        (PORT clk (2732:2732:2732) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1388:1388:1388))
        (PORT d[1] (1892:1892:1892) (1807:1807:1807))
        (PORT d[2] (2161:2161:2161) (2188:2188:2188))
        (PORT d[3] (1774:1774:1774) (1790:1790:1790))
        (PORT d[4] (1870:1870:1870) (1805:1805:1805))
        (PORT d[5] (2156:2156:2156) (2076:2076:2076))
        (PORT d[6] (1897:1897:1897) (1938:1938:1938))
        (PORT d[7] (3003:3003:3003) (2965:2965:2965))
        (PORT d[8] (2776:2776:2776) (2889:2889:2889))
        (PORT d[9] (2195:2195:2195) (2103:2103:2103))
        (PORT d[10] (2559:2559:2559) (2608:2608:2608))
        (PORT d[11] (1764:1764:1764) (1780:1780:1780))
        (PORT d[12] (2427:2427:2427) (2337:2337:2337))
        (PORT clk (2729:2729:2729) (2738:2738:2738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1435:1435:1435))
        (PORT clk (2729:2729:2729) (2738:2738:2738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2742:2742:2742))
        (PORT d[0] (2099:2099:2099) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3150:3150:3150))
        (PORT d[1] (2170:2170:2170) (2069:2069:2069))
        (PORT d[2] (2177:2177:2177) (2108:2108:2108))
        (PORT d[3] (2714:2714:2714) (2785:2785:2785))
        (PORT d[4] (3247:3247:3247) (3195:3195:3195))
        (PORT d[5] (1804:1804:1804) (1824:1824:1824))
        (PORT d[6] (2044:2044:2044) (1940:1940:1940))
        (PORT d[7] (2791:2791:2791) (2760:2760:2760))
        (PORT d[8] (2487:2487:2487) (2498:2498:2498))
        (PORT d[9] (2832:2832:2832) (2831:2831:2831))
        (PORT d[10] (2679:2679:2679) (2656:2656:2656))
        (PORT d[11] (2289:2289:2289) (2317:2317:2317))
        (PORT d[12] (2098:2098:2098) (2097:2097:2097))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2153:2153:2153))
        (PORT d[0] (1840:1840:1840) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2148:2148:2148))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2152:2152:2152))
        (PORT clk (2604:2604:2604) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2301:2301:2301))
        (PORT d[1] (2023:2023:2023) (2002:2002:2002))
        (PORT d[2] (2539:2539:2539) (2529:2529:2529))
        (PORT d[3] (2313:2313:2313) (2401:2401:2401))
        (PORT d[4] (2068:2068:2068) (2047:2047:2047))
        (PORT d[5] (2450:2450:2450) (2464:2464:2464))
        (PORT d[6] (2610:2610:2610) (2544:2544:2544))
        (PORT d[7] (2400:2400:2400) (2364:2364:2364))
        (PORT d[8] (3089:3089:3089) (3106:3106:3106))
        (PORT d[9] (2717:2717:2717) (2689:2689:2689))
        (PORT d[10] (2665:2665:2665) (2622:2622:2622))
        (PORT d[11] (2598:2598:2598) (2661:2661:2661))
        (PORT d[12] (3116:3116:3116) (3046:3046:3046))
        (PORT clk (2601:2601:2601) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1640:1640:1640))
        (PORT clk (2601:2601:2601) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2604:2604:2604) (2566:2566:2566))
        (PORT d[0] (2247:2247:2247) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3307:3307:3307))
        (PORT d[1] (4048:4048:4048) (4023:4023:4023))
        (PORT d[2] (3003:3003:3003) (3090:3090:3090))
        (PORT d[3] (2253:2253:2253) (2305:2305:2305))
        (PORT d[4] (3165:3165:3165) (3188:3188:3188))
        (PORT d[5] (2742:2742:2742) (2726:2726:2726))
        (PORT d[6] (3602:3602:3602) (3584:3584:3584))
        (PORT d[7] (3052:3052:3052) (3017:3017:3017))
        (PORT d[8] (2549:2549:2549) (2591:2591:2591))
        (PORT d[9] (2625:2625:2625) (2557:2557:2557))
        (PORT d[10] (2862:2862:2862) (2797:2797:2797))
        (PORT d[11] (2507:2507:2507) (2462:2462:2462))
        (PORT d[12] (2564:2564:2564) (2462:2462:2462))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (PORT d[0] (1763:1763:1763) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (1967:1967:1967))
        (PORT datab (2937:2937:2937) (2943:2943:2943))
        (PORT datac (3659:3659:3659) (3656:3656:3656))
        (PORT datad (1356:1356:1356) (1220:1220:1220))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1510:1510:1510))
        (PORT clk (2366:2366:2366) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2486:2486:2486))
        (PORT d[1] (2928:2928:2928) (2955:2955:2955))
        (PORT d[2] (2890:2890:2890) (2938:2938:2938))
        (PORT d[3] (2221:2221:2221) (2258:2258:2258))
        (PORT d[4] (1854:1854:1854) (1888:1888:1888))
        (PORT d[5] (2697:2697:2697) (2723:2723:2723))
        (PORT d[6] (2275:2275:2275) (2335:2335:2335))
        (PORT d[7] (2767:2767:2767) (2776:2776:2776))
        (PORT d[8] (2670:2670:2670) (2634:2634:2634))
        (PORT d[9] (2430:2430:2430) (2451:2451:2451))
        (PORT d[10] (2555:2555:2555) (2599:2599:2599))
        (PORT d[11] (2445:2445:2445) (2498:2498:2498))
        (PORT d[12] (2579:2579:2579) (2562:2562:2562))
        (PORT clk (2363:2363:2363) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2179:2179:2179))
        (PORT clk (2363:2363:2363) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2363:2363:2363))
        (PORT d[0] (2899:2899:2899) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3281:3281:3281))
        (PORT d[1] (3967:3967:3967) (3903:3903:3903))
        (PORT d[2] (3436:3436:3436) (3531:3531:3531))
        (PORT d[3] (3093:3093:3093) (3184:3184:3184))
        (PORT d[4] (3373:3373:3373) (3347:3347:3347))
        (PORT d[5] (2169:2169:2169) (2194:2194:2194))
        (PORT d[6] (3475:3475:3475) (3490:3490:3490))
        (PORT d[7] (3303:3303:3303) (3340:3340:3340))
        (PORT d[8] (2820:2820:2820) (2842:2842:2842))
        (PORT d[9] (2445:2445:2445) (2430:2430:2430))
        (PORT d[10] (3146:3146:3146) (3129:3129:3129))
        (PORT d[11] (2636:2636:2636) (2687:2687:2687))
        (PORT d[12] (2512:2512:2512) (2500:2500:2500))
        (PORT clk (2173:2173:2173) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2161:2161:2161))
        (PORT d[0] (2180:2180:2180) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2156:2156:2156))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1381:1381:1381))
        (PORT datab (3690:3690:3690) (3684:3684:3684))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1193:1193:1193) (1108:1108:1108))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2338:2338:2338))
        (PORT clk (2566:2566:2566) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2176:2176:2176))
        (PORT d[1] (2196:2196:2196) (2197:2197:2197))
        (PORT d[2] (3116:3116:3116) (3070:3070:3070))
        (PORT d[3] (2636:2636:2636) (2711:2711:2711))
        (PORT d[4] (2627:2627:2627) (2565:2565:2565))
        (PORT d[5] (2488:2488:2488) (2506:2506:2506))
        (PORT d[6] (2965:2965:2965) (2882:2882:2882))
        (PORT d[7] (2767:2767:2767) (2786:2786:2786))
        (PORT d[8] (3071:3071:3071) (3071:3071:3071))
        (PORT d[9] (2622:2622:2622) (2573:2573:2573))
        (PORT d[10] (3036:3036:3036) (2978:2978:2978))
        (PORT d[11] (2819:2819:2819) (2859:2859:2859))
        (PORT d[12] (2832:2832:2832) (2777:2777:2777))
        (PORT clk (2563:2563:2563) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2201:2201:2201))
        (PORT clk (2563:2563:2563) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2489:2489:2489))
        (PORT d[0] (2853:2853:2853) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3517:3517:3517))
        (PORT d[1] (4349:4349:4349) (4314:4314:4314))
        (PORT d[2] (2628:2628:2628) (2689:2689:2689))
        (PORT d[3] (2264:2264:2264) (2323:2323:2323))
        (PORT d[4] (2467:2467:2467) (2501:2501:2501))
        (PORT d[5] (2060:2060:2060) (2066:2066:2066))
        (PORT d[6] (3672:3672:3672) (3658:3658:3658))
        (PORT d[7] (3409:3409:3409) (3375:3375:3375))
        (PORT d[8] (2738:2738:2738) (2754:2754:2754))
        (PORT d[9] (2815:2815:2815) (2830:2830:2830))
        (PORT d[10] (3037:3037:3037) (3003:3003:3003))
        (PORT d[11] (2707:2707:2707) (2621:2621:2621))
        (PORT d[12] (3145:3145:3145) (2995:2995:2995))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (PORT d[0] (1850:1850:1850) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2100:2100:2100))
        (PORT clk (2417:2417:2417) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2643:2643:2643))
        (PORT d[1] (2537:2537:2537) (2498:2498:2498))
        (PORT d[2] (2937:2937:2937) (3006:3006:3006))
        (PORT d[3] (2266:2266:2266) (2330:2330:2330))
        (PORT d[4] (2583:2583:2583) (2615:2615:2615))
        (PORT d[5] (3361:3361:3361) (3380:3380:3380))
        (PORT d[6] (2869:2869:2869) (2911:2911:2911))
        (PORT d[7] (3085:3085:3085) (3106:3106:3106))
        (PORT d[8] (3343:3343:3343) (3301:3301:3301))
        (PORT d[9] (3003:3003:3003) (2993:2993:2993))
        (PORT d[10] (2767:2767:2767) (2804:2804:2804))
        (PORT d[11] (2528:2528:2528) (2582:2582:2582))
        (PORT d[12] (2696:2696:2696) (2693:2693:2693))
        (PORT clk (2414:2414:2414) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2381:2381:2381))
        (PORT clk (2414:2414:2414) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2425:2425:2425))
        (PORT d[0] (2772:2772:2772) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3374:3374:3374))
        (PORT d[1] (3217:3217:3217) (3131:3131:3131))
        (PORT d[2] (4141:4141:4141) (4278:4278:4278))
        (PORT d[3] (3075:3075:3075) (3173:3173:3173))
        (PORT d[4] (2698:2698:2698) (2767:2767:2767))
        (PORT d[5] (2556:2556:2556) (2617:2617:2617))
        (PORT d[6] (4453:4453:4453) (4397:4397:4397))
        (PORT d[7] (3176:3176:3176) (3183:3183:3183))
        (PORT d[8] (3135:3135:3135) (3140:3140:3140))
        (PORT d[9] (3551:3551:3551) (3547:3547:3547))
        (PORT d[10] (3332:3332:3332) (3314:3314:3314))
        (PORT d[11] (3020:3020:3020) (3078:3078:3078))
        (PORT d[12] (2739:2739:2739) (2710:2710:2710))
        (PORT clk (2165:2165:2165) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2156:2156:2156))
        (PORT d[0] (2300:2300:2300) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2151:2151:2151))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3663:3663:3663) (3667:3667:3667))
        (PORT datab (2939:2939:2939) (2946:2946:2946))
        (PORT datac (1737:1737:1737) (1614:1614:1614))
        (PORT datad (1977:1977:1977) (1843:1843:1843))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2209:2209:2209))
        (PORT clk (2403:2403:2403) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1980:1980:1980))
        (PORT d[1] (2442:2442:2442) (2440:2440:2440))
        (PORT d[2] (3112:3112:3112) (3065:3065:3065))
        (PORT d[3] (2631:2631:2631) (2705:2705:2705))
        (PORT d[4] (2384:2384:2384) (2354:2354:2354))
        (PORT d[5] (2487:2487:2487) (2505:2505:2505))
        (PORT d[6] (2965:2965:2965) (2881:2881:2881))
        (PORT d[7] (2899:2899:2899) (2934:2934:2934))
        (PORT d[8] (3161:3161:3161) (3180:3180:3180))
        (PORT d[9] (2583:2583:2583) (2542:2542:2542))
        (PORT d[10] (3003:3003:3003) (2946:2946:2946))
        (PORT d[11] (2882:2882:2882) (2946:2946:2946))
        (PORT d[12] (2822:2822:2822) (2764:2764:2764))
        (PORT clk (2400:2400:2400) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2137:2137:2137))
        (PORT clk (2400:2400:2400) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2368:2368:2368))
        (PORT d[0] (2779:2779:2779) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2369:2369:2369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3231:3231:3231))
        (PORT d[1] (4394:4394:4394) (4370:4370:4370))
        (PORT d[2] (2577:2577:2577) (2643:2643:2643))
        (PORT d[3] (2326:2326:2326) (2379:2379:2379))
        (PORT d[4] (2799:2799:2799) (2819:2819:2819))
        (PORT d[5] (2737:2737:2737) (2715:2715:2715))
        (PORT d[6] (3940:3940:3940) (3905:3905:3905))
        (PORT d[7] (3429:3429:3429) (3420:3420:3420))
        (PORT d[8] (2497:2497:2497) (2542:2542:2542))
        (PORT d[9] (3121:3121:3121) (3115:3115:3115))
        (PORT d[10] (2998:2998:2998) (2972:2972:2972))
        (PORT d[11] (2779:2779:2779) (2723:2723:2723))
        (PORT d[12] (2471:2471:2471) (2377:2377:2377))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (PORT d[0] (1877:1877:1877) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (1906:1906:1906))
        (PORT clk (2290:2290:2290) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2678:2678:2678))
        (PORT d[1] (2970:2970:2970) (3014:3014:3014))
        (PORT d[2] (2844:2844:2844) (2883:2883:2883))
        (PORT d[3] (2582:2582:2582) (2625:2625:2625))
        (PORT d[4] (3294:3294:3294) (3381:3381:3381))
        (PORT d[5] (3154:3154:3154) (3191:3191:3191))
        (PORT d[6] (2664:2664:2664) (2738:2738:2738))
        (PORT d[7] (2783:2783:2783) (2822:2822:2822))
        (PORT d[8] (3069:3069:3069) (3075:3075:3075))
        (PORT d[9] (3243:3243:3243) (3202:3202:3202))
        (PORT d[10] (3154:3154:3154) (3186:3186:3186))
        (PORT d[11] (2848:2848:2848) (2897:2897:2897))
        (PORT d[12] (2970:2970:2970) (2973:2973:2973))
        (PORT clk (2287:2287:2287) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2550:2550:2550))
        (PORT clk (2287:2287:2287) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2270:2270:2270))
        (PORT d[0] (3152:3152:3152) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3354:3354:3354))
        (PORT d[1] (3300:3300:3300) (3249:3249:3249))
        (PORT d[2] (3651:3651:3651) (3741:3741:3741))
        (PORT d[3] (3654:3654:3654) (3718:3718:3718))
        (PORT d[4] (3064:3064:3064) (3134:3134:3134))
        (PORT d[5] (2844:2844:2844) (2907:2907:2907))
        (PORT d[6] (4389:4389:4389) (4401:4401:4401))
        (PORT d[7] (3238:3238:3238) (3267:3267:3267))
        (PORT d[8] (3161:3161:3161) (3167:3167:3167))
        (PORT d[9] (3166:3166:3166) (3170:3170:3170))
        (PORT d[10] (3140:3140:3140) (3156:3156:3156))
        (PORT d[11] (3007:3007:3007) (3070:3070:3070))
        (PORT d[12] (3207:3207:3207) (3216:3216:3216))
        (PORT clk (2187:2187:2187) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2173:2173:2173))
        (PORT d[0] (2404:2404:2404) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2168:2168:2168))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (1726:1726:1726) (1593:1593:1593))
        (PORT datac (2797:2797:2797) (2605:2605:2605))
        (PORT datad (2909:2909:2909) (2911:2911:2911))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (5743:5743:5743) (5646:5646:5646))
        (PORT datac (4304:4304:4304) (4317:4317:4317))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2466:2466:2466))
        (PORT clk (2375:2375:2375) (2381:2381:2381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2064:2064:2064))
        (PORT d[1] (2141:2141:2141) (2154:2154:2154))
        (PORT d[2] (2882:2882:2882) (2851:2851:2851))
        (PORT d[3] (2323:2323:2323) (2401:2401:2401))
        (PORT d[4] (3010:3010:3010) (3110:3110:3110))
        (PORT d[5] (2467:2467:2467) (2484:2484:2484))
        (PORT d[6] (3154:3154:3154) (3197:3197:3197))
        (PORT d[7] (2805:2805:2805) (2851:2851:2851))
        (PORT d[8] (2901:2901:2901) (2936:2936:2936))
        (PORT d[9] (2616:2616:2616) (2587:2587:2587))
        (PORT d[10] (2983:2983:2983) (2925:2925:2925))
        (PORT d[11] (2570:2570:2570) (2642:2642:2642))
        (PORT d[12] (2831:2831:2831) (2777:2777:2777))
        (PORT clk (2372:2372:2372) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (1922:1922:1922))
        (PORT clk (2372:2372:2372) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2381:2381:2381))
        (PORT d[0] (2553:2553:2553) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2382:2382:2382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3284:3284:3284))
        (PORT d[1] (4327:4327:4327) (4297:4297:4297))
        (PORT d[2] (2728:2728:2728) (2823:2823:2823))
        (PORT d[3] (2259:2259:2259) (2311:2311:2311))
        (PORT d[4] (2818:2818:2818) (2848:2848:2848))
        (PORT d[5] (2685:2685:2685) (2663:2663:2663))
        (PORT d[6] (3254:3254:3254) (3198:3198:3198))
        (PORT d[7] (3553:3553:3553) (3571:3571:3571))
        (PORT d[8] (2806:2806:2806) (2841:2841:2841))
        (PORT d[9] (2845:2845:2845) (2857:2857:2857))
        (PORT d[10] (2573:2573:2573) (2520:2520:2520))
        (PORT d[11] (2742:2742:2742) (2686:2686:2686))
        (PORT d[12] (2859:2859:2859) (2744:2744:2744))
        (PORT clk (2202:2202:2202) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2187:2187:2187))
        (PORT d[0] (2104:2104:2104) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2210:2210:2210))
        (PORT clk (2796:2796:2796) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2008:2008:2008))
        (PORT d[1] (2720:2720:2720) (2719:2719:2719))
        (PORT d[2] (2669:2669:2669) (2714:2714:2714))
        (PORT d[3] (2562:2562:2562) (2632:2632:2632))
        (PORT d[4] (2596:2596:2596) (2632:2632:2632))
        (PORT d[5] (2864:2864:2864) (2891:2891:2891))
        (PORT d[6] (3035:3035:3035) (3121:3121:3121))
        (PORT d[7] (2819:2819:2819) (2832:2832:2832))
        (PORT d[8] (2311:2311:2311) (2362:2362:2362))
        (PORT d[9] (2818:2818:2818) (2839:2839:2839))
        (PORT d[10] (2888:2888:2888) (2909:2909:2909))
        (PORT d[11] (2658:2658:2658) (2743:2743:2743))
        (PORT d[12] (3368:3368:3368) (3369:3369:3369))
        (PORT clk (2793:2793:2793) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2290:2290:2290))
        (PORT clk (2793:2793:2793) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2818:2818:2818))
        (PORT d[0] (2905:2905:2905) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2819:2819:2819))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3330:3330:3330))
        (PORT d[1] (3758:3758:3758) (3756:3756:3756))
        (PORT d[2] (2787:2787:2787) (2790:2790:2790))
        (PORT d[3] (3445:3445:3445) (3520:3520:3520))
        (PORT d[4] (3032:3032:3032) (3122:3122:3122))
        (PORT d[5] (2748:2748:2748) (2775:2775:2775))
        (PORT d[6] (3326:3326:3326) (3296:3296:3296))
        (PORT d[7] (3190:3190:3190) (3202:3202:3202))
        (PORT d[8] (2166:2166:2166) (2184:2184:2184))
        (PORT d[9] (2482:2482:2482) (2474:2474:2474))
        (PORT d[10] (3179:3179:3179) (3088:3088:3088))
        (PORT d[11] (2454:2454:2454) (2348:2348:2348))
        (PORT d[12] (2375:2375:2375) (2342:2342:2342))
        (PORT clk (2177:2177:2177) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (PORT d[0] (2051:2051:2051) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2123:2123:2123))
        (PORT clk (2313:2313:2313) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2890:2890:2890))
        (PORT d[1] (2912:2912:2912) (2956:2956:2956))
        (PORT d[2] (2892:2892:2892) (2955:2955:2955))
        (PORT d[3] (2822:2822:2822) (2840:2840:2840))
        (PORT d[4] (3013:3013:3013) (3115:3115:3115))
        (PORT d[5] (3160:3160:3160) (3203:3203:3203))
        (PORT d[6] (2665:2665:2665) (2738:2738:2738))
        (PORT d[7] (3091:3091:3091) (3118:3118:3118))
        (PORT d[8] (3076:3076:3076) (3083:3083:3083))
        (PORT d[9] (3313:3313:3313) (3295:3295:3295))
        (PORT d[10] (2948:2948:2948) (3020:3020:3020))
        (PORT d[11] (3154:3154:3154) (3195:3195:3195))
        (PORT d[12] (3004:3004:3004) (3008:3008:3008))
        (PORT clk (2310:2310:2310) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2589:2589:2589))
        (PORT clk (2310:2310:2310) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2295:2295:2295))
        (PORT d[0] (3245:3245:3245) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3304:3304:3304))
        (PORT d[1] (3608:3608:3608) (3537:3537:3537))
        (PORT d[2] (3585:3585:3585) (3680:3680:3680))
        (PORT d[3] (3437:3437:3437) (3526:3526:3526))
        (PORT d[4] (2672:2672:2672) (2758:2758:2758))
        (PORT d[5] (2872:2872:2872) (2930:2930:2930))
        (PORT d[6] (4380:4380:4380) (4391:4391:4391))
        (PORT d[7] (3193:3193:3193) (3199:3199:3199))
        (PORT d[8] (3118:3118:3118) (3131:3131:3131))
        (PORT d[9] (3211:3211:3211) (3211:3211:3211))
        (PORT d[10] (3114:3114:3114) (3122:3122:3122))
        (PORT d[11] (3041:3041:3041) (3101:3101:3101))
        (PORT d[12] (3209:3209:3209) (3226:3226:3226))
        (PORT clk (2188:2188:2188) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (PORT d[0] (2349:2349:2349) (2352:2352:2352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1491:1491:1491))
        (PORT clk (2324:2324:2324) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2364:2364:2364))
        (PORT d[1] (2575:2575:2575) (2608:2608:2608))
        (PORT d[2] (2868:2868:2868) (2917:2917:2917))
        (PORT d[3] (2437:2437:2437) (2449:2449:2449))
        (PORT d[4] (2467:2467:2467) (2468:2468:2468))
        (PORT d[5] (2728:2728:2728) (2752:2752:2752))
        (PORT d[6] (2258:2258:2258) (2321:2321:2321))
        (PORT d[7] (2698:2698:2698) (2726:2726:2726))
        (PORT d[8] (2826:2826:2826) (2863:2863:2863))
        (PORT d[9] (2764:2764:2764) (2775:2775:2775))
        (PORT d[10] (2737:2737:2737) (2748:2748:2748))
        (PORT d[11] (2885:2885:2885) (2930:2930:2930))
        (PORT d[12] (3061:3061:3061) (3082:3082:3082))
        (PORT clk (2321:2321:2321) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2329:2329:2329))
        (PORT clk (2321:2321:2321) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2308:2308:2308))
        (PORT d[0] (2937:2937:2937) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3241:3241:3241))
        (PORT d[1] (3644:3644:3644) (3606:3606:3606))
        (PORT d[2] (3043:3043:3043) (3154:3154:3154))
        (PORT d[3] (3007:3007:3007) (3067:3067:3067))
        (PORT d[4] (3073:3073:3073) (3050:3050:3050))
        (PORT d[5] (2435:2435:2435) (2458:2458:2458))
        (PORT d[6] (3392:3392:3392) (3395:3395:3395))
        (PORT d[7] (3277:3277:3277) (3310:3310:3310))
        (PORT d[8] (2574:2574:2574) (2612:2612:2612))
        (PORT d[9] (2845:2845:2845) (2859:2859:2859))
        (PORT d[10] (3077:3077:3077) (3050:3050:3050))
        (PORT d[11] (2676:2676:2676) (2727:2727:2727))
        (PORT d[12] (2895:2895:2895) (2828:2828:2828))
        (PORT clk (2185:2185:2185) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2170:2170:2170))
        (PORT d[0] (2212:2212:2212) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (2230:2230:2230))
        (PORT datab (2939:2939:2939) (2946:2946:2946))
        (PORT datac (3656:3656:3656) (3652:3652:3652))
        (PORT datad (1508:1508:1508) (1406:1406:1406))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1292:1292:1292))
        (PORT datab (1659:1659:1659) (1484:1484:1484))
        (PORT datac (2977:2977:2977) (2978:2978:2978))
        (PORT datad (1191:1191:1191) (1110:1110:1110))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3765:3765:3765) (3830:3830:3830))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1231:1231:1231) (1153:1153:1153))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (296:296:296) (352:352:352))
        (PORT datac (4586:4586:4586) (4280:4280:4280))
        (PORT datad (244:244:244) (276:276:276))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (667:667:667))
        (PORT datab (697:697:697) (692:692:692))
        (PORT datac (954:954:954) (932:932:932))
        (PORT datad (673:673:673) (666:666:666))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (388:388:388))
        (PORT datac (255:255:255) (330:330:330))
        (PORT datad (876:876:876) (808:808:808))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (272:272:272))
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (243:243:243) (269:269:269))
        (PORT datac (210:210:210) (238:238:238))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4983:4983:4983) (4738:4738:4738))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (268:268:268))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5489:5489:5489) (5281:5281:5281))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1679:1679:1679))
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3221:3221:3221) (3055:3055:3055))
        (PORT datab (2872:2872:2872) (2877:2877:2877))
        (PORT datac (2358:2358:2358) (2278:2278:2278))
        (PORT datad (2137:2137:2137) (2089:2089:2089))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3221:3221:3221) (3056:3056:3056))
        (PORT datab (2872:2872:2872) (2877:2877:2877))
        (PORT datac (2358:2358:2358) (2277:2277:2277))
        (PORT datad (2137:2137:2137) (2089:2089:2089))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3223:3223:3223) (3058:3058:3058))
        (PORT datab (2869:2869:2869) (2874:2874:2874))
        (PORT datac (2356:2356:2356) (2275:2275:2275))
        (PORT datad (2136:2136:2136) (2088:2088:2088))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3223:3223:3223) (3057:3057:3057))
        (PORT datab (2870:2870:2870) (2875:2875:2875))
        (PORT datac (2357:2357:2357) (2276:2276:2276))
        (PORT datad (2137:2137:2137) (2089:2089:2089))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3227:3227:3227) (3063:3063:3063))
        (PORT datab (2864:2864:2864) (2867:2867:2867))
        (PORT datac (2351:2351:2351) (2269:2269:2269))
        (PORT datad (2134:2134:2134) (2086:2086:2086))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3220:3220:3220) (3055:3055:3055))
        (PORT datab (2873:2873:2873) (2878:2878:2878))
        (PORT datac (2359:2359:2359) (2279:2279:2279))
        (PORT datad (2138:2138:2138) (2089:2089:2089))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3226:3226:3226) (3061:3061:3061))
        (PORT datab (2865:2865:2865) (2869:2869:2869))
        (PORT datac (2352:2352:2352) (2271:2271:2271))
        (PORT datad (2135:2135:2135) (2086:2086:2086))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1814:1814:1814))
        (PORT datab (1775:1775:1775) (1672:1672:1672))
        (PORT datac (1899:1899:1899) (1770:1770:1770))
        (PORT datad (1320:1320:1320) (1310:1310:1310))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1813:1813:1813))
        (PORT datab (1776:1776:1776) (1673:1673:1673))
        (PORT datac (1898:1898:1898) (1769:1769:1769))
        (PORT datad (1319:1319:1319) (1309:1309:1309))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1908:1908:1908) (1803:1803:1803))
        (PORT datab (1785:1785:1785) (1684:1684:1684))
        (PORT datac (1889:1889:1889) (1758:1758:1758))
        (PORT datad (1310:1310:1310) (1299:1299:1299))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1810:1810:1810))
        (PORT datab (1778:1778:1778) (1676:1676:1676))
        (PORT datac (1896:1896:1896) (1766:1766:1766))
        (PORT datad (1316:1316:1316) (1306:1306:1306))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1911:1911:1911) (1806:1806:1806))
        (PORT datab (1782:1782:1782) (1681:1681:1681))
        (PORT datac (1891:1891:1891) (1761:1761:1761))
        (PORT datad (1312:1312:1312) (1302:1302:1302))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1805:1805:1805))
        (PORT datab (1783:1783:1783) (1681:1681:1681))
        (PORT datac (1891:1891:1891) (1760:1760:1760))
        (PORT datad (1311:1311:1311) (1301:1301:1301))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1810:1810:1810))
        (PORT datab (1779:1779:1779) (1677:1677:1677))
        (PORT datac (1895:1895:1895) (1765:1765:1765))
        (PORT datad (1316:1316:1316) (1305:1305:1305))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2218:2218:2218) (2101:2101:2101))
        (PORT datab (1679:1679:1679) (1682:1682:1682))
        (PORT datac (2205:2205:2205) (2065:2065:2065))
        (PORT datad (2233:2233:2233) (2100:2100:2100))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2099:2099:2099))
        (PORT datab (1677:1677:1677) (1679:1679:1679))
        (PORT datac (2208:2208:2208) (2068:2068:2068))
        (PORT datad (2234:2234:2234) (2102:2102:2102))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2215:2215:2215) (2097:2097:2097))
        (PORT datab (1674:1674:1674) (1676:1676:1676))
        (PORT datac (2211:2211:2211) (2071:2071:2071))
        (PORT datad (2236:2236:2236) (2103:2103:2103))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2219:2219:2219) (2102:2102:2102))
        (PORT datab (1680:1680:1680) (1683:1683:1683))
        (PORT datac (2203:2203:2203) (2062:2062:2062))
        (PORT datad (2232:2232:2232) (2099:2099:2099))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2102:2102:2102))
        (PORT datab (1681:1681:1681) (1684:1684:1684))
        (PORT datac (2202:2202:2202) (2062:2062:2062))
        (PORT datad (2232:2232:2232) (2099:2099:2099))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2216:2216:2216) (2098:2098:2098))
        (PORT datab (1676:1676:1676) (1678:1678:1678))
        (PORT datac (2209:2209:2209) (2069:2069:2069))
        (PORT datad (2235:2235:2235) (2102:2102:2102))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2096:2096:2096))
        (PORT datab (1673:1673:1673) (1675:1675:1675))
        (PORT datac (2212:2212:2212) (2072:2072:2072))
        (PORT datad (2236:2236:2236) (2104:2104:2104))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3764:3764:3764))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2705:2705:2705) (2694:2694:2694))
        (PORT ena (2637:2637:2637) (2457:2457:2457))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1469:1469:1469))
        (PORT datab (1250:1250:1250) (1197:1197:1197))
        (PORT datac (1481:1481:1481) (1418:1418:1418))
        (PORT datad (1497:1497:1497) (1420:1420:1420))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1472:1472:1472))
        (PORT datab (1253:1253:1253) (1200:1200:1200))
        (PORT datac (1479:1479:1479) (1416:1416:1416))
        (PORT datad (1498:1498:1498) (1421:1421:1421))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1470:1470:1470))
        (PORT datab (1250:1250:1250) (1197:1197:1197))
        (PORT datac (1480:1480:1480) (1417:1417:1417))
        (PORT datad (1497:1497:1497) (1420:1420:1420))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1476:1476:1476))
        (PORT datab (1255:1255:1255) (1203:1203:1203))
        (PORT datac (1476:1476:1476) (1412:1412:1412))
        (PORT datad (1500:1500:1500) (1423:1423:1423))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1474:1474:1474))
        (PORT datab (1254:1254:1254) (1201:1201:1201))
        (PORT datac (1477:1477:1477) (1414:1414:1414))
        (PORT datad (1499:1499:1499) (1422:1422:1422))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1474:1474:1474))
        (PORT datab (1254:1254:1254) (1202:1202:1202))
        (PORT datac (1477:1477:1477) (1414:1414:1414))
        (PORT datad (1499:1499:1499) (1422:1422:1422))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1472:1472:1472))
        (PORT datab (1252:1252:1252) (1199:1199:1199))
        (PORT datac (1479:1479:1479) (1416:1416:1416))
        (PORT datad (1498:1498:1498) (1421:1421:1421))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
