--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Programme\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml vga.twx vga.ncd -o vga.twr vga.pcf -ucf constraints.ucf

Design file:              vga.ncd
Physical constraint file: vga.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ram_data<0> |    1.657(R)|    0.143(R)|clk_BUFGP         |   0.000|
ram_data<1> |    1.979(R)|   -0.115(R)|clk_BUFGP         |   0.000|
ram_data<2> |    1.789(R)|    0.037(R)|clk_BUFGP         |   0.000|
ram_data<3> |    2.563(R)|   -0.582(R)|clk_BUFGP         |   0.000|
ram_data<4> |    2.695(R)|   -0.688(R)|clk_BUFGP         |   0.000|
ram_data<5> |    2.064(R)|   -0.183(R)|clk_BUFGP         |   0.000|
reset       |    6.846(R)|   -3.059(R)|clk_BUFGP         |   0.000|
switches<2> |    5.535(R)|   -0.580(R)|clk_BUFGP         |   0.000|
switches<3> |    5.528(R)|   -0.947(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
blue         |   11.831(R)|clk_BUFGP         |   0.000|
green        |   11.683(R)|clk_BUFGP         |   0.000|
ram_addr<0>  |    9.923(R)|clk_BUFGP         |   0.000|
ram_addr<1>  |   10.093(R)|clk_BUFGP         |   0.000|
ram_addr<2>  |    9.676(R)|clk_BUFGP         |   0.000|
ram_addr<3>  |    9.740(R)|clk_BUFGP         |   0.000|
ram_addr<4>  |    9.850(R)|clk_BUFGP         |   0.000|
ram_addr<5>  |    9.761(R)|clk_BUFGP         |   0.000|
ram_addr<6>  |   10.703(R)|clk_BUFGP         |   0.000|
ram_addr<7>  |   10.476(R)|clk_BUFGP         |   0.000|
ram_addr<8>  |   10.844(R)|clk_BUFGP         |   0.000|
ram_addr<9>  |   11.096(R)|clk_BUFGP         |   0.000|
ram_addr<10> |   10.577(R)|clk_BUFGP         |   0.000|
ram_addr<11> |   10.915(R)|clk_BUFGP         |   0.000|
ram_addr<12> |   10.727(R)|clk_BUFGP         |   0.000|
ram_addr<13> |   10.035(R)|clk_BUFGP         |   0.000|
ram_addr<14> |   10.134(R)|clk_BUFGP         |   0.000|
ram_addr<15> |    9.999(R)|clk_BUFGP         |   0.000|
ram_addr<16> |   10.414(R)|clk_BUFGP         |   0.000|
ram_addr<17> |    9.721(R)|clk_BUFGP         |   0.000|
ram_data<0>  |   11.008(R)|clk_BUFGP         |   0.000|
ram_data<1>  |   10.760(R)|clk_BUFGP         |   0.000|
ram_data<2>  |   10.383(R)|clk_BUFGP         |   0.000|
ram_data<3>  |   11.995(R)|clk_BUFGP         |   0.000|
ram_data<4>  |   11.657(R)|clk_BUFGP         |   0.000|
ram_data<5>  |   10.391(R)|clk_BUFGP         |   0.000|
ram_lowerbyte|    8.378(R)|clk_BUFGP         |   0.000|
ram_upperbyte|    9.467(R)|clk_BUFGP         |   0.000|
ram_write    |   10.022(R)|clk_BUFGP         |   0.000|
red          |   11.902(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.243|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 03 12:41:31 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 86 MB



