// Seed: 2958234878
module module_0 (
    input  wor   id_0
    , id_6,
    input  tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  assign id_2 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    output wor id_7
);
  parameter id_9 = -1;
  assign id_7 = id_1;
  always @(posedge id_3 or 1) #id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_1,
      id_0
  );
endmodule
