/dts-v1/;
// magic:		0xd00dfeed
// totalsize:		0x17cd8 (97496)
// off_dt_struct:	0x38
// off_dt_strings:	0x16ee0
// off_mem_rsvmap:	0x28
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0
// size_dt_strings:	0xdf8
// size_dt_struct:	0x16ea8

/ {
    #address-cells = <0x00000001>;
    #size-cells = <0x00000001>;
    compatible = "rockchip,rk3288";
    rockchip,sram = <0x00000001>;
    interrupt-parent = <0x00000002>;
    chosen {
    };
    aliases {
        serial0 = "/serial@ff180000";
        serial1 = "/serial@ff190000";
        serial2 = "/serial@ff690000";
        serial3 = "/serial@ff1b0000";
        serial4 = "/serial@ff1c0000";
        i2c0 = "/i2c@ff650000";
        i2c1 = "/i2c@ff140000";
        i2c2 = "/i2c@ff660000";
        i2c3 = "/i2c@ff150000";
        i2c4 = "/i2c@ff160000";
        i2c5 = "/i2c@ff170000";
        lcdc0 = "/lcdc@ff930000";
        lcdc1 = "/lcdc@ff940000";
        spi0 = "/spi@ff110000";
        spi1 = "/spi@ff120000";
        spi2 = "/spi@ff130000";
    };
    memory {
        device_type = "memory";
        reg = <0x00000000 0x70696e63>;
    };
    pinctrl@ff770000 {
        compatible = "rockchip,rk3288-pinctrl";
        reg = <0xff770000 0xff7701c0 0x000000b6 0x76000000 0x00000001 0x00000001>;
        reg-names = "base", "pull", "drv";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges;
        init-gpios = <0x00000003 0x00000009 0x00000000 0x37353030 0x0000001b 0x3238382d 0x00000003 0x00000100 0x0000000c>;
        gpio0@ff750000 {
            compatible = "rockchip,rk3288-gpio-bank0";
            reg = <0xff750000 0xff730064 0x00000003 0x006d7578 0x62616e6b 0x00000003 0x00000051 0x000000dd>;
            reg-names = "base", "mux_bank0", "pull_bank0", "drv_bank0";
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000006 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000095>;
            phandle = <0x00000095>;
        };
        gpio1@ff780000 {
            compatible = "rockchip,gpio-bank";
            reg = <0xff780000 0x000000d2>;
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000007 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
        };
        gpio2@ff790000 {
            compatible = "rockchip,gpio-bank";
            reg = <0xff790000 0x000000d2>;
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000007 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000096>;
            phandle = <0x00000096>;
        };
        gpio3@ff7a0000 {
            compatible = "rockchip,gpio-bank";
            reg = <0xff7a0000 0x000000d2>;
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000007 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
        };
        gpio4@ff7b0000 {
            compatible = "rockchip,gpio-bank";
            reg = <0xff7b0000 0x000000d2>;
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000007 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000005>;
            phandle = <0x00000005>;
        };
        gpio5@ff7c0000 {
            compatible = "rockchip,gpio-bank";
            reg = <0xff7c0000 0x000000d2>;
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000007 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
        };
        gpio6@ff7d0000 {
            compatible = "rockchip,gpio-bank";
            reg = <0xff7d0000 0x000000d2>;
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000007 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000081>;
            phandle = <0x00000081>;
        };
        gpio7@ff7e0000 {
            compatible = "rockchip,gpio-bank";
            reg = <0xff7e0000 0x000000d2>;
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000007 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000004>;
            phandle = <0x00000004>;
        };
        gpio8@ff7f0000 {
            compatible = "rockchip,gpio-bank";
            reg = <0xff7f0000 0x000000d2>;
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000007 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000003>;
            phandle = <0x00000003>;
        };
        gpio15@ff7f2000 {
            compatible = "rockchip,gpio-bank";
            reg = <0xff7f2000 0x000000d2>;
            interrupts = <0x00000000 0x00000008 0x00000003>;
            clocks = <0x00000007 0x000000e4>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
        };
        pcfg_pull_up {
            bias-pull-up;
        };
        pcfg_pull_down {
            bias-pull-down;
        };
        pcfg_pull_none {
            bias-disable;
        };
        gpio4_uart0 {
            uart0-xfer {
                rockchip,pins = <0x00004c01 0x0000016b>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x0000009f>;
                phandle = <0x0000009f>;
            };
            uart0-cts {
                rockchip,pins = <0x00004c21>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000a0>;
                phandle = <0x000000a0>;
            };
            uart0-rts {
                rockchip,pins = <0x00004c31>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000111>;
                phandle = <0x00000111>;
            };
            uart0-rts-gpio {
                rockchip,pins = <0x00004c30>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000112>;
                phandle = <0x00000112>;
            };
        };
        gpio5_uart1 {
            uart1-xfer {
                rockchip,pins = <0x00005b01 0x0000016b>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000a2>;
                phandle = <0x000000a2>;
            };
            uart1-cts {
                rockchip,pins = <0x00005b21>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000a3>;
                phandle = <0x000000a3>;
            };
            uart1-rts {
                rockchip,pins = <0x00005b31>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000a4>;
                phandle = <0x000000a4>;
            };
            uart1-rts-gpio {
                rockchip,pins = <0x00005b30>;
                rockchip,drive = <0x00000000>;
            };
        };
        gpio7_uart2 {
            uart2-xfer {
                rockchip,pins = <0x00007c61 0x0000016b>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000a8>;
                phandle = <0x000000a8>;
            };
        };
        gpio7_uart3 {
            uart3-xfer {
                rockchip,pins = <0x00007a71 0x0000016b>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000aa>;
                phandle = <0x000000aa>;
            };
            uart3-cts {
                rockchip,pins = <0x00007b11>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000ab>;
                phandle = <0x000000ab>;
            };
            uart3-rts {
                rockchip,pins = <0x00007b21>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000ac>;
                phandle = <0x000000ac>;
            };
        };
        gpio5_uart4 {
            uart4-xfer {
                rockchip,pins = <0x00005b73 0x0000016b>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000ae>;
                phandle = <0x000000ae>;
            };
            uart4-cts {
                rockchip,pins = <0x00005b43>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000af>;
                phandle = <0x000000af>;
            };
            uart4-rts {
                rockchip,pins = <0x00005b53>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000b0>;
                phandle = <0x000000b0>;
            };
        };
        gpio0_i2c0 {
            i2c0-sda {
                rockchip,pins = <0x00000b71>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000b7>;
                phandle = <0x000000b7>;
            };
            i2c0-scl {
                rockchip,pins = <0x00000c01>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000b8>;
                phandle = <0x000000b8>;
            };
            i2c0-gpio {
                rockchip,pins = <0x00000b70 0x00000179>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000b9>;
                phandle = <0x000000b9>;
            };
        };
        gpio8_i2c1 {
            i2c1-sda {
                rockchip,pins = <0x00008a41>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000ba>;
                phandle = <0x000000ba>;
            };
            i2c1-scl {
                rockchip,pins = <0x00008a51>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000bb>;
                phandle = <0x000000bb>;
            };
            i2c1-gpio {
                rockchip,pins = <0x00008a40 0x00000179>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000bc>;
                phandle = <0x000000bc>;
            };
        };
        gpio6_i2c2 {
            i2c2-sda {
                rockchip,pins = <0x00006b11>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000bd>;
                phandle = <0x000000bd>;
            };
            i2c2-scl {
                rockchip,pins = <0x00006b21>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000be>;
                phandle = <0x000000be>;
            };
            i2c2-gpio {
                rockchip,pins = <0x00006b10 0x00000179>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000bf>;
                phandle = <0x000000bf>;
            };
        };
        gpio2_i2c3 {
            i2c3-sda {
                rockchip,pins = <0x00002c11>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000c0>;
                phandle = <0x000000c0>;
            };
            i2c3-scl {
                rockchip,pins = <0x00002c01>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000c1>;
                phandle = <0x000000c1>;
            };
            i2c3-gpio {
                rockchip,pins = <0x00002c10 0x00000179>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000c2>;
                phandle = <0x000000c2>;
            };
        };
        gpio7_i2c4 {
            i2c4-sda {
                rockchip,pins = <0x00007c11>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000c3>;
                phandle = <0x000000c3>;
            };
            i2c4-scl {
                rockchip,pins = <0x00007c21>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000c4>;
                phandle = <0x000000c4>;
            };
            i2c4-gpio {
                rockchip,pins = <0x00007c10 0x00000179>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000c5>;
                phandle = <0x000000c5>;
            };
        };
        gpio7_i2c5 {
            i2c5-sda {
                rockchip,pins = <0x00007c32>;
                rockchip,pull = <0x00000000>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000c6>;
                phandle = <0x000000c6>;
            };
            i2c5-scl {
                rockchip,pins = <0x00007c42>;
                rockchip,pull = <0x00000000>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000c7>;
                phandle = <0x000000c7>;
            };
            i2c5-gpio {
                rockchip,pins = <0x00007c30 0x00000179>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000c8>;
                phandle = <0x000000c8>;
            };
        };
        gpio5_spi0 {
            spi0-txd {
                rockchip,pins = <0x00005b61>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x0000008b>;
                phandle = <0x0000008b>;
            };
            spi0-rxd {
                rockchip,pins = <0x00005b71>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x0000008c>;
                phandle = <0x0000008c>;
            };
            spi0-clk {
                rockchip,pins = <0x00005b41>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x0000008d>;
                phandle = <0x0000008d>;
            };
            spi0-cs0 {
                rockchip,pins = <0x00005b51>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x0000008e>;
                phandle = <0x0000008e>;
            };
            spi0-cs1 {
                rockchip,pins = <0x00005c01>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x0000008f>;
                phandle = <0x0000008f>;
            };
        };
        gpio7_spi1 {
            spi1-txd {
                rockchip,pins = <0x00007b72>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000091>;
                phandle = <0x00000091>;
            };
            spi1-rxd {
                rockchip,pins = <0x00007b62>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000092>;
                phandle = <0x00000092>;
            };
            spi1-clk {
                rockchip,pins = <0x00007b42>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000093>;
                phandle = <0x00000093>;
            };
            spi1-cs0 {
                rockchip,pins = <0x00007b52>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000094>;
                phandle = <0x00000094>;
            };
        };
        gpio8_spi2 {
            spi2-txd {
                rockchip,pins = <0x00008b11>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000097>;
                phandle = <0x00000097>;
            };
            spi2-rxd {
                rockchip,pins = <0x00008b01>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000098>;
                phandle = <0x00000098>;
            };
            spi2-clk {
                rockchip,pins = <0x00008a61>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000099>;
                phandle = <0x00000099>;
            };
            spi2-cs0 {
                rockchip,pins = <0x00008a71>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x0000009a>;
                phandle = <0x0000009a>;
            };
            spi2-cs1 {
                rockchip,pins = <0x00008a31>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x0000009b>;
                phandle = <0x0000009b>;
            };
        };
        gpio6_i2s {
            i2s-mclk {
                rockchip,pins = <0x00006b01>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d0>;
                phandle = <0x000000d0>;
            };
            i2s-sclk {
                rockchip,pins = <0x00006a01>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d1>;
                phandle = <0x000000d1>;
            };
            i2s-lrckrx {
                rockchip,pins = <0x00006a11>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d2>;
                phandle = <0x000000d2>;
            };
            i2s-lrcktx {
                rockchip,pins = <0x00006a21>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d3>;
                phandle = <0x000000d3>;
            };
            i2s-sdo0 {
                rockchip,pins = <0x00006a41>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d5>;
                phandle = <0x000000d5>;
            };
            i2s-sdo1 {
                rockchip,pins = <0x00006a51>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d6>;
                phandle = <0x000000d6>;
            };
            i2s-sdo2 {
                rockchip,pins = <0x00006a61>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d7>;
                phandle = <0x000000d7>;
            };
            i2s-sdo3 {
                rockchip,pins = <0x00006a71>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d8>;
                phandle = <0x000000d8>;
            };
            i2s-sdi {
                rockchip,pins = <0x00006a31>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d4>;
                phandle = <0x000000d4>;
            };
            i2s-gpio {
                rockchip,pins = <0x00006b00 0x00006a40 0x00006a30 0x00000000 0x000000d9 0x000000d9 0x6770696f 0x6c636463 0x00000010>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000d9>;
                phandle = <0x000000d9>;
            };
        };
        gpio1_lcdc0 {
            lcdc0-lcdc {
                rockchip,pins = <0x00001d31 0x00000003 0x00000003 0x00000003>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000cd>;
                phandle = <0x000000cd>;
            };
            lcdc0-gpio {
                rockchip,pins = <0x00001d30 0x00000003 0x00000003 0x00000003>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000ce>;
                phandle = <0x000000ce>;
            };
        };
        gpio6_spdif {
            spdif-tx {
                rockchip,pins = <0x00006b31>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000da>;
                phandle = <0x000000da>;
            };
            spdif-gpio {
                rockchip,pins = <0x00006b30>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000db>;
                phandle = <0x000000db>;
            };
        };
        gpio7_pwm {
            vop0-pwm {
                rockchip,pins = <0x00007a02>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000dd>;
                phandle = <0x000000dd>;
            };
            vop1-pwm {
                rockchip,pins = <0x00007a03>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000dc>;
                phandle = <0x000000dc>;
            };
            pwm0 {
                rockchip,pins = <0x00007a01>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000de>;
                phandle = <0x000000de>;
            };
            pwm1 {
                rockchip,pins = <0x00007a11>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000df>;
                phandle = <0x000000df>;
            };
            pwm2 {
                rockchip,pins = <0x00007c63>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000e0>;
                phandle = <0x000000e0>;
            };
            pwm3 {
                rockchip,pins = <0x00007c73>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000e1>;
                phandle = <0x000000e1>;
            };
        };
        gpio3_emmc0 {
            emmc0-clk {
                rockchip,pins = <0x00003c22>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000002>;
            };
            emmc0-cmd {
                rockchip,pins = <0x00003c02>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000002>;
            };
            emmc0-rstnout {
                rockchip,pins = <0x00003c12>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000002>;
            };
            emmc0-pwr {
                rockchip,pins = <0x00003b12>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
            };
            emmc0-bus-width1 {
                rockchip,pins = <0x00003a02>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000002>;
            };
            emmc0-bus-width4 {
                rockchip,pins = <0x00003a02 0x00000003 0x00000003 0x00000002>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000002>;
            };
        };
        gpio6_sdmmc0 {
            sdmmc0-clk {
                rockchip,pins = <0x00006c41>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000001>;
                linux,phandle = <0x0000007c>;
                phandle = <0x0000007c>;
            };
            sdmmc0-cmd {
                rockchip,pins = <0x00006c51>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000001>;
                linux,phandle = <0x0000007d>;
                phandle = <0x0000007d>;
            };
            sdmmc0-dectn {
                rockchip,pins = <0x00006c61>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000001>;
                linux,phandle = <0x0000007e>;
                phandle = <0x0000007e>;
            };
            sdmmc0-bus-width1 {
                rockchip,pins = <0x00006c01>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000001>;
            };
            sdmmc0-bus-width4 {
                rockchip,pins = <0x00006c01 0x00000003 0x00000003 0x00000003>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000001>;
                linux,phandle = <0x0000007f>;
                phandle = <0x0000007f>;
            };
            sdmmc0_gpio {
                rockchip,pins = <0x00006c40 0x00006c10 0x00000004 0x00000004 0x00000004 0x00000004 0x00000002>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000001>;
                linux,phandle = <0x00000080>;
                phandle = <0x00000080>;
            };
        };
        gpio4_sdio0 {
            sdio0_clk {
                rockchip,pins = <0x00004d11>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000001>;
                linux,phandle = <0x00000083>;
                phandle = <0x00000083>;
            };
            sdio0_cmd {
                rockchip,pins = <0x00004d01>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000001>;
                linux,phandle = <0x00000084>;
                phandle = <0x00000084>;
            };
            sdio0-dectn {
                rockchip,pins = <0x00004d21>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000000>;
            };
            sdio0_wrprt {
                rockchip,pins = <0x00004d31>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000085>;
                phandle = <0x00000085>;
            };
            sdio0-pwren {
                rockchip,pins = <0x00004d41>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000086>;
                phandle = <0x00000086>;
            };
            sdio0-bkpwr {
                rockchip,pins = <0x00004d51>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000087>;
                phandle = <0x00000087>;
            };
            sdio0-intn {
                rockchip,pins = <0x00004d61>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x00000088>;
                phandle = <0x00000088>;
            };
            sdio0-bus-width1 {
                rockchip,pins = <0x00004c41>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000001>;
            };
            sdio0-bus-width4 {
                rockchip,pins = <0x00004c41 0x00000003 0x00000003 0x00000003>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000001>;
                linux,phandle = <0x00000089>;
                phandle = <0x00000089>;
            };
            sdio0-all-gpio {
                rockchip,pins = <0x00004d10 0x00004d40 0x00004c50 0x00000004 0x00000004 0x00000004 0x00000004 0x00000002 0x73000000 0x00000003 0x00000003>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000001>;
                linux,phandle = <0x0000008a>;
                phandle = <0x0000008a>;
            };
        };
        gpio2_gps {
            gps-mag {
                rockchip,pins = <0x00007a72>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
            };
            gps-sig {
                rockchip,pins = <0x00007b02>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
            };
            gps-rfclk {
                rockchip,pins = <0x00007b12>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
            };
        };
        gpio4_gmac {
            mac-clk {
                rockchip,pins = <0x00004a33>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000003>;
                linux,phandle = <0x000000e5>;
                phandle = <0x000000e5>;
            };
            mac-txpins {
                rockchip,pins = <0x00003d43 0x00004a43 0x0000016b 0x00000179 0x00000126 0x0000012c>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000003>;
                linux,phandle = <0x000000e6>;
                phandle = <0x000000e6>;
            };
            mac-rxpins {
                rockchip,pins = <0x00003d63 0x00004a13 0x00000003 0x00000003 0x00000003 0x00000003 0x00000002 0x00000003>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000003>;
                linux,phandle = <0x000000e7>;
                phandle = <0x000000e7>;
            };
            mac-crs {
                rockchip,pins = <0x00004a73>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000003>;
            };
            mac-mdpins {
                rockchip,pins = <0x00004a53 0x0000016b>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000003>;
                linux,phandle = <0x000000e8>;
                phandle = <0x000000e8>;
            };
        };
        gpio7_cec {
            hdmi-cec {
                rockchip,pins = <0x00007c02>;
                rockchip,pull = <0x00000000>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000cb>;
                phandle = <0x000000cb>;
            };
            hdmi-cec-gpio {
                rockchip,pins = <0x00007c00>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
            };
        };
        vol_domain {
            lcdc-vcc {
                rockchip,pins = <0x0000fa00>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x000000f2>;
                phandle = <0x000000f2>;
            };
            dvp-vcc {
                rockchip,pins = <0x0000fa10>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x000000f5>;
                phandle = <0x000000f5>;
            };
            flash0-vcc {
                rockchip,pins = <0x0000fa20>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x000000f8>;
                phandle = <0x000000f8>;
            };
            flash1-vcc {
                rockchip,pins = <0x0000fa30>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x000000fb>;
                phandle = <0x000000fb>;
            };
            wifi-vcc {
                rockchip,pins = <0x0000fa40>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x000000fe>;
                phandle = <0x000000fe>;
            };
            bb-vcc {
                rockchip,pins = <0x0000fa50>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x00000101>;
                phandle = <0x00000101>;
            };
            audio-vcc {
                rockchip,pins = <0x0000fa60>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x00000104>;
                phandle = <0x00000104>;
            };
            sdcard-vcc {
                rockchip,pins = <0x0000fa70>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x0000010d>;
                phandle = <0x0000010d>;
            };
            gpio30-vcc {
                rockchip,pins = <0x0000fb00>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x00000107>;
                phandle = <0x00000107>;
            };
            gpio1830-vcc {
                rockchip,pins = <0x0000fb10>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x0000010a>;
                phandle = <0x0000010a>;
            };
            lcdc-vcc-18 {
                rockchip,pins = <0x0000fa00>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x000000f3>;
                phandle = <0x000000f3>;
            };
            dvp-vcc-18 {
                rockchip,pins = <0x0000fa10>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x000000f6>;
                phandle = <0x000000f6>;
            };
            flash0-vcc-18 {
                rockchip,pins = <0x0000fa20>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x000000f9>;
                phandle = <0x000000f9>;
            };
            flash1-vcc-18 {
                rockchip,pins = <0x0000fa30>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x000000fc>;
                phandle = <0x000000fc>;
            };
            wifi-vcc-18 {
                rockchip,pins = <0x0000fa40>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x000000ff>;
                phandle = <0x000000ff>;
            };
            bb-vcc-18 {
                rockchip,pins = <0x0000fa50>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x00000102>;
                phandle = <0x00000102>;
            };
            audio-vcc-18 {
                rockchip,pins = <0x0000fa60>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x00000105>;
                phandle = <0x00000105>;
            };
            sdcard-vcc-18 {
                rockchip,pins = <0x0000fa70>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x0000010e>;
                phandle = <0x0000010e>;
            };
            gpio30-vcc-18 {
                rockchip,pins = <0x0000fb00>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x00000108>;
                phandle = <0x00000108>;
            };
            gpio1830-vcc-18 {
                rockchip,pins = <0x0000fb10>;
                rockchip,voltage = <0x00000001>;
                linux,phandle = <0x0000010b>;
                phandle = <0x0000010b>;
            };
            lcdc-vcc-33 {
                rockchip,pins = <0x0000fa00>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x000000f4>;
                phandle = <0x000000f4>;
            };
            dvp-vcc-33 {
                rockchip,pins = <0x0000fa10>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x000000f7>;
                phandle = <0x000000f7>;
            };
            flash0-vcc-33 {
                rockchip,pins = <0x0000fa20>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x000000fa>;
                phandle = <0x000000fa>;
            };
            flash1-vcc-33 {
                rockchip,pins = <0x0000fa30>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x000000fd>;
                phandle = <0x000000fd>;
            };
            wifi-vcc-33 {
                rockchip,pins = <0x0000fa40>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x00000100>;
                phandle = <0x00000100>;
            };
            bb-vcc-33 {
                rockchip,pins = <0x0000fa50>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x00000103>;
                phandle = <0x00000103>;
            };
            audio-vcc-33 {
                rockchip,pins = <0x0000fa60>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x00000106>;
                phandle = <0x00000106>;
            };
            sdcard-vcc-33 {
                rockchip,pins = <0x0000fa70>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x0000010f>;
                phandle = <0x0000010f>;
            };
            gpio30-vcc-33 {
                rockchip,pins = <0x0000fb00>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x00000109>;
                phandle = <0x00000109>;
            };
            gpio1830-vcc-33 {
                rockchip,pins = <0x0000fb10>;
                rockchip,voltage = <0x00000000>;
                linux,phandle = <0x0000010c>;
                phandle = <0x0000010c>;
            };
        };
        isp_pin {
            isp_mipi {
                rockchip,pins = <0x00002b31>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000eb>;
                phandle = <0x000000eb>;
            };
            isp_dvp_d2d9 {
                rockchip,pins = <0x00002a01 0x00002a41 0x00002b01 0x00000003 0x00000003 0x00000003 0x00000003 0x00000002 0x00000000 0x00002b41 0x0000016b 0x00000179>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000ec>;
                phandle = <0x000000ec>;
            };
            isp_d0d1 {
                rockchip,pins = <0x00002b41 0x0000016b>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000ed>;
                phandle = <0x000000ed>;
            };
            isp_d10d11 {
                rockchip,pins = <0x00002b61 0x0000016b>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000ee>;
                phandle = <0x000000ee>;
            };
            isp_d0d7 {
                rockchip,pins = <0x00002b41 0x00002a21 0x00000003 0x00000003 0x00000003 0x00000003 0x00000002 0x74657200>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000ef>;
                phandle = <0x000000ef>;
            };
            isp_shutter {
                rockchip,pins = <0x00007b41 0x0000016b>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
            };
            isp_flash_trigger {
                rockchip,pins = <0x00007b51>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000f0>;
                phandle = <0x000000f0>;
            };
            isp_prelight {
                rockchip,pins = <0x00007b61>;
                rockchip,pull = <0x00000004>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x000000f1>;
                phandle = <0x000000f1>;
            };
            isp_hsadc {
                rockchip,pins = <0x00002a03 0x00002a43 0x00002b03 0x00000003 0x00000003 0x00000003 0x00000003 0x00000002 0x305f6770 0x302d6332 0x0000015d 0x0000016b>;
                rockchip,pull = <0x00000001>;
                rockchip,drive = <0x00000000>;
                linux,phandle = <0x0000009c>;
                phandle = <0x0000009c>;
            };
        };
        gpio0_gpio {
            gpio0-c2 {
                rockchip,pins = <0x00000c20>;
                rockchip,pull = <0x00000002>;
            };
        };
        gpio7_gpio {
            gpio7-b7 {
                rockchip,pins = <0x00007b70>;
                rockchip,pull = <0x00000001>;
            };
        };
    };
    clocks {
        compatible = "rockchip,rk-clocks";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges = <0x00000000 0x66697865 0x00000003>;
        fixed_rate_cons {
            compatible = "rockchip,rk-fixed-rate-cons";
            xin24m {
                compatible = "rockchip,rk-fixed-clock";
                clock-output-names = "xin24m";
                clock-frequency = <0x016e3600>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x00000008>;
                phandle = <0x00000008>;
            };
            xin12m {
                compatible = "rockchip,rk-fixed-clock";
                clocks = <0x00000008>;
                clock-output-names = "xin12m";
                clock-frequency = <0x00b71b00>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x0000001f>;
                phandle = <0x0000001f>;
            };
            xin32k {
                compatible = "rockchip,rk-fixed-clock";
                clock-output-names = "xin32k";
                clock-frequency = <0x00007d00>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x00000017>;
                phandle = <0x00000017>;
            };
            io_27m_in {
                compatible = "rockchip,rk-fixed-clock";
                clock-output-names = "io_27m_in";
                clock-frequency = <0x019bfcc0>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x00000053>;
                phandle = <0x00000053>;
            };
            dummy {
                compatible = "rockchip,rk-fixed-clock";
                clock-output-names = "dummy";
                clock-frequency = <0x00000000>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x00000018>;
                phandle = <0x00000018>;
            };
            dummy_cpll {
                compatible = "rockchip,rk-fixed-clock";
                clock-output-names = "dummy_cpll";
                clock-frequency = <0x00000000>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x00000015>;
                phandle = <0x00000015>;
            };
            i2s_clkin {
                compatible = "rockchip,rk-fixed-clock";
                clock-output-names = "i2s_clkin";
                clock-frequency = <0x00000000>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x0000001e>;
                phandle = <0x0000001e>;
            };
            edp_24m_clkin {
                compatible = "rockchip,rk-fixed-clock";
                #clock-cells = <0x00000000>;
                clock-output-names = "edp_24m_clkin";
                clock-frequency = <0x00000000>;
                linux,phandle = <0x00000047>;
                phandle = <0x00000047>;
            };
            gmac_clkin {
                compatible = "rockchip,rk-fixed-clock";
                #clock-cells = <0x00000000>;
                clock-output-names = "gmac_clkin";
                clock-frequency = <0x07735940>;
                linux,phandle = <0x00000039>;
                phandle = <0x00000039>;
            };
            clk_hsadc_ext {
                compatible = "rockchip,rk-fixed-clock";
                #clock-cells = <0x00000000>;
                clock-output-names = "clk_hsadc_ext";
                clock-frequency = <0x00000000>;
                linux,phandle = <0x0000003b>;
                phandle = <0x0000003b>;
            };
            jtag_clkin {
                compatible = "rockchip,rk-fixed-clock";
                #clock-cells = <0x00000000>;
                clock-output-names = "jtag_clkin";
                clock-frequency = <0x00000000>;
                linux,phandle = <0x00000066>;
                phandle = <0x00000066>;
            };
            pclkin_cif {
                compatible = "rockchip,rk-fixed-clock";
                #clock-cells = <0x00000000>;
                clock-output-names = "pclkin_cif";
                clock-frequency = <0x00000000>;
                linux,phandle = <0x00000077>;
                phandle = <0x00000077>;
            };
            pclkin_isp {
                compatible = "rockchip,rk-fixed-clock";
                #clock-cells = <0x00000000>;
                clock-output-names = "pclkin_isp";
                clock-frequency = <0x00000000>;
                linux,phandle = <0x00000078>;
                phandle = <0x00000078>;
            };
            hsadc_0_tsp {
                compatible = "rockchip,rk-fixed-clock";
                #clock-cells = <0x00000000>;
                clock-output-names = "hsadc_0_tsp";
                clock-frequency = <0x00000000>;
                linux,phandle = <0x0000006a>;
                phandle = <0x0000006a>;
            };
            hsadc_1_tsp {
                compatible = "rockchip,rk-fixed-clock";
                #clock-cells = <0x00000000>;
                clock-output-names = "hsadc_1_tsp";
                clock-frequency = <0x00000000>;
                linux,phandle = <0x0000006b>;
                phandle = <0x0000006b>;
            };
        };
        fixed_factor_cons {
            compatible = "rockchip,rk-fixed-factor-cons";
            otgphy0_480m {
                compatible = "rockchip,rk-fixed-factor-clock";
                clocks = <0x00000009 0x00000199>;
                clock-output-names = "otgphy0_480m";
                clock-div = <0x00000001>;
                clock-mult = <0x00000014>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x00000030>;
                phandle = <0x00000030>;
            };
            otgphy1_480m {
                compatible = "rockchip,rk-fixed-factor-clock";
                clocks = <0x00000009 0x00000199>;
                clock-output-names = "otgphy1_480m";
                clock-div = <0x00000001>;
                clock-mult = <0x00000014>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x0000002e>;
                phandle = <0x0000002e>;
            };
            otgphy2_480m {
                compatible = "rockchip,rk-fixed-factor-clock";
                clocks = <0x00000009 0x00000199>;
                clock-output-names = "otgphy2_480m";
                clock-div = <0x00000001>;
                clock-mult = <0x00000014>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x0000002f>;
                phandle = <0x0000002f>;
            };
            clk_hsadc_inv {
                compatible = "rockchip,rk-fixed-factor-clock";
                clocks = <0x0000000a>;
                clock-output-names = "clk_hsadc_inv";
                clock-div = <0x00000001>;
                clock-mult = <0x00000001>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x0000003c>;
                phandle = <0x0000003c>;
            };
            pclkin_cif_inv {
                compatible = "rockchip,rk-fixed-factor-clock";
                clocks = <0x0000000b 0x00000199>;
                clock-output-names = "pclkin_cif_inv";
                clock-div = <0x00000001>;
                clock-mult = <0x00000001>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x0000004a>;
                phandle = <0x0000004a>;
            };
            pclkin_isp_inv {
                compatible = "rockchip,rk-fixed-factor-clock";
                clocks = <0x0000000b 0x00000199>;
                clock-output-names = "pclkin_isp_inv";
                clock-div = <0x00000001>;
                clock-mult = <0x00000001>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x00000049>;
                phandle = <0x00000049>;
            };
            hclk_vepu {
                compatible = "rockchip,rk-fixed-factor-clock";
                clocks = <0x0000000c>;
                clock-output-names = "hclk_vepu";
                clock-div = <0x00000004>;
                clock-mult = <0x00000001>;
                #clock-cells = <0x00000000>;
            };
            hclk_vdpu {
                compatible = "rockchip,rk-fixed-factor-clock";
                clocks = <0x0000000d>;
                clock-output-names = "hclk_vdpu";
                clock-div = <0x00000004>;
                clock-mult = <0x00000001>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x000000e2>;
                phandle = <0x000000e2>;
            };
        };
        pd_cons {
            compatible = "rockchip,rk-pd-cons";
            pd_gpu {
                compatible = "rockchip,rk-pd-clock";
                clock-output-names = "pd_gpu";
                rockchip,pd-id = <0x00000008>;
                #clock-cells = <0x00000000>;
            };
            pd_video {
                compatible = "rockchip,rk-pd-clock";
                clock-output-names = "pd_video";
                rockchip,pd-id = <0x0000000c>;
                #clock-cells = <0x00000000>;
            };
            pd_vio {
                compatible = "rockchip,rk-pd-clock";
                clock-output-names = "pd_vio";
                rockchip,pd-id = <0x0000000d>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x0000000e>;
                phandle = <0x0000000e>;
            };
            pd_hevc {
                compatible = "rockchip,rk-pd-clock";
                clock-output-names = "pd_hevc";
                rockchip,pd-id = <0x00000009>;
                #clock-cells = <0x00000000>;
            };
            pd_edp {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_edp";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
            };
            pd_vop0 {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_vop0";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x000000cc>;
                phandle = <0x000000cc>;
            };
            pd_vop1 {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_vop1";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x000000cf>;
                phandle = <0x000000cf>;
            };
            pd_isp {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_isp";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x000000ea>;
                phandle = <0x000000ea>;
            };
            pd_iep {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_iep";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
            };
            pd_rga {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_rga";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
            };
            pd_mipicsi {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_mipicsi";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
            };
            pd_mipidsi {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_mipidsi";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
                linux,phandle = <0x000000ca>;
                phandle = <0x000000ca>;
            };
            pd_lvds {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_lvds";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
            };
            pd_hdmi {
                compatible = "rockchip,rk-pd-clock";
                clocks = <0x0000000e>;
                clock-output-names = "pd_hdmi";
                rockchip,pd-id = <0x000000ff>;
                #clock-cells = <0x00000000>;
            };
        };
        clock_regs {
            compatible = "rockchip,rk-clock-regs";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            reg = <0x00000000 0x000000c0>;
            ranges;
            pll_cons {
                compatible = "rockchip,rk-pll-cons";
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                ranges;
                pll-clk@0000 {
                    compatible = "rockchip,rk3188-pll-clk";
                    reg = <0x00000000 0x000001ed>;
                    mode-reg = <0x00000050 0x000001f6>;
                    status-reg = <0x00000284 0x000000dd>;
                    clocks = <0x00000008>;
                    clock-output-names = "clk_apll";
                    rockchip,pll-type = <0x00000010>;
                    #clock-cells = <0x00000000>;
                    linux,phandle = <0x00000010>;
                    phandle = <0x00000010>;
                };
                pll-clk@0010 {
                    compatible = "rockchip,rk3188-pll-clk";
                    reg = <0x00000010 0x000001ed>;
                    mode-reg = <0x00000050 0x000001f6>;
                    status-reg = <0x00000284 0x000000dd>;
                    clocks = <0x00000008>;
                    clock-output-names = "clk_dpll";
                    rockchip,pll-type = <0x00000004>;
                    #clock-cells = <0x00000000>;
                    linux,phandle = <0x00000040>;
                    phandle = <0x00000040>;
                };
                pll-clk@0020 {
                    compatible = "rockchip,rk3188-pll-clk";
                    reg = <0x00000020 0x000001ed>;
                    mode-reg = <0x00000050 0x000001f6>;
                    status-reg = <0x00000284 0x000000dd>;
                    clocks = <0x00000008>;
                    clock-output-names = "clk_cpll";
                    rockchip,pll-type = <0x00000020>;
                    #clock-cells = <0x00000000>;
                    #clock-init-cells = <0x00000001>;
                    linux,phandle = <0x00000043>;
                    phandle = <0x00000043>;
                };
                pll-clk@0030 {
                    compatible = "rockchip,rk3188-pll-clk";
                    reg = <0x00000030 0x000001ed>;
                    mode-reg = <0x00000050 0x000001f6>;
                    status-reg = <0x00000284 0x000000dd>;
                    clocks = <0x00000008>;
                    clock-output-names = "clk_gpll";
                    rockchip,pll-type = <0x00000004>;
                    #clock-cells = <0x00000000>;
                    #clock-init-cells = <0x00000001>;
                    linux,phandle = <0x00000016>;
                    phandle = <0x00000016>;
                };
                pll-clk@0040 {
                    compatible = "rockchip,rk3188-pll-clk";
                    reg = <0x00000040 0x000001ed>;
                    mode-reg = <0x00000050 0x000001f6>;
                    status-reg = <0x00000284 0x000000dd>;
                    clocks = <0x00000008>;
                    clock-output-names = "clk_npll";
                    rockchip,pll-type = <0x00000004>;
                    #clock-cells = <0x00000000>;
                    #clock-init-cells = <0x00000001>;
                    linux,phandle = <0x00000025>;
                    phandle = <0x00000025>;
                };
            };
            clk_sel_cons {
                compatible = "rockchip,rk-sel-cons";
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                ranges;
                sel-con@0060 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000060 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    aclk_core_m0_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "aclk_core_m0";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000c>;
                        linux,phandle = <0x00000071>;
                        phandle = <0x00000071>;
                    };
                    aclk_core_mp_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000004 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "aclk_core_mp";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000c>;
                        linux,phandle = <0x00000072>;
                        phandle = <0x00000072>;
                    };
                    clk_core_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "clk_core";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000b>;
                        rockchip,flags = <0x000000c0>;
                    };
                    clk_core_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000010 0x00000009 0x00000000>;
                        clock-output-names = "clk_core";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000000f>;
                        phandle = <0x0000000f>;
                    };
                };
                sel-con@0064 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000064 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    aclk_bus_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000012>;
                        clock-output-names = "aclk_bus";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000014>;
                        phandle = <0x00000014>;
                    };
                    aclk_bus_src_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000003 0x000000dd>;
                        clocks = <0x00000013>;
                        clock-output-names = "aclk_bus_src";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                        rockchip,flags = <0x00000080>;
                        linux,phandle = <0x00000012>;
                        phandle = <0x00000012>;
                    };
                    hclk_bus_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000014>;
                        clock-output-names = "hclk_bus";
                        rockchip,div-type = <0x00000080>;
                        rockchip,div-relations = <0x00000000 0x00000003 0x000001bc 0x00000213 0x00000126 0x0000012c>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000005c>;
                        phandle = <0x0000005c>;
                    };
                    pclk_bus_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x0000000c 0x000000dd>;
                        clocks = <0x00000014>;
                        clock-output-names = "pclk_bus";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000005d>;
                        phandle = <0x0000005d>;
                    };
                    aclk_bus_src_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "aclk_bus_src";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000013>;
                        phandle = <0x00000013>;
                    };
                };
                sel-con@0068 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000068 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_tsadc_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000017>;
                        clock-output-names = "clk_tsadc";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000060>;
                        phandle = <0x00000060>;
                    };
                    testout_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000018>;
                        clock-output-names = "testout_div";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                    };
                };
                sel-con@006c {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x0000006c 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_uart4_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000019>;
                        clock-output-names = "clk_uart4_div";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000001a>;
                        phandle = <0x0000001a>;
                    };
                    uart4_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000001a 0x00000003 0x75617274 0x000001bc>;
                        clock-output-names = "clk_uart4";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000e>;
                        rockchip,flags = <0x00000004>;
                        linux,phandle = <0x000000ad>;
                        phandle = <0x000000ad>;
                    };
                };
                sel-con@0070 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000070 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    i2s_pll_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000001c>;
                        clock-output-names = "clk_i2s_pll";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                        rockchip,flags = <0x00000080>;
                    };
                    i2s_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000001c 0x00000003 0x69327300 0x00000000>;
                        clock-output-names = "clk_i2s";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000e>;
                        rockchip,flags = <0x00000004>;
                        linux,phandle = <0x00000020>;
                        phandle = <0x00000020>;
                    };
                    i2s_outclk_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000c 0x000000dd>;
                        clocks = <0x00000020 0x00000199>;
                        clock-output-names = "clk_i2s_out";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000063>;
                        phandle = <0x00000063>;
                    };
                    i2s_pll_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "clk_i2s_pll";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000001c>;
                        phandle = <0x0000001c>;
                    };
                };
                sel-con@0074 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000074 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    spdif_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000021>;
                        clock-output-names = "spdif_div";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000022>;
                        phandle = <0x00000022>;
                    };
                    spdif_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000022 0x00000003 0x73706469 0x000001bc>;
                        clock-output-names = "clk_spdif";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000e>;
                        rockchip,flags = <0x00000004>;
                        linux,phandle = <0x00000064>;
                        phandle = <0x00000064>;
                    };
                    spdif_pll_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "clk_spdif_pll";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000021>;
                        phandle = <0x00000021>;
                    };
                };
                sel-con@0078 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000078 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_isp_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000024>;
                        clock-output-names = "clk_isp";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_isp_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000015 0x00000008 0x00000003>;
                        clock-output-names = "clk_isp";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000024>;
                        phandle = <0x00000024>;
                    };
                    clk_isp_jpe_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000026>;
                        clock-output-names = "clk_isp_jpe";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_isp_jpe_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000e 0x000000dd>;
                        clocks = <0x00000015 0x0000000c 0x6a706500>;
                        clock-output-names = "clk_isp_jpe";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000026>;
                        phandle = <0x00000026>;
                    };
                };
                sel-con@007c {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x0000007c 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    uart4_frac {
                        compatible = "rockchip,rk3188-frac-con";
                        clocks = <0x0000001a>;
                        clock-output-names = "uart4_frac";
                        rockchip,bits = <0x00000000 0x00000245>;
                        rockchip,clkops-idx = <0x00000005>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000001b>;
                        phandle = <0x0000001b>;
                    };
                };
                sel-con@0080 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000080 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    i2s_frac {
                        compatible = "rockchip,rk3188-frac-con";
                        clocks = <0x0000001c>;
                        clock-output-names = "i2s_frac";
                        rockchip,bits = <0x00000000 0x00000245>;
                        rockchip,clkops-idx = <0x00000005>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000001d>;
                        phandle = <0x0000001d>;
                    };
                };
                sel-con@0084 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000084 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    spdif_frac {
                        compatible = "rockchip,rk3188-frac-con";
                        clocks = <0x00000022>;
                        clock-output-names = "spdif_frac";
                        rockchip,bits = <0x00000000 0x00000245>;
                        rockchip,clkops-idx = <0x00000005>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000023>;
                        phandle = <0x00000023>;
                    };
                };
                sel-con@0088 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000088 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    aclk_peri_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000027>;
                        clock-output-names = "aclk_peri";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                        rockchip,flags = <0x00000080>;
                    };
                    hclk_peri_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000027>;
                        clock-output-names = "hclk_peri";
                        rockchip,div-type = <0x00000080>;
                        rockchip,div-relations = <0x00000000 0x00000002 0x000001bc 0x00000213 0x00000126 0x0000012c>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000005e>;
                        phandle = <0x0000005e>;
                    };
                    pclk_peri_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x0000000c 0x000000dd>;
                        clocks = <0x00000027>;
                        clock-output-names = "pclk_peri";
                        rockchip,div-type = <0x00000080>;
                        rockchip,div-relations = <0x00000000 0x00000002 0x00000003 0x00000003 0x00000003 0x00000003 0x00000002 0x695f6d75>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000005f>;
                        phandle = <0x0000005f>;
                    };
                    aclk_peri_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "aclk_peri";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000027>;
                        phandle = <0x00000027>;
                    };
                };
                sel-con@008c {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x0000008c 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_sdmmc_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000028>;
                        clock-output-names = "clk_sdmmc";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000003>;
                    };
                    clk_sdmmc_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000015 0x0000000a 0x63000000>;
                        clock-output-names = "clk_sdmmc";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000028>;
                        phandle = <0x00000028>;
                    };
                    hsicphy_12m_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000029>;
                        clock-output-names = "hsicphy_12m_div";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000048>;
                        phandle = <0x00000048>;
                    };
                };
                sel-con@0090 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000090 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_sdio0_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000002a>;
                        clock-output-names = "clk_sdio0";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000003>;
                    };
                    clk_sdio0_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000015 0x0000000a 0x30000000>;
                        clock-output-names = "clk_sdio0";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000002a>;
                        phandle = <0x0000002a>;
                    };
                    clk_emmc_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000002b>;
                        clock-output-names = "clk_emmc";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000003>;
                    };
                    clk_emmc_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000e 0x000000dd>;
                        clocks = <0x00000015 0x00000009 0x00000000>;
                        clock-output-names = "clk_emmc";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000002b>;
                        phandle = <0x0000002b>;
                    };
                };
                sel-con@0094 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000094 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_uart0_pll_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000002c>;
                        clock-output-names = "clk_uart0_pll";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    uart0_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000002c 0x00000003 0x75617274 0x000001bc>;
                        clock-output-names = "clk_uart0";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000e>;
                        rockchip,flags = <0x00000004>;
                        linux,phandle = <0x0000009e>;
                        phandle = <0x0000009e>;
                    };
                    usbphy_480m_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000b 0x000000dd>;
                        clocks = <0x0000002e 0x0000000c 0x38306d00>;
                        clock-output-names = "usbphy_480m";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000f>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000031>;
                        phandle = <0x00000031>;
                    };
                    clk_uart0_pll_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000d 0x000000dd>;
                        clocks = <0x00000015 0x00000003 0x75617274 0x00000004>;
                        clock-output-names = "clk_uart0_pll";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000002c>;
                        phandle = <0x0000002c>;
                    };
                    uart_pll_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "uart_pll_mux";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000019>;
                        phandle = <0x00000019>;
                    };
                };
                sel-con@0098 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000098 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_uart1_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000019>;
                        clock-output-names = "clk_uart1_div";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000032>;
                        phandle = <0x00000032>;
                    };
                    uart1_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000032 0x00000003 0x75617274 0x000001bc>;
                        clock-output-names = "clk_uart1";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000e>;
                        rockchip,flags = <0x00000004>;
                        linux,phandle = <0x000000a1>;
                        phandle = <0x000000a1>;
                    };
                };
                sel-con@009c {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x0000009c 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_uart2_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000019>;
                        clock-output-names = "clk_uart2_div";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000034>;
                        phandle = <0x00000034>;
                    };
                    uart2_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000034 0x00000003 0x75617274 0x000001bc>;
                        clock-output-names = "clk_uart2";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000e>;
                        rockchip,flags = <0x00000004>;
                        linux,phandle = <0x000000a5>;
                        phandle = <0x000000a5>;
                    };
                };
                sel-con@00a0 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000a0 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_uart3_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000019>;
                        clock-output-names = "clk_uart3_div";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000036>;
                        phandle = <0x00000036>;
                    };
                    uart3_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000036 0x00000003 0x75617274 0x000001bc>;
                        clock-output-names = "clk_uart3";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000e>;
                        rockchip,flags = <0x00000004>;
                        linux,phandle = <0x000000a9>;
                        phandle = <0x000000a9>;
                    };
                };
                sel-con@00a4 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000a4 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    uart0_frac {
                        compatible = "rockchip,rk3188-frac-con";
                        clocks = <0x0000002c>;
                        clock-output-names = "uart0_frac";
                        rockchip,bits = <0x00000000 0x00000245>;
                        rockchip,clkops-idx = <0x00000005>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000002d>;
                        phandle = <0x0000002d>;
                    };
                };
                sel-con@00a8 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000a8 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    uart1_frac {
                        compatible = "rockchip,rk3188-frac-con";
                        clocks = <0x00000032>;
                        clock-output-names = "uart1_frac";
                        rockchip,bits = <0x00000000 0x00000245>;
                        rockchip,clkops-idx = <0x00000005>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000033>;
                        phandle = <0x00000033>;
                    };
                };
                sel-con@00ac {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000ac 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    uart2_frac {
                        compatible = "rockchip,rk3188-frac-con";
                        clocks = <0x00000034>;
                        clock-output-names = "uart2_frac";
                        rockchip,bits = <0x00000000 0x00000245>;
                        rockchip,clkops-idx = <0x00000005>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000035>;
                        phandle = <0x00000035>;
                    };
                };
                sel-con@00b0 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000b0 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    uart3_frac {
                        compatible = "rockchip,rk3188-frac-con";
                        clocks = <0x00000036>;
                        clock-output-names = "uart3_frac";
                        rockchip,bits = <0x00000000 0x00000245>;
                        rockchip,clkops-idx = <0x00000005>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000037>;
                        phandle = <0x00000037>;
                    };
                };
                sel-con@00b4 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000b4 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_mac_pll_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000025 0x0000000c 0x706c6c00>;
                        clock-output-names = "clk_mac_pll";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000038>;
                        phandle = <0x00000038>;
                    };
                    clk_mac_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000004 0x000000dd>;
                        clocks = <0x00000038 0x00000199>;
                        clock-output-names = "clk_mac";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000a>;
                        rockchip,flags = <0x00000004>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000067>;
                        phandle = <0x00000067>;
                    };
                    clk_mac_pll_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000038>;
                        clock-output-names = "clk_mac_pll";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                };
                sel-con@00b8 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000b8 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_hsadc_pll_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "clk_hsadc_pll";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000003a>;
                        phandle = <0x0000003a>;
                    };
                    clk_hsadc_out {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000004 0x000000dd>;
                        clocks = <0x0000003a 0x00000199>;
                        clock-output-names = "clk_hsadc_out";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000009>;
                        rockchip,flags = <0x00000004>;
                        linux,phandle = <0x0000000a>;
                        phandle = <0x0000000a>;
                    };
                    clk_hsadc {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000007 0x000000dd>;
                        clocks = <0x0000000a 0x00000199>;
                        clock-output-names = "clk_hsadc";
                        #clock-cells = <0x00000000>;
                    };
                    clk_hsadc_pll_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000003a>;
                        clock-output-names = "clk_hsadc_pll";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                };
                sel-con@00c0 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000c0 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_saradc_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000008>;
                        clock-output-names = "clk_saradc";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000061>;
                        phandle = <0x00000061>;
                    };
                };
                sel-con@00c4 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000c4 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_spi0_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000003d>;
                        clock-output-names = "clk_spi0";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_spi0_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000007 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "clk_spi0";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000003d>;
                        phandle = <0x0000003d>;
                    };
                    clk_spi1_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000003e>;
                        clock-output-names = "clk_spi1";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_spi1_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "clk_spi1";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000003e>;
                        phandle = <0x0000003e>;
                    };
                };
                sel-con@00c8 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000c8 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    ddr_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000003f>;
                        clock-output-names = "clk_ddr";
                        rockchip,div-type = <0x00000080>;
                        rockchip,div-relations = <0x00000000 0x00000003 0x000001bc 0x00000259 0x00000245 0x6464725f>;
                        #clock-cells = <0x00000000>;
                        rockchip,flags = <0x000000c0>;
                        rockchip,clkops-idx = <0x0000000d>;
                    };
                    ddr_clk_pll_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000002 0x000000dd>;
                        clocks = <0x00000040 0x00000199>;
                        clock-output-names = "clk_ddr";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000003f>;
                        phandle = <0x0000003f>;
                    };
                    crypto_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000014>;
                        clock-output-names = "clk_crypto";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000068>;
                        phandle = <0x00000068>;
                    };
                    clk_cif_pll_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "clk_cif_pll";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000042>;
                        phandle = <0x00000042>;
                    };
                    clk_cif_out_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000009 0x000000dd>;
                        clocks = <0x00000041>;
                        clock-output-names = "clk_cif_out";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_cif_out_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000042 0x00000199>;
                        clock-output-names = "clk_cif_out";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000041>;
                        phandle = <0x00000041>;
                    };
                };
                sel-con@00cc {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000cc 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    dclk_lcdc0_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000043 0x0000000b 0x63300000>;
                        clock-output-names = "dclk_lcdc0";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000044>;
                        phandle = <0x00000044>;
                    };
                    dclk_lcdc0_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000044>;
                        clock-output-names = "dclk_lcdc0";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000010>;
                        rockchip,flags = <0x00000004>;
                    };
                };
                sel-con@00d0 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000d0 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_edp_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000045>;
                        clock-output-names = "clk_edp";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_edp_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000015 0x00000008 0x00000003>;
                        clock-output-names = "clk_edp";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000045>;
                        phandle = <0x00000045>;
                    };
                    hclk_vio_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000046>;
                        clock-output-names = "hclk_vio";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000076>;
                        phandle = <0x00000076>;
                    };
                    edp_24m_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000047 0x00000199>;
                        clock-output-names = "clk_edp_24m";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000062>;
                        phandle = <0x00000062>;
                    };
                };
                sel-con@00d4 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000d4 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    hsicphy_480m_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000015 0x0000000d 0x3438306d>;
                        clock-output-names = "hsicphy_480m";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000029>;
                        phandle = <0x00000029>;
                    };
                    hsicphy_12m_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000002 0x000000dd>;
                        clocks = <0x00000009 0x0000000c 0x31326d00>;
                        clock-output-names = "hsicphy_12m";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x000000e4>;
                        phandle = <0x000000e4>;
                    };
                    clkin_isp {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000003 0x000000dd>;
                        clocks = <0x0000000b 0x0000000a 0x70000000>;
                        clock-output-names = "clkin_isp";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x000000e9>;
                        phandle = <0x000000e9>;
                    };
                    clkin_cif {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000004 0x000000dd>;
                        clocks = <0x0000000b 0x0000000a 0x66000000>;
                        clock-output-names = "clkin_cif";
                        #clock-cells = <0x00000000>;
                    };
                    dclk_lcdc1_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000043 0x0000000b 0x63310000>;
                        clock-output-names = "dclk_lcdc1";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x0000004b>;
                        phandle = <0x0000004b>;
                    };
                    dclk_lcdc1_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000004b>;
                        clock-output-names = "dclk_lcdc1";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000011>;
                        rockchip,flags = <0x00000004>;
                    };
                };
                sel-con@00d8 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000d8 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    aclk_rga_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000004c>;
                        clock-output-names = "aclk_rga";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    aclk_rga_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000015 0x00000009 0x00000000>;
                        clock-output-names = "aclk_rga";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000004c>;
                        phandle = <0x0000004c>;
                    };
                    clk_rga_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000004d>;
                        clock-output-names = "clk_rga";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_rga_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000e 0x000000dd>;
                        clocks = <0x00000015 0x00000008 0x00000003>;
                        clock-output-names = "clk_rga";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000004d>;
                        phandle = <0x0000004d>;
                    };
                };
                sel-con@00dc {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000dc 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    aclk_vio0_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000046>;
                        clock-output-names = "aclk_vio0";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                        rockchip,flags = <0x00000080>;
                    };
                    aclk_vio0_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000043 0x0000000a 0x30000000>;
                        clock-output-names = "aclk_vio0";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000046>;
                        phandle = <0x00000046>;
                    };
                    aclk_vio1_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000004e>;
                        clock-output-names = "aclk_vio1";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                        rockchip,flags = <0x00000080>;
                    };
                    aclk_vio1_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000e 0x000000dd>;
                        clocks = <0x00000043 0x0000000a 0x31000000>;
                        clock-output-names = "aclk_vio1";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000004e>;
                        phandle = <0x0000004e>;
                    };
                };
                sel-con@00e0 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000e0 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_vepu_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000000c>;
                        clock-output-names = "clk_vepu";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_vepu_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000015 0x00000009 0x00000000>;
                        clock-output-names = "clk_vepu";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000000c>;
                        phandle = <0x0000000c>;
                    };
                    clk_vdpu_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000000d>;
                        clock-output-names = "clk_vdpu";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_vdpu_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000e 0x000000dd>;
                        clocks = <0x00000015 0x00000009 0x00000000>;
                        clock-output-names = "clk_vdpu";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000000d>;
                        phandle = <0x0000000d>;
                    };
                };
                sel-con@00e4 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000e4 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    pclk_pd_pmu_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000016>;
                        clock-output-names = "pclk_pd_pmu";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000069>;
                        phandle = <0x00000069>;
                    };
                    pclk_pd_alive {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000016>;
                        clock-output-names = "pclk_pd_alive";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000075>;
                        phandle = <0x00000075>;
                    };
                };
                sel-con@00e8 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000e8 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_gpu_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000004f>;
                        clock-output-names = "clk_gpu";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                        rockchip,flags = <0x00000100>;
                    };
                    clk_gpu_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000015 0x00000003 0x67707500 0x00000000>;
                        clock-output-names = "clk_gpu";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000004f>;
                        phandle = <0x0000004f>;
                    };
                    clk_sdio1_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000050>;
                        clock-output-names = "clk_sdio1";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000003>;
                    };
                    clk_sdio1_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000e 0x000000dd>;
                        clocks = <0x00000015 0x0000000a 0x31000000>;
                        clock-output-names = "clk_sdio1";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000050>;
                        phandle = <0x00000050>;
                    };
                };
                sel-con@00ec {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000ec 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_tsp_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000051>;
                        clock-output-names = "clk_tsp";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_tsp_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000015 0x00000008 0x00000003>;
                        clock-output-names = "clk_tsp";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000051>;
                        phandle = <0x00000051>;
                    };
                    clk_tspout_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000052>;
                        clock-output-names = "clk_tspout";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_tspout_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000e 0x000000dd>;
                        clocks = <0x00000015 0x00000003 0x7473706f 0x000001bc>;
                        clock-output-names = "clk_tspout";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000052>;
                        phandle = <0x00000052>;
                    };
                };
                sel-con@00f0 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000f0 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_core0_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "clk_core0";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000c>;
                        linux,phandle = <0x0000006c>;
                        phandle = <0x0000006c>;
                    };
                    clk_core1_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000004 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "clk_core1";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000c>;
                        linux,phandle = <0x0000006d>;
                        phandle = <0x0000006d>;
                    };
                    clk_core2_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "clk_core2";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000c>;
                        linux,phandle = <0x0000006e>;
                        phandle = <0x0000006e>;
                    };
                    clk_core3_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x0000000c 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "clk_core3";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000c>;
                        linux,phandle = <0x0000006f>;
                        phandle = <0x0000006f>;
                    };
                };
                sel-con@00f4 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000f4 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_l2ram_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "clk_l2ram";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000c>;
                        linux,phandle = <0x00000070>;
                        phandle = <0x00000070>;
                    };
                    atclk_core_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000004 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "atclk_core";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000c>;
                        linux,phandle = <0x00000073>;
                        phandle = <0x00000073>;
                    };
                    pclk_core_dbg_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000009 0x000000dd>;
                        clocks = <0x0000000f>;
                        clock-output-names = "pclk_dbg_src";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000c>;
                        linux,phandle = <0x00000074>;
                        phandle = <0x00000074>;
                    };
                };
                sel-con@00f8 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000f8 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_nandc0_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000054>;
                        clock-output-names = "clk_nandc0";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_nandc0_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000007 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "clk_nandc0";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000054>;
                        phandle = <0x00000054>;
                    };
                    clk_nandc1_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000055>;
                        clock-output-names = "clk_nandc1";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_nandc1_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000f 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "clk_nandc1";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000055>;
                        phandle = <0x00000055>;
                    };
                };
                sel-con@00fc {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x000000fc 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_spi2_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000056>;
                        clock-output-names = "clk_spi2";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                    };
                    clk_spi2_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000007 0x000000dd>;
                        clocks = <0x00000015 0x00000199>;
                        clock-output-names = "clk_spi2";
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000056>;
                        phandle = <0x00000056>;
                    };
                    aclk_hevc_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000057>;
                        clock-output-names = "aclk_hevc";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                        rockchip,flags = <0x00000100>;
                    };
                    aclk_hevc_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000e 0x000000dd>;
                        clocks = <0x00000015 0x0000000a 0x63000000>;
                        clock-output-names = "aclk_hevc";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x00000057>;
                        phandle = <0x00000057>;
                    };
                };
                sel-con@0100 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000100 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    spdif_8ch_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x00000021>;
                        clock-output-names = "spdif_8ch_div";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000058>;
                        phandle = <0x00000058>;
                    };
                    spdif_8ch_clk_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x00000058 0x0000000e 0x665f3863>;
                        clock-output-names = "clk_spdif_8ch";
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x0000000e>;
                        rockchip,flags = <0x00000004>;
                        linux,phandle = <0x00000065>;
                        phandle = <0x00000065>;
                    };
                    hclk_hevc_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x0000000c 0x000000dd>;
                        clocks = <0x00000057>;
                        clock-output-names = "hclk_hevc";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x000000b1>;
                        phandle = <0x000000b1>;
                    };
                };
                sel-con@0104 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000104 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    spdif_8ch_frac {
                        compatible = "rockchip,rk3188-frac-con";
                        clocks = <0x00000058>;
                        clock-output-names = "spdif_8ch_frac";
                        rockchip,bits = <0x00000000 0x00000245>;
                        rockchip,clkops-idx = <0x00000005>;
                        #clock-cells = <0x00000000>;
                        linux,phandle = <0x00000059>;
                        phandle = <0x00000059>;
                    };
                };
                sel-con@0108 {
                    compatible = "rockchip,rk3188-selcon";
                    reg = <0x00000108 0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    clk_hevc_cabac_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000000 0x000000dd>;
                        clocks = <0x0000005a>;
                        clock-output-names = "clk_hevc_cabac";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                        rockchip,flags = <0x00000100>;
                    };
                    clk_hevc_cabac_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x00000006 0x000000dd>;
                        clocks = <0x00000015 0x0000000f 0x5f636162>;
                        clock-output-names = "clk_hevc_cabac";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000005a>;
                        phandle = <0x0000005a>;
                    };
                    clk_hevc_core_div {
                        compatible = "rockchip,rk3188-div-con";
                        rockchip,bits = <0x00000008 0x000000dd>;
                        clocks = <0x0000005b>;
                        clock-output-names = "clk_hevc_core";
                        rockchip,div-type = <0x00000000>;
                        #clock-cells = <0x00000000>;
                        rockchip,clkops-idx = <0x00000001>;
                        rockchip,flags = <0x00000100>;
                    };
                    clk_hevc_core_mux {
                        compatible = "rockchip,rk3188-mux-con";
                        rockchip,bits = <0x0000000e 0x000000dd>;
                        clocks = <0x00000015 0x0000000e 0x5f636f72>;
                        clock-output-names = "clk_hevc_core";
                        #clock-cells = <0x00000000>;
                        #clock-init-cells = <0x00000001>;
                        linux,phandle = <0x0000005b>;
                        phandle = <0x0000005b>;
                    };
                };
            };
            clk_gate_cons {
                compatible = "rockchip,rk-gate-cons";
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                ranges;
                gate-clk@0160 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000160 0x000000dd>;
                    clocks = <0x00000018 0x0000005c 0x00000040 0x00000008 0x00000003 0x72766564 0x6b5f6172 0x6b5f6275 0x636c6b5f 0x0061636c 0x65736572 0x00726573 0x65640063 0x00726573 0x65640072 0x00000008>;
                    clock-output-names = "reserved", "reserved", "clk_arm_gpll", "g_aclk_bus", "hclk_bus", "pclk_bus", "reserved", "aclk_bus_2pmu", "reserved", "reserved", "reserved", "reserved", "clk_acc_efuse", "reserved", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x00000fff 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x00000011>;
                    phandle = <0x00000011>;
                };
                gate-clk@0164 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000164 0x000000dd>;
                    clocks = <0x00000008 0x00000008 0x0000002c 0x00000034 0x00000003 0x74696d65 0x3100636c 0x5f74696d 0x72340063 0x73657276 0x636c6b5f 0x7274305f 0x74315f64 0x6300636c 0x75617274 0x61727433>;
                    clock-output-names = "clk_timer0", "clk_timer1", "clk_timer2", "clk_timer3", "clk_timer4", "clk_timer5", "reserved", "reserved", "clk_uart0_pll", "uart0_frac", "clk_uart1_div", "uart1_frac", "clk_uart2_div", "uart2_frac", "clk_uart3_div", "uart3_frac";
                    rockchip,suspend-clkgating-setting = <0x00000000 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x000000b3>;
                    phandle = <0x000000b3>;
                };
                gate-clk@0168 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000168 0x000000dd>;
                    clocks = <0x00000027 0x00000018 0x00000061 0x0000001a 0x00000003 0x5f706572 0x636c6b5f 0x72690072 0x6d61635f 0x635f706c 0x636c6b5f 0x70693000 0x5f737069 0x64697600 0x65736572 0x00000000>;
                    clock-output-names = "aclk_peri", "reserved", "hclk_peri", "pclk_peri", "reserved", "clk_mac_pll", "clk_hsadc_pll", "clk_tsadc", "clk_saradc", "clk_spi0", "clk_spi1", "clk_spi2", "clk_uart4_div", "uart4_frac", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x0000000f 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x000000b6>;
                    phandle = <0x000000b6>;
                };
                gate-clk@016c {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x0000016c 0x000000dd>;
                    clocks = <0x00000046 0x0000004d 0x00000018 0x00000062 0x00000003 0x5f76696f 0x0061636c 0x6c636463 0x6c6b5f72 0x38306d00 0x72657365 0x75007265 0x64707500 0x636c6b5f 0x636c6b5f 0x00000008>;
                    clock-output-names = "aclk_vio0", "dclk_lcdc0", "aclk_vio1", "dclk_lcdc1", "clk_rga", "aclk_rga", "hsicphy_480m", "clk_cif_pll", "reserved", "clk_vepu", "reserved", "clk_vdpu", "clk_edp_24m", "clk_edp", "clk_isp", "clk_isp_jpe";
                    rockchip,suspend-clkgating-setting = <0x00000000 0x000001bc>;
                    #clock-cells = <0x00000001>;
                };
                gate-clk@0170 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000170 0x000000dd>;
                    clocks = <0x00000063 0x00000022 0x00000059 0x0000003f 0x00000003 0x6932735f 0x706c6c00 0x5f693273 0x70646966 0x64696600 0x76007370 0x00636c6b 0x6c6b5f74 0x74007265 0x76656400 0x65727665>;
                    clock-output-names = "clk_i2s_out", "clk_i2s_pll", "i2s_frac", "clk_i2s", "spdif_div", "spdif_frac", "clk_spdif", "spdif_8ch_div", "spdif_8ch_frac", "clk_spdif_8ch", "clk_tsp", "clk_tspout", "reserved", "reserved", "clk_jtag", "reserved";
                    rockchip,suspend-clkgating-setting = <0x0000f000 0x000001bc>;
                    #clock-cells = <0x00000001>;
                };
                gate-clk@0174 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000174 0x000000dd>;
                    clocks = <0x00000067 0x00000068 0x00000069 0x00000008 0x00000003 0x6b5f6d61 0x61635f74 0x72656600 0x00636c6b 0x6e616e64 0x3100636c 0x645f706d 0x5f636f72 0x5f677075 0x636c6b00 0x636c6b00>;
                    clock-output-names = "g_clk_mac_rx", "g_clk_mac_tx", "g_clk_mac_ref", "g_mac_refout", "clk_crypto", "clk_nandc0", "clk_nandc1", "clk_gpu", "pclk_pd_pmu", "g_clk_pvtm_core", "g_clk_pvtm_gpu", "g_hdmi_cec_clk", "g_hdmi_hdcp_clk", "g_ps2c_clk", "usbphy_480m", "g_mipidsi_24m";
                    rockchip,suspend-clkgating-setting = <0x00000100 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x00000079>;
                    phandle = <0x00000079>;
                };
                gate-clk@0178 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000178 0x000000dd>;
                    clocks = <0x0000005e 0x0000005f 0x0000005f 0x0000005f 0x00000003 0x5f6d6174 0x5f6d6174 0x5f6d6174 0x6d616332 0x00675f70 0x636c6b5f 0x70733263 0x3000675f 0x65736572 0x61727433 0x3400675f>;
                    clock-output-names = "g_hp_matrix", "g_pp_axi_matrix", "g_ap_axi_matrix", "g_aclk_dmac2", "g_pclk_spi0", "g_pclk_spi1", "g_pclk_spi2", "g_pclk_ps2c", "g_pclk_uart0", "g_pclk_uart1", "reserved", "g_pclk_uart3", "g_pclk_uart4", "g_pclk_i2c2", "g_pclk_i2c3", "g_pclk_i2c4";
                    rockchip,suspend-clkgating-setting = <0x00000003 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x00000090>;
                    phandle = <0x00000090>;
                };
                gate-clk@017c {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x0000017c 0x000000dd>;
                    clocks = <0x0000005f 0x0000005e 0x0000005e 0x0000005e 0x00000003 0x6c6b5f69 0x61726164 0x64630067 0x68636c6b 0x68636c6b 0x5f686f73 0x73743100 0x675f6863 0x675f6870 0x61636c6b 0x685f656d>;
                    clock-output-names = "g_pclk_i2c5", "g_pclk_saradc", "g_pclk_tsadc", "g_pclk_sim", "g_hclk_otg0", "g_pmu_hclk_otg0", "g_hclk_host0", "g_hclk_host1", "g_hclk_hsic", "g_hclk_usb_peri", "g_hp_ahb_arbi", "g_aclk_peri_niu", "g_h_emem_peri", "g_hclk_mem_peri", "g_hclk_nandc0", "g_hclk_nandc1";
                    rockchip,suspend-clkgating-setting = <0x00000c00 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x0000007a>;
                    phandle = <0x0000007a>;
                };
                gate-clk@0180 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000180 0x000000dd>;
                    clocks = <0x00000027 0x0000005e 0x0000005e 0x00000027 0x00000003 0x6c6b5f67 0x6d616300 0x5f68636c 0x6c6b5f73 0x7364696f 0x6300675f 0x5f68636c 0x635f305f 0x315f7473 0x74737000 0x6d6d7500>;
                    clock-output-names = "g_aclk_gmac", "g_pclk_gmac", "g_hclk_gps", "g_hclk_sdmmc", "g_hclk_sdio0", "g_hclk_sdio1", "g_hclk_emmc", "g_hclk_hsadc", "g_hclk_tsp", "g_hsadc_0_tsp", "g_hsadc_1_tsp", "g_clk_27m_tsp", "g_aclk_peri_mmu", "reserved", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x00000000 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x0000007b>;
                    phandle = <0x0000007b>;
                };
                gate-clk@0184 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000184 0x000000dd>;
                    clocks = <0x00000018 0x00000018 0x00000018 0x00000018 0x00000003 0x72766564 0x73657276 0x72657365 0x64007265 0x76656400 0x65727665 0x65736572 0x00726573 0x65640072 0x00000008 0x00000003>;
                    clock-output-names = "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x00000000 0x000001bc>;
                    #clock-cells = <0x00000001>;
                };
                gate-clk@0188 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000188 0x000000dd>;
                    clocks = <0x0000005d 0x00000014 0x0000005c 0x00000014 0x00000003 0x6c6b5f70 0x6d657200 0x675f7063 0x6c6b5f69 0x696e746d 0x746d656d 0x656d3200 0x5f68636c 0x5f737064 0x5f386368 0x3100675f>;
                    clock-output-names = "g_pclk_pwm", "g_pclk_timer", "g_pclk_i2c0", "g_pclk_i2c1", "g_aclk_intmem", "g_clk_intmem0", "g_clk_intmem1", "g_clk_intmem2", "g_hclk_i2s", "g_hclk_rom", "g_hclk_spdif", "g_h_spdif_8ch", "g_aclk_dmac1", "g_aclk_strc_sys", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x0000f2f1 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x000000b4>;
                    phandle = <0x000000b4>;
                };
                gate-clk@018c {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x0000018c 0x000000dd>;
                    clocks = <0x0000005d 0x00000018 0x00000014 0x00000018 0x00000003 0x72766564 0x705f6566 0x636c6b5f 0x64007265 0x6b5f6372 0x63727970 0x7000675f 0x5f705f65 0x636c6b5f 0x65640072 0x72766564>;
                    clock-output-names = "reserved", "reserved", "g_p_efuse_1024", "g_pclk_tzpc", "reserved", "reserved", "g_aclk_crypto", "g_hclk_crypto", "g_aclk_ccp", "g_pclk_uart2", "g_p_efuse_256", "g_pclk_rkpwm", "reserved", "reserved", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x00000833 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x000000a6>;
                    phandle = <0x000000a6>;
                };
                gate-clk@0190 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000190 0x000000dd>;
                    clocks = <0x0000006c 0x00000070 0x00000074 0x00000018 0x00000003 0x636f7265 0x636c6b5f 0x72653300 0x6c6b5f63 0x636f7265 0x72650070 0x675f6462 0x5f63735f 0x6c6b5f63 0x72766564 0x73657276>;
                    clock-output-names = "clk_core0", "clk_core1", "clk_core2", "clk_core3", "clk_l2ram", "aclk_core_m0", "aclk_core_mp", "atclk_core", "pclk_dbg_src", "g_dbg_core_clk", "g_cs_dbg_clk", "g_pclk_core_niu", "reserved", "reserved", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x00000ff1 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x000000b2>;
                    phandle = <0x000000b2>;
                };
                gate-clk@0194 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000194 0x000000dd>;
                    clocks = <0x00000028 0x00000008 0x00000013 0x00000018 0x00000003 0x73646d6d 0x636c6b5f 0x6d630063 0x6c6b5f6f 0x74677068 0x64700067 0x7400675f 0x00675f63 0x00675f63 0x00675f63 0x5f686576>;
                    clock-output-names = "clk_sdmmc", "clk_sdio0", "clk_sdio1", "clk_emmc", "clk_otgphy0", "clk_otgphy1", "clk_otgphy2", "clk_otg_adp", "g_clk_c2c_host", "g_clk_hsic_12m", "g_clk_lcdc_pwm0", "g_clk_lcdc_pwm1", "g_clk_wifi", "aclk_hevc", "clk_hevc_cabac", "clk_hevc_core";
                    rockchip,suspend-clkgating-setting = <0x00000000 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x00000009>;
                    phandle = <0x00000009>;
                };
                gate-clk@0198 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x00000198 0x000000dd>;
                    clocks = <0x00000018 0x00000075 0x00000075 0x00000075 0x00000003 0x72766564 0x3100675f 0x5f70636c 0x6c6b5f67 0x6770696f 0x6f360067 0x675f7063 0x65727665 0x5f70636c 0x6976655f 0x00726573>;
                    clock-output-names = "reserved", "g_pclk_gpio1", "g_pclk_gpio2", "g_pclk_gpio3", "g_pclk_gpio4", "g_pclk_gpio5", "g_pclk_gpio6", "g_pclk_gpio7", "g_pclk_gpio8", "reserved", "reserved", "g_pclk_grf", "g_p_alive_niu", "reserved", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x000019fe 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x00000007>;
                    phandle = <0x00000007>;
                };
                gate-clk@019c {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x0000019c 0x000000dd>;
                    clocks = <0x0000004c 0x00000018 0x00000076 0x0000004e 0x00000003 0x72766564 0x675f6163 0x6b5f6965 0x635f6965 0x63300067 0x675f6163 0x636c6b5f 0x6f5f6168 0x5f6e6975 0x5f6e6975 0x5f6e6975>;
                    clock-output-names = "reserved", "g_hclk_rga", "g_aclk_iep", "g_hclk_iep", "g_aclk_lcdc_iep", "g_aclk_lcdc0", "g_hclk_lcdc0", "g_aclk_lcdc1", "g_hclk_lcdc1", "g_h_vio_ahb", "g_hclk_vio_niu", "g_aclk_vio0_niu", "g_aclk_vio1_niu", "reserved", "g_aclk_vip", "g_hclk_vip";
                    rockchip,suspend-clkgating-setting = <0x00000000 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x000000b5>;
                    phandle = <0x000000b5>;
                };
                gate-clk@01a0 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x000001a0 0x000000dd>;
                    clocks = <0x00000077 0x00000076 0x00000076 0x00000018 0x00000003 0x6c6b696e 0x69737000 0x5f70636c 0x6d697069 0x70695f64 0x5f637369 0x5f706879 0x6374726c 0x726c0067 0x32700067 0x32700072>;
                    clock-output-names = "g_pclkin_cif", "g_hclk_isp", "g_aclk_isp", "g_pclkin_isp", "g_p_mipi_dsi0", "g_p_mipi_dsi1", "g_p_mipi_csi", "g_pclk_lvds_phy", "g_pclk_edp_ctrl", "g_p_hdmi_ctrl", "g_hclk_vio2_h2p", "g_pclk_vio2_h2p", "reserved", "reserved", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x00000000 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x0000000b>;
                    phandle = <0x0000000b>;
                };
                gate-clk@01a4 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x000001a4 0x000000dd>;
                    clocks = <0x00000069 0x00000069 0x00000018 0x00000018 0x00000003 0x6c6b5f70 0x746d656d 0x5f6e6975 0x00675f70 0x73657276 0x72657365 0x64007265 0x76656400 0x65727665 0x65736572 0x00000000>;
                    clock-output-names = "g_pclk_pmu", "g_pclk_intmem1", "g_pclk_pmu_niu", "g_pclk_sgrf", "g_pclk_gpio0", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x0000001f 0x000001bc>;
                    #clock-cells = <0x00000001>;
                    linux,phandle = <0x00000006>;
                    phandle = <0x00000006>;
                };
                gate-clk@01a8 {
                    compatible = "rockchip,rk3188-gate-clk";
                    reg = <0x000001a8 0x000000dd>;
                    clocks = <0x0000004f 0x00000018 0x00000018 0x00000018 0x00000003 0x72766564 0x73657276 0x72657365 0x64007265 0x76656400 0x65727665 0x65736572 0x00726573 0x65640072 0x00000008 0x00000003>;
                    clock-output-names = "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved";
                    rockchip,suspend-clkgating-setting = <0x00000000 0x000001bc>;
                    #clock-cells = <0x00000001>;
                };
            };
        };
    };
    cpus {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        cpu@0 {
            device_type = "cpu";
            compatible = "arm,cortex-a15";
            reg = <0x00000500>;
        };
        cpu@1 {
            device_type = "cpu";
            compatible = "arm,cortex-a15";
            reg = <0x00000501>;
        };
        cpu@2 {
            device_type = "cpu";
            compatible = "arm,cortex-a15";
            reg = <0x00000502>;
        };
        cpu@3 {
            device_type = "cpu";
            compatible = "arm,cortex-a15";
            reg = <0x00000503>;
        };
    };
    interrupt-controller@ffc01000 {
        compatible = "arm,cortex-a15-gic";
        interrupt-controller;
        #interrupt-cells = <0x00000003>;
        #address-cells = <0x00000000>;
        reg = <0xffc01000 0x00000003 0x00000003 0x00000002>;
        linux,phandle = <0x00000002>;
        phandle = <0x00000002>;
    };
    arm-pmu {
        compatible = "arm,cortex-a12-pmu";
        interrupts = <0x00000000 0x00000098 0x00000004 0x00000002 0x62757300 0x726f636b 0x5f627573 0x00000000 0x0000000f 0x000000c0 0x00000004 0x00000004>;
    };
    cpu_axi_bus {
        compatible = "rockchip,cpu_axi_bus";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges;
        qos {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges;
            cpup {
                reg = <0xffa80000 0x6370756d>;
            };
            cpum_r {
                reg = <0xffa80080 0x6370756d>;
            };
            cpum_w {
                reg = <0xffa80100 0x6275735f>;
            };
            bus_dmac {
                reg = <0xffa90000 0x686f7374>;
            };
            host {
                reg = <0xffa90080 0x63727970>;
            };
            crypto {
                reg = <0xffa90100 0x63637000>;
            };
            ccp {
                reg = <0xffa90180 0x63637300>;
            };
            ccs {
                reg = <0xffa90200 0x6770755f>;
            };
            gpu_r {
                reg = <0xffaa0000 0x6770755f>;
            };
            gpu_w {
                reg = <0xffaa0080 0x70657269>;
            };
            peri {
                reg = <0xffab0000 0x76696f31>;
            };
            vio1_vop {
                reg = <0xffad0000 0x000002a2>;
                rockchip,priority = <0x00000002 0x76696f31>;
            };
            vio1_isp_w0 {
                reg = <0xffad0100 0x000002a2>;
                rockchip,priority = <0x00000002 0x76696f31>;
            };
            vio1_isp_w1 {
                reg = <0xffad0180 0x76696f30>;
            };
            vio0_vop {
                reg = <0xffad0400 0x000002a2>;
                rockchip,priority = <0x00000002 0x76696f30>;
            };
            vio0_vip {
                reg = <0xffad0480 0x76696f30>;
            };
            vio0_iep {
                reg = <0xffad0500 0x76696f32>;
            };
            vio2_rga_r {
                reg = <0xffad0800 0x76696f32>;
            };
            vio2_rga_w {
                reg = <0xffad0880 0x76696f31>;
            };
            vio1_isp_r {
                reg = <0xffad0900 0x76696465>;
            };
            video {
                reg = <0xffae0000 0x68657663>;
            };
            hevc_r {
                reg = <0xffaf0000 0x68657663>;
            };
            hevc_w {
                reg = <0xffaf0080 0x00000001>;
            };
        };
        msch {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges;
            msch@0 {
                reg = <0xffac0000 0x000002b4>;
                rockchip,read-latency = <0x00000034>;
            };
            msch@1 {
                reg = <0xffac0080 0x000002b4>;
                rockchip,read-latency = <0x00000034>;
            };
        };
    };
    sram@ff710000 {
        compatible = "mmio-sram";
        reg = <0xff710000 0x000002ca>;
        map-exec;
        linux,phandle = <0x00000001>;
        phandle = <0x00000001>;
    };
    timer {
        compatible = "arm,armv7-timer";
        interrupts = <0x00000001 0x0000000e 0x000001ac 0x74696d65 0x00000003 0x63686970>;
        clock-frequency = <0x016e3600>;
    };
    timer@ff810000 {
        compatible = "rockchip,timer";
        reg = <0xff810000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000001>;
        rockchip,broadcast = <0x00000001>;
    };
    wdt@2004c000 {
        compatible = "rockchip,watch dog";
        reg = <0xff800000 0x000000dd>;
        clocks = <0x00000075>;
        clock-names = "pclk_wdt";
        interrupts = <0x00000000 0x00000004 0x00000004>;
        rockchip,irq = <0x00000000>;
        rockchip,timeout = <0x00000002>;
        rockchip,atboot = <0x00000001>;
        rockchip,debug = <0x00000000>;
        status = "disabled";
    };
    amba {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        compatible = "arm,amba-bus";
        interrupt-parent = <0x00000002>;
        ranges;
        pdma@ffb20000 {
            compatible = "arm,pl330", "arm,primecell";
            reg = <0xffb20000 0x000000d2>;
            interrupts = <0x00000000 0x00000001 0x00000336 0x00000126 0x0000012c 0x70646d61>;
            #dma-cells = <0x00000001>;
            linux,phandle = <0x000000a7>;
            phandle = <0x000000a7>;
        };
        pdma@ff250000 {
            compatible = "arm,pl330", "arm,primecell";
            reg = <0xff250000 0x000000d2>;
            interrupts = <0x00000000 0x00000003 0x00000336 0x00000126 0x0000012c 0x00000001>;
            #dma-cells = <0x00000001>;
            linux,phandle = <0x0000009d>;
            phandle = <0x0000009d>;
        };
    };
    reset@ff7601b8 {
        compatible = "rockchip,reset";
        reg = <0xff7601b8 0x00000341>;
        rockchip,reset-flag = <0x00000001>;
        #reset-cells = <0x00000001>;
        linux,phandle = <0x000000e3>;
        phandle = <0x000000e3>;
    };
    nandc@0xff400000 {
        compatible = "rockchip,rk-nandc";
        reg = <0xff400000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000014>;
        nandc_id = <0x00000000>;
        clocks = <0x00000054 0x0000000e 0x636c6b5f 0x6e616e64 0x00000000>;
        clock-names = "clk_nandc", "g_clk_nandc", "hclk_nandc";
        status = "okay";
    };
    nandc@0xff410000 {
        compatible = "rockchip,rk-nandc";
        reg = <0xff410000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000014>;
        nandc_id = <0x00000001>;
        clocks = <0x00000055 0x0000000f 0x636c6b5f 0x6e616e64 0x00000000>;
        clock-names = "clk_nandc", "g_clk_nandc", "hclk_nandc";
        status = "disabled";
    };
    nandc0@0xff400000 {
        compatible = "rockchip,rk-nandc";
        reg = <0xff400000 0x0000032f>;
        status = "disabled";
    };
    rksdmmc@ff0f0000 {
        compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
        reg = <0xff0f0000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clocks = <0x0000002b 0x00000011 0x68636c6b>;
        clock-names = "clk_mmc", "hclk_mmc";
        num-slots = <0x00000001>;
        fifo-depth = <0x00000100>;
        bus-width = <0x00000008>;
        clock-frequency = <0x05f5e100>;
        clock-freq-min-max = <0x00061a80 0x0000039d>;
        supports-highspeed;
        supports-emmc;
        bootpart-no-access;
        supports-tSD;
        supports-DDR_MODE;
        caps2-mmc-hs200;
        ignore-pm-notify;
        keep-power-in-suspend;
        status = "okay";
    };
    rksdmmc@ff0c0000 {
        compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
        reg = <0xff0c0000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default", "idle";
        pinctrl-0 = <0x0000007c 0x00000003 0x00000003 0x00000016>;
        pinctrl-1 = <0x00000080>;
        cd-gpios = <0x00000081 0x0000000c 0x00000003>;
        clocks = <0x00000028 0x00000011 0x68636c6b>;
        clock-names = "clk_mmc", "hclk_mmc";
        num-slots = <0x00000001>;
        fifo-depth = <0x00000100>;
        bus-width = <0x00000004>;
        clock-frequency = <0x02faf080>;
        lock-freq-min-max = <0x00061a80 0x0000039d>;
        supports-highspeed;
        supports-sd;
        broken-cd;
        card-detect-delay = <0x000000c8>;
        ignore-pm-notify;
        keep-power-in-suspend;
        vmmc-supply = <0x00000082>;
        status = "okay";
    };
    rksdmmc@ff0d0000 {
        compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
        reg = <0xff0d0000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default", "idle";
        pinctrl-0 = <0x00000083 0x00000087 0x00000004 0x0000000c 0x00000004 0x636c6b5f 0x00000000>;
        pinctrl-1 = <0x0000008a>;
        clocks = <0x0000002a 0x00000011 0x68636c6b>;
        clock-names = "clk_mmc", "hclk_mmc";
        num-slots = <0x00000001>;
        fifo-depth = <0x00000100>;
        bus-width = <0x00000004>;
        clock-frequency = <0x02faf080>;
        clock-freq-min-max = <0x00030d40 0x0000039d>;
        supports-highspeed;
        supports-sdio;
        ignore-pm-notify;
        keep-power-in-suspend;
        status = "okay";
    };
    rksdmmc@ff0e0000 {
        compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
        reg = <0xff0e0000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        clocks = <0x00000050 0x00000011 0x68636c6b>;
        clock-names = "clk_mmc", "hclk_mmc";
        num-slots = <0x00000001>;
        fifo-depth = <0x00000100>;
        bus-width = <0x00000004>;
        status = "disabled";
    };
    spi@ff110000 {
        compatible = "rockchip,rockchip-spi";
        reg = <0xff110000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x0000008b 0x0000008f 0x00000000 0x00000002 0x0000003d>;
        rockchip,spi-src-clk = <0x00000000>;
        num-cs = <0x00000002>;
        clocks = <0x0000003d 0x0000000e 0x5f737069>;
        clock-names = "spi", "pclk_spi0";
        status = "disabled";
        max-freq = <0x02dc6c00>;
    };
    spi@ff120000 {
        compatible = "rockchip,rockchip-spi";
        reg = <0xff120000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x00000091 0x00000003 0x00000003 0x00000003>;
        rockchip,spi-src-clk = <0x00000001>;
        num-cs = <0x00000001>;
        clocks = <0x0000003e 0x0000000e 0x5f737069>;
        clock-names = "spi", "pclk_spi1";
        status = "disabled";
        max-freq = <0x02dc6c00>;
        tstv-ctrl@00 {
            compatible = "rockchip,dtv_spi_ctrl";
            gpio-powerup = <0x00000095 0x0000000c 0x00000000>;
            gpio-powerdown = <0x00000096 0x0000000c 0x00000000>;
            gpio-reset = <0x00000096 0x0000000c 0x00000000>;
            gpio-nreset = <0x00000096 0x00000004 0x00000004>;
            spi-max-frequency = <0x00b71b00>;
            reg = <0x00000000>;
            poll_mode = <0x00000000>;
            type = <0x00000000>;
            enable_dma = <0x00000000>;
        };
    };
    spi@ff130000 {
        compatible = "rockchip,rockchip-spi";
        reg = <0xff130000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x00000097 0x0000009b 0x00000002 0x00000002 0x00000056>;
        rockchip,spi-src-clk = <0x00000002>;
        num-cs = <0x00000002>;
        clocks = <0x00000056 0x0000000e 0x5f737069>;
        clock-names = "spi", "pclk_spi2";
        status = "disabled";
        max-freq = <0x02dc6c00>;
    };
    rockchip-hsadc@ff080000 {
        compatible = "rockchip-hsadc";
        reg = <0xff080000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default";
        pinctrl-0 = <0x0000009c>;
        clocks = <0x0000007b 0x00000003 0x5f687361 0x5f6f7574>;
        clock-names = "hclk_hsadc", "clk_hsadc_out", "clk_hsadc_ext";
        dmas = <0x0000009d 0x00000518>;
        dma-names = "data";
        status = "disabled";
    };
    serial@ff180000 {
        compatible = "rockchip,serial";
        reg = <0xff180000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x0000000c>;
        clock-frequency = <0x016e3600>;
        clocks = <0x0000009e 0x00000014 0x74007063>;
        clock-names = "sclk_uart", "pclk_uart";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x0000009d 0x00000003 0x00000003 0x756c7400>;
        #dma-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x0000009f 0x0000032f>;
        status = "okay";
        dma-names = "!tx", "!rx";
    };
    serial@ff190000 {
        compatible = "rockchip,serial";
        reg = <0xff190000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x0000000c>;
        clock-frequency = <0x016e3600>;
        clocks = <0x000000a1 0x00000014 0x74007063>;
        clock-names = "sclk_uart", "pclk_uart";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x0000009d 0x00000003 0x00000003 0x756c7400>;
        #dma-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000a2 0x00000009 0x00000000>;
        status = "disabled";
    };
    serial@ff690000 {
        compatible = "rockchip,serial";
        reg = <0xff690000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x0000000c>;
        clock-frequency = <0x016e3600>;
        clocks = <0x000000a5 0x00000014 0x74007063>;
        clock-names = "sclk_uart", "pclk_uart";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x000000a7 0x00000003 0x00000003 0x756c7400>;
        #dma-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000a8>;
        status = "disabled";
    };
    serial@ff1b0000 {
        compatible = "rockchip,serial";
        reg = <0xff1b0000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x0000000c>;
        clock-frequency = <0x016e3600>;
        clocks = <0x000000a9 0x00000014 0x74007063>;
        clock-names = "sclk_uart", "pclk_uart";
        current-speed = <0x0001c200>;
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x0000009d 0x00000003 0x00000003 0x756c7400>;
        #dma-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000aa 0x00000009 0x00000000>;
        status = "disabled";
    };
    serial@ff1c0000 {
        compatible = "rockchip,serial";
        reg = <0xff1c0000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x0000000c>;
        clock-frequency = <0x016e3600>;
        clocks = <0x000000ad 0x00000014 0x74007063>;
        clock-names = "sclk_uart", "pclk_uart";
        reg-shift = <0x00000002>;
        reg-io-width = <0x00000004>;
        dmas = <0x0000009d 0x00000003 0x00000003 0x756c7400>;
        #dma-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000ae 0x00000009 0x00000000>;
        status = "disabled";
    };
    fiq-debugger {
        compatible = "rockchip,fiq-debugger";
        rockchip,serial-id = <0x00000002>;
        rockchip,signal-irq = <0x0000006a>;
        rockchip,wake-irq = <0x00000000>;
        status = "okay";
    };
    clocks-init {
        compatible = "rockchip,clocks-init";
        rockchip,clocks-init-parent = <0x0000000f 0x00000027 0x0000001c 0x00000031 0x0000059c 0x23c34600 0x4a817c80 0x11e1a300 0x047868c0 0x11e1a300 0x047868c0 0x11e1a300 0x047868c0 0x05f5e100>;
        rockchip,clocks-init-rate = <0x0000000f 0x00000043 0x00000013 0x0000005c 0x00000068 0x0000005e 0x0000004f 0x0000004e 0x00000075 0x00000057 0x0000005a 0x0000004c 0x0000000c 0x00000045 0x00000026 0x00000052 0x00000002 0x6e61626c 0x0000001b 0x636b732d 0x000001e4 0x0000006c 0x00000070 0x00000074 0x0000000a 0x00000011 0x00000009 0x00000007 0x00000001 0x00000003 0x00000005 0x0000005e 0x000000b4 0x000000b4 0x000000b4 0x000000a6 0x000000b4 0x000000b4 0x000000b2 0x00000090 0x0000007b 0x0000007a 0x0000007a 0x00000007 0x00000006 0x00000006 0x000000b5 0x0000000b 0x000000b5 0x000000a6 0x0000007b 0x00000001 0x00000000 0x726f636b 0x63000000 0xff650000 0x000000d2 0x00000003 0x00000003 0x00000003 0x756c7400 0x00000008 0x00000003 0x00000003>;
    };
    clocks-enable {
        compatible = "rockchip,clocks-enable";
        clocks = <0x00000011 0x0000006e 0x00000072 0x00000009 0x0000000b 0x0000005c 0x00000068 0x00000000 0x00000002 0x00000004 0x00000069 0x000000b4 0x000000b4 0x000000b4 0x000000a6 0x000000a6 0x000000b4 0x000000b4 0x00000090 0x0000007a 0x00000090 0x0000007a 0x00000090 0x00000007 0x00000006 0x00000006 0x000000b5 0x0000000b 0x000000b5 0x000000b6 0x00000031 0x66663635 0x00000012 0x2c726b33 0x00000008 0x00000003 0x0000003c 0x00000000 0x0000000f 0x00000427 0x00000000 0x000000b7 0x0000043f 0x000000cc 0x00000095 0x00000008 0x00000003 0x00000003 0x00000000 0x00000000 0x0000001b 0x6f6b6179 0x0000001b 0x30380000 0x00000095 0x0000000b 0x000005ca 0x72730000 0x00000001 0x00000000 0x72403000 0x00000000 0x726b5f64 0x00000004 0x00000004 0x00000004 0x00000004 0x00000008 0x00000003 0x00000000 0x6c61746f 0x00000003 0x00000003 0x00000004 0x00000002 0x72403100 0x00000001 0x726b5f64 0x00000004 0x00000004 0x00000004 0x00000004 0x00000008 0x00000003 0x00000000 0x6c61746f 0x00000003 0x00000003 0x00000004 0x00000002 0x72403200 0x00000002 0x726b5f64 0x00000004 0x00000004 0x00000009 0x00000000 0x00124f80 0x00124f80 0x00000003 0x72656775 0x6d656d00 0x00000002 0x00000003 0x00000002 0x6c61746f 0x000000b2 0x000005e8 0x00000003 0x00000003 0x00000003 0x6f000000 0x001b7740 0x00325aa0 0x00000003 0x72656775 0x6d656d00 0x00000002 0x00000003 0x00000002 0x6c61746f>;
    };
    i2c@ff650000 {
        compatible = "rockchip,rk30-i2c";
        reg = <0xff650000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <0x000000b7 0x0000043f>;
        pinctrl-1 = <0x000000b9>;
        gpios = <0x00000095 0x00000010 0x000000dd 0x00000004 0x00000005 0x00000001>;
        clocks = <0x000000b4 0x000005b6>;
        rockchip,check-idle = <0x00000001>;
        status = "okay";
        rk808@1b {
            reg = <0x0000001b>;
            status = "okay";
            compatible = "rockchip,rk808";
            gpios = <0x00000095 0x0000000b 0x000005ca 0x72730000 0x00000001 0x00000000>;
            rk808,system-power-controller;
            regulators {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                regulator@0 {
                    reg = <0x00000000>;
                    regulator-compatible = "rk_dcdc1";
                    regulator-min-microvolt = <0x000aae60>;
                    regulator-max-microvolt = <0x0016e360>;
                    regulator-initial-mode = <0x00000002>;
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "vdd_arm";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-mode = <0x00000002>;
                        regulator-state-disabled;
                        regulator-state-uv = <0x000dbba0>;
                    };
                };
                regulator@1 {
                    reg = <0x00000001>;
                    regulator-compatible = "rk_dcdc2";
                    regulator-min-microvolt = <0x000aae60>;
                    regulator-max-microvolt = <0x0016e360>;
                    regulator-initial-mode = <0x00000002>;
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "vdd_gpu";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-mode = <0x00000002>;
                        regulator-state-disabled;
                        regulator-state-uv = <0x000dbba0>;
                    };
                };
                regulator@2 {
                    reg = <0x00000002>;
                    regulator-compatible = "rk_dcdc3";
                    regulator-initial-mode = <0x00000002>;
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_dcdc3";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00124f80>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-mode = <0x00000002>;
                        regulator-state-enabled;
                        regulator-state-uv = <0x00124f80>;
                    };
                };
                regulator@3 {
                    reg = <0x00000003>;
                    regulator-compatible = "rk_dcdc4";
                    regulator-initial-mode = <0x00000002>;
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "vccio";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-mode = <0x00000002>;
                        regulator-state-enabled;
                        regulator-state-uv = <0x002ab980>;
                    };
                };
                regulator@4 {
                    reg = <0x00000004>;
                    regulator-compatible = "rk_ldo1";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo1";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-enabled;
                        regulator-state-uv = <0x00325aa0>;
                    };
                };
                regulator@5 {
                    reg = <0x00000005>;
                    regulator-compatible = "rk_ldo2";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo2";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-enabled;
                        regulator-state-uv = <0x00325aa0>;
                    };
                };
                regulator@6 {
                    reg = <0x00000006>;
                    regulator-compatible = "rk_ldo3";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo3";
                    regulator-min-microvolt = <0x000f4240>;
                    regulator-max-microvolt = <0x000f4240>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-enabled;
                        regulator-state-uv = <0x000f4240>;
                    };
                };
                regulator@7 {
                    reg = <0x00000007>;
                    regulator-compatible = "rk_ldo4";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo4";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-disabled;
                        regulator-state-uv = <0x001b7740>;
                    };
                };
                regulator@8 {
                    reg = <0x00000008>;
                    regulator-compatible = "rk_ldo5";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo5";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-enabled;
                        regulator-state-uv = <0x002ab980>;
                    };
                };
                regulator@9 {
                    reg = <0x00000009>;
                    regulator-compatible = "rk_ldo6";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo6";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-disabled;
                        regulator-state-uv = <0x000f4240>;
                    };
                };
                regulator@10 {
                    reg = <0x0000000a>;
                    regulator-compatible = "rk_ldo7";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo7";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-enabled;
                        regulator-state-uv = <0x001b7740>;
                    };
                };
                regulator@11 {
                    reg = <0x0000000b>;
                    regulator-compatible = "rk_ldo8";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo8";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-enabled;
                        regulator-state-uv = <0x00325aa0>;
                    };
                };
                regulator@12 {
                    reg = <0x0000000c>;
                    regulator-compatible = "rk_ldo9";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo9";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-enabled;
                    };
                };
                regulator@13 {
                    reg = <0x0000000d>;
                    regulator-compatible = "rk_ldo10";
                    regulator-initial-state = <0x00000003>;
                    regulator-name = "rk_ldo10";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-state-mem {
                        regulator-state-disabled;
                    };
                };
            };
        };
        syr827@40 {
            compatible = "silergy,syr82x";
            reg = <0x00000040>;
            status = "okay";
            regulators {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                regulator@0 {
                    reg = <0x00000000>;
                    regulator-compatible = "syr82x_dcdc1";
                    regulator-name = "vdd_arm";
                    regulator-min-microvolt = <0x000adf34>;
                    regulator-max-microvolt = <0x0016e360>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-initial-mode = <0x00000002>;
                    regulator-initial-state = <0x00000003>;
                    regulator-state-mem {
                        regulator-state-mode = <0x00000002>;
                        regulator-state-enabled;
                        regulator-state-uv = <0x000dbba0>;
                    };
                };
            };
        };
        syr828@41 {
            compatible = "silergy,syr82x";
            reg = <0x00000041>;
            status = "okay";
            regulators {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                regulator@0 {
                    reg = <0x00000000>;
                    regulator-compatible = "syr82x_dcdc1";
                    regulator-name = "vdd_gpu";
                    regulator-min-microvolt = <0x000adf34>;
                    regulator-max-microvolt = <0x0016e360>;
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-initial-mode = <0x00000002>;
                    regulator-initial-state = <0x00000003>;
                    regulator-state-mem {
                        regulator-state-mode = <0x00000002>;
                        regulator-state-disabled;
                        regulator-state-uv = <0x000dbba0>;
                    };
                };
            };
        };
        act8846@5a {
            reg = <0x0000005a>;
            status = "okay";
            compatible = "act,act8846";
            gpios = <0x00000004 0x0000000a 0x000006ea 0x72730000 0x00000001 0x00000000>;
            act8846,system-power-controller;
            regulators {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                regulator@0 {
                    reg = <0x00000000>;
                    regulator-compatible = "act_dcdc1";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "act_dcdc1";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00124f80>;
                };
                regulator@1 {
                    reg = <0x00000001>;
                    regulator-compatible = "act_dcdc2";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "vccio";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-initial-state = <0x00000003>;
                    regulator-state-mem {
                        regulator-state-enabled;
                        regulator-state-uv = <0x00325aa0>;
                    };
                };
                regulator@2 {
                    reg = <0x00000002>;
                    regulator-compatible = "act_dcdc3";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "vdd_logic";
                    regulator-min-microvolt = <0x000aae60>;
                    regulator-max-microvolt = <0x0016e360>;
                    regulator-initial-state = <0x00000003>;
                    regulator-state-mem {
                        regulator-state-enabled;
                        regulator-state-uv = <0x00124f80>;
                    };
                };
                regulator@3 {
                    reg = <0x00000003>;
                    regulator-compatible = "act_dcdc4";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "act_dcdc4";
                    regulator-min-microvolt = <0x001e8480>;
                    regulator-max-microvolt = <0x001e8480>;
                    regulator-initial-state = <0x00000003>;
                    regulator-state-mem {
                        regulator-state-enabled;
                        regulator-state-uv = <0x001e8480>;
                    };
                };
                regulator@4 {
                    reg = <0x00000004>;
                    regulator-compatible = "act_ldo1";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "vccio_sd";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x00325aa0>;
                    linux,phandle = <0x00000082>;
                    phandle = <0x00000082>;
                };
                regulator@5 {
                    reg = <0x00000005>;
                    regulator-compatible = "act_ldo2";
                    regulator-boot-on;
                    regulator-name = "act_ldo2";
                    regulator-min-microvolt = <0x00100590>;
                    regulator-max-microvolt = <0x00100590>;
                };
                regulator@6 {
                    reg = <0x00000006>;
                    regulator-compatible = "act_ldo3";
                    regulator-boot-on;
                    regulator-name = "act_ldo3";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                };
                regulator@7 {
                    reg = <0x00000007>;
                    regulator-compatible = "act_ldo4";
                    regulator-boot-on;
                    regulator-name = "act_ldo4";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                };
                regulator@8 {
                    reg = <0x00000008>;
                    regulator-compatible = "act_ldo5";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "act_ldo5";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                };
                regulator@9 {
                    reg = <0x00000009>;
                    regulator-compatible = "act_ldo6";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "act_ldo6";
                    regulator-min-microvolt = <0x0010c8e0>;
                    regulator-max-microvolt = <0x0010c8e0>;
                    regulator-initial-state = <0x00000003>;
                    regulator-state-mem {
                        regulator-state-enabled;
                    };
                };
                regulator@10 {
                    reg = <0x0000000a>;
                    regulator-compatible = "act_ldo7";
                    regulator-always-on;
                    regulator-boot-on;
                    regulator-name = "vcc_18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-initial-state = <0x00000003>;
                    regulator-state-mem {
                        regulator-state-enabled;
                    };
                };
                regulator@11 {
                    reg = <0x0000000b>;
                    regulator-compatible = "act_ldo8";
                    regulator-boot-on;
                    regulator-name = "act_ldo8";
                    regulator-min-microvolt = <0x001c3a90>;
                    regulator-max-microvolt = <0x001c3a90>;
                };
            };
        };
        rtc@51 {
            compatible = "rtc,hym8563";
            reg = <0x00000051>;
            irq_gpio = <0x00000095 0x00000002 0x30303030>;
        };
    };
    i2c@ff140000 {
        compatible = "rockchip,rk30-i2c";
        reg = <0xff140000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <0x000000ba 0x0000043f>;
        pinctrl-1 = <0x000000bc>;
        gpios = <0x00000003 0x00000005 0x000000dd 0x00000004 0x00000005 0x00000001>;
        clocks = <0x000000b4 0x000005b6>;
        rockchip,check-idle = <0x00000001>;
        status = "okay";
        rtc@51 {
            compatible = "nxp,pcf8563";
            reg = <0x00000051>;
        };
    };
    i2c@ff660000 {
        compatible = "rockchip,rk30-i2c";
        reg = <0xff660000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <0x000000bd 0x0000043f>;
        pinctrl-1 = <0x000000bf>;
        gpios = <0x00000081 0x0000000a 0x000000dd 0x00000004 0x00000005 0x00000002>;
        clocks = <0x00000090 0x000005b6>;
        rockchip,check-idle = <0x00000001>;
        status = "okay";
    };
    i2c@ff150000 {
        compatible = "rockchip,rk30-i2c";
        reg = <0xff150000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <0x000000c0 0x0000043f>;
        pinctrl-1 = <0x000000c2>;
        gpios = <0x00000096 0x00000010 0x000000dd 0x00000004 0x00000005 0x00000002>;
        clocks = <0x00000090 0x000005b6>;
        rockchip,check-idle = <0x00000001>;
        status = "okay";
    };
    i2c@ff160000 {
        compatible = "rockchip,rk30-i2c";
        reg = <0xff160000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <0x000000c3 0x0000043f>;
        pinctrl-1 = <0x000000c5>;
        gpios = <0x00000004 0x00000012 0x000000dd 0x00000004 0x00000005 0x00000001>;
        clocks = <0x00000090 0x000005b6>;
        rockchip,check-idle = <0x00000001>;
        status = "okay";
        rk1000_control@40 {
            compatible = "rockchip,rk1000_control";
            reg = <0x00000040>;
            gpio-reset = <0x00000004 0x00000008 0x00000003>;
            clocks = <0x00000020 0x000002e6>;
            clock-names = "i2s_clk", "i2s_mclk";
        };
        rk1000_tve@42 {
            compatible = "rockchip,rk1000_tve";
            reg = <0x00000042>;
            rockchip,source = <0x00000000>;
            rockchip,prop = <0x00000001>;
        };
        rk1000_codec@60 {
            compatible = "rockchip,rk1000_codec";
            reg = <0x00000060>;
            spk_ctl_io = <0x00000004 0x00000004 0x00000004>;
            boot_depop = <0x00000001>;
            pa_enable_time = <0x00001388>;
            linux,phandle = <0x00000118>;
            phandle = <0x00000118>;
        };
        es8323@10 {
            compatible = "es8323";
            reg = <0x00000010>;
            spk-con-gpio = <0x00000004 0x00000004 0x00000004>;
            linux,phandle = <0x00000119>;
            phandle = <0x00000119>;
        };
    };
    i2c@ff170000 {
        compatible = "rockchip,rk30-i2c";
        reg = <0xff170000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000004>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <0x000000c6 0x0000043f>;
        pinctrl-1 = <0x000000c8>;
        gpios = <0x00000004 0x00000014 0x000000dd 0x00000004 0x00000009 0x00000000>;
        clocks = <0x0000007a 0x000005b6>;
        rockchip,check-idle = <0x00000001>;
        status = "disabled";
    };
    fb {
        compatible = "rockchip,rk-fb";
        rockchip,disp-mode = <0x00000002>;
    };
    rk_screen {
        compatible = "rockchip,screen";
        display-timings = <0x000000c9>;
    };
    mipi@ff960000 {
        compatible = "rockchip,rk32-dsi";
        rockchip,prop = <0x00000000>;
        reg = <0xff960000 0x000000d2>;
        interrupts = <0x00000000 0x00000014 0x0000000b>;
        clocks = <0x00000079 0x000000ca 0x636c6b5f 0x6b5f6d69 0x70695f64>;
        clock-names = "clk_mipi_24m", "pclk_mipi_dsi", "pd_mipi_dsi";
        status = "disabled";
    };
    mipi@ff964000 {
        compatible = "rockchip,rk32-dsi";
        rockchip,prop = <0x00000001>;
        reg = <0xff964000 0x000000d2>;
        interrupts = <0x00000000 0x00000014 0x0000000b>;
        clocks = <0x00000079 0x000000ca 0x636c6b5f 0x6b5f6d69 0x70695f64>;
        clock-names = "clk_mipi_24m", "pclk_mipi_dsi", "pd_mipi_dsi";
        status = "disabled";
    };
    lvds@ff96c000 {
        compatible = "rockchip,rk32-lvds";
        reg = <0xff96c000 0x000000dd>;
        clocks = <0x0000000b 0x000002e6>;
        clock-names = "pclk_lvds";
    };
    edp@ff970000 {
        compatible = "rockchip,rk32-edp";
        reg = <0xff970000 0x000000d2>;
        interrupts = <0x00000000 0x00000010 0x0000000b>;
        clocks = <0x00000045 0x00000003 0x65647000 0x70636c6b>;
        clock-names = "clk_edp", "clk_edp_24m", "pclk_edp";
    };
    hdmi@ff980000 {
        compatible = "rockchip,rk3288-hdmi";
        reg = <0xff980000 0x000000d2>;
        interrupts = <0x00000000 0x0000000d 0x6770696f>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <0x000000c6 0x00000004 0x00000018>;
        pinctrl-1 = <0x000000c8>;
        clocks = <0x0000000b 0x00000079 0x000002e6 0x63705f63 0x636c6b5f 0x00000005>;
        clock-names = "pclk_hdmi", "hdcp_clk_hdmi", "cec_clk_hdmi";
        status = "okay";
        rockchips,hdmi_audio_source = <0x00000000>;
        hdmi_cec = <0x00000001>;
        hdcp_enable = <0x00000000>;
    };
    lcdc@ff930000 {
        compatible = "rockchip,rk3288-lcdc";
        rockchip,prop = <0x00000001>;
        rockchip,pwr18 = <0x00000000>;
        rockchip,iommu-enabled = <0x00000001>;
        reg = <0xff930000 0x000000d2>;
        interrupts = <0x00000000 0x00000005 0x00000003>;
        status = "okay";
        clocks = <0x000000b5 0x00000006 0x000002e6 0x6c6b5f6c 0x63007064 0x00000001>;
        clock-names = "aclk_lcdc", "dclk_lcdc", "hclk_lcdc", "pd_lcdc";
    };
    lcdc@ff940000 {
        compatible = "rockchip,rk3288-lcdc";
        rockchip,prop = <0x00000002>;
        rochchip,pwr18 = <0x00000000>;
        rockchip,iommu-enabled = <0x00000001>;
        reg = <0xff940000 0x000000d2>;
        interrupts = <0x00000000 0x0000000d 0x6770696f>;
        pinctrl-names = "default", "gpio";
        pinctrl-0 = <0x000000cd>;
        pinctrl-1 = <0x000000ce>;
        status = "disabled";
        clocks = <0x000000b5 0x00000008 0x000002e6 0x6c6b5f6c 0x63007064 0x00000001>;
        clock-names = "aclk_lcdc", "dclk_lcdc", "hclk_lcdc", "pd_lcdc";
    };
    adc@ff100000 {
        compatible = "rockchip,saradc";
        reg = <0xff100000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000000>;
        #io-channel-cells = <0x00000001>;
        io-channel-ranges;
        rockchip,adc-vref = <0x00000708>;
        clock-frequency = <0x000f4240>;
        clocks = <0x00000061 0x00000013 0x636c6b5f>;
        clock-names = "saradc", "pclk_saradc";
        status = "disabled";
        key {
            compatible = "rockchip,key";
            power-key {
                gpios = <0x00000095 0x00000004 0x00000006>;
                linux,code = <0x00000074>;
                label = "power";
                gpio-key,wakeup;
            };
        };
    };
    rga@ff920000 {
        compatible = "rockchip,rga";
        reg = <0xff920000 0x000000d2>;
        interrupts = <0x00000000 0x00000010 0x0000004c>;
        clocks = <0x000000b5 0x00000003 0x5f726761 0x6b5f7267>;
        clock-names = "hclk_rga", "aclk_rga", "clk_rga";
    };
    rockchip-i2s@0xff890000 {
        compatible = "rockchip-i2s";
        reg = <0xff890000 0x00000843>;
        i2s-id = <0x00000000>;
        clocks = <0x00000020 0x00000003 0x636c6b00 0x5f68636c>;
        clock-names = "i2s_clk", "i2s_mclk", "i2s_hclk";
        interrupts = <0x00000000 0x00000010 0x000000a7>;
        dmas = <0x000000a7 0x00000003 0x78000000 0x64656661>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "sleep";
        pinctrl-0 = <0x000000d0 0x000000d4 0x000000d8 0x000000d9 0x00000115 0x00000115 0x63686970 0x62303030 0x0000001b>;
        pinctrl-1 = <0x000000d9>;
        linux,phandle = <0x00000115>;
        phandle = <0x00000115>;
    };
    rockchip-spdif@0xff8b0000 {
        compatible = "rockchip-spdif";
        reg = <0xff8b0000 0x000000dd>;
        clocks = <0x00000064 0x00000003 0x665f6d63 0x5f6d636c>;
        clock-names = "spdif_mclk", "spdif_8ch_mclk", "spdif_hclk";
        interrupts = <0x00000000 0x00000008 0x00000003>;
        dmas = <0x000000a7 0x00000518>;
        dma-names = "tx";
        pinctrl-names = "default", "sleep";
        pinctrl-0 = <0x000000da>;
        pinctrl-1 = <0x000000db>;
        linux,phandle = <0x00000117>;
        phandle = <0x00000117>;
    };
    pwm@ff9401a0 {
        compatible = "rockchip,vop-pwm";
        reg = <0xff9401a0 0x0000084a>;
        #pwm-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000dc>;
        clocks = <0x00000009 0x000002e6>;
        clock-names = "pclk_pwm";
        status = "disabled";
    };
    pwm@ff9301a0 {
        compatible = "rockchip,vop-pwm";
        reg = <0xff9301a0 0x0000084a>;
        #pwm-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000dd>;
        clocks = <0x00000009 0x000002e6>;
        clock-names = "pclk_pwm";
        status = "disabled";
    };
    pwm@ff680000 {
        compatible = "rockchip,rk-pwm0";
        reg = <0xff680000 0x0000084a>;
        #pwm-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000de>;
        clocks = <0x000000a6 0x000002e6>;
        clock-names = "pclk_pwm";
        status = "okay";
        interrupts = <0x00000000 0x00000001 0x00000000>;
    };
    pwm@ff680010 {
        compatible = "rockchip,rk-pwm";
        reg = <0xff680010 0x0000084a>;
        #pwm-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000df>;
        clocks = <0x000000a6 0x000002e6>;
        clock-names = "pclk_pwm";
        status = "disabled";
        linux,phandle = <0x00000113>;
        phandle = <0x00000113>;
    };
    pwm@ff680020 {
        compatible = "rockchip,rk-pwm";
        reg = <0xff680020 0x0000084a>;
        #pwm-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000e0>;
        clocks = <0x000000a6 0x000002e6>;
        clock-names = "pclk_pwm";
        status = "disabled";
    };
    pwm@ff680030 {
        compatible = "rockchip,rk-pwm";
        reg = <0xff680030 0x0000084a>;
        #pwm-cells = <0x00000002>;
        pinctrl-names = "default";
        pinctrl-0 = <0x000000e1>;
        clocks = <0x000000a6 0x000002e6>;
        clock-names = "pclk_pwm";
        status = "disabled";
    };
    dvfs {
        vd_arm {
            regulator_name = "vdd_arm";
            suspend_volt = <0x000003e8>;
            pd_core {
                clk_core {
                    operating-points = <0x0004c2c0 0x000c7380 0x00000003 0x00000003 0x00000003 0x00000003 0x00017700 0x0002ee00>;
                    channel = <0x00000000>;
                    temp-limit-enable = <0x00000001>;
                    target-temp = <0x0000005f>;
                    normal-temp-limit = <0x00000003 0x00000009 0x00000003 0x000c7380 0x6f6b6179 0x000008d1 0x000008de 0x000a9ec0>;
                    performance-temp-limit = <0x00000064 0x0000032f>;
                    status = "okay";
                    support-pvtm = <0x00000001>;
                    pvtm-operating-points = <0x000927c0 0x000e7ef0 0x0000c350 0x00124f80 0x00124f80 0x000124f8 0x001a0040 0x00149970 0x00000002 0x00000000 0x7664645f 0x00000004 0x70645f64 0x64647200 0x00030d40 0x0006f540 0x00000003 0x00000003 0x00000000 0x00000001 0x00000010 0x00000003 0x0004f1a0 0x00000004 0x00000002 0x00000001 0x00000003 0x0010c8e0 0x00000005 0x00000002>;
                };
            };
        };
        vd_logic {
            regulator_name = "vdd_logic";
            suspend_volt = <0x000003e8>;
            pd_ddr {
                clk_ddr {
                    operating-points = <0x00030d40 0x0006f540 0x00000003 0x00000003 0x00000000 0x00000001 0x00000010 0x00000003>;
                    channel = <0x00000002>;
                    status = "okay";
                    freq-table = <0x00000001 0x00000010 0x00000003 0x0004f1a0 0x00000004 0x00000002 0x00000001 0x00000003>;
                    auto-freq-table = <0x0003a980 0x00000003 0x00000002 0x696f0000>;
                    auto-freq = <0x00000000>;
                };
            };
            pd_vio {
                aclk_vio1 {
                    operating-points = <0x000186a0 0x00000003 0x00000000 0x00000001>;
                    status = "okay";
                };
            };
        };
        vd_gpu {
            regulator_name = "vdd_gpu";
            suspend_volt = <0x000003e8>;
            pd_gpu {
                clk_gpu {
                    operating-points = <0x00030d40 0x000668a0 0x000927c0 0x00000882 0x0000032f 0x00000002 0x696f6e00 0x726f636b 0x00000003 0x00000003>;
                    channel = <0x00000001>;
                    status = "okay";
                };
            };
        };
    };
    ion {
        compatible = "rockchip,ion";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        rockchip,ion-heap@3 {
            rockchip,ion_heap = <0x00000003>;
        };
    };
    vpu_service@ff9a0000 {
        compatible = "vpu_service";
        iommu_enabled = <0x00000001>;
        reg = <0xff9a0000 0x000000d2>;
        interrupts = <0x00000000 0x0000000a 0x00000939 0x64656300 0x0000000d 0x000002e6>;
        interrupt-names = "irq_enc", "irq_dec";
        clocks = <0x0000000d 0x000002e6>;
        clock-names = "aclk_vcodec", "hclk_vcodec";
    };
    hevc_service@ff9c0000 {
        compatible = "rockchip,hevc_service";
        iommu_enabled = <0x00000001>;
        reg = <0xff9c0000 0x000000d2>;
        interrupts = <0x00000000 0x00000008 0x00000003>;
        interrupt-names = "irq_dec";
        clocks = <0x00000057 0x00000003 0x5f76636f 0x64656300>;
        clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core", "clk_cabac";
    };
    iep@ff900000 {
        compatible = "rockchip,iep";
        iommu_enabled = <0x00000001>;
        reg = <0xff900000 0x000000d2>;
        interrupts = <0x00000000 0x00000010 0x000000b5>;
        clocks = <0x000000b5 0x00000003 0x5f696570 0x00000003>;
        clock-names = "aclk_iep", "hclk_iep";
        status = "okay";
    };
    dwc-control-usb@ff770284 {
        compatible = "rockchip,rk3288-dwc-control-usb";
        reg = <0xff770284 0xff7702cc 0xff770320 0xff770348 0xff770360 0x000000b6 0x55533100 0x55533200 0x55533139 0x54555332 0x41534500 0x45004752 0x4752465f 0x465f554f 0x0000003c 0x00000004 0x00000000 0x00000060>;
        reg-names = "GRF_SOC_STATUS1", "GRF_SOC_STATUS2", "GRF_SOC_STATUS19", "GRF_SOC_STATUS21", "GRF_UOC0_BASE", "GRF_UOC1_BASE", "GRF_UOC2_BASE", "GRF_UOC3_BASE", "GRF_UOC4_BASE";
        interrupts = <0x00000000 0x0000005e 0x00000004 0x00000000 0x00000040 0x74675f62 0x6e657374 0x6e657374 0x6e657374 0x000000dd 0x0000002e 0x000002e6 0x69007573 0x62706879 0x79325f34>;
        interrupt-names = "otg_id", "otg_bvalid", "otg_linestate", "host0_linestate", "host1_linestate";
        clocks = <0x0000007a 0x0000002f 0x68636c6b 0x62706879 0x315f3438>;
        clock-names = "hclk_usb_peri", "usbphy_480m", "usbphy1_480m", "usbphy2_480m";
        usb_bc {
            compatible = "synopsys,phy";
            rk_usb,bvalid = <0x00000288 0x0000000c 0x00000001>;
            rk_usb,iddig = <0x00000288 0x0000000c 0x00000001>;
            rk_usb,dcdenb = <0x00000328 0x0000000c 0x00000001>;
            rk_usb,vdatsrcenb = <0x00000328 0x0000000c 0x00000001>;
            rk_usb,vdatdetenb = <0x00000328 0x0000000c 0x00000001>;
            rk_usb,chrgsel = <0x00000328 0x0000000c 0x00000001>;
            rk_usb,chgdet = <0x000002cc 0x0000000c 0x00000001>;
            rk_usb,fsvminus = <0x000002cc 0x0000000c 0x00000001>;
            rk_usb,fsvplus = <0x000002cc 0x00000002 0x30303030>;
        };
    };
    usb@ff580000 {
        compatible = "rockchip,rk3288_usb20_otg";
        reg = <0xff580000 0x000000d2>;
        interrupts = <0x00000000 0x00000010 0x0000007a>;
        clocks = <0x00000009 0x00000003 0x75736270 0x30000000>;
        clock-names = "clk_usbphy0", "hclk_usb0";
        resets = <0x000000e3 0x000000e3 0x000009d9 0x70687900 0x65720000 0x00000001>;
        reset-names = "otg_ahb", "otg_phy", "otg_controller";
        rockchip,usb-mode = <0x00000001>;
    };
    usb@ff540000 {
        compatible = "rockchip,rk3288_usb20_host";
        reg = <0xff540000 0x000000d2>;
        interrupts = <0x00000000 0x00000014 0x0000007a>;
        clocks = <0x00000009 0x00000031 0x636c6b5f 0x5f757362 0x6d000000>;
        clock-names = "clk_usbphy1", "hclk_usb1", "usbphy_480m";
        resets = <0x000000e3 0x000000e3 0x000009d9 0x7374315f 0x6e74726f 0x00000001>;
        reset-names = "host1_ahb", "host1_phy", "host1_controller";
    };
    usb@ff500000 {
        compatible = "rockchip,rk3288_rk_ehci_host";
        reg = <0xff500000 0x000000d2>;
        interrupts = <0x00000000 0x00000010 0x0000007a>;
        clocks = <0x00000009 0x00000003 0x75736270 0x32000000>;
        clock-names = "clk_usbphy2", "hclk_usb2";
        resets = <0x000000e3 0x000000e3 0x00000003 0x5f616862 0x63695f63 0x63690000 0x66663532 0x0000001d>;
        reset-names = "ehci_ahb", "ehci_phy", "ehci_controller", "ehci";
    };
    usb@ff520000 {
        compatible = "rockchip,rk3288_rk_ohci_host";
        reg = <0xff520000 0x000000d2>;
        interrupts = <0x00000000 0x00000010 0x0000007a>;
        clocks = <0x00000009 0x00000003 0x75736270 0x33000000>;
        clock-names = "clk_usbphy3", "hclk_usb3";
    };
    hsic@ff5c0000 {
        compatible = "rockchip,rk3288_rk_hsic_host";
        reg = <0xff5c0000 0x000000d2>;
        interrupts = <0x00000000 0x0000001c 0x00000008>;
        clocks = <0x00000029 0x00000031 0x00000049 0x3438306d 0x73696370 0x795f3438 0x68793100>;
        clock-names = "hsicphy_480m", "hclk_hsic", "hsicphy_12m", "usbphy_480m", "hsic_usbphy1", "hsic_usbphy2";
        resets = <0x000000e3 0x000000e3 0x000009d9 0x635f6175 0x00000002 0x30303030>;
        reset-names = "hsic_ahb", "hsic_aux", "hsic_phy";
    };
    eth@ff290000 {
        compatible = "rockchip,rk3288-gmac";
        reg = <0xff290000 0x000000d2>;
        interrupts = <0x00000000 0x00000007 0x00000003>;
        interrupt-names = "macirq";
        clocks = <0x00000067 0x00000001 0x00000003 0x00000001 0x636c6b5f 0x7278006d 0x6b5f6d61 0x635f7265 0x63007063 0x00000006 0x00000003 0x756c7400 0x000000e5>;
        clock-names = "clk_mac", "mac_clk_rx", "mac_clk_tx", "clk_mac_ref", "clk_mac_refout", "aclk_mac", "pclk_mac";
        phy-mode = "rgmii";
        pinctrl-names = "default";
        pinctrl-0 = <0x000000e5 0x00000003 0x00000008 0x00000a0b>;
        reset-gpio = <0x00000005 0x00000006 0x00000003>;
        clock_in_out = "input";
        tx_delay = <0x00000030>;
        rx_delay = <0x00000010>;
    };
    rockchip-tsp@0xff420000 {
        compatible = "rockchip-tsp";
        reg = <0xff420000 0x00000843>;
        i2s-id = <0x00000000>;
        clocks = <0x00000020 0x000002e6>;
        clock-names = "i2s_clk", "i2s_mclk";
        interrupts = <0x00000000 0x00000010 0x000000a7>;
        dmas = <0x000000a7 0x00000003 0x78000000 0x64656661>;
        dma-names = "tx", "rx";
        pinctrl-names = "default", "sleep";
        pinctrl-0 = <0x000000d0 0x000000d4 0x000000d8 0x000000d9 0x00000003 0x6d616c69 0x69743736 0x78780061 0x61726400>;
        pinctrl-1 = <0x000000d9>;
    };
    gpu {
        compatible = "arm,malit764", "arm,malit76x", "arm,malit7xx", "arm,mali-midgard";
        reg = <0xffa30000 0x000000d2>;
        interrupts = <0x00000000 0x00000007 0x00000004 0x4a4f4200 0x00000001 0x00000004 0x00000011 0x2c696570 0x00000008>;
        interrupt-names = "JOB", "MMU", "GPU";
    };
    iep_mmu {
        dbgname = "iep";
        compatible = "rockchip,iep_mmu";
        reg = <0xff900800 0x000000d2>;
        interrupts = <0x00000000 0x00000008 0x00000002>;
        interrupt-names = "iep_mmu";
    };
    vip_mmu {
        dbgname = "vip";
        compatible = "rockchip,vip_mmu";
        reg = <0xff950800 0x000000d2>;
        interrupts = <0x00000000 0x00000008 0x00000002>;
        interrupt-names = "vip_mmu";
    };
    vopb_mmu {
        dbgname = "vopb";
        compatible = "rockchip,vopb_mmu";
        reg = <0xff930300 0x000000d2>;
        interrupts = <0x00000000 0x00000009 0x00000000>;
        interrupt-names = "vopb_mmu";
    };
    vopl_mmu {
        dbgname = "vopl";
        compatible = "rockchip,vopl_mmu";
        reg = <0xff940300 0x000000d2>;
        interrupts = <0x00000000 0x00000009 0x00000000>;
        interrupt-names = "vopl_mmu";
    };
    hevc_mmu {
        dbgname = "hevc";
        compatible = "rockchip,hevc_mmu";
        reg = <0xff9c0440 0x00000003 0x0000006f 0x00000939>;
        interrupts = <0x00000000 0x00000009 0x00000000>;
        interrupt-names = "hevc_mmu";
    };
    vpu_mmu {
        dbgname = "vpu";
        compatible = "rockchip,vpu_mmu";
        reg = <0xff9a0800 0x000000d2>;
        interrupts = <0x00000000 0x00000008 0x00000002>;
        interrupt-names = "vpu_mmu";
    };
    isp_mmu {
        dbgname = "isp_mmu";
        compatible = "rockchip,isp_mmu";
        reg = <0xff914000 0x00000003 0x0000000e 0x00000939>;
        interrupts = <0x00000000 0x00000008 0x00000002>;
        interrupt-names = "isp_mmu";
    };
    rockchip_suspend {
        rockchip,ctrbits = <0x00040017>;
        rockchip,pmic-gpios = <0x04000a00 0x00000a57>;
        rockchip,pmic-suspend_gpios = <0x01007c30 0x00000a73>;
        rockchip,pmic-resume_gpios = <0x02007c32 0x69737040>;
    };
    isp@ff910000 {
        compatible = "rockchip,isp";
        reg = <0xff910000 0x000000d2>;
        interrupts = <0x00000000 0x00000038 0x0000000b>;
        clocks = <0x0000000b 0x00000024 0x00000079 0x0000000b 0x000002e6 0x6b5f6973 0x6b5f6973 0x5f697370 0x00636c6b 0x6b5f6369 0x0068636c 0x00000003 0x756c7400 0x00697370>;
        clock-names = "aclk_isp", "hclk_isp", "clk_isp", "clk_isp_jpe", "pclkin_isp", "clk_cif_out", "clk_mipi_24m", "clk_cif_pll", "pd_isp", "hclk_mipiphy1";
        pinctrl-names = "default", "isp_dvp8bit2", "isp_dvp10bit", "isp_dvp12bit", "isp_dvp8bit0", "isp_mipi_fl", "isp_mipi_fl_prefl";
        pinctrl-0 = <0x000000eb>;
        pinctrl-1 = <0x000000eb 0x00000a8e>;
        pinctrl-2 = <0x000000eb 0x00000010 0x000000ed>;
        pinctrl-3 = <0x000000eb 0x00000003 0x000000ef 0x000000eb>;
        pinctrl-4 = <0x000000eb 0x00000aac>;
        pinctrl-5 = <0x000000eb 0x00000ab6>;
        pinctrl-6 = <0x000000eb 0x00000004 0x00000004>;
        rockchip,isp,mipiphy = <0x00000002>;
        rockchip,isp,cifphy = <0x00000001>;
        rockchip,isp,mipiphy1,reg = <0xff968000 0x00000b03>;
        rockchip,gpios = <0x00000004 0x00000004 0x00000005>;
        rockchip,isp,iommu_enable = <0x00000001>;
        status = "okay";
    };
    tsadc@ff280000 {
        compatible = "rockchip,tsadc";
        reg = <0xff280000 0x000000d2>;
        interrupts = <0x00000000 0x00000004 0x00000000>;
        #io-channel-cells = <0x00000001>;
        io-channel-ranges;
        clock-frequency = <0x0000c350>;
        clocks = <0x00000060 0x00000011 0x6c6b5f74>;
        clock-names = "tsadc", "pclk_tsadc";
        status = "okay";
    };
    lcdc-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x000000f2>;
        pinctrl-1 = <0x000000f3>;
        pinctrl-2 = <0x000000f4>;
        regulator-name = "vcc30_lcd";
    };
    dpio-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x000000f5>;
        pinctrl-1 = <0x000000f6>;
        pinctrl-2 = <0x000000f7>;
        regulator-name = "vcc18_cif";
    };
    flash0-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x000000f8>;
        pinctrl-1 = <0x000000f9>;
        pinctrl-2 = <0x000000fa>;
        regulator-name = "vcc_flash";
    };
    flash1-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x000000fb>;
        pinctrl-1 = <0x000000fc>;
        pinctrl-2 = <0x000000fd>;
        regulator-name = "vcc_flash";
    };
    apio3-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x000000fe>;
        pinctrl-1 = <0x000000ff>;
        pinctrl-2 = <0x00000100>;
        regulator-name = "vccio_wl";
    };
    apio5-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x00000101>;
        pinctrl-1 = <0x00000102>;
        pinctrl-2 = <0x00000103>;
        regulator-name = "vccio";
    };
    apio4-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x00000104>;
        pinctrl-1 = <0x00000105>;
        pinctrl-2 = <0x00000106>;
        regulator-name = "vccio";
    };
    apio0-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x00000107>;
        pinctrl-1 = <0x00000108>;
        pinctrl-2 = <0x00000109>;
        regulator-name = "vccio";
    };
    apio2-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x0000010a>;
        pinctrl-1 = <0x0000010b>;
        pinctrl-2 = <0x0000010c>;
        regulator-name = "vccio";
    };
    sdmmc0-vdd-domain {
        compatible = "rockchip,io_vol_domain";
        pinctrl-names = "default", "1.8V", "3.3V";
        pinctrl-0 = <0x0000010d>;
        pinctrl-1 = <0x0000010e>;
        pinctrl-2 = <0x0000010f>;
        regulator-name = "vcc_sd";
    };
    power_ctr {
    };
    display-timings {
        native-mode = <0x00000110>;
        linux,phandle = <0x000000c9>;
        phandle = <0x000000c9>;
        timing0 {
            screen-type = <0x00000001>;
            out-face = <0x00000000>;
            clock-frequency = <0x046cf710>;
            hactive = <0x00000500>;
            vactive = <0x000002d0>;
            hback-porch = <0x000000dc>;
            hfront-porch = <0x0000006e>;
            vback-porch = <0x00000014>;
            vfront-porch = <0x00000005>;
            hsync-len = <0x00000028>;
            vsync-len = <0x00000005>;
            hsync-active = <0x00000001>;
            vsync-active = <0x00000001>;
            de-active = <0x00000000>;
            pixelclk-active = <0x00000000>;
            swap-rb = <0x00000000>;
            swap-rg = <0x00000000>;
            swap-gb = <0x00000000>;
        };
        timing1 {
            screen-type = <0x00000001>;
            out-face = <0x00000000>;
            clock-frequency = <0x08d9ee20>;
            hactive = <0x00000780>;
            vactive = <0x00000438>;
            hback-porch = <0x00000094>;
            hfront-porch = <0x00000058>;
            vback-porch = <0x00000024>;
            vfront-porch = <0x00000004>;
            hsync-len = <0x0000002c>;
            vsync-len = <0x00000005>;
            hsync-active = <0x00000001>;
            vsync-active = <0x00000001>;
            de-active = <0x00000000>;
            pixelclk-active = <0x00000000>;
            swap-rb = <0x00000000>;
            swap-rg = <0x00000000>;
            swap-gb = <0x00000000>;
            linux,phandle = <0x00000110>;
            phandle = <0x00000110>;
        };
        timing2 {
            screen-type = <0x00000001>;
            out-face = <0x00000000>;
            clock-frequency = <0x11b3dc40>;
            hactive = <0x00000f00>;
            vactive = <0x00000870>;
            hback-porch = <0x00000128>;
            hfront-porch = <0x000000b0>;
            vback-porch = <0x00000048>;
            vfront-porch = <0x00000008>;
            hsync-len = <0x00000058>;
            vsync-len = <0x0000000a>;
            hsync-active = <0x00000001>;
            vsync-active = <0x00000001>;
            de-active = <0x00000000>;
            pixelclk-active = <0x00000000>;
            swap-rb = <0x00000000>;
            swap-rg = <0x00000000>;
            swap-gb = <0x00000000>;
        };
    };
    hsic-usb-hub {
        compatible = "hub_reset";
        reset,pin = <0x00000004 0x00000009 0x00000000>;
        status = "disabled";
    };
    wireless-wlan {
        compatible = "wlan-platdata";
        wifi_chip_type = "bcmwifi";
        sdio_vref = <0x00000708>;
        power_pmu_regulator = "act_ldo3";
        power_pmu_enable_level = <0x00000001>;
        vref_pmu_regulator = "act_ldo3";
        vref_pmu_enable_level = <0x00000001>;
        WIFI,poweren_gpio = <0x00000005 0x0000000c 0x00000000>;
        WIFI,host_wake_irq = <0x00000005 0x00000005 0x00000002>;
        status = "okay";
    };
    wireless-bluetooth {
        compatible = "bluetooth-platdata";
        uart_rts_gpios = <0x00000005 0x00000011 0x7274735f>;
        pinctrl-names = "default", "rts_gpio";
        pinctrl-0 = <0x00000111>;
        pinctrl-1 = <0x00000112>;
        BT,power_gpio = <0x00000005 0x0000000c 0x00000000>;
        BT,reset_gpio = <0x00000005 0x0000000c 0x00000000>;
        BT,wake_gpio = <0x00000005 0x0000000c 0x00000000>;
        BT,wake_host_irq = <0x00000005 0x00000005 0x00000002>;
        status = "okay";
    };
    pwm_regulator {
        compatible = "rockchip_pwm_regulator";
        pwms = <0x00000113 0x00000004 0x00000050>;
        rockchip,pwm_id = <0x00000001>;
        rockchip,pwm_voltage_map = <0x000e1d48 0x000fa3e8 0x00112a88 0x0012b128 0x001437c8 0x00000003 0x00000003 0x00000003 0x00000003 0x00000003 0x00000001 0x00000003 0x00000003 0x00000001 0x00000003 0x64636463 0x0000065c 0x00000003 0x00000003 0x00000003>;
        rockchip,pwm_voltage = <0x0010c8e0>;
        rockchip,pwm_min_voltage = <0x000e1d48>;
        rockchip,pwm_max_voltage = <0x00155cc0>;
        rockchip,pwm_suspend_voltage = <0x000e7ef0>;
        rockchip,pwm_coefficient = <0x000001db>;
        regulators {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            regulator@0 {
                regulator-compatible = "pwm_dcdc1";
                regulator-name = "vdd_logic";
                regulator-min-microvolt = <0x000e1d48>;
                regulator-max-microvolt = <0x00155cc0>;
                regulator-always-on;
                regulator-boot-on;
            };
        };
    };
    codec-hdmi-i2s {
        compatible = "hdmi-i2s";
        linux,phandle = <0x00000114>;
        phandle = <0x00000114>;
    };
    codec-hdmi-spdif {
        compatible = "hdmi-spdif";
        linux,phandle = <0x00000116>;
        phandle = <0x00000116>;
    };
    rockchip-hdmi-i2s {
        compatible = "rockchip-hdmi-i2s";
        dais {
            dai0 {
                audio-codec = <0x00000114>;
                i2s-controller = <0x00000115>;
                format = "i2s";
            };
        };
    };
    rockchip-hdmi-spdif {
        compatible = "rockchip-hdmi-spdif";
        dais {
            dai0 {
                audio-codec = <0x00000116>;
                i2s-controller = <0x00000117>;
            };
        };
    };
    rockchip-rk1000 {
        compatible = "rockchip-rk1000";
        dais {
            dai0 {
                audio-codec = <0x00000118>;
                i2s-controller = <0x00000115>;
                format = "i2s";
            };
        };
    };
    rockchip-es8323 {
        compatible = "rockchip-es8323";
        dais {
            dai0 {
                audio-codec = <0x00000119>;
                i2s-controller = <0x00000115>;
                format = "i2s";
            };
        };
    };
    rkxx-remotectl {
        compatible = "rockchip,remotectl";
        module-gpios = <0x00000095 0x00000009 0x00000000>;
        status = "disabled";
    };
    usb_control {
        compatible = "rockchip,rk3288-usb-control";
        host_drv_gpio = <0x00000095 0x0000000c 0x00000001>;
        otg_drv_gpio = <0x00000095 0x00000000 0x00000de0>;
        rockchip,remote_wakeup;
        rockchip,usb_irq_wakeup;
    };
};
