#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000002317d8883c0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -12;
v000002317d888780_0 .var "alu_control", 3 0;
v000002317d98b9d0_0 .net "alu_result", 31 0, v000002317d986e00_0;  1 drivers
v000002317d98ba70_0 .var "operand_a", 31 0;
v000002317d98bb10_0 .var "operand_b", 31 0;
v000002317d98bbb0_0 .net "zero_flag", 0 0, v000002317d8886e0_0;  1 drivers
S_000002317d888550 .scope module, "ALU" "alu" 2 11, 3 1 0, S_000002317d8883c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000002317d9871f0_0 .net "ALUControl", 3 0, v000002317d888780_0;  1 drivers
v000002317d986e00_0 .var "ALUResult", 31 0;
v000002317d98a590_0 .net "SrcA", 31 0, v000002317d98ba70_0;  1 drivers
v000002317d98a630_0 .net "SrcB", 31 0, v000002317d98bb10_0;  1 drivers
v000002317d8886e0_0 .var "Zero", 0 0;
E_000002317d87cbc0 .event edge, v000002317d9871f0_0, v000002317d98a590_0, v000002317d98a630_0, v000002317d986e00_0;
S_000002317d98b840 .scope task, "init" "init" 2 19, 2 19 0, S_000002317d8883c0;
 .timescale -9 -12;
TD_alu_tb.init ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %end;
    .scope S_000002317d888550;
T_1 ;
    %wait E_000002317d87cbc0;
    %load/vec4 v000002317d9871f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.0 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %add;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %sub;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %and;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %or;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %xor;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v000002317d98a590_0;
    %load/vec4 v000002317d98a630_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v000002317d986e00_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %load/vec4 v000002317d986e00_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v000002317d8886e0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002317d8883c0;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002317d8883c0 {0 0 0};
    %fork TD_alu_tb.init, S_000002317d98b840;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 39 "$display", "Test Case 1 (ADD) - Result: %h (Expected: 00000008)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 46 "$display", "Test Case 2 (SUB) - Result: %h (Expected: 00000002)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "Test Case 3 (AND) - Result: %h (Expected: 00000003)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "Test Case 4 (OR) - Result: %h (Expected: 0000000F)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 67 "$display", "Test Case 5 (XOR) - Result: %h (Expected: 0000000C)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 74 "$display", "Test Case 6 (SLL) - Result: %h (Expected: 00000010)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 81 "$display", "Test Case 7 (SRL) - Result: %h (Expected: 00000004)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 88 "$display", "Test Case 8 (SLT) - Result: %h (Expected: 00000001)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 4026531855, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 95 "$display", "Test Case 9(SLT) - Result: %h (Expected: 00000001)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 983216, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 4026531855, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 102 "$display", "Test Case 10(SLT) - Result: %h (Expected: 00000000)", v000002317d98b9d0_0 {0 0 0};
    %pushi/vec4 983216, 0, 32;
    %store/vec4 v000002317d98ba70_0, 0, 32;
    %pushi/vec4 4026531855, 0, 32;
    %store/vec4 v000002317d98bb10_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000002317d888780_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 109 "$display", "Test Case 11(SLTU) - Result: %h (Expected: 00000001)", v000002317d98b9d0_0 {0 0 0};
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./../alu.v";
