/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 320 208)
	(text "cpu" (rect 5 0 28 15)(font "Arial" ))
	(text "inst" (rect 8 128 31 143)(font "Arial" ))
	(port
		(pt 0 120)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 24 112 41 127)(font "Arial" ))
		(line (pt 0 120)(pt 16 120))
	)
	(port
		(pt 0 104)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 96 40 111)(font "Arial" ))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 256 40)
		(input)
		(text "ma_data_in[31..0]" (rect 0 0 116 15)(font "Arial" ))
		(text "ma_data_in[31..0]" (rect 136 32 252 47)(font "Arial" ))
		(line (pt 240 40)(pt 256 40)(line_width 3))
	)
	(port
		(pt 256 120)
		(input)
		(text "ma_done" (rect 0 0 62 15)(font "Arial" ))
		(text "ma_done" (rect 184 112 246 127)(font "Arial" ))
		(line (pt 240 120)(pt 256 120))
	)
	(port
		(pt 0 24)
		(input)
		(text "clk_1_hz" (rect 0 0 56 15)(font "Arial" ))
		(text "clk_1_hz" (rect 26 16 82 31)(font "Arial" ))
		(line (pt 0 24)(pt 16 24))
	)
	(port
		(pt 256 24)
		(output)
		(text "ma_addr[31..0]" (rect 0 0 97 15)(font "Arial" ))
		(text "ma_addr[31..0]" (rect 152 16 249 31)(font "Arial" ))
		(line (pt 256 24)(pt 240 24)(line_width 3))
	)
	(port
		(pt 256 56)
		(output)
		(text "ma_data_out[31..0]" (rect 0 0 125 15)(font "Arial" ))
		(text "ma_data_out[31..0]" (rect 128 48 253 63)(font "Arial" ))
		(line (pt 256 56)(pt 240 56)(line_width 3))
	)
	(port
		(pt 256 72)
		(output)
		(text "ma_rd_req" (rect 0 0 71 15)(font "Arial" ))
		(text "ma_rd_req" (rect 176 64 247 79)(font "Arial" ))
		(line (pt 256 72)(pt 240 72))
	)
	(port
		(pt 256 88)
		(output)
		(text "ma_wr_req" (rect 0 0 74 15)(font "Arial" ))
		(text "ma_wr_req" (rect 176 80 250 95)(font "Arial" ))
		(line (pt 256 88)(pt 240 88))
	)
	(port
		(pt 256 104)
		(output)
		(text "ma_data_mask[3..0]" (rect 0 0 133 15)(font "Arial" ))
		(text "ma_data_mask[3..0]" (rect 120 96 253 111)(font "Arial" ))
		(line (pt 256 104)(pt 240 104)(line_width 3))
	)
	(parameter
		"EXEC_START_ADDR"
		"01000000000000000000000000000000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"MORE_REGISTERS"
		"1"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 240 128))
	)
	(annotation_block (parameter)(rect 272 -48 768 16))
)
