{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608782974734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608782974734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 11:09:34 2020 " "Processing started: Thu Dec 24 11:09:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608782974734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608782974734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608782974734 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1608782975092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file priorityencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/PriorityEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608782975158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608782975158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul " "Found entity 1: Mul" {  } { { "Mul.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608782975161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608782975161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iteration.v 1 1 " "Found 1 design units, including 1 entities, in source file iteration.v" { { "Info" "ISGN_ENTITY_NAME" "1 Iteration " "Found entity 1: Iteration" {  } { { "Iteration.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Iteration.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608782975164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608782975164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0 X0 Div.v(26) " "Verilog HDL Declaration information at Div.v(26): object \"x0\" differs only in case from object \"X0\" in the same scope" {  } { { "Div.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Div.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1608782975168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608782975168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608782975168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "Add_Sub.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Add_Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608782975171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608782975171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608782975174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608782975174 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Exception Mul.v(14) " "Verilog HDL Implicit Net warning at Mul.v(14): created implicit net for \"Exception\"" {  } { { "Mul.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Mul.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608782975175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Overflow Mul.v(27) " "Verilog HDL Implicit Net warning at Mul.v(27): created implicit net for \"Overflow\"" {  } { { "Mul.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Mul.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608782975175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Underflow Mul.v(28) " "Verilog HDL Implicit Net warning at Mul.v(28): created implicit net for \"Underflow\"" {  } { { "Mul.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Mul.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608782975175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Exception Add_Sub.v(30) " "Verilog HDL Implicit Net warning at Add_Sub.v(30): created implicit net for \"Exception\"" {  } { { "Add_Sub.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Add_Sub.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608782975175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "perform Add_Sub.v(40) " "Verilog HDL Implicit Net warning at Add_Sub.v(40): created implicit net for \"perform\"" {  } { { "Add_Sub.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Add_Sub.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608782975175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608782975220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub Add_Sub:add " "Elaborating entity \"Add_Sub\" for hierarchy \"Add_Sub:add\"" {  } { { "ALU.v" "add" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782975223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder Add_Sub:add\|PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"Add_Sub:add\|PriorityEncoder:pe\"" {  } { { "Add_Sub.v" "pe" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Add_Sub.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782975255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 PriorityEncoder.v(138) " "Verilog HDL assignment warning at PriorityEncoder.v(138): truncated value with size 8 to match size of target (5)" {  } { { "PriorityEncoder.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/PriorityEncoder.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608782975258 "|ALU|Add_Sub:add|PriorityEncoder:pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul Mul:mul " "Elaborating entity \"Mul\" for hierarchy \"Mul:mul\"" {  } { { "ALU.v" "mul" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782975261 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mul:mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mul:mul\|Mult0\"" {  } { { "Mul.v" "Mult0" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Mul.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608782976369 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1608782976369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mul:mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Mul:mul\|lpm_mult:Mult0\"" {  } { { "Mul.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Mul.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mul:mul\|lpm_mult:Mult0 " "Instantiated megafunction \"Mul:mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608782976413 ""}  } { { "Mul.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/Mul.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608782976413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p8t " "Found entity 1: mult_p8t" {  } { { "db/mult_p8t.tdf" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/db/mult_p8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608782976475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608782976475 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1608782976746 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1608782976746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/output_files/ALU.map.smsg " "Generated suppressed messages file E:/BT/HK5/Thiet ke HTS HDL/Final/Floating-Point-ALU-in-Verilog-master/ALU/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608782978154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608782978322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608782978322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1354 " "Implemented 1354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608782978431 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608782978431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1249 " "Implemented 1249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608782978431 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1608782978431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608782978431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608782978473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 11:09:38 2020 " "Processing ended: Thu Dec 24 11:09:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608782978473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608782978473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608782978473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608782978473 ""}
