Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: No GSR in the chip base
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0xb91cab23

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0xb91cab23

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:    62/ 8640     0%
Info: 	                 IOB:     8/  274     2%
Info: 	              OSER16:     0/   38     0%
Info: 	              IDES16:     0/   38     0%
Info: 	             IOLOGIC:     0/  296     0%
Info: 	           MUX2_LUT5:     0/ 4320     0%
Info: 	           MUX2_LUT6:     0/ 2160     0%
Info: 	           MUX2_LUT7:     0/ 1080     0%
Info: 	           MUX2_LUT8:     0/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 37 cells, random placement wirelen = 1846.
Info:     at initial placer iter 0, wirelen = 198
Info:     at initial placer iter 1, wirelen = 195
Info:     at initial placer iter 2, wirelen = 196
Info:     at initial placer iter 3, wirelen = 195
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SLICE: wirelen solved = 196, spread = 174, legal = 281; time = 0.01s
Info:     at iteration #1, type GND: wirelen solved = 281, spread = 281, legal = 281; time = 0.00s
Info:     at iteration #1, type VCC: wirelen solved = 281, spread = 281, legal = 281; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 196, spread = 241, legal = 259; time = 0.01s
Info:     at iteration #2, type SLICE: wirelen solved = 195, spread = 225, legal = 247; time = 0.01s
Info:     at iteration #2, type GND: wirelen solved = 247, spread = 247, legal = 247; time = 0.00s
Info:     at iteration #2, type VCC: wirelen solved = 247, spread = 247, legal = 247; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 195, spread = 225, legal = 250; time = 0.01s
Info:     at iteration #3, type SLICE: wirelen solved = 189, spread = 219, legal = 252; time = 0.00s
Info:     at iteration #3, type GND: wirelen solved = 252, spread = 252, legal = 252; time = 0.00s
Info:     at iteration #3, type VCC: wirelen solved = 252, spread = 252, legal = 252; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 185, spread = 215, legal = 258; time = 0.01s
Info:     at iteration #4, type SLICE: wirelen solved = 183, spread = 221, legal = 286; time = 0.01s
Info:     at iteration #4, type GND: wirelen solved = 286, spread = 286, legal = 286; time = 0.00s
Info:     at iteration #4, type VCC: wirelen solved = 286, spread = 286, legal = 286; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 182, spread = 222, legal = 294; time = 0.01s
Info:     at iteration #5, type SLICE: wirelen solved = 181, spread = 219, legal = 228; time = 0.01s
Info:     at iteration #5, type GND: wirelen solved = 228, spread = 228, legal = 228; time = 0.00s
Info:     at iteration #5, type VCC: wirelen solved = 228, spread = 228, legal = 228; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 183, spread = 222, legal = 279; time = 0.01s
Info:     at iteration #6, type SLICE: wirelen solved = 186, spread = 243, legal = 310; time = 0.01s
Info:     at iteration #6, type GND: wirelen solved = 310, spread = 310, legal = 310; time = 0.00s
Info:     at iteration #6, type VCC: wirelen solved = 310, spread = 310, legal = 310; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 185, spread = 232, legal = 246; time = 0.01s
Info:     at iteration #7, type SLICE: wirelen solved = 125, spread = 188, legal = 230; time = 0.01s
Info:     at iteration #7, type GND: wirelen solved = 230, spread = 230, legal = 230; time = 0.00s
Info:     at iteration #7, type VCC: wirelen solved = 230, spread = 230, legal = 230; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 125, spread = 190, legal = 274; time = 0.01s
Info:     at iteration #8, type SLICE: wirelen solved = 168, spread = 219, legal = 310; time = 0.01s
Info:     at iteration #8, type GND: wirelen solved = 310, spread = 310, legal = 310; time = 0.00s
Info:     at iteration #8, type VCC: wirelen solved = 310, spread = 310, legal = 310; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 168, spread = 216, legal = 240; time = 0.01s
Info:     at iteration #9, type SLICE: wirelen solved = 174, spread = 231, legal = 303; time = 0.00s
Info:     at iteration #9, type GND: wirelen solved = 303, spread = 303, legal = 303; time = 0.00s
Info:     at iteration #9, type VCC: wirelen solved = 303, spread = 303, legal = 303; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 174, spread = 227, legal = 285; time = 0.01s
Info:     at iteration #10, type SLICE: wirelen solved = 178, spread = 238, legal = 245; time = 0.00s
Info:     at iteration #10, type GND: wirelen solved = 245, spread = 245, legal = 245; time = 0.00s
Info:     at iteration #10, type VCC: wirelen solved = 245, spread = 245, legal = 245; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 178, spread = 232, legal = 249; time = 0.00s
Info:     at iteration #11, type SLICE: wirelen solved = 146, spread = 222, legal = 232; time = 0.00s
Info:     at iteration #11, type GND: wirelen solved = 232, spread = 232, legal = 232; time = 0.00s
Info:     at iteration #11, type VCC: wirelen solved = 232, spread = 232, legal = 232; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 144, spread = 222, legal = 232; time = 0.01s
Info:     at iteration #12, type SLICE: wirelen solved = 148, spread = 217, legal = 241; time = 0.01s
Info:     at iteration #12, type GND: wirelen solved = 241, spread = 241, legal = 241; time = 0.00s
Info:     at iteration #12, type VCC: wirelen solved = 241, spread = 241, legal = 241; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 148, spread = 213, legal = 231; time = 0.01s
Info:     at iteration #13, type SLICE: wirelen solved = 147, spread = 197, legal = 220; time = 0.01s
Info:     at iteration #13, type GND: wirelen solved = 220, spread = 220, legal = 220; time = 0.00s
Info:     at iteration #13, type VCC: wirelen solved = 220, spread = 220, legal = 220; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 147, spread = 209, legal = 232; time = 0.01s
Info:     at iteration #14, type SLICE: wirelen solved = 149, spread = 208, legal = 230; time = 0.01s
Info:     at iteration #14, type GND: wirelen solved = 230, spread = 230, legal = 230; time = 0.00s
Info:     at iteration #14, type VCC: wirelen solved = 230, spread = 230, legal = 230; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 149, spread = 208, legal = 221; time = 0.01s
Info:     at iteration #15, type SLICE: wirelen solved = 166, spread = 308, legal = 320; time = 0.01s
Info:     at iteration #15, type GND: wirelen solved = 320, spread = 320, legal = 320; time = 0.00s
Info:     at iteration #15, type VCC: wirelen solved = 320, spread = 320, legal = 320; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 166, spread = 317, legal = 333; time = 0.01s
Info:     at iteration #16, type SLICE: wirelen solved = 169, spread = 271, legal = 321; time = 0.01s
Info:     at iteration #16, type GND: wirelen solved = 321, spread = 321, legal = 321; time = 0.00s
Info:     at iteration #16, type VCC: wirelen solved = 321, spread = 321, legal = 321; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 178, spread = 316, legal = 323; time = 0.01s
Info:     at iteration #17, type SLICE: wirelen solved = 166, spread = 263, legal = 297; time = 0.01s
Info:     at iteration #17, type GND: wirelen solved = 297, spread = 297, legal = 297; time = 0.00s
Info:     at iteration #17, type VCC: wirelen solved = 297, spread = 297, legal = 297; time = 0.00s
Info:     at iteration #17, type ALL: wirelen solved = 166, spread = 258, legal = 287; time = 0.01s
Info:     at iteration #18, type SLICE: wirelen solved = 190, spread = 244, legal = 275; time = 0.00s
Info:     at iteration #18, type GND: wirelen solved = 275, spread = 275, legal = 275; time = 0.00s
Info:     at iteration #18, type VCC: wirelen solved = 275, spread = 275, legal = 275; time = 0.00s
Info:     at iteration #18, type ALL: wirelen solved = 190, spread = 241, legal = 269; time = 0.01s
Info:     at iteration #19, type SLICE: wirelen solved = 188, spread = 252, legal = 279; time = 0.00s
Info:     at iteration #19, type GND: wirelen solved = 279, spread = 279, legal = 279; time = 0.00s
Info:     at iteration #19, type VCC: wirelen solved = 279, spread = 279, legal = 279; time = 0.00s
Info:     at iteration #19, type ALL: wirelen solved = 186, spread = 243, legal = 272; time = 0.01s
Info: HeAP Placer Time: 0.40s
Info:   of which solving equations: 0.20s
Info:   of which spreading cells: 0.07s
Info:   of which strict legalisation: 0.03s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 9, wirelen = 221
Info:   at iteration #5: temp = 0.000000, timing cost = 8, wirelen = 205
Info:   at iteration #6: temp = 0.000000, timing cost = 37, wirelen = 203 
Info: SA placement time 0.07s

Info: Max frequency for clock 'clk_IBUF_I_O': 316.86 MHz (PASS at 27.00 MHz)

Info: Max delay <async>              -> <async>: 2.00 ns
Info: Max delay posedge clk_IBUF_I_O -> <async>: 8.46 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 28579,  28960) |* 
Info: [ 28960,  29341) |* 
Info: [ 29341,  29722) | 
Info: [ 29722,  30103) | 
Info: [ 30103,  30484) |* 
Info: [ 30484,  30865) |* 
Info: [ 30865,  31246) | 
Info: [ 31246,  31627) | 
Info: [ 31627,  32008) | 
Info: [ 32008,  32389) | 
Info: [ 32389,  32770) | 
Info: [ 32770,  33151) |* 
Info: [ 33151,  33532) |* 
Info: [ 33532,  33913) |************************ 
Info: [ 33913,  34294) | 
Info: [ 34294,  34675) | 
Info: [ 34675,  35056) |*** 
Info: [ 35056,  35437) |** 
Info: [ 35437,  35818) |***************************** 
Info: [ 35818,  36199) |*** 
Info: Checksum: 0x69f875ab
Info: Find global nets...
Info: Routing globals...
Info:   Route net clk_IBUF_I_O, use clock #0.
Info:   Net clk_IBUF_I_O is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 171 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        355 |      183        172 |  183   172 |         0|       5.32       5.32|
Info: Routing complete.
Info: Router1 time 5.32s
Info: Checksum: 0x86896441

Info: Critical path report for clock 'clk_IBUF_I_O' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source led_OBUF_O_I_DFF_Q_D_ALU_I1_SUM_ALU_SUM_7_I1_DFFC_Q_DFFLC.Q
Info:  0.8  1.3    Net led_OBUF_O_I_DFF_Q_D_ALU_I1_SUM_ALU_SUM_7_I1 budget 36.579037 ns (2,10) -> (2,11)
Info:                Sink led_OBUF_O_I_DFF_Q_D_ALU_I1_SUM_ALU_SUM_7_ALULC.B
Info:  1.1  2.4  Source led_OBUF_O_I_DFF_Q_D_ALU_I1_SUM_ALU_SUM_7_ALULC.F
Info:  0.8  3.2    Net led_OBUF_O_I_DFF_Q_D_ALU_I1_SUM[2] budget 17.740519 ns (2,11) -> (2,10)
Info:                Sink led_OBUF_O_I_DFF_Q_D_ALU_I1_SUM_ALU_SUM_7_I1_DFFC_Q_DFFLC.A
Info:                Defined in:
Info:                  top.v:13.24-13.35
Info:                  /home/cole-zenk/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0  3.2  Setup led_OBUF_O_I_DFF_Q_D_ALU_I1_SUM_ALU_SUM_7_I1_DFFC_Q_DFFLC.A
Info: 1.6 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source rst_n_IBUF_I$iob.O
Info:  1.0  1.0    Net rst_n_IBUF_I_O budget 37.037037 ns (1,0) -> (1,4)
Info:                Sink rst_n_IBUF_I_O_LUT1_I0_LC.A
Info:                Defined in:
Info:                  /home/cole-zenk/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0  1.0  Setup rst_n_IBUF_I_O_LUT1_I0_LC.A
Info: 0.0 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_IBUF_I_O' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source led_OBUF_O_I_DFF_Q_DFFLC.Q
Info:  4.8  5.2    Net led_OBUF_O_I[5] budget 36.579037 ns (6,12) -> (0,25)
Info:                Sink led_OBUF_O$iob.I
Info: 0.5 ns logic, 4.8 ns routing

Info: Max frequency for clock 'clk_IBUF_I_O': 315.86 MHz (PASS at 27.00 MHz)

Info: Max delay <async>              -> <async>: 0.96 ns
Info: Max delay posedge clk_IBUF_I_O -> <async>: 5.25 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 31789,  32013) |* 
Info: [ 32013,  32237) | 
Info: [ 32237,  32461) |** 
Info: [ 32461,  32685) | 
Info: [ 32685,  32909) |* 
Info: [ 32909,  33133) | 
Info: [ 33133,  33357) | 
Info: [ 33357,  33581) | 
Info: [ 33581,  33805) | 
Info: [ 33805,  34029) |* 
Info: [ 34029,  34253) |** 
Info: [ 34253,  34477) |******** 
Info: [ 34477,  34701) |*************** 
Info: [ 34701,  34925) |** 
Info: [ 34925,  35149) | 
Info: [ 35149,  35373) | 
Info: [ 35373,  35597) | 
Info: [ 35597,  35821) |***** 
Info: [ 35821,  36045) | 
Info: [ 36045,  36269) |****************************** 

Info: Program finished normally.
