<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/attrib09_case.v.html" target="file-frame">third_party/tools/yosys/tests/simple/attrib09_case.v</a>


%Warning-COMBDLY: <a href="../../../../third_party/tools/yosys/tests/simple/attrib09_case.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/attrib09_case.v:13</a>: Delayed assignments (&lt;=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
%Warning-COMBDLY: Use &#34;/* verilator lint_off COMBDLY */&#34; and lint_on around source to disable this message.
%Warning-COMBDLY: *** See the manual before disabling this,
%Warning-COMBDLY: else you may end up with different sim results.


</pre>