# Digital-System-Verification-using-system-verilog
### Function
-Function should have atleast one input arguement.<br>
-A function cananot have an input or output declaration.
-Function must conatin a statement that assign the return value to the implicit function name register.
-A function cannote have any trrigers.
-A function cannot have any blocking assignemnet or force-release or assign, de-assign.
-A function cannot contain any controlled statement such as #, @, posedge, negedge, etc.
###
