{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 16:04:24 2020 " "Info: Processing started: Fri Oct 02 16:04:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bcd_to_sevenseg -c bcd_to_sevenseg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bcd_to_sevenseg -c bcd_to_sevenseg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "segment\[0\]\$latch " "Warning: Node \"segment\[0\]\$latch\" is a latch" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segment\[1\]\$latch " "Warning: Node \"segment\[1\]\$latch\" is a latch" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segment\[2\]\$latch " "Warning: Node \"segment\[2\]\$latch\" is a latch" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segment\[3\]\$latch " "Warning: Node \"segment\[3\]\$latch\" is a latch" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segment\[4\]\$latch " "Warning: Node \"segment\[4\]\$latch\" is a latch" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segment\[5\]\$latch " "Warning: Node \"segment\[5\]\$latch\" is a latch" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "segment\[6\]\$latch " "Warning: Node \"segment\[6\]\$latch\" is a latch" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bcd\[1\] " "Info: Assuming node \"bcd\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bcd\[2\] " "Info: Assuming node \"bcd\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bcd\[3\] " "Info: Assuming node \"bcd\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux7~32 " "Info: Detected gated clock \"Mux7~32\" as buffer" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "segment\[3\]\$latch bcd\[2\] bcd\[1\] 2.042 ns register " "Info: tsu for register \"segment\[3\]\$latch\" (data pin = \"bcd\[2\]\", clock pin = \"bcd\[1\]\") is 2.042 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.627 ns + Longest pin register " "Info: + Longest pin to register delay is 6.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns bcd\[2\] 1 CLK PIN_E22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E22; Fanout = 8; CLK Node = 'bcd\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd[2] } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.820 ns) + CELL(0.346 ns) 5.996 ns Mux3~9 2 COMB LCCOMB_X9_Y14_N12 1 " "Info: 2: + IC(4.820 ns) + CELL(0.346 ns) = 5.996 ns; Loc. = LCCOMB_X9_Y14_N12; Fanout = 1; COMB Node = 'Mux3~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { bcd[2] Mux3~9 } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.366 ns) 6.627 ns segment\[3\]\$latch 3 REG LCCOMB_X9_Y14_N14 1 " "Info: 3: + IC(0.265 ns) + CELL(0.366 ns) = 6.627 ns; Loc. = LCCOMB_X9_Y14_N14; Fanout = 1; REG Node = 'segment\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Mux3~9 segment[3]$latch } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.542 ns ( 23.27 % ) " "Info: Total cell delay = 1.542 ns ( 23.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.085 ns ( 76.73 % ) " "Info: Total interconnect delay = 5.085 ns ( 76.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { bcd[2] Mux3~9 segment[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.627 ns" { bcd[2] {} bcd[2]~combout {} Mux3~9 {} segment[3]$latch {} } { 0.000ns 0.000ns 4.820ns 0.265ns } { 0.000ns 0.830ns 0.346ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.489 ns + " "Info: + Micro setup delay of destination is 0.489 ns" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bcd\[1\] destination 5.074 ns - Shortest register " "Info: - Shortest clock path from clock \"bcd\[1\]\" to destination register is 5.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns bcd\[1\] 1 CLK PIN_B11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 8; CLK Node = 'bcd\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd[1] } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.053 ns) 2.545 ns Mux7~32 2 COMB LCCOMB_X9_Y14_N2 1 " "Info: 2: + IC(1.683 ns) + CELL(0.053 ns) = 2.545 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 1; COMB Node = 'Mux7~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { bcd[1] Mux7~32 } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.000 ns) 3.902 ns Mux7~32clkctrl 3 COMB CLKCTRL_G0 7 " "Info: 3: + IC(1.357 ns) + CELL(0.000 ns) = 3.902 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'Mux7~32clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { Mux7~32 Mux7~32clkctrl } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.225 ns) 5.074 ns segment\[3\]\$latch 4 REG LCCOMB_X9_Y14_N14 1 " "Info: 4: + IC(0.947 ns) + CELL(0.225 ns) = 5.074 ns; Loc. = LCCOMB_X9_Y14_N14; Fanout = 1; REG Node = 'segment\[3\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { Mux7~32clkctrl segment[3]$latch } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 21.42 % ) " "Info: Total cell delay = 1.087 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.987 ns ( 78.58 % ) " "Info: Total interconnect delay = 3.987 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.074 ns" { bcd[1] Mux7~32 Mux7~32clkctrl segment[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.074 ns" { bcd[1] {} bcd[1]~combout {} Mux7~32 {} Mux7~32clkctrl {} segment[3]$latch {} } { 0.000ns 0.000ns 1.683ns 1.357ns 0.947ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { bcd[2] Mux3~9 segment[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.627 ns" { bcd[2] {} bcd[2]~combout {} Mux3~9 {} segment[3]$latch {} } { 0.000ns 0.000ns 4.820ns 0.265ns } { 0.000ns 0.830ns 0.346ns 0.366ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.074 ns" { bcd[1] Mux7~32 Mux7~32clkctrl segment[3]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.074 ns" { bcd[1] {} bcd[1]~combout {} Mux7~32 {} Mux7~32clkctrl {} segment[3]$latch {} } { 0.000ns 0.000ns 1.683ns 1.357ns 0.947ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "bcd\[2\] segment\[6\] segment\[6\]\$latch 8.956 ns register " "Info: tco from clock \"bcd\[2\]\" to destination pin \"segment\[6\]\" through register \"segment\[6\]\$latch\" is 8.956 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bcd\[2\] source 5.135 ns + Longest register " "Info: + Longest clock path from clock \"bcd\[2\]\" to source register is 5.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns bcd\[2\] 1 CLK PIN_E22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E22; Fanout = 8; CLK Node = 'bcd\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd[2] } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.225 ns) 2.610 ns Mux7~32 2 COMB LCCOMB_X9_Y14_N2 1 " "Info: 2: + IC(1.555 ns) + CELL(0.225 ns) = 2.610 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 1; COMB Node = 'Mux7~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { bcd[2] Mux7~32 } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.000 ns) 3.967 ns Mux7~32clkctrl 3 COMB CLKCTRL_G0 7 " "Info: 3: + IC(1.357 ns) + CELL(0.000 ns) = 3.967 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'Mux7~32clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { Mux7~32 Mux7~32clkctrl } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.225 ns) 5.135 ns segment\[6\]\$latch 4 REG LCCOMB_X9_Y14_N16 1 " "Info: 4: + IC(0.943 ns) + CELL(0.225 ns) = 5.135 ns; Loc. = LCCOMB_X9_Y14_N16; Fanout = 1; REG Node = 'segment\[6\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { Mux7~32clkctrl segment[6]$latch } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 24.93 % ) " "Info: Total cell delay = 1.280 ns ( 24.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.855 ns ( 75.07 % ) " "Info: Total interconnect delay = 3.855 ns ( 75.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { bcd[2] Mux7~32 Mux7~32clkctrl segment[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { bcd[2] {} bcd[2]~combout {} Mux7~32 {} Mux7~32clkctrl {} segment[6]$latch {} } { 0.000ns 0.000ns 1.555ns 1.357ns 0.943ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.821 ns + Longest register pin " "Info: + Longest register to pin delay is 3.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns segment\[6\]\$latch 1 REG LCCOMB_X9_Y14_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y14_N16; Fanout = 1; REG Node = 'segment\[6\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { segment[6]$latch } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(1.962 ns) 3.821 ns segment\[6\] 2 PIN PIN_W11 0 " "Info: 2: + IC(1.859 ns) + CELL(1.962 ns) = 3.821 ns; Loc. = PIN_W11; Fanout = 0; PIN Node = 'segment\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { segment[6]$latch segment[6] } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 51.35 % ) " "Info: Total cell delay = 1.962 ns ( 51.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.859 ns ( 48.65 % ) " "Info: Total interconnect delay = 1.859 ns ( 48.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { segment[6]$latch segment[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { segment[6]$latch {} segment[6] {} } { 0.000ns 1.859ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { bcd[2] Mux7~32 Mux7~32clkctrl segment[6]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { bcd[2] {} bcd[2]~combout {} Mux7~32 {} Mux7~32clkctrl {} segment[6]$latch {} } { 0.000ns 0.000ns 1.555ns 1.357ns 0.943ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { segment[6]$latch segment[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { segment[6]$latch {} segment[6] {} } { 0.000ns 1.859ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "segment\[2\]\$latch bcd\[0\] bcd\[2\] -0.398 ns register " "Info: th for register \"segment\[2\]\$latch\" (data pin = \"bcd\[0\]\", clock pin = \"bcd\[2\]\") is -0.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bcd\[2\] destination 5.140 ns + Longest register " "Info: + Longest clock path from clock \"bcd\[2\]\" to destination register is 5.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns bcd\[2\] 1 CLK PIN_E22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E22; Fanout = 8; CLK Node = 'bcd\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd[2] } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.225 ns) 2.610 ns Mux7~32 2 COMB LCCOMB_X9_Y14_N2 1 " "Info: 2: + IC(1.555 ns) + CELL(0.225 ns) = 2.610 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 1; COMB Node = 'Mux7~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { bcd[2] Mux7~32 } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.000 ns) 3.967 ns Mux7~32clkctrl 3 COMB CLKCTRL_G0 7 " "Info: 3: + IC(1.357 ns) + CELL(0.000 ns) = 3.967 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'Mux7~32clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { Mux7~32 Mux7~32clkctrl } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.225 ns) 5.140 ns segment\[2\]\$latch 4 REG LCCOMB_X9_Y14_N10 1 " "Info: 4: + IC(0.948 ns) + CELL(0.225 ns) = 5.140 ns; Loc. = LCCOMB_X9_Y14_N10; Fanout = 1; REG Node = 'segment\[2\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { Mux7~32clkctrl segment[2]$latch } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 24.90 % ) " "Info: Total cell delay = 1.280 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.860 ns ( 75.10 % ) " "Info: Total interconnect delay = 3.860 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { bcd[2] Mux7~32 Mux7~32clkctrl segment[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.140 ns" { bcd[2] {} bcd[2]~combout {} Mux7~32 {} Mux7~32clkctrl {} segment[2]$latch {} } { 0.000ns 0.000ns 1.555ns 1.357ns 0.948ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.538 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns bcd\[0\] 1 PIN PIN_D14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D14; Fanout = 7; PIN Node = 'bcd\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd[0] } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.181 ns) + CELL(0.053 ns) 5.071 ns Mux2~21 2 COMB LCCOMB_X9_Y14_N24 1 " "Info: 2: + IC(4.181 ns) + CELL(0.053 ns) = 5.071 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 1; COMB Node = 'Mux2~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.234 ns" { bcd[0] Mux2~21 } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 5.538 ns segment\[2\]\$latch 3 REG LCCOMB_X9_Y14_N10 1 " "Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 5.538 ns; Loc. = LCCOMB_X9_Y14_N10; Fanout = 1; REG Node = 'segment\[2\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Mux2~21 segment[2]$latch } "NODE_NAME" } } { "bcd_to_sevenseg.v" "" { Text "D:/project/quartus/bcd_to_sevenseg.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 20.19 % ) " "Info: Total cell delay = 1.118 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 79.81 % ) " "Info: Total interconnect delay = 4.420 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { bcd[0] Mux2~21 segment[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.538 ns" { bcd[0] {} bcd[0]~combout {} Mux2~21 {} segment[2]$latch {} } { 0.000ns 0.000ns 4.181ns 0.239ns } { 0.000ns 0.837ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { bcd[2] Mux7~32 Mux7~32clkctrl segment[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.140 ns" { bcd[2] {} bcd[2]~combout {} Mux7~32 {} Mux7~32clkctrl {} segment[2]$latch {} } { 0.000ns 0.000ns 1.555ns 1.357ns 0.948ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { bcd[0] Mux2~21 segment[2]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.538 ns" { bcd[0] {} bcd[0]~combout {} Mux2~21 {} segment[2]$latch {} } { 0.000ns 0.000ns 4.181ns 0.239ns } { 0.000ns 0.837ns 0.053ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 16:04:24 2020 " "Info: Processing ended: Fri Oct 02 16:04:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
