<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.01.01.05:55:37"
 outputDirectory="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC5C6F27C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="key_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="key_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="led_green" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led_green_export" direction="output" role="export" width="8" />
  </interface>
  <interface name="led_red" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led_red_export" direction="output" role="export" width="10" />
  </interface>
  <interface name="mem_if_lpddr2_emif_avl_0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="536870912" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="48" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="mem_if_lpddr2_emif_avl_0_waitrequest_n"
       direction="output"
       role="waitrequest_n"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_avl_0_beginbursttransfer"
       direction="input"
       role="beginbursttransfer"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_avl_0_address"
       direction="input"
       role="address"
       width="27" />
   <port
       name="mem_if_lpddr2_emif_avl_0_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_avl_0_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="mem_if_lpddr2_emif_avl_0_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="mem_if_lpddr2_emif_avl_0_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="mem_if_lpddr2_emif_avl_0_read"
       direction="input"
       role="read"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_avl_0_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_avl_0_burstcount"
       direction="input"
       role="burstcount"
       width="3" />
  </interface>
  <interface name="mem_if_lpddr2_emif_pll_sharing" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_pll_mem_clk"
       direction="output"
       role="pll_mem_clk"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_pll_write_clk"
       direction="output"
       role="pll_write_clk"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_pll_locked"
       direction="output"
       role="pll_locked"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_pll_write_clk_pre_phy_clk"
       direction="output"
       role="pll_write_clk_pre_phy_clk"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_pll_addr_cmd_clk"
       direction="output"
       role="pll_addr_cmd_clk"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_pll_avl_clk"
       direction="output"
       role="pll_avl_clk"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_pll_config_clk"
       direction="output"
       role="pll_config_clk"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_pll_mem_phy_clk"
       direction="output"
       role="pll_mem_phy_clk"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_afi_phy_clk"
       direction="output"
       role="afi_phy_clk"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_pll_sharing_pll_avl_phy_clk"
       direction="output"
       role="pll_avl_phy_clk"
       width="1" />
  </interface>
  <interface name="mem_if_lpddr2_emif_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_lpddr2_emif_status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="memory" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="memory_mem_ca" direction="output" role="mem_ca" width="10" />
   <port name="memory_mem_ck" direction="output" role="mem_ck" width="1" />
   <port name="memory_mem_ck_n" direction="output" role="mem_ck_n" width="1" />
   <port name="memory_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="memory_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="memory_mem_dm" direction="output" role="mem_dm" width="4" />
   <port name="memory_mem_dq" direction="bidir" role="mem_dq" width="32" />
   <port name="memory_mem_dqs" direction="bidir" role="mem_dqs" width="4" />
   <port name="memory_mem_dqs_n" direction="bidir" role="mem_dqs_n" width="4" />
  </interface>
  <interface name="mm_clock_crossing_bridge_0_m0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port
       name="mm_clock_crossing_bridge_0_m0_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="mm_clock_crossing_bridge_0_m0_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="mm_clock_crossing_bridge_0_m0_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="mm_clock_crossing_bridge_0_m0_burstcount"
       direction="output"
       role="burstcount"
       width="4" />
   <port
       name="mm_clock_crossing_bridge_0_m0_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="mm_clock_crossing_bridge_0_m0_address"
       direction="output"
       role="address"
       width="29" />
   <port
       name="mm_clock_crossing_bridge_0_m0_write"
       direction="output"
       role="write"
       width="1" />
   <port
       name="mm_clock_crossing_bridge_0_m0_read"
       direction="output"
       role="read"
       width="1" />
   <port
       name="mm_clock_crossing_bridge_0_m0_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="mm_clock_crossing_bridge_0_m0_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oct_rzqin" direction="input" role="rzqin" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sd_card" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sd_card_cs" direction="output" role="cs" width="1" />
   <port name="sd_card_sclk" direction="output" role="sclk" width="1" />
   <port name="sd_card_mosi" direction="output" role="mosi" width="1" />
   <port name="sd_card_miso" direction="input" role="miso" width="1" />
   <port name="sd_card_cd" direction="input" role="cd" width="1" />
   <port name="sd_card_wp" direction="input" role="wp" width="1" />
  </interface>
  <interface name="switches" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="switches_export" direction="input" role="export" width="8" />
  </interface>
  <interface name="tristate_conduit_bridge_sram_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_data_out"
       direction="bidir"
       role="sram_tcm_data_out"
       width="16" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_address_out"
       direction="output"
       role="sram_tcm_address_out"
       width="19" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_outputenable_n_out"
       direction="output"
       role="sram_tcm_outputenable_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_chipselect_n_out"
       direction="output"
       role="sram_tcm_chipselect_n_out"
       width="1" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_byteenable_n_out"
       direction="output"
       role="sram_tcm_byteenable_n_out"
       width="2" />
   <port
       name="tristate_conduit_bridge_sram_out_sram_tcm_write_n_out"
       direction="output"
       role="sram_tcm_write_n_out"
       width="1" />
  </interface>
  <interface name="uart_usb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="uart_usb_rxd" direction="input" role="rxd" width="1" />
   <port name="uart_usb_txd" direction="output" role="txd" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="C5G_QSYS:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_GENERATION_ID=1483267987,AUTO_UNIQUE_ID=(clock_source:14.1:clockFrequency=125000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_epcs_flash_controller:14.1:autoInitializationFileName=C5G_QSYS_epcs,autoSelectASMIAtom=true,clockRate=125000000,deviceFamilyString=Cyclone V,iuseASMIAtom=true,register_offset=1024,resetrequest_enabled=true,useASMIAtom=false)(altera_avalon_jtag_uart:14.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=125000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_pio:14.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=125000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_pio:14.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_pio:14.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10)(altera_mem_if_lpddr2_emif:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=2,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_4,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_4,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_20,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_14,ENUM_MEM_IF_TRC=TRC_20,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_4,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=5149,INTG_MEM_IF_TRFC=25,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=330000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=165000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_lpddr2_pll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=2640000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=2640000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=2640000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=2640000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=2640000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=2640000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=2640000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=2640000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_hard_phy_core:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_afi_splitter:14.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Full,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_lpddr2_qseq:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=2640000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=2640000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=2640000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=2640000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=2640000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=2640000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=2640000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=2640000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_hard_memory_controller:14.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_4,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_4,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_20,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_14,ENUM_MEM_IF_TRC=TRC_20,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_4,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=5149,INTG_MEM_IF_TRFC=25,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_oct:14.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:14.1:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Full,SEQUENCER_TYPE=NIOS,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3030 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=330.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_avalon_mm_clock_crossing_bridge:14.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=10,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_M0_CLK_CLOCK_RATE=165000000,AUTO_S0_CLK_CLOCK_RATE=125000000,BURSTCOUNT_WIDTH=4,COMMAND_FIFO_DEPTH=32,DATA_WIDTH=32,HDL_ADDR_WIDTH=29,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=8,RESPONSE_FIFO_DEPTH=32,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0)(altera_nios2_qsys:14.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=538187808,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,clockFrequency=125000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=30,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;mm_clock_crossing_bridge_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x20120000&apos; end=&apos;0x2013F400&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x20141000&apos; end=&apos;0x20141800&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x20141800&apos; end=&apos;0x20142000&apos; /&gt;&lt;slave name=&apos;spi_master_0.s1&apos; start=&apos;0x20142000&apos; end=&apos;0x20142020&apos; /&gt;&lt;slave name=&apos;uart_usb.s1&apos; start=&apos;0x20142020&apos; end=&apos;0x20142040&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x20142040&apos; end=&apos;0x20142060&apos; /&gt;&lt;slave name=&apos;switches.s1&apos; start=&apos;0x20142060&apos; end=&apos;0x20142070&apos; /&gt;&lt;slave name=&apos;led_red.s1&apos; start=&apos;0x20142070&apos; end=&apos;0x20142080&apos; /&gt;&lt;slave name=&apos;led_green.s1&apos; start=&apos;0x20142080&apos; end=&apos;0x20142090&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20142090&apos; end=&apos;0x201420A0&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x201420A0&apos; end=&apos;0x201420A8&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x201420A8&apos; end=&apos;0x201420B0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=537395232,exceptionOffset=32,exceptionSlave=sram.uas,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=30,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;mm_clock_crossing_bridge_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x20120000&apos; end=&apos;0x2013F400&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x20141000&apos; end=&apos;0x20141800&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x20141800&apos; end=&apos;0x20142000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=31,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=true,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=538185728,resetOffset=0,resetSlave=epcs.epcs_control_port,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_onchip_memory2:14.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=C5G_QSYS_onchip_memory2,blockType=AUTO,copyInitFile=false,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=C5G_QSYS_onchip_memory2.hex,derived_is_hardcopy=false,derived_set_addr_width=15,derived_set_data_width=32,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=128000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(spi_master:1.3:)(altera_generic_tristate_controller:14.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_TRISTATECONDUIT_MASTERS=,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SRAM_DATA_WIDTH,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111\,altera_avalon_cfi_flash,524288,1,16,16,1,1,SIM_DIR,TCM_ADDRESS_W=19,TCM_BYTEENABLE_W=2,TCM_DATA_HOLD=10,TCM_DATA_W=16,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=10,TCM_SETUP_WAIT=10,TCM_SYMBOLS_PER_WORD=2,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:14.1:AUTO_DEVICE_FAMILY=Cyclone V,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=2,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=2,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:14.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,AV_ADDRESS_W=19,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_avalon_pio:14.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_sysid_qsys:14.1:AUTO_DEVICE_FAMILY=Cyclone V,id=0,timestamp=1483267987)(altera_avalon_timer:14.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=124999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=125000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0)(altera_tristate_conduit_bridge:14.1:AUTO_DEVICE_FAMILY=Cyclone V,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_address_out&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_byteenable_n_out&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_outputenable_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_data_out&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;sram_tcm_data_out&quot; output_enable_name=&quot;sram_tcm_data_outen&quot; input_name=&quot;sram_tcm_data_in&quot; /&gt;&lt;pin role=&quot;sram_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_tristate_conduit_pin_sharer:14.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=125000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_TRISTATECONDUIT_MASTERS=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;outputenable_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;19&quot; /&gt;&lt;port role=&quot;byteenable_n_out&quot; direction=&quot;output&quot; width=&quot;2&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;16&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;16&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:14.1:AUTO_DEVICE_FAMILY=Cyclone V,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,,REALTIME_SIGNAL_INPUT_NAMES=,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:))(altera_avalon_uart:14.1:baud=115200,baudError=0.01,clockRate=125000000,dataBits=8,fixedBaud=false,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x201420a0,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x201420a8,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20141000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20141800,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20120000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20142040,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20142090,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20142020,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20142080,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20142070,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20142000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20142060,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20080000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20141000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20141800,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20120000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x20080000,defaultConnection=false)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(interrupt:14.1:irqNumber=0)(interrupt:14.1:irqNumber=1)(interrupt:14.1:irqNumber=2)(interrupt:14.1:irqNumber=3)(interrupt:14.1:irqNumber=4)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(tristate_conduit:14.1:)(tristate_conduit:14.1:)"
   instancePathKey="C5G_QSYS"
   kind="C5G_QSYS"
   version="1.0"
   name="C5G_QSYS">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1483267987" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/C5G_QSYS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs_boot_rom.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_key.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_led_green.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_led_red.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/spi_master_if.vhd"
       type="VHDL" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/spi_master_core.vhd"
       type="VHDL" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_switches.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_sysid_qsys.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_lpddr2_emif/alt_mem_if_lpddr2_emif_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_hard_phy_core/altera_mem_if_lpddr2_hard_phy_core_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_lpddr2_hard_memory_controller/altera_mem_if_lpddr2_hard_memory_controller_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.1/ip/altera/primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v" />
   <file
       path="C:/altera/14.1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_hw.tcl" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_if.vhd" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_core.vhd" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 0 starting:C5G_QSYS "C5G_QSYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>15</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>31</b> modules, <b>99</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys.data_master and nios2_qsys_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys.instruction_master and nios2_qsys_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_control_slave_translator.avalon_anti_slave_0 and sysid_qsys.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces epcs_epcs_control_port_translator.avalon_anti_slave_0 and epcs.epcs_control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_jtag_debug_module_translator.avalon_anti_slave_0 and nios2_qsys.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_0_s0_translator.avalon_anti_slave_0 and mm_clock_crossing_bridge_0.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_s1_translator.avalon_anti_slave_0 and onchip_memory2.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_s1_translator.avalon_anti_slave_0 and timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces key_s1_translator.avalon_anti_slave_0 and key.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_usb_s1_translator.avalon_anti_slave_0 and uart_usb.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_green_s1_translator.avalon_anti_slave_0 and led_green.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_red_s1_translator.avalon_anti_slave_0 and led_red.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spi_master_0_s1_translator.avalon_anti_slave_0 and spi_master_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces switches_s1_translator.avalon_anti_slave_0 and switches.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_uas_translator.avalon_anti_slave_0 and sram.uas</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>63</b> modules, <b>272</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>79</b> modules, <b>323</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>81</b> modules, <b>333</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>82</b> modules, <b>336</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>113</b> modules, <b>409</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>115</b> modules, <b>415</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>115</b> modules, <b>417</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>118</b> modules, <b>534</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>71</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>19</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>20</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>25</b> modules, <b>97</b> connections]]></message>
   <message level="Warning" culprit="C5G_QSYS">"No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="C5G_QSYS">"No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"</message>
   <message level="Warning" culprit="C5G_QSYS">"No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"</message>
   <message level="Warning" culprit="C5G_QSYS">"No matching role found for uart_usb:s1:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="C5G_QSYS">"No matching role found for uart_usb:s1:readyfordata (readyfordata)"</message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_epcs_flash_controller</b> "<b>submodules/C5G_QSYS_epcs</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/C5G_QSYS_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/C5G_QSYS_key</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/C5G_QSYS_led_green</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/C5G_QSYS_led_red</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_mem_if_lpddr2_emif</b> "<b>submodules/C5G_QSYS_mem_if_lpddr2_emif</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/C5G_QSYS_nios2_qsys</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/C5G_QSYS_onchip_memory2</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>spi_master</b> "<b>submodules/spi_master_if</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/C5G_QSYS_sram</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/C5G_QSYS_switches</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/C5G_QSYS_sysid_qsys</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/C5G_QSYS_timer</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/C5G_QSYS_tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_tristate_conduit_pin_sharer</b> "<b>submodules/C5G_QSYS_tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/C5G_QSYS_uart_usb</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/C5G_QSYS_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/C5G_QSYS_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS"><![CDATA["<b>C5G_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 21 starting:altera_avalon_epcs_flash_controller "submodules/C5G_QSYS_epcs"</message>
   <message level="Info" culprit="epcs">Starting RTL generation for module 'C5G_QSYS_epcs'</message>
   <message level="Info" culprit="epcs">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=C5G_QSYS_epcs --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0002_epcs_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0002_epcs_gen//C5G_QSYS_epcs_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="epcs">Done RTL generation for module 'C5G_QSYS_epcs'</message>
   <message level="Info" culprit="epcs"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_epcs_flash_controller</b> "<b>epcs</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 20 starting:altera_avalon_jtag_uart "submodules/C5G_QSYS_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'C5G_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=C5G_QSYS_jtag_uart --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0003_jtag_uart_gen//C5G_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'C5G_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 19 starting:altera_avalon_pio "submodules/C5G_QSYS_key"</message>
   <message level="Info" culprit="key">Starting RTL generation for module 'C5G_QSYS_key'</message>
   <message level="Info" culprit="key">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=C5G_QSYS_key --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0004_key_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0004_key_gen//C5G_QSYS_key_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="key">Done RTL generation for module 'C5G_QSYS_key'</message>
   <message level="Info" culprit="key"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>key</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 18 starting:altera_avalon_pio "submodules/C5G_QSYS_led_green"</message>
   <message level="Info" culprit="led_green">Starting RTL generation for module 'C5G_QSYS_led_green'</message>
   <message level="Info" culprit="led_green">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=C5G_QSYS_led_green --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0005_led_green_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0005_led_green_gen//C5G_QSYS_led_green_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led_green">Done RTL generation for module 'C5G_QSYS_led_green'</message>
   <message level="Info" culprit="led_green"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>led_green</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 17 starting:altera_avalon_pio "submodules/C5G_QSYS_led_red"</message>
   <message level="Info" culprit="led_red">Starting RTL generation for module 'C5G_QSYS_led_red'</message>
   <message level="Info" culprit="led_red">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=C5G_QSYS_led_red --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0006_led_red_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0006_led_red_gen//C5G_QSYS_led_red_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led_red">Done RTL generation for module 'C5G_QSYS_led_red'</message>
   <message level="Info" culprit="led_red"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>led_red</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 16 starting:altera_mem_if_lpddr2_emif "submodules/C5G_QSYS_mem_if_lpddr2_emif"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_pll</b> "<b>submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>submodules/C5G_QSYS_mem_if_lpddr2_emif_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_qseq</b> "<b>submodules/C5G_QSYS_mem_if_lpddr2_emif_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_hard_memory_controller</b> "<b>submodules/altera_mem_if_hard_memory_controller_top_cyclonev</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Info" culprit="mem_if_lpddr2_emif"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_mem_if_lpddr2_emif</b> "<b>mem_if_lpddr2_emif</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 110 starting:altera_mem_if_lpddr2_pll "submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 109 starting:altera_mem_if_lpddr2_hard_phy_core "submodules/C5G_QSYS_mem_if_lpddr2_emif_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the C5G_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 108 starting:altera_mem_if_lpddr2_qseq "submodules/C5G_QSYS_mem_if_lpddr2_emif_s0"</message>
   <message level="Error" culprit="s0">Error during execution of "{C:/altera/14.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt": child process exited abnormally</message>
   <message level="Error" culprit="s0">Execution of command "{C:/altera/14.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt" failed</message>
   <message level="Error" culprit="s0">Authorized application C:\altera\14.1\quartus\bin64\jtagserver.exe is enabled in the firewall.</message>
   <message level="Error" culprit="s0">]2;Altera Nios II EDS 14.1 [gcc4]C:/altera/14.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../C5G_QSYS_mem_if_lpddr2_emif_s0_AC_ROM.hex -inst_rom ../C5G_QSYS_mem_if_lpddr2_emif_s0_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer/sequencer_auto_inst_init.c -DAC_ROM_MR1_CALIB=01100011000000010000 -DAC_ROM_MR1=01100010000000010000 -DAC_ROM_MR2=00000101000000100000 -DAC_ROM_MR3=00000010000000110000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=10 -DHARD_PHY=1</message>
   <message level="Error" culprit="s0">UniPHY Sequencer Microcode Compiler</message>
   <message level="Error" culprit="s0">Copyright (C) 1991-2010 Altera Corporation</message>
   <message level="Error" culprit="s0">Info: Reading sequencer_mc/ac_rom.s ...</message>
   <message level="Error" culprit="s0">Info: Reading sequencer_mc/inst_rom.s ...</message>
   <message level="Error" culprit="s0">Info: Writing ../C5G_QSYS_mem_if_lpddr2_emif_s0_AC_ROM.hex ...</message>
   <message level="Error" culprit="s0">Info: Writing ../C5G_QSYS_mem_if_lpddr2_emif_s0_inst_ROM.hex ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto_ac_init.c ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto_inst_init.c ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto.h ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto.h ...</message>
   <message level="Error" culprit="s0">Info: Writing ../sequencer_auto_h.sv ...</message>
   <message level="Error" culprit="s0">Info: Microcode compilation successful</message>
   <message level="Error" culprit="s0">C:/altera/14.1/quartus/../nios2eds/sdk2/bin/nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE</message>
   <message level="Error" culprit="s0">E r r o r :   0 x 8 0 0 7 0 0 5 7 </message>
   <message level="Error" culprit="s0"> </message>
   <message level="Error" culprit="s0"> </message>
   <message level="Error" culprit="s0"> </message>
   <message level="Error" culprit="s0">child process exited abnormally</message>
   <message level="Error" culprit="s0">Cannot find sequencer/sequencer.elf</message>
   <message level="Error" culprit="s0"><![CDATA[An error occurred
    while executing
"error "An error occurred""
    (procedure "_error" line 8)
    invoked from within
"_error "Cannot find $seq_file""
    ("if" then script line 2)
    invoked from within
"if {[file exists $seq_file] == 0} {
		_error "Cannot find $seq_file"
	}"
    (procedure "alt_mem_if::util::seq_mem_size::get_max_memory_usage" line 14)
    invoked from within
"alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf""
    invoked from within
"set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf"]]"
    ("if" then script line 2)
    invoked from within
"if { !$do_only_rw_mgr_mc && !($bfm_mode || $hps_mode)} {
		set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequenc..."
    (procedure "generate_qsys_sequencer_sw" line 877)
    invoked from within
"generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name $ac_rom_init_file_name ..."
    invoked from within
"set seq_mem_size_list [generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name ..."
    ("if" else script line 2)
    invoked from within
"if {[::alt_mem_if::util::qini::qini_value alt_mem_if_seq_size_request 0] > 0} {
		set seq_mem_size [::alt_mem_if::util::qini::qini_value alt_mem_if_se..."
    (procedure "alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer" line 212)
    invoked from within
"alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}"
    invoked from within
"set qsys_sequencer_files_list [alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}]"
    (procedure "alt_mem_if::gen::uniphy_gen::generate_sequencer_files" line 3)
    invoked from within
"alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "LPDDR2" $tmpdir QUARTUS_SYNTH"
    invoked from within
"foreach generated_file [alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "LPDDR2" $tmpdir QUARTUS_SYNTH] {
		set file_name [file tail $gene..."
    (procedure "generate_synth" line 8)
    invoked from within
"generate_synth C5G_QSYS_mem_if_lpddr2_emif_s0"]]></message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 21 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 20 starting:altera_nios2_qsys "submodules/C5G_QSYS_nios2_qsys"</message>
   <message level="Info" culprit="nios2_qsys">Starting RTL generation for module 'C5G_QSYS_nios2_qsys'</message>
   <message level="Info" culprit="nios2_qsys">  Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=C5G_QSYS_nios2_qsys --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0007_nios2_qsys_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0007_nios2_qsys_gen//C5G_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:02 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:02 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:06 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:06 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)     Testbench</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:10 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:11 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:12 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:12 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:12 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:20 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:28 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys">Done RTL generation for module 'C5G_QSYS_nios2_qsys'</message>
   <message level="Info" culprit="nios2_qsys"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 19 starting:altera_avalon_onchip_memory2 "submodules/C5G_QSYS_onchip_memory2"</message>
   <message level="Info" culprit="onchip_memory2">Starting RTL generation for module 'C5G_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=C5G_QSYS_onchip_memory2 --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0008_onchip_memory2_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0008_onchip_memory2_gen//C5G_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2">Done RTL generation for module 'C5G_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 18 starting:spi_master "submodules/spi_master_if"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/14.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_if.vhd --source=D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_core.vhd --source=D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_if.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 7.978s</message>
   <message level="Info" culprit="spi_master_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>spi_master</b> "<b>spi_master_0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 17 starting:altera_generic_tristate_controller "submodules/C5G_QSYS_sram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="sram"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>sram</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 19 starting:altera_avalon_pio "submodules/C5G_QSYS_switches"</message>
   <message level="Info" culprit="switches">Starting RTL generation for module 'C5G_QSYS_switches'</message>
   <message level="Info" culprit="switches">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=C5G_QSYS_switches --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0009_switches_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0009_switches_gen//C5G_QSYS_switches_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="switches">Done RTL generation for module 'C5G_QSYS_switches'</message>
   <message level="Info" culprit="switches"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>switches</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 18 starting:altera_avalon_sysid_qsys "submodules/C5G_QSYS_sysid_qsys"</message>
   <message level="Info" culprit="sysid_qsys"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 17 starting:altera_avalon_timer "submodules/C5G_QSYS_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'C5G_QSYS_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=C5G_QSYS_timer --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0011_timer_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0011_timer_gen//C5G_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'C5G_QSYS_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 16 starting:altera_tristate_conduit_bridge "submodules/C5G_QSYS_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 15 starting:altera_tristate_conduit_pin_sharer "submodules/C5G_QSYS_tristate_conduit_pin_sharer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 16 starting:altera_avalon_uart "submodules/C5G_QSYS_uart_usb"</message>
   <message level="Info" culprit="uart_usb">Starting RTL generation for module 'C5G_QSYS_uart_usb'</message>
   <message level="Info" culprit="uart_usb">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=C5G_QSYS_uart_usb --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0013_uart_usb_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0013_uart_usb_gen//C5G_QSYS_uart_usb_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_usb">Done RTL generation for module 'C5G_QSYS_uart_usb'</message>
   <message level="Info" culprit="uart_usb"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_usb</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 15 starting:altera_mm_interconnect "submodules/C5G_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_015</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 114 starting:altera_irq_mapper "submodules/C5G_QSYS_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 113 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_epcs_flash_controller:14.1:autoInitializationFileName=C5G_QSYS_epcs,autoSelectASMIAtom=true,clockRate=125000000,deviceFamilyString=Cyclone V,iuseASMIAtom=true,register_offset=1024,resetrequest_enabled=true,useASMIAtom=false"
   instancePathKey="C5G_QSYS:.:epcs"
   kind="altera_avalon_epcs_flash_controller"
   version="14.1"
   name="C5G_QSYS_epcs">
  <parameter name="autoSelectASMIAtom" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="register_offset" value="1024" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="autoInitializationFileName" value="C5G_QSYS_epcs" />
  <parameter name="iuseASMIAtom" value="true" />
  <parameter name="useASMIAtom" value="false" />
  <parameter name="clockRate" value="125000000" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_epcs_boot_rom.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="epcs" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 21 starting:altera_avalon_epcs_flash_controller "submodules/C5G_QSYS_epcs"</message>
   <message level="Info" culprit="epcs">Starting RTL generation for module 'C5G_QSYS_epcs'</message>
   <message level="Info" culprit="epcs">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=C5G_QSYS_epcs --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0002_epcs_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0002_epcs_gen//C5G_QSYS_epcs_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="epcs">Done RTL generation for module 'C5G_QSYS_epcs'</message>
   <message level="Info" culprit="epcs"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_epcs_flash_controller</b> "<b>epcs</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:14.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=125000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="C5G_QSYS:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="14.1"
   name="C5G_QSYS_jtag_uart">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="125000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 20 starting:altera_avalon_jtag_uart "submodules/C5G_QSYS_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'C5G_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=C5G_QSYS_jtag_uart --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0003_jtag_uart_gen//C5G_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'C5G_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:14.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=125000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="C5G_QSYS:.:key"
   kind="altera_avalon_pio"
   version="14.1"
   name="C5G_QSYS_key">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_key.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="key" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 19 starting:altera_avalon_pio "submodules/C5G_QSYS_key"</message>
   <message level="Info" culprit="key">Starting RTL generation for module 'C5G_QSYS_key'</message>
   <message level="Info" culprit="key">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=C5G_QSYS_key --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0004_key_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0004_key_gen//C5G_QSYS_key_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="key">Done RTL generation for module 'C5G_QSYS_key'</message>
   <message level="Info" culprit="key"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>key</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:14.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="C5G_QSYS:.:led_green"
   kind="altera_avalon_pio"
   version="14.1"
   name="C5G_QSYS_led_green">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="8" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_led_green.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="led_green" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 18 starting:altera_avalon_pio "submodules/C5G_QSYS_led_green"</message>
   <message level="Info" culprit="led_green">Starting RTL generation for module 'C5G_QSYS_led_green'</message>
   <message level="Info" culprit="led_green">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=C5G_QSYS_led_green --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0005_led_green_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0005_led_green_gen//C5G_QSYS_led_green_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led_green">Done RTL generation for module 'C5G_QSYS_led_green'</message>
   <message level="Info" culprit="led_green"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>led_green</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:14.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10"
   instancePathKey="C5G_QSYS:.:led_red"
   kind="altera_avalon_pio"
   version="14.1"
   name="C5G_QSYS_led_red">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="10" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_led_red.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="led_red" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 17 starting:altera_avalon_pio "submodules/C5G_QSYS_led_red"</message>
   <message level="Info" culprit="led_red">Starting RTL generation for module 'C5G_QSYS_led_red'</message>
   <message level="Info" culprit="led_red">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=C5G_QSYS_led_red --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0006_led_red_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0006_led_red_gen//C5G_QSYS_led_red_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led_red">Done RTL generation for module 'C5G_QSYS_led_red'</message>
   <message level="Info" culprit="led_red"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>led_red</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_emif:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=2,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_4,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_4,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_20,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_14,ENUM_MEM_IF_TRC=TRC_20,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_4,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=5149,INTG_MEM_IF_TRFC=25,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=330000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=165000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_lpddr2_pll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=2640000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=2640000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=2640000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=2640000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=2640000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=2640000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=2640000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=2640000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_hard_phy_core:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_afi_splitter:14.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Full,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_lpddr2_qseq:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=2640000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=2640000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=2640000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=2640000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=2640000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=2640000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=2640000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=2640000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_hard_memory_controller:14.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_4,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_4,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_20,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_14,ENUM_MEM_IF_TRC=TRC_20,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_4,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=5149,INTG_MEM_IF_TRFC=25,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_oct:14.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:14.1:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Full,SEQUENCER_TYPE=NIOS,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3030 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=330.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="C5G_QSYS:.:mem_if_lpddr2_emif"
   kind="altera_mem_if_lpddr2_emif"
   version="14.1"
   name="C5G_QSYS_mem_if_lpddr2_emif">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="3" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="25" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="F0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="42.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="378" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="3" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="64" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2640000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_14" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_10" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.0" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="20" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="1" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="1" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="27" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2640000" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="0" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="MEM_CLK_NS" value="3.03" />
  <parameter name="TG_TEMP_PORT_0" value="3" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_4" />
  <parameter name="PLL_AFI_CLK_MULT" value="2640000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_4" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="CSR_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2640000" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="75.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_20" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.27" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2640000" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_0" />
  <parameter name="TIMING_TDQSCK" value="2500" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="14962" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="AVL_NUM_SYMBOLS" value="8" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="Port 0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="F0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6060 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2640000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="5149" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="MSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="330.0" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_4" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2640000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="MR1_BL" value="2" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="1" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="1" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="125.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="8" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2640000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="14" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.0" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_2" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100010000000010000" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_4" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="141" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.38" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2640000" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="4" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2640000" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="14941 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="3" />
  <parameter name="CFG_INTERFACE_WIDTH" value="32" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2640000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="CFG_BURST_LENGTH" value="4" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.0 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="14941 ps" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="1" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="MEM_TRTP_NS" value="10.0" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="3" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="165.0 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="LPDDR2_SDRAM" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter
     name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES"
     value="SELF_RFSH_EXIT_CYCLES_74" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="14962 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="330.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="INTG_MEM_IF_TREFI" value="5149" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="165000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="MEM_BL" value="4" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="4" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15150 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="355.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="14962" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="ENABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_7" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="true" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.255" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45450 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="73" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="27" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2640000" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Full" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2640000" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="MEM_TRFC" value="25" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="LPDDR2" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2640000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="14941" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="TMRD_2" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_5" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_14" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_5" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="175" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="26" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2640000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_10" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_2" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="8" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2640000" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="355.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_ROW_BANK_COL" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45450 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="165.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="MEM_TFAW_NS" value="60.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="330.0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_20" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2272" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6060 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="0" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="50" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="0" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="125" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="3" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="165.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="15.6" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.395" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="3030.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="330.0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="LSB_WFIFO_PORT_0" value="0" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="120" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="1" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="1" />
  <parameter name="PRIORITY_PORT_1" value="1" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="250" />
  <parameter name="CPORT_TYPE_PORT_0" value="3" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="3" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="1" />
  <parameter name="PRIORITY_PORT_3" value="1" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15150 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="20" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_lpddr2_emif/alt_mem_if_lpddr2_emif_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_hard_phy_core/altera_mem_if_lpddr2_hard_phy_core_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_lpddr2_hard_memory_controller/altera_mem_if_lpddr2_hard_memory_controller_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </childSourceFiles>
  <instantiator instantiator="C5G_QSYS" as="mem_if_lpddr2_emif" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 16 starting:altera_mem_if_lpddr2_emif "submodules/C5G_QSYS_mem_if_lpddr2_emif"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_pll</b> "<b>submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>submodules/C5G_QSYS_mem_if_lpddr2_emif_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_qseq</b> "<b>submodules/C5G_QSYS_mem_if_lpddr2_emif_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_hard_memory_controller</b> "<b>submodules/altera_mem_if_hard_memory_controller_top_cyclonev</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Info" culprit="mem_if_lpddr2_emif"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_mem_if_lpddr2_emif</b> "<b>mem_if_lpddr2_emif</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 110 starting:altera_mem_if_lpddr2_pll "submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 109 starting:altera_mem_if_lpddr2_hard_phy_core "submodules/C5G_QSYS_mem_if_lpddr2_emif_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the C5G_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="C5G_QSYS">queue size: 108 starting:altera_mem_if_lpddr2_qseq "submodules/C5G_QSYS_mem_if_lpddr2_emif_s0"</message>
   <message level="Error" culprit="s0">Error during execution of "{C:/altera/14.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt": child process exited abnormally</message>
   <message level="Error" culprit="s0">Execution of command "{C:/altera/14.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt" failed</message>
   <message level="Error" culprit="s0">Authorized application C:\altera\14.1\quartus\bin64\jtagserver.exe is enabled in the firewall.</message>
   <message level="Error" culprit="s0">]2;Altera Nios II EDS 14.1 [gcc4]C:/altera/14.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../C5G_QSYS_mem_if_lpddr2_emif_s0_AC_ROM.hex -inst_rom ../C5G_QSYS_mem_if_lpddr2_emif_s0_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer/sequencer_auto_inst_init.c -DAC_ROM_MR1_CALIB=01100011000000010000 -DAC_ROM_MR1=01100010000000010000 -DAC_ROM_MR2=00000101000000100000 -DAC_ROM_MR3=00000010000000110000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=10 -DHARD_PHY=1</message>
   <message level="Error" culprit="s0">UniPHY Sequencer Microcode Compiler</message>
   <message level="Error" culprit="s0">Copyright (C) 1991-2010 Altera Corporation</message>
   <message level="Error" culprit="s0">Info: Reading sequencer_mc/ac_rom.s ...</message>
   <message level="Error" culprit="s0">Info: Reading sequencer_mc/inst_rom.s ...</message>
   <message level="Error" culprit="s0">Info: Writing ../C5G_QSYS_mem_if_lpddr2_emif_s0_AC_ROM.hex ...</message>
   <message level="Error" culprit="s0">Info: Writing ../C5G_QSYS_mem_if_lpddr2_emif_s0_inst_ROM.hex ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto_ac_init.c ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto_inst_init.c ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto.h ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto.h ...</message>
   <message level="Error" culprit="s0">Info: Writing ../sequencer_auto_h.sv ...</message>
   <message level="Error" culprit="s0">Info: Microcode compilation successful</message>
   <message level="Error" culprit="s0">C:/altera/14.1/quartus/../nios2eds/sdk2/bin/nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE</message>
   <message level="Error" culprit="s0">E r r o r :   0 x 8 0 0 7 0 0 5 7 </message>
   <message level="Error" culprit="s0"> </message>
   <message level="Error" culprit="s0"> </message>
   <message level="Error" culprit="s0"> </message>
   <message level="Error" culprit="s0">child process exited abnormally</message>
   <message level="Error" culprit="s0">Cannot find sequencer/sequencer.elf</message>
   <message level="Error" culprit="s0"><![CDATA[An error occurred
    while executing
"error "An error occurred""
    (procedure "_error" line 8)
    invoked from within
"_error "Cannot find $seq_file""
    ("if" then script line 2)
    invoked from within
"if {[file exists $seq_file] == 0} {
		_error "Cannot find $seq_file"
	}"
    (procedure "alt_mem_if::util::seq_mem_size::get_max_memory_usage" line 14)
    invoked from within
"alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf""
    invoked from within
"set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf"]]"
    ("if" then script line 2)
    invoked from within
"if { !$do_only_rw_mgr_mc && !($bfm_mode || $hps_mode)} {
		set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequenc..."
    (procedure "generate_qsys_sequencer_sw" line 877)
    invoked from within
"generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name $ac_rom_init_file_name ..."
    invoked from within
"set seq_mem_size_list [generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name ..."
    ("if" else script line 2)
    invoked from within
"if {[::alt_mem_if::util::qini::qini_value alt_mem_if_seq_size_request 0] > 0} {
		set seq_mem_size [::alt_mem_if::util::qini::qini_value alt_mem_if_se..."
    (procedure "alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer" line 212)
    invoked from within
"alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}"
    invoked from within
"set qsys_sequencer_files_list [alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}]"
    (procedure "alt_mem_if::gen::uniphy_gen::generate_sequencer_files" line 3)
    invoked from within
"alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "LPDDR2" $tmpdir QUARTUS_SYNTH"
    invoked from within
"foreach generated_file [alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "LPDDR2" $tmpdir QUARTUS_SYNTH] {
		set file_name [file tail $gene..."
    (procedure "generate_synth" line 8)
    invoked from within
"generate_synth C5G_QSYS_mem_if_lpddr2_emif_s0"]]></message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_qseq</b> "<b>s0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_clock_crossing_bridge:14.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=10,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_M0_CLK_CLOCK_RATE=165000000,AUTO_S0_CLK_CLOCK_RATE=125000000,BURSTCOUNT_WIDTH=4,COMMAND_FIFO_DEPTH=32,DATA_WIDTH=32,HDL_ADDR_WIDTH=29,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=8,RESPONSE_FIFO_DEPTH=32,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0"
   instancePathKey="C5G_QSYS:.:mm_clock_crossing_bridge_0"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="14.1"
   name="altera_avalon_mm_clock_crossing_bridge">
  <parameter name="MAX_BURST_SIZE" value="8" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="165000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="125000000" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_dcfifo_synchronizer_bundle.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo.sdc" />
   <file
       path="C:/altera/14.1/ip/altera/primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="mm_clock_crossing_bridge_0" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 21 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:14.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=538187808,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,clockFrequency=125000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=30,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;mm_clock_crossing_bridge_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x20120000&apos; end=&apos;0x2013F400&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x20141000&apos; end=&apos;0x20141800&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x20141800&apos; end=&apos;0x20142000&apos; /&gt;&lt;slave name=&apos;spi_master_0.s1&apos; start=&apos;0x20142000&apos; end=&apos;0x20142020&apos; /&gt;&lt;slave name=&apos;uart_usb.s1&apos; start=&apos;0x20142020&apos; end=&apos;0x20142040&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x20142040&apos; end=&apos;0x20142060&apos; /&gt;&lt;slave name=&apos;switches.s1&apos; start=&apos;0x20142060&apos; end=&apos;0x20142070&apos; /&gt;&lt;slave name=&apos;led_red.s1&apos; start=&apos;0x20142070&apos; end=&apos;0x20142080&apos; /&gt;&lt;slave name=&apos;led_green.s1&apos; start=&apos;0x20142080&apos; end=&apos;0x20142090&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20142090&apos; end=&apos;0x201420A0&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x201420A0&apos; end=&apos;0x201420A8&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x201420A8&apos; end=&apos;0x201420B0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=537395232,exceptionOffset=32,exceptionSlave=sram.uas,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=30,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;mm_clock_crossing_bridge_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x20120000&apos; end=&apos;0x2013F400&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x20141000&apos; end=&apos;0x20141800&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x20141800&apos; end=&apos;0x20142000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=31,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=true,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=538185728,resetOffset=0,resetSlave=epcs.epcs_control_port,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="C5G_QSYS:.:nios2_qsys"
   kind="altera_nios2_qsys"
   version="14.1"
   name="C5G_QSYS_nios2_qsys">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="setting_activateTrace_user" value="false" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="nios2_qsys.jtag_debug_module" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="538187808" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="538185728" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="exceptionAbsoluteAddr" value="537395232" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;mm_clock_crossing_bridge_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x20120000&apos; end=&apos;0x2013F400&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x20141000&apos; end=&apos;0x20141800&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x20141800&apos; end=&apos;0x20142000&apos; /&gt;&lt;slave name=&apos;spi_master_0.s1&apos; start=&apos;0x20142000&apos; end=&apos;0x20142020&apos; /&gt;&lt;slave name=&apos;uart_usb.s1&apos; start=&apos;0x20142020&apos; end=&apos;0x20142040&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x20142040&apos; end=&apos;0x20142060&apos; /&gt;&lt;slave name=&apos;switches.s1&apos; start=&apos;0x20142060&apos; end=&apos;0x20142070&apos; /&gt;&lt;slave name=&apos;led_red.s1&apos; start=&apos;0x20142070&apos; end=&apos;0x20142080&apos; /&gt;&lt;slave name=&apos;led_green.s1&apos; start=&apos;0x20142080&apos; end=&apos;0x20142090&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20142090&apos; end=&apos;0x201420A0&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x201420A0&apos; end=&apos;0x201420A8&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x201420A8&apos; end=&apos;0x201420B0&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="exceptionSlave" value="sram.uas" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="30" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="30" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="epcs.epcs_control_port" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="muldiv_divider" value="true" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;mm_clock_crossing_bridge_0.s0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; /&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x20120000&apos; end=&apos;0x2013F400&apos; /&gt;&lt;slave name=&apos;epcs.epcs_control_port&apos; start=&apos;0x20141000&apos; end=&apos;0x20141800&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x20141800&apos; end=&apos;0x20142000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="nios2_qsys" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 20 starting:altera_nios2_qsys "submodules/C5G_QSYS_nios2_qsys"</message>
   <message level="Info" culprit="nios2_qsys">Starting RTL generation for module 'C5G_QSYS_nios2_qsys'</message>
   <message level="Info" culprit="nios2_qsys">  Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=C5G_QSYS_nios2_qsys --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0007_nios2_qsys_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0007_nios2_qsys_gen//C5G_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:02 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:02 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:06 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:06 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)     Testbench</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:09 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:10 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:11 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:12 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:12 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:12 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:20 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:28 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2_qsys"># 2017.01.01 05:54:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys">Done RTL generation for module 'C5G_QSYS_nios2_qsys'</message>
   <message level="Info" culprit="nios2_qsys"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:14.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=C5G_QSYS_onchip_memory2,blockType=AUTO,copyInitFile=false,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=C5G_QSYS_onchip_memory2.hex,derived_is_hardcopy=false,derived_set_addr_width=15,derived_set_data_width=32,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=128000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="C5G_QSYS:.:onchip_memory2"
   kind="altera_avalon_onchip_memory2"
   version="14.1"
   name="C5G_QSYS_onchip_memory2">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="C5G_QSYS_onchip_memory2" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="15" />
  <parameter name="derived_init_file_name" value="C5G_QSYS_onchip_memory2.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="128000" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_onchip_memory2.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="onchip_memory2" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 19 starting:altera_avalon_onchip_memory2 "submodules/C5G_QSYS_onchip_memory2"</message>
   <message level="Info" culprit="onchip_memory2">Starting RTL generation for module 'C5G_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=C5G_QSYS_onchip_memory2 --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0008_onchip_memory2_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0008_onchip_memory2_gen//C5G_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2">Done RTL generation for module 'C5G_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="spi_master:1.3:"
   instancePathKey="C5G_QSYS:.:spi_master_0"
   kind="spi_master"
   version="1.3"
   name="spi_master_if">
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/spi_master_if.vhd"
       type="VHDL" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/spi_master_core.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_hw.tcl" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_if.vhd" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_core.vhd" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="spi_master_0" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 18 starting:spi_master "submodules/spi_master_if"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/14.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_if.vhd --source=D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_core.vhd --source=D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/ip/spi_master/spi_master_if.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 7.978s</message>
   <message level="Info" culprit="spi_master_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>spi_master</b> "<b>spi_master_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:14.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_TRISTATECONDUIT_MASTERS=,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SRAM_DATA_WIDTH,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111\,altera_avalon_cfi_flash,524288,1,16,16,1,1,SIM_DIR,TCM_ADDRESS_W=19,TCM_BYTEENABLE_W=2,TCM_DATA_HOLD=10,TCM_DATA_W=16,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=10,TCM_SETUP_WAIT=10,TCM_SYMBOLS_PER_WORD=2,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:14.1:AUTO_DEVICE_FAMILY=Cyclone V,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=2,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=2,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:14.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,AV_ADDRESS_W=19,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(conduit:14.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="C5G_QSYS:.:sram"
   kind="altera_generic_tristate_controller"
   version="14.1"
   name="C5G_QSYS_sram">
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SRAM_DATA_WIDTH,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR" />
  <parameter name="CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="TCM_WRITE_WAIT" value="10" />
  <parameter name="TCM_READ_WAIT" value="10" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="TCM_DATA_HOLD" value="10" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="TCM_ADDRESS_W" value="19" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isMemoryDevice" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="TCM_SETUP_WAIT" value="10" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="USE_READ" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter
     name="MODULE_ASSIGNMENT_VALUES"
     value="altera_avalon_lan91c111\,altera_avalon_cfi_flash,524288,1,16,16,1,1,SIM_DIR" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_sram.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </childSourceFiles>
  <instantiator instantiator="C5G_QSYS" as="sram" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 17 starting:altera_generic_tristate_controller "submodules/C5G_QSYS_sram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="sram"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>sram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:14.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="C5G_QSYS:.:switches"
   kind="altera_avalon_pio"
   version="14.1"
   name="C5G_QSYS_switches">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="8" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_switches.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="switches" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 19 starting:altera_avalon_pio "submodules/C5G_QSYS_switches"</message>
   <message level="Info" culprit="switches">Starting RTL generation for module 'C5G_QSYS_switches'</message>
   <message level="Info" culprit="switches">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=C5G_QSYS_switches --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0009_switches_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0009_switches_gen//C5G_QSYS_switches_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="switches">Done RTL generation for module 'C5G_QSYS_switches'</message>
   <message level="Info" culprit="switches"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>switches</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:14.1:AUTO_DEVICE_FAMILY=Cyclone V,id=0,timestamp=1483267987"
   instancePathKey="C5G_QSYS:.:sysid_qsys"
   kind="altera_avalon_sysid_qsys"
   version="14.1"
   name="C5G_QSYS_sysid_qsys">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="1483267987" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_sysid_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="sysid_qsys" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 18 starting:altera_avalon_sysid_qsys "submodules/C5G_QSYS_sysid_qsys"</message>
   <message level="Info" culprit="sysid_qsys"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:14.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=124999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=125000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0"
   instancePathKey="C5G_QSYS:.:timer"
   kind="altera_avalon_timer"
   version="14.1"
   name="C5G_QSYS_timer">
  <parameter name="loadValue" value="124999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0" />
  <parameter name="ticksPerSec" value="1000" />
  <parameter name="systemFrequency" value="125000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="timer" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 17 starting:altera_avalon_timer "submodules/C5G_QSYS_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'C5G_QSYS_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec C:/altera/14.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64//perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=C5G_QSYS_timer --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0011_timer_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0011_timer_gen//C5G_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'C5G_QSYS_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:14.1:AUTO_DEVICE_FAMILY=Cyclone V,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_address_out&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_byteenable_n_out&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_outputenable_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_data_out&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;sram_tcm_data_out&quot; output_enable_name=&quot;sram_tcm_data_outen&quot; input_name=&quot;sram_tcm_data_in&quot; /&gt;&lt;pin role=&quot;sram_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="C5G_QSYS:.:tristate_conduit_bridge_0"
   kind="altera_tristate_conduit_bridge"
   version="14.1"
   name="C5G_QSYS_tristate_conduit_bridge_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_address_out&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_byteenable_n_out&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_outputenable_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_data_out&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;sram_tcm_data_out&quot; output_enable_name=&quot;sram_tcm_data_outen&quot; input_name=&quot;sram_tcm_data_in&quot; /&gt;&lt;pin role=&quot;sram_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="tristate_conduit_bridge_0" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 16 starting:altera_tristate_conduit_bridge "submodules/C5G_QSYS_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer:14.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=125000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_TRISTATECONDUIT_MASTERS=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;outputenable_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;19&quot; /&gt;&lt;port role=&quot;byteenable_n_out&quot; direction=&quot;output&quot; width=&quot;2&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;16&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;16&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:14.1:AUTO_DEVICE_FAMILY=Cyclone V,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,,REALTIME_SIGNAL_INPUT_NAMES=,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:14.1:)(clock:14.1:)(reset:14.1:)(clock:14.1:)(reset:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)"
   instancePathKey="C5G_QSYS:.:tristate_conduit_pin_sharer_0"
   kind="altera_tristate_conduit_pin_sharer"
   version="14.1"
   name="C5G_QSYS_tristate_conduit_pin_sharer_0">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,tcm_data_in" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,,tcm_data_outen" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="AUTO_TRISTATECONDUIT_MASTERS"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;port role=&quot;write_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;chipselect_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;outputenable_n_out&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;request&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;grant&quot; direction=&quot;input&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;address_out&quot; direction=&quot;output&quot; width=&quot;19&quot; /&gt;&lt;port role=&quot;byteenable_n_out&quot; direction=&quot;output&quot; width=&quot;2&quot; /&gt;&lt;port role=&quot;data_out&quot; direction=&quot;output&quot; width=&quot;16&quot; /&gt;&lt;port role=&quot;data_outen&quot; direction=&quot;output&quot; width=&quot;1&quot; /&gt;&lt;port role=&quot;data_in&quot; direction=&quot;input&quot; width=&quot;16&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value=",,," />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="19,1,2,1,16,1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,outputenable_n,byteenable_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_tristate_conduit_pin_sharer_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
  </childSourceFiles>
  <instantiator instantiator="C5G_QSYS" as="tristate_conduit_pin_sharer_0" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 15 starting:altera_tristate_conduit_pin_sharer "submodules/C5G_QSYS_tristate_conduit_pin_sharer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_uart:14.1:baud=115200,baudError=0.01,clockRate=125000000,dataBits=8,fixedBaud=false,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false"
   instancePathKey="C5G_QSYS:.:uart_usb"
   kind="altera_avalon_uart"
   version="14.1"
   name="C5G_QSYS_uart_usb">
  <parameter name="baud" value="115200" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="parityFisrtChar" value="N" />
  <parameter name="parity" value="NONE" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="fixedBaud" value="false" />
  <parameter name="dataBits" value="8" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_uart_usb.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="uart_usb" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 16 starting:altera_avalon_uart "submodules/C5G_QSYS_uart_usb"</message>
   <message level="Info" culprit="uart_usb">Starting RTL generation for module 'C5G_QSYS_uart_usb'</message>
   <message level="Info" culprit="uart_usb">  Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=C5G_QSYS_uart_usb --dir=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0013_uart_usb_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7167_4364599857990442599.dir/0013_uart_usb_gen//C5G_QSYS_uart_usb_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_usb">Done RTL generation for module 'C5G_QSYS_uart_usb'</message>
   <message level="Info" culprit="uart_usb"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_usb</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios2_qsys_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {nios2_qsys_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {epcs_epcs_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READ} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_jtag_debug_module_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {key_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {key_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {key_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {key_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {key_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {key_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {key_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {key_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {key_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_READ} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {key_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {key_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {key_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {key_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {key_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {key_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {key_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {key_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {key_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {key_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {key_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {key_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_usb_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_usb_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_usb_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_usb_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_usb_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_usb_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_usb_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_usb_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {uart_usb_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_usb_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_usb_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_usb_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_usb_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_usb_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_usb_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_usb_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_usb_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_usb_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_green_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_green_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_green_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_green_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_green_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_green_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_green_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_green_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {led_green_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_green_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_green_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_green_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_green_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_green_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_green_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_green_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_green_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_green_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_green_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_green_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_green_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_green_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_green_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_green_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_green_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_green_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_green_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_green_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_green_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_green_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_green_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_green_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_green_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_green_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_green_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_green_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_green_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_green_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_green_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_green_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_green_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_green_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_green_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_green_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_green_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_green_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_green_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_red_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_red_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_red_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_red_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_red_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_red_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_red_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_red_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {led_red_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_red_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_red_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_red_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_red_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_red_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_red_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_red_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_red_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_red_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_red_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_red_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_red_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_red_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_red_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_red_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_red_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_red_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_red_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_red_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_red_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_red_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_red_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_red_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_red_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_red_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_red_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_red_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_red_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_red_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_red_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_red_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_red_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_red_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_red_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_red_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_red_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_red_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_red_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spi_master_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {spi_master_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_master_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_SETUP_WAIT} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_DATA_HOLD} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spi_master_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {switches_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {switches_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {switches_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {switches_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {switches_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {switches_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {switches_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {switches_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {switches_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {switches_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {switches_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {switches_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {switches_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {switches_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {switches_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {switches_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {switches_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {switches_s1_translator} {USE_READ} {0};set_instance_parameter_value {switches_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {switches_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {switches_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {switches_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {switches_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {switches_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {switches_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {switches_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {switches_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {switches_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {switches_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {switches_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {switches_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {switches_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {switches_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {switches_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {switches_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {switches_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {switches_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {switches_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {switches_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {switches_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {switches_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {switches_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {switches_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {switches_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {switches_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {switches_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {switches_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {switches_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {switches_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {switches_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {switches_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {switches_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {switches_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {switches_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {sram_uas_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {sram_uas_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_READ} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {sram_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_EXCLUSIVE} {71};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201420a0&quot;
   end=&quot;0x000000000201420a8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201420a8&quot;
   end=&quot;0x000000000201420b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141000&quot;
   end=&quot;0x00000000020141800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141800&quot;
   end=&quot;0x00000000020142000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020120000&quot;
   end=&quot;0x00000000020140000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142040&quot;
   end=&quot;0x00000000020142060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142090&quot;
   end=&quot;0x000000000201420a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;uart_usb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142020&quot;
   end=&quot;0x00000000020142040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_green_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142080&quot;
   end=&quot;0x00000000020142090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_red_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142070&quot;
   end=&quot;0x00000000020142080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;spi_master_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142000&quot;
   end=&quot;0x00000000020142020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142060&quot;
   end=&quot;0x00000000020142070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_qsys_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_qsys_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {71};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141000&quot;
   end=&quot;0x00000000020141800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141800&quot;
   end=&quot;0x00000000020142000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020120000&quot;
   end=&quot;0x00000000020140000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ID} {11};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_qsys_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {epcs_epcs_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {epcs_epcs_control_port_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {epcs_epcs_control_port_agent} {ST_DATA_W} {111};set_instance_parameter_value {epcs_epcs_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_epcs_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {epcs_epcs_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {epcs_epcs_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {epcs_epcs_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {epcs_epcs_control_port_agent} {ID} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {USE_WRITERESPONSE} {0};add_instance {epcs_epcs_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_qsys_jtag_debug_module_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ID} {6};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_DATA_W} {111};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ID} {5};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_s1_agent} {ID} {7};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_s1_agent} {ID} {12};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {key_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {key_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {key_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {key_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {key_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {key_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {key_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {key_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {key_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {key_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {key_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {key_s1_agent} {ID} {2};set_instance_parameter_value {key_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_agent} {USE_WRITERESPONSE} {0};add_instance {key_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {key_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {key_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {key_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_usb_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_usb_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {uart_usb_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {uart_usb_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {uart_usb_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {uart_usb_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {uart_usb_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {uart_usb_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {uart_usb_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {uart_usb_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_usb_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_usb_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {uart_usb_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {uart_usb_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {uart_usb_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {uart_usb_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_usb_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {uart_usb_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {uart_usb_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_usb_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_usb_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_usb_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_usb_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_usb_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_usb_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_usb_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {uart_usb_s1_agent} {ID} {13};set_instance_parameter_value {uart_usb_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_usb_s1_agent} {USE_WRITERESPONSE} {0};add_instance {uart_usb_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_green_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_green_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {led_green_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {led_green_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {led_green_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {led_green_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {led_green_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {led_green_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {led_green_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {led_green_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {led_green_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {led_green_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {led_green_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {led_green_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {led_green_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {led_green_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {led_green_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_green_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_green_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_green_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_green_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {led_green_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {led_green_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {led_green_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {led_green_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_green_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {led_green_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {led_green_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_green_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_green_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_green_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_green_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_green_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_green_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_green_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_green_s1_agent} {ID} {3};set_instance_parameter_value {led_green_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_green_s1_agent} {USE_WRITERESPONSE} {0};add_instance {led_green_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_red_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_red_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {led_red_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {led_red_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {led_red_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {led_red_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {led_red_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {led_red_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {led_red_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {led_red_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {led_red_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {led_red_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {led_red_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {led_red_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {led_red_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {led_red_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {led_red_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_red_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_red_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_red_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_red_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {led_red_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {led_red_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {led_red_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {led_red_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_red_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {led_red_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {led_red_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_red_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_red_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_red_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_red_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_red_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_red_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_red_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_red_s1_agent} {ID} {4};set_instance_parameter_value {led_red_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_red_s1_agent} {USE_WRITERESPONSE} {0};add_instance {led_red_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {spi_master_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {spi_master_0_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {spi_master_0_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {spi_master_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_master_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_master_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_master_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {spi_master_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {spi_master_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {spi_master_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {spi_master_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {spi_master_0_s1_agent} {ID} {8};set_instance_parameter_value {spi_master_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_master_0_s1_agent} {USE_WRITERESPONSE} {0};add_instance {spi_master_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {switches_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {switches_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {switches_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {switches_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {switches_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {switches_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {switches_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {switches_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {switches_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {switches_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {switches_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {switches_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {switches_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {switches_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {switches_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {switches_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {switches_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {switches_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {switches_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {switches_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {switches_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {switches_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {switches_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {switches_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {switches_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {switches_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {switches_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {switches_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {switches_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {switches_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {switches_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {switches_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {switches_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {switches_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {switches_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {switches_s1_agent} {ID} {10};set_instance_parameter_value {switches_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {switches_s1_agent} {USE_WRITERESPONSE} {0};add_instance {switches_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_LOCK} {52};set_instance_parameter_value {sram_uas_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_H} {83};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_L} {81};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_L} {54};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_H} {47};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_COMPRESSED_READ} {48};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_POSTED} {49};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_WRITE} {50};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_READ} {51};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_H} {79};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {sram_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_uas_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sram_uas_agent} {ST_DATA_W} {93};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_uas_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_uas_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sram_uas_agent} {ID} {9};set_instance_parameter_value {sram_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {USE_WRITERESPONSE} {0};add_instance {sram_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {94};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {5 9 7 0 6 8 13 12 10 4 3 2 1 11 };set_instance_parameter_value {router} {CHANNEL_ID} {00000000010000 10000000000000 00000000100000 00000000000100 00000000001000 00100000000000 00000100000000 00000001000000 01000000000000 00010000000000 00001000000000 00000010000000 00000000000001 00000000000010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both read both both both both read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20080000 0x20120000 0x20141000 0x20141800 0x20142000 0x20142020 0x20142040 0x20142060 0x20142070 0x20142080 0x20142090 0x201420a0 0x201420a8 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 0x20100000 0x20140000 0x20141800 0x20142000 0x20142020 0x20142040 0x20142060 0x20142070 0x20142080 0x20142090 0x201420a0 0x201420a8 0x201420b0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {65};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router} {PKT_TRANS_READ} {69};set_instance_parameter_value {router} {ST_DATA_W} {111};set_instance_parameter_value {router} {ST_CHANNEL_W} {14};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {5};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {5 9 7 0 6 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00100 10000 01000 00001 00010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x20080000 0x20120000 0x20141000 0x20141800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20000000 0x20100000 0x20140000 0x20141800 0x20142000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {65};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {65};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_002} {ST_DATA_W} {111};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {65};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_003} {ST_DATA_W} {111};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {65};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_004} {ST_DATA_W} {111};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {65};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_005} {ST_DATA_W} {111};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {65};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_006} {ST_DATA_W} {111};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {65};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_007} {ST_DATA_W} {111};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {65};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_008} {ST_DATA_W} {111};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {65};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_009} {ST_DATA_W} {111};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {65};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_010} {ST_DATA_W} {111};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {65};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_011} {ST_DATA_W} {111};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {65};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_012} {ST_DATA_W} {111};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {65};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_013} {ST_DATA_W} {111};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {65};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_014} {ST_DATA_W} {111};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_015} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {47};set_instance_parameter_value {router_015} {PKT_ADDR_L} {18};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {83};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {81};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {79};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {50};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {51};set_instance_parameter_value {router_015} {ST_DATA_W} {93};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_qsys_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {64};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_data_master_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_limiter} {REORDER} {0};add_instance {nios2_qsys_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {64};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {REORDER} {0};add_instance {sram_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_H} {47};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_L} {54};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {48};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_WRITE} {50};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_READ} {51};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_uas_burst_adapter} {ST_DATA_W} {93};set_instance_parameter_value {sram_uas_burst_adapter} {ST_CHANNEL_W} {14};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BURSTWRAP_H} {62};set_instance_parameter_value {sram_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sram_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {14};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {14};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {sram_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {47};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {54};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {48};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {53};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_ST_DATA_W} {93};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {65};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {72};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {71};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ST_CHANNEL_W} {14};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {65};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {72};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {71};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {47};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {54};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {48};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {53};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_ST_DATA_W} {93};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ST_CHANNEL_W} {14};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios2_qsys_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_qsys_data_master_translator.avalon_universal_master_0} {nios2_qsys_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {defaultConnection} {false};add_connection {nios2_qsys_instruction_master_translator.avalon_universal_master_0} {nios2_qsys_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_control_slave_agent.m0} {sysid_qsys_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.rf_source} {sysid_qsys_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent_rsp_fifo.out} {sysid_qsys_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent.rdata_fifo_src} {sysid_qsys_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {sysid_qsys_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sysid_qsys_control_slave_agent.cp} {qsys_mm.command};add_connection {epcs_epcs_control_port_agent.m0} {epcs_epcs_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {epcs_epcs_control_port_agent.rf_source} {epcs_epcs_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {epcs_epcs_control_port_agent_rsp_fifo.out} {epcs_epcs_control_port_agent.rf_sink} {avalon_streaming};add_connection {epcs_epcs_control_port_agent.rdata_fifo_src} {epcs_epcs_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {epcs_epcs_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/epcs_epcs_control_port_agent.cp} {qsys_mm.command};add_connection {nios2_qsys_jtag_debug_module_agent.m0} {nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_qsys_jtag_debug_module_agent.rf_source} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_qsys_jtag_debug_module_agent_rsp_fifo.out} {nios2_qsys_jtag_debug_module_agent.rf_sink} {avalon_streaming};add_connection {nios2_qsys_jtag_debug_module_agent.rdata_fifo_src} {nios2_qsys_jtag_debug_module_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {nios2_qsys_jtag_debug_module_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/nios2_qsys_jtag_debug_module_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_0_s0_agent.m0} {mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_0_s0_agent.rf_source} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {mm_clock_crossing_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/mm_clock_crossing_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_s1_agent.m0} {onchip_memory2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_s1_agent.rf_source} {onchip_memory2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_s1_agent_rsp_fifo.out} {onchip_memory2_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_s1_agent.rdata_fifo_src} {onchip_memory2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {onchip_memory2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/onchip_memory2_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {key_s1_agent.m0} {key_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {key_s1_agent.rf_source} {key_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {key_s1_agent_rsp_fifo.out} {key_s1_agent.rf_sink} {avalon_streaming};add_connection {key_s1_agent.rdata_fifo_src} {key_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {key_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/key_s1_agent.cp} {qsys_mm.command};add_connection {uart_usb_s1_agent.m0} {uart_usb_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_usb_s1_agent.m0/uart_usb_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_usb_s1_agent.m0/uart_usb_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_usb_s1_agent.m0/uart_usb_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_usb_s1_agent.rf_source} {uart_usb_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_usb_s1_agent_rsp_fifo.out} {uart_usb_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_usb_s1_agent.rdata_fifo_src} {uart_usb_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {uart_usb_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/uart_usb_s1_agent.cp} {qsys_mm.command};add_connection {led_green_s1_agent.m0} {led_green_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_green_s1_agent.m0/led_green_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_green_s1_agent.m0/led_green_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_green_s1_agent.m0/led_green_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_green_s1_agent.rf_source} {led_green_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_green_s1_agent_rsp_fifo.out} {led_green_s1_agent.rf_sink} {avalon_streaming};add_connection {led_green_s1_agent.rdata_fifo_src} {led_green_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {led_green_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/led_green_s1_agent.cp} {qsys_mm.command};add_connection {led_red_s1_agent.m0} {led_red_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_red_s1_agent.m0/led_red_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_red_s1_agent.m0/led_red_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_red_s1_agent.m0/led_red_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_red_s1_agent.rf_source} {led_red_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_red_s1_agent_rsp_fifo.out} {led_red_s1_agent.rf_sink} {avalon_streaming};add_connection {led_red_s1_agent.rdata_fifo_src} {led_red_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {led_red_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/led_red_s1_agent.cp} {qsys_mm.command};add_connection {spi_master_0_s1_agent.m0} {spi_master_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {spi_master_0_s1_agent.m0/spi_master_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {spi_master_0_s1_agent.m0/spi_master_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {spi_master_0_s1_agent.m0/spi_master_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {spi_master_0_s1_agent.rf_source} {spi_master_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {spi_master_0_s1_agent_rsp_fifo.out} {spi_master_0_s1_agent.rf_sink} {avalon_streaming};add_connection {spi_master_0_s1_agent.rdata_fifo_src} {spi_master_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {spi_master_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/spi_master_0_s1_agent.cp} {qsys_mm.command};add_connection {switches_s1_agent.m0} {switches_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {switches_s1_agent.m0/switches_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {switches_s1_agent.m0/switches_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {switches_s1_agent.m0/switches_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {switches_s1_agent.rf_source} {switches_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {switches_s1_agent_rsp_fifo.out} {switches_s1_agent.rf_sink} {avalon_streaming};add_connection {switches_s1_agent.rdata_fifo_src} {switches_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {switches_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/switches_s1_agent.cp} {qsys_mm.command};add_connection {sram_uas_agent.m0} {sram_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_uas_agent.rf_source} {sram_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rsp_fifo.out} {sram_uas_agent.rf_sink} {avalon_streaming};add_connection {sram_uas_agent.rdata_fifo_src} {sram_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rdata_fifo.out} {sram_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {nios2_qsys_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {sysid_qsys_control_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_control_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {epcs_epcs_control_port_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {epcs_epcs_control_port_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {nios2_qsys_jtag_debug_module_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_jtag_debug_module_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_0_s0_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {onchip_memory2_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {key_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {key_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {uart_usb_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {uart_usb_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {led_green_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {led_green_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {led_red_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {led_red_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {spi_master_0_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {spi_master_0_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {switches_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {switches_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {sram_uas_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router.src} {nios2_qsys_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_qsys_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_qsys_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_qsys_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.rsp_src} {nios2_qsys_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.rsp_src/nios2_qsys_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_qsys_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_qsys_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_qsys_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_qsys_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_instruction_master_limiter.rsp_src} {nios2_qsys_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.rsp_src/nios2_qsys_instruction_master_agent.rp} {qsys_mm.response};add_connection {sram_uas_burst_adapter.source0} {sram_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_uas_burst_adapter.source0/sram_uas_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_013.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_013.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_013.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {router_015.src} {sram_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/sram_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_uas_rsp_width_adapter.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_rsp_width_adapter.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {cmd_mux_013.src} {sram_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/sram_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_uas_cmd_width_adapter.src} {sram_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_cmd_width_adapter.src/sram_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {nios2_qsys_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_qsys_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {epcs_epcs_control_port_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {uart_usb_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_green_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_red_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {spi_master_0_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {switches_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {epcs_epcs_control_port_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {epcs_epcs_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {uart_usb_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {uart_usb_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_green_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_green_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_red_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_red_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {spi_master_0_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {spi_master_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {switches_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {switches_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_burst_adapter.cr0_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_rsp_width_adapter.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_cmd_width_adapter.clk_reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_data_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {epcs_epcs_control_port_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {onchip_memory2_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {uart_usb_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_green_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_red_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {spi_master_0_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {switches_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_data_master_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {epcs_epcs_control_port_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {epcs_epcs_control_port_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {uart_usb_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {uart_usb_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_green_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_green_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_red_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_red_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {spi_master_0_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {spi_master_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {switches_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {switches_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_data_master_limiter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_limiter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_reset_n_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_reset_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {jtag_uart_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_reset_reset_bridge.in_reset};add_interface {nios2_qsys_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_qsys_reset_n_reset_bridge_in_reset} {EXPORT_OF} {nios2_qsys_reset_n_reset_bridge.in_reset};add_interface {nios2_qsys_data_master} {avalon} {slave};set_interface_property {nios2_qsys_data_master} {EXPORT_OF} {nios2_qsys_data_master_translator.avalon_anti_master_0};add_interface {nios2_qsys_instruction_master} {avalon} {slave};set_interface_property {nios2_qsys_instruction_master} {EXPORT_OF} {nios2_qsys_instruction_master_translator.avalon_anti_master_0};add_interface {epcs_epcs_control_port} {avalon} {master};set_interface_property {epcs_epcs_control_port} {EXPORT_OF} {epcs_epcs_control_port_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {key_s1} {avalon} {master};set_interface_property {key_s1} {EXPORT_OF} {key_s1_translator.avalon_anti_slave_0};add_interface {led_green_s1} {avalon} {master};set_interface_property {led_green_s1} {EXPORT_OF} {led_green_s1_translator.avalon_anti_slave_0};add_interface {led_red_s1} {avalon} {master};set_interface_property {led_red_s1} {EXPORT_OF} {led_red_s1_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_0_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_0_s0} {EXPORT_OF} {mm_clock_crossing_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {nios2_qsys_jtag_debug_module} {avalon} {master};set_interface_property {nios2_qsys_jtag_debug_module} {EXPORT_OF} {nios2_qsys_jtag_debug_module_translator.avalon_anti_slave_0};add_interface {onchip_memory2_s1} {avalon} {master};set_interface_property {onchip_memory2_s1} {EXPORT_OF} {onchip_memory2_s1_translator.avalon_anti_slave_0};add_interface {spi_master_0_s1} {avalon} {master};set_interface_property {spi_master_0_s1} {EXPORT_OF} {spi_master_0_s1_translator.avalon_anti_slave_0};add_interface {sram_uas} {avalon} {master};set_interface_property {sram_uas} {EXPORT_OF} {sram_uas_translator.avalon_anti_slave_0};add_interface {switches_s1} {avalon} {master};set_interface_property {switches_s1} {EXPORT_OF} {switches_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_control_slave} {avalon} {master};set_interface_property {sysid_qsys_control_slave} {EXPORT_OF} {sysid_qsys_control_slave_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};add_interface {uart_usb_s1} {avalon} {master};set_interface_property {uart_usb_s1} {EXPORT_OF} {uart_usb_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.epcs.epcs_control_port} {0};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.key.s1} {2};set_module_assignment {interconnect_id.led_green.s1} {3};set_module_assignment {interconnect_id.led_red.s1} {4};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_0.s0} {5};set_module_assignment {interconnect_id.nios2_qsys.data_master} {0};set_module_assignment {interconnect_id.nios2_qsys.instruction_master} {1};set_module_assignment {interconnect_id.nios2_qsys.jtag_debug_module} {6};set_module_assignment {interconnect_id.onchip_memory2.s1} {7};set_module_assignment {interconnect_id.spi_master_0.s1} {8};set_module_assignment {interconnect_id.sram.uas} {9};set_module_assignment {interconnect_id.switches.s1} {10};set_module_assignment {interconnect_id.sysid_qsys.control_slave} {11};set_module_assignment {interconnect_id.timer.s1} {12};set_module_assignment {interconnect_id.uart_usb.s1} {13};(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=6,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=1,AV_DATA_HOLD_CYCLES=1,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=1,AV_SETUP_WAIT_CYCLES=1,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201420a0&quot;
   end=&quot;0x000000000201420a8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201420a8&quot;
   end=&quot;0x000000000201420b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141000&quot;
   end=&quot;0x00000000020141800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141800&quot;
   end=&quot;0x00000000020142000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020120000&quot;
   end=&quot;0x00000000020140000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142040&quot;
   end=&quot;0x00000000020142060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142090&quot;
   end=&quot;0x000000000201420a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;uart_usb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142020&quot;
   end=&quot;0x00000000020142040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_green_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142080&quot;
   end=&quot;0x00000000020142090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_red_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142070&quot;
   end=&quot;0x00000000020142080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;spi_master_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142000&quot;
   end=&quot;0x00000000020142020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142060&quot;
   end=&quot;0x00000000020142070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=86,PKT_ADDR_SIDEBAND_L=86,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=87,PKT_DATA_SIDEBAND_L=87,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=89,PKT_QOS_L=89,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_EXCLUSIVE=71,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141000&quot;
   end=&quot;0x00000000020141800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141800&quot;
   end=&quot;0x00000000020142000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020120000&quot;
   end=&quot;0x00000000020140000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=86,PKT_ADDR_SIDEBAND_L=86,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=87,PKT_DATA_SIDEBAND_L=87,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=89,PKT_QOS_L=89,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_EXCLUSIVE=71,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=32,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=65,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0),PKT_ADDR_H=47,PKT_ADDR_L=18,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=54,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=79,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=92,PKT_ORI_BURST_SIZE_L=90,PKT_PROTECTION_H=83,PKT_PROTECTION_L=81,PKT_RESPONSE_STATUS_H=89,PKT_RESPONSE_STATUS_L=88,PKT_SRC_ID_H=75,PKT_SRC_ID_L=72,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=48,PKT_TRANS_LOCK=52,PKT_TRANS_POSTED=49,PKT_TRANS_READ=51,PKT_TRANS_WRITE=50,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=93,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=94,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:14.1:CHANNEL_ID=00000000010000,10000000000000,00000000100000,00000000000100,00000000001000,00100000000000,00000100000000,00000001000000,01000000000000,00010000000000,00001000000000,00000010000000,00000000000001,00000000000010,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,9,7,0,6,8,13,12,10,4,3,2,1,11,END_ADDRESS=0x20000000,0x20100000,0x20140000,0x20141800,0x20142000,0x20142020,0x20142040,0x20142060,0x20142070,0x20142080,0x20142090,0x201420a0,0x201420a8,0x201420b0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=5:00000000010000:0x0:0x20000000:both:1:0:0:1,9:10000000000000:0x20080000:0x20100000:both:1:0:0:1,7:00000000100000:0x20120000:0x20140000:both:1:0:0:1,0:00000000000100:0x20141000:0x20141800:both:1:0:0:1,6:00000000001000:0x20141800:0x20142000:both:1:0:0:1,8:00100000000000:0x20142000:0x20142020:both:1:0:0:1,13:00000100000000:0x20142020:0x20142040:both:1:0:0:1,12:00000001000000:0x20142040:0x20142060:both:1:0:0:1,10:01000000000000:0x20142060:0x20142070:read:1:0:0:1,4:00010000000000:0x20142070:0x20142080:both:1:0:0:1,3:00001000000000:0x20142080:0x20142090:both:1:0:0:1,2:00000010000000:0x20142090:0x201420a0:both:1:0:0:1,1:00000000000001:0x201420a0:0x201420a8:both:1:0:0:1,11:00000000000010:0x201420a8:0x201420b0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20080000,0x20120000,0x20141000,0x20141800,0x20142000,0x20142020,0x20142040,0x20142060,0x20142070,0x20142080,0x20142090,0x201420a0,0x201420a8,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,read,both,both,both,both,read)(altera_merlin_router:14.1:CHANNEL_ID=00100,10000,01000,00001,00010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,9,7,0,6,END_ADDRESS=0x20000000,0x20100000,0x20140000,0x20141800,0x20142000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=5:00100:0x0:0x20000000:both:1:0:0:1,9:10000:0x20080000:0x20100000:both:1:0:0:1,7:01000:0x20120000:0x20140000:both:1:0:0:1,0:00001:0x20141000:0x20141800:both:1:0:0:1,6:00010:0x20141800:0x20142000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20080000,0x20120000,0x20141000,0x20141800,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=47,PKT_ADDR_L=18,PKT_DEST_ID_H=79,PKT_DEST_ID_L=76,PKT_PROTECTION_H=83,PKT_PROTECTION_L=81,PKT_TRANS_READ=51,PKT_TRANS_WRITE=50,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,read)(altera_merlin_traffic_limiter:14.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=64,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_POSTED=67,PKT_TRANS_WRITE=68,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=14)(altera_merlin_traffic_limiter:14.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=64,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_POSTED=67,PKT_TRANS_WRITE=68,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=14)(altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=62,OUT_BYTE_CNT_H=55,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=47,PKT_ADDR_L=18,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BURST_TYPE_H=67,PKT_BURST_TYPE_L=66,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=54,PKT_TRANS_COMPRESSED_READ=48,PKT_TRANS_READ=51,PKT_TRANS_WRITE=50,ST_CHANNEL_W=14,ST_DATA_W=93)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=14,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=14)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=14)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=14,PIPELINE_ARB=0,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:14.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=47,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=62,IN_PKT_BURSTWRAP_L=60,IN_PKT_BURST_SIZE_H=65,IN_PKT_BURST_SIZE_L=63,IN_PKT_BURST_TYPE_H=67,IN_PKT_BURST_TYPE_L=66,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=59,IN_PKT_BYTE_CNT_L=54,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=92,IN_PKT_ORI_BURST_SIZE_L=90,IN_PKT_RESPONSE_STATUS_H=89,IN_PKT_RESPONSE_STATUS_L=88,IN_PKT_TRANS_COMPRESSED_READ=48,IN_PKT_TRANS_EXCLUSIVE=53,IN_ST_DATA_W=93,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=65,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=83,OUT_PKT_BURST_SIZE_L=81,OUT_PKT_BURST_TYPE_H=85,OUT_PKT_BURST_TYPE_L=84,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=77,OUT_PKT_BYTE_CNT_L=72,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=66,OUT_PKT_TRANS_EXCLUSIVE=71,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=14)(altera_merlin_width_adapter:14.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=65,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=80,IN_PKT_BURSTWRAP_L=78,IN_PKT_BURST_SIZE_H=83,IN_PKT_BURST_SIZE_L=81,IN_PKT_BURST_TYPE_H=85,IN_PKT_BURST_TYPE_L=84,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=77,IN_PKT_BYTE_CNT_L=72,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=66,IN_PKT_TRANS_EXCLUSIVE=71,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=47,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=65,OUT_PKT_BURST_SIZE_L=63,OUT_PKT_BURST_TYPE_H=67,OUT_PKT_BURST_TYPE_L=66,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=59,OUT_PKT_BYTE_CNT_L=54,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=92,OUT_PKT_ORI_BURST_SIZE_L=90,OUT_PKT_RESPONSE_STATUS_H=89,OUT_PKT_RESPONSE_STATUS_L=88,OUT_PKT_TRANS_COMPRESSED_READ=48,OUT_PKT_TRANS_EXCLUSIVE=53,OUT_ST_DATA_W=93,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=14)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_qsys_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {nios2_qsys_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {epcs_epcs_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READ} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {epcs_epcs_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_jtag_debug_module_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {key_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {key_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {key_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {key_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {key_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {key_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {key_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {key_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {key_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_READ} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {key_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {key_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {key_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {key_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {key_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {key_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {key_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {key_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {key_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {key_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {key_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {key_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_usb_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_usb_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_usb_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_usb_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_usb_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_usb_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_usb_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_usb_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {uart_usb_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_usb_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_usb_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_usb_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_usb_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_usb_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_usb_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_usb_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_usb_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_usb_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_usb_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_usb_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_usb_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_green_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_green_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_green_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_green_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_green_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_green_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_green_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_green_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {led_green_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_green_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_green_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_green_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_green_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_green_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_green_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_green_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_green_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_green_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_green_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_green_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_green_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_green_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_green_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_green_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_green_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_green_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_green_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_green_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_green_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_green_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_green_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_green_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_green_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_green_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_green_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_green_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_green_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_green_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_green_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_green_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_green_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_green_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_green_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_green_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_green_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_green_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_green_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_green_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_red_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_red_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_red_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_red_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_red_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_red_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_red_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_red_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {led_red_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_red_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_red_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_red_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_red_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_red_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_red_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_red_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_red_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_red_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_red_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_red_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_red_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_red_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_red_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_red_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_red_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_red_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_red_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_red_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_red_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_red_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_red_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_red_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_red_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_red_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_red_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_red_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_red_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_red_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_red_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_red_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_red_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_red_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_red_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_red_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_red_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_red_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_red_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_red_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spi_master_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {spi_master_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_master_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_SETUP_WAIT} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_DATA_HOLD} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spi_master_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {spi_master_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_master_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spi_master_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spi_master_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {switches_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {switches_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {switches_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {switches_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {switches_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {switches_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {switches_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {switches_s1_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {switches_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {switches_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {switches_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {switches_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {switches_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {switches_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {switches_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {switches_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {switches_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {switches_s1_translator} {USE_READ} {0};set_instance_parameter_value {switches_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {switches_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {switches_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {switches_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {switches_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {switches_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {switches_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {switches_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {switches_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {switches_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {switches_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {switches_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {switches_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {switches_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {switches_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {switches_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {switches_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {switches_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {switches_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {switches_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {switches_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {switches_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {switches_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {switches_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {switches_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {switches_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {switches_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {switches_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {switches_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {switches_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {switches_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {switches_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {switches_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {switches_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {switches_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {switches_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {sram_uas_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {sram_uas_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_READ} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {sram_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_EXCLUSIVE} {71};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201420a0&quot;
   end=&quot;0x000000000201420a8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201420a8&quot;
   end=&quot;0x000000000201420b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141000&quot;
   end=&quot;0x00000000020141800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141800&quot;
   end=&quot;0x00000000020142000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020120000&quot;
   end=&quot;0x00000000020140000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142040&quot;
   end=&quot;0x00000000020142060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142090&quot;
   end=&quot;0x000000000201420a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;uart_usb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142020&quot;
   end=&quot;0x00000000020142040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_green_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142080&quot;
   end=&quot;0x00000000020142090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_red_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142070&quot;
   end=&quot;0x00000000020142080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;spi_master_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142000&quot;
   end=&quot;0x00000000020142020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142060&quot;
   end=&quot;0x00000000020142070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_qsys_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_qsys_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {86};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_H} {85};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_L} {84};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {71};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141000&quot;
   end=&quot;0x00000000020141800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141800&quot;
   end=&quot;0x00000000020142000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020120000&quot;
   end=&quot;0x00000000020140000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ID} {11};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_qsys_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {epcs_epcs_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {epcs_epcs_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {epcs_epcs_control_port_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {epcs_epcs_control_port_agent} {ST_DATA_W} {111};set_instance_parameter_value {epcs_epcs_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_epcs_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {epcs_epcs_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {epcs_epcs_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {epcs_epcs_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {epcs_epcs_control_port_agent} {ID} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_epcs_control_port_agent} {USE_WRITERESPONSE} {0};add_instance {epcs_epcs_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {epcs_epcs_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_qsys_jtag_debug_module_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ID} {6};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_DATA_W} {111};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ID} {5};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_s1_agent} {ID} {7};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_s1_agent} {ID} {12};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {key_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {key_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {key_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {key_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {key_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {key_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {key_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {key_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {key_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {key_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {key_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {key_s1_agent} {ID} {2};set_instance_parameter_value {key_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_agent} {USE_WRITERESPONSE} {0};add_instance {key_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {key_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {key_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {key_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_usb_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_usb_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {uart_usb_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {uart_usb_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {uart_usb_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {uart_usb_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {uart_usb_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {uart_usb_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {uart_usb_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {uart_usb_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {uart_usb_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_usb_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_usb_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_usb_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {uart_usb_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {uart_usb_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {uart_usb_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {uart_usb_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_usb_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {uart_usb_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {uart_usb_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_usb_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_usb_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_usb_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_usb_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_usb_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_usb_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_usb_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {uart_usb_s1_agent} {ID} {13};set_instance_parameter_value {uart_usb_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_usb_s1_agent} {USE_WRITERESPONSE} {0};add_instance {uart_usb_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_usb_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_green_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_green_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {led_green_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {led_green_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {led_green_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {led_green_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {led_green_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {led_green_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {led_green_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {led_green_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {led_green_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {led_green_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {led_green_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {led_green_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {led_green_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {led_green_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {led_green_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {led_green_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_green_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_green_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_green_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_green_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {led_green_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {led_green_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {led_green_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {led_green_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_green_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {led_green_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {led_green_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_green_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_green_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_green_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_green_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_green_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_green_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_green_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_green_s1_agent} {ID} {3};set_instance_parameter_value {led_green_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_green_s1_agent} {USE_WRITERESPONSE} {0};add_instance {led_green_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_green_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_red_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_red_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {led_red_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {led_red_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {led_red_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {led_red_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {led_red_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {led_red_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {led_red_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {led_red_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {led_red_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {led_red_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {led_red_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {led_red_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {led_red_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {led_red_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {led_red_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {led_red_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_red_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_red_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_red_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_red_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {led_red_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {led_red_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {led_red_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {led_red_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_red_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {led_red_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {led_red_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_red_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_red_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_red_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_red_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_red_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_red_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_red_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_red_s1_agent} {ID} {4};set_instance_parameter_value {led_red_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_red_s1_agent} {USE_WRITERESPONSE} {0};add_instance {led_red_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_red_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {spi_master_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {spi_master_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {spi_master_0_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {spi_master_0_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {spi_master_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_master_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_master_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_master_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {spi_master_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {spi_master_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {spi_master_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {spi_master_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {spi_master_0_s1_agent} {ID} {8};set_instance_parameter_value {spi_master_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_master_0_s1_agent} {USE_WRITERESPONSE} {0};add_instance {spi_master_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {spi_master_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {switches_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {switches_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {switches_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {switches_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {switches_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {switches_s1_agent} {PKT_BURST_SIZE_H} {83};set_instance_parameter_value {switches_s1_agent} {PKT_BURST_SIZE_L} {81};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {switches_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {switches_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {switches_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {switches_s1_agent} {PKT_BURSTWRAP_H} {80};set_instance_parameter_value {switches_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {switches_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {switches_s1_agent} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {switches_s1_agent} {PKT_ADDR_H} {65};set_instance_parameter_value {switches_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {switches_s1_agent} {PKT_TRANS_READ} {69};set_instance_parameter_value {switches_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {switches_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {switches_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {switches_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {switches_s1_agent} {PKT_SRC_ID_H} {93};set_instance_parameter_value {switches_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {switches_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {switches_s1_agent} {PKT_DEST_ID_L} {94};set_instance_parameter_value {switches_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {switches_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {switches_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {switches_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {switches_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {switches_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {switches_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {switches_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {switches_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {switches_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {switches_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {switches_s1_agent} {ID} {10};set_instance_parameter_value {switches_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {switches_s1_agent} {USE_WRITERESPONSE} {0};add_instance {switches_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {switches_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_LOCK} {52};set_instance_parameter_value {sram_uas_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_H} {83};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_L} {81};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_L} {54};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_H} {47};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_COMPRESSED_READ} {48};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_POSTED} {49};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_WRITE} {50};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_READ} {51};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_H} {79};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {sram_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_uas_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sram_uas_agent} {ST_DATA_W} {93};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_uas_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_uas_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sram_uas_agent} {ID} {9};set_instance_parameter_value {sram_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {USE_WRITERESPONSE} {0};add_instance {sram_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {94};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {5 9 7 0 6 8 13 12 10 4 3 2 1 11 };set_instance_parameter_value {router} {CHANNEL_ID} {00000000010000 10000000000000 00000000100000 00000000000100 00000000001000 00100000000000 00000100000000 00000001000000 01000000000000 00010000000000 00001000000000 00000010000000 00000000000001 00000000000010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both read both both both both read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20080000 0x20120000 0x20141000 0x20141800 0x20142000 0x20142020 0x20142040 0x20142060 0x20142070 0x20142080 0x20142090 0x201420a0 0x201420a8 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 0x20100000 0x20140000 0x20141800 0x20142000 0x20142020 0x20142040 0x20142060 0x20142070 0x20142080 0x20142090 0x201420a0 0x201420a8 0x201420b0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {65};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router} {PKT_TRANS_READ} {69};set_instance_parameter_value {router} {ST_DATA_W} {111};set_instance_parameter_value {router} {ST_CHANNEL_W} {14};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {5};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {5 9 7 0 6 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00100 10000 01000 00001 00010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x20080000 0x20120000 0x20141000 0x20141800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20000000 0x20100000 0x20140000 0x20141800 0x20142000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {65};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {65};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_002} {ST_DATA_W} {111};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {65};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_003} {ST_DATA_W} {111};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {65};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_004} {ST_DATA_W} {111};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {65};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_005} {ST_DATA_W} {111};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {65};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_006} {ST_DATA_W} {111};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {65};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_007} {ST_DATA_W} {111};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {65};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_008} {ST_DATA_W} {111};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {65};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_009} {ST_DATA_W} {111};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {65};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_010} {ST_DATA_W} {111};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {65};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_011} {ST_DATA_W} {111};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {65};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_012} {ST_DATA_W} {111};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {65};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_013} {ST_DATA_W} {111};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {65};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {94};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {69};set_instance_parameter_value {router_014} {ST_DATA_W} {111};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_015} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {47};set_instance_parameter_value {router_015} {PKT_ADDR_L} {18};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {83};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {81};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {79};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {50};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {51};set_instance_parameter_value {router_015} {ST_DATA_W} {93};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_qsys_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {64};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_data_master_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_limiter} {REORDER} {0};add_instance {nios2_qsys_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_H} {97};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_L} {94};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_H} {93};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_L} {72};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_POSTED} {67};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_WRITE} {68};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {64};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_DATA_W} {111};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {REORDER} {0};add_instance {sram_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_H} {47};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_L} {54};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {48};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_WRITE} {50};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_READ} {51};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_uas_burst_adapter} {ST_DATA_W} {93};set_instance_parameter_value {sram_uas_burst_adapter} {ST_CHANNEL_W} {14};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BYTE_CNT_H} {55};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BURSTWRAP_H} {62};set_instance_parameter_value {sram_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sram_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {14};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {14};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {70};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};add_instance {sram_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {47};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {54};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {48};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {62};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {53};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_ST_DATA_W} {93};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {65};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {72};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {71};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ST_CHANNEL_W} {14};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {65};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {72};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {66};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {80};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {83};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {81};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {71};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {85};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {84};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {47};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {54};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {48};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {65};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {63};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {53};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {67};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {66};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_ST_DATA_W} {93};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ST_CHANNEL_W} {14};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios2_qsys_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_qsys_data_master_translator.avalon_universal_master_0} {nios2_qsys_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {defaultConnection} {false};add_connection {nios2_qsys_instruction_master_translator.avalon_universal_master_0} {nios2_qsys_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_control_slave_agent.m0} {sysid_qsys_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.rf_source} {sysid_qsys_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent_rsp_fifo.out} {sysid_qsys_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent.rdata_fifo_src} {sysid_qsys_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {sysid_qsys_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sysid_qsys_control_slave_agent.cp} {qsys_mm.command};add_connection {epcs_epcs_control_port_agent.m0} {epcs_epcs_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {epcs_epcs_control_port_agent.m0/epcs_epcs_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {epcs_epcs_control_port_agent.rf_source} {epcs_epcs_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {epcs_epcs_control_port_agent_rsp_fifo.out} {epcs_epcs_control_port_agent.rf_sink} {avalon_streaming};add_connection {epcs_epcs_control_port_agent.rdata_fifo_src} {epcs_epcs_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {epcs_epcs_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/epcs_epcs_control_port_agent.cp} {qsys_mm.command};add_connection {nios2_qsys_jtag_debug_module_agent.m0} {nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_qsys_jtag_debug_module_agent.rf_source} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_qsys_jtag_debug_module_agent_rsp_fifo.out} {nios2_qsys_jtag_debug_module_agent.rf_sink} {avalon_streaming};add_connection {nios2_qsys_jtag_debug_module_agent.rdata_fifo_src} {nios2_qsys_jtag_debug_module_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {nios2_qsys_jtag_debug_module_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/nios2_qsys_jtag_debug_module_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_0_s0_agent.m0} {mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_0_s0_agent.rf_source} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {mm_clock_crossing_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/mm_clock_crossing_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_s1_agent.m0} {onchip_memory2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_s1_agent.rf_source} {onchip_memory2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_s1_agent_rsp_fifo.out} {onchip_memory2_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_s1_agent.rdata_fifo_src} {onchip_memory2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {onchip_memory2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/onchip_memory2_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {key_s1_agent.m0} {key_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {key_s1_agent.rf_source} {key_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {key_s1_agent_rsp_fifo.out} {key_s1_agent.rf_sink} {avalon_streaming};add_connection {key_s1_agent.rdata_fifo_src} {key_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {key_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/key_s1_agent.cp} {qsys_mm.command};add_connection {uart_usb_s1_agent.m0} {uart_usb_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_usb_s1_agent.m0/uart_usb_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_usb_s1_agent.m0/uart_usb_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_usb_s1_agent.m0/uart_usb_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_usb_s1_agent.rf_source} {uart_usb_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_usb_s1_agent_rsp_fifo.out} {uart_usb_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_usb_s1_agent.rdata_fifo_src} {uart_usb_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {uart_usb_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/uart_usb_s1_agent.cp} {qsys_mm.command};add_connection {led_green_s1_agent.m0} {led_green_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_green_s1_agent.m0/led_green_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_green_s1_agent.m0/led_green_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_green_s1_agent.m0/led_green_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_green_s1_agent.rf_source} {led_green_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_green_s1_agent_rsp_fifo.out} {led_green_s1_agent.rf_sink} {avalon_streaming};add_connection {led_green_s1_agent.rdata_fifo_src} {led_green_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {led_green_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/led_green_s1_agent.cp} {qsys_mm.command};add_connection {led_red_s1_agent.m0} {led_red_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_red_s1_agent.m0/led_red_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_red_s1_agent.m0/led_red_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_red_s1_agent.m0/led_red_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_red_s1_agent.rf_source} {led_red_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_red_s1_agent_rsp_fifo.out} {led_red_s1_agent.rf_sink} {avalon_streaming};add_connection {led_red_s1_agent.rdata_fifo_src} {led_red_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {led_red_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/led_red_s1_agent.cp} {qsys_mm.command};add_connection {spi_master_0_s1_agent.m0} {spi_master_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {spi_master_0_s1_agent.m0/spi_master_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {spi_master_0_s1_agent.m0/spi_master_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {spi_master_0_s1_agent.m0/spi_master_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {spi_master_0_s1_agent.rf_source} {spi_master_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {spi_master_0_s1_agent_rsp_fifo.out} {spi_master_0_s1_agent.rf_sink} {avalon_streaming};add_connection {spi_master_0_s1_agent.rdata_fifo_src} {spi_master_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {spi_master_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/spi_master_0_s1_agent.cp} {qsys_mm.command};add_connection {switches_s1_agent.m0} {switches_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {switches_s1_agent.m0/switches_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {switches_s1_agent.m0/switches_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {switches_s1_agent.m0/switches_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {switches_s1_agent.rf_source} {switches_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {switches_s1_agent_rsp_fifo.out} {switches_s1_agent.rf_sink} {avalon_streaming};add_connection {switches_s1_agent.rdata_fifo_src} {switches_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {switches_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/switches_s1_agent.cp} {qsys_mm.command};add_connection {sram_uas_agent.m0} {sram_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_uas_agent.rf_source} {sram_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rsp_fifo.out} {sram_uas_agent.rf_sink} {avalon_streaming};add_connection {sram_uas_agent.rdata_fifo_src} {sram_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rdata_fifo.out} {sram_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {nios2_qsys_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {sysid_qsys_control_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_control_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {epcs_epcs_control_port_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {epcs_epcs_control_port_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {nios2_qsys_jtag_debug_module_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_jtag_debug_module_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_0_s0_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {onchip_memory2_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {key_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {key_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {uart_usb_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {uart_usb_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {led_green_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {led_green_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {led_red_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {led_red_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {spi_master_0_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {spi_master_0_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {switches_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {switches_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {sram_uas_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router.src} {nios2_qsys_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_qsys_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_qsys_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_qsys_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.rsp_src} {nios2_qsys_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.rsp_src/nios2_qsys_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_qsys_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_qsys_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_qsys_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_qsys_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_instruction_master_limiter.rsp_src} {nios2_qsys_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.rsp_src/nios2_qsys_instruction_master_agent.rp} {qsys_mm.response};add_connection {sram_uas_burst_adapter.source0} {sram_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_uas_burst_adapter.source0/sram_uas_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_013.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_013.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_013.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {router_015.src} {sram_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/sram_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_uas_rsp_width_adapter.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_rsp_width_adapter.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {cmd_mux_013.src} {sram_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/sram_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_uas_cmd_width_adapter.src} {sram_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_cmd_width_adapter.src/sram_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {nios2_qsys_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_qsys_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {epcs_epcs_control_port_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {uart_usb_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_green_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_red_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {spi_master_0_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {switches_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {epcs_epcs_control_port_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {epcs_epcs_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {uart_usb_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {uart_usb_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_green_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_green_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_red_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {led_red_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {spi_master_0_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {spi_master_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {switches_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {switches_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_burst_adapter.cr0_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_rsp_width_adapter.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sram_uas_cmd_width_adapter.clk_reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_data_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {epcs_epcs_control_port_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {onchip_memory2_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {uart_usb_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_green_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_red_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {spi_master_0_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {switches_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_data_master_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {epcs_epcs_control_port_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {epcs_epcs_control_port_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {uart_usb_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {uart_usb_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_green_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_green_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_red_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {led_red_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {spi_master_0_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {spi_master_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {switches_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {switches_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_data_master_limiter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_limiter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {nios2_qsys_reset_n_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_reset_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {jtag_uart_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_reset_reset_bridge.in_reset};add_interface {nios2_qsys_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_qsys_reset_n_reset_bridge_in_reset} {EXPORT_OF} {nios2_qsys_reset_n_reset_bridge.in_reset};add_interface {nios2_qsys_data_master} {avalon} {slave};set_interface_property {nios2_qsys_data_master} {EXPORT_OF} {nios2_qsys_data_master_translator.avalon_anti_master_0};add_interface {nios2_qsys_instruction_master} {avalon} {slave};set_interface_property {nios2_qsys_instruction_master} {EXPORT_OF} {nios2_qsys_instruction_master_translator.avalon_anti_master_0};add_interface {epcs_epcs_control_port} {avalon} {master};set_interface_property {epcs_epcs_control_port} {EXPORT_OF} {epcs_epcs_control_port_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {key_s1} {avalon} {master};set_interface_property {key_s1} {EXPORT_OF} {key_s1_translator.avalon_anti_slave_0};add_interface {led_green_s1} {avalon} {master};set_interface_property {led_green_s1} {EXPORT_OF} {led_green_s1_translator.avalon_anti_slave_0};add_interface {led_red_s1} {avalon} {master};set_interface_property {led_red_s1} {EXPORT_OF} {led_red_s1_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_0_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_0_s0} {EXPORT_OF} {mm_clock_crossing_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {nios2_qsys_jtag_debug_module} {avalon} {master};set_interface_property {nios2_qsys_jtag_debug_module} {EXPORT_OF} {nios2_qsys_jtag_debug_module_translator.avalon_anti_slave_0};add_interface {onchip_memory2_s1} {avalon} {master};set_interface_property {onchip_memory2_s1} {EXPORT_OF} {onchip_memory2_s1_translator.avalon_anti_slave_0};add_interface {spi_master_0_s1} {avalon} {master};set_interface_property {spi_master_0_s1} {EXPORT_OF} {spi_master_0_s1_translator.avalon_anti_slave_0};add_interface {sram_uas} {avalon} {master};set_interface_property {sram_uas} {EXPORT_OF} {sram_uas_translator.avalon_anti_slave_0};add_interface {switches_s1} {avalon} {master};set_interface_property {switches_s1} {EXPORT_OF} {switches_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_control_slave} {avalon} {master};set_interface_property {sysid_qsys_control_slave} {EXPORT_OF} {sysid_qsys_control_slave_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};add_interface {uart_usb_s1} {avalon} {master};set_interface_property {uart_usb_s1} {EXPORT_OF} {uart_usb_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.epcs.epcs_control_port} {0};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.key.s1} {2};set_module_assignment {interconnect_id.led_green.s1} {3};set_module_assignment {interconnect_id.led_red.s1} {4};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_0.s0} {5};set_module_assignment {interconnect_id.nios2_qsys.data_master} {0};set_module_assignment {interconnect_id.nios2_qsys.instruction_master} {1};set_module_assignment {interconnect_id.nios2_qsys.jtag_debug_module} {6};set_module_assignment {interconnect_id.onchip_memory2.s1} {7};set_module_assignment {interconnect_id.spi_master_0.s1} {8};set_module_assignment {interconnect_id.sram.uas} {9};set_module_assignment {interconnect_id.switches.s1} {10};set_module_assignment {interconnect_id.sysid_qsys.control_slave} {11};set_module_assignment {interconnect_id.timer.s1} {12};set_module_assignment {interconnect_id.uart_usb.s1} {13};" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="C5G_QSYS" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 15 starting:altera_mm_interconnect "submodules/C5G_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>103</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_router_015</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/C5G_QSYS_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:14.1:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:0,1:1,2:2,3:3,4:4,NUM_RCVRS=5,SENDER_IRQ_WIDTH=32"
   instancePathKey="C5G_QSYS:.:irq_mapper"
   kind="altera_irq_mapper"
   version="14.1"
   name="C5G_QSYS_irq_mapper">
  <parameter name="NUM_RCVRS" value="5" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:2,3:3,4:4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 114 starting:altera_irq_mapper "submodules/C5G_QSYS_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:14.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="C5G_QSYS:.:rst_controller"
   kind="altera_reset_controller"
   version="14.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 113 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>C5G_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_pll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=2640000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=2640000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=2640000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=2640000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=2640000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=2640000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=2640000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=2640000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="C5G_QSYS:.:mem_if_lpddr2_emif:.:pll0"
   kind="altera_mem_if_lpddr2_pll"
   version="14.1"
   name="C5G_QSYS_mem_if_lpddr2_emif_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2640000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="14962 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="330.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="165000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2640000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="4" />
  <parameter name="MEM_TRAS_NS" value="42.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="378" />
  <parameter name="MEM_TRTP" value="4" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2273 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2640000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="355.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="14962" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="20" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2640000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.03" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2640000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="6060 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2640000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="true" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2640000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="75.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.255" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45450 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.27" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="15000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="14941 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2640000" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2272" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2640000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="2500" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="14962" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2640000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="25" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2640000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2640000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="14941" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="15150 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6060 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2640000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="1000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2273 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2640000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="5000000" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="5149" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2272" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="330.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="175" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2640000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="165.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MR1_BL" value="2" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="8000" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2640000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2640000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2640000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="14962" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="355.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45450 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2640000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="22.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="165.0" />
  <parameter name="MEM_TFAW_NS" value="60.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="330.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2640000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="66.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="14" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100010000000010000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6060 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="141" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.38" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2640000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="50" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="TIMING_TDH" value="125" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="165.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="15.6" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.395" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2640000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="45450 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="14941 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="3030.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="330.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="3" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2640000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="120" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="14941 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="250" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="MEM_TRTP_NS" value="10.0" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2640000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="165.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="20" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mem_if_lpddr2_emif" as="pll0" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 110 starting:altera_mem_if_lpddr2_pll "submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_hard_phy_core:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="C5G_QSYS:.:mem_if_lpddr2_emif:.:p0"
   kind="altera_mem_if_lpddr2_hard_phy_core"
   version="14.1"
   name="C5G_QSYS_mem_if_lpddr2_emif_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="14962 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="330.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="165000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="4" />
  <parameter name="MEM_TRAS_NS" value="42.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="378" />
  <parameter name="MEM_TRTP" value="4" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2640000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="355.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="14962" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="20" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2640000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.03" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2640000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="true" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2640000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="75.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.255" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45450 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.27" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2640000" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2640000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="2500" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="14962" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Full" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2640000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="25" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2640000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="14941" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6060 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2640000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="5149" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TB_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="330.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="175" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2640000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="MR1_BL" value="2" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2640000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2640000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="355.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45450 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="125.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="165.0" />
  <parameter name="MEM_TFAW_NS" value="60.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="330.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2640000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="14" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100010000000010000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6060 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="141" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.38" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2640000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="50" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="TIMING_TDH" value="125" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="165.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="15.6" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.395" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2640000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="14941 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="3030.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="330.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="3" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2640000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="120" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="7" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="14941 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="250" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="MEM_TRTP_NS" value="10.0" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="165.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="20" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/UBC_2017_Courses/GeneralStochastics/Templates/C5G_LPDDR2_Nios_Test_uart/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_hard_phy_core/altera_mem_if_lpddr2_hard_phy_core_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mem_if_lpddr2_emif" as="p0" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 109 starting:altera_mem_if_lpddr2_hard_phy_core "submodules/C5G_QSYS_mem_if_lpddr2_emif_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating C5G_QSYS_mem_if_lpddr2_emif_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the C5G_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>p0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_qseq:14.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=true,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=141,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=2640000,PLL_ADDR_CMD_CLK_MULT_CACHE=2640000,PLL_ADDR_CMD_CLK_MULT_PARAM=2640000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=2640000,PLL_AFI_CLK_MULT_CACHE=2640000,PLL_AFI_CLK_MULT_PARAM=2640000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=2640000,PLL_AFI_HALF_CLK_MULT_CACHE=2640000,PLL_AFI_HALF_CLK_MULT_PARAM=2640000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=2640000,PLL_AFI_PHY_CLK_MULT_CACHE=2640000,PLL_AFI_PHY_CLK_MULT_PARAM=2640000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=2640000,PLL_CONFIG_CLK_MULT_CACHE=2640000,PLL_CONFIG_CLK_MULT_PARAM=2640000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=2640000,PLL_MEM_CLK_MULT_CACHE=2640000,PLL_MEM_CLK_MULT_PARAM=2640000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=2640000,PLL_NIOS_CLK_MULT_CACHE=2640000,PLL_NIOS_CLK_MULT_PARAM=2640000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=2640000,PLL_WRITE_CLK_MULT_CACHE=2640000,PLL_WRITE_CLK_MULT_PARAM=2640000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.255,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.27,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.38,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.395,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="C5G_QSYS:.:mem_if_lpddr2_emif:.:s0"
   kind="altera_mem_if_lpddr2_qseq"
   version="14.1"
   name="C5G_QSYS_mem_if_lpddr2_emif_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2640000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="14962 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="330.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="165000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2640000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="4" />
  <parameter name="MEM_TRAS_NS" value="42.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="378" />
  <parameter name="MEM_TRTP" value="4" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2273 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2640000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="355.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="14962" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="20" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2640000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.03" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2640000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="6060 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2640000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="true" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2640000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="75.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.255" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45450 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.27" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="15000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="14941 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2640000" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2272" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2640000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="2500" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="14962" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2640000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="25" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2640000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2640000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="14941" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="15150 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6060 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2640000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="1000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2273 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2640000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="5000000" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="5149" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2272" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="330.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="175" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2640000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="165.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="MR1_BL" value="2" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2640000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2640000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2640000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="14962" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="355.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45450 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2640000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="22.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="165.0" />
  <parameter name="MEM_TFAW_NS" value="60.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="330.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2640000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="66.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="14" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100010000000010000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6060 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="141" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.38" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2640000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="50" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="TIMING_TDH" value="125" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="165.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="15.6" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.395" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2640000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="45450 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="14941 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="3030.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="330.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="3" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2640000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="120" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="14941 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="250" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="MEM_TRTP_NS" value="10.0" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2640000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="165.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="20" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mem_if_lpddr2_emif" as="s0" />
  <messages>
   <message level="Debug" culprit="C5G_QSYS">queue size: 108 starting:altera_mem_if_lpddr2_qseq "submodules/C5G_QSYS_mem_if_lpddr2_emif_s0"</message>
   <message level="Error" culprit="s0">Error during execution of "{C:/altera/14.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt": child process exited abnormally</message>
   <message level="Error" culprit="s0">Execution of command "{C:/altera/14.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt" failed</message>
   <message level="Error" culprit="s0">Authorized application C:\altera\14.1\quartus\bin64\jtagserver.exe is enabled in the firewall.</message>
   <message level="Error" culprit="s0">]2;Altera Nios II EDS 14.1 [gcc4]C:/altera/14.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../C5G_QSYS_mem_if_lpddr2_emif_s0_AC_ROM.hex -inst_rom ../C5G_QSYS_mem_if_lpddr2_emif_s0_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer/sequencer_auto_inst_init.c -DAC_ROM_MR1_CALIB=01100011000000010000 -DAC_ROM_MR1=01100010000000010000 -DAC_ROM_MR2=00000101000000100000 -DAC_ROM_MR3=00000010000000110000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=10 -DHARD_PHY=1</message>
   <message level="Error" culprit="s0">UniPHY Sequencer Microcode Compiler</message>
   <message level="Error" culprit="s0">Copyright (C) 1991-2010 Altera Corporation</message>
   <message level="Error" culprit="s0">Info: Reading sequencer_mc/ac_rom.s ...</message>
   <message level="Error" culprit="s0">Info: Reading sequencer_mc/inst_rom.s ...</message>
   <message level="Error" culprit="s0">Info: Writing ../C5G_QSYS_mem_if_lpddr2_emif_s0_AC_ROM.hex ...</message>
   <message level="Error" culprit="s0">Info: Writing ../C5G_QSYS_mem_if_lpddr2_emif_s0_inst_ROM.hex ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto_ac_init.c ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto_inst_init.c ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto.h ...</message>
   <message level="Error" culprit="s0">Info: Writing sequencer/sequencer_auto.h ...</message>
   <message level="Error" culprit="s0">Info: Writing ../sequencer_auto_h.sv ...</message>
   <message level="Error" culprit="s0">Info: Microcode compilation successful</message>
   <message level="Error" culprit="s0">C:/altera/14.1/quartus/../nios2eds/sdk2/bin/nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE</message>
   <message level="Error" culprit="s0">E r r o r :   0 x 8 0 0 7 0 0 5 7 </message>
   <message level="Error" culprit="s0"> </message>
   <message level="Error" culprit="s0"> </message>
   <message level="Error" culprit="s0"> </message>
   <message level="Error" culprit="s0">child process exited abnormally</message>
   <message level="Error" culprit="s0">Cannot find sequencer/sequencer.elf</message>
   <message level="Error" culprit="s0"><![CDATA[An error occurred
    while executing
"error "An error occurred""
    (procedure "_error" line 8)
    invoked from within
"_error "Cannot find $seq_file""
    ("if" then script line 2)
    invoked from within
"if {[file exists $seq_file] == 0} {
		_error "Cannot find $seq_file"
	}"
    (procedure "alt_mem_if::util::seq_mem_size::get_max_memory_usage" line 14)
    invoked from within
"alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf""
    invoked from within
"set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf"]]"
    ("if" then script line 2)
    invoked from within
"if { !$do_only_rw_mgr_mc && !($bfm_mode || $hps_mode)} {
		set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequenc..."
    (procedure "generate_qsys_sequencer_sw" line 877)
    invoked from within
"generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name $ac_rom_init_file_name ..."
    invoked from within
"set seq_mem_size_list [generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name ..."
    ("if" else script line 2)
    invoked from within
"if {[::alt_mem_if::util::qini::qini_value alt_mem_if_seq_size_request 0] > 0} {
		set seq_mem_size [::alt_mem_if::util::qini::qini_value alt_mem_if_se..."
    (procedure "alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer" line 212)
    invoked from within
"alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}"
    invoked from within
"set qsys_sequencer_files_list [alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}]"
    (procedure "alt_mem_if::gen::uniphy_gen::generate_sequencer_files" line 3)
    invoked from within
"alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "LPDDR2" $tmpdir QUARTUS_SYNTH"
    invoked from within
"foreach generated_file [alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "LPDDR2" $tmpdir QUARTUS_SYNTH] {
		set file_name [file tail $gene..."
    (procedure "generate_synth" line 8)
    invoked from within
"generate_synth C5G_QSYS_mem_if_lpddr2_emif_s0"]]></message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_qseq</b> "<b>s0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_hard_memory_controller:14.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100010000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_4,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_4,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_20,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_14,ENUM_MEM_IF_TRC=TRC_20,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_4,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=3,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=5149,INTG_MEM_IF_TRFC=25,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=4,MEM_BT=Sequential,MEM_BURST_LENGTH=4,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=20,MEM_TFAW_NS=60.0,MEM_TINIT_CK=165000,MEM_TINIT_US=500,MEM_TMRD_CK=3,MEM_TRAS=14,MEM_TRAS_NS=42.0,MEM_TRC=20,MEM_TRCD=5,MEM_TRCD_NS=15.0,MEM_TREFI=5149,MEM_TREFI_US=15.6,MEM_TRFC=25,MEM_TRFC_NS=75.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=4,MEM_TRTP_NS=10.0,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=2,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=125,TIMING_TDQSCK=2500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=120,TIMING_TDQSS=0.25,TIMING_TDS=50,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=250,TIMING_TIS=175,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="C5G_QSYS:.:mem_if_lpddr2_emif:.:c0"
   kind="altera_mem_if_lpddr2_hard_memory_controller"
   version="14.1"
   name="altera_mem_if_hard_memory_controller_top_cyclonev">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="3" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="25" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="F0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="42.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="3" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="64" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_14" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_10" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="20" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="1" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="1" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="27" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="0" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="3" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_4" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_4" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="CSR_ADDR_WIDTH" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="75.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_20" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="MAX_PENDING_READ_TRANSACTION" value="48" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_0" />
  <parameter name="TIMING_TDQSCK" value="2500" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="8" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="Port 0" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="F0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="5149" />
  <parameter name="MSB_RFIFO_PORT_0" value="0" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_4" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="MR1_BL" value="2" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="1" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="8" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="MEM_TRAS" value="14" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_2" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100010000000010000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_4" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="4" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="3" />
  <parameter name="CFG_INTERFACE_WIDTH" value="32" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="4" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="1" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="10.0" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="3" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="LPDDR2_SDRAM" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter
     name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES"
     value="SELF_RFSH_EXIT_CYCLES_74" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="INTG_MEM_IF_TREFI" value="5149" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="165000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="4" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="4" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="ENABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_7" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Full" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="73" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="27" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MEM_TRFC" value="25" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="LPDDR2" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="TMRD_2" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_5" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_14" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_5" />
  <parameter name="TIMING_TIS" value="175" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="26" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_10" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_2" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="AVL_BE_WIDTH" value="8" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_ROW_BANK_COL" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="1" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="MEM_TFAW_NS" value="60.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_20" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="0" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="50" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="125" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="3" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="15.6" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="LSB_WFIFO_PORT_0" value="0" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="120" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="1" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="1" />
  <parameter name="PRIORITY_PORT_1" value="1" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="250" />
  <parameter name="CPORT_TYPE_PORT_0" value="3" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="3" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="1" />
  <parameter name="PRIORITY_PORT_3" value="1" />
  <parameter name="PRIORITY_PORT_5" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="0" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="20" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_lpddr2_hard_memory_controller/altera_mem_if_lpddr2_hard_memory_controller_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mem_if_lpddr2_emif" as="c0" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_oct:14.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="C5G_QSYS:.:mem_if_lpddr2_emif:.:oct0"
   kind="altera_mem_if_oct"
   version="14.1"
   name="altera_mem_if_oct_cyclonev">
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mem_if_lpddr2_emif" as="oct0" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_dll:14.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3030 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=330.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="C5G_QSYS:.:mem_if_lpddr2_emif:.:dll0"
   kind="altera_mem_if_dll"
   version="14.1"
   name="altera_mem_if_dll_cyclonev">
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="DLL_INPUT_FREQUENCY_PS_STR" value="3030 ps" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera/14.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file path="C:/altera/14.1/quartus/sopc_builder/model/lib/jline-0.9.91.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mem_if_lpddr2_emif" as="dll0" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_translator:14.1:AUTO_DEVICE_FAMILY=Cyclone V,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0"
   instancePathKey="C5G_QSYS:.:sram:.:tdt"
   kind="altera_tristate_controller_translator"
   version="14.1"
   name="altera_tristate_controller_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_sram" as="tdt" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=2,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=2,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="C5G_QSYS:.:sram:.:slave_translator"
   kind="altera_merlin_slave_translator"
   version="14.1"
   name="altera_merlin_slave_translator">
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_sram" as="slave_translator" />
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_translator,sysid_qsys_control_slave_translator,epcs_epcs_control_port_translator,nios2_qsys_jtag_debug_module_translator,mm_clock_crossing_bridge_0_s0_translator,onchip_memory2_s1_translator,timer_s1_translator,key_s1_translator,uart_usb_s1_translator,led_green_s1_translator,led_red_s1_translator,spi_master_0_s1_translator,switches_s1_translator,sram_uas_translator" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_aggregator:14.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,AV_ADDRESS_W=19,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="C5G_QSYS:.:sram:.:tda"
   kind="altera_tristate_controller_aggregator"
   version="14.1"
   name="altera_tristate_controller_aggregator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_sram" as="tda" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer_core:14.1:AUTO_DEVICE_FAMILY=Cyclone V,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,,REALTIME_SIGNAL_INPUT_NAMES=,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,outputenable_n,byteenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,1,2,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out"
   instancePathKey="C5G_QSYS:.:tristate_conduit_pin_sharer_0:.:pin_sharer"
   kind="altera_tristate_conduit_pin_sharer_core"
   version="14.1"
   name="C5G_QSYS_tristate_conduit_pin_sharer_0_pin_sharer">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,tcm_data_in" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,,tcm_data_outen" />
  <parameter name="REALTIME_SIGNAL_ORIGIN_WIDTH" value="19,2,1,1,16,1" />
  <parameter name="HIERARCHY_LEVEL" value="1" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_outputenable_n_out,tcm_byteenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter
     name="REALTIME_SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="SHARED_SIGNAL_LIST" value="" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value=",,,," />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="19,1,2,1,16,1" />
  <parameter name="REALTIME_SIGNAL_INPUT_NAMES" value=",,,,tcm_data_in" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Bidirectional,Output" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,outputenable_n,byteenable_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_tristate_conduit_pin_sharer_0" as="pin_sharer" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_std_arbitrator:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0"
   instancePathKey="C5G_QSYS:.:tristate_conduit_pin_sharer_0:.:arbiter"
   kind="altera_merlin_std_arbitrator"
   version="14.1"
   name="C5G_QSYS_tristate_conduit_pin_sharer_0_arbiter">
  <parameter name="USE_DATA" value="0" />
  <parameter name="NUM_REQUESTERS" value="1" />
  <parameter name="SCHEME" value="round-robin" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_tristate_conduit_pin_sharer_0" as="arbiter" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=30,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:nios2_qsys_data_master_translator"
   kind="altera_merlin_master_translator"
   version="14.1"
   name="altera_merlin_master_translator">
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="nios2_qsys_data_master_translator,nios2_qsys_instruction_master_translator" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201420a0&quot;
   end=&quot;0x000000000201420a8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201420a8&quot;
   end=&quot;0x000000000201420b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;epcs_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141000&quot;
   end=&quot;0x00000000020141800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020141800&quot;
   end=&quot;0x00000000020142000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020120000&quot;
   end=&quot;0x00000000020140000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142040&quot;
   end=&quot;0x00000000020142060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142090&quot;
   end=&quot;0x000000000201420a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;uart_usb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142020&quot;
   end=&quot;0x00000000020142040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_green_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142080&quot;
   end=&quot;0x00000000020142090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_red_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142070&quot;
   end=&quot;0x00000000020142080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;spi_master_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142000&quot;
   end=&quot;0x00000000020142020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;switches_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020142060&quot;
   end=&quot;0x00000000020142070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=86,PKT_ADDR_SIDEBAND_L=86,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BURST_TYPE_H=85,PKT_BURST_TYPE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=87,PKT_DATA_SIDEBAND_L=87,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=89,PKT_QOS_L=89,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_EXCLUSIVE=71,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:nios2_qsys_data_master_agent"
   kind="altera_merlin_master_agent"
   version="14.1"
   name="altera_merlin_master_agent">
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="nios2_qsys_data_master_agent,nios2_qsys_instruction_master_agent" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_BEGIN_BURST=88,PKT_BURSTWRAP_H=80,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=83,PKT_BURST_SIZE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=66,PKT_TRANS_LOCK=70,PKT_TRANS_POSTED=67,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="14.1"
   name="altera_merlin_slave_agent">
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent,sysid_qsys_control_slave_agent,epcs_epcs_control_port_agent,nios2_qsys_jtag_debug_module_agent,mm_clock_crossing_bridge_0_s0_agent,onchip_memory2_s1_agent,timer_s1_agent,key_s1_agent,uart_usb_s1_agent,led_green_s1_agent,led_red_s1_agent,spi_master_0_s1_agent,switches_s1_agent,sram_uas_agent" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="14.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent_rsp_fifo,sysid_qsys_control_slave_agent_rsp_fifo,epcs_epcs_control_port_agent_rsp_fifo,nios2_qsys_jtag_debug_module_agent_rsp_fifo,mm_clock_crossing_bridge_0_s0_agent_rsp_fifo,onchip_memory2_s1_agent_rsp_fifo,timer_s1_agent_rsp_fifo,key_s1_agent_rsp_fifo,uart_usb_s1_agent_rsp_fifo,led_green_s1_agent_rsp_fifo,led_red_s1_agent_rsp_fifo,spi_master_0_s1_agent_rsp_fifo,switches_s1_agent_rsp_fifo,sram_uas_agent_rsp_fifo,sram_uas_agent_rdata_fifo" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=00000000010000,10000000000000,00000000100000,00000000000100,00000000001000,00100000000000,00000100000000,00000001000000,01000000000000,00010000000000,00001000000000,00000010000000,00000000000001,00000000000010,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,9,7,0,6,8,13,12,10,4,3,2,1,11,END_ADDRESS=0x20000000,0x20100000,0x20140000,0x20141800,0x20142000,0x20142020,0x20142040,0x20142060,0x20142070,0x20142080,0x20142090,0x201420a0,0x201420a8,0x201420b0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=5:00000000010000:0x0:0x20000000:both:1:0:0:1,9:10000000000000:0x20080000:0x20100000:both:1:0:0:1,7:00000000100000:0x20120000:0x20140000:both:1:0:0:1,0:00000000000100:0x20141000:0x20141800:both:1:0:0:1,6:00000000001000:0x20141800:0x20142000:both:1:0:0:1,8:00100000000000:0x20142000:0x20142020:both:1:0:0:1,13:00000100000000:0x20142020:0x20142040:both:1:0:0:1,12:00000001000000:0x20142040:0x20142060:both:1:0:0:1,10:01000000000000:0x20142060:0x20142070:read:1:0:0:1,4:00010000000000:0x20142070:0x20142080:both:1:0:0:1,3:00001000000000:0x20142080:0x20142090:both:1:0:0:1,2:00000010000000:0x20142090:0x201420a0:both:1:0:0:1,1:00000000000001:0x201420a0:0x201420a8:both:1:0:0:1,11:00000000000010:0x201420a8:0x201420b0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20080000,0x20120000,0x20141000,0x20141800,0x20142000,0x20142020,0x20142040,0x20142060,0x20142070,0x20142080,0x20142090,0x201420a0,0x201420a8,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,read,both,both,both,both,read"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="69" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x20080000,0x20120000,0x20141000,0x20141800,0x20142000,0x20142020,0x20142040,0x20142060,0x20142070,0x20142080,0x20142090,0x201420a0,0x201420a8" />
  <parameter name="DEFAULT_CHANNEL" value="4" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="5:00000000010000:0x0:0x20000000:both:1:0:0:1,9:10000000000000:0x20080000:0x20100000:both:1:0:0:1,7:00000000100000:0x20120000:0x20140000:both:1:0:0:1,0:00000000000100:0x20141000:0x20141800:both:1:0:0:1,6:00000000001000:0x20141800:0x20142000:both:1:0:0:1,8:00100000000000:0x20142000:0x20142020:both:1:0:0:1,13:00000100000000:0x20142020:0x20142040:both:1:0:0:1,12:00000001000000:0x20142040:0x20142060:both:1:0:0:1,10:01000000000000:0x20142060:0x20142070:read:1:0:0:1,4:00010000000000:0x20142070:0x20142080:both:1:0:0:1,3:00001000000000:0x20142080:0x20142090:both:1:0:0:1,2:00000010000000:0x20142090:0x201420a0:both:1:0:0:1,1:00000000000001:0x201420a0:0x201420a8:both:1:0:0:1,11:00000000000010:0x201420a8:0x201420b0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="65" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00000000010000,10000000000000,00000000100000,00000000000100,00000000001000,00100000000000,00000100000000,00000001000000,01000000000000,00010000000000,00001000000000,00000010000000,00000000000001,00000000000010" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,read,both,both,both,both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter
     name="END_ADDRESS"
     value="0x20000000,0x20100000,0x20140000,0x20141800,0x20142000,0x20142020,0x20142040,0x20142060,0x20142070,0x20142080,0x20142090,0x201420a0,0x201420a8,0x201420b0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="68" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="5,9,7,0,6,8,13,12,10,4,3,2,1,11" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mm_interconnect_0" as="router" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=00100,10000,01000,00001,00010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,9,7,0,6,END_ADDRESS=0x20000000,0x20100000,0x20140000,0x20141800,0x20142000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=5:00100:0x0:0x20000000:both:1:0:0:1,9:10000:0x20080000:0x20100000:both:1:0:0:1,7:01000:0x20120000:0x20140000:both:1:0:0:1,0:00001:0x20141000:0x20141800:both:1:0:0:1,6:00010:0x20141800:0x20142000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20080000,0x20120000,0x20141000,0x20141800,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="69" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x20080000,0x20120000,0x20141000,0x20141800" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="5:00100:0x0:0x20000000:both:1:0:0:1,9:10000:0x20080000:0x20100000:both:1:0:0:1,7:01000:0x20120000:0x20140000:both:1:0:0:1,0:00001:0x20141000:0x20141800:both:1:0:0:1,6:00010:0x20141800:0x20142000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="65" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00100,10000,01000,00001,00010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter
     name="END_ADDRESS"
     value="0x20000000,0x20100000,0x20140000,0x20141800,0x20142000" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="68" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="5,9,7,0,6" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mm_interconnect_0" as="router_001" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="69" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="65" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="68" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="router_002,router_003,router_008,router_009,router_010,router_011,router_012,router_013,router_014" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=65,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=69,PKT_TRANS_WRITE=68,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="69" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="65" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="94" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="68" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="router_004,router_005,router_006,router_007" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=47,PKT_ADDR_L=18,PKT_DEST_ID_H=79,PKT_DEST_ID_L=76,PKT_PROTECTION_H=83,PKT_PROTECTION_L=81,PKT_TRANS_READ=51,PKT_TRANS_WRITE=50,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:router_015"
   kind="altera_merlin_router"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_router_015">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="51" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="47" />
  <parameter name="PKT_DEST_ID_H" value="79" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="83" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="81" />
  <parameter name="PKT_TRANS_WRITE" value="50" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mm_interconnect_0" as="router_015" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:14.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=64,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=72,PKT_DEST_ID_H=97,PKT_DEST_ID_L=94,PKT_SRC_ID_H=93,PKT_SRC_ID_L=90,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_POSTED=67,PKT_TRANS_WRITE=68,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=14"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:nios2_qsys_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="14.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="nios2_qsys_data_master_limiter,nios2_qsys_instruction_master_limiter" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=62,OUT_BYTE_CNT_H=55,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=47,PKT_ADDR_L=18,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BURST_TYPE_H=67,PKT_BURST_TYPE_L=66,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=54,PKT_TRANS_COMPRESSED_READ=48,PKT_TRANS_READ=51,PKT_TRANS_WRITE=50,ST_CHANNEL_W=14,ST_DATA_W=93"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:sram_uas_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="14.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="48" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mm_interconnect_0" as="sram_uas_burst_adapter" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=14,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=14"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="14" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="14" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mm_interconnect_0" as="cmd_demux" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=14"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="14" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mm_interconnect_0" as="cmd_demux_001" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="70" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_012" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="70" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_013" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_011,rsp_demux_012" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=111,VALID_WIDTH=1"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_013" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=14,PIPELINE_ARB=0,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="14" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="70" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mm_interconnect_0" as="rsp_mux" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=70,ST_CHANNEL_W=14,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="C5G_QSYS_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="70" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="C5G_QSYS_mm_interconnect_0" as="rsp_mux_001" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:14.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=47,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=62,IN_PKT_BURSTWRAP_L=60,IN_PKT_BURST_SIZE_H=65,IN_PKT_BURST_SIZE_L=63,IN_PKT_BURST_TYPE_H=67,IN_PKT_BURST_TYPE_L=66,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=59,IN_PKT_BYTE_CNT_L=54,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=92,IN_PKT_ORI_BURST_SIZE_L=90,IN_PKT_RESPONSE_STATUS_H=89,IN_PKT_RESPONSE_STATUS_L=88,IN_PKT_TRANS_COMPRESSED_READ=48,IN_PKT_TRANS_EXCLUSIVE=53,IN_ST_DATA_W=93,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=65,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=83,OUT_PKT_BURST_SIZE_L=81,OUT_PKT_BURST_TYPE_H=85,OUT_PKT_BURST_TYPE_L=84,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=77,OUT_PKT_BYTE_CNT_L=72,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=66,OUT_PKT_TRANS_EXCLUSIVE=71,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=14"
   instancePathKey="C5G_QSYS:.:mm_interconnect_0:.:sram_uas_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="14.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="110" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="108" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="92" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:94) src_id(93:90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86) burst_type(85:84) burst_size(83:81) burstwrap(80:78) byte_cnt(77:72) trans_exclusive(71) trans_lock(70) trans_read(69) trans_write(68) trans_posted(67) trans_compressed_read(66) addr(65:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:76) src_id(75:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:54) trans_exclusive(53) trans_lock(52) trans_read(51) trans_write(50) trans_posted(49) trans_compressed_read(48) addr(47:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="90" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="C5G_QSYS_mm_interconnect_0"
     as="sram_uas_rsp_width_adapter,sram_uas_cmd_width_adapter" />
  <messages/>
 </entity>
</deploy>
