git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737016307
git clone --depth 1 --no-tags https://github.com/Hafsa1918/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738604294
git clone --depth 1 --no-tags https://github.com/frontcover/SKL_Radar_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738671227
git clone --depth 1 --no-tags https://github.com/vyom-elan/Counter_caravel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738889759
git clone --depth 1 --no-tags https://github.com/WajeehaTahir/pipelined-rca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735025627
git clone --depth 1 --no-tags https://github.com/Silviozv/PBL-Sistemas-Digitais-Interface-de-Entrada-e-Saida.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736816922
git clone --depth 1 --no-tags https://github.com/EdwardLeeMacau/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736211174
git clone --depth 1 --no-tags https://github.com/vncprado/COMP2003-devcontainer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733149213
git clone --depth 1 --no-tags https://github.com/nikhilrawat543/DigitalBhem-Image-Classification-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732658750
git clone --depth 1 --no-tags https://github.com/tien0709/DATKLL-TICTACTOE_GAME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732987892
git clone --depth 1 --no-tags https://github.com/KushagraLPU/CadenceWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732978346
git clone --depth 1 --no-tags https://github.com/Refangs/fpga-projects-fa23-andi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733341241
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt05-FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733464342
git clone --depth 1 --no-tags https://github.com/gunjyo0817/FPGA-Writing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737714803
git clone --depth 1 --no-tags https://github.com/chapelea/PacmanInVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732832593
git clone --depth 1 --no-tags https://github.com/AndersonHsieh0330/cpu_8b_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737739657
git clone --depth 1 --no-tags https://github.com/bhadmusm/CodeWord-Dectector-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739106185
git clone --depth 1 --no-tags https://github.com/abdallahahmed10/AES-project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734936823
git clone --depth 1 --no-tags https://github.com/amraliraqi/ECE-3300---Digital-Circuit-Design-Using-Verilog-By-Anas-Salah-Eddin-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737421039
git clone --depth 1 --no-tags https://github.com/nick-pilgrim/hello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733681931
git clone --depth 1 --no-tags https://github.com/CuongTranMCU/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734241789
git clone --depth 1 --no-tags https://github.com/navnoorsingh0309/MIP32_Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735133973
git clone --depth 1 --no-tags https://github.com/eecsmap/ucb_eecs151_2023_sp_fpga_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735444183
git clone --depth 1 --no-tags https://github.com/ASOKAN-MAXVY/and-gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735882903
git clone --depth 1 --no-tags https://github.com/lvd0611/motor_ctrl_1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735852299
git clone --depth 1 --no-tags https://github.com/ZAIN-ALI-02/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736054481
git clone --depth 1 --no-tags https://github.com/WitheringRiser/BasicCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736841765
git clone --depth 1 --no-tags https://github.com/Adazaiya/A-CLOCK-WITH-FEATURES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737181403
git clone --depth 1 --no-tags https://github.com/HoraceKuo/SoC-lab_D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737017981
git clone --depth 1 --no-tags https://github.com/KuznetsovNick/PLIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738166851
git clone --depth 1 --no-tags https://github.com/eidHossam/8259A_PIC_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738158992
git clone --depth 1 --no-tags https://github.com/s110321038/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738474347
git clone --depth 1 --no-tags https://github.com/MohamedAlii59/PIC_8259A_CA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738232204
git clone --depth 1 --no-tags https://github.com/HossamTarek7/PROGRAMMABLE-INTERRUPT-CONTROLLER-8259A-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733985561
git clone --depth 1 --no-tags https://github.com/ycpranchu/IST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739049345
git clone --depth 1 --no-tags https://github.com/nguyendaithien/convolution_line_buffer_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739381282
git clone --depth 1 --no-tags https://github.com/yalevras/ece241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738242147
git clone --depth 1 --no-tags https://github.com/cojocarucristian05/VerilogProiectFIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738941710
git clone --depth 1 --no-tags https://github.com/BulllsAndCowsss/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735436074
git clone --depth 1 --no-tags https://github.com/xthee0906/IC-lab-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737172798
git clone --depth 1 --no-tags https://github.com/engstad/xcrunner-cpld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735820325
git clone --depth 1 --no-tags https://github.com/tms4517/DE1-SoC-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738708596
git clone --depth 1 --no-tags https://github.com/Foolock/C-PASTA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737422728
git clone --depth 1 --no-tags https://github.com/AbrarShaikh/RISC-V-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732769907
git clone --depth 1 --no-tags https://github.com/Fossum2523/Digital-IC-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739316464
git clone --depth 1 --no-tags https://github.com/RVECE-A-RISC-V-Community/SWIS-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737180539
git clone --depth 1 --no-tags https://github.com/TMaTTeO99/verilog_circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734853520
git clone --depth 1 --no-tags https://github.com/pjsheth354/8-bit-RISC-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734863685
git clone --depth 1 --no-tags https://github.com/josedelarosados/comps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734866423
git clone --depth 1 --no-tags https://github.com/itsramazain/vlsi_course_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734728740
git clone --depth 1 --no-tags https://github.com/Sasisekhar/VLSI_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735037945
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-IIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734960604
git clone --depth 1 --no-tags https://github.com/Nilesh002/Pipelined_RCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735087806
git clone --depth 1 --no-tags https://github.com/hamsternz/xadc_verilog_help.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735243542
git clone --depth 1 --no-tags https://github.com/rinkwork/verilog_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735476251
git clone --depth 1 --no-tags https://github.com/SalehMousavi/CarRacer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735603494
git clone --depth 1 --no-tags https://github.com/rjujjav/Quantum-Emulator-ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736027106
git clone --depth 1 --no-tags https://github.com/dengwenyi88/bus-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735548742
git clone --depth 1 --no-tags https://github.com/Pizza3368/CPEN-311---Computer-Architecture-II-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736168678
git clone --depth 1 --no-tags https://github.com/Tang-KJ/EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736479016
git clone --depth 1 --no-tags https://github.com/liaoyunkun/SM4-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736511240
git clone --depth 1 --no-tags https://github.com/Tanishqgithub/Design-of-RISC-V-Single-Cycle-Processor-using-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736495476
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/8-Bit-ALU-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736080011
git clone --depth 1 --no-tags https://github.com/dengwenyi88/azpr-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732686420
git clone --depth 1 --no-tags https://github.com/chuanjunzhang/Verilog-design-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736515106
git clone --depth 1 --no-tags https://github.com/Strivekaudani/Program-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736742693
git clone --depth 1 --no-tags https://github.com/jdakrofi/FPGA_MIPS_SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737796485
git clone --depth 1 --no-tags https://github.com/ryandc-yeo/FPGA-Slot-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733037706
git clone --depth 1 --no-tags https://github.com/lazybear0425/FPGA-project-111321019-111321035.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737466002
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Sixteen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738674935
git clone --depth 1 --no-tags https://github.com/gcpadua/VerilogHDLCacheSubSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738654066
git clone --depth 1 --no-tags https://github.com/kimiaghorbani/logic-system-design1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738624705
git clone --depth 1 --no-tags https://github.com/zayedu/Verilog-Combination-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739238867
git clone --depth 1 --no-tags https://github.com/Saaaaaaaaaaaaaaaari/-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739279924
git clone --depth 1 --no-tags https://github.com/Asad674/Pipelined-RISC-V-Integer-Scalar-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739376143
git clone --depth 1 --no-tags https://github.com/pingi0131/FPGA_tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739293294
git clone --depth 1 --no-tags https://github.com/PriscillaJCorn/Top-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739425775
git clone --depth 1 --no-tags https://github.com/Ponponri/SOC_Design_LabD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732685107
git clone --depth 1 --no-tags https://github.com/NicoCasas/Tp2_Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732871187
git clone --depth 1 --no-tags https://github.com/Sooyoungk01/etri2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733553845
git clone --depth 1 --no-tags https://github.com/PolashDeb/Design---implementation-of-a-system-on-chip-for-EEG-pattern-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734244668
git clone --depth 1 --no-tags https://github.com/andyfremont/vendingmachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734201636
git clone --depth 1 --no-tags https://github.com/gomadoufu/cpu-starting-from-scratch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736093389
git clone --depth 1 --no-tags https://github.com/irya-senshi/Multipliers-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734195709
git clone --depth 1 --no-tags https://github.com/baselkelziye/riscv32im_pipelined_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736643598
git clone --depth 1 --no-tags https://github.com/histefan/tiny-tapeout-snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732707225
git clone --depth 1 --no-tags https://github.com/SakethGajawada/Transformers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739076024
git clone --depth 1 --no-tags https://github.com/usmank23/RTL_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735200422
git clone --depth 1 --no-tags https://github.com/XHuiWang/SDU_Multi_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733386544
git clone --depth 1 --no-tags https://github.com/imrun10/VerilogProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737848741
git clone --depth 1 --no-tags https://github.com/Nehara831/Processor-for-Image-Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734178631
git clone --depth 1 --no-tags https://github.com/jacquygis/IIC_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732701013
git clone --depth 1 --no-tags https://github.com/mason30114/ICLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738833618
