                                                                                       THCV226
                                                         V-by-One® HS High-speed Video Data Receiver
General Description                                                                                       Features
THCV226 is designed to support video data                                                                     Normal / High-speed LVDS output selectable
transmission between the host and display. This chip                                                          1.8V single power supply
can receive 32bit video data and 3bit control data via                                                        Color depth selectable: 8/10 bits per colors
four differential pairs of V-by-One® HS lanes. This                                                           Crossing / Distribution mode selectable
chip in TQFP package supports the video data                                                                  Monitoring signal function
transmission up to 1080p/10b/120Hz. The maximum                                                               1.8V LVTTL I/O interface
serial data rate is 3.4Gbps/lane.
                                                                                                              Package: 128pin 0.4mm-pitch TQFP
                                                                                                               (16mm x 16mm)
                                                                                                              Wide frequency range
                                                                                                              AC coupling for CML inputs
                                                                                                              CDR requires no external frequency reference
                                                                                                              Supports Spread Spectrum Clocking tolerance
                                                                                                               with up to 30kHz/0.5%(center spread)
                                                                                                              V-by-One® HS standard compliant
                                                                                                              PLL requires no external components
                                                                                                              Power down / Output enable mode
Block Diagram
            VDD
            (1.8V)
     Rx0p                                                                                  RLA0p/n             Data Transmission Rate of CML Input
     Rx0n              CML                                               LVDS              …..
                                    Deskew & Formatter
                                                                                     …..                       Color      Normal Speed        High-Speed
                     Deserializer                                       Serializer         RLE0p/n             Depth       LVDS Mode          LVDS Mode
                                                                                           RLCLK0p/n
                                                                                                                 8bit     1.2 to 2.7Gbps     1.2 to 2.36Gbps
     Rx1p                                                                                  RLA1p/n
     Rx1n              CML                                               LVDS                                   10bit     1.6 to 3.4Gbps     1.6 to 3.14Gbps
                                                                                     …..   …..
                     Deserializer                                       Serializer
                                                         Cross Switch
                                                                                           RLE1p/n
                                                                                           RLCLK1p/n
     Rx2p                                                                                  RLA2p/n
     Rx2n              CML                                               LVDS              …..                 Clock Frequency of LVDS Output
                                    Deskew & Formatter
                                                                                     …..
                     Deserializer                                       Serializer         RLE2p/n             Color      Normal Speed        High-Speed
                                                                                           RLCLK2p/n           Depth       LVDS Mode          LVDS Mode
     Rx3p                                                                                  RLA3p/n               8bit      40 to 90MHz        80 to 157MHz
     Rx3n              CML                                               LVDS
                                                                                     …..   …..                  10bit      40 to 85MHz        80 to 157MHz
                     Deserializer                                       Serializer         RLE3p/n
                                                                                           RLCLK3p/n
                        CDR                  Controls                     PLL
                                                                                           Color Depth
   HTPDN                                                                                   Transmission Mode Setting
   LOCKN                                                                                   Power Down
  BETOUT                                                                                   Output Enable
  DGLOCK                                                                                   Monitoring Signal Setting
THCV226_Rev.1.10_E                                                                                   1/27                                  THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                                                               Security E


PIN Configuration
                         LVDD
                          GND
                         CVDD
                         RLE0p
                         RLE0n
                        RLD0p
                        RLD0n
                          GND
                         LVDD
                      RLCLK0p
                      RLCLK0n
                        RLC0p
                        RLC0n
                          GND
                         LVDD
                        RLB0p
                        RLB0n
                        RLA0p
                        RLA0n
                          GND
                         LVDD
                         CVDD
                          GND
                           COL
                           OPF
                       MODE0
                       MODE1
                       MODE2
                      Reserved3
                      Reserved4
                      Reserved5
                          GND
                      96   95   94   93   92   91   90   89   88   87   86   85   84   83   82   81   80   79   78   77   76   75   74   73   72   71   70   69   68   67   66   65
    Reserved6    97                                                                                                                                                                   64   RLA1n
    Reserved7    98                                                                                                                                                                   63   RLA1p
          OE     99                                                                                                                                                                   62   RLB1n
      IOVDD     100                                                                                                                                                                   61   RLB1p
    DGLOCK      101                                                                                                                                                                   60   RLC1n
      HTPDN     102                                                                                                                                                                   59   RLC1p
      LOCKN     103                                                                                                                                                                   58   LVDD
       CVDD     104                                                                                                                                                                   57   GND
         GND    105                                                                                                                                                                   56   RLCLK1n
       VVDD     106                                                                                                                                                                   55   RLCLK1p
         Rx0n
         Rx0p
                107
                108
                                                                              THCV226                                                                                                 54
                                                                                                                                                                                      53
                                                                                                                                                                                           RLD1n
                                                                                                                                                                                           RLD1p
         GND
         Rx1n
                109
                110
                                                                              TQFP 128pin                                                                                             52
                                                                                                                                                                                      51
                                                                                                                                                                                           LPVDD
                                                                                                                                                                                           GND
         Rx1p   111                                                                                                                                                                   50   RLE1n
       VVDD     112                                                                                                                                                                   49   RLE1p
         GND    113                                                                                                                                                                   48   RLA2n
         Rx2n   114                                                                                                                                                                   47   RLA2p
         Rx2p   115                                                                                                                                                                   46   LPVDD
         GND    116                                                                                                                                                                   45   GND
         Rx3n   117                                                                                                                                                                   44   RLB2n
         Rx3p   118                                                                                                                                                                   43   RLB2p
       VVDD     119                                                                                                                                                                   42   RLC2n
         GND    120                                                                                                                                                                   41   RLC2p
       CVDD     121                                                                                                                                                                   40   LVDD
   BET_SEL0     122                                                                                                                                                                   39   GND
   BET_SEL1     123                                                                                                                                                                   38   RLCLK2n
    MON_EN      124                                                                                                                                                                   37   RLCLK2p
     BET_EN     125                                                                                                                                                                   36   RLD2n
    BET_LAT     126                                                                                                                                                                   35   RLD2p
     BETOUT     127                                                                                                                                                                   34   RLE2n
         GND    128                                                                                                                                                                   33   RLE2p
                      1    2    3    4    5    6    7    8    9    10   11   12   13   14   15   16   17   18   19   20   21   22   23   24   25   26   27   28   29   30   31   32
                      LVDD
                      GND
                      CVDD
                      RLA3n
                      RLA3p
                      RLB3n
                      RLB3p
                      GND
                      LVDD
                      RLC3n
                      RLC3p
                      RLCLK3n
                      RLCLK3p
                      GND
                      LVDD
                      RLD3n
                      RLD3p
                      RLE3n
                      RLE3p
                      GND
                      LVDD
                      PVDD
                      CVDD
                      PDN
                      Reserved2
                      Reserved1
                      Reserved0
                      MAP
                      RS
                      PRBS
                      IOVDD
                      GND
THCV226_Rev.1.10_E                                                                               2/27                                                                   THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                                                                                                 Security E


PIN Description
PIN Name                      PIN No   Type    Description
Rx0n , Rx0p                   107, 108 CI      CML Data Input
Rx1n , Rx1p                   110, 111 CI      CML Data Input
Rx2n , Rx2p                   114, 115 CI      CML Data Input
Rx3n , Rx3p                   117, 118 CI      CML Data Input
RLA0n , RLA0p                 83, 82   LO      LVDS Data Output
RLB0n , RLB0p                 81, 80   LO      LVDS Data Output
RLC0n , RLC0p                 77, 76   LO      LVDS Data Output
RLCLK0n , RLCLK0p             75, 74   LO      LVDS Data Output
RLD0n , RLD0p                 71, 70   LO      LVDS Data Output
RLE0n , RLE0p                 69, 68   LO      LVDS Data Output
RLA1n , RLA1p                 64, 63   LO      LVDS Data Output
RLB1n , RLB1p                 62, 61   LO      LVDS Data Output
RLC1n , RLC1p                 60, 59   LO      LVDS Data Output
RLCLK1n , RLCLK1p             56, 55   LO      LVDS Data Output
RLD1n , RLD1p                 54, 53   LO      LVDS Data Output
RLE1n , RLE1p                 50, 49   LO      LVDS Data Output
RLA2n , RLA2p                 48, 47   LO      LVDS Data Output
RLB2n , RLB2p                 44, 43   LO      LVDS Data Output
RLC2n , RLC2p                 42, 41   LO      LVDS Data Output
RLCLK2n , RLCLK2p             38, 37   LO      LVDS Data Output
RLD2n , RLD2p                 36, 35   LO      LVDS Data Output
RLE2n , RLE2p                 34, 33   LO      LVDS Data Output
RLA3n , RLA3p                 29, 28   LO      LVDS Data Output
RLB3n , RLB3p                 27, 26   LO      LVDS Data Output
RLC3n , RLC3p                 23, 22   LO      LVDS Data Output
RLCLK3n , RLCLK3p             21, 20   LO      LVDS Data Output
RLD3n , RLD3p                 17, 16   LO      LVDS Data Output
RLE3n , RLE3p                 15, 14   LO      LVDS Data Output
DGLOCK                        101      BI      Connect all DGLOCK pins in multiple-chip
                                               configuration.
                                               Must be left OPEN for single-chip configuration
HTPDN                         102      OD      Hot plug detect output
                                               Must be connected to Tx HTPDN with a 10K
                                               pull-up resistor
LOCKN                         103      OD      Lock detect output
                                               Must be connected to Tx LOCKN with a 10K
                                               pull-up resistor
COL                           88       I       Color depth select
                                                 1 : 10bit mode
                                                 0 : 8bit mode
OPF                           89       I       Output Pattern at CDR Fail Condition (LOCKN=1)
                                                 1 : LVDS output Low data
                                                 0 : LVDS output Hi-Z data
MODE2,1,0                     92,91,90 I       Input / Output mode select
OE                            99       I       LVDS Output Enable
                                                 1 : Normal Operation
                                                 0 : Output Disable
BET_SEL1,0                    123, 122 I       Monitoring pin select
THCV226_Rev.1.10_E                          3/27                               THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                  Security E


BET_EN                        125              I        Field-BET enable
                                                         1 : Enable
                                                         0 : Normal operation
BET_LAT                       126              I        Latch select input under Field BET operation
                                                         1 : Latched result output
                                                         0 : Reset latched result
MON_EN                        124              I        Monitoring mode enable
                                                         1 : Monitoring enable
                                                         0 : Monitoring disable
PRBS                          3                I        Must be tied to GND or used for Monitoring Signal
                                                        Function, refer to Table10.
RS                            4                I        LVDS swing level select
                                                         1 : Normal swing (350mV)
                                                         0 : Reduced swing (200mV)
MAP                           5                I        LVDS output format select
                                                         1 : JEIDA format
                                                         0 : VESA format
PDN                           9                I        Power down
                                                         1 : Normal operation
                                                         0 : Power down operation
BETOUT                        127              O        Field BET result output
Reserved 0,1,2,3,4,5          6, 7, 8, 93, 94, I        Must be tied to GND
                              95
Reserved 6,7                  97, 98           O        Must be open
CVDD                          10, 30, 67, 86, PWR       1.8V power supply for Logic block
                              104, 121
VVDD                          106, 112, 119    PWR      1.8V power supply for V-by-One® HS block
LVDD                          12, 18, 24, 32, PWR       1.8V power supply for LVDS block
                              40, 58, 65, 73,
                              79, 85
PVDD                          11               PWR      1.8V power supply for PLL block
LPVDD                         46, 52           PWR      1.8V power supply for LVDS analog block
IOVDD                         2, 100,          PWR      1.8V power supply for LVTTL I/O buffer
GND                           1, 13, 19, 25, GND        Ground
                              31, 39, 45, 51,
                              57, 66, 72, 78,
                              84, 87, 96, 105,
                              109, 113, 116,
                              120, 128
CI : CML Input buffer , LO : LVDS Output buffer , BI : LVTTL Bi-directional buffer
I : LVTTL Input buffer , O : LVTTL Output buffer , OD : Open Drain buffer
PWR : 1.8V Power supply , GND : Ground
THCV226_Rev.1.10_E                                  4/27                                 THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                            Security E


Functional Description
Functional Overview
  With V-by-One® HS’s proprietary encoding scheme and CDR (Clock and Data Recovery) architecture,
THCV226 enables the transmission of 8 or 10-bit video data, 2-bit synchronizing control data of HSYNC,
VSYNC, and Data Enable(DE), by a pair cable with minimal external components.
  THCV226 automatically extracts the clock from the incoming data streams and converts the serial data into
video data with DE being high or synchronizing control data with DE being low, recognizing which type of
serial data is being sent by the transmitter. Also, THCV226 outputs the recovered data in the LVDS data format.
  THCV226 can operate for a wide range of a serial bit rate from 1.2Gbps to 3.4Gbps. It is unnecessary to use
any external frequency reference, such as a crystal oscillator.
Data Enable Requirement (DE)
  There are some requirements for DE signal as described in Figure1 and Figure2.
If DE=Low, control data of same cycle and particular assigned data bit ‘CTL’ except the first and last pixel are
transmitted. Otherwise video data is transmitted during DE=High.
Control data from source device in DE=High period is previous data of DE transition. See Figure2.
The length of DE being low and high must be at least 8 clock cycles long, as described in Figure17 and Table17.
DE must be toggled as High -> Low -> High at regular interval.
CTL Bit Transmission
  There is particular assigned data bit ‘CTL’ which can be transmitted at blanking period except the first and the
last pixel on DE=Low.
                                                 Transmitter                 THCV226
                                                                                             DE=1 , R/G/B, CONT
                                                                                             DE=0 , CTL* except the 1st and the last pixel
                   Data bit : R/G/B, CONT                                                              Other R/G/B, CONT=Low Fixed.
                                                                                   R/G/B
                                                       1                           CONT
                                                                                   CTL
                   Control bit : HSYNC, VSYNC                                                DE=1 , HSYNC, VSYNC=Fixed
                   Data bit : CTL*                                                VSYNC
                                                                                             DE=0 , HSYNC, VSYNC
                                                       0                          HSYNC
                                               DE                                             DE
                       CTL* are particular assigned bits among R/G/B, CONT that can carry arbitrary data during DE=Low period.
                     Figure 1. Conceptual Diagram of Basic Operation of Chipset
THCV226_Rev.1.10_E                                                            5/27                                                         THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                                                              Security E


                                                     DE=High                       Data : Low fixed
                                                     Active period
                                                     DE=Low                        Data : Particular assigned bit ‘CTL’ is transmitted except the first and
LVDS Input of Source Device                          Blanking period               last pixel of Blanking period, otherwise Low fixed.
 TLyzp/n          6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2
 (LVDS In/put)
 TLCp/n           D
                     V H 3 2 1 0
                                 D
                                    V H 3 2 1 0
                                                D
                                                   V H 3 2 1 0
                                                                 D
                                                                    V H 3 2 1 0
                                                                                D
                                                                                    V H 3 2 1 0
                                                                                                    D
                                                                                                       V H 3 2 1 0
                                                                                                                       D
                                                                                                                          V H 3 2 1 0
                                                                                                                                         D
                                                                                                                                            V H 3 2 1 0
                                                                                                                                                            D
                                                                                                                                                               V H 3 2
 (LVDS In/put)    E              E              E                E              E                   E                  E                 E                  E
 TLCLKp/n
 (LVDS In/put)
THCV226 LVDS Transmitter Output
 RLyzp/n          6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2 1 0 6 5 4 3 2
 (LVDS Output)
 RLCp/n           Hi V H 3 2 1 0 Hi V H 3 2 1 0 Lo V H 3 2 1 0   Lo V H 3 2 1 0 Lo  V H 3 2 1 0     Lo V H 3 2 1 0     Lo V H 3 2 1 0    Hi V H 3 2 1 0     Hi V H 3 2
 (LVDS Output)
 RLCLKp/n
 (LVDS Output)
    y=A,B,D,E
    z=0,1,2,3                Figure 2.        Timing Diagram of Data and Synchronizing Signals
Color Depth Mode Function
               COL              Operation Mode
                1               10-bit R/G/B data (4byte mode for V-by-One® HS Standard)
                0               8-bit R/G/B data (3byte mode for V-by-One® HS Standard)
                                                 Table 1. Color Depth Mode Select
Transmission Mode Select
           MODE 2, 1, 0          COL          V-by-One HS                       LVDS                     Operation Mode
               111                   1        40 – 78.5MHz                 80 – 157MHz HSLVDS / Distribution mode2
                                     0        40 – 78.5MHz                 80 – 157MHz
               110                   1          40 – 85MHz                  40 – 85MHz                   Normal LVDS / Distribution mode2
                                     0          40 – 90MHz                  40 – 90MHz
               101                   1        40 – 78.5MHz                 80 – 157MHz HSLVDS / Distribution mode1
                                     0        40 – 78.5MHz                 80 – 157MHz
               100                   1          40 – 85MHz                  40 – 85MHz                   Normal LVDS / Distribution mode1
                                     0          40 – 90MHz                  40 – 90MHz
               011                   1        40 – 78.5MHz                 80 – 157MHz HSLVDS / Crossing Mode
                                     0        40 – 78.5MHz                 80 – 157MHz
               010                   1          40 – 85MHz                  40 – 85MHz                   Normal LVDS / Crossing mode
                                     0          40 – 90MHz                  40 – 90MHz
               001                   1        40 – 78.5MHz                 80 – 157MHz HSLVDS mode
                                     0        40 – 78.5MHz                 80 – 157MHz
               000                   1          40 – 85MHz                  40 – 85MHz                   Normal LVDS mode
                                     0          40 – 90MHz                  40 – 90MHz
                                                Table 2. Transmission Mode Select
THCV226_Rev.1.10_E                                                        6/27                                                            THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                                                                    Security E


             HSLVDS / Distribution mode                  Normal LVDS / Distribution mode
              MODE2,1,0 = 111                            MODE2,1,0 = 110
               Rx0n/p                   RLy0n/p           Rx0n/p                  RLy0n/p
               Rx1n/p                   RLy1n/p           Rx1n/p                  RLy1n/p
               Rx2n/p                   RLy2n/p           Rx2n/p                  RLy2n/p
               Rx3n/p                   RLy3n/p           Rx3n/p                  RLy3n/p
              MODE2,1,0 = 101                            MODE2,1,0 = 100
               Rx0n/p                   RLy0n/p           Rx0n/p                  RLy0n/p
               Rx1n/p                   RLy1n/p           Rx1n/p                  RLy1n/p
               Rx2n/p                   RLy2n/p           Rx2n/p                  RLy2n/p
               Rx3n/p                   RLy3n/p           Rx3n/p                  RLy3n/p
             HSLVDS mode                                 Normal LVDS mode
              MODE2,1,0 = 011                            MODE2,1,0 = 010
               Rx0n/p                   RLy0n/p           Rx0n/p                  RLy0n/p
               Rx1n/p                   RLy1n/p           Rx1n/p                  RLy1n/p
               Rx2n/p                   RLy2n/p           Rx2n/p                  RLy2n/p
               Rx3n/p                   RLy3n/p           Rx3n/p                  RLy3n/p
              MODE2,1,0 = 001                            MODE2,1,0 = 000
               Rx0n/p                   RLy0n/p           Rx0n/p                  RLy0n/p
               Rx1n/p                   RLy1n/p           Rx1n/p                  RLy1n/p
               Rx2n/p                   RLy2n/p           Rx2n/p                  RLy2n/p
               Rx3n/p                   RLy3n/p           Rx3n/p                  RLy3n/p
           y=A,B,C,CLK,D,E
                           Figure 3. Transmission Mode Select Diagram
Power Down Mode
             PDN            Operation
                1           Normal operation
                0           Power down operation
                                         Table 3. Power Down Mode
THCV226_Rev.1.10_E                                  7/27                               THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                          Security E


Hot-plug and Lock Detect Function
  HTPDN and LOCKN are both open drain outputs from THCV226. Pull-up resistors must be placed at
V-by-One® HS transmitter side. See Figure.4 and 5.
  If THCV226 is not active (power down mode (PDN=0) or powered off), HTPDN is open. Otherwise, HTPDN
is pulled down by THCV226.
  HTPDN at V-by-One® HS transmitter side is High when THCV226 is not active or the receiver board is not
connected. Then V-by-One® HS transmitter side enters into the power down mode. When HTPDN transits from
High to Low, V-by-One® HS transmitter starts up and transmits training pattern for link training.
  LOCKN indicates whether THCV226 is in CDR state or not. If THCV226 is in the CDR unlock state, LOCKN
is open. Otherwise (in the CDR lock state), it is pulled down by THCV226.
  V-by-One® HS transmitter side keeps transmitting training pattern until LOCKN transition to Low. After
training is done, THCV226 sinks current, and LOCKN turns to Low. Then V-by-One® HS transmitter side starts
transmitting normal video pattern.
                                                       (Tx side)        VDD
                                                                              PDN
                                  Transmitter                                     THCV226
                                                 HTPDN                      HTPDN
                                                              (Tx side)
                                                 LOCKN                      LOCKN
                                  Transmitter
                                                 HTPDN
                                                                           DGLOCK
                                                 LOCKN
                                        Figure 4. HTPDN and LOCKN Scheme
                                                                        VDD
                                                                              PDN
                                  Transmitter                                     THCV226
                                                 HTPDN                      HTPDN
                                                              (Tx side)
                                                 LOCKN                      LOCKN
                                  Transmitter
                                                 HTPDN
                                                                           DGLOCK
                                                 LOCKN
                        Figure 5.      HTPDN and LOCKN Scheme without HTPDN Connection
THCV226_Rev.1.10_E                                           8/27                          THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                              Security E


Multiple-chip Configuration
 In order to reduce the number of cables needed for HTPDN and LOCKN in multiple-chip configuration,
THCV226 is equipped with the DGLOCK pin. When all the DGLOCK pins are connected as in Figure 6 ,
the connected Rx chips can share the CDR lock status via DGLOCK, making all the Rx chips in the same
operation status.
                                                        (Tx side)         VDD
                                                                                    PDN
                                   Transmitter                                          THCV226
                                                  HTPDN                           HTPDN
                                                               (Tx side) (Rx side)
                                                  LOCKN                           LOCKN
                                   Transmitter
                                                  HTPDN
                                                                                DGLOCK
                                                  LOCKN
                                                                                    PDN
                                   Transmitter                                          THCV226
                                                  HTPDN                           HTPDN
                                                  LOCKN                           LOCKN
                                   Transmitter
                                                  HTPDN
                                                                                DGLOCK
                                                  LOCKN
                               Figure 6. Usage of DGLOCK in Multiple-Rx Configuration
Field BET Operation
 In order to help to debug high-speed serial links of CML lines, THCV226 has an operation mode acted as the
bit error tester (Field BET). In the Field BET mode, the on-chip pattern generator on V-by-One® HS transmitter
side is enabled and generates a test pattern. THCV217, which is an example of Tx device, has this function mode.
In this mode, THCV217 internally generates the test pattern, encodes the data according to the 8b10b protocol,
scrambles, and then serializes onto the CML high-speed lines.
THCV226 receives the data stream and checks whether the sampled data has bit error.
 “Field BET” mode of THCV226 is activated by setting BET_EN=1.
 As for THCV226, when the internal test pattern check circuit is enabled, the pattern check result can be
monitored at the BETOUT pin. The BETOUT pin goes Low whenever bit errors occur and stays High when
there is no bit error. Please refer to Figure 7 and Figure 8.
 Table 5 shows possible combination of Tx and Rx for normal and Field BET operation.
               BETOUT                                             Result
                    L                                   Bit error occurred
                    H                                           No error
                                               Table 4. Field BET Result
THCV226_Rev.1.10_E                                            9/27                              THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                   Security E


THCV217                                       THCV226                                                                     Condition
  BET          BET_EN              BET_LAT BET_SEL1                    BET_SEL0                      Operation                        Output Latch Select
                                         0                  -                 -                Normal Operation                                  -
    0              0
                                         1                  -                 -                       Forbidden                                  -
    0              1                      -                 -                 -                       Forbidden                                  -
    1              0                      -                 -                 -                       Forbidden                                  -
                                         0                                                  Field BET Operation                        Reset latched result
                                                            0                0
                                         1                                                               (Lane0)                         Latched result
                                         0                                                  Field BET Operation                        Reset latched result
                                                            0                1
                                         1                                                               (Lane1)                         Latched result
    1              1
                                         0                                                  Field BET Operation                        Reset latched result
                                                            1                0
                                         1                                                               (Lane2)                         Latched result
                                         0                                                  Field BET Operation                        Reset latched result
                                                            1                1
                                         1                                                               (Lane3)                         Latched result
                                                   Table 5. Field BET Operation
                           THCV217                                                    THCV226
                                TEST Pattern                                 TEST Pattern                    BETOUT
                                  Generator                                     Checker                      Test Point for Field BET
               CLKIN
                                  BET = 1                                     BET_EN         BET_LAT
                                      Figure 7. Field BET Configuration
                 Normal Operation       Field BET Operation
     THCV219
     (BET)
                                                              Bit error                                                 Bit error
     Rxyn/p
     y=0,1,2,3
     BET_LAT
     BETOUT                                                   Latched result        Reset Latched result
                                   Figure 8. Relationship between Bit Error and BETOUT
LVDS Reduced Swing Output Function
 RS pin controls LVDS output swing level.
                 RS                    Output Swing Level
                  0                    Reduced Swing Level ( 200mV typical )
                  1                    Normal Swing Level ( 350mV typical )
                                               Table 6. LVDS Output Level Select
THCV226_Rev.1.10_E                                             10/27                                                   THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                                                 Security E


LVDS Output Enable Function
 By setting the OE and OPF pins, the following output enable function can be selected.
 In output disable condition, all the outputs take low fixed data or High-Z except for HTPDN, LOCKN and
DGLOCK.
         LOCKN                   OE                     OPF                                        LVDS Outputs
                                                                                      Status                        Output Condition
                                                          1                                                            Low Fixed Data
                                  1                                             Output Enable
                                                          0                                                                    Hi-Z
              H
                                                          1                                                            Low Fixed Data
                                  0                                             Output Disable
                                                          0                                                                    Hi-Z
                                                          1
                                  1                                             Output Enable                             Normal Data
                                                          0
              L
                                                          1                                                            Low Fixed Data
                                  0                                             Output Disable
                                                          0                                                                    Hi-Z
                                              Table 7. LVDS Output Enable Function
LVDS Data Mapping
 LVDS data (video data, control data, DE) are mapped as Figure 9. RLC[6] is special bit for DE (data enable).
RLC[5:4] are for control data bits, and the other bits are for video data. Also there are special assigned bits,
‘CTL’ transmitted under DE=0 condition.
 The number of LVDS channels depends on color depth mode, COL.
 RLD[6] is not available at COL=0, 8-bit color depth mode.
      (RLCLKzp) – (RLCLKzn)                                                          Vdiff = 0
                                                                                                       tRCOP
 Data width          Previous cycle                       Current cycle                                                Next cycle
   32 24
        RLAzp/n          RLAz[1] RLAz[0]  RLAz[6] RLAz[5]  RLAz[4] RLAz[3] RLAz[2] RLAz[1] RLAz[0] RLAz[6] RLAz[5] RLAz[4] RLAz[3] RLAz[2] RLAz[1] RLAz[0]
        RLBzp/n          RLBz[1] RLBz[0]  RLBz[6] RLBz[5]  RLBz[4] RLBz[3] RLBz[2] RLBz[1] RLBz[0] RLBz[6] RLBz[5] RLBz[4] RLBz[3] RLBz[2] RLBz[1] RLBz[0]
        RLCzp/n          RLCz[1] RLCz[0]  RLCz[6]
                                            (DE)
                                                  RLCz[5]
                                                    (V)
                                                           RLCz[4]
                                                             (H)
                                                                   RLCz[3] RLCz[2] RLCz[1] RLCz[0] RLCz[6]
                                                                                                     (DE)
                                                                                                           RLCz[5]
                                                                                                             (V)
                                                                                                                   RLCz[4]
                                                                                                                     (H)
                                                                                                                           RLCz[3] RLCz[2] RLCz[1] RLCz[0]
        RLDzp/n          RLDz[1] RLDz[0]  RLDz[6] RLDz[5]  RLDz[4] RLDz[3] RLDz[2] RLDz[1] RLDz[0] RLDz[6] RLDz[5] RLDz[4] RLDz[3] RLDz[2] RLDz[1] RLDz[0]
        RLEzp/n          RLEz[1] RLEz[0]  RLEz[6] RLEz[5]  RLEz[4] RLEz[3] RLEz[2] RLEz[1] RLEz[0] RLEz[6] RLEz[5] RLEz[4] RLEz[3] RLEz[2] RLEz[1] RLEz[0]
         z = 0,1,2,3
                                         Data Enable               Control Data Bits
                                             Figure 9. LVDS Output Switching Timing Diagram
THCV226_Rev.1.10_E                                                       11/27                                                THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                                                     Security E


                 THCV226                        COL                            Comment
                   Output              0 (8bit)         1 (10bit)
                   RLAz[0]               R[2]             R[4]                  Data bit
                   RLAz[1]               R[3]             R[5]                  Data bit
                   RLAz[2]               R[4]             R[6]                  Data bit
                   RLAz[3]               R[5]             R[7]                  Data bit
                   RLAz[4]               R[6]             R[8]                  Data bit
                   RLAz[5]               R[7]             R[9]                  Data bit
                   RLAz[6]               G[2]             G[4]                  Data bit
                   RLBz[0]               G[3]             G[5]                  Data bit
                   RLBz[1]               G[4]             G[6]                  Data bit
                   RLBz[2]               G[5]             G[7]                  Data bit
                   RLBz[3]               G[6]             G[8]                  Data bit
                   RLBz[4]               G[7]             G[9]                  Data bit
                   RLBz[5]             B[2]*2            B[4]*2                 Data bit
                   RLBz[6]             B[3]*2            B[5]*2                 Data bit
                   RLCz[0]             B[4]*2            B[6]*2                 Data bit
                   RLCz[1]             B[5]*2            B[7]*2                 Data bit
                   RLCz[2]             B[6]*2            B[8]*2                 Data bit
                   RLCz[3]             B[7]*2            B[9]*2                 Data bit
                   RLCz[4]             HSYNC            HSYNC                  Control bit
                   RLCz[5]             VSYNC            VSYNC                  Control bit
                   RLCz[6]               DE                DE                Data Enable*2
                   RLDz[0]               R[0]             R[2]                  Data bit
                   RLDz[1]               R[1]             R[3]                  Data bit
                   RLDz[2]               G[0]             G[2]                  Data bit
                   RLDz[3]               G[1]             G[3]                  Data bit
                   RLDz[4]             B[0]*2            B[2]*2                 Data bit
                   RLDz[5]             B[1]*2            B[3]*2                 Data bit
                   RLDz[6]             N/A*1         CONT[1]*2*3                Data bit
                   RLEz[0]                               R[0]*2                 Data bit
                   RLEz[1]                               R[1]*2                 Data bit
                   RLEz[2]             Channel           G[0]*2                 Data bit
                   RLEz[3]              Power            G[1]*2                 Data bit
                   RLEz[4]              Down             B[0]*2                 Data bit
                   RLEz[5]                               B[1]*2                 Data bit
                   RLEz[6]                           CONT[2]*2*3                Data bit
                       Table 8. LVDS Data Mapping Table for JEIDA Format (MAP=1)
               *1 N/A : Not available. THCV226 outputs RLDz[6]=0
               *2 CTL bits, which are carried during DE=0 expect the 1st and the last pixel.
               *3 3D flags defined in the V-by-One® HS Standard are assigned to the following bits.
                   V-by-One® HS Standard Packer/Unpacker D[24](3DLR)  LVDS RLEz[6].
                   V-by-One® HS Standard Packer/Unpacker D[25](3DEN)  LVDS RLDz[6].
                ( z=0,1,2,3)
THCV226_Rev.1.10_E                                   12/27                                THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                             Security E


                 THCV226                        COL                            Comment
                   Output              0 (8bit)         1 (10bit)
                   RLAz[0]               R[0]            R[0]*2                 Data bit
                   RLAz[1]               R[1]            R[1]*2                 Data bit
                   RLAz[2]               R[2]             R[2]                  Data bit
                   RLAz[3]               R[3]             R[3]                  Data bit
                   RLAz[4]               R[4]             R[4]                  Data bit
                   RLAz[5]               R[5]             R[5]                  Data bit
                   RLAz[6]               G[0]            G[0]*2                 Data bit
                   RLBz[0]               G[1]            G[1]*2                 Data bit
                   RLBz[1]               G[2]             G[2]                  Data bit
                   RLBz[2]               G[3]             G[3]                  Data bit
                   RLBz[3]               G[4]             G[4]                  Data bit
                   RLBz[4]               G[5]             G[5]                  Data bit
                   RLBz[5]             B[0]*2            B[0]*2                 Data bit
                   RLBz[6]             B[1]*2            B[1]*2                 Data bit
                   RLCz[0]             B[2]*2            B[2]*2                 Data bit
                   RLCz[1]             B[3]*2            B[3]*2                 Data bit
                   RLCz[2]             B[4]*2            B[4]*2                 Data bit
                   RLCz[3]             B[5]*2            B[5]*2                 Data bit
                   RLCz[4]             HSYNC            HSYNC                  Control bit
                   RLCz[5]             VSYNC            VSYNC                  Control bit
                   RLCz[6]               DE                DE                Data Enable*2
                   RLDz[0]               R[6]             R[6]                  Data bit
                   RLDz[1]               R[7]             R[7]                  Data bit
                   RLDz[2]               G[6]             G[6]                  Data bit
                   RLDz[3]               G[7]             G[7]                  Data bit
                   RLDz[4]             B[6]*2            B[6]*2                 Data bit
                   RLDz[5]             B[7]*2            B[7]*2                 Data bit
                   RLDz[6]             N/A*1         CONT[1]*2*3                Data bit
                   RLEz[0]                                R[8]                  Data bit
                   RLEz[1]                                R[9]                  Data bit
                   RLEz[2]             Channel            G[8]                  Data bit
                   RLEz[3]              Power             G[9]                  Data bit
                   RLEz[4]              Down             B[8]*2                 Data bit
                   RLEz[5]                               B[9]*2                 Data bit
                   RLEz[6]                           CONT[2]*2*3                Data bit
                       Table 9. LVDS Data Mapping Table for VESA Format (MAP=0)
               *1 N/A : Not available. THCV226 outputs RLDz[6]=0
               *2 CTL bits, which are carried during DE=0 expect the 1st and the last pixel.
               *3 3D flags defined in the V-by-One® HS Standard are assigned to the following bits.
                   V-by-One® HS Standard Packer/Unpacker D[24](3DLR)  LVDS RLEz[6].
                   V-by-One® HS Standard Packer/Unpacker D[25](3DEN)  LVDS RLDz[6].
                ( z=0,1,2,3)
THCV226_Rev.1.10_E                                   13/27                                THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                             Security E


Monitoring Signal Function
 The recovered HSYNC, VSYNC, DE or CLK from V-by-One® HS signals can be monitored by “Monitoring
Signal Function”. The monitoring lane out of four high-speed data lane is selectable. This function is used for
debugging purpose and set by five pins, MON_EN, BET_SEL1, BET_SEL0, BET_LAT and PRBS.
 The monitoring signal is outputted from BETOUT pin as 1.8V LVTTL signal.
 All signals operate as normal mode except these setting pins and monitoring output pin when “Monitoring
Signal Function” is enabled. See the table below.
                              Pin Option                               Monitoring                Description
 Function           Lane Selection               Signal Selection         Output
MON_EN        BET_SEL1 BET_SEL0                BET_LAT       PRBS       BETOUT
     0        BET_SEL1 BET_SEL0                BET_LAT          0        BETOUT                 Normal mode
                                                  0             0           DE
                                                  0             1        HSYNC          Monitoring Signal Mode to
                    0                0
                                                  1             0        VSYNC                  Check Lane0
                                                  1             1          CLK
                                                  0             0           DE
                                                  0             1        HSYNC          Monitoring Signal Mode to
                    0                1
                                                  1             0        VSYNC                  Check Lane1
                                                  1             1          CLK
     1
                                                  0             0           DE
                                                  0             1        HSYNC          Monitoring Signal Mode to
                    1                0
                                                  1             0        VSYNC                  Check Lane2
                                                  1             1          CLK
                                                  0             0           DE
                                                  0             1        HSYNC          Monitoring Signal Mode to
                    1                1
                                                  1             0        VSYNC                  Check Lane3
                                                  1             1          CLK
                                       Table 10. Monitoring Signal Function
THCV226_Rev.1.10_E                                    14/27                                 THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                               Security E


Absolute Maximum Ratings
Parameter                                                              Min   Typ           Max            Unit
Supply Voltage
                                                                       -0.3   -             2.1             V
 (VVDD,LVDD,LPVDD,PVDD,CVDD,IOVDD)
CMOS/TTL Input Voltage                                                 -0.3   -       IOVDD+0.3             V
CMOS/TTL Output Voltage                                                -0.3   -       IOVDD+0.3             V
Open Drain Input Voltage                                               -0.3   -             3.6             V
CML Receiver Input Voltage                                             -0.3   -        VVDD+0.3             V
LVDS Transmitter Output Voltage                                        -0.3   -        LVDD+0.3             V
Output Current                                                          -50   -             50             mA
Storage temperature                                                     -55   -            125              C
Junction temperature                                                     -    -            125              C
Reflow Peak Temperature/Time                                             -    -          260/10           C/sec
Maximum Power Dissipation @+25deg                                        -    -             2.5            W
                                       Table 11. Absolute Maximum Ratings
Recommended Operating Conditions
Symbol     Parameter                                                   Min   Typ           Max            Unit
           Supply Voltage
 VDD                                                                   1.62  1.80          1.98             V
           (VVDD,LVDD,LPVDD,PVDD,CVDD,IOVDD)
   Ta      Operating Temperature                                        -40    -            85              C
                                   Table 12. Recommended Operating Condition
Electrical Specifications
Symbol     Parameter                            Condition              Min   Typ           Max            Unit
  VIH      High Level Input Voltage                                 0.65VDD    -        VDD+0.3             V
  VIL      Low Level Input Voltage                                      -0.3   -        0.35VDD             V
           High Level Output Voltage
 VOH                                            IOH = -2mA           VDD-0.2   -           VDD              V
           ( IO Type : O ) *1
           Low Level Output Voltage
                                                IOL = 2mA             GND      -            0.2             V
           ( IO Type : O,OD ) *1
  VOL
           Low Level Output Voltage
                                                IOL = 160uA           GND      -            0.2             V
           ( IO Type : BI ) *1
           Output Leak Current High in
 IOZH                                                                   -10    -            10             uA
           Hi-Z State
           Output Leak Current Low in
 IOZL                                                                   -10    -            10             uA
           Hi-Z State
           High Level Input Leakage
  IIH                                                                   -10    -            10             uA
           Current
           Low Level Input Leakage
   IIL                                                                  -10    -            10             uA
           Current
                                        Table 13. Electrical Specifications
 *1 IO Type : O = BETOUT , Reserved6,7
                OD = HTPDN, LOCKN
                BI = DGLOCK
THCV226_Rev.1.10_E                                     15/27                      THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                     Security E


Symbol    Parameter                            Condition                Min          Typ           Max            Unit
          CML Differential Input High
 VRTH                                                                      -           -            50            mV
          Threshold
          CML Differential Input Low
 VRTL                                                                    -50           -              -           mV
          Threshold
          CML Input High Leak Current          PDN=0,
  IRIH                                                                   -10           -            10            uA
                                               Rxzp/n=VDD
          CML Input Low Leak Current           PDN=0
   IRIL                                                                  -10           -            10            uA
                                               Rxzp/n=GND
 IRRIH    CML Input High Current               Rxzp/n=VDD                  -           -             2            mA
 IRRIL    CML Input Low Current                Rxzp/n=GND                 -6           -              -           mA
          CML        Differential       Input
  RRIN                                                                    80          100           120            
          Resistance
                                  Table 14. Electrical Specifications ( z=0,1,2,3 )
Symbol    Parameter                            Condition                Min          Typ           Max            Unit
          LVDS Differential Mode Output        RL = 100
                                                                         250          350           450           mV
          Voltage                              RS = 1
 VROD
          LVDS Differential Mode Output        RL = 100
                                                                         100          200           300           mV
          Voltage                              RS = 0
          Change in VROD between               RL = 100
    ROD                                                                    -           -            35            mV
          Complementary Output States
          LVDS Common Mode Output              RL = 100
 VROC                                                                   1.125        1.25          1.375           V
          Voltage
          Change in VROD between               RL = 100
    ROC                                                                    -           -            35            mV
          Complementary Output States
          LVDS Output Short Circuit            RLyzp/n = GND
  IROS                                                                     -           -            100           mA
          Current                              RL = 100
          LVDS Output Tri-State Current        PDN = 0
  IROZ                                         RLyzp/n                   -20           -            20            uA
                                               =GND VDD
                     Table 15. Electrical Specifications ( y=A,B,C,CLK,D,E / z=0,1,2,3 )
Supply Current
Symbol     Parameter                           Conditions                Min        Typ(*1)        Max            Unit
                                               MODE2,1,0=111               -          450           515
           Power Supply Current
                                               MODE2,1,0=001                          360           415
           (Worst case pattern)
                                               MODE2,1,0=000                          420           475
           10bit mode
                                               MODE2,1,0=100                          295           335
IRCCW                                                                                                             mA
                                               MODE2,1,0=111                          370           440
           Power Supply Current
                                               MODE2,1,0=001                          300           355
           (Gray scale pattern)
                                               MODE2,1,0=000                          345           405
           10bit mode
                                               MODE2,1,0=100                          245           285
 IRCCS     Power Down Supply Current           PDN = 0                     -           -             1            mA
                                            Table 16. Supply Current
  *1 : VDD=1.8V, Room temperature
THCV226_Rev.1.10_E                                     16/27                              THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                             Security E


Switching Characteristics
Symbol     Parameter                        Condition            Min       Typ            Max           Unit
           Unit Interval (UI)               COL = 0               370   tRCOP/30          833            ps
  tRBIT
                                            COL = 1               294   tRCOP/40          625            ps
           CML Lane0/1/2/3 Input Inter      COL = 0               -30       -              30            UI
  tRISK
           Pair Skew Margin                 COL = 1               -40       -              40            UI
           CML Lane0/1/2/3 Input Jitter     COL = 0                 -       -              15            UI
  tRIJT
           Margin                           COL = 1                 -       -              20            UI
 tRCOP     Clock Out Period                                       6.37      -              25            ns
           LVDS     Differential     Output
 tRLVT                                                              -      0.6             1.5           ns
           Transition Time
 tROP1     LVDS Output Data Position0       HSLVDS               -0.20      -             0.20           ns
           LVDS Output Data Position1       mode               tRCOP/7                 tRCOP/7
 tROP0                                                                   tRCOP/7                         ns
                                                                 -0.20                   +0.20
           LVDS Output Data Position2                         2tRCOP/7                2tRCOP/7
 tROP6                                                                  2tRCOP/7                         ns
                                            (tRCOP=              -0.20                   +0.20
           LVDS Output Data Position3                         3tRCOP/7                3tRCOP/7
 tROP5                                      6.37ns – 8.33ns)            3tRCOP/7                         ns
                                                                 -0.20                   +0.20
           LVDS Output Data Position4                         4tRCOP/7                4tRCOP/7
 tROP4                                                                  4tRCOP/7                         ns
                                                                 -0.20                   +0.20
           LVDS Output Data Position5                         5tRCOP/7                5tRCOP/7
 tROP3                                                                  5tRCOP/7                         ns
                                                                 -0.20                   +0.20
           LVDS Output Data Position6                         6tRCOP/7                6tRCOP/7
 tROP2                                                                  6tRCOP/7                         ns
                                                                 -0.20                   +0.20
 tROP1     LVDS Output Data Position0       Normal LVDS          -0.25      -             0.25           ns
           LVDS Output Data Position1       mode               tRCOP/7                 tRCOP/7
 tROP0                                                                   tRCOP/7                         ns
                                                                 -0.25                   +0.25
           LVDS Output Data Position2                         2tRCOP/7                2tRCOP/7
 tROP6                                                                  2tRCOP/7                         ns
                                            (tRCOP=              -0.25                   +0.25
           LVDS Output Data Position3                         3tRCOP/7                3tRCOP/7
 tROP5                                      11.1ns -16.6ns)             3tRCOP/7                         ns
                                                                 -0.25                   +0.25
           LVDS Output Data Position4                         4tRCOP/7                4tRCOP/7
 tROP4                                                                  4tRCOP/7                         ns
                                                                 -0.25                   +0.25
           LVDS Output Data Position5                         5tRCOP/7                5tRCOP/7
 tROP3                                                                  5tRCOP/7                         ns
                                                                 -0.25                   +0.25
           LVDS Output Data Position6                         6tRCOP/7                6tRCOP/7
 tROP2                                                                  6tRCOP/7                         ns
                                                                 -0.25                   +0.25
           Link0/1/2/3 LVDS Output
tROSK                                                            -250       -             250            ps
           Clock Skew
           Input Data to Output Data        MODE0 = 0        (17+27/30)               (17+27/30)
                                                                            -
           Delay                            COL = 0          tRCOP+4.5               tRCOP+13.5
  tRDC
                                            MODE0 = 1        (34+24/30)               (34+24/30)         ns
                                                                            -
                                            COL = 0          tRCOP+5.0               tRCOP+15.5
THCV226_Rev.1.10_E                                    17/27                     THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                   Security E


                                              MODE0 = 0          (17+7/40)           (17+7/40)
                                                                            -
                                              COL = 1           tRCOP+4.5          tRCOP+13.5
                                              MODE0 = 1         (33+14/40)          (33+14/40)        ns
                                                                            -
                                              COL = 1           tRCOP+5.0          tRCOP+15.5
           Power On to PDN High
  tRPD                                                                0     -             -           ns
           Delay
           PDN High to HTPDN Low
tRHPD0                                                                -     -             1           us
           Delay
           PDN Low to HTPDN High
tRHPD1                                                                -     -             1           us
           Delay
           Training Pattern Input to
tRPLL0                                                                -     -            10           ms
           LOCKN Low Delay
           PDN Low to LOCKN High
tRPLL1                                                                -     -            10           us
           Delay
           LOCKN Low to LVDS CLK
tRPLL2                                                                -     -            10           ms
           Lock Time
           LOCKN       Low     to     LVDS
tRLCK0                                                                -     -             1           ms
           Output Delay
           LOCKN      High      to    LVDS
tRLCK1                                                                -     -             1           ms
           Output High-Z/Low Delay
           DGLOCK High to LOCKN
 tRDLH                                                                0     -             -           ns
           Low
           DGLOCK Low to LOCKN
 tRDLL                                                                0     -             -           ns
           High
           DE=1 Duration                      MODE0 = 0           8tRCOP    -             -           ns
 tRDEH
                                              MODE0 = 1          16tRCOP    -             -           ns
           DE=0 Duration                      MODE0 = 0           8tRCOP    -             -           ns
 tRDEL
                                              MODE0 = 1          16tRCOP    -             -           ns
                                        Table 17. Switching Characteristics
THCV226_Rev.1.10_E                                    18/27                   THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                 Security E


AC Timing Diagram and Test Circuit
                          (Tx side)   (Tx side)
                      50                      50               C=75                 C=75
                                                          Txzp      200nF               200nF Rxzp
                                                          Txzn                                 Rxzn
                                                                           Zo=50
                                                          z=0,1,2,3                                          50       50
                                                                                                       Vterm = 1.3V(typ)
                                    CML Transmitter                                                    CML Receiver (THCV226)
                                                  Figure 10.            CML Buffer Scheme
                                                                                                       tRBIT
                                                                                                        (1UI)
          Vdiff = (Rx0p) – (Rx0n)                                                           Vdiff = 0
                                                               -tRISK
          Vdiff = (Rx1p) – (Rx1n)                                   Vdiff = 0
                                                                    tRIJT
                                                                                                          +tRISK
          Vdiff = (Rx2p) – (Rx2n)                                                                     Vdiff = 0
                                                                                                 +tRISK
          Vdiff = (Rx3p) – (Rx3n)                                             Vdiff = 0
                                                Figure 11. CML Input Timing Diagram
                            RLyzp
                                                                              RL=100
                                                       CL=5pF
                           RLyzn
                                                                                                                  80%
                                                Vdiff = (RLyzp) – (RLyzn)
                                                y=A,B,C,CLK,D,E
                                                z=0,1,2,3
                                                                                                  20%
                                                                                                        tRLVT              tRLVT
                        Figure 12. LVDS Output Switching Timing Diagram and Test Circuit
THCV226_Rev.1.10_E                                                          19/27                                             THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                                                 Security E


                                                     tROP2
                                                     tROP3
                                                     tROP4
                                                     tROP5
                                                     tROP6
                                                     tROP0
                                                     tROP1
  Vdiff = (RLyzp) – (RLyzn)                    RLyz5 RLyz4 RLyz3 RLyz2 RLyz1 RLyz0 RLyz6 RLyz5 RLyz4 RLyz3 RLyz2 RLyz1 RLyz0
  Vdiff = (RLCLKzp) – (RLCLKzn)                                        Vdiff = 0
       y = A,B,C,D,E
       z = 0,1,2,3                                                                  tRCOP
                                  Figure 13. LVDS Output Switching Timing Diagram
    Vdiff = (RLCLKzp) – (RLCLKzn)                                       Vdiff = 0
                                                                            tROSK
    Vdiff = (RLCLKzp) – (RLCLKzn)                                        Vdiff = 0
       z = 0,1,2,3
                                       Figure 14. LVDS Output Switching Timing Diagram
                                                         Pixel 1st bit
     Vdiff = (Rxzp) – (Rxzn)
     Vdiff = (RLCLKzp) – (RLCLKzn)                                                 Vdiff = 0
         z = 0,1,2,3                                                              tRDC
                                                              Previous cycle                        Current cycle
                            Figure 15. V-by-One® HS Input to LVDS Output Latency
THCV226_Rev.1.10_E                                          20/27                                       THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                            Security E


     VDD
                         tRPD
     PDN
                            tRHPD0                                                                                           tRHPD1
     HTPDN
                               Training                        Normal              Training                 Normal           Training
     Rxzp/N                     Pattern                         Pattern             Pattern                 Pattern           Pattern
                                        tRPLL0                                                                              tRPLL1
     LOCKN
                           tRDLH                                               tRDLL
     DGLOCK
                                                         tRPLL2                        tRLCK1
     RLCLKzp/n                  Hi-Z         Invalid                         Invalid      Hi-Z      Invalid                     Hi-Z
     OPF=0                                    Clock                           Clock                  Clock
                                                         tRLCK0
     RLyzp/n                    Hi-Z          Invalid           Valid       Invalid       Hi-Z     Invalid        Valid         Hi-Z
     OPF=0                                    Pattern          Pattern      Pattern                Pattern       Pattern
     VDD
                         tRPD
     PDN
                            tRHPD0                                                                                           tRHPD1
     HTPDN
                               Training                        Normal               Training                Normal           Training
     Rxz/p/n                    Pattern                         Pattern              Pattern                Pattern           Pattern
                                        tRPLL0                                                                              tRPLL1
     LOCKN
                           tRDLH                                               tRDLL
     DGLOCK
                                                         tRPLL2                        tRLCK1
     RLCLKzp/n                           Invalid                             Invalid       Low      Invalid               Hi-Z       Invalid
     OPF=1                                Clock                               Clock      Pattern     Clock                            Clock
                                                         tRLCK0
     RLyzp/n                             Invalid                Valid       Invalid        Low     Invalid        Valid   Hi-Z      Invalid
     OPF=1                               Pattern               Pattern      Pattern      Pattern   Pattern       Pattern            Pattern
           y = A,B,C,D,E
           z = 0,1,2,3
                                         Figure 16. THCV226 Lock/Unlock Sequence
 Vdiff = (RLCLKzp)-(RLCLKzn)
                                           DE              DE            DE           DE                DE               DE
 Vdiff = (RLCzp)-(RLCzn)
       Z = 0,1,2,3
                                                                     tRDEH                       tRDEL
                                                      Figure 17. DE Period Requirement
THCV226_Rev.1.10_E                                                21/27                                           THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                                       Security E


Note
1) LVDS Output Pin Connection
   In case that the LVDS Rx of destination device is equipped with pull-up resistors connected to higher than
THCV226’s VDD voltage, this can cause violation of absolute maximum ratings to THCV226. This
phenomenon may be happened at power-on phase and Hi-Z state of the whole system including LVDS Rx
device.
 One solution for this problem is power-down control for LVDS Rx device during no LVDS input or Hi-Z state
period, if its pull-up resistors can be cut off at power-down state. Another solution is to set THCV226’s OPF
option pin to VDD. This setting provides low fixed data output mode at PDN=1, not Hi-Z state mode.
                                                                          HVDD(3.3V)
                                 LVDD(1.8V)                                   LVDS Receiver
                              LVDS
                              Buffer
                           1.8V thin transistor
                                                      !
2) Cable Connection and Disconnection
 Do not connect and disconnect the LVDS and CML cables, when the power is supplied to the system.
3) GND Connection
 Connect the each GND of the PCB which Transmitter and Receiver. It is better for EMI reduction to place
GND cables as close to LVDS and CML cables as possible.
4) Multi-drop Connect
 Multi-drop connect is not recommended.
                             THCV226                                  LVDS Rx
                                                                      LVDS Rx
THCV226_Rev.1.10_E                                       22/27                                 THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                                  Security E


5) Multiple Counterpart Use
 Multiple counterpart use such as the following system is not recommended. If it is not avoidable, please check
whether tRISK and tRIJT spec of THCV226 can be kept or not. Furthermore, please contact to
                              mspsupport@thine.co.jp     (for FAE mailing list)
                            CLKOUT                             Tx0n/p
                                                  ®
                                         V-by-One HS Tx
                                                           !
                            DATA                               Tx1n/p
                        IC                                                THCV226
                            CLKOUT                             Tx2n/p
                                                  ®
                            DATA         V-by-One HS Tx        Tx3n/p
6) Multiple Device Connection
HTPDN and LOCKN signals are supposed to be connected properly for their purpose like the following figure.
HTPDN should be from just one THCV226 to multiple Tx devices because its purpose is only ignition of all Tx
devices. LOCKN should be connected so as to indicate that CDR status of all Rx devices becomes ready to
receive normal operation data. LOCKN of Tx side can be simply split to multiple Tx devices. THCV226’s
DGLOCK is appropriate for multiple Rx use.
Also possible time difference of internal processing time (THCV226 tRDC) on multiple data stream must be
accommodated and compensated by the following destination device connected to multiple THCV226s, which
may have internal FIFO.
THCV226_Rev.1.10_E                                   23/27                               THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                            Security E


                                  Source                                      clkout.1
                                                             THCV226
                                  Device
                                 HTPDN                     HTPDN              clkout.2
                                                                              clkout.3   FIFO
                                 LOCKN                     LOCKN
                                                           DGLOCK             clkout.4
                      clkin
                                                           Time diff. comes up         Destination
                                                                                        Device
                                                             THCV226          clkout.1
                                                           HTPDN              clkout.2
                                                                              clkout.3   FIFO
                                                           LOCKN
                                                           DGLOCK             clkout.4
                                                 Internal processing time tRDC
                                  Source                                      clkout.1
                                                             THCV226
                                Device 1
                     clkin.1
                                 HTPDN                     HTPDN              clkout.2
                                                                              clkout.3   FIFO
                                 LOCKN                     LOCKN
                                                           DGLOCK             clkout.4
                          Ex. synchronized                 Time diff. comes up         Destination
                                                                                        Device
                                  Source                                      clkout.1
                                                             THCV226
                                Device 2
                                 HTPDN                     HTPDN              clkout.2
                                                                              clkout.3   FIFO
                     clkin.2     LOCKN                     LOCKN
                                                           DGLOCK             clkout.4
                                                 Internal processing time tRDC
THCV226_Rev.1.10_E                         24/27                                       THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                             Security E


Package
                         97                                        65
                   98                                                   64
                                                                              16.00
                                                                              14.00
                  128                                                   33
                         1                                         32
                                                16.00
                                                14.00
                                   0.40 +0.05           0.08MAX
                              0.18 +0.05
                                                           1.20 MAX
                                                           1.00 +0.05
                                                           0.05 0.15
                                                                             0.25TYP
                                                            0 7
                                                                             0.45 0.75
                                                                             1.00TYP          Unit : mm
                                                        Detail of Lead End
                                   Figure 18. 128-pin TQFP package physical dimension
THCV226_Rev.1.10_E                                         25/27                         THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                             Security E


Notices and Requests
1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply
    to the customer's design. We are not responsible for possible errors and omissions in this material. Please
    note if errors or omissions should be found in this material, we may not be able to correct them immediately.
3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties
    the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we
    will be exempted from the responsibility unless it directly relates to the production process or functions of
    the product.
5. Product Application
    5.1 Application of this product is intended for and limited to the following applications: audio-video
    device, office automation device, communication device, consumer electronics, smartphone, feature
    phone, and amusement machine device. This product must not be used for applications that require
    extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear
    power control device, combustion chamber device, medical device related to critical care, or any kind
    of safety device.
    5.2 This product is not intended to be used as an automotive part, unless the product is specified as a
    product conforming to the demands and specifications of ISO/TS16949 ("the Specified Product") in
    this data sheet. THine Electronics, Inc. (“THine”) accepts no liability whatsoever for any product other
    than the Specified Product for it not conforming to the aforementioned demands and specifications.
    5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent
    that the user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a
    certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to
    have sufficiently redundant or error preventive design applied to the use of the product so as not to have our
    product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems
    necessary to support warranty for performance of this product. Except where mandated by applicable
    law or deemed necessary by THine based on the user’s request, testing of all functions and performance
    of the product is not necessarily performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic
    goods under the Foreign Exchange and Foreign Trade Control Law.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or
    malfunction, if pins of the product are shorted by such as foreign substance. The damageｓ may cause a
    smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection
    devices, such as fuses.
THCV226_Rev.1.10_E                                     26/27                                THine Electronics, Inc.
Copyright©2015 THine Electronics, Inc.                                                               Security E


THCV220_Rev.2.20_E                     27/27 THine Electronics, Inc.
Copyright©2016 THine Electronics, Inc.                   Security E


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THCV226-B
