/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [8:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [33:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_20z = ~(celloutsig_0_1z & celloutsig_0_16z[5]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z[3] ^ celloutsig_0_1z);
  assign celloutsig_0_17z = ~(_02_ ^ _03_);
  assign celloutsig_1_2z = in_data[115:112] + in_data[150:147];
  reg [4:0] _09_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 5'h00;
    else _09_ <= celloutsig_1_3z[10:6];
  assign out_data[100:96] = _09_;
  reg [8:0] _10_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _10_ <= 9'h000;
    else _10_ <= { celloutsig_0_8z[19:14], celloutsig_0_9z };
  assign { _02_, _04_[7:3], _03_, _01_, _00_ } = _10_;
  assign celloutsig_1_0z = in_data[120:112] & in_data[164:156];
  assign celloutsig_0_13z = in_data[21:19] / { 1'h1, celloutsig_0_7z[7:6] };
  assign celloutsig_0_25z = { celloutsig_0_4z[2:1], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_1z } <= { celloutsig_0_8z[28:21], celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z } || { in_data[34:32], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[170:142], celloutsig_1_0z } < in_data[189:152];
  assign celloutsig_0_49z = in_data[56:51] % { 1'h1, celloutsig_0_48z[1], celloutsig_0_44z, celloutsig_0_4z };
  assign celloutsig_1_18z = in_data[135:133] % { 1'h1, celloutsig_1_2z[1:0] };
  assign celloutsig_0_0z = in_data[72:68] % { 1'h1, in_data[43:40] };
  assign celloutsig_1_3z = { celloutsig_1_2z[2:1], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[180:178], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_6z[2:0] % { 1'h1, celloutsig_0_7z[2:1] };
  assign celloutsig_0_16z = { celloutsig_0_7z[5], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_5z } % { 1'h1, celloutsig_0_10z[1:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_6z = - { celloutsig_0_0z[2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_7z = - { in_data[73:66], celloutsig_0_5z };
  assign celloutsig_0_48z = ~ { celloutsig_0_27z[7:5], celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_27z = ~ celloutsig_0_7z;
  assign celloutsig_0_44z = | { celloutsig_0_33z, _02_, _04_[7:3], _03_, _01_, _00_ };
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z[3:1], celloutsig_0_0z };
  assign celloutsig_0_1z = ^ celloutsig_0_0z[4:1];
  assign celloutsig_0_15z = ^ { celloutsig_0_6z[6:1], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_21z = ^ { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_6z[8:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z } <<< { in_data[85:63], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[87:80], celloutsig_0_9z } <<< { celloutsig_0_0z[0], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_6z[8:4], celloutsig_0_3z } >>> celloutsig_0_10z[9:4];
  assign celloutsig_0_33z = celloutsig_0_10z[6:3] >>> { celloutsig_0_7z[2:0], celloutsig_0_20z };
  assign celloutsig_0_4z = celloutsig_0_0z[3:1] - { in_data[81], celloutsig_0_3z, celloutsig_0_3z };
  assign { _04_[8], _04_[2:0] } = { _02_, _03_, _01_, _00_ };
  assign { out_data[130:128], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
