// Seed: 2855499788
module module_0 ();
  wire id_2;
  id_3(
      id_4, 1, 1 & id_4
  );
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri id_4,
    inout tri1 id_5,
    input supply1 id_6
);
  wor id_8;
  assign id_3 = 1;
  assign id_0 = id_1;
  assign id_8 = id_6;
  wire id_9;
  assign id_8 = 1;
  assign id_3 = id_5;
  assign id_5 = 1;
  wire id_10;
  initial begin
    id_4 = 1;
  end
  module_0();
endmodule
