--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Nexys2_top_shell.twx Nexys2_top_shell.ncd -o
Nexys2_top_shell.twr Nexys2_top_shell.pcf -ucf pinout.ucf

Design file:              Nexys2_top_shell.ncd
Physical constraint file: Nexys2_top_shell.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50m_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1662 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.480ns.
--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/sseg_reg_4 (SLICE_X64Y68.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_3 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.480ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_3 to nexys2_sseg_label/sseg_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y68.YQ      Tcko                  0.587   nexys2_sseg_label/count_reg<2>
                                                       nexys2_sseg_label/count_reg_3
    SLICE_X53Y71.G1      net (fanout=2)        1.123   nexys2_sseg_label/count_reg<3>
    SLICE_X53Y71.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<1>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X53Y72.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X53Y72.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<2>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X65Y60.F4      net (fanout=37)       3.088   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X65Y60.X       Tilo                  0.704   nexys2_sseg_label/sseg_next<4>69
                                                       nexys2_sseg_label/sseg_next<4>69
    SLICE_X64Y68.SR      net (fanout=1)        0.831   nexys2_sseg_label/sseg_next<4>69
    SLICE_X64Y68.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<4>
                                                       nexys2_sseg_label/sseg_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      8.480ns (3.438ns logic, 5.042ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_20 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.231ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_20 to nexys2_sseg_label/sseg_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.XQ      Tcko                  0.591   nexys2_sseg_label/count_reg<20>
                                                       nexys2_sseg_label/count_reg_20
    SLICE_X53Y73.G1      net (fanout=2)        1.106   nexys2_sseg_label/count_reg<20>
    SLICE_X53Y73.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<5>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X65Y60.F4      net (fanout=37)       3.088   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X65Y60.X       Tilo                  0.704   nexys2_sseg_label/sseg_next<4>69
                                                       nexys2_sseg_label/sseg_next<4>69
    SLICE_X64Y68.SR      net (fanout=1)        0.831   nexys2_sseg_label/sseg_next<4>69
    SLICE_X64Y68.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<4>
                                                       nexys2_sseg_label/sseg_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      8.231ns (3.206ns logic, 5.025ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_1 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.175ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_1 to nexys2_sseg_label/sseg_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.YQ      Tcko                  0.587   nexys2_sseg_label/count_reg<0>
                                                       nexys2_sseg_label/count_reg_1
    SLICE_X53Y72.G4      net (fanout=2)        0.936   nexys2_sseg_label/count_reg<1>
    SLICE_X53Y72.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X65Y60.F4      net (fanout=37)       3.088   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X65Y60.X       Tilo                  0.704   nexys2_sseg_label/sseg_next<4>69
                                                       nexys2_sseg_label/sseg_next<4>69
    SLICE_X64Y68.SR      net (fanout=1)        0.831   nexys2_sseg_label/sseg_next<4>69
    SLICE_X64Y68.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<4>
                                                       nexys2_sseg_label/sseg_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      8.175ns (3.320ns logic, 4.855ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/sseg_reg_5 (SLICE_X65Y70.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_3 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.156ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_3 to nexys2_sseg_label/sseg_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y68.YQ      Tcko                  0.587   nexys2_sseg_label/count_reg<2>
                                                       nexys2_sseg_label/count_reg_3
    SLICE_X53Y71.G1      net (fanout=2)        1.123   nexys2_sseg_label/count_reg<3>
    SLICE_X53Y71.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<1>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X53Y72.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X53Y72.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<2>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X65Y61.F3      net (fanout=37)       2.794   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X65Y61.X       Tilo                  0.704   nexys2_sseg_label/sseg_next<5>82
                                                       nexys2_sseg_label/sseg_next<5>82
    SLICE_X65Y70.SR      net (fanout=1)        0.801   nexys2_sseg_label/sseg_next<5>82
    SLICE_X65Y70.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<5>
                                                       nexys2_sseg_label/sseg_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      8.156ns (3.438ns logic, 4.718ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_20 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.907ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_20 to nexys2_sseg_label/sseg_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.XQ      Tcko                  0.591   nexys2_sseg_label/count_reg<20>
                                                       nexys2_sseg_label/count_reg_20
    SLICE_X53Y73.G1      net (fanout=2)        1.106   nexys2_sseg_label/count_reg<20>
    SLICE_X53Y73.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<5>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X65Y61.F3      net (fanout=37)       2.794   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X65Y61.X       Tilo                  0.704   nexys2_sseg_label/sseg_next<5>82
                                                       nexys2_sseg_label/sseg_next<5>82
    SLICE_X65Y70.SR      net (fanout=1)        0.801   nexys2_sseg_label/sseg_next<5>82
    SLICE_X65Y70.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<5>
                                                       nexys2_sseg_label/sseg_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.907ns (3.206ns logic, 4.701ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_1 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_1 to nexys2_sseg_label/sseg_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.YQ      Tcko                  0.587   nexys2_sseg_label/count_reg<0>
                                                       nexys2_sseg_label/count_reg_1
    SLICE_X53Y72.G4      net (fanout=2)        0.936   nexys2_sseg_label/count_reg<1>
    SLICE_X53Y72.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X65Y61.F3      net (fanout=37)       2.794   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X65Y61.X       Tilo                  0.704   nexys2_sseg_label/sseg_next<5>82
                                                       nexys2_sseg_label/sseg_next<5>82
    SLICE_X65Y70.SR      net (fanout=1)        0.801   nexys2_sseg_label/sseg_next<5>82
    SLICE_X65Y70.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<5>
                                                       nexys2_sseg_label/sseg_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (3.320ns logic, 4.531ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/sseg_reg_2 (SLICE_X64Y70.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_3 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.090ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_3 to nexys2_sseg_label/sseg_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y68.YQ      Tcko                  0.587   nexys2_sseg_label/count_reg<2>
                                                       nexys2_sseg_label/count_reg_3
    SLICE_X53Y71.G1      net (fanout=2)        1.123   nexys2_sseg_label/count_reg<3>
    SLICE_X53Y71.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<1>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X53Y72.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X53Y72.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<2>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y61.F2      net (fanout=37)       2.843   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y61.X       Tilo                  0.759   nexys2_sseg_label/sseg_next<2>69
                                                       nexys2_sseg_label/sseg_next<2>69
    SLICE_X64Y70.SR      net (fanout=1)        0.631   nexys2_sseg_label/sseg_next<2>69
    SLICE_X64Y70.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<2>
                                                       nexys2_sseg_label/sseg_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      8.090ns (3.493ns logic, 4.597ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_20 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.841ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_20 to nexys2_sseg_label/sseg_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.XQ      Tcko                  0.591   nexys2_sseg_label/count_reg<20>
                                                       nexys2_sseg_label/count_reg_20
    SLICE_X53Y73.G1      net (fanout=2)        1.106   nexys2_sseg_label/count_reg<20>
    SLICE_X53Y73.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<5>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y61.F2      net (fanout=37)       2.843   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y61.X       Tilo                  0.759   nexys2_sseg_label/sseg_next<2>69
                                                       nexys2_sseg_label/sseg_next<2>69
    SLICE_X64Y70.SR      net (fanout=1)        0.631   nexys2_sseg_label/sseg_next<2>69
    SLICE_X64Y70.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<2>
                                                       nexys2_sseg_label/sseg_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (3.261ns logic, 4.580ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nexys2_sseg_label/count_reg_1 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.785ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 0.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nexys2_sseg_label/count_reg_1 to nexys2_sseg_label/sseg_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.YQ      Tcko                  0.587   nexys2_sseg_label/count_reg<0>
                                                       nexys2_sseg_label/count_reg_1
    SLICE_X53Y72.G4      net (fanout=2)        0.936   nexys2_sseg_label/count_reg<1>
    SLICE_X53Y72.COUT    Topcyg                1.001   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_lut<3>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X53Y73.COUT    Tbyp                  0.118   nexys2_sseg_label/state_reg_cmp_eq0000
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>
                                                       nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X64Y61.F2      net (fanout=37)       2.843   nexys2_sseg_label/state_reg_cmp_eq0000
    SLICE_X64Y61.X       Tilo                  0.759   nexys2_sseg_label/sseg_next<2>69
                                                       nexys2_sseg_label/sseg_next<2>69
    SLICE_X64Y70.SR      net (fanout=1)        0.631   nexys2_sseg_label/sseg_next<2>69
    SLICE_X64Y70.CLK     Tsrck                 0.910   nexys2_sseg_label/sseg_reg<2>
                                                       nexys2_sseg_label/sseg_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.785ns (3.375ns logic, 4.410ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50m_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/state_reg_FSM_FFd1 (SLICE_X66Y69.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nexys2_sseg_label/state_reg_FSM_FFd2 (FF)
  Destination:          nexys2_sseg_label/state_reg_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: nexys2_sseg_label/state_reg_FSM_FFd2 to nexys2_sseg_label/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y69.XQ      Tcko                  0.474   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd2
    SLICE_X66Y69.BY      net (fanout=19)       0.561   nexys2_sseg_label/state_reg_FSM_FFd2
    SLICE_X66Y69.CLK     Tckdi       (-Th)    -0.152   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.626ns logic, 0.561ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/state_reg_FSM_FFd2 (SLICE_X66Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nexys2_sseg_label/state_reg_FSM_FFd1 (FF)
  Destination:          nexys2_sseg_label/state_reg_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: nexys2_sseg_label/state_reg_FSM_FFd1 to nexys2_sseg_label/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y69.YQ      Tcko                  0.522   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd1
    SLICE_X66Y69.BX      net (fanout=26)       0.594   nexys2_sseg_label/state_reg_FSM_FFd1
    SLICE_X66Y69.CLK     Tckdi       (-Th)    -0.134   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.656ns logic, 0.594ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point nexys2_sseg_label/sseg_reg_3 (SLICE_X67Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nexys2_sseg_label/state_reg_FSM_FFd2 (FF)
  Destination:          nexys2_sseg_label/sseg_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         clk_50m_BUFGP rising at 20.000ns
  Destination Clock:    clk_50m_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: nexys2_sseg_label/state_reg_FSM_FFd2 to nexys2_sseg_label/sseg_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y69.XQ      Tcko                  0.474   nexys2_sseg_label/state_reg_FSM_FFd2
                                                       nexys2_sseg_label/state_reg_FSM_FFd2
    SLICE_X67Y66.BX      net (fanout=19)       0.542   nexys2_sseg_label/state_reg_FSM_FFd2
    SLICE_X67Y66.CLK     Tckdi       (-Th)    -0.544   nexys2_sseg_label/sseg_reg<3>
                                                       nexys2_sseg_label/sseg_next<3>4941
                                                       nexys2_sseg_label/sseg_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (1.018ns logic, 0.542ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50m_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: nexys2_sseg_label/sseg_reg<0>/CLK
  Logical resource: nexys2_sseg_label/sseg_reg_0/CK
  Location pin: SLICE_X66Y65.CLK
  Clock network: clk_50m_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: nexys2_sseg_label/sseg_reg<0>/CLK
  Logical resource: nexys2_sseg_label/sseg_reg_0/CK
  Location pin: SLICE_X66Y65.CLK
  Clock network: clk_50m_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: nexys2_sseg_label/sseg_reg<0>/CLK
  Logical resource: nexys2_sseg_label/sseg_reg_0/CK
  Location pin: SLICE_X66Y65.CLK
  Clock network: clk_50m_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50m        |    8.480|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1662 paths, 0 nets, and 220 connections

Design statistics:
   Minimum period:   8.480ns{1}   (Maximum frequency: 117.925MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 18 11:11:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



