
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/pa.fromNcd.tcl
# create_project -name Clock_Generator_Final -dir "E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/planAhead_run_1" -part xc6slx4tqg144-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final} }
# set_property target_constrs_file "clock_generator.ucf" [current_fileset -constrset]
Adding file 'E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.ucf' to fileset 'constrs_1'
# add_files [list {clock_generator.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx4tqg144-3
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design clock_generator.ngc ...
WARNING:NetListWriters:298 - No output is written to clock_generator.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file clock_generator.edif ...
ngc2edif: Total memory usage is 95152 kilobytes

Parsing EDIF File [./planAhead_run_1/Clock_Generator_Final.data/cache/clock_generator_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Clock_Generator_Final.data/cache/clock_generator_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.ucf]
Finished Parsing UCF File [E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 98054c3d
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 613.508 ; gain = 189.832
# read_xdl -file "E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.ncd"
Release 14.5 - xdl P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx4.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
   "clock_generator" is an NCD, version 3.2, device xc6slx4, package tqg144, speed -3
Successfully converted design 'E:\VLSI_Training_CDAC\Xilinx\Clock_Generator_Final\clock_generator.ncd' to 'E:\VLSI_Training_CDAC\Xilinx\Clock_Generator_Final\clock_generator.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.ncd
INFO: [Designutils 20-671] Placed 19 instances
read_xdl: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 615.801 ; gain = 2.293
# if {[catch {read_twx -name results_1 -file "E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/clock_generator.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jun 09 12:35:01 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
