
drone_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1b8  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  0800c2c8  0800c2c8  0000d2c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .flash        00000789  0800c478  0800c478  0000d478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000003  0800cc01  0800cc01  0000dc01  2**0
                  ALLOC, READONLY
  5 .ARM          00000000  0800cc04  0800cc04  0000e06c  2**0
                  CONTENTS, READONLY
  6 .preinit_array 00000000  0800cc04  0800cc04  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800cc04  0800cc04  0000dc04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  0800cc08  0800cc08  0000dc08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         0000006c  20000000  0800cc0c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001e18  2000006c  0800cc78  0000e06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001e84  0800cc78  0000ee84  2**0
                  ALLOC
 12 .ARM.attributes 00000029  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019008  00000000  00000000  0000e095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038d2  00000000  00000000  0002709d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016c0  00000000  00000000  0002a970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011af  00000000  00000000  0002c030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004ad3  00000000  00000000  0002d1df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019014  00000000  00000000  00031cb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009994e  00000000  00000000  0004acc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e4614  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b24  00000000  00000000  000e4658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  000eb17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c2b0 	.word	0x0800c2b0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	0800c2b0 	.word	0x0800c2b0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	@ 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d36:	2afd      	cmp	r2, #253	@ 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	@ 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001076:	f001 ffd5 	bl	8003024 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800107a:	f000 f933 	bl	80012e4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800107e:	f000 fab9 	bl	80015f4 <MX_GPIO_Init>
	MX_DMA_Init();
 8001082:	f000 fa91 	bl	80015a8 <MX_DMA_Init>
	MX_I2C2_Init();
 8001086:	f000 f96f 	bl	8001368 <MX_I2C2_Init>
	MX_TIM2_Init();
 800108a:	f000 f99d 	bl	80013c8 <MX_TIM2_Init>
	MX_TIM3_Init();
 800108e:	f000 fa15 	bl	80014bc <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */

	//timer3 used for measuring duty cycle of incoming PWM signal of throttle, yaw, pitch and roll from receiver.
	if (HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1) != HAL_OK) //CH1 Throttle
 8001092:	2100      	movs	r1, #0
 8001094:	487a      	ldr	r0, [pc, #488]	@ (8001280 <main+0x210>)
 8001096:	f005 ff6f 	bl	8006f78 <HAL_TIM_IC_Start_IT>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <main+0x34>
	{
		Error_Handler();  // Error starting input capture for channel 1
 80010a0:	f000 fdfe 	bl	8001ca0 <Error_Handler>
	}
	if (HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2) != HAL_OK) //CH2 Yaw
 80010a4:	2104      	movs	r1, #4
 80010a6:	4876      	ldr	r0, [pc, #472]	@ (8001280 <main+0x210>)
 80010a8:	f005 ff66 	bl	8006f78 <HAL_TIM_IC_Start_IT>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <main+0x46>
	{
		Error_Handler();  // Error starting input capture for channel 2
 80010b2:	f000 fdf5 	bl	8001ca0 <Error_Handler>
	}
	if (HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3) != HAL_OK) //CH3 Pitch
 80010b6:	2108      	movs	r1, #8
 80010b8:	4871      	ldr	r0, [pc, #452]	@ (8001280 <main+0x210>)
 80010ba:	f005 ff5d 	bl	8006f78 <HAL_TIM_IC_Start_IT>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <main+0x58>
	{
		Error_Handler();  // Error starting input capture for channel 3
 80010c4:	f000 fdec 	bl	8001ca0 <Error_Handler>
	}
	if (HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4) != HAL_OK) //CH4 Roll
 80010c8:	210c      	movs	r1, #12
 80010ca:	486d      	ldr	r0, [pc, #436]	@ (8001280 <main+0x210>)
 80010cc:	f005 ff54 	bl	8006f78 <HAL_TIM_IC_Start_IT>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <main+0x6a>
	{
		Error_Handler();  // Error starting input capture for channel 4
 80010d6:	f000 fde3 	bl	8001ca0 <Error_Handler>
	}

	//timer2 used to generate pwm signals to send to motor drivers
	/* Start channel 1 */
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
 80010da:	2100      	movs	r1, #0
 80010dc:	4869      	ldr	r0, [pc, #420]	@ (8001284 <main+0x214>)
 80010de:	f005 fe59 	bl	8006d94 <HAL_TIM_PWM_Start>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <main+0x7c>
	{
	Error_Handler();
 80010e8:	f000 fdda 	bl	8001ca0 <Error_Handler>
	}
	/* Start channel 2 */
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2) != HAL_OK)
 80010ec:	2104      	movs	r1, #4
 80010ee:	4865      	ldr	r0, [pc, #404]	@ (8001284 <main+0x214>)
 80010f0:	f005 fe50 	bl	8006d94 <HAL_TIM_PWM_Start>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <main+0x8e>
	{
	Error_Handler();
 80010fa:	f000 fdd1 	bl	8001ca0 <Error_Handler>
	}
	/* Start channel 3 */
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) != HAL_OK)
 80010fe:	2108      	movs	r1, #8
 8001100:	4860      	ldr	r0, [pc, #384]	@ (8001284 <main+0x214>)
 8001102:	f005 fe47 	bl	8006d94 <HAL_TIM_PWM_Start>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <main+0xa0>
	{
	Error_Handler();
 800110c:	f000 fdc8 	bl	8001ca0 <Error_Handler>
	}
	/* Start channel 4 */
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 8001110:	210c      	movs	r1, #12
 8001112:	485c      	ldr	r0, [pc, #368]	@ (8001284 <main+0x214>)
 8001114:	f005 fe3e 	bl	8006d94 <HAL_TIM_PWM_Start>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <main+0xb2>
	{
	Error_Handler();
 800111e:	f000 fdbf 	bl	8001ca0 <Error_Handler>
	}
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,60);
 8001122:	4b58      	ldr	r3, [pc, #352]	@ (8001284 <main+0x214>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	223c      	movs	r2, #60	@ 0x3c
 8001128:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,800);
 800112a:	4b56      	ldr	r3, [pc, #344]	@ (8001284 <main+0x214>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001132:	635a      	str	r2, [r3, #52]	@ 0x34
	//HAL i2c notes:
	//address of MPU6050 device is 1101000, but we shift it to left because the transmit and receive functions require that. So we are left with 0xD0
	//Argument to right of MPU6050_ADDR_LSL1 is the register address, see the register description in onenote.
	uint8_t reg_addr[1];
	/* We compute the MSB and LSB parts of the memory address */
	reg_addr[0] = (uint8_t) (0x6A);
 8001134:	236a      	movs	r3, #106	@ 0x6a
 8001136:	713b      	strb	r3, [r7, #4]

	//delay for init functions to see if it stops glitch of i2c transmission never completing
	HAL_Delay(1000);
 8001138:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800113c:	f001 ffa4 	bl	8003088 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001140:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001144:	4850      	ldr	r0, [pc, #320]	@ (8001288 <main+0x218>)
 8001146:	f002 fcb1 	bl	8003aac <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 800114a:	2064      	movs	r0, #100	@ 0x64
 800114c:	f001 ff9c 	bl	8003088 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001150:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001154:	484c      	ldr	r0, [pc, #304]	@ (8001288 <main+0x218>)
 8001156:	f002 fca9 	bl	8003aac <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 800115a:	2064      	movs	r0, #100	@ 0x64
 800115c:	f001 ff94 	bl	8003088 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001160:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001164:	4848      	ldr	r0, [pc, #288]	@ (8001288 <main+0x218>)
 8001166:	f002 fca1 	bl	8003aac <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 800116a:	2064      	movs	r0, #100	@ 0x64
 800116c:	f001 ff8c 	bl	8003088 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001170:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001174:	4844      	ldr	r0, [pc, #272]	@ (8001288 <main+0x218>)
 8001176:	f002 fc99 	bl	8003aac <HAL_GPIO_TogglePin>

	//test if transmission works
	HAL_StatusTypeDef returnValue = HAL_I2C_Master_Transmit_DMA(&hi2c2, MPU6050_ADDR_LSL1, reg_addr, 1);
 800117a:	1d3a      	adds	r2, r7, #4
 800117c:	2301      	movs	r3, #1
 800117e:	21d0      	movs	r1, #208	@ 0xd0
 8001180:	4842      	ldr	r0, [pc, #264]	@ (800128c <main+0x21c>)
 8001182:	f002 fe1d 	bl	8003dc0 <HAL_I2C_Master_Transmit_DMA>
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
	while (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY);
 800118a:	bf00      	nop
 800118c:	483f      	ldr	r0, [pc, #252]	@ (800128c <main+0x21c>)
 800118e:	f003 fd36 	bl	8004bfe <HAL_I2C_GetState>
 8001192:	4603      	mov	r3, r0
 8001194:	2b20      	cmp	r3, #32
 8001196:	d1f9      	bne.n	800118c <main+0x11c>
	if (returnValue != HAL_OK)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <main+0x132>
	{
		Error_Handler();
 800119e:	f000 fd7f 	bl	8001ca0 <Error_Handler>
	}
	if (__HAL_DMA_GET_FLAG(&hdma_i2c1_tx, (0x00000002U)))
 80011a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001290 <main+0x220>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d002      	beq.n	80011b4 <main+0x144>
	{ // Transfer error
		printf("DMA Transfer Error\n");
 80011ae:	4839      	ldr	r0, [pc, #228]	@ (8001294 <main+0x224>)
 80011b0:	f00a f9c0 	bl	800b534 <puts>
		// Handle error here
	}
	HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 80011b4:	4838      	ldr	r0, [pc, #224]	@ (8001298 <main+0x228>)
 80011b6:	f002 f99d 	bl	80034f4 <HAL_DMA_IRQHandler>
	while (!i2c_TX_done);
 80011ba:	bf00      	nop
 80011bc:	4b37      	ldr	r3, [pc, #220]	@ (800129c <main+0x22c>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0fb      	beq.n	80011bc <main+0x14c>
	i2c_TX_done = 0;
 80011c4:	4b35      	ldr	r3, [pc, #212]	@ (800129c <main+0x22c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	701a      	strb	r2, [r3, #0]
	// mpu6050_init(&hi2c2); //write to registers in mpu6050 to configure initial settings
	// moved to private variables to see values of attributes in structs in debug mode easier
	//	mpu6050_sensor_data sensor_data_1;
	//	kalman_filter filter1;

	mpu6050_init_dmp(&hi2c2); //initialize mpu6050 to use dmp
 80011ca:	4830      	ldr	r0, [pc, #192]	@ (800128c <main+0x21c>)
 80011cc:	f000 fea2 	bl	8001f14 <mpu6050_init_dmp>

	setDMPEnabled(&hi2c2, true); //enable the dmp
 80011d0:	2101      	movs	r1, #1
 80011d2:	482e      	ldr	r0, [pc, #184]	@ (800128c <main+0x21c>)
 80011d4:	f001 f95d 	bl	8002492 <setDMPEnabled>

	packetSize = 42; //FIXME, use this: packetSize = mpu.dmpGetFIFOPacketSize();
 80011d8:	4b31      	ldr	r3, [pc, #196]	@ (80012a0 <main+0x230>)
 80011da:	222a      	movs	r2, #42	@ 0x2a
 80011dc:	801a      	strh	r2, [r3, #0]

	//define starting position
	sensor_data_init(&sensor_data_1); //likely not necessary
 80011de:	4831      	ldr	r0, [pc, #196]	@ (80012a4 <main+0x234>)
 80011e0:	f000 fe82 	bl	8001ee8 <sensor_data_init>

	fifoCount = getFIFOCount(&hi2c2);
 80011e4:	4829      	ldr	r0, [pc, #164]	@ (800128c <main+0x21c>)
 80011e6:	f001 f967 	bl	80024b8 <getFIFOCount>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b2e      	ldr	r3, [pc, #184]	@ (80012a8 <main+0x238>)
 80011f0:	801a      	strh	r2, [r3, #0]
	fifoCount = getFIFOCount(&hi2c2);
 80011f2:	4826      	ldr	r0, [pc, #152]	@ (800128c <main+0x21c>)
 80011f4:	f001 f960 	bl	80024b8 <getFIFOCount>
 80011f8:	4603      	mov	r3, r0
 80011fa:	461a      	mov	r2, r3
 80011fc:	4b2a      	ldr	r3, [pc, #168]	@ (80012a8 <main+0x238>)
 80011fe:	801a      	strh	r2, [r3, #0]
	resetFIFO(&hi2c2);
 8001200:	4822      	ldr	r0, [pc, #136]	@ (800128c <main+0x21c>)
 8001202:	f001 f977 	bl	80024f4 <resetFIFO>
	fifoCount = getFIFOCount(&hi2c2);
 8001206:	4821      	ldr	r0, [pc, #132]	@ (800128c <main+0x21c>)
 8001208:	f001 f956 	bl	80024b8 <getFIFOCount>
 800120c:	4603      	mov	r3, r0
 800120e:	461a      	mov	r2, r3
 8001210:	4b25      	ldr	r3, [pc, #148]	@ (80012a8 <main+0x238>)
 8001212:	801a      	strh	r2, [r3, #0]
	fifoCount = getFIFOCount(&hi2c2);
 8001214:	481d      	ldr	r0, [pc, #116]	@ (800128c <main+0x21c>)
 8001216:	f001 f94f 	bl	80024b8 <getFIFOCount>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	4b22      	ldr	r3, [pc, #136]	@ (80012a8 <main+0x238>)
 8001220:	801a      	strh	r2, [r3, #0]

	resetFIFO(&hi2c2);
 8001222:	481a      	ldr	r0, [pc, #104]	@ (800128c <main+0x21c>)
 8001224:	f001 f966 	bl	80024f4 <resetFIFO>

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8001228:	f006 fe3c 	bl	8007ea4 <osKernelInitialize>
	/* Create the mutex(es) */
	/* creation of xMutex */
	xMutexHandle = osMutexNew(&xMutex_attributes);
 800122c:	481f      	ldr	r0, [pc, #124]	@ (80012ac <main+0x23c>)
 800122e:	f006 ff2e 	bl	800808e <osMutexNew>
 8001232:	4603      	mov	r3, r0
 8001234:	4a1e      	ldr	r2, [pc, #120]	@ (80012b0 <main+0x240>)
 8001236:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001238:	4a1e      	ldr	r2, [pc, #120]	@ (80012b4 <main+0x244>)
 800123a:	2100      	movs	r1, #0
 800123c:	481e      	ldr	r0, [pc, #120]	@ (80012b8 <main+0x248>)
 800123e:	f006 fe79 	bl	8007f34 <osThreadNew>
 8001242:	4603      	mov	r3, r0
 8001244:	4a1d      	ldr	r2, [pc, #116]	@ (80012bc <main+0x24c>)
 8001246:	6013      	str	r3, [r2, #0]

	/* creation of PIDTask */
	PIDTaskHandle = osThreadNew(updatePID, NULL, &PIDTask_attributes);
 8001248:	4a1d      	ldr	r2, [pc, #116]	@ (80012c0 <main+0x250>)
 800124a:	2100      	movs	r1, #0
 800124c:	481d      	ldr	r0, [pc, #116]	@ (80012c4 <main+0x254>)
 800124e:	f006 fe71 	bl	8007f34 <osThreadNew>
 8001252:	4603      	mov	r3, r0
 8001254:	4a1c      	ldr	r2, [pc, #112]	@ (80012c8 <main+0x258>)
 8001256:	6013      	str	r3, [r2, #0]

	/* creation of orientationTask */
	orientationTaskHandle = osThreadNew(getOrientation, NULL, &orientationTask_attributes);
 8001258:	4a1c      	ldr	r2, [pc, #112]	@ (80012cc <main+0x25c>)
 800125a:	2100      	movs	r1, #0
 800125c:	481c      	ldr	r0, [pc, #112]	@ (80012d0 <main+0x260>)
 800125e:	f006 fe69 	bl	8007f34 <osThreadNew>
 8001262:	4603      	mov	r3, r0
 8001264:	4a1b      	ldr	r2, [pc, #108]	@ (80012d4 <main+0x264>)
 8001266:	6013      	str	r3, [r2, #0]

	/* creation of inputsTask */
	inputsTaskHandle = osThreadNew(getInputs, NULL, &inputsTask_attributes);
 8001268:	4a1b      	ldr	r2, [pc, #108]	@ (80012d8 <main+0x268>)
 800126a:	2100      	movs	r1, #0
 800126c:	481b      	ldr	r0, [pc, #108]	@ (80012dc <main+0x26c>)
 800126e:	f006 fe61 	bl	8007f34 <osThreadNew>
 8001272:	4603      	mov	r3, r0
 8001274:	4a1a      	ldr	r2, [pc, #104]	@ (80012e0 <main+0x270>)
 8001276:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 8001278:	f006 fe36 	bl	8007ee8 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <main+0x20c>
 8001280:	200001ac 	.word	0x200001ac
 8001284:	20000164 	.word	0x20000164
 8001288:	40011000 	.word	0x40011000
 800128c:	20000088 	.word	0x20000088
 8001290:	40020000 	.word	0x40020000
 8001294:	0800c300 	.word	0x0800c300
 8001298:	200000dc 	.word	0x200000dc
 800129c:	200002e1 	.word	0x200002e1
 80012a0:	20000238 	.word	0x20000238
 80012a4:	20000208 	.word	0x20000208
 80012a8:	2000023a 	.word	0x2000023a
 80012ac:	0800c3bc 	.word	0x0800c3bc
 80012b0:	20000204 	.word	0x20000204
 80012b4:	0800c32c 	.word	0x0800c32c
 80012b8:	08001b2d 	.word	0x08001b2d
 80012bc:	200001f4 	.word	0x200001f4
 80012c0:	0800c350 	.word	0x0800c350
 80012c4:	08001b3d 	.word	0x08001b3d
 80012c8:	200001f8 	.word	0x200001f8
 80012cc:	0800c374 	.word	0x0800c374
 80012d0:	08001b4d 	.word	0x08001b4d
 80012d4:	200001fc 	.word	0x200001fc
 80012d8:	0800c398 	.word	0x0800c398
 80012dc:	08001c6d 	.word	0x08001c6d
 80012e0:	20000200 	.word	0x20000200

080012e4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b090      	sub	sp, #64	@ 0x40
 80012e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ea:	f107 0318 	add.w	r3, r7, #24
 80012ee:	2228      	movs	r2, #40	@ 0x28
 80012f0:	2100      	movs	r1, #0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f00a fa0e 	bl	800b714 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
 8001304:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001306:	2302      	movs	r3, #2
 8001308:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800130a:	2301      	movs	r3, #1
 800130c:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800130e:	2310      	movs	r3, #16
 8001310:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001312:	2302      	movs	r3, #2
 8001314:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001316:	2300      	movs	r3, #0
 8001318:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800131a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800131e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001320:	f107 0318 	add.w	r3, r7, #24
 8001324:	4618      	mov	r0, r3
 8001326:	f005 f80f 	bl	8006348 <HAL_RCC_OscConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <SystemClock_Config+0x50>
	{
		Error_Handler();
 8001330:	f000 fcb6 	bl	8001ca0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001334:	230f      	movs	r3, #15
 8001336:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001338:	2302      	movs	r3, #2
 800133a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001340:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001344:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	2102      	movs	r1, #2
 800134e:	4618      	mov	r0, r3
 8001350:	f005 fa7c 	bl	800684c <HAL_RCC_ClockConfig>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <SystemClock_Config+0x7a>
	{
		Error_Handler();
 800135a:	f000 fca1 	bl	8001ca0 <Error_Handler>
	}
}
 800135e:	bf00      	nop
 8001360:	3740      	adds	r7, #64	@ 0x40
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
	...

08001368 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 800136c:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <MX_I2C2_Init+0x54>)
 800136e:	4a14      	ldr	r2, [pc, #80]	@ (80013c0 <MX_I2C2_Init+0x58>)
 8001370:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 400000;
 8001372:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <MX_I2C2_Init+0x54>)
 8001374:	4a13      	ldr	r2, [pc, #76]	@ (80013c4 <MX_I2C2_Init+0x5c>)
 8001376:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8001378:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <MX_I2C2_Init+0x54>)
 800137a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800137e:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 8001380:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <MX_I2C2_Init+0x54>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001386:	4b0d      	ldr	r3, [pc, #52]	@ (80013bc <MX_I2C2_Init+0x54>)
 8001388:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800138c:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800138e:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <MX_I2C2_Init+0x54>)
 8001390:	2200      	movs	r2, #0
 8001392:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 8001394:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <MX_I2C2_Init+0x54>)
 8001396:	2200      	movs	r2, #0
 8001398:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800139a:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <MX_I2C2_Init+0x54>)
 800139c:	2200      	movs	r2, #0
 800139e:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013a0:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <MX_I2C2_Init+0x54>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013a6:	4805      	ldr	r0, [pc, #20]	@ (80013bc <MX_I2C2_Init+0x54>)
 80013a8:	f002 fbb2 	bl	8003b10 <HAL_I2C_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_I2C2_Init+0x4e>
	{
		Error_Handler();
 80013b2:	f000 fc75 	bl	8001ca0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000088 	.word	0x20000088
 80013c0:	40005800 	.word	0x40005800
 80013c4:	00061a80 	.word	0x00061a80

080013c8 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	@ 0x28
 80013cc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ce:	f107 0320 	add.w	r3, r7, #32
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
 80013e4:	611a      	str	r2, [r3, #16]
 80013e6:	615a      	str	r2, [r3, #20]
 80013e8:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80013ea:	4b33      	ldr	r3, [pc, #204]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 80013ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013f0:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3;
 80013f2:	4b31      	ldr	r3, [pc, #196]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 80013f4:	2203      	movs	r2, #3
 80013f6:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f8:	4b2f      	ldr	r3, [pc, #188]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 999;
 80013fe:	4b2e      	ldr	r3, [pc, #184]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 8001400:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001404:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001406:	4b2c      	ldr	r3, [pc, #176]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800140c:	4b2a      	ldr	r3, [pc, #168]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 800140e:	2200      	movs	r2, #0
 8001410:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001412:	4829      	ldr	r0, [pc, #164]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 8001414:	f005 fc6e 	bl	8006cf4 <HAL_TIM_PWM_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM2_Init+0x5a>
	{
		Error_Handler();
 800141e:	f000 fc3f 	bl	8001ca0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001422:	2300      	movs	r3, #0
 8001424:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001426:	2300      	movs	r3, #0
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800142a:	f107 0320 	add.w	r3, r7, #32
 800142e:	4619      	mov	r1, r3
 8001430:	4821      	ldr	r0, [pc, #132]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 8001432:	f006 fc83 	bl	8007d3c <HAL_TIMEx_MasterConfigSynchronization>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM2_Init+0x78>
	{
		Error_Handler();
 800143c:	f000 fc30 	bl	8001ca0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001440:	2360      	movs	r3, #96	@ 0x60
 8001442:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	2200      	movs	r2, #0
 8001454:	4619      	mov	r1, r3
 8001456:	4818      	ldr	r0, [pc, #96]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 8001458:	f006 f826 	bl	80074a8 <HAL_TIM_PWM_ConfigChannel>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_TIM2_Init+0x9e>
	{
		Error_Handler();
 8001462:	f000 fc1d 	bl	8001ca0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	2204      	movs	r2, #4
 800146a:	4619      	mov	r1, r3
 800146c:	4812      	ldr	r0, [pc, #72]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 800146e:	f006 f81b 	bl	80074a8 <HAL_TIM_PWM_ConfigChannel>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_TIM2_Init+0xb4>
	{
		Error_Handler();
 8001478:	f000 fc12 	bl	8001ca0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	2208      	movs	r2, #8
 8001480:	4619      	mov	r1, r3
 8001482:	480d      	ldr	r0, [pc, #52]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 8001484:	f006 f810 	bl	80074a8 <HAL_TIM_PWM_ConfigChannel>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM2_Init+0xca>
	{
		Error_Handler();
 800148e:	f000 fc07 	bl	8001ca0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	220c      	movs	r2, #12
 8001496:	4619      	mov	r1, r3
 8001498:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 800149a:	f006 f805 	bl	80074a8 <HAL_TIM_PWM_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM2_Init+0xe0>
	{
		Error_Handler();
 80014a4:	f000 fbfc 	bl	8001ca0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80014a8:	4803      	ldr	r0, [pc, #12]	@ (80014b8 <MX_TIM2_Init+0xf0>)
 80014aa:	f001 fbe3 	bl	8002c74 <HAL_TIM_MspPostInit>

}
 80014ae:	bf00      	nop
 80014b0:	3728      	adds	r7, #40	@ 0x28
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000164 	.word	0x20000164

080014bc <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c2:	f107 0310 	add.w	r3, r7, #16
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = {0};
 80014cc:	463b      	mov	r3, r7
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80014d8:	4b31      	ldr	r3, [pc, #196]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 80014da:	4a32      	ldr	r2, [pc, #200]	@ (80015a4 <MX_TIM3_Init+0xe8>)
 80014dc:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 999;
 80014de:	4b30      	ldr	r3, [pc, #192]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 80014e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014e4:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e6:	4b2e      	ldr	r3, [pc, #184]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 80014ec:	4b2c      	ldr	r3, [pc, #176]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 80014ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014f2:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f4:	4b2a      	ldr	r3, [pc, #168]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fa:	4b29      	ldr	r3, [pc, #164]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001500:	4827      	ldr	r0, [pc, #156]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 8001502:	f005 fce9 	bl	8006ed8 <HAL_TIM_IC_Init>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM3_Init+0x54>
	{
		Error_Handler();
 800150c:	f000 fbc8 	bl	8001ca0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001510:	2300      	movs	r3, #0
 8001512:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001518:	f107 0310 	add.w	r3, r7, #16
 800151c:	4619      	mov	r1, r3
 800151e:	4820      	ldr	r0, [pc, #128]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 8001520:	f006 fc0c 	bl	8007d3c <HAL_TIMEx_MasterConfigSynchronization>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM3_Init+0x72>
	{
		Error_Handler();
 800152a:	f000 fbb9 	bl	8001ca0 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800152e:	2300      	movs	r3, #0
 8001530:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001532:	2301      	movs	r3, #1
 8001534:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800153e:	463b      	mov	r3, r7
 8001540:	2200      	movs	r2, #0
 8001542:	4619      	mov	r1, r3
 8001544:	4816      	ldr	r0, [pc, #88]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 8001546:	f005 ff13 	bl	8007370 <HAL_TIM_IC_ConfigChannel>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_TIM3_Init+0x98>
	{
		Error_Handler();
 8001550:	f000 fba6 	bl	8001ca0 <Error_Handler>
	}
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001554:	463b      	mov	r3, r7
 8001556:	2204      	movs	r2, #4
 8001558:	4619      	mov	r1, r3
 800155a:	4811      	ldr	r0, [pc, #68]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 800155c:	f005 ff08 	bl	8007370 <HAL_TIM_IC_ConfigChannel>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_TIM3_Init+0xae>
	{
		Error_Handler();
 8001566:	f000 fb9b 	bl	8001ca0 <Error_Handler>
	}
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800156a:	463b      	mov	r3, r7
 800156c:	2208      	movs	r2, #8
 800156e:	4619      	mov	r1, r3
 8001570:	480b      	ldr	r0, [pc, #44]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 8001572:	f005 fefd 	bl	8007370 <HAL_TIM_IC_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM3_Init+0xc4>
	{
		Error_Handler();
 800157c:	f000 fb90 	bl	8001ca0 <Error_Handler>
	}
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001580:	463b      	mov	r3, r7
 8001582:	220c      	movs	r2, #12
 8001584:	4619      	mov	r1, r3
 8001586:	4806      	ldr	r0, [pc, #24]	@ (80015a0 <MX_TIM3_Init+0xe4>)
 8001588:	f005 fef2 	bl	8007370 <HAL_TIM_IC_ConfigChannel>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM3_Init+0xda>
	{
		Error_Handler();
 8001592:	f000 fb85 	bl	8001ca0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001596:	bf00      	nop
 8001598:	3718      	adds	r7, #24
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200001ac 	.word	0x200001ac
 80015a4:	40000400 	.word	0x40000400

080015a8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <MX_DMA_Init+0x48>)
 80015b0:	695b      	ldr	r3, [r3, #20]
 80015b2:	4a0f      	ldr	r2, [pc, #60]	@ (80015f0 <MX_DMA_Init+0x48>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	6153      	str	r3, [r2, #20]
 80015ba:	4b0d      	ldr	r3, [pc, #52]	@ (80015f0 <MX_DMA_Init+0x48>)
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2105      	movs	r1, #5
 80015ca:	200e      	movs	r0, #14
 80015cc:	f001 fe35 	bl	800323a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80015d0:	200e      	movs	r0, #14
 80015d2:	f001 fe4e 	bl	8003272 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2105      	movs	r1, #5
 80015da:	200f      	movs	r0, #15
 80015dc:	f001 fe2d 	bl	800323a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80015e0:	200f      	movs	r0, #15
 80015e2:	f001 fe46 	bl	8003272 <HAL_NVIC_EnableIRQ>

}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40021000 	.word	0x40021000

080015f4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fa:	f107 0310 	add.w	r3, r7, #16
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001608:	4b28      	ldr	r3, [pc, #160]	@ (80016ac <MX_GPIO_Init+0xb8>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	4a27      	ldr	r2, [pc, #156]	@ (80016ac <MX_GPIO_Init+0xb8>)
 800160e:	f043 0310 	orr.w	r3, r3, #16
 8001612:	6193      	str	r3, [r2, #24]
 8001614:	4b25      	ldr	r3, [pc, #148]	@ (80016ac <MX_GPIO_Init+0xb8>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	f003 0310 	and.w	r3, r3, #16
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001620:	4b22      	ldr	r3, [pc, #136]	@ (80016ac <MX_GPIO_Init+0xb8>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	4a21      	ldr	r2, [pc, #132]	@ (80016ac <MX_GPIO_Init+0xb8>)
 8001626:	f043 0304 	orr.w	r3, r3, #4
 800162a:	6193      	str	r3, [r2, #24]
 800162c:	4b1f      	ldr	r3, [pc, #124]	@ (80016ac <MX_GPIO_Init+0xb8>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	f003 0304 	and.w	r3, r3, #4
 8001634:	60bb      	str	r3, [r7, #8]
 8001636:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001638:	4b1c      	ldr	r3, [pc, #112]	@ (80016ac <MX_GPIO_Init+0xb8>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	4a1b      	ldr	r2, [pc, #108]	@ (80016ac <MX_GPIO_Init+0xb8>)
 800163e:	f043 0308 	orr.w	r3, r3, #8
 8001642:	6193      	str	r3, [r2, #24]
 8001644:	4b19      	ldr	r3, [pc, #100]	@ (80016ac <MX_GPIO_Init+0xb8>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	f003 0308 	and.w	r3, r3, #8
 800164c:	607b      	str	r3, [r7, #4]
 800164e:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001656:	4816      	ldr	r0, [pc, #88]	@ (80016b0 <MX_GPIO_Init+0xbc>)
 8001658:	f002 fa10 	bl	8003a7c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800165c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001660:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001662:	2301      	movs	r3, #1
 8001664:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2302      	movs	r3, #2
 800166c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166e:	f107 0310 	add.w	r3, r7, #16
 8001672:	4619      	mov	r1, r3
 8001674:	480e      	ldr	r0, [pc, #56]	@ (80016b0 <MX_GPIO_Init+0xbc>)
 8001676:	f002 f87d 	bl	8003774 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB12 */
	GPIO_InitStruct.Pin = GPIO_PIN_12;
 800167a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800167e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001680:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <MX_GPIO_Init+0xc0>)
 8001682:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001688:	f107 0310 	add.w	r3, r7, #16
 800168c:	4619      	mov	r1, r3
 800168e:	480a      	ldr	r0, [pc, #40]	@ (80016b8 <MX_GPIO_Init+0xc4>)
 8001690:	f002 f870 	bl	8003774 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001694:	2200      	movs	r2, #0
 8001696:	2105      	movs	r1, #5
 8001698:	2028      	movs	r0, #40	@ 0x28
 800169a:	f001 fdce 	bl	800323a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800169e:	2028      	movs	r0, #40	@ 0x28
 80016a0:	f001 fde7 	bl	8003272 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80016a4:	bf00      	nop
 80016a6:	3720      	adds	r7, #32
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40021000 	.word	0x40021000
 80016b0:	40011000 	.word	0x40011000
 80016b4:	10110000 	.word	0x10110000
 80016b8:	40010c00 	.word	0x40010c00

080016bc <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */
//i2c callback functions, remember i2c interface is in mpu6050_lib.c
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
	i2c_TX_done = 1; //defined in mpu6050_lib.c
 80016c4:	4b03      	ldr	r3, [pc, #12]	@ (80016d4 <HAL_I2C_MasterTxCpltCallback+0x18>)
 80016c6:	2201      	movs	r2, #1
 80016c8:	701a      	strb	r2, [r3, #0]
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr
 80016d4:	200002e1 	.word	0x200002e1

080016d8 <HAL_I2C_MasterRxCpltCallback>:
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	i2c_RX_done = 1; //defined in mpu6050_lib.c
 80016e0:	4b03      	ldr	r3, [pc, #12]	@ (80016f0 <HAL_I2C_MasterRxCpltCallback+0x18>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	701a      	strb	r2, [r3, #0]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	200002e0 	.word	0x200002e0

080016f4 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_12)
 80016fe:	88fb      	ldrh	r3, [r7, #6]
 8001700:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001704:	d102      	bne.n	800170c <HAL_GPIO_EXTI_Callback+0x18>
	{
		orientation_data_ready = 1; //defined in mpu6050_lib.c, get DMP data as soon as its ready from mpu6050
 8001706:	4b04      	ldr	r3, [pc, #16]	@ (8001718 <HAL_GPIO_EXTI_Callback+0x24>)
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
	}

}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	200002e2 	.word	0x200002e2

0800171c <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) //PWM duty cycle calculations, called when timer detects rising and falling edges
{ //most code based off of f303k8 TIM_InputCapture example from 1.11.15 firmware package, some is based off of chapter 11.3.5 of mastering stm32 book.
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a8c      	ldr	r2, [pc, #560]	@ (800195c <HAL_TIM_IC_CaptureCallback+0x240>)
 800172a:	4293      	cmp	r3, r2
 800172c:	f040 81e9 	bne.w	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	7f1b      	ldrb	r3, [r3, #28]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d170      	bne.n	800181a <HAL_TIM_IC_CaptureCallback+0xfe>
		{
			if (throttleCaptureIndex == 0)
 8001738:	4b89      	ldr	r3, [pc, #548]	@ (8001960 <HAL_TIM_IC_CaptureCallback+0x244>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d122      	bne.n	8001786 <HAL_TIM_IC_CaptureCallback+0x6a>
			{
				throttleInputCaptureValue1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001740:	2100      	movs	r1, #0
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f005 ff72 	bl	800762c <HAL_TIM_ReadCapturedValue>
 8001748:	4603      	mov	r3, r0
 800174a:	4a86      	ldr	r2, [pc, #536]	@ (8001964 <HAL_TIM_IC_CaptureCallback+0x248>)
 800174c:	6013      	str	r3, [r2, #0]
				throttleCaptureIndex = 1;
 800174e:	4b84      	ldr	r3, [pc, #528]	@ (8001960 <HAL_TIM_IC_CaptureCallback+0x244>)
 8001750:	2201      	movs	r2, #1
 8001752:	801a      	strh	r2, [r3, #0]

				//change polarity so that next time the falling edge is detected
				htim->Instance->CCER &= ~TIM_CCER_CC1E;     // Disable channel
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	6a1a      	ldr	r2, [r3, #32]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f022 0201 	bic.w	r2, r2, #1
 8001762:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC1P;      // Toggle polarity
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	6a1a      	ldr	r2, [r3, #32]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f042 0202 	orr.w	r2, r2, #2
 8001772:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC1E;      // Re-enable channel
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6a1a      	ldr	r2, [r3, #32]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f042 0201 	orr.w	r2, r2, #1
 8001782:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC4E;      // Re-enable channel
			}
		}
	}

}
 8001784:	e1bd      	b.n	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
			else if (throttleCaptureIndex == 1)
 8001786:	4b76      	ldr	r3, [pc, #472]	@ (8001960 <HAL_TIM_IC_CaptureCallback+0x244>)
 8001788:	881b      	ldrh	r3, [r3, #0]
 800178a:	2b01      	cmp	r3, #1
 800178c:	f040 81b9 	bne.w	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
				throttleInputCaptureValue2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001790:	2100      	movs	r1, #0
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f005 ff4a 	bl	800762c <HAL_TIM_ReadCapturedValue>
 8001798:	4603      	mov	r3, r0
 800179a:	4a73      	ldr	r2, [pc, #460]	@ (8001968 <HAL_TIM_IC_CaptureCallback+0x24c>)
 800179c:	6013      	str	r3, [r2, #0]
				if (throttleInputCaptureValue2 > throttleInputCaptureValue1)
 800179e:	4b72      	ldr	r3, [pc, #456]	@ (8001968 <HAL_TIM_IC_CaptureCallback+0x24c>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	4b70      	ldr	r3, [pc, #448]	@ (8001964 <HAL_TIM_IC_CaptureCallback+0x248>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d907      	bls.n	80017ba <HAL_TIM_IC_CaptureCallback+0x9e>
					throttleDiffCapture = throttleInputCaptureValue2 - throttleInputCaptureValue1;
 80017aa:	4b6f      	ldr	r3, [pc, #444]	@ (8001968 <HAL_TIM_IC_CaptureCallback+0x24c>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	4b6d      	ldr	r3, [pc, #436]	@ (8001964 <HAL_TIM_IC_CaptureCallback+0x248>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	4a6d      	ldr	r2, [pc, #436]	@ (800196c <HAL_TIM_IC_CaptureCallback+0x250>)
 80017b6:	6013      	str	r3, [r2, #0]
 80017b8:	e013      	b.n	80017e2 <HAL_TIM_IC_CaptureCallback+0xc6>
				else if (throttleInputCaptureValue2 < throttleInputCaptureValue1)
 80017ba:	4b6b      	ldr	r3, [pc, #428]	@ (8001968 <HAL_TIM_IC_CaptureCallback+0x24c>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	4b69      	ldr	r3, [pc, #420]	@ (8001964 <HAL_TIM_IC_CaptureCallback+0x248>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d20b      	bcs.n	80017de <HAL_TIM_IC_CaptureCallback+0xc2>
					throttleDiffCapture = (htim->Instance->ARR - throttleInputCaptureValue1) + throttleInputCaptureValue2;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017cc:	4b65      	ldr	r3, [pc, #404]	@ (8001964 <HAL_TIM_IC_CaptureCallback+0x248>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	1ad2      	subs	r2, r2, r3
 80017d2:	4b65      	ldr	r3, [pc, #404]	@ (8001968 <HAL_TIM_IC_CaptureCallback+0x24c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4413      	add	r3, r2
 80017d8:	4a64      	ldr	r2, [pc, #400]	@ (800196c <HAL_TIM_IC_CaptureCallback+0x250>)
 80017da:	6013      	str	r3, [r2, #0]
 80017dc:	e001      	b.n	80017e2 <HAL_TIM_IC_CaptureCallback+0xc6>
					Error_Handler();
 80017de:	f000 fa5f 	bl	8001ca0 <Error_Handler>
				throttleCaptureIndex = 0;
 80017e2:	4b5f      	ldr	r3, [pc, #380]	@ (8001960 <HAL_TIM_IC_CaptureCallback+0x244>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	801a      	strh	r2, [r3, #0]
				htim->Instance->CCER &= ~TIM_CCER_CC1E;     // Disable channel
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	6a1a      	ldr	r2, [r3, #32]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f022 0201 	bic.w	r2, r2, #1
 80017f6:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER &= ~TIM_CCER_CC1P;      // Toggle polarity
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6a1a      	ldr	r2, [r3, #32]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f022 0202 	bic.w	r2, r2, #2
 8001806:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC1E;      // Re-enable channel
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a1a      	ldr	r2, [r3, #32]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f042 0201 	orr.w	r2, r2, #1
 8001816:	621a      	str	r2, [r3, #32]
}
 8001818:	e173      	b.n	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	7f1b      	ldrb	r3, [r3, #28]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d170      	bne.n	8001904 <HAL_TIM_IC_CaptureCallback+0x1e8>
			if (yawCaptureIndex == 0)
 8001822:	4b53      	ldr	r3, [pc, #332]	@ (8001970 <HAL_TIM_IC_CaptureCallback+0x254>)
 8001824:	881b      	ldrh	r3, [r3, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d122      	bne.n	8001870 <HAL_TIM_IC_CaptureCallback+0x154>
				yawInputCaptureValue1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800182a:	2104      	movs	r1, #4
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f005 fefd 	bl	800762c <HAL_TIM_ReadCapturedValue>
 8001832:	4603      	mov	r3, r0
 8001834:	4a4f      	ldr	r2, [pc, #316]	@ (8001974 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001836:	6013      	str	r3, [r2, #0]
				yawCaptureIndex = 1;
 8001838:	4b4d      	ldr	r3, [pc, #308]	@ (8001970 <HAL_TIM_IC_CaptureCallback+0x254>)
 800183a:	2201      	movs	r2, #1
 800183c:	801a      	strh	r2, [r3, #0]
				htim->Instance->CCER &= ~TIM_CCER_CC2E;     // Disable channel
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6a1a      	ldr	r2, [r3, #32]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f022 0210 	bic.w	r2, r2, #16
 800184c:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC2P;      // Toggle polarity
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	6a1a      	ldr	r2, [r3, #32]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f042 0220 	orr.w	r2, r2, #32
 800185c:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC2E;      // Re-enable channel
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	6a1a      	ldr	r2, [r3, #32]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f042 0210 	orr.w	r2, r2, #16
 800186c:	621a      	str	r2, [r3, #32]
}
 800186e:	e148      	b.n	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
			else if (yawCaptureIndex == 1)
 8001870:	4b3f      	ldr	r3, [pc, #252]	@ (8001970 <HAL_TIM_IC_CaptureCallback+0x254>)
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	2b01      	cmp	r3, #1
 8001876:	f040 8144 	bne.w	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
				yawInputCaptureValue2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800187a:	2104      	movs	r1, #4
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f005 fed5 	bl	800762c <HAL_TIM_ReadCapturedValue>
 8001882:	4603      	mov	r3, r0
 8001884:	4a3c      	ldr	r2, [pc, #240]	@ (8001978 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001886:	6013      	str	r3, [r2, #0]
				if (yawInputCaptureValue2 > yawInputCaptureValue1)
 8001888:	4b3b      	ldr	r3, [pc, #236]	@ (8001978 <HAL_TIM_IC_CaptureCallback+0x25c>)
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	4b39      	ldr	r3, [pc, #228]	@ (8001974 <HAL_TIM_IC_CaptureCallback+0x258>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d907      	bls.n	80018a4 <HAL_TIM_IC_CaptureCallback+0x188>
					yawDiffCapture = yawInputCaptureValue2 - yawInputCaptureValue1;
 8001894:	4b38      	ldr	r3, [pc, #224]	@ (8001978 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b36      	ldr	r3, [pc, #216]	@ (8001974 <HAL_TIM_IC_CaptureCallback+0x258>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	4a37      	ldr	r2, [pc, #220]	@ (800197c <HAL_TIM_IC_CaptureCallback+0x260>)
 80018a0:	6013      	str	r3, [r2, #0]
 80018a2:	e013      	b.n	80018cc <HAL_TIM_IC_CaptureCallback+0x1b0>
				else if (yawInputCaptureValue2 < yawInputCaptureValue1)
 80018a4:	4b34      	ldr	r3, [pc, #208]	@ (8001978 <HAL_TIM_IC_CaptureCallback+0x25c>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	4b32      	ldr	r3, [pc, #200]	@ (8001974 <HAL_TIM_IC_CaptureCallback+0x258>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d20b      	bcs.n	80018c8 <HAL_TIM_IC_CaptureCallback+0x1ac>
					yawDiffCapture = (htim->Instance->ARR - yawInputCaptureValue1) + yawInputCaptureValue2;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001974 <HAL_TIM_IC_CaptureCallback+0x258>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	1ad2      	subs	r2, r2, r3
 80018bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001978 <HAL_TIM_IC_CaptureCallback+0x25c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4413      	add	r3, r2
 80018c2:	4a2e      	ldr	r2, [pc, #184]	@ (800197c <HAL_TIM_IC_CaptureCallback+0x260>)
 80018c4:	6013      	str	r3, [r2, #0]
 80018c6:	e001      	b.n	80018cc <HAL_TIM_IC_CaptureCallback+0x1b0>
					Error_Handler();
 80018c8:	f000 f9ea 	bl	8001ca0 <Error_Handler>
				yawCaptureIndex = 0;
 80018cc:	4b28      	ldr	r3, [pc, #160]	@ (8001970 <HAL_TIM_IC_CaptureCallback+0x254>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	801a      	strh	r2, [r3, #0]
				htim->Instance->CCER &= ~TIM_CCER_CC2E;     // Disable channel
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6a1a      	ldr	r2, [r3, #32]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f022 0210 	bic.w	r2, r2, #16
 80018e0:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER &= ~TIM_CCER_CC2P;      // Toggle polarity
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6a1a      	ldr	r2, [r3, #32]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f022 0220 	bic.w	r2, r2, #32
 80018f0:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC2E;      // Re-enable channel
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	6a1a      	ldr	r2, [r3, #32]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f042 0210 	orr.w	r2, r2, #16
 8001900:	621a      	str	r2, [r3, #32]
}
 8001902:	e0fe      	b.n	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	7f1b      	ldrb	r3, [r3, #28]
 8001908:	2b04      	cmp	r3, #4
 800190a:	f040 8087 	bne.w	8001a1c <HAL_TIM_IC_CaptureCallback+0x300>
			if (pitchCaptureIndex == 0)
 800190e:	4b1c      	ldr	r3, [pc, #112]	@ (8001980 <HAL_TIM_IC_CaptureCallback+0x264>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d138      	bne.n	8001988 <HAL_TIM_IC_CaptureCallback+0x26c>
				pitchInputCaptureValue1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001916:	2108      	movs	r1, #8
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f005 fe87 	bl	800762c <HAL_TIM_ReadCapturedValue>
 800191e:	4603      	mov	r3, r0
 8001920:	4a18      	ldr	r2, [pc, #96]	@ (8001984 <HAL_TIM_IC_CaptureCallback+0x268>)
 8001922:	6013      	str	r3, [r2, #0]
				pitchCaptureIndex = 1;
 8001924:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <HAL_TIM_IC_CaptureCallback+0x264>)
 8001926:	2201      	movs	r2, #1
 8001928:	801a      	strh	r2, [r3, #0]
				htim->Instance->CCER &= ~TIM_CCER_CC3E;     // Disable channel
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	6a1a      	ldr	r2, [r3, #32]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001938:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC3P;      // Toggle polarity
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	6a1a      	ldr	r2, [r3, #32]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001948:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC3E;      // Re-enable channel
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	6a1a      	ldr	r2, [r3, #32]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001958:	621a      	str	r2, [r3, #32]
}
 800195a:	e0d2      	b.n	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
 800195c:	40000400 	.word	0x40000400
 8001960:	200002a8 	.word	0x200002a8
 8001964:	200002b0 	.word	0x200002b0
 8001968:	200002b4 	.word	0x200002b4
 800196c:	200002b8 	.word	0x200002b8
 8001970:	200002aa 	.word	0x200002aa
 8001974:	200002bc 	.word	0x200002bc
 8001978:	200002c0 	.word	0x200002c0
 800197c:	200002c4 	.word	0x200002c4
 8001980:	200002ac 	.word	0x200002ac
 8001984:	200002c8 	.word	0x200002c8
			else if (pitchCaptureIndex == 1)
 8001988:	4b60      	ldr	r3, [pc, #384]	@ (8001b0c <HAL_TIM_IC_CaptureCallback+0x3f0>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	2b01      	cmp	r3, #1
 800198e:	f040 80b8 	bne.w	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
				pitchInputCaptureValue2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001992:	2108      	movs	r1, #8
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f005 fe49 	bl	800762c <HAL_TIM_ReadCapturedValue>
 800199a:	4603      	mov	r3, r0
 800199c:	4a5c      	ldr	r2, [pc, #368]	@ (8001b10 <HAL_TIM_IC_CaptureCallback+0x3f4>)
 800199e:	6013      	str	r3, [r2, #0]
				if (pitchInputCaptureValue2 > pitchInputCaptureValue1)
 80019a0:	4b5b      	ldr	r3, [pc, #364]	@ (8001b10 <HAL_TIM_IC_CaptureCallback+0x3f4>)
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001b14 <HAL_TIM_IC_CaptureCallback+0x3f8>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d907      	bls.n	80019bc <HAL_TIM_IC_CaptureCallback+0x2a0>
					pitchDiffCapture = pitchInputCaptureValue2 - pitchInputCaptureValue1;
 80019ac:	4b58      	ldr	r3, [pc, #352]	@ (8001b10 <HAL_TIM_IC_CaptureCallback+0x3f4>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	4b58      	ldr	r3, [pc, #352]	@ (8001b14 <HAL_TIM_IC_CaptureCallback+0x3f8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	4a58      	ldr	r2, [pc, #352]	@ (8001b18 <HAL_TIM_IC_CaptureCallback+0x3fc>)
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	e013      	b.n	80019e4 <HAL_TIM_IC_CaptureCallback+0x2c8>
				else if (pitchInputCaptureValue2 < pitchInputCaptureValue1)
 80019bc:	4b54      	ldr	r3, [pc, #336]	@ (8001b10 <HAL_TIM_IC_CaptureCallback+0x3f4>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b54      	ldr	r3, [pc, #336]	@ (8001b14 <HAL_TIM_IC_CaptureCallback+0x3f8>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d20b      	bcs.n	80019e0 <HAL_TIM_IC_CaptureCallback+0x2c4>
					pitchDiffCapture = (htim->Instance->ARR - pitchInputCaptureValue1) + pitchInputCaptureValue2;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019ce:	4b51      	ldr	r3, [pc, #324]	@ (8001b14 <HAL_TIM_IC_CaptureCallback+0x3f8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	1ad2      	subs	r2, r2, r3
 80019d4:	4b4e      	ldr	r3, [pc, #312]	@ (8001b10 <HAL_TIM_IC_CaptureCallback+0x3f4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4413      	add	r3, r2
 80019da:	4a4f      	ldr	r2, [pc, #316]	@ (8001b18 <HAL_TIM_IC_CaptureCallback+0x3fc>)
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e001      	b.n	80019e4 <HAL_TIM_IC_CaptureCallback+0x2c8>
					Error_Handler();
 80019e0:	f000 f95e 	bl	8001ca0 <Error_Handler>
				pitchCaptureIndex = 0;
 80019e4:	4b49      	ldr	r3, [pc, #292]	@ (8001b0c <HAL_TIM_IC_CaptureCallback+0x3f0>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	801a      	strh	r2, [r3, #0]
				htim->Instance->CCER &= ~TIM_CCER_CC3E;     // Disable channel
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	6a1a      	ldr	r2, [r3, #32]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019f8:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER &= ~TIM_CCER_CC3P;      // Toggle polarity
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	6a1a      	ldr	r2, [r3, #32]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001a08:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC3E;      // Re-enable channel
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	6a1a      	ldr	r2, [r3, #32]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a18:	621a      	str	r2, [r3, #32]
}
 8001a1a:	e072      	b.n	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	7f1b      	ldrb	r3, [r3, #28]
 8001a20:	2b08      	cmp	r3, #8
 8001a22:	d16e      	bne.n	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
			if (rollCaptureIndex == 0)
 8001a24:	4b3d      	ldr	r3, [pc, #244]	@ (8001b1c <HAL_TIM_IC_CaptureCallback+0x400>)
 8001a26:	881b      	ldrh	r3, [r3, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d122      	bne.n	8001a72 <HAL_TIM_IC_CaptureCallback+0x356>
				rollInputCaptureValue1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8001a2c:	210c      	movs	r1, #12
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f005 fdfc 	bl	800762c <HAL_TIM_ReadCapturedValue>
 8001a34:	4603      	mov	r3, r0
 8001a36:	4a3a      	ldr	r2, [pc, #232]	@ (8001b20 <HAL_TIM_IC_CaptureCallback+0x404>)
 8001a38:	6013      	str	r3, [r2, #0]
				rollCaptureIndex = 1;
 8001a3a:	4b38      	ldr	r3, [pc, #224]	@ (8001b1c <HAL_TIM_IC_CaptureCallback+0x400>)
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	801a      	strh	r2, [r3, #0]
				htim->Instance->CCER &= ~TIM_CCER_CC4E;     // Disable channel
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6a1a      	ldr	r2, [r3, #32]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001a4e:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC4P;      // Toggle polarity
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6a1a      	ldr	r2, [r3, #32]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001a5e:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC4E;      // Re-enable channel
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6a1a      	ldr	r2, [r3, #32]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001a6e:	621a      	str	r2, [r3, #32]
}
 8001a70:	e047      	b.n	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
			else if (rollCaptureIndex == 1)
 8001a72:	4b2a      	ldr	r3, [pc, #168]	@ (8001b1c <HAL_TIM_IC_CaptureCallback+0x400>)
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d143      	bne.n	8001b02 <HAL_TIM_IC_CaptureCallback+0x3e6>
				rollInputCaptureValue2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8001a7a:	210c      	movs	r1, #12
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f005 fdd5 	bl	800762c <HAL_TIM_ReadCapturedValue>
 8001a82:	4603      	mov	r3, r0
 8001a84:	4a27      	ldr	r2, [pc, #156]	@ (8001b24 <HAL_TIM_IC_CaptureCallback+0x408>)
 8001a86:	6013      	str	r3, [r2, #0]
				if (rollInputCaptureValue2 > rollInputCaptureValue1)
 8001a88:	4b26      	ldr	r3, [pc, #152]	@ (8001b24 <HAL_TIM_IC_CaptureCallback+0x408>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b24      	ldr	r3, [pc, #144]	@ (8001b20 <HAL_TIM_IC_CaptureCallback+0x404>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d907      	bls.n	8001aa4 <HAL_TIM_IC_CaptureCallback+0x388>
					rollDiffCapture = rollInputCaptureValue2 - rollInputCaptureValue1;
 8001a94:	4b23      	ldr	r3, [pc, #140]	@ (8001b24 <HAL_TIM_IC_CaptureCallback+0x408>)
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	4b21      	ldr	r3, [pc, #132]	@ (8001b20 <HAL_TIM_IC_CaptureCallback+0x404>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	4a22      	ldr	r2, [pc, #136]	@ (8001b28 <HAL_TIM_IC_CaptureCallback+0x40c>)
 8001aa0:	6013      	str	r3, [r2, #0]
 8001aa2:	e013      	b.n	8001acc <HAL_TIM_IC_CaptureCallback+0x3b0>
				else if (rollInputCaptureValue2 < rollInputCaptureValue1)
 8001aa4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b24 <HAL_TIM_IC_CaptureCallback+0x408>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <HAL_TIM_IC_CaptureCallback+0x404>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d20b      	bcs.n	8001ac8 <HAL_TIM_IC_CaptureCallback+0x3ac>
					rollDiffCapture = (htim->Instance->ARR - rollInputCaptureValue1) + rollInputCaptureValue2;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <HAL_TIM_IC_CaptureCallback+0x404>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	1ad2      	subs	r2, r2, r3
 8001abc:	4b19      	ldr	r3, [pc, #100]	@ (8001b24 <HAL_TIM_IC_CaptureCallback+0x408>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	4a19      	ldr	r2, [pc, #100]	@ (8001b28 <HAL_TIM_IC_CaptureCallback+0x40c>)
 8001ac4:	6013      	str	r3, [r2, #0]
 8001ac6:	e001      	b.n	8001acc <HAL_TIM_IC_CaptureCallback+0x3b0>
					Error_Handler();
 8001ac8:	f000 f8ea 	bl	8001ca0 <Error_Handler>
				rollCaptureIndex = 0;
 8001acc:	4b13      	ldr	r3, [pc, #76]	@ (8001b1c <HAL_TIM_IC_CaptureCallback+0x400>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	801a      	strh	r2, [r3, #0]
				htim->Instance->CCER &= ~TIM_CCER_CC4E;     // Disable channel
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	6a1a      	ldr	r2, [r3, #32]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001ae0:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER &= ~TIM_CCER_CC4P;      // Toggle polarity
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6a1a      	ldr	r2, [r3, #32]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001af0:	621a      	str	r2, [r3, #32]
				htim->Instance->CCER |= TIM_CCER_CC4E;      // Re-enable channel
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6a1a      	ldr	r2, [r3, #32]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001b00:	621a      	str	r2, [r3, #32]
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	200002ac 	.word	0x200002ac
 8001b10:	200002cc 	.word	0x200002cc
 8001b14:	200002c8 	.word	0x200002c8
 8001b18:	200002d0 	.word	0x200002d0
 8001b1c:	200002ae 	.word	0x200002ae
 8001b20:	200002d4 	.word	0x200002d4
 8001b24:	200002d8 	.word	0x200002d8
 8001b28:	200002dc 	.word	0x200002dc

08001b2c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;)
	{
		osDelay(1);
 8001b34:	2001      	movs	r0, #1
 8001b36:	f006 fa8f 	bl	8008058 <osDelay>
 8001b3a:	e7fb      	b.n	8001b34 <StartDefaultTask+0x8>

08001b3c <updatePID>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_updatePID */
void updatePID(void *argument)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN updatePID */
	/* Infinite loop */
	for (;;)
	{
		osDelay(1);
 8001b44:	2001      	movs	r0, #1
 8001b46:	f006 fa87 	bl	8008058 <osDelay>
 8001b4a:	e7fb      	b.n	8001b44 <updatePID+0x8>

08001b4c <getOrientation>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_getOrientation */
void getOrientation(void *argument)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	for (;;)
	{
		//credits: https://github.com/Pluscrafter/i2cdevlib/blob/master/STM32_HAL/Nucleo-144F722ZE/Src/main.cpp

		while (!orientation_data_ready); //wait until external interrupt fires to get data when it is freshly ready
 8001b54:	bf00      	nop
 8001b56:	4b3b      	ldr	r3, [pc, #236]	@ (8001c44 <getOrientation+0xf8>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d0fb      	beq.n	8001b56 <getOrientation+0xa>
		if (osMutexAcquire(xMutexHandle, osWaitForever) == osOK) //try to aquire mutex
 8001b5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c48 <getOrientation+0xfc>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f04f 31ff 	mov.w	r1, #4294967295
 8001b66:	4618      	mov	r0, r3
 8001b68:	f006 fb17 	bl	800819a <osMutexAcquire>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d15c      	bne.n	8001c2c <getOrientation+0xe0>
		{
			fifoCount = getFIFOCount(&hi2c2);
 8001b72:	4836      	ldr	r0, [pc, #216]	@ (8001c4c <getOrientation+0x100>)
 8001b74:	f000 fca0 	bl	80024b8 <getFIFOCount>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4b34      	ldr	r3, [pc, #208]	@ (8001c50 <getOrientation+0x104>)
 8001b7e:	801a      	strh	r2, [r3, #0]
			while (fifoCount < packetSize)
 8001b80:	e006      	b.n	8001b90 <getOrientation+0x44>
			{
				//insert here your code
				fifoCount = getFIFOCount(&hi2c2);
 8001b82:	4832      	ldr	r0, [pc, #200]	@ (8001c4c <getOrientation+0x100>)
 8001b84:	f000 fc98 	bl	80024b8 <getFIFOCount>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	4b30      	ldr	r3, [pc, #192]	@ (8001c50 <getOrientation+0x104>)
 8001b8e:	801a      	strh	r2, [r3, #0]
			while (fifoCount < packetSize)
 8001b90:	4b2f      	ldr	r3, [pc, #188]	@ (8001c50 <getOrientation+0x104>)
 8001b92:	881a      	ldrh	r2, [r3, #0]
 8001b94:	4b2f      	ldr	r3, [pc, #188]	@ (8001c54 <getOrientation+0x108>)
 8001b96:	881b      	ldrh	r3, [r3, #0]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d3f2      	bcc.n	8001b82 <getOrientation+0x36>
			}
			if (fifoCount >= 1024)
 8001b9c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c50 <getOrientation+0x104>)
 8001b9e:	881b      	ldrh	r3, [r3, #0]
 8001ba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ba4:	d303      	bcc.n	8001bae <getOrientation+0x62>
			{
				resetFIFO(&hi2c2);
 8001ba6:	4829      	ldr	r0, [pc, #164]	@ (8001c4c <getOrientation+0x100>)
 8001ba8:	f000 fca4 	bl	80024f4 <resetFIFO>
 8001bac:	e039      	b.n	8001c22 <getOrientation+0xd6>
				//Serial.println(F("FIFO overflow!"));
			}
			else
			{
				if (fifoCount % packetSize != 0)
 8001bae:	4b28      	ldr	r3, [pc, #160]	@ (8001c50 <getOrientation+0x104>)
 8001bb0:	881b      	ldrh	r3, [r3, #0]
 8001bb2:	4a28      	ldr	r2, [pc, #160]	@ (8001c54 <getOrientation+0x108>)
 8001bb4:	8812      	ldrh	r2, [r2, #0]
 8001bb6:	fbb3 f1f2 	udiv	r1, r3, r2
 8001bba:	fb01 f202 	mul.w	r2, r1, r2
 8001bbe:	1a9b      	subs	r3, r3, r2
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d01a      	beq.n	8001bfc <getOrientation+0xb0>
				{
					resetFIFO(&hi2c2);
 8001bc6:	4821      	ldr	r0, [pc, #132]	@ (8001c4c <getOrientation+0x100>)
 8001bc8:	f000 fc94 	bl	80024f4 <resetFIFO>
					fifoCount = getFIFOCount(&hi2c2);
 8001bcc:	481f      	ldr	r0, [pc, #124]	@ (8001c4c <getOrientation+0x100>)
 8001bce:	f000 fc73 	bl	80024b8 <getFIFOCount>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c50 <getOrientation+0x104>)
 8001bd8:	801a      	strh	r2, [r3, #0]
 8001bda:	e022      	b.n	8001c22 <getOrientation+0xd6>
				else
				{
					while (fifoCount >= packetSize)
					{

						getFIFOBytes(&hi2c2, fifoBuffer, packetSize);
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c54 <getOrientation+0x108>)
 8001bde:	881b      	ldrh	r3, [r3, #0]
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	461a      	mov	r2, r3
 8001be4:	491c      	ldr	r1, [pc, #112]	@ (8001c58 <getOrientation+0x10c>)
 8001be6:	4819      	ldr	r0, [pc, #100]	@ (8001c4c <getOrientation+0x100>)
 8001be8:	f000 fc94 	bl	8002514 <getFIFOBytes>
						fifoCount -= packetSize;
 8001bec:	4b18      	ldr	r3, [pc, #96]	@ (8001c50 <getOrientation+0x104>)
 8001bee:	881a      	ldrh	r2, [r3, #0]
 8001bf0:	4b18      	ldr	r3, [pc, #96]	@ (8001c54 <getOrientation+0x108>)
 8001bf2:	881b      	ldrh	r3, [r3, #0]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	4b15      	ldr	r3, [pc, #84]	@ (8001c50 <getOrientation+0x104>)
 8001bfa:	801a      	strh	r2, [r3, #0]
					while (fifoCount >= packetSize)
 8001bfc:	4b14      	ldr	r3, [pc, #80]	@ (8001c50 <getOrientation+0x104>)
 8001bfe:	881a      	ldrh	r2, [r3, #0]
 8001c00:	4b14      	ldr	r3, [pc, #80]	@ (8001c54 <getOrientation+0x108>)
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d2e9      	bcs.n	8001bdc <getOrientation+0x90>

					}
					dmpGetQuaternionQuatStruct(&q, fifoBuffer);
 8001c08:	4913      	ldr	r1, [pc, #76]	@ (8001c58 <getOrientation+0x10c>)
 8001c0a:	4814      	ldr	r0, [pc, #80]	@ (8001c5c <getOrientation+0x110>)
 8001c0c:	f000 fcec 	bl	80025e8 <dmpGetQuaternionQuatStruct>
					dmpGetGravity(&gravity, &q);
 8001c10:	4912      	ldr	r1, [pc, #72]	@ (8001c5c <getOrientation+0x110>)
 8001c12:	4813      	ldr	r0, [pc, #76]	@ (8001c60 <getOrientation+0x114>)
 8001c14:	f000 fd3b 	bl	800268e <dmpGetGravity>
					dmpGetYawPitchRoll(ypr, &q, &gravity);
 8001c18:	4a11      	ldr	r2, [pc, #68]	@ (8001c60 <getOrientation+0x114>)
 8001c1a:	4910      	ldr	r1, [pc, #64]	@ (8001c5c <getOrientation+0x110>)
 8001c1c:	4811      	ldr	r0, [pc, #68]	@ (8001c64 <getOrientation+0x118>)
 8001c1e:	f000 fdbb 	bl	8002798 <dmpGetYawPitchRoll>
				}
			}
			a++;
 8001c22:	4b11      	ldr	r3, [pc, #68]	@ (8001c68 <getOrientation+0x11c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	3301      	adds	r3, #1
 8001c28:	4a0f      	ldr	r2, [pc, #60]	@ (8001c68 <getOrientation+0x11c>)
 8001c2a:	6013      	str	r3, [r2, #0]

		}
		osMutexRelease(xMutexHandle);
 8001c2c:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <getOrientation+0xfc>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f006 fafd 	bl	8008230 <osMutexRelease>
		HAL_Delay(20);
 8001c36:	2014      	movs	r0, #20
 8001c38:	f001 fa26 	bl	8003088 <HAL_Delay>
		orientation_data_ready = 0;
 8001c3c:	4b01      	ldr	r3, [pc, #4]	@ (8001c44 <getOrientation+0xf8>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	701a      	strb	r2, [r3, #0]
		while (!orientation_data_ready); //wait until external interrupt fires to get data when it is freshly ready
 8001c42:	e787      	b.n	8001b54 <getOrientation+0x8>
 8001c44:	200002e2 	.word	0x200002e2
 8001c48:	20000204 	.word	0x20000204
 8001c4c:	20000088 	.word	0x20000088
 8001c50:	2000023a 	.word	0x2000023a
 8001c54:	20000238 	.word	0x20000238
 8001c58:	20000240 	.word	0x20000240
 8001c5c:	20000280 	.word	0x20000280
 8001c60:	20000290 	.word	0x20000290
 8001c64:	2000029c 	.word	0x2000029c
 8001c68:	2000023c 	.word	0x2000023c

08001c6c <getInputs>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_getInputs */
void getInputs(void *argument)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN getInputs */
	/* Infinite loop */
	for (;;)
	{
		osDelay(1);
 8001c74:	2001      	movs	r0, #1
 8001c76:	f006 f9ef 	bl	8008058 <osDelay>
 8001c7a:	e7fb      	b.n	8001c74 <getInputs+0x8>

08001c7c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a04      	ldr	r2, [pc, #16]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d101      	bne.n	8001c92 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8001c8e:	f001 f9df 	bl	8003050 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40000800 	.word	0x40000800

08001ca0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca4:	b672      	cpsid	i
}
 8001ca6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <Error_Handler+0x8>

08001cac <i2c_Read_Accelerometer>:
#define MPU6050_DMP_FIFO_RATE_DIVISOR 0x01 // The New instance of the Firmware has this as the default
#endif

//pData is buffer to put read contents into, len is bytes to read from mpu6050
HAL_StatusTypeDef i2c_Read_Accelerometer(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t regAddress, uint8_t *pData, uint16_t len)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b088      	sub	sp, #32
 8001cb0:	af02      	add	r7, sp, #8
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	607b      	str	r3, [r7, #4]
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	817b      	strh	r3, [r7, #10]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	727b      	strb	r3, [r7, #9]
	HAL_StatusTypeDef returnValue;
	uint8_t reg_addr[1];

	/* We compute the MSB and LSB parts of the memory address */
	reg_addr[0] = (uint8_t) (regAddress);
 8001cbe:	7a7b      	ldrb	r3, [r7, #9]
 8001cc0:	753b      	strb	r3, [r7, #20]

	while (HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY);
 8001cc2:	bf00      	nop
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f002 ff9a 	bl	8004bfe <HAL_I2C_GetState>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b20      	cmp	r3, #32
 8001cce:	d1f9      	bne.n	8001cc4 <i2c_Read_Accelerometer+0x18>
	/* First we send the memory location address where start reading data */
	returnValue = HAL_I2C_Master_Seq_Transmit_DMA(hi2c, DevAddress, reg_addr, 1, I2C_FIRST_FRAME);
 8001cd0:	f107 0214 	add.w	r2, r7, #20
 8001cd4:	8979      	ldrh	r1, [r7, #10]
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	2301      	movs	r3, #1
 8001cdc:	68f8      	ldr	r0, [r7, #12]
 8001cde:	f002 fac1 	bl	8004264 <HAL_I2C_Master_Seq_Transmit_DMA>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	75fb      	strb	r3, [r7, #23]
	//	while (!i2c_TX_done);
	//	i2c_TX_done = 0;
	while (HAL_I2C_GetState(hi2c) != HAL_I2C_STATE_READY);
 8001ce6:	bf00      	nop
 8001ce8:	68f8      	ldr	r0, [r7, #12]
 8001cea:	f002 ff88 	bl	8004bfe <HAL_I2C_GetState>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b20      	cmp	r3, #32
 8001cf2:	d1f9      	bne.n	8001ce8 <i2c_Read_Accelerometer+0x3c>
	/* Next we can retrieve the data from EEPROM */
	returnValue = HAL_I2C_Master_Seq_Receive_DMA(hi2c, DevAddress, pData, len, I2C_LAST_FRAME);	//get data we requested and place it in pData buffer
 8001cf4:	8c3b      	ldrh	r3, [r7, #32]
 8001cf6:	8979      	ldrh	r1, [r7, #10]
 8001cf8:	2220      	movs	r2, #32
 8001cfa:	9200      	str	r2, [sp, #0]
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	68f8      	ldr	r0, [r7, #12]
 8001d00:	f002 fc0e 	bl	8004520 <HAL_I2C_Master_Seq_Receive_DMA>
 8001d04:	4603      	mov	r3, r0
 8001d06:	75fb      	strb	r3, [r7, #23]
	while (!i2c_RX_done);
 8001d08:	bf00      	nop
 8001d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d44 <i2c_Read_Accelerometer+0x98>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0fb      	beq.n	8001d0a <i2c_Read_Accelerometer+0x5e>
	i2c_RX_done = 0;
 8001d12:	4b0c      	ldr	r3, [pc, #48]	@ (8001d44 <i2c_Read_Accelerometer+0x98>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]

	//for some reason after doing the receive function, the I2C2's CR1 (control register 1) goes from 0x401 to 0x201. This then causes issues
	//when trying to do the next transmit. As a result, I'm manually making sure the correct bits are turned on and off.
	//This seems to only be an issue on the STM32F103C8T6
	hi2c->Instance->CR1 &= ~I2C_CR1_STOP;	//make sure stop bit is turned off (bit 9)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001d26:	601a      	str	r2, [r3, #0]
	hi2c->Instance->CR1 |= I2C_CR1_ACK;	//turn on acknowledge bit (bit 10)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001d36:	601a      	str	r2, [r3, #0]
	return returnValue;
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3718      	adds	r7, #24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	200002e0 	.word	0x200002e0

08001d48 <i2c_Write_Accelerometer>:

HAL_StatusTypeDef i2c_Write_Accelerometer(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t regAddress, uint8_t *pData, uint16_t len)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	607b      	str	r3, [r7, #4]
 8001d52:	460b      	mov	r3, r1
 8001d54:	817b      	strh	r3, [r7, #10]
 8001d56:	4613      	mov	r3, r2
 8001d58:	727b      	strb	r3, [r7, #9]
	HAL_StatusTypeDef returnValue;
	uint8_t *data;

	data = (uint8_t*) malloc(sizeof(uint8_t) * (1 + len));
 8001d5a:	8c3b      	ldrh	r3, [r7, #32]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f009 fa12 	bl	800b188 <malloc>
 8001d64:	4603      	mov	r3, r0
 8001d66:	617b      	str	r3, [r7, #20]
	/*We compute the MSB and LSB parts of the memory address*/
	data[0] = (uint8_t) (regAddress);
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	7a7a      	ldrb	r2, [r7, #9]
 8001d6c:	701a      	strb	r2, [r3, #0]

	/*And copy the content of the pData array in the temporary buffer*/
	memcpy(data + 1, pData, len);	//inserts data one slot after the register address
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	3301      	adds	r3, #1
 8001d72:	8c3a      	ldrh	r2, [r7, #32]
 8001d74:	6879      	ldr	r1, [r7, #4]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f009 fdb5 	bl	800b8e6 <memcpy>

	/*We are now ready to transfer the buffer over the I2C bus*/
	returnValue = HAL_I2C_Master_Transmit_DMA(hi2c, DevAddress, data, len + 1);
 8001d7c:	8c3b      	ldrh	r3, [r7, #32]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	8979      	ldrh	r1, [r7, #10]
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f002 f81a 	bl	8003dc0 <HAL_I2C_Master_Transmit_DMA>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	74fb      	strb	r3, [r7, #19]
	while (!i2c_TX_done);
 8001d90:	bf00      	nop
 8001d92:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <i2c_Write_Accelerometer+0x80>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d0fb      	beq.n	8001d92 <i2c_Write_Accelerometer+0x4a>
	i2c_TX_done = 0;
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc8 <i2c_Write_Accelerometer+0x80>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	701a      	strb	r2, [r3, #0]
	//free(data); //originally freed data here, but causes glitches and wrong data would be sent to dmp
	/*We wait until the Accelerometer effectively stores data*/
	while (HAL_I2C_IsDeviceReady(hi2c, DevAddress, 1, HAL_MAX_DELAY) != HAL_OK);	//peripheral can only accept the transmission once it finishes doing what it does
 8001da0:	bf00      	nop
 8001da2:	8979      	ldrh	r1, [r7, #10]
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295
 8001da8:	2201      	movs	r2, #1
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f002 f92c 	bl	8004008 <HAL_I2C_IsDeviceReady>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1f5      	bne.n	8001da2 <i2c_Write_Accelerometer+0x5a>

	free(data); // free data at end
 8001db6:	6978      	ldr	r0, [r7, #20]
 8001db8:	f009 f9ee 	bl	800b198 <free>

	return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3718      	adds	r7, #24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	200002e1 	.word	0x200002e1

08001dcc <setBit>:
HAL_StatusTypeDef setBit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t regAddress, uint8_t bitNum, uint8_t data)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af02      	add	r7, sp, #8
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	4608      	mov	r0, r1
 8001dd6:	4611      	mov	r1, r2
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4603      	mov	r3, r0
 8001ddc:	807b      	strh	r3, [r7, #2]
 8001dde:	460b      	mov	r3, r1
 8001de0:	707b      	strb	r3, [r7, #1]
 8001de2:	4613      	mov	r3, r2
 8001de4:	703b      	strb	r3, [r7, #0]
	uint8_t buffer;
	i2c_Read_Accelerometer(hi2c, DevAddress, regAddress, &buffer, 1);
 8001de6:	f107 030e 	add.w	r3, r7, #14
 8001dea:	787a      	ldrb	r2, [r7, #1]
 8001dec:	8879      	ldrh	r1, [r7, #2]
 8001dee:	2001      	movs	r0, #1
 8001df0:	9000      	str	r0, [sp, #0]
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f7ff ff5a 	bl	8001cac <i2c_Read_Accelerometer>
	buffer = (data != 0) ? (buffer | (1 << bitNum)) : (buffer & ~(1 << bitNum));	//bit mask to only change one bit of the register
 8001df8:	7e3b      	ldrb	r3, [r7, #24]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d00a      	beq.n	8001e14 <setBit+0x48>
 8001dfe:	783b      	ldrb	r3, [r7, #0]
 8001e00:	2201      	movs	r2, #1
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	b25a      	sxtb	r2, r3
 8001e08:	7bbb      	ldrb	r3, [r7, #14]
 8001e0a:	b25b      	sxtb	r3, r3
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	b25b      	sxtb	r3, r3
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	e00b      	b.n	8001e2c <setBit+0x60>
 8001e14:	783b      	ldrb	r3, [r7, #0]
 8001e16:	2201      	movs	r2, #1
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	b25b      	sxtb	r3, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	b25a      	sxtb	r2, r3
 8001e22:	7bbb      	ldrb	r3, [r7, #14]
 8001e24:	b25b      	sxtb	r3, r3
 8001e26:	4013      	ands	r3, r2
 8001e28:	b25b      	sxtb	r3, r3
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef status = i2c_Write_Accelerometer(hi2c, DevAddress, regAddress, (uint8_t*) &buffer, 1);	//write the updated register
 8001e2e:	f107 030e 	add.w	r3, r7, #14
 8001e32:	787a      	ldrb	r2, [r7, #1]
 8001e34:	8879      	ldrh	r1, [r7, #2]
 8001e36:	2001      	movs	r0, #1
 8001e38:	9000      	str	r0, [sp, #0]
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f7ff ff84 	bl	8001d48 <i2c_Write_Accelerometer>
 8001e40:	4603      	mov	r3, r0
 8001e42:	73fb      	strb	r3, [r7, #15]
	return status;
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <setBits>:
HAL_StatusTypeDef setBits(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t regAddress, uint8_t bitStart, uint8_t length, uint8_t data)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b086      	sub	sp, #24
 8001e52:	af02      	add	r7, sp, #8
 8001e54:	6078      	str	r0, [r7, #4]
 8001e56:	4608      	mov	r0, r1
 8001e58:	4611      	mov	r1, r2
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	807b      	strh	r3, [r7, #2]
 8001e60:	460b      	mov	r3, r1
 8001e62:	707b      	strb	r3, [r7, #1]
 8001e64:	4613      	mov	r3, r2
 8001e66:	703b      	strb	r3, [r7, #0]
	// 00011100 mask byte
	// 10101111 original value (sample)
	// 10100011 original & ~mask
	// 10101011 masked | value
	uint8_t buffer;
	i2c_Read_Accelerometer(hi2c, DevAddress, regAddress, &buffer, 1);
 8001e68:	f107 030d 	add.w	r3, r7, #13
 8001e6c:	787a      	ldrb	r2, [r7, #1]
 8001e6e:	8879      	ldrh	r1, [r7, #2]
 8001e70:	2001      	movs	r0, #1
 8001e72:	9000      	str	r0, [sp, #0]
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff ff19 	bl	8001cac <i2c_Read_Accelerometer>
	uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 8001e7a:	7e3b      	ldrb	r3, [r7, #24]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	1e5a      	subs	r2, r3, #1
 8001e84:	7839      	ldrb	r1, [r7, #0]
 8001e86:	7e3b      	ldrb	r3, [r7, #24]
 8001e88:	1acb      	subs	r3, r1, r3
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	73fb      	strb	r3, [r7, #15]
	data <<= (bitStart - length + 1); // shift data into correct position
 8001e92:	7f3a      	ldrb	r2, [r7, #28]
 8001e94:	7839      	ldrb	r1, [r7, #0]
 8001e96:	7e3b      	ldrb	r3, [r7, #24]
 8001e98:	1acb      	subs	r3, r1, r3
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	773b      	strb	r3, [r7, #28]
	data &= mask; // zero all non-important bits in data
 8001ea2:	7f3a      	ldrb	r2, [r7, #28]
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	773b      	strb	r3, [r7, #28]
	buffer &= ~(mask); // zero all important bits in existing byte
 8001eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	b25a      	sxtb	r2, r3
 8001eb2:	7b7b      	ldrb	r3, [r7, #13]
 8001eb4:	b25b      	sxtb	r3, r3
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	b25b      	sxtb	r3, r3
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	737b      	strb	r3, [r7, #13]
	buffer |= data; // combine data with existing byte
 8001ebe:	7b7a      	ldrb	r2, [r7, #13]
 8001ec0:	7f3b      	ldrb	r3, [r7, #28]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status = i2c_Write_Accelerometer(hi2c, DevAddress, regAddress, (uint8_t*) &buffer, 1);	//write the updated register
 8001ec8:	f107 030d 	add.w	r3, r7, #13
 8001ecc:	787a      	ldrb	r2, [r7, #1]
 8001ece:	8879      	ldrh	r1, [r7, #2]
 8001ed0:	2001      	movs	r0, #1
 8001ed2:	9000      	str	r0, [sp, #0]
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ff37 	bl	8001d48 <i2c_Write_Accelerometer>
 8001eda:	4603      	mov	r3, r0
 8001edc:	73bb      	strb	r3, [r7, #14]
	return status;
 8001ede:	7bbb      	ldrb	r3, [r7, #14]

}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3710      	adds	r7, #16
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <sensor_data_init>:
	sensor_data->gyro_y = (sensor_data->gyro_y_buf[0] << 8) | sensor_data->gyro_y_buf[1];
	sensor_data->gyro_z = (sensor_data->gyro_z_buf[0] << 8) | sensor_data->gyro_z_buf[1];
}

void sensor_data_init(mpu6050_sensor_data *sensor_data)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
	//initialize values that will be calculated later anyways, probably not necessary to do
	sensor_data->yaw = 0;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	619a      	str	r2, [r3, #24]
	sensor_data->pitch = 0;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f04f 0200 	mov.w	r2, #0
 8001efe:	61da      	str	r2, [r3, #28]
	sensor_data->roll = 0;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	621a      	str	r2, [r3, #32]
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bc80      	pop	{r7}
 8001f10:	4770      	bx	lr
	...

08001f14 <mpu6050_init_dmp>:

//MPU6050 code with DMP, credits: https://github.com/jrowberg/i2cdevlib/blob/master/Arduino/MPU6050/MPU6050_6Axis_MotionApps20.cpp#L272, MPU6050_6Axis_MotionApps20::dmpInitialize()
//code was built for arduino, so I'm porting it to stm32
void mpu6050_init_dmp(I2C_HandleTypeDef *hi2c) //combines mpu.initialize and mpu.dmpInitialize
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08a      	sub	sp, #40	@ 0x28
 8001f18:	af04      	add	r7, sp, #16
 8001f1a:	6078      	str	r0, [r7, #4]
	 * after start-up). This function also sets both the accelerometer and the gyroscope
	 * to their most sensitive settings, namely +/- 2g and +/- 250 degrees/sec, and sets
	 * the clock source to use the X Gyro for reference, which is slightly better than
	 * the default internal clock source.
	 */
	setBits(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, MPU6050_CLOCK_PLL_XGYRO);
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	9301      	str	r3, [sp, #4]
 8001f20:	2303      	movs	r3, #3
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	2302      	movs	r3, #2
 8001f26:	226b      	movs	r2, #107	@ 0x6b
 8001f28:	21d0      	movs	r1, #208	@ 0xd0
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7ff ff8f 	bl	8001e4e <setBits>
	setBits(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, MPU6050_GYRO_FS_250);
 8001f30:	2300      	movs	r3, #0
 8001f32:	9301      	str	r3, [sp, #4]
 8001f34:	2302      	movs	r3, #2
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	2304      	movs	r3, #4
 8001f3a:	221b      	movs	r2, #27
 8001f3c:	21d0      	movs	r1, #208	@ 0xd0
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7ff ff85 	bl	8001e4e <setBits>
	setBits(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, MPU6050_GYRO_FS_250);
 8001f44:	2300      	movs	r3, #0
 8001f46:	9301      	str	r3, [sp, #4]
 8001f48:	2302      	movs	r3, #2
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	2304      	movs	r3, #4
 8001f4e:	221c      	movs	r2, #28
 8001f50:	21d0      	movs	r1, #208	@ 0xd0
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7ff ff7b 	bl	8001e4e <setBits>
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, false);
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	2306      	movs	r3, #6
 8001f5e:	226b      	movs	r2, #107	@ 0x6b
 8001f60:	21d0      	movs	r1, #208	@ 0xd0
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7ff ff32 	bl	8001dcc <setBit>

	//dmpInitialize()
	uint8_t command = 0x00;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	75bb      	strb	r3, [r7, #22]

	//reset the MPU6050
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_DEVICE_RESET_BIT, true);	//Device reset bit: When set to 1, this bit resets all internal registers to their default values.  The bit automatically clears to 0 once the reset is done.
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	2307      	movs	r3, #7
 8001f72:	226b      	movs	r2, #107	@ 0x6b
 8001f74:	21d0      	movs	r1, #208	@ 0xd0
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f7ff ff28 	bl	8001dcc <setBit>
	HAL_Delay(30); //wait a little
 8001f7c:	201e      	movs	r0, #30
 8001f7e:	f001 f883 	bl	8003088 <HAL_Delay>

	//turn off sleep mode to power cycle mpu6050
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, false);
 8001f82:	2300      	movs	r3, #0
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	2306      	movs	r3, #6
 8001f88:	226b      	movs	r2, #107	@ 0x6b
 8001f8a:	21d0      	movs	r1, #208	@ 0xd0
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff ff1d 	bl	8001dcc <setBit>

	// get MPU hardware revision
	setMemoryBank(hi2c, 0x10, true, true); //memory bank 2, prefetch enabled, userbank enabled
 8001f92:	2301      	movs	r3, #1
 8001f94:	2201      	movs	r2, #1
 8001f96:	2110      	movs	r1, #16
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	f000 f91d 	bl	80021d8 <setMemoryBank>
	setMemoryStartAddress(hi2c, 0x06);
 8001f9e:	2106      	movs	r1, #6
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f000 f947 	bl	8002234 <setMemoryStartAddress>
	//DEBUG_PRINTLN(F("Checking hardware revision..."));
	//DEBUG_PRINT(F("Revision @ user[16][6] = "));
	//DEBUG_PRINTLN(readMemoryByte());
	uint8_t temp_buf = 0;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	757b      	strb	r3, [r7, #21]
	i2c_Read_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_MEM_R_W, &temp_buf, 1); //read contents in MPU6050_RA_MEM_R_W register
 8001faa:	f107 0315 	add.w	r3, r7, #21
 8001fae:	2201      	movs	r2, #1
 8001fb0:	9200      	str	r2, [sp, #0]
 8001fb2:	226f      	movs	r2, #111	@ 0x6f
 8001fb4:	21d0      	movs	r1, #208	@ 0xd0
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7ff fe78 	bl	8001cac <i2c_Read_Accelerometer>
	//DEBUG_PRINTLN(F("Resetting memory bank selection to 0..."));
	setMemoryBank(hi2c, 0, false, false); //memory bank 0, prefetch disabled, userbank disabled
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f908 	bl	80021d8 <setMemoryBank>

	// check OTP bank valid, want the first bit of temp_OTP_valid to be 1
	uint8_t temp_OTP_valid = 0;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	75fb      	strb	r3, [r7, #23]
	temp_OTP_valid = getOTPBankValid(hi2c);
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f000 f943 	bl	8002258 <getOTPBankValid>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	75fb      	strb	r3, [r7, #23]

	// setup weird slave stuff (?)
	//	DEBUG_PRINTLN(F("Setting slave 0 address to 0x7F..."));
	command = 0x7F; //the address
 8001fd6:	237f      	movs	r3, #127	@ 0x7f
 8001fd8:	75bb      	strb	r3, [r7, #22]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_I2C_SLV0_ADDR , (uint8_t*) &command, 1);
 8001fda:	f107 0316 	add.w	r3, r7, #22
 8001fde:	2201      	movs	r2, #1
 8001fe0:	9200      	str	r2, [sp, #0]
 8001fe2:	2225      	movs	r2, #37	@ 0x25
 8001fe4:	21d0      	movs	r1, #208	@ 0xd0
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff feae 	bl	8001d48 <i2c_Write_Accelerometer>
	//	DEBUG_PRINTLN(F("Disabling I2C Master mode..."));
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT, false);
 8001fec:	2300      	movs	r3, #0
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	2305      	movs	r3, #5
 8001ff2:	226a      	movs	r2, #106	@ 0x6a
 8001ff4:	21d0      	movs	r1, #208	@ 0xd0
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f7ff fee8 	bl	8001dcc <setBit>
	//	DEBUG_PRINTLN(F("Setting slave 0 address to 0x68 (self)..."));
	command = 0x68;
 8001ffc:	2368      	movs	r3, #104	@ 0x68
 8001ffe:	75bb      	strb	r3, [r7, #22]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_I2C_SLV0_ADDR , (uint8_t*) &command, 1);
 8002000:	f107 0316 	add.w	r3, r7, #22
 8002004:	2201      	movs	r2, #1
 8002006:	9200      	str	r2, [sp, #0]
 8002008:	2225      	movs	r2, #37	@ 0x25
 800200a:	21d0      	movs	r1, #208	@ 0xd0
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff fe9b 	bl	8001d48 <i2c_Write_Accelerometer>
	//	DEBUG_PRINTLN(F("Resetting I2C Master control..."));
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_RESET_BIT, true);
 8002012:	2301      	movs	r3, #1
 8002014:	9300      	str	r3, [sp, #0]
 8002016:	2301      	movs	r3, #1
 8002018:	226a      	movs	r2, #106	@ 0x6a
 800201a:	21d0      	movs	r1, #208	@ 0xd0
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7ff fed5 	bl	8001dcc <setBit>
	HAL_Delay(20);
 8002022:	2014      	movs	r0, #20
 8002024:	f001 f830 	bl	8003088 <HAL_Delay>
	//	DEBUG_PRINTLN(F("Setting clock source to Z Gyro..."));
	setBits(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, MPU6050_CLOCK_PLL_ZGYRO);
 8002028:	2303      	movs	r3, #3
 800202a:	9301      	str	r3, [sp, #4]
 800202c:	2303      	movs	r3, #3
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	2302      	movs	r3, #2
 8002032:	226b      	movs	r2, #107	@ 0x6b
 8002034:	21d0      	movs	r1, #208	@ 0xd0
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7ff ff09 	bl	8001e4e <setBits>

	//Setting DMP and FIFO_OFLOW interrupts enabled
	setIntEnabled(hi2c, 1 << MPU6050_INTERRUPT_FIFO_OFLOW_BIT | 1 << MPU6050_INTERRUPT_DMP_INT_BIT); 	// 1<<4 | 1 << 1
 800203c:	2112      	movs	r1, #18
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 f91e 	bl	8002280 <setIntEnabled>

	//Setting sample rate to 200Hz, since we are using DLPF, 1KHz/(4+1) = 200Hz
	command = 0x04;	//divide by sample rate divider + 1
 8002044:	2304      	movs	r3, #4
 8002046:	75bb      	strb	r3, [r7, #22]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_SMPLRT_DIV, (uint8_t*) &command, 1);	// adjust sample rate divider
 8002048:	f107 0316 	add.w	r3, r7, #22
 800204c:	2201      	movs	r2, #1
 800204e:	9200      	str	r2, [sp, #0]
 8002050:	2219      	movs	r2, #25
 8002052:	21d0      	movs	r1, #208	@ 0xd0
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff fe77 	bl	8001d48 <i2c_Write_Accelerometer>
	i2c_Read_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_SMPLRT_DIV, (uint8_t*) receive_buffer, 1);	//check sample rate divider contents
 800205a:	2301      	movs	r3, #1
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	4b5b      	ldr	r3, [pc, #364]	@ (80021cc <mpu6050_init_dmp+0x2b8>)
 8002060:	2219      	movs	r2, #25
 8002062:	21d0      	movs	r1, #208	@ 0xd0
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f7ff fe21 	bl	8001cac <i2c_Read_Accelerometer>

	//DEBUG_PRINTLN(F("Setting external frame sync to TEMP_OUT_L[0]..."));
	setBits(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_CONFIG, MPU6050_CFG_EXT_SYNC_SET_BIT, MPU6050_CFG_EXT_SYNC_SET_LENGTH, MPU6050_EXT_SYNC_TEMP_OUT_L);
 800206a:	2301      	movs	r3, #1
 800206c:	9301      	str	r3, [sp, #4]
 800206e:	2303      	movs	r3, #3
 8002070:	9300      	str	r3, [sp, #0]
 8002072:	2305      	movs	r3, #5
 8002074:	221a      	movs	r2, #26
 8002076:	21d0      	movs	r1, #208	@ 0xd0
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f7ff fee8 	bl	8001e4e <setBits>

	//Setting DLPF bandwidth to 42Hz
	setBits(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH, MPU6050_DLPF_BW_42);
 800207e:	2303      	movs	r3, #3
 8002080:	9301      	str	r3, [sp, #4]
 8002082:	2303      	movs	r3, #3
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	2302      	movs	r3, #2
 8002088:	221a      	movs	r2, #26
 800208a:	21d0      	movs	r1, #208	@ 0xd0
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff fede 	bl	8001e4e <setBits>

	//Setting gyro sensitivity to +/- 2000 deg/sec FIXME set to 1000 deg/sec later
	setBits(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, MPU6050_GYRO_FS_2000);
 8002092:	2303      	movs	r3, #3
 8002094:	9301      	str	r3, [sp, #4]
 8002096:	2302      	movs	r3, #2
 8002098:	9300      	str	r3, [sp, #0]
 800209a:	2304      	movs	r3, #4
 800209c:	221b      	movs	r2, #27
 800209e:	21d0      	movs	r1, #208	@ 0xd0
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff fed4 	bl	8001e4e <setBits>

	// load DMP code into memory banks
	//DEBUG_PRINT(F("Writing DMP code to MPU memory banks ("));
	//DEBUG_PRINT(MPU6050_DMP_CODE_SIZE);
	//DEBUG_PRINTLN(F(" bytes)"));
	if (!writeProgMemoryBlock(hi2c, dmpMemory, MPU6050_DMP_CODE_SIZE, 0, 0, true))
 80020a6:	2301      	movs	r3, #1
 80020a8:	9301      	str	r3, [sp, #4]
 80020aa:	2300      	movs	r3, #0
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	2300      	movs	r3, #0
 80020b0:	f240 7289 	movw	r2, #1929	@ 0x789
 80020b4:	4946      	ldr	r1, [pc, #280]	@ (80021d0 <mpu6050_init_dmp+0x2bc>)
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 f9ce 	bl	8002458 <writeProgMemoryBlock>
 80020bc:	4603      	mov	r3, r0
 80020be:	f083 0301 	eor.w	r3, r3, #1
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d17c      	bne.n	80021c2 <mpu6050_init_dmp+0x2ae>
		return 1; // Failed
	//DEBUG_PRINTLN(F("Success! DMP code written and verified."));

	// Set the FIFO Rate Divisor int the DMP Firmware Memory
	unsigned char dmpUpdate[] = {0x00, MPU6050_DMP_FIFO_RATE_DIVISOR};
 80020c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020cc:	823b      	strh	r3, [r7, #16]
	writeMemoryBlock(hi2c, dmpUpdate, 0x02, 0x02, 0x16, true, false); // Lets write the dmpUpdate data to the Firmware image, we have 2 bytes to write in bank 0x02 with the Offset 0x16
 80020ce:	f107 0110 	add.w	r1, r7, #16
 80020d2:	2300      	movs	r3, #0
 80020d4:	9302      	str	r3, [sp, #8]
 80020d6:	2301      	movs	r3, #1
 80020d8:	9301      	str	r3, [sp, #4]
 80020da:	2316      	movs	r3, #22
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	2302      	movs	r3, #2
 80020e0:	2202      	movs	r2, #2
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f8de 	bl	80022a4 <writeMemoryBlock>

	//write start address MSB into register
	uint8_t config = 0x03;
 80020e8:	2303      	movs	r3, #3
 80020ea:	73fb      	strb	r3, [r7, #15]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_DMP_CFG_1, (uint8_t*) &config, 1); //setDMPConfig1(0x03);
 80020ec:	f107 030f 	add.w	r3, r7, #15
 80020f0:	2201      	movs	r2, #1
 80020f2:	9200      	str	r2, [sp, #0]
 80020f4:	2270      	movs	r2, #112	@ 0x70
 80020f6:	21d0      	movs	r1, #208	@ 0xd0
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7ff fe25 	bl	8001d48 <i2c_Write_Accelerometer>

	//write start address LSB into register
	config = 0x00;
 80020fe:	2300      	movs	r3, #0
 8002100:	73fb      	strb	r3, [r7, #15]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_DMP_CFG_2, (uint8_t*) &config, 1); //	setDMPConfig2(0x00);
 8002102:	f107 030f 	add.w	r3, r7, #15
 8002106:	2201      	movs	r2, #1
 8002108:	9200      	str	r2, [sp, #0]
 800210a:	2271      	movs	r2, #113	@ 0x71
 800210c:	21d0      	movs	r1, #208	@ 0xd0
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff fe1a 	bl	8001d48 <i2c_Write_Accelerometer>

	//	DEBUG_PRINTLN(F("Clearing OTP Bank flag..."));
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OTP_BNK_VLD_BIT, false); //	setOTPBankValid(false);
 8002114:	2300      	movs	r3, #0
 8002116:	9300      	str	r3, [sp, #0]
 8002118:	2300      	movs	r3, #0
 800211a:	2200      	movs	r2, #0
 800211c:	21d0      	movs	r1, #208	@ 0xd0
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f7ff fe54 	bl	8001dcc <setBit>

	//DEBUG_PRINTLN(F("Setting motion detection threshold to 2..."));
	uint8_t threshold = 2;
 8002124:	2302      	movs	r3, #2
 8002126:	73bb      	strb	r3, [r7, #14]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_MOT_THR, (uint8_t*) &threshold, 1); //setMotionDetectionThreshold(2);
 8002128:	f107 030e 	add.w	r3, r7, #14
 800212c:	2201      	movs	r2, #1
 800212e:	9200      	str	r2, [sp, #0]
 8002130:	221f      	movs	r2, #31
 8002132:	21d0      	movs	r1, #208	@ 0xd0
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f7ff fe07 	bl	8001d48 <i2c_Write_Accelerometer>

	//	DEBUG_PRINTLN(F("Setting zero-motion detection threshold to 156..."));
	threshold = 156;
 800213a:	239c      	movs	r3, #156	@ 0x9c
 800213c:	73bb      	strb	r3, [r7, #14]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_ZRMOT_THR, (uint8_t*) &threshold, 1); //	setZeroMotionDetectionThreshold(156);
 800213e:	f107 030e 	add.w	r3, r7, #14
 8002142:	2201      	movs	r2, #1
 8002144:	9200      	str	r2, [sp, #0]
 8002146:	2221      	movs	r2, #33	@ 0x21
 8002148:	21d0      	movs	r1, #208	@ 0xd0
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f7ff fdfc 	bl	8001d48 <i2c_Write_Accelerometer>

	//	DEBUG_PRINTLN(F("Setting motion detection duration to 80..."));
	uint8_t duration = 80;
 8002150:	2350      	movs	r3, #80	@ 0x50
 8002152:	737b      	strb	r3, [r7, #13]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_MOT_DUR, (uint8_t*) &duration, 1); //	setMotionDetectionDuration(80);
 8002154:	f107 030d 	add.w	r3, r7, #13
 8002158:	2201      	movs	r2, #1
 800215a:	9200      	str	r2, [sp, #0]
 800215c:	2220      	movs	r2, #32
 800215e:	21d0      	movs	r1, #208	@ 0xd0
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f7ff fdf1 	bl	8001d48 <i2c_Write_Accelerometer>

	//	DEBUG_PRINTLN(F("Setting zero-motion detection duration to 0..."));
	duration = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	737b      	strb	r3, [r7, #13]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_ZRMOT_DUR, (uint8_t*) &duration, 1); //	setZeroMotionDetectionDuration(0);
 800216a:	f107 030d 	add.w	r3, r7, #13
 800216e:	2201      	movs	r2, #1
 8002170:	9200      	str	r2, [sp, #0]
 8002172:	2222      	movs	r2, #34	@ 0x22
 8002174:	21d0      	movs	r1, #208	@ 0xd0
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff fde6 	bl	8001d48 <i2c_Write_Accelerometer>

	//	DEBUG_PRINTLN(F("Enabling FIFO..."));
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_EN_BIT, true); //	setFIFOEnabled(true);
 800217c:	2301      	movs	r3, #1
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	2306      	movs	r3, #6
 8002182:	226a      	movs	r2, #106	@ 0x6a
 8002184:	21d0      	movs	r1, #208	@ 0xd0
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f7ff fe20 	bl	8001dcc <setBit>

	//	DEBUG_PRINTLN(F("Resetting DMP..."));
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_RESET_BIT, true); //	resetDMP();
 800218c:	2301      	movs	r3, #1
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	2303      	movs	r3, #3
 8002192:	226a      	movs	r2, #106	@ 0x6a
 8002194:	21d0      	movs	r1, #208	@ 0xd0
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f7ff fe18 	bl	8001dcc <setBit>

	//	DEBUG_PRINTLN(F("DMP is good to go! Finally."));
	//
	//	DEBUG_PRINTLN(F("Disabling DMP (you turn it on later)..."));
	setDMPEnabled(hi2c, false);
 800219c:	2100      	movs	r1, #0
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f977 	bl	8002492 <setDMPEnabled>
	//
	//	DEBUG_PRINTLN(F("Setting up internal 42-byte (default) DMP packet buffer..."));
	dmpPacketSize = 42;
 80021a4:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <mpu6050_init_dmp+0x2c0>)
 80021a6:	222a      	movs	r2, #42	@ 0x2a
 80021a8:	801a      	strh	r2, [r3, #0]
	//
	//	DEBUG_PRINTLN(F("Resetting FIFO and clearing INT status one last time..."));
	resetFIFO(hi2c);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f000 f9a2 	bl	80024f4 <resetFIFO>
	i2c_Read_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_INT_STATUS, (uint8_t*) receive_buffer, 1);	//	getIntStatus();
 80021b0:	2301      	movs	r3, #1
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	4b05      	ldr	r3, [pc, #20]	@ (80021cc <mpu6050_init_dmp+0x2b8>)
 80021b6:	223a      	movs	r2, #58	@ 0x3a
 80021b8:	21d0      	movs	r1, #208	@ 0xd0
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff fd76 	bl	8001cac <i2c_Read_Accelerometer>

	return 0;
 80021c0:	e000      	b.n	80021c4 <mpu6050_init_dmp+0x2b0>
		return 1; // Failed
 80021c2:	bf00      	nop
}
 80021c4:	3718      	adds	r7, #24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200002e4 	.word	0x200002e4
 80021d0:	0800c478 	.word	0x0800c478
 80021d4:	200002f8 	.word	0x200002f8

080021d8 <setMemoryBank>:

void setMemoryBank(I2C_HandleTypeDef *hi2c, uint8_t bank, bool prefetchEnabled, bool userBank)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af02      	add	r7, sp, #8
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	4608      	mov	r0, r1
 80021e2:	4611      	mov	r1, r2
 80021e4:	461a      	mov	r2, r3
 80021e6:	4603      	mov	r3, r0
 80021e8:	70fb      	strb	r3, [r7, #3]
 80021ea:	460b      	mov	r3, r1
 80021ec:	70bb      	strb	r3, [r7, #2]
 80021ee:	4613      	mov	r3, r2
 80021f0:	707b      	strb	r3, [r7, #1]
	bank &= 0x1F;
 80021f2:	78fb      	ldrb	r3, [r7, #3]
 80021f4:	f003 031f 	and.w	r3, r3, #31
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	70fb      	strb	r3, [r7, #3]
	if (userBank)
 80021fc:	787b      	ldrb	r3, [r7, #1]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d004      	beq.n	800220c <setMemoryBank+0x34>
		bank |= 0x20;
 8002202:	78fb      	ldrb	r3, [r7, #3]
 8002204:	f043 0320 	orr.w	r3, r3, #32
 8002208:	b2db      	uxtb	r3, r3
 800220a:	70fb      	strb	r3, [r7, #3]
	if (prefetchEnabled)
 800220c:	78bb      	ldrb	r3, [r7, #2]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d004      	beq.n	800221c <setMemoryBank+0x44>
		bank |= 0x40;
 8002212:	78fb      	ldrb	r3, [r7, #3]
 8002214:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002218:	b2db      	uxtb	r3, r3
 800221a:	70fb      	strb	r3, [r7, #3]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_BANK_SEL, (uint8_t*) &bank, 1); //write to BANK_SEL = 0x6D register (not in register map documentation)
 800221c:	1cfb      	adds	r3, r7, #3
 800221e:	2201      	movs	r2, #1
 8002220:	9200      	str	r2, [sp, #0]
 8002222:	226d      	movs	r2, #109	@ 0x6d
 8002224:	21d0      	movs	r1, #208	@ 0xd0
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7ff fd8e 	bl	8001d48 <i2c_Write_Accelerometer>

}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <setMemoryStartAddress>:
void setMemoryStartAddress(I2C_HandleTypeDef *hi2c, uint8_t address)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af02      	add	r7, sp, #8
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	70fb      	strb	r3, [r7, #3]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_MEM_START_ADDR, (uint8_t*) &address, 1); //MPU6050_RA_MEM_START_ADDR = 0x6E, write the start address to this register
 8002240:	1cfb      	adds	r3, r7, #3
 8002242:	2201      	movs	r2, #1
 8002244:	9200      	str	r2, [sp, #0]
 8002246:	226e      	movs	r2, #110	@ 0x6e
 8002248:	21d0      	movs	r1, #208	@ 0xd0
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f7ff fd7c 	bl	8001d48 <i2c_Write_Accelerometer>
}
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <getOTPBankValid>:
uint8_t getOTPBankValid(I2C_HandleTypeDef *hi2c)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af02      	add	r7, sp, #8
 800225e:	6078      	str	r0, [r7, #4]
	uint8_t temp_buf = 0; //bit 0 is MPU6050_TC_OTP_BNK_VLD_BIT, which is what we need to confirm if OTP bank is valid
 8002260:	2300      	movs	r3, #0
 8002262:	73fb      	strb	r3, [r7, #15]
	i2c_Read_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_XG_OFFS_TC, &temp_buf, 1); //MPU6050_RA_XG_OFFS_TC = 0x00
 8002264:	f107 030f 	add.w	r3, r7, #15
 8002268:	2201      	movs	r2, #1
 800226a:	9200      	str	r2, [sp, #0]
 800226c:	2200      	movs	r2, #0
 800226e:	21d0      	movs	r1, #208	@ 0xd0
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f7ff fd1b 	bl	8001cac <i2c_Read_Accelerometer>

	return temp_buf;
 8002276:	7bfb      	ldrb	r3, [r7, #15]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <setIntEnabled>:
void setIntEnabled(I2C_HandleTypeDef *hi2c, uint8_t enabled)
{ //call this function to choose which interrupts are enabled
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af02      	add	r7, sp, #8
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	460b      	mov	r3, r1
 800228a:	70fb      	strb	r3, [r7, #3]
	i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_INT_ENABLE, (uint8_t*) &enabled, 1);
 800228c:	1cfb      	adds	r3, r7, #3
 800228e:	2201      	movs	r2, #1
 8002290:	9200      	str	r2, [sp, #0]
 8002292:	2238      	movs	r2, #56	@ 0x38
 8002294:	21d0      	movs	r1, #208	@ 0xd0
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f7ff fd56 	bl	8001d48 <i2c_Write_Accelerometer>
}
 800229c:	bf00      	nop
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <writeMemoryBlock>:
bool writeMemoryBlock(I2C_HandleTypeDef *hi2c, const uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address, bool verify, bool useProgMem)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08a      	sub	sp, #40	@ 0x28
 80022a8:	af02      	add	r7, sp, #8
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	4611      	mov	r1, r2
 80022b0:	461a      	mov	r2, r3
 80022b2:	460b      	mov	r3, r1
 80022b4:	80fb      	strh	r3, [r7, #6]
 80022b6:	4613      	mov	r3, r2
 80022b8:	717b      	strb	r3, [r7, #5]
	setMemoryBank(hi2c, bank, false, false);
 80022ba:	7979      	ldrb	r1, [r7, #5]
 80022bc:	2300      	movs	r3, #0
 80022be:	2200      	movs	r2, #0
 80022c0:	68f8      	ldr	r0, [r7, #12]
 80022c2:	f7ff ff89 	bl	80021d8 <setMemoryBank>
	setMemoryStartAddress(hi2c, address);
 80022c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80022ca:	4619      	mov	r1, r3
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f7ff ffb1 	bl	8002234 <setMemoryStartAddress>
	uint8_t chunkSize;
	uint8_t *verifyBuffer = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61bb      	str	r3, [r7, #24]
	uint8_t *progBuffer = 0;
 80022d6:	2300      	movs	r3, #0
 80022d8:	617b      	str	r3, [r7, #20]
	uint16_t i;
	uint8_t j;
	if (verify)
 80022da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d004      	beq.n	80022ec <writeMemoryBlock+0x48>
		verifyBuffer = (uint8_t*) malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
 80022e2:	2010      	movs	r0, #16
 80022e4:	f008 ff50 	bl	800b188 <malloc>
 80022e8:	4603      	mov	r3, r0
 80022ea:	61bb      	str	r3, [r7, #24]
	if (useProgMem)
 80022ec:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d004      	beq.n	80022fe <writeMemoryBlock+0x5a>
		progBuffer = (uint8_t*) malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
 80022f4:	2010      	movs	r0, #16
 80022f6:	f008 ff47 	bl	800b188 <malloc>
 80022fa:	4603      	mov	r3, r0
 80022fc:	617b      	str	r3, [r7, #20]
	for (i = 0; i < dataSize;)
 80022fe:	2300      	movs	r3, #0
 8002300:	827b      	strh	r3, [r7, #18]
 8002302:	e091      	b.n	8002428 <writeMemoryBlock+0x184>
	{
		// determine correct chunk size according to bank position and data size
		chunkSize = MPU6050_DMP_MEMORY_CHUNK_SIZE;
 8002304:	2310      	movs	r3, #16
 8002306:	77fb      	strb	r3, [r7, #31]

		// make sure we don't go past the data size
		if (i + chunkSize > dataSize)
 8002308:	8a7a      	ldrh	r2, [r7, #18]
 800230a:	7ffb      	ldrb	r3, [r7, #31]
 800230c:	441a      	add	r2, r3
 800230e:	88fb      	ldrh	r3, [r7, #6]
 8002310:	429a      	cmp	r2, r3
 8002312:	dd05      	ble.n	8002320 <writeMemoryBlock+0x7c>
			chunkSize = dataSize - i;
 8002314:	88fb      	ldrh	r3, [r7, #6]
 8002316:	b2da      	uxtb	r2, r3
 8002318:	8a7b      	ldrh	r3, [r7, #18]
 800231a:	b2db      	uxtb	r3, r3
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	77fb      	strb	r3, [r7, #31]

		// make sure this chunk doesn't go past the bank boundary (256 bytes)
		if (chunkSize > 256 - address)
 8002320:	7ffa      	ldrb	r2, [r7, #31]
 8002322:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002326:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800232a:	429a      	cmp	r2, r3
 800232c:	dd03      	ble.n	8002336 <writeMemoryBlock+0x92>
			chunkSize = 256 - address;
 800232e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002332:	425b      	negs	r3, r3
 8002334:	77fb      	strb	r3, [r7, #31]

		if (useProgMem)
 8002336:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800233a:	2b00      	cmp	r3, #0
 800233c:	d014      	beq.n	8002368 <writeMemoryBlock+0xc4>
		{
			// write the chunk of data as specified
			for (j = 0; j < chunkSize; j++)
 800233e:	2300      	movs	r3, #0
 8002340:	747b      	strb	r3, [r7, #17]
 8002342:	e00c      	b.n	800235e <writeMemoryBlock+0xba>
				progBuffer[j] = pgm_read_byte(data + i + j);
 8002344:	8a7a      	ldrh	r2, [r7, #18]
 8002346:	7c7b      	ldrb	r3, [r7, #17]
 8002348:	4413      	add	r3, r2
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	441a      	add	r2, r3
 800234e:	7c7b      	ldrb	r3, [r7, #17]
 8002350:	6979      	ldr	r1, [r7, #20]
 8002352:	440b      	add	r3, r1
 8002354:	7812      	ldrb	r2, [r2, #0]
 8002356:	701a      	strb	r2, [r3, #0]
			for (j = 0; j < chunkSize; j++)
 8002358:	7c7b      	ldrb	r3, [r7, #17]
 800235a:	3301      	adds	r3, #1
 800235c:	747b      	strb	r3, [r7, #17]
 800235e:	7c7a      	ldrb	r2, [r7, #17]
 8002360:	7ffb      	ldrb	r3, [r7, #31]
 8002362:	429a      	cmp	r2, r3
 8002364:	d3ee      	bcc.n	8002344 <writeMemoryBlock+0xa0>
 8002366:	e003      	b.n	8002370 <writeMemoryBlock+0xcc>
		}
		else
		{
			// write the chunk of data as specified
			progBuffer = (uint8_t*) data + i;
 8002368:	8a7b      	ldrh	r3, [r7, #18]
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	4413      	add	r3, r2
 800236e:	617b      	str	r3, [r7, #20]
		}

		i2c_Write_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_MEM_R_W, (uint8_t*) progBuffer, chunkSize);
 8002370:	7ffb      	ldrb	r3, [r7, #31]
 8002372:	b29b      	uxth	r3, r3
 8002374:	9300      	str	r3, [sp, #0]
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	226f      	movs	r2, #111	@ 0x6f
 800237a:	21d0      	movs	r1, #208	@ 0xd0
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f7ff fce3 	bl	8001d48 <i2c_Write_Accelerometer>

		// verify data if needed
		if (verify && verifyBuffer)
 8002382:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002386:	2b00      	cmp	r3, #0
 8002388:	d02c      	beq.n	80023e4 <writeMemoryBlock+0x140>
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d029      	beq.n	80023e4 <writeMemoryBlock+0x140>
		{
			setMemoryBank(hi2c, bank, false, false);
 8002390:	7979      	ldrb	r1, [r7, #5]
 8002392:	2300      	movs	r3, #0
 8002394:	2200      	movs	r2, #0
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f7ff ff1e 	bl	80021d8 <setMemoryBank>
			setMemoryStartAddress(hi2c, address);
 800239c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80023a0:	4619      	mov	r1, r3
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f7ff ff46 	bl	8002234 <setMemoryStartAddress>
			i2c_Read_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_MEM_R_W, (uint8_t*) verifyBuffer, chunkSize);
 80023a8:	7ffb      	ldrb	r3, [r7, #31]
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	226f      	movs	r2, #111	@ 0x6f
 80023b2:	21d0      	movs	r1, #208	@ 0xd0
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f7ff fc79 	bl	8001cac <i2c_Read_Accelerometer>
			if (memcmp(progBuffer, verifyBuffer, chunkSize) != 0)
 80023ba:	7ffb      	ldrb	r3, [r7, #31]
 80023bc:	461a      	mov	r2, r3
 80023be:	69b9      	ldr	r1, [r7, #24]
 80023c0:	6978      	ldr	r0, [r7, #20]
 80023c2:	f009 f997 	bl	800b6f4 <memcmp>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d00b      	beq.n	80023e4 <writeMemoryBlock+0x140>
				 Serial.print(" 0x");
				 if (verifyBuffer[i + j] < 16) Serial.print("0");
				 Serial.print(verifyBuffer[i + j], HEX);
				 }
				 Serial.print("\n");*/
				free(verifyBuffer);
 80023cc:	69b8      	ldr	r0, [r7, #24]
 80023ce:	f008 fee3 	bl	800b198 <free>
				if (useProgMem)
 80023d2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d002      	beq.n	80023e0 <writeMemoryBlock+0x13c>
					free(progBuffer);
 80023da:	6978      	ldr	r0, [r7, #20]
 80023dc:	f008 fedc 	bl	800b198 <free>
				return false; // uh oh.
 80023e0:	2300      	movs	r3, #0
 80023e2:	e035      	b.n	8002450 <writeMemoryBlock+0x1ac>
			}
		}

		// increase byte index by [chunkSize]
		i += chunkSize;
 80023e4:	7ffb      	ldrb	r3, [r7, #31]
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	8a7b      	ldrh	r3, [r7, #18]
 80023ea:	4413      	add	r3, r2
 80023ec:	827b      	strh	r3, [r7, #18]

		// uint8_t automatically wraps to 0 at 256
		address += chunkSize;
 80023ee:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80023f2:	7ffb      	ldrb	r3, [r7, #31]
 80023f4:	4413      	add	r3, r2
 80023f6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

		// if we aren't done, update bank (if necessary) and address
		if (i < dataSize)
 80023fa:	8a7a      	ldrh	r2, [r7, #18]
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d212      	bcs.n	8002428 <writeMemoryBlock+0x184>
		{
			if (address == 0)
 8002402:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002406:	2b00      	cmp	r3, #0
 8002408:	d102      	bne.n	8002410 <writeMemoryBlock+0x16c>
				bank++;
 800240a:	797b      	ldrb	r3, [r7, #5]
 800240c:	3301      	adds	r3, #1
 800240e:	717b      	strb	r3, [r7, #5]
			setMemoryBank(hi2c, bank, false, false);
 8002410:	7979      	ldrb	r1, [r7, #5]
 8002412:	2300      	movs	r3, #0
 8002414:	2200      	movs	r2, #0
 8002416:	68f8      	ldr	r0, [r7, #12]
 8002418:	f7ff fede 	bl	80021d8 <setMemoryBank>
			setMemoryStartAddress(hi2c, address);
 800241c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002420:	4619      	mov	r1, r3
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f7ff ff06 	bl	8002234 <setMemoryStartAddress>
	for (i = 0; i < dataSize;)
 8002428:	8a7a      	ldrh	r2, [r7, #18]
 800242a:	88fb      	ldrh	r3, [r7, #6]
 800242c:	429a      	cmp	r2, r3
 800242e:	f4ff af69 	bcc.w	8002304 <writeMemoryBlock+0x60>
		}
	}
	if (verify)
 8002432:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002436:	2b00      	cmp	r3, #0
 8002438:	d002      	beq.n	8002440 <writeMemoryBlock+0x19c>
		free(verifyBuffer);
 800243a:	69b8      	ldr	r0, [r7, #24]
 800243c:	f008 feac 	bl	800b198 <free>
	if (useProgMem)
 8002440:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <writeMemoryBlock+0x1aa>
		free(progBuffer);
 8002448:	6978      	ldr	r0, [r7, #20]
 800244a:	f008 fea5 	bl	800b198 <free>
	return true;
 800244e:	2301      	movs	r3, #1
}
 8002450:	4618      	mov	r0, r3
 8002452:	3720      	adds	r7, #32
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <writeProgMemoryBlock>:

bool writeProgMemoryBlock(I2C_HandleTypeDef *hi2c, const uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address, bool verify)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b088      	sub	sp, #32
 800245c:	af04      	add	r7, sp, #16
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	4611      	mov	r1, r2
 8002464:	461a      	mov	r2, r3
 8002466:	460b      	mov	r3, r1
 8002468:	80fb      	strh	r3, [r7, #6]
 800246a:	4613      	mov	r3, r2
 800246c:	717b      	strb	r3, [r7, #5]
	return writeMemoryBlock(hi2c, data, dataSize, bank, address, verify, true);
 800246e:	7979      	ldrb	r1, [r7, #5]
 8002470:	88fa      	ldrh	r2, [r7, #6]
 8002472:	2301      	movs	r3, #1
 8002474:	9302      	str	r3, [sp, #8]
 8002476:	7f3b      	ldrb	r3, [r7, #28]
 8002478:	9301      	str	r3, [sp, #4]
 800247a:	7e3b      	ldrb	r3, [r7, #24]
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	460b      	mov	r3, r1
 8002480:	68b9      	ldr	r1, [r7, #8]
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f7ff ff0e 	bl	80022a4 <writeMemoryBlock>
 8002488:	4603      	mov	r3, r0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <setDMPEnabled>:

void setDMPEnabled(I2C_HandleTypeDef *hi2c, bool enabled)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b084      	sub	sp, #16
 8002496:	af02      	add	r7, sp, #8
 8002498:	6078      	str	r0, [r7, #4]
 800249a:	460b      	mov	r3, r1
 800249c:	70fb      	strb	r3, [r7, #3]
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_EN_BIT, enabled); //	resetDMP();
 800249e:	78fb      	ldrb	r3, [r7, #3]
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	2307      	movs	r3, #7
 80024a4:	226a      	movs	r2, #106	@ 0x6a
 80024a6:	21d0      	movs	r1, #208	@ 0xd0
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff fc8f 	bl	8001dcc <setBit>
}
 80024ae:	bf00      	nop
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
	...

080024b8 <getFIFOCount>:
//    getFIFOBytes(data, length); //Get 1 packet
//    return 1;
//}

uint16_t getFIFOCount(I2C_HandleTypeDef *hi2c)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af02      	add	r7, sp, #8
 80024be:	6078      	str	r0, [r7, #4]
	i2c_Read_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_FIFO_COUNTH, (uint8_t*) receive_buffer, 2);
 80024c0:	2302      	movs	r3, #2
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	4b0a      	ldr	r3, [pc, #40]	@ (80024f0 <getFIFOCount+0x38>)
 80024c6:	2272      	movs	r2, #114	@ 0x72
 80024c8:	21d0      	movs	r1, #208	@ 0xd0
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff fbee 	bl	8001cac <i2c_Read_Accelerometer>
	return (((uint16_t) receive_buffer[0]) << 8) | receive_buffer[1];
 80024d0:	4b07      	ldr	r3, [pc, #28]	@ (80024f0 <getFIFOCount+0x38>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	b21b      	sxth	r3, r3
 80024d6:	021b      	lsls	r3, r3, #8
 80024d8:	b21a      	sxth	r2, r3
 80024da:	4b05      	ldr	r3, [pc, #20]	@ (80024f0 <getFIFOCount+0x38>)
 80024dc:	785b      	ldrb	r3, [r3, #1]
 80024de:	b21b      	sxth	r3, r3
 80024e0:	4313      	orrs	r3, r2
 80024e2:	b21b      	sxth	r3, r3
 80024e4:	b29b      	uxth	r3, r3
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	200002e4 	.word	0x200002e4

080024f4 <resetFIFO>:

void resetFIFO(I2C_HandleTypeDef *hi2c)
{ //reset FIFO when it overflows to make sure the data is synchronized.
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af02      	add	r7, sp, #8
 80024fa:	6078      	str	r0, [r7, #4]
	setBit(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_RESET_BIT, true);
 80024fc:	2301      	movs	r3, #1
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	2302      	movs	r3, #2
 8002502:	226a      	movs	r2, #106	@ 0x6a
 8002504:	21d0      	movs	r1, #208	@ 0xd0
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff fc60 	bl	8001dcc <setBit>
}
 800250c:	bf00      	nop
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <getFIFOBytes>:

void getFIFOBytes(I2C_HandleTypeDef *hi2c, uint8_t *data, uint8_t length)
{ //read Bytes from FIFO
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af02      	add	r7, sp, #8
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	4613      	mov	r3, r2
 8002520:	71fb      	strb	r3, [r7, #7]
	if (length > 0)
 8002522:	79fb      	ldrb	r3, [r7, #7]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d009      	beq.n	800253c <getFIFOBytes+0x28>
	{
		i2c_Read_Accelerometer(hi2c, MPU6050_ADDR_LSL1, MPU6050_RA_FIFO_R_W, (uint8_t*) data, length);
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	b29b      	uxth	r3, r3
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	2274      	movs	r2, #116	@ 0x74
 8002532:	21d0      	movs	r1, #208	@ 0xd0
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f7ff fbb9 	bl	8001cac <i2c_Read_Accelerometer>
	}
	else
	{
		*data = 0;
	}
}
 800253a:	e002      	b.n	8002542 <getFIFOBytes+0x2e>
		*data = 0;
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	2200      	movs	r2, #0
 8002540:	701a      	strb	r2, [r3, #0]
}
 8002542:	bf00      	nop
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <dmpGetQuaternion>:

uint8_t dmpGetQuaternion(int16_t *data, const uint8_t *packet)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
	// TODO: accommodate different arrangements of sent data (ONLY default supported now)
	if (packet == 0)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d102      	bne.n	8002562 <dmpGetQuaternion+0x16>
	{
		packet = dmpPacketBuffer;
 800255c:	4b21      	ldr	r3, [pc, #132]	@ (80025e4 <dmpGetQuaternion+0x98>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	603b      	str	r3, [r7, #0]
	}
	data[0] = ((packet[0] << 8) | packet[1]);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	b21b      	sxth	r3, r3
 8002568:	021b      	lsls	r3, r3, #8
 800256a:	b21a      	sxth	r2, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	3301      	adds	r3, #1
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	b21b      	sxth	r3, r3
 8002574:	4313      	orrs	r3, r2
 8002576:	b21a      	sxth	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	801a      	strh	r2, [r3, #0]
	data[1] = ((packet[4] << 8) | packet[5]);
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	3304      	adds	r3, #4
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	b21b      	sxth	r3, r3
 8002584:	021b      	lsls	r3, r3, #8
 8002586:	b219      	sxth	r1, r3
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	3305      	adds	r3, #5
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	b21a      	sxth	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3302      	adds	r3, #2
 8002594:	430a      	orrs	r2, r1
 8002596:	b212      	sxth	r2, r2
 8002598:	801a      	strh	r2, [r3, #0]
	data[2] = ((packet[8] << 8) | packet[9]);
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	3308      	adds	r3, #8
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	b21b      	sxth	r3, r3
 80025a2:	021b      	lsls	r3, r3, #8
 80025a4:	b219      	sxth	r1, r3
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	3309      	adds	r3, #9
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	b21a      	sxth	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	3304      	adds	r3, #4
 80025b2:	430a      	orrs	r2, r1
 80025b4:	b212      	sxth	r2, r2
 80025b6:	801a      	strh	r2, [r3, #0]
	data[3] = ((packet[12] << 8) | packet[13]);
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	330c      	adds	r3, #12
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	b21b      	sxth	r3, r3
 80025c0:	021b      	lsls	r3, r3, #8
 80025c2:	b219      	sxth	r1, r3
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	330d      	adds	r3, #13
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	b21a      	sxth	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3306      	adds	r3, #6
 80025d0:	430a      	orrs	r2, r1
 80025d2:	b212      	sxth	r2, r2
 80025d4:	801a      	strh	r2, [r3, #0]
	return 0;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	200002fc 	.word	0x200002fc

080025e8 <dmpGetQuaternionQuatStruct>:

uint8_t dmpGetQuaternionQuatStruct(Quaternion *q, const uint8_t *packet)
{ //returns data in struct format, which is more organized than dmpGetQuaternion
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
	// TODO: accommodate different arrangements of sent data (ONLY default supported now)
	int16_t qI[4];
	uint8_t status = dmpGetQuaternion(qI, packet);
 80025f2:	f107 030c 	add.w	r3, r7, #12
 80025f6:	6839      	ldr	r1, [r7, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ffa7 	bl	800254c <dmpGetQuaternion>
 80025fe:	4603      	mov	r3, r0
 8002600:	75fb      	strb	r3, [r7, #23]
	if (status == 0)
 8002602:	7dfb      	ldrb	r3, [r7, #23]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d13d      	bne.n	8002684 <dmpGetQuaternionQuatStruct+0x9c>
	{
		q->w = (float) qI[0] / 16384.0f;
 8002608:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800260c:	4618      	mov	r0, r3
 800260e:	f7fe fb15 	bl	8000c3c <__aeabi_i2f>
 8002612:	4603      	mov	r3, r0
 8002614:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002618:	4618      	mov	r0, r3
 800261a:	f7fe fc17 	bl	8000e4c <__aeabi_fdiv>
 800261e:	4603      	mov	r3, r0
 8002620:	461a      	mov	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	601a      	str	r2, [r3, #0]
		q->x = (float) qI[1] / 16384.0f;
 8002626:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800262a:	4618      	mov	r0, r3
 800262c:	f7fe fb06 	bl	8000c3c <__aeabi_i2f>
 8002630:	4603      	mov	r3, r0
 8002632:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002636:	4618      	mov	r0, r3
 8002638:	f7fe fc08 	bl	8000e4c <__aeabi_fdiv>
 800263c:	4603      	mov	r3, r0
 800263e:	461a      	mov	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	605a      	str	r2, [r3, #4]
		q->y = (float) qI[2] / 16384.0f;
 8002644:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002648:	4618      	mov	r0, r3
 800264a:	f7fe faf7 	bl	8000c3c <__aeabi_i2f>
 800264e:	4603      	mov	r3, r0
 8002650:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002654:	4618      	mov	r0, r3
 8002656:	f7fe fbf9 	bl	8000e4c <__aeabi_fdiv>
 800265a:	4603      	mov	r3, r0
 800265c:	461a      	mov	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	609a      	str	r2, [r3, #8]
		q->z = (float) qI[3] / 16384.0f;
 8002662:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe fae8 	bl	8000c3c <__aeabi_i2f>
 800266c:	4603      	mov	r3, r0
 800266e:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002672:	4618      	mov	r0, r3
 8002674:	f7fe fbea 	bl	8000e4c <__aeabi_fdiv>
 8002678:	4603      	mov	r3, r0
 800267a:	461a      	mov	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	60da      	str	r2, [r3, #12]
		return 0;
 8002680:	2300      	movs	r3, #0
 8002682:	e000      	b.n	8002686 <dmpGetQuaternionQuatStruct+0x9e>
	}
	return status; // int16 return value, indicates error if this line is reached
 8002684:	7dfb      	ldrb	r3, [r7, #23]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <dmpGetGravity>:
uint8_t dmpGetGravity(VectorFloat *v, Quaternion *q) {
 800268e:	b590      	push	{r4, r7, lr}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
 8002696:	6039      	str	r1, [r7, #0]
    v -> x = 2 * (q -> x*q -> z - q -> w*q -> y);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	4619      	mov	r1, r3
 80026a2:	4610      	mov	r0, r2
 80026a4:	f7fe fb1e 	bl	8000ce4 <__aeabi_fmul>
 80026a8:	4603      	mov	r3, r0
 80026aa:	461c      	mov	r4, r3
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	4619      	mov	r1, r3
 80026b6:	4610      	mov	r0, r2
 80026b8:	f7fe fb14 	bl	8000ce4 <__aeabi_fmul>
 80026bc:	4603      	mov	r3, r0
 80026be:	4619      	mov	r1, r3
 80026c0:	4620      	mov	r0, r4
 80026c2:	f7fe fa05 	bl	8000ad0 <__aeabi_fsub>
 80026c6:	4603      	mov	r3, r0
 80026c8:	4619      	mov	r1, r3
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7fe fa02 	bl	8000ad4 <__addsf3>
 80026d0:	4603      	mov	r3, r0
 80026d2:	461a      	mov	r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	601a      	str	r2, [r3, #0]
    v -> y = 2 * (q -> w*q -> x + q -> y*q -> z);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	4619      	mov	r1, r3
 80026e2:	4610      	mov	r0, r2
 80026e4:	f7fe fafe 	bl	8000ce4 <__aeabi_fmul>
 80026e8:	4603      	mov	r3, r0
 80026ea:	461c      	mov	r4, r3
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	4619      	mov	r1, r3
 80026f6:	4610      	mov	r0, r2
 80026f8:	f7fe faf4 	bl	8000ce4 <__aeabi_fmul>
 80026fc:	4603      	mov	r3, r0
 80026fe:	4619      	mov	r1, r3
 8002700:	4620      	mov	r0, r4
 8002702:	f7fe f9e7 	bl	8000ad4 <__addsf3>
 8002706:	4603      	mov	r3, r0
 8002708:	4619      	mov	r1, r3
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe f9e2 	bl	8000ad4 <__addsf3>
 8002710:	4603      	mov	r3, r0
 8002712:	461a      	mov	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	605a      	str	r2, [r3, #4]
    v -> z = q -> w*q -> w - q -> x*q -> x - q -> y*q -> y + q -> z*q -> z;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4619      	mov	r1, r3
 8002722:	4610      	mov	r0, r2
 8002724:	f7fe fade 	bl	8000ce4 <__aeabi_fmul>
 8002728:	4603      	mov	r3, r0
 800272a:	461c      	mov	r4, r3
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	4619      	mov	r1, r3
 8002736:	4610      	mov	r0, r2
 8002738:	f7fe fad4 	bl	8000ce4 <__aeabi_fmul>
 800273c:	4603      	mov	r3, r0
 800273e:	4619      	mov	r1, r3
 8002740:	4620      	mov	r0, r4
 8002742:	f7fe f9c5 	bl	8000ad0 <__aeabi_fsub>
 8002746:	4603      	mov	r3, r0
 8002748:	461c      	mov	r4, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	689a      	ldr	r2, [r3, #8]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	4619      	mov	r1, r3
 8002754:	4610      	mov	r0, r2
 8002756:	f7fe fac5 	bl	8000ce4 <__aeabi_fmul>
 800275a:	4603      	mov	r3, r0
 800275c:	4619      	mov	r1, r3
 800275e:	4620      	mov	r0, r4
 8002760:	f7fe f9b6 	bl	8000ad0 <__aeabi_fsub>
 8002764:	4603      	mov	r3, r0
 8002766:	461c      	mov	r4, r3
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	68da      	ldr	r2, [r3, #12]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	4619      	mov	r1, r3
 8002772:	4610      	mov	r0, r2
 8002774:	f7fe fab6 	bl	8000ce4 <__aeabi_fmul>
 8002778:	4603      	mov	r3, r0
 800277a:	4619      	mov	r1, r3
 800277c:	4620      	mov	r0, r4
 800277e:	f7fe f9a9 	bl	8000ad4 <__addsf3>
 8002782:	4603      	mov	r3, r0
 8002784:	461a      	mov	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	609a      	str	r2, [r3, #8]
    return 0;
 800278a:	2300      	movs	r3, #0
}
 800278c:	4618      	mov	r0, r3
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	bd90      	pop	{r4, r7, pc}
 8002794:	0000      	movs	r0, r0
	...

08002798 <dmpGetYawPitchRoll>:
uint8_t dmpGetYawPitchRoll(float *data, Quaternion *q, VectorFloat *gravity) {
 8002798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
    // yaw: (about Z axis)
    data[0] = atan2(2*q -> x*q -> y - 2*q -> w*q -> z, 2*q -> w*q -> w + 2*q -> x*q -> x - 1);
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	4619      	mov	r1, r3
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7fe f992 	bl	8000ad4 <__addsf3>
 80027b0:	4603      	mov	r3, r0
 80027b2:	461a      	mov	r2, r3
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	4619      	mov	r1, r3
 80027ba:	4610      	mov	r0, r2
 80027bc:	f7fe fa92 	bl	8000ce4 <__aeabi_fmul>
 80027c0:	4603      	mov	r3, r0
 80027c2:	461c      	mov	r4, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4619      	mov	r1, r3
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7fe f982 	bl	8000ad4 <__addsf3>
 80027d0:	4603      	mov	r3, r0
 80027d2:	461a      	mov	r2, r3
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4619      	mov	r1, r3
 80027da:	4610      	mov	r0, r2
 80027dc:	f7fe fa82 	bl	8000ce4 <__aeabi_fmul>
 80027e0:	4603      	mov	r3, r0
 80027e2:	4619      	mov	r1, r3
 80027e4:	4620      	mov	r0, r4
 80027e6:	f7fe f973 	bl	8000ad0 <__aeabi_fsub>
 80027ea:	4603      	mov	r3, r0
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7fd fe13 	bl	8000418 <__aeabi_f2d>
 80027f2:	4604      	mov	r4, r0
 80027f4:	460d      	mov	r5, r1
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4619      	mov	r1, r3
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7fe f969 	bl	8000ad4 <__addsf3>
 8002802:	4603      	mov	r3, r0
 8002804:	461a      	mov	r2, r3
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4619      	mov	r1, r3
 800280c:	4610      	mov	r0, r2
 800280e:	f7fe fa69 	bl	8000ce4 <__aeabi_fmul>
 8002812:	4603      	mov	r3, r0
 8002814:	461e      	mov	r6, r3
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	4619      	mov	r1, r3
 800281c:	4618      	mov	r0, r3
 800281e:	f7fe f959 	bl	8000ad4 <__addsf3>
 8002822:	4603      	mov	r3, r0
 8002824:	461a      	mov	r2, r3
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	4619      	mov	r1, r3
 800282c:	4610      	mov	r0, r2
 800282e:	f7fe fa59 	bl	8000ce4 <__aeabi_fmul>
 8002832:	4603      	mov	r3, r0
 8002834:	4619      	mov	r1, r3
 8002836:	4630      	mov	r0, r6
 8002838:	f7fe f94c 	bl	8000ad4 <__addsf3>
 800283c:	4603      	mov	r3, r0
 800283e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002842:	4618      	mov	r0, r3
 8002844:	f7fe f944 	bl	8000ad0 <__aeabi_fsub>
 8002848:	4603      	mov	r3, r0
 800284a:	4618      	mov	r0, r3
 800284c:	f7fd fde4 	bl	8000418 <__aeabi_f2d>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4620      	mov	r0, r4
 8002856:	4629      	mov	r1, r5
 8002858:	f009 f9c8 	bl	800bbec <atan2>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	4610      	mov	r0, r2
 8002862:	4619      	mov	r1, r3
 8002864:	f7fe f8e0 	bl	8000a28 <__aeabi_d2f>
 8002868:	4602      	mov	r2, r0
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	601a      	str	r2, [r3, #0]
    // pitch: (nose up/down, about Y axis)
    data[1] = atan2(gravity -> x , sqrt(gravity -> y*gravity -> y + gravity -> z*gravity -> z));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f7fd fdd0 	bl	8000418 <__aeabi_f2d>
 8002878:	4604      	mov	r4, r0
 800287a:	460d      	mov	r5, r1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	4619      	mov	r1, r3
 8002886:	4610      	mov	r0, r2
 8002888:	f7fe fa2c 	bl	8000ce4 <__aeabi_fmul>
 800288c:	4603      	mov	r3, r0
 800288e:	461e      	mov	r6, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	4619      	mov	r1, r3
 800289a:	4610      	mov	r0, r2
 800289c:	f7fe fa22 	bl	8000ce4 <__aeabi_fmul>
 80028a0:	4603      	mov	r3, r0
 80028a2:	4619      	mov	r1, r3
 80028a4:	4630      	mov	r0, r6
 80028a6:	f7fe f915 	bl	8000ad4 <__addsf3>
 80028aa:	4603      	mov	r3, r0
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7fd fdb3 	bl	8000418 <__aeabi_f2d>
 80028b2:	4602      	mov	r2, r0
 80028b4:	460b      	mov	r3, r1
 80028b6:	4610      	mov	r0, r2
 80028b8:	4619      	mov	r1, r3
 80028ba:	f009 f999 	bl	800bbf0 <sqrt>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	4620      	mov	r0, r4
 80028c4:	4629      	mov	r1, r5
 80028c6:	f009 f991 	bl	800bbec <atan2>
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	68f9      	ldr	r1, [r7, #12]
 80028d0:	1d0c      	adds	r4, r1, #4
 80028d2:	4610      	mov	r0, r2
 80028d4:	4619      	mov	r1, r3
 80028d6:	f7fe f8a7 	bl	8000a28 <__aeabi_d2f>
 80028da:	4603      	mov	r3, r0
 80028dc:	6023      	str	r3, [r4, #0]
    // roll: (tilt left/right, about X axis)
    data[2] = atan2(gravity -> y , gravity -> z);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7fd fd98 	bl	8000418 <__aeabi_f2d>
 80028e8:	4604      	mov	r4, r0
 80028ea:	460d      	mov	r5, r1
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7fd fd91 	bl	8000418 <__aeabi_f2d>
 80028f6:	4602      	mov	r2, r0
 80028f8:	460b      	mov	r3, r1
 80028fa:	4620      	mov	r0, r4
 80028fc:	4629      	mov	r1, r5
 80028fe:	f009 f975 	bl	800bbec <atan2>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	68f9      	ldr	r1, [r7, #12]
 8002908:	f101 0408 	add.w	r4, r1, #8
 800290c:	4610      	mov	r0, r2
 800290e:	4619      	mov	r1, r3
 8002910:	f7fe f88a 	bl	8000a28 <__aeabi_d2f>
 8002914:	4603      	mov	r3, r0
 8002916:	6023      	str	r3, [r4, #0]
    if (gravity -> z < 0) {
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f04f 0100 	mov.w	r1, #0
 8002920:	4618      	mov	r0, r3
 8002922:	f7fe fb7d 	bl	8001020 <__aeabi_fcmplt>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d039      	beq.n	80029a0 <dmpGetYawPitchRoll+0x208>
        if(data[1] > 0) {
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	3304      	adds	r3, #4
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f04f 0100 	mov.w	r1, #0
 8002936:	4618      	mov	r0, r3
 8002938:	f7fe fb90 	bl	800105c <__aeabi_fcmpgt>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d017      	beq.n	8002972 <dmpGetYawPitchRoll+0x1da>
            data[1] = PI - data[1];
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	3304      	adds	r3, #4
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	f7fd fd65 	bl	8000418 <__aeabi_f2d>
 800294e:	4602      	mov	r2, r0
 8002950:	460b      	mov	r3, r1
 8002952:	a117      	add	r1, pc, #92	@ (adr r1, 80029b0 <dmpGetYawPitchRoll+0x218>)
 8002954:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002958:	f7fd fbfe 	bl	8000158 <__aeabi_dsub>
 800295c:	4602      	mov	r2, r0
 800295e:	460b      	mov	r3, r1
 8002960:	4610      	mov	r0, r2
 8002962:	4619      	mov	r1, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1d1c      	adds	r4, r3, #4
 8002968:	f7fe f85e 	bl	8000a28 <__aeabi_d2f>
 800296c:	4603      	mov	r3, r0
 800296e:	6023      	str	r3, [r4, #0]
 8002970:	e016      	b.n	80029a0 <dmpGetYawPitchRoll+0x208>
        } else {
            data[1] = -PI - data[1];
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	3304      	adds	r3, #4
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4618      	mov	r0, r3
 800297a:	f7fd fd4d 	bl	8000418 <__aeabi_f2d>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	a10d      	add	r1, pc, #52	@ (adr r1, 80029b8 <dmpGetYawPitchRoll+0x220>)
 8002984:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002988:	f7fd fbe6 	bl	8000158 <__aeabi_dsub>
 800298c:	4602      	mov	r2, r0
 800298e:	460b      	mov	r3, r1
 8002990:	4610      	mov	r0, r2
 8002992:	4619      	mov	r1, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	1d1c      	adds	r4, r3, #4
 8002998:	f7fe f846 	bl	8000a28 <__aeabi_d2f>
 800299c:	4603      	mov	r3, r0
 800299e:	6023      	str	r3, [r4, #0]
        }
    }
    return 0;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3714      	adds	r7, #20
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029aa:	bf00      	nop
 80029ac:	f3af 8000 	nop.w
 80029b0:	54442eea 	.word	0x54442eea
 80029b4:	400921fb 	.word	0x400921fb
 80029b8:	54442eea 	.word	0x54442eea
 80029bc:	c00921fb 	.word	0xc00921fb

080029c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80029c6:	4b18      	ldr	r3, [pc, #96]	@ (8002a28 <HAL_MspInit+0x68>)
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	4a17      	ldr	r2, [pc, #92]	@ (8002a28 <HAL_MspInit+0x68>)
 80029cc:	f043 0301 	orr.w	r3, r3, #1
 80029d0:	6193      	str	r3, [r2, #24]
 80029d2:	4b15      	ldr	r3, [pc, #84]	@ (8002a28 <HAL_MspInit+0x68>)
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	60bb      	str	r3, [r7, #8]
 80029dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029de:	4b12      	ldr	r3, [pc, #72]	@ (8002a28 <HAL_MspInit+0x68>)
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	4a11      	ldr	r2, [pc, #68]	@ (8002a28 <HAL_MspInit+0x68>)
 80029e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029e8:	61d3      	str	r3, [r2, #28]
 80029ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002a28 <HAL_MspInit+0x68>)
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	607b      	str	r3, [r7, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029f6:	2200      	movs	r2, #0
 80029f8:	210f      	movs	r1, #15
 80029fa:	f06f 0001 	mvn.w	r0, #1
 80029fe:	f000 fc1c 	bl	800323a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002a02:	4b0a      	ldr	r3, [pc, #40]	@ (8002a2c <HAL_MspInit+0x6c>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	4a04      	ldr	r2, [pc, #16]	@ (8002a2c <HAL_MspInit+0x6c>)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	40010000 	.word	0x40010000

08002a30 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b088      	sub	sp, #32
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a38:	f107 0310 	add.w	r3, r7, #16
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	605a      	str	r2, [r3, #4]
 8002a42:	609a      	str	r2, [r3, #8]
 8002a44:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a41      	ldr	r2, [pc, #260]	@ (8002b50 <HAL_I2C_MspInit+0x120>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d17a      	bne.n	8002b46 <HAL_I2C_MspInit+0x116>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a50:	4b40      	ldr	r3, [pc, #256]	@ (8002b54 <HAL_I2C_MspInit+0x124>)
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	4a3f      	ldr	r2, [pc, #252]	@ (8002b54 <HAL_I2C_MspInit+0x124>)
 8002a56:	f043 0308 	orr.w	r3, r3, #8
 8002a5a:	6193      	str	r3, [r2, #24]
 8002a5c:	4b3d      	ldr	r3, [pc, #244]	@ (8002b54 <HAL_I2C_MspInit+0x124>)
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	f003 0308 	and.w	r3, r3, #8
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002a68:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002a6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a6e:	2312      	movs	r3, #18
 8002a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a72:	2303      	movs	r3, #3
 8002a74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a76:	f107 0310 	add.w	r3, r7, #16
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	4836      	ldr	r0, [pc, #216]	@ (8002b58 <HAL_I2C_MspInit+0x128>)
 8002a7e:	f000 fe79 	bl	8003774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002a82:	4b34      	ldr	r3, [pc, #208]	@ (8002b54 <HAL_I2C_MspInit+0x124>)
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	4a33      	ldr	r2, [pc, #204]	@ (8002b54 <HAL_I2C_MspInit+0x124>)
 8002a88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a8c:	61d3      	str	r3, [r2, #28]
 8002a8e:	4b31      	ldr	r3, [pc, #196]	@ (8002b54 <HAL_I2C_MspInit+0x124>)
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8002a9a:	4b30      	ldr	r3, [pc, #192]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002a9c:	4a30      	ldr	r2, [pc, #192]	@ (8002b60 <HAL_I2C_MspInit+0x130>)
 8002a9e:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002aa2:	2210      	movs	r2, #16
 8002aa4:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002aa6:	4b2d      	ldr	r3, [pc, #180]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002aac:	4b2b      	ldr	r3, [pc, #172]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002aae:	2280      	movs	r2, #128	@ 0x80
 8002ab0:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ab2:	4b2a      	ldr	r3, [pc, #168]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ab8:	4b28      	ldr	r3, [pc, #160]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8002abe:	4b27      	ldr	r3, [pc, #156]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002ac4:	4b25      	ldr	r3, [pc, #148]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002ac6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002aca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8002acc:	4823      	ldr	r0, [pc, #140]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002ace:	f000 fbdf 	bl	8003290 <HAL_DMA_Init>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <HAL_I2C_MspInit+0xac>
    {
      Error_Handler();
 8002ad8:	f7ff f8e2 	bl	8001ca0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a1f      	ldr	r2, [pc, #124]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002ae0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ae2:	4a1e      	ldr	r2, [pc, #120]	@ (8002b5c <HAL_I2C_MspInit+0x12c>)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 8002ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002aea:	4a1f      	ldr	r2, [pc, #124]	@ (8002b68 <HAL_I2C_MspInit+0x138>)
 8002aec:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002aee:	4b1d      	ldr	r3, [pc, #116]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002af4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002afa:	4b1a      	ldr	r3, [pc, #104]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002afc:	2280      	movs	r2, #128	@ 0x80
 8002afe:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b00:	4b18      	ldr	r3, [pc, #96]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b06:	4b17      	ldr	r3, [pc, #92]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8002b0c:	4b15      	ldr	r3, [pc, #84]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002b12:	4b14      	ldr	r3, [pc, #80]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002b14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b18:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8002b1a:	4812      	ldr	r0, [pc, #72]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002b1c:	f000 fbb8 	bl	8003290 <HAL_DMA_Init>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 8002b26:	f7ff f8bb 	bl	8001ca0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002b2e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b30:	4a0c      	ldr	r2, [pc, #48]	@ (8002b64 <HAL_I2C_MspInit+0x134>)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8002b36:	2200      	movs	r2, #0
 8002b38:	2105      	movs	r1, #5
 8002b3a:	2021      	movs	r0, #33	@ 0x21
 8002b3c:	f000 fb7d 	bl	800323a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8002b40:	2021      	movs	r0, #33	@ 0x21
 8002b42:	f000 fb96 	bl	8003272 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002b46:	bf00      	nop
 8002b48:	3720      	adds	r7, #32
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40005800 	.word	0x40005800
 8002b54:	40021000 	.word	0x40021000
 8002b58:	40010c00 	.word	0x40010c00
 8002b5c:	200000dc 	.word	0x200000dc
 8002b60:	40020044 	.word	0x40020044
 8002b64:	20000120 	.word	0x20000120
 8002b68:	40020058 	.word	0x40020058

08002b6c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b7c:	d113      	bne.n	8002ba6 <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb0 <HAL_TIM_PWM_MspInit+0x44>)
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	4a0b      	ldr	r2, [pc, #44]	@ (8002bb0 <HAL_TIM_PWM_MspInit+0x44>)
 8002b84:	f043 0301 	orr.w	r3, r3, #1
 8002b88:	61d3      	str	r3, [r2, #28]
 8002b8a:	4b09      	ldr	r3, [pc, #36]	@ (8002bb0 <HAL_TIM_PWM_MspInit+0x44>)
 8002b8c:	69db      	ldr	r3, [r3, #28]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002b96:	2200      	movs	r2, #0
 8002b98:	2105      	movs	r1, #5
 8002b9a:	201c      	movs	r0, #28
 8002b9c:	f000 fb4d 	bl	800323a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ba0:	201c      	movs	r0, #28
 8002ba2:	f000 fb66 	bl	8003272 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	40021000 	.word	0x40021000

08002bb4 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b08a      	sub	sp, #40	@ 0x28
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bbc:	f107 0318 	add.w	r3, r7, #24
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	605a      	str	r2, [r3, #4]
 8002bc6:	609a      	str	r2, [r3, #8]
 8002bc8:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a25      	ldr	r2, [pc, #148]	@ (8002c64 <HAL_TIM_IC_MspInit+0xb0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d143      	bne.n	8002c5c <HAL_TIM_IC_MspInit+0xa8>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bd4:	4b24      	ldr	r3, [pc, #144]	@ (8002c68 <HAL_TIM_IC_MspInit+0xb4>)
 8002bd6:	69db      	ldr	r3, [r3, #28]
 8002bd8:	4a23      	ldr	r2, [pc, #140]	@ (8002c68 <HAL_TIM_IC_MspInit+0xb4>)
 8002bda:	f043 0302 	orr.w	r3, r3, #2
 8002bde:	61d3      	str	r3, [r2, #28]
 8002be0:	4b21      	ldr	r3, [pc, #132]	@ (8002c68 <HAL_TIM_IC_MspInit+0xb4>)
 8002be2:	69db      	ldr	r3, [r3, #28]
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	617b      	str	r3, [r7, #20]
 8002bea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bec:	4b1e      	ldr	r3, [pc, #120]	@ (8002c68 <HAL_TIM_IC_MspInit+0xb4>)
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	4a1d      	ldr	r2, [pc, #116]	@ (8002c68 <HAL_TIM_IC_MspInit+0xb4>)
 8002bf2:	f043 0304 	orr.w	r3, r3, #4
 8002bf6:	6193      	str	r3, [r2, #24]
 8002bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c68 <HAL_TIM_IC_MspInit+0xb4>)
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	f003 0304 	and.w	r3, r3, #4
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c04:	4b18      	ldr	r3, [pc, #96]	@ (8002c68 <HAL_TIM_IC_MspInit+0xb4>)
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	4a17      	ldr	r2, [pc, #92]	@ (8002c68 <HAL_TIM_IC_MspInit+0xb4>)
 8002c0a:	f043 0308 	orr.w	r3, r3, #8
 8002c0e:	6193      	str	r3, [r2, #24]
 8002c10:	4b15      	ldr	r3, [pc, #84]	@ (8002c68 <HAL_TIM_IC_MspInit+0xb4>)
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	f003 0308 	and.w	r3, r3, #8
 8002c18:	60fb      	str	r3, [r7, #12]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c1c:	23c0      	movs	r3, #192	@ 0xc0
 8002c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c20:	2300      	movs	r3, #0
 8002c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c28:	f107 0318 	add.w	r3, r7, #24
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	480f      	ldr	r0, [pc, #60]	@ (8002c6c <HAL_TIM_IC_MspInit+0xb8>)
 8002c30:	f000 fda0 	bl	8003774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c34:	2303      	movs	r3, #3
 8002c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c40:	f107 0318 	add.w	r3, r7, #24
 8002c44:	4619      	mov	r1, r3
 8002c46:	480a      	ldr	r0, [pc, #40]	@ (8002c70 <HAL_TIM_IC_MspInit+0xbc>)
 8002c48:	f000 fd94 	bl	8003774 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	2105      	movs	r1, #5
 8002c50:	201d      	movs	r0, #29
 8002c52:	f000 faf2 	bl	800323a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c56:	201d      	movs	r0, #29
 8002c58:	f000 fb0b 	bl	8003272 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002c5c:	bf00      	nop
 8002c5e:	3728      	adds	r7, #40	@ 0x28
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40000400 	.word	0x40000400
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40010800 	.word	0x40010800
 8002c70:	40010c00 	.word	0x40010c00

08002c74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b088      	sub	sp, #32
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7c:	f107 0310 	add.w	r3, r7, #16
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	605a      	str	r2, [r3, #4]
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c92:	d117      	bne.n	8002cc4 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c94:	4b0d      	ldr	r3, [pc, #52]	@ (8002ccc <HAL_TIM_MspPostInit+0x58>)
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	4a0c      	ldr	r2, [pc, #48]	@ (8002ccc <HAL_TIM_MspPostInit+0x58>)
 8002c9a:	f043 0304 	orr.w	r3, r3, #4
 8002c9e:	6193      	str	r3, [r2, #24]
 8002ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8002ccc <HAL_TIM_MspPostInit+0x58>)
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002cac:	230f      	movs	r3, #15
 8002cae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb8:	f107 0310 	add.w	r3, r7, #16
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4804      	ldr	r0, [pc, #16]	@ (8002cd0 <HAL_TIM_MspPostInit+0x5c>)
 8002cc0:	f000 fd58 	bl	8003774 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002cc4:	bf00      	nop
 8002cc6:	3720      	adds	r7, #32
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40010800 	.word	0x40010800

08002cd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b08e      	sub	sp, #56	@ 0x38
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002cea:	4b34      	ldr	r3, [pc, #208]	@ (8002dbc <HAL_InitTick+0xe8>)
 8002cec:	69db      	ldr	r3, [r3, #28]
 8002cee:	4a33      	ldr	r2, [pc, #204]	@ (8002dbc <HAL_InitTick+0xe8>)
 8002cf0:	f043 0304 	orr.w	r3, r3, #4
 8002cf4:	61d3      	str	r3, [r2, #28]
 8002cf6:	4b31      	ldr	r3, [pc, #196]	@ (8002dbc <HAL_InitTick+0xe8>)
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	f003 0304 	and.w	r3, r3, #4
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d02:	f107 0210 	add.w	r2, r7, #16
 8002d06:	f107 0314 	add.w	r3, r7, #20
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f003 fef9 	bl	8006b04 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002d12:	6a3b      	ldr	r3, [r7, #32]
 8002d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d103      	bne.n	8002d24 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002d1c:	f003 fede 	bl	8006adc <HAL_RCC_GetPCLK1Freq>
 8002d20:	6378      	str	r0, [r7, #52]	@ 0x34
 8002d22:	e004      	b.n	8002d2e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002d24:	f003 feda 	bl	8006adc <HAL_RCC_GetPCLK1Freq>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d30:	4a23      	ldr	r2, [pc, #140]	@ (8002dc0 <HAL_InitTick+0xec>)
 8002d32:	fba2 2303 	umull	r2, r3, r2, r3
 8002d36:	0c9b      	lsrs	r3, r3, #18
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8002d3c:	4b21      	ldr	r3, [pc, #132]	@ (8002dc4 <HAL_InitTick+0xf0>)
 8002d3e:	4a22      	ldr	r2, [pc, #136]	@ (8002dc8 <HAL_InitTick+0xf4>)
 8002d40:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8002d42:	4b20      	ldr	r3, [pc, #128]	@ (8002dc4 <HAL_InitTick+0xf0>)
 8002d44:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d48:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8002d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002dc4 <HAL_InitTick+0xf0>)
 8002d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d4e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8002d50:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc4 <HAL_InitTick+0xf0>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d56:	4b1b      	ldr	r3, [pc, #108]	@ (8002dc4 <HAL_InitTick+0xf0>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d5c:	4b19      	ldr	r3, [pc, #100]	@ (8002dc4 <HAL_InitTick+0xf0>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8002d62:	4818      	ldr	r0, [pc, #96]	@ (8002dc4 <HAL_InitTick+0xf0>)
 8002d64:	f003 ff1c 	bl	8006ba0 <HAL_TIM_Base_Init>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002d6e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d11b      	bne.n	8002dae <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8002d76:	4813      	ldr	r0, [pc, #76]	@ (8002dc4 <HAL_InitTick+0xf0>)
 8002d78:	f003 ff6a 	bl	8006c50 <HAL_TIM_Base_Start_IT>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002d82:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d111      	bne.n	8002dae <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002d8a:	201e      	movs	r0, #30
 8002d8c:	f000 fa71 	bl	8003272 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b0f      	cmp	r3, #15
 8002d94:	d808      	bhi.n	8002da8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8002d96:	2200      	movs	r2, #0
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	201e      	movs	r0, #30
 8002d9c:	f000 fa4d 	bl	800323a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002da0:	4a0a      	ldr	r2, [pc, #40]	@ (8002dcc <HAL_InitTick+0xf8>)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6013      	str	r3, [r2, #0]
 8002da6:	e002      	b.n	8002dae <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002dae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3738      	adds	r7, #56	@ 0x38
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	431bde83 	.word	0x431bde83
 8002dc4:	20000300 	.word	0x20000300
 8002dc8:	40000800 	.word	0x40000800
 8002dcc:	20000004 	.word	0x20000004

08002dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002dd4:	bf00      	nop
 8002dd6:	e7fd      	b.n	8002dd4 <NMI_Handler+0x4>

08002dd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ddc:	bf00      	nop
 8002dde:	e7fd      	b.n	8002ddc <HardFault_Handler+0x4>

08002de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002de4:	bf00      	nop
 8002de6:	e7fd      	b.n	8002de4 <MemManage_Handler+0x4>

08002de8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dec:	bf00      	nop
 8002dee:	e7fd      	b.n	8002dec <BusFault_Handler+0x4>

08002df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002df4:	bf00      	nop
 8002df6:	e7fd      	b.n	8002df4 <UsageFault_Handler+0x4>

08002df8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dfc:	bf00      	nop
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bc80      	pop	{r7}
 8002e02:	4770      	bx	lr

08002e04 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8002e08:	4802      	ldr	r0, [pc, #8]	@ (8002e14 <DMA1_Channel4_IRQHandler+0x10>)
 8002e0a:	f000 fb73 	bl	80034f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002e0e:	bf00      	nop
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	200000dc 	.word	0x200000dc

08002e18 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002e1c:	4802      	ldr	r0, [pc, #8]	@ (8002e28 <DMA1_Channel5_IRQHandler+0x10>)
 8002e1e:	f000 fb69 	bl	80034f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002e22:	bf00      	nop
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000120 	.word	0x20000120

08002e2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e30:	4802      	ldr	r0, [pc, #8]	@ (8002e3c <TIM2_IRQHandler+0x10>)
 8002e32:	f004 f9ad 	bl	8007190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000164 	.word	0x20000164

08002e40 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e44:	4802      	ldr	r0, [pc, #8]	@ (8002e50 <TIM3_IRQHandler+0x10>)
 8002e46:	f004 f9a3 	bl	8007190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	200001ac 	.word	0x200001ac

08002e54 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002e58:	4802      	ldr	r0, [pc, #8]	@ (8002e64 <TIM4_IRQHandler+0x10>)
 8002e5a:	f004 f999 	bl	8007190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	20000300 	.word	0x20000300

08002e68 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002e6c:	4802      	ldr	r0, [pc, #8]	@ (8002e78 <I2C2_EV_IRQHandler+0x10>)
 8002e6e:	f001 fd09 	bl	8004884 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	20000088 	.word	0x20000088

08002e7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002e80:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002e84:	f000 fe2c 	bl	8003ae0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e88:	bf00      	nop
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
 8002e9c:	e00a      	b.n	8002eb4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e9e:	f3af 8000 	nop.w
 8002ea2:	4601      	mov	r1, r0
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	1c5a      	adds	r2, r3, #1
 8002ea8:	60ba      	str	r2, [r7, #8]
 8002eaa:	b2ca      	uxtb	r2, r1
 8002eac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	617b      	str	r3, [r7, #20]
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	dbf0      	blt.n	8002e9e <_read+0x12>
  }

  return len;
 8002ebc:	687b      	ldr	r3, [r7, #4]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b086      	sub	sp, #24
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	60f8      	str	r0, [r7, #12]
 8002ece:	60b9      	str	r1, [r7, #8]
 8002ed0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]
 8002ed6:	e009      	b.n	8002eec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	60ba      	str	r2, [r7, #8]
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	617b      	str	r3, [r7, #20]
 8002eec:	697a      	ldr	r2, [r7, #20]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	dbf1      	blt.n	8002ed8 <_write+0x12>
  }
  return len;
 8002ef4:	687b      	ldr	r3, [r7, #4]
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3718      	adds	r7, #24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <_close>:

int _close(int file)
{
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr

08002f14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f24:	605a      	str	r2, [r3, #4]
  return 0;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bc80      	pop	{r7}
 8002f30:	4770      	bx	lr

08002f32 <_isatty>:

int _isatty(int file)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f3a:	2301      	movs	r3, #1
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bc80      	pop	{r7}
 8002f44:	4770      	bx	lr

08002f46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b085      	sub	sp, #20
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	60f8      	str	r0, [r7, #12]
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3714      	adds	r7, #20
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr
	...

08002f60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f68:	4a14      	ldr	r2, [pc, #80]	@ (8002fbc <_sbrk+0x5c>)
 8002f6a:	4b15      	ldr	r3, [pc, #84]	@ (8002fc0 <_sbrk+0x60>)
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f74:	4b13      	ldr	r3, [pc, #76]	@ (8002fc4 <_sbrk+0x64>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d102      	bne.n	8002f82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f7c:	4b11      	ldr	r3, [pc, #68]	@ (8002fc4 <_sbrk+0x64>)
 8002f7e:	4a12      	ldr	r2, [pc, #72]	@ (8002fc8 <_sbrk+0x68>)
 8002f80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f82:	4b10      	ldr	r3, [pc, #64]	@ (8002fc4 <_sbrk+0x64>)
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4413      	add	r3, r2
 8002f8a:	693a      	ldr	r2, [r7, #16]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d207      	bcs.n	8002fa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f90:	f008 fc7c 	bl	800b88c <__errno>
 8002f94:	4603      	mov	r3, r0
 8002f96:	220c      	movs	r2, #12
 8002f98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9e:	e009      	b.n	8002fb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fa0:	4b08      	ldr	r3, [pc, #32]	@ (8002fc4 <_sbrk+0x64>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fa6:	4b07      	ldr	r3, [pc, #28]	@ (8002fc4 <_sbrk+0x64>)
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4413      	add	r3, r2
 8002fae:	4a05      	ldr	r2, [pc, #20]	@ (8002fc4 <_sbrk+0x64>)
 8002fb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3718      	adds	r7, #24
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	20005000 	.word	0x20005000
 8002fc0:	00000400 	.word	0x00000400
 8002fc4:	20000348 	.word	0x20000348
 8002fc8:	20001e88 	.word	0x20001e88

08002fcc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fd0:	bf00      	nop
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bc80      	pop	{r7}
 8002fd6:	4770      	bx	lr

08002fd8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fd8:	f7ff fff8 	bl	8002fcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fdc:	480b      	ldr	r0, [pc, #44]	@ (800300c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002fde:	490c      	ldr	r1, [pc, #48]	@ (8003010 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002fe0:	4a0c      	ldr	r2, [pc, #48]	@ (8003014 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002fe2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fe4:	e002      	b.n	8002fec <LoopCopyDataInit>

08002fe6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fe6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fe8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fea:	3304      	adds	r3, #4

08002fec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ff0:	d3f9      	bcc.n	8002fe6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ff2:	4a09      	ldr	r2, [pc, #36]	@ (8003018 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002ff4:	4c09      	ldr	r4, [pc, #36]	@ (800301c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ff6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ff8:	e001      	b.n	8002ffe <LoopFillZerobss>

08002ffa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ffa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ffc:	3204      	adds	r2, #4

08002ffe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ffe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003000:	d3fb      	bcc.n	8002ffa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003002:	f008 fc49 	bl	800b898 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003006:	f7fe f833 	bl	8001070 <main>
  bx lr
 800300a:	4770      	bx	lr
  ldr r0, =_sdata
 800300c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003010:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8003014:	0800cc0c 	.word	0x0800cc0c
  ldr r2, =_sbss
 8003018:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800301c:	20001e84 	.word	0x20001e84

08003020 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003020:	e7fe      	b.n	8003020 <ADC1_2_IRQHandler>
	...

08003024 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003028:	4b08      	ldr	r3, [pc, #32]	@ (800304c <HAL_Init+0x28>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a07      	ldr	r2, [pc, #28]	@ (800304c <HAL_Init+0x28>)
 800302e:	f043 0310 	orr.w	r3, r3, #16
 8003032:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003034:	2003      	movs	r0, #3
 8003036:	f000 f8f5 	bl	8003224 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800303a:	200f      	movs	r0, #15
 800303c:	f7ff fe4a 	bl	8002cd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003040:	f7ff fcbe 	bl	80029c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	40022000 	.word	0x40022000

08003050 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003054:	4b05      	ldr	r3, [pc, #20]	@ (800306c <HAL_IncTick+0x1c>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	461a      	mov	r2, r3
 800305a:	4b05      	ldr	r3, [pc, #20]	@ (8003070 <HAL_IncTick+0x20>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4413      	add	r3, r2
 8003060:	4a03      	ldr	r2, [pc, #12]	@ (8003070 <HAL_IncTick+0x20>)
 8003062:	6013      	str	r3, [r2, #0]
}
 8003064:	bf00      	nop
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr
 800306c:	20000008 	.word	0x20000008
 8003070:	2000034c 	.word	0x2000034c

08003074 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  return uwTick;
 8003078:	4b02      	ldr	r3, [pc, #8]	@ (8003084 <HAL_GetTick+0x10>)
 800307a:	681b      	ldr	r3, [r3, #0]
}
 800307c:	4618      	mov	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr
 8003084:	2000034c 	.word	0x2000034c

08003088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003090:	f7ff fff0 	bl	8003074 <HAL_GetTick>
 8003094:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a0:	d005      	beq.n	80030ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030a2:	4b0a      	ldr	r3, [pc, #40]	@ (80030cc <HAL_Delay+0x44>)
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	461a      	mov	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4413      	add	r3, r2
 80030ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030ae:	bf00      	nop
 80030b0:	f7ff ffe0 	bl	8003074 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d8f7      	bhi.n	80030b0 <HAL_Delay+0x28>
  {
  }
}
 80030c0:	bf00      	nop
 80030c2:	bf00      	nop
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	20000008 	.word	0x20000008

080030d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003114 <__NVIC_SetPriorityGrouping+0x44>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030ec:	4013      	ands	r3, r2
 80030ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003100:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003102:	4a04      	ldr	r2, [pc, #16]	@ (8003114 <__NVIC_SetPriorityGrouping+0x44>)
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	60d3      	str	r3, [r2, #12]
}
 8003108:	bf00      	nop
 800310a:	3714      	adds	r7, #20
 800310c:	46bd      	mov	sp, r7
 800310e:	bc80      	pop	{r7}
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	e000ed00 	.word	0xe000ed00

08003118 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800311c:	4b04      	ldr	r3, [pc, #16]	@ (8003130 <__NVIC_GetPriorityGrouping+0x18>)
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	0a1b      	lsrs	r3, r3, #8
 8003122:	f003 0307 	and.w	r3, r3, #7
}
 8003126:	4618      	mov	r0, r3
 8003128:	46bd      	mov	sp, r7
 800312a:	bc80      	pop	{r7}
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	e000ed00 	.word	0xe000ed00

08003134 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800313e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003142:	2b00      	cmp	r3, #0
 8003144:	db0b      	blt.n	800315e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003146:	79fb      	ldrb	r3, [r7, #7]
 8003148:	f003 021f 	and.w	r2, r3, #31
 800314c:	4906      	ldr	r1, [pc, #24]	@ (8003168 <__NVIC_EnableIRQ+0x34>)
 800314e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003152:	095b      	lsrs	r3, r3, #5
 8003154:	2001      	movs	r0, #1
 8003156:	fa00 f202 	lsl.w	r2, r0, r2
 800315a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800315e:	bf00      	nop
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr
 8003168:	e000e100 	.word	0xe000e100

0800316c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	6039      	str	r1, [r7, #0]
 8003176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317c:	2b00      	cmp	r3, #0
 800317e:	db0a      	blt.n	8003196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	b2da      	uxtb	r2, r3
 8003184:	490c      	ldr	r1, [pc, #48]	@ (80031b8 <__NVIC_SetPriority+0x4c>)
 8003186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318a:	0112      	lsls	r2, r2, #4
 800318c:	b2d2      	uxtb	r2, r2
 800318e:	440b      	add	r3, r1
 8003190:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003194:	e00a      	b.n	80031ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	b2da      	uxtb	r2, r3
 800319a:	4908      	ldr	r1, [pc, #32]	@ (80031bc <__NVIC_SetPriority+0x50>)
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	3b04      	subs	r3, #4
 80031a4:	0112      	lsls	r2, r2, #4
 80031a6:	b2d2      	uxtb	r2, r2
 80031a8:	440b      	add	r3, r1
 80031aa:	761a      	strb	r2, [r3, #24]
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bc80      	pop	{r7}
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	e000e100 	.word	0xe000e100
 80031bc:	e000ed00 	.word	0xe000ed00

080031c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b089      	sub	sp, #36	@ 0x24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f003 0307 	and.w	r3, r3, #7
 80031d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	f1c3 0307 	rsb	r3, r3, #7
 80031da:	2b04      	cmp	r3, #4
 80031dc:	bf28      	it	cs
 80031de:	2304      	movcs	r3, #4
 80031e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	3304      	adds	r3, #4
 80031e6:	2b06      	cmp	r3, #6
 80031e8:	d902      	bls.n	80031f0 <NVIC_EncodePriority+0x30>
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	3b03      	subs	r3, #3
 80031ee:	e000      	b.n	80031f2 <NVIC_EncodePriority+0x32>
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031f4:	f04f 32ff 	mov.w	r2, #4294967295
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	fa02 f303 	lsl.w	r3, r2, r3
 80031fe:	43da      	mvns	r2, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	401a      	ands	r2, r3
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003208:	f04f 31ff 	mov.w	r1, #4294967295
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	fa01 f303 	lsl.w	r3, r1, r3
 8003212:	43d9      	mvns	r1, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003218:	4313      	orrs	r3, r2
         );
}
 800321a:	4618      	mov	r0, r3
 800321c:	3724      	adds	r7, #36	@ 0x24
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f7ff ff4f 	bl	80030d0 <__NVIC_SetPriorityGrouping>
}
 8003232:	bf00      	nop
 8003234:	3708      	adds	r7, #8
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800323a:	b580      	push	{r7, lr}
 800323c:	b086      	sub	sp, #24
 800323e:	af00      	add	r7, sp, #0
 8003240:	4603      	mov	r3, r0
 8003242:	60b9      	str	r1, [r7, #8]
 8003244:	607a      	str	r2, [r7, #4]
 8003246:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003248:	2300      	movs	r3, #0
 800324a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800324c:	f7ff ff64 	bl	8003118 <__NVIC_GetPriorityGrouping>
 8003250:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	68b9      	ldr	r1, [r7, #8]
 8003256:	6978      	ldr	r0, [r7, #20]
 8003258:	f7ff ffb2 	bl	80031c0 <NVIC_EncodePriority>
 800325c:	4602      	mov	r2, r0
 800325e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003262:	4611      	mov	r1, r2
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff ff81 	bl	800316c <__NVIC_SetPriority>
}
 800326a:	bf00      	nop
 800326c:	3718      	adds	r7, #24
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003272:	b580      	push	{r7, lr}
 8003274:	b082      	sub	sp, #8
 8003276:	af00      	add	r7, sp, #0
 8003278:	4603      	mov	r3, r0
 800327a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800327c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff ff57 	bl	8003134 <__NVIC_EnableIRQ>
}
 8003286:	bf00      	nop
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
	...

08003290 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003298:	2300      	movs	r3, #0
 800329a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e043      	b.n	800332e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	461a      	mov	r2, r3
 80032ac:	4b22      	ldr	r3, [pc, #136]	@ (8003338 <HAL_DMA_Init+0xa8>)
 80032ae:	4413      	add	r3, r2
 80032b0:	4a22      	ldr	r2, [pc, #136]	@ (800333c <HAL_DMA_Init+0xac>)
 80032b2:	fba2 2303 	umull	r2, r3, r2, r3
 80032b6:	091b      	lsrs	r3, r3, #4
 80032b8:	009a      	lsls	r2, r3, #2
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a1f      	ldr	r2, [pc, #124]	@ (8003340 <HAL_DMA_Init+0xb0>)
 80032c2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2202      	movs	r2, #2
 80032c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80032da:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80032de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80032e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003300:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	4313      	orrs	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	bc80      	pop	{r7}
 8003336:	4770      	bx	lr
 8003338:	bffdfff8 	.word	0xbffdfff8
 800333c:	cccccccd 	.word	0xcccccccd
 8003340:	40020000 	.word	0x40020000

08003344 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
 8003350:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003352:	2300      	movs	r3, #0
 8003354:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f893 3020 	ldrb.w	r3, [r3, #32]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d101      	bne.n	8003364 <HAL_DMA_Start_IT+0x20>
 8003360:	2302      	movs	r3, #2
 8003362:	e04b      	b.n	80033fc <HAL_DMA_Start_IT+0xb8>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b01      	cmp	r3, #1
 8003376:	d13a      	bne.n	80033ee <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2202      	movs	r2, #2
 800337c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 0201 	bic.w	r2, r2, #1
 8003394:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	68b9      	ldr	r1, [r7, #8]
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 f9bc 	bl	800371a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d008      	beq.n	80033bc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f042 020e 	orr.w	r2, r2, #14
 80033b8:	601a      	str	r2, [r3, #0]
 80033ba:	e00f      	b.n	80033dc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0204 	bic.w	r2, r2, #4
 80033ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f042 020a 	orr.w	r2, r2, #10
 80033da:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f042 0201 	orr.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	e005      	b.n	80033fa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80033f6:	2302      	movs	r3, #2
 80033f8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80033fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3718      	adds	r7, #24
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800340c:	2300      	movs	r3, #0
 800340e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003416:	b2db      	uxtb	r3, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d005      	beq.n	8003428 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2204      	movs	r2, #4
 8003420:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	73fb      	strb	r3, [r7, #15]
 8003426:	e051      	b.n	80034cc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 020e 	bic.w	r2, r2, #14
 8003436:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f022 0201 	bic.w	r2, r2, #1
 8003446:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a22      	ldr	r2, [pc, #136]	@ (80034d8 <HAL_DMA_Abort_IT+0xd4>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d029      	beq.n	80034a6 <HAL_DMA_Abort_IT+0xa2>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a21      	ldr	r2, [pc, #132]	@ (80034dc <HAL_DMA_Abort_IT+0xd8>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d022      	beq.n	80034a2 <HAL_DMA_Abort_IT+0x9e>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a1f      	ldr	r2, [pc, #124]	@ (80034e0 <HAL_DMA_Abort_IT+0xdc>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d01a      	beq.n	800349c <HAL_DMA_Abort_IT+0x98>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a1e      	ldr	r2, [pc, #120]	@ (80034e4 <HAL_DMA_Abort_IT+0xe0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d012      	beq.n	8003496 <HAL_DMA_Abort_IT+0x92>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a1c      	ldr	r2, [pc, #112]	@ (80034e8 <HAL_DMA_Abort_IT+0xe4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d00a      	beq.n	8003490 <HAL_DMA_Abort_IT+0x8c>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a1b      	ldr	r2, [pc, #108]	@ (80034ec <HAL_DMA_Abort_IT+0xe8>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d102      	bne.n	800348a <HAL_DMA_Abort_IT+0x86>
 8003484:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003488:	e00e      	b.n	80034a8 <HAL_DMA_Abort_IT+0xa4>
 800348a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800348e:	e00b      	b.n	80034a8 <HAL_DMA_Abort_IT+0xa4>
 8003490:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003494:	e008      	b.n	80034a8 <HAL_DMA_Abort_IT+0xa4>
 8003496:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800349a:	e005      	b.n	80034a8 <HAL_DMA_Abort_IT+0xa4>
 800349c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80034a0:	e002      	b.n	80034a8 <HAL_DMA_Abort_IT+0xa4>
 80034a2:	2310      	movs	r3, #16
 80034a4:	e000      	b.n	80034a8 <HAL_DMA_Abort_IT+0xa4>
 80034a6:	2301      	movs	r3, #1
 80034a8:	4a11      	ldr	r2, [pc, #68]	@ (80034f0 <HAL_DMA_Abort_IT+0xec>)
 80034aa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	4798      	blx	r3
    } 
  }
  return status;
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40020008 	.word	0x40020008
 80034dc:	4002001c 	.word	0x4002001c
 80034e0:	40020030 	.word	0x40020030
 80034e4:	40020044 	.word	0x40020044
 80034e8:	40020058 	.word	0x40020058
 80034ec:	4002006c 	.word	0x4002006c
 80034f0:	40020000 	.word	0x40020000

080034f4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003510:	2204      	movs	r2, #4
 8003512:	409a      	lsls	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4013      	ands	r3, r2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d04f      	beq.n	80035bc <HAL_DMA_IRQHandler+0xc8>
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	f003 0304 	and.w	r3, r3, #4
 8003522:	2b00      	cmp	r3, #0
 8003524:	d04a      	beq.n	80035bc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0320 	and.w	r3, r3, #32
 8003530:	2b00      	cmp	r3, #0
 8003532:	d107      	bne.n	8003544 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0204 	bic.w	r2, r2, #4
 8003542:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a66      	ldr	r2, [pc, #408]	@ (80036e4 <HAL_DMA_IRQHandler+0x1f0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d029      	beq.n	80035a2 <HAL_DMA_IRQHandler+0xae>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a65      	ldr	r2, [pc, #404]	@ (80036e8 <HAL_DMA_IRQHandler+0x1f4>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d022      	beq.n	800359e <HAL_DMA_IRQHandler+0xaa>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a63      	ldr	r2, [pc, #396]	@ (80036ec <HAL_DMA_IRQHandler+0x1f8>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d01a      	beq.n	8003598 <HAL_DMA_IRQHandler+0xa4>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a62      	ldr	r2, [pc, #392]	@ (80036f0 <HAL_DMA_IRQHandler+0x1fc>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d012      	beq.n	8003592 <HAL_DMA_IRQHandler+0x9e>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a60      	ldr	r2, [pc, #384]	@ (80036f4 <HAL_DMA_IRQHandler+0x200>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00a      	beq.n	800358c <HAL_DMA_IRQHandler+0x98>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a5f      	ldr	r2, [pc, #380]	@ (80036f8 <HAL_DMA_IRQHandler+0x204>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d102      	bne.n	8003586 <HAL_DMA_IRQHandler+0x92>
 8003580:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003584:	e00e      	b.n	80035a4 <HAL_DMA_IRQHandler+0xb0>
 8003586:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800358a:	e00b      	b.n	80035a4 <HAL_DMA_IRQHandler+0xb0>
 800358c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003590:	e008      	b.n	80035a4 <HAL_DMA_IRQHandler+0xb0>
 8003592:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003596:	e005      	b.n	80035a4 <HAL_DMA_IRQHandler+0xb0>
 8003598:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800359c:	e002      	b.n	80035a4 <HAL_DMA_IRQHandler+0xb0>
 800359e:	2340      	movs	r3, #64	@ 0x40
 80035a0:	e000      	b.n	80035a4 <HAL_DMA_IRQHandler+0xb0>
 80035a2:	2304      	movs	r3, #4
 80035a4:	4a55      	ldr	r2, [pc, #340]	@ (80036fc <HAL_DMA_IRQHandler+0x208>)
 80035a6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f000 8094 	beq.w	80036da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80035ba:	e08e      	b.n	80036da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c0:	2202      	movs	r2, #2
 80035c2:	409a      	lsls	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4013      	ands	r3, r2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d056      	beq.n	800367a <HAL_DMA_IRQHandler+0x186>
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d051      	beq.n	800367a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0320 	and.w	r3, r3, #32
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10b      	bne.n	80035fc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 020a 	bic.w	r2, r2, #10
 80035f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a38      	ldr	r2, [pc, #224]	@ (80036e4 <HAL_DMA_IRQHandler+0x1f0>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d029      	beq.n	800365a <HAL_DMA_IRQHandler+0x166>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a37      	ldr	r2, [pc, #220]	@ (80036e8 <HAL_DMA_IRQHandler+0x1f4>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d022      	beq.n	8003656 <HAL_DMA_IRQHandler+0x162>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a35      	ldr	r2, [pc, #212]	@ (80036ec <HAL_DMA_IRQHandler+0x1f8>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d01a      	beq.n	8003650 <HAL_DMA_IRQHandler+0x15c>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a34      	ldr	r2, [pc, #208]	@ (80036f0 <HAL_DMA_IRQHandler+0x1fc>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d012      	beq.n	800364a <HAL_DMA_IRQHandler+0x156>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a32      	ldr	r2, [pc, #200]	@ (80036f4 <HAL_DMA_IRQHandler+0x200>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d00a      	beq.n	8003644 <HAL_DMA_IRQHandler+0x150>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a31      	ldr	r2, [pc, #196]	@ (80036f8 <HAL_DMA_IRQHandler+0x204>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d102      	bne.n	800363e <HAL_DMA_IRQHandler+0x14a>
 8003638:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800363c:	e00e      	b.n	800365c <HAL_DMA_IRQHandler+0x168>
 800363e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003642:	e00b      	b.n	800365c <HAL_DMA_IRQHandler+0x168>
 8003644:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003648:	e008      	b.n	800365c <HAL_DMA_IRQHandler+0x168>
 800364a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800364e:	e005      	b.n	800365c <HAL_DMA_IRQHandler+0x168>
 8003650:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003654:	e002      	b.n	800365c <HAL_DMA_IRQHandler+0x168>
 8003656:	2320      	movs	r3, #32
 8003658:	e000      	b.n	800365c <HAL_DMA_IRQHandler+0x168>
 800365a:	2302      	movs	r3, #2
 800365c:	4a27      	ldr	r2, [pc, #156]	@ (80036fc <HAL_DMA_IRQHandler+0x208>)
 800365e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800366c:	2b00      	cmp	r3, #0
 800366e:	d034      	beq.n	80036da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003678:	e02f      	b.n	80036da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367e:	2208      	movs	r2, #8
 8003680:	409a      	lsls	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	4013      	ands	r3, r2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d028      	beq.n	80036dc <HAL_DMA_IRQHandler+0x1e8>
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	f003 0308 	and.w	r3, r3, #8
 8003690:	2b00      	cmp	r3, #0
 8003692:	d023      	beq.n	80036dc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 020e 	bic.w	r2, r2, #14
 80036a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ac:	2101      	movs	r1, #1
 80036ae:	fa01 f202 	lsl.w	r2, r1, r2
 80036b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d004      	beq.n	80036dc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	4798      	blx	r3
    }
  }
  return;
 80036da:	bf00      	nop
 80036dc:	bf00      	nop
}
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40020008 	.word	0x40020008
 80036e8:	4002001c 	.word	0x4002001c
 80036ec:	40020030 	.word	0x40020030
 80036f0:	40020044 	.word	0x40020044
 80036f4:	40020058 	.word	0x40020058
 80036f8:	4002006c 	.word	0x4002006c
 80036fc:	40020000 	.word	0x40020000

08003700 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800370e:	b2db      	uxtb	r3, r3
}
 8003710:	4618      	mov	r0, r3
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr

0800371a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800371a:	b480      	push	{r7}
 800371c:	b085      	sub	sp, #20
 800371e:	af00      	add	r7, sp, #0
 8003720:	60f8      	str	r0, [r7, #12]
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	607a      	str	r2, [r7, #4]
 8003726:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003730:	2101      	movs	r1, #1
 8003732:	fa01 f202 	lsl.w	r2, r1, r2
 8003736:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	2b10      	cmp	r3, #16
 8003746:	d108      	bne.n	800375a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68ba      	ldr	r2, [r7, #8]
 8003756:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003758:	e007      	b.n	800376a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	60da      	str	r2, [r3, #12]
}
 800376a:	bf00      	nop
 800376c:	3714      	adds	r7, #20
 800376e:	46bd      	mov	sp, r7
 8003770:	bc80      	pop	{r7}
 8003772:	4770      	bx	lr

08003774 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003774:	b480      	push	{r7}
 8003776:	b08b      	sub	sp, #44	@ 0x2c
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800377e:	2300      	movs	r3, #0
 8003780:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003782:	2300      	movs	r3, #0
 8003784:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003786:	e169      	b.n	8003a5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003788:	2201      	movs	r2, #1
 800378a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378c:	fa02 f303 	lsl.w	r3, r2, r3
 8003790:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	69fa      	ldr	r2, [r7, #28]
 8003798:	4013      	ands	r3, r2
 800379a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	f040 8158 	bne.w	8003a56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	4a9a      	ldr	r2, [pc, #616]	@ (8003a14 <HAL_GPIO_Init+0x2a0>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d05e      	beq.n	800386e <HAL_GPIO_Init+0xfa>
 80037b0:	4a98      	ldr	r2, [pc, #608]	@ (8003a14 <HAL_GPIO_Init+0x2a0>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d875      	bhi.n	80038a2 <HAL_GPIO_Init+0x12e>
 80037b6:	4a98      	ldr	r2, [pc, #608]	@ (8003a18 <HAL_GPIO_Init+0x2a4>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d058      	beq.n	800386e <HAL_GPIO_Init+0xfa>
 80037bc:	4a96      	ldr	r2, [pc, #600]	@ (8003a18 <HAL_GPIO_Init+0x2a4>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d86f      	bhi.n	80038a2 <HAL_GPIO_Init+0x12e>
 80037c2:	4a96      	ldr	r2, [pc, #600]	@ (8003a1c <HAL_GPIO_Init+0x2a8>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d052      	beq.n	800386e <HAL_GPIO_Init+0xfa>
 80037c8:	4a94      	ldr	r2, [pc, #592]	@ (8003a1c <HAL_GPIO_Init+0x2a8>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d869      	bhi.n	80038a2 <HAL_GPIO_Init+0x12e>
 80037ce:	4a94      	ldr	r2, [pc, #592]	@ (8003a20 <HAL_GPIO_Init+0x2ac>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d04c      	beq.n	800386e <HAL_GPIO_Init+0xfa>
 80037d4:	4a92      	ldr	r2, [pc, #584]	@ (8003a20 <HAL_GPIO_Init+0x2ac>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d863      	bhi.n	80038a2 <HAL_GPIO_Init+0x12e>
 80037da:	4a92      	ldr	r2, [pc, #584]	@ (8003a24 <HAL_GPIO_Init+0x2b0>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d046      	beq.n	800386e <HAL_GPIO_Init+0xfa>
 80037e0:	4a90      	ldr	r2, [pc, #576]	@ (8003a24 <HAL_GPIO_Init+0x2b0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d85d      	bhi.n	80038a2 <HAL_GPIO_Init+0x12e>
 80037e6:	2b12      	cmp	r3, #18
 80037e8:	d82a      	bhi.n	8003840 <HAL_GPIO_Init+0xcc>
 80037ea:	2b12      	cmp	r3, #18
 80037ec:	d859      	bhi.n	80038a2 <HAL_GPIO_Init+0x12e>
 80037ee:	a201      	add	r2, pc, #4	@ (adr r2, 80037f4 <HAL_GPIO_Init+0x80>)
 80037f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037f4:	0800386f 	.word	0x0800386f
 80037f8:	08003849 	.word	0x08003849
 80037fc:	0800385b 	.word	0x0800385b
 8003800:	0800389d 	.word	0x0800389d
 8003804:	080038a3 	.word	0x080038a3
 8003808:	080038a3 	.word	0x080038a3
 800380c:	080038a3 	.word	0x080038a3
 8003810:	080038a3 	.word	0x080038a3
 8003814:	080038a3 	.word	0x080038a3
 8003818:	080038a3 	.word	0x080038a3
 800381c:	080038a3 	.word	0x080038a3
 8003820:	080038a3 	.word	0x080038a3
 8003824:	080038a3 	.word	0x080038a3
 8003828:	080038a3 	.word	0x080038a3
 800382c:	080038a3 	.word	0x080038a3
 8003830:	080038a3 	.word	0x080038a3
 8003834:	080038a3 	.word	0x080038a3
 8003838:	08003851 	.word	0x08003851
 800383c:	08003865 	.word	0x08003865
 8003840:	4a79      	ldr	r2, [pc, #484]	@ (8003a28 <HAL_GPIO_Init+0x2b4>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d013      	beq.n	800386e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003846:	e02c      	b.n	80038a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	623b      	str	r3, [r7, #32]
          break;
 800384e:	e029      	b.n	80038a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	3304      	adds	r3, #4
 8003856:	623b      	str	r3, [r7, #32]
          break;
 8003858:	e024      	b.n	80038a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	3308      	adds	r3, #8
 8003860:	623b      	str	r3, [r7, #32]
          break;
 8003862:	e01f      	b.n	80038a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	330c      	adds	r3, #12
 800386a:	623b      	str	r3, [r7, #32]
          break;
 800386c:	e01a      	b.n	80038a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d102      	bne.n	800387c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003876:	2304      	movs	r3, #4
 8003878:	623b      	str	r3, [r7, #32]
          break;
 800387a:	e013      	b.n	80038a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d105      	bne.n	8003890 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003884:	2308      	movs	r3, #8
 8003886:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	69fa      	ldr	r2, [r7, #28]
 800388c:	611a      	str	r2, [r3, #16]
          break;
 800388e:	e009      	b.n	80038a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003890:	2308      	movs	r3, #8
 8003892:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	69fa      	ldr	r2, [r7, #28]
 8003898:	615a      	str	r2, [r3, #20]
          break;
 800389a:	e003      	b.n	80038a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800389c:	2300      	movs	r3, #0
 800389e:	623b      	str	r3, [r7, #32]
          break;
 80038a0:	e000      	b.n	80038a4 <HAL_GPIO_Init+0x130>
          break;
 80038a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	2bff      	cmp	r3, #255	@ 0xff
 80038a8:	d801      	bhi.n	80038ae <HAL_GPIO_Init+0x13a>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	e001      	b.n	80038b2 <HAL_GPIO_Init+0x13e>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3304      	adds	r3, #4
 80038b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	2bff      	cmp	r3, #255	@ 0xff
 80038b8:	d802      	bhi.n	80038c0 <HAL_GPIO_Init+0x14c>
 80038ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	e002      	b.n	80038c6 <HAL_GPIO_Init+0x152>
 80038c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c2:	3b08      	subs	r3, #8
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	210f      	movs	r1, #15
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	fa01 f303 	lsl.w	r3, r1, r3
 80038d4:	43db      	mvns	r3, r3
 80038d6:	401a      	ands	r2, r3
 80038d8:	6a39      	ldr	r1, [r7, #32]
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	fa01 f303 	lsl.w	r3, r1, r3
 80038e0:	431a      	orrs	r2, r3
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f000 80b1 	beq.w	8003a56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80038f4:	4b4d      	ldr	r3, [pc, #308]	@ (8003a2c <HAL_GPIO_Init+0x2b8>)
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	4a4c      	ldr	r2, [pc, #304]	@ (8003a2c <HAL_GPIO_Init+0x2b8>)
 80038fa:	f043 0301 	orr.w	r3, r3, #1
 80038fe:	6193      	str	r3, [r2, #24]
 8003900:	4b4a      	ldr	r3, [pc, #296]	@ (8003a2c <HAL_GPIO_Init+0x2b8>)
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	60bb      	str	r3, [r7, #8]
 800390a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800390c:	4a48      	ldr	r2, [pc, #288]	@ (8003a30 <HAL_GPIO_Init+0x2bc>)
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	089b      	lsrs	r3, r3, #2
 8003912:	3302      	adds	r3, #2
 8003914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003918:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800391a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391c:	f003 0303 	and.w	r3, r3, #3
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	220f      	movs	r2, #15
 8003924:	fa02 f303 	lsl.w	r3, r2, r3
 8003928:	43db      	mvns	r3, r3
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	4013      	ands	r3, r2
 800392e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a40      	ldr	r2, [pc, #256]	@ (8003a34 <HAL_GPIO_Init+0x2c0>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d013      	beq.n	8003960 <HAL_GPIO_Init+0x1ec>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a3f      	ldr	r2, [pc, #252]	@ (8003a38 <HAL_GPIO_Init+0x2c4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d00d      	beq.n	800395c <HAL_GPIO_Init+0x1e8>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a3e      	ldr	r2, [pc, #248]	@ (8003a3c <HAL_GPIO_Init+0x2c8>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d007      	beq.n	8003958 <HAL_GPIO_Init+0x1e4>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a3d      	ldr	r2, [pc, #244]	@ (8003a40 <HAL_GPIO_Init+0x2cc>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d101      	bne.n	8003954 <HAL_GPIO_Init+0x1e0>
 8003950:	2303      	movs	r3, #3
 8003952:	e006      	b.n	8003962 <HAL_GPIO_Init+0x1ee>
 8003954:	2304      	movs	r3, #4
 8003956:	e004      	b.n	8003962 <HAL_GPIO_Init+0x1ee>
 8003958:	2302      	movs	r3, #2
 800395a:	e002      	b.n	8003962 <HAL_GPIO_Init+0x1ee>
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <HAL_GPIO_Init+0x1ee>
 8003960:	2300      	movs	r3, #0
 8003962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003964:	f002 0203 	and.w	r2, r2, #3
 8003968:	0092      	lsls	r2, r2, #2
 800396a:	4093      	lsls	r3, r2
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	4313      	orrs	r3, r2
 8003970:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003972:	492f      	ldr	r1, [pc, #188]	@ (8003a30 <HAL_GPIO_Init+0x2bc>)
 8003974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003976:	089b      	lsrs	r3, r3, #2
 8003978:	3302      	adds	r3, #2
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d006      	beq.n	800399a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800398c:	4b2d      	ldr	r3, [pc, #180]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	492c      	ldr	r1, [pc, #176]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	4313      	orrs	r3, r2
 8003996:	608b      	str	r3, [r1, #8]
 8003998:	e006      	b.n	80039a8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800399a:	4b2a      	ldr	r3, [pc, #168]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	43db      	mvns	r3, r3
 80039a2:	4928      	ldr	r1, [pc, #160]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 80039a4:	4013      	ands	r3, r2
 80039a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d006      	beq.n	80039c2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80039b4:	4b23      	ldr	r3, [pc, #140]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 80039b6:	68da      	ldr	r2, [r3, #12]
 80039b8:	4922      	ldr	r1, [pc, #136]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	4313      	orrs	r3, r2
 80039be:	60cb      	str	r3, [r1, #12]
 80039c0:	e006      	b.n	80039d0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039c2:	4b20      	ldr	r3, [pc, #128]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	43db      	mvns	r3, r3
 80039ca:	491e      	ldr	r1, [pc, #120]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 80039cc:	4013      	ands	r3, r2
 80039ce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d006      	beq.n	80039ea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80039dc:	4b19      	ldr	r3, [pc, #100]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 80039de:	685a      	ldr	r2, [r3, #4]
 80039e0:	4918      	ldr	r1, [pc, #96]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	604b      	str	r3, [r1, #4]
 80039e8:	e006      	b.n	80039f8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80039ea:	4b16      	ldr	r3, [pc, #88]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	43db      	mvns	r3, r3
 80039f2:	4914      	ldr	r1, [pc, #80]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 80039f4:	4013      	ands	r3, r2
 80039f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d021      	beq.n	8003a48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a04:	4b0f      	ldr	r3, [pc, #60]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	490e      	ldr	r1, [pc, #56]	@ (8003a44 <HAL_GPIO_Init+0x2d0>)
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	600b      	str	r3, [r1, #0]
 8003a10:	e021      	b.n	8003a56 <HAL_GPIO_Init+0x2e2>
 8003a12:	bf00      	nop
 8003a14:	10320000 	.word	0x10320000
 8003a18:	10310000 	.word	0x10310000
 8003a1c:	10220000 	.word	0x10220000
 8003a20:	10210000 	.word	0x10210000
 8003a24:	10120000 	.word	0x10120000
 8003a28:	10110000 	.word	0x10110000
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	40010000 	.word	0x40010000
 8003a34:	40010800 	.word	0x40010800
 8003a38:	40010c00 	.word	0x40010c00
 8003a3c:	40011000 	.word	0x40011000
 8003a40:	40011400 	.word	0x40011400
 8003a44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a48:	4b0b      	ldr	r3, [pc, #44]	@ (8003a78 <HAL_GPIO_Init+0x304>)
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	43db      	mvns	r3, r3
 8003a50:	4909      	ldr	r1, [pc, #36]	@ (8003a78 <HAL_GPIO_Init+0x304>)
 8003a52:	4013      	ands	r3, r2
 8003a54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a58:	3301      	adds	r3, #1
 8003a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a62:	fa22 f303 	lsr.w	r3, r2, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f47f ae8e 	bne.w	8003788 <HAL_GPIO_Init+0x14>
  }
}
 8003a6c:	bf00      	nop
 8003a6e:	bf00      	nop
 8003a70:	372c      	adds	r7, #44	@ 0x2c
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bc80      	pop	{r7}
 8003a76:	4770      	bx	lr
 8003a78:	40010400 	.word	0x40010400

08003a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	460b      	mov	r3, r1
 8003a86:	807b      	strh	r3, [r7, #2]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a8c:	787b      	ldrb	r3, [r7, #1]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a92:	887a      	ldrh	r2, [r7, #2]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a98:	e003      	b.n	8003aa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a9a:	887b      	ldrh	r3, [r7, #2]
 8003a9c:	041a      	lsls	r2, r3, #16
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	611a      	str	r2, [r3, #16]
}
 8003aa2:	bf00      	nop
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bc80      	pop	{r7}
 8003aaa:	4770      	bx	lr

08003aac <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003abe:	887a      	ldrh	r2, [r7, #2]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	041a      	lsls	r2, r3, #16
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	43d9      	mvns	r1, r3
 8003aca:	887b      	ldrh	r3, [r7, #2]
 8003acc:	400b      	ands	r3, r1
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	611a      	str	r2, [r3, #16]
}
 8003ad4:	bf00      	nop
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bc80      	pop	{r7}
 8003adc:	4770      	bx	lr
	...

08003ae0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003aea:	4b08      	ldr	r3, [pc, #32]	@ (8003b0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aec:	695a      	ldr	r2, [r3, #20]
 8003aee:	88fb      	ldrh	r3, [r7, #6]
 8003af0:	4013      	ands	r3, r2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d006      	beq.n	8003b04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003af6:	4a05      	ldr	r2, [pc, #20]	@ (8003b0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003af8:	88fb      	ldrh	r3, [r7, #6]
 8003afa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003afc:	88fb      	ldrh	r3, [r7, #6]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fd fdf8 	bl	80016f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b04:	bf00      	nop
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40010400 	.word	0x40010400

08003b10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e12b      	b.n	8003d7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d106      	bne.n	8003b3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fe ff7a 	bl	8002a30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2224      	movs	r2, #36	@ 0x24
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0201 	bic.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b74:	f002 ffb2 	bl	8006adc <HAL_RCC_GetPCLK1Freq>
 8003b78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	4a81      	ldr	r2, [pc, #516]	@ (8003d84 <HAL_I2C_Init+0x274>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d807      	bhi.n	8003b94 <HAL_I2C_Init+0x84>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4a80      	ldr	r2, [pc, #512]	@ (8003d88 <HAL_I2C_Init+0x278>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	bf94      	ite	ls
 8003b8c:	2301      	movls	r3, #1
 8003b8e:	2300      	movhi	r3, #0
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	e006      	b.n	8003ba2 <HAL_I2C_Init+0x92>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4a7d      	ldr	r2, [pc, #500]	@ (8003d8c <HAL_I2C_Init+0x27c>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	bf94      	ite	ls
 8003b9c:	2301      	movls	r3, #1
 8003b9e:	2300      	movhi	r3, #0
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e0e7      	b.n	8003d7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	4a78      	ldr	r2, [pc, #480]	@ (8003d90 <HAL_I2C_Init+0x280>)
 8003bae:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb2:	0c9b      	lsrs	r3, r3, #18
 8003bb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68ba      	ldr	r2, [r7, #8]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	4a6a      	ldr	r2, [pc, #424]	@ (8003d84 <HAL_I2C_Init+0x274>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d802      	bhi.n	8003be4 <HAL_I2C_Init+0xd4>
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	3301      	adds	r3, #1
 8003be2:	e009      	b.n	8003bf8 <HAL_I2C_Init+0xe8>
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003bea:	fb02 f303 	mul.w	r3, r2, r3
 8003bee:	4a69      	ldr	r2, [pc, #420]	@ (8003d94 <HAL_I2C_Init+0x284>)
 8003bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf4:	099b      	lsrs	r3, r3, #6
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	430b      	orrs	r3, r1
 8003bfe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	495c      	ldr	r1, [pc, #368]	@ (8003d84 <HAL_I2C_Init+0x274>)
 8003c14:	428b      	cmp	r3, r1
 8003c16:	d819      	bhi.n	8003c4c <HAL_I2C_Init+0x13c>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	1e59      	subs	r1, r3, #1
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c26:	1c59      	adds	r1, r3, #1
 8003c28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c2c:	400b      	ands	r3, r1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <HAL_I2C_Init+0x138>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1e59      	subs	r1, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c40:	3301      	adds	r3, #1
 8003c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c46:	e051      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003c48:	2304      	movs	r3, #4
 8003c4a:	e04f      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d111      	bne.n	8003c78 <HAL_I2C_Init+0x168>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1e58      	subs	r0, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6859      	ldr	r1, [r3, #4]
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	440b      	add	r3, r1
 8003c62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c66:	3301      	adds	r3, #1
 8003c68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	bf0c      	ite	eq
 8003c70:	2301      	moveq	r3, #1
 8003c72:	2300      	movne	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	e012      	b.n	8003c9e <HAL_I2C_Init+0x18e>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	1e58      	subs	r0, r3, #1
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6859      	ldr	r1, [r3, #4]
 8003c80:	460b      	mov	r3, r1
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	0099      	lsls	r1, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8e:	3301      	adds	r3, #1
 8003c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	bf0c      	ite	eq
 8003c98:	2301      	moveq	r3, #1
 8003c9a:	2300      	movne	r3, #0
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <HAL_I2C_Init+0x196>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e022      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10e      	bne.n	8003ccc <HAL_I2C_Init+0x1bc>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	1e58      	subs	r0, r3, #1
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6859      	ldr	r1, [r3, #4]
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	440b      	add	r3, r1
 8003cbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cca:	e00f      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	1e58      	subs	r0, r3, #1
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6859      	ldr	r1, [r3, #4]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	0099      	lsls	r1, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ce8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003cec:	6879      	ldr	r1, [r7, #4]
 8003cee:	6809      	ldr	r1, [r1, #0]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	69da      	ldr	r2, [r3, #28]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	431a      	orrs	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6911      	ldr	r1, [r2, #16]
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	68d2      	ldr	r2, [r2, #12]
 8003d26:	4311      	orrs	r1, r2
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	6812      	ldr	r2, [r2, #0]
 8003d2c:	430b      	orrs	r3, r1
 8003d2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	695a      	ldr	r2, [r3, #20]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	000186a0 	.word	0x000186a0
 8003d88:	001e847f 	.word	0x001e847f
 8003d8c:	003d08ff 	.word	0x003d08ff
 8003d90:	431bde83 	.word	0x431bde83
 8003d94:	10624dd3 	.word	0x10624dd3

08003d98 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003daa:	2b80      	cmp	r3, #128	@ 0x80
 8003dac:	d103      	bne.n	8003db6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2200      	movs	r2, #0
 8003db4:	611a      	str	r2, [r3, #16]
  }
}
 8003db6:	bf00      	nop
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bc80      	pop	{r7}
 8003dbe:	4770      	bx	lr

08003dc0 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	607a      	str	r2, [r7, #4]
 8003dca:	461a      	mov	r2, r3
 8003dcc:	460b      	mov	r3, r1
 8003dce:	817b      	strh	r3, [r7, #10]
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b20      	cmp	r3, #32
 8003de2:	f040 8101 	bne.w	8003fe8 <HAL_I2C_Master_Transmit_DMA+0x228>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003de6:	4b83      	ldr	r3, [pc, #524]	@ (8003ff4 <HAL_I2C_Master_Transmit_DMA+0x234>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	08db      	lsrs	r3, r3, #3
 8003dec:	4a82      	ldr	r2, [pc, #520]	@ (8003ff8 <HAL_I2C_Master_Transmit_DMA+0x238>)
 8003dee:	fba2 2303 	umull	r2, r3, r2, r3
 8003df2:	0a1a      	lsrs	r2, r3, #8
 8003df4:	4613      	mov	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	4413      	add	r3, r2
 8003dfa:	009a      	lsls	r2, r3, #2
 8003dfc:	4413      	add	r3, r2
 8003dfe:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	3b01      	subs	r3, #1
 8003e04:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d112      	bne.n	8003e32 <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e26:	f043 0220 	orr.w	r2, r3, #32
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003e2e:	2302      	movs	r3, #2
 8003e30:	e0db      	b.n	8003fea <HAL_I2C_Master_Transmit_DMA+0x22a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	f003 0302 	and.w	r3, r3, #2
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d0df      	beq.n	8003e00 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d101      	bne.n	8003e4e <HAL_I2C_Master_Transmit_DMA+0x8e>
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	e0cd      	b.n	8003fea <HAL_I2C_Master_Transmit_DMA+0x22a>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d007      	beq.n	8003e74 <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f042 0201 	orr.w	r2, r2, #1
 8003e72:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e82:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2221      	movs	r2, #33	@ 0x21
 8003e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2210      	movs	r2, #16
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	893a      	ldrh	r2, [r7, #8]
 8003ea4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4a52      	ldr	r2, [pc, #328]	@ (8003ffc <HAL_I2C_Master_Transmit_DMA+0x23c>)
 8003eb4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003eb6:	897a      	ldrh	r2, [r7, #10]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d073      	beq.n	8003fac <HAL_I2C_Master_Transmit_DMA+0x1ec>
    {
      if (hi2c->hdmatx != NULL)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d022      	beq.n	8003f12 <HAL_I2C_Master_Transmit_DMA+0x152>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed0:	4a4b      	ldr	r2, [pc, #300]	@ (8004000 <HAL_I2C_Master_Transmit_DMA+0x240>)
 8003ed2:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed8:	4a4a      	ldr	r2, [pc, #296]	@ (8004004 <HAL_I2C_Master_Transmit_DMA+0x244>)
 8003eda:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ee8:	2200      	movs	r2, #0
 8003eea:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	3310      	adds	r3, #16
 8003efc:	461a      	mov	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f02:	f7ff fa1f 	bl	8003344 <HAL_DMA_Start_IT>
 8003f06:	4603      	mov	r3, r0
 8003f08:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003f0a:	7dfb      	ldrb	r3, [r7, #23]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d139      	bne.n	8003f84 <HAL_I2C_Master_Transmit_DMA+0x1c4>
 8003f10:	e013      	b.n	8003f3a <HAL_I2C_Master_Transmit_DMA+0x17a>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f26:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e057      	b.n	8003fea <HAL_I2C_Master_Transmit_DMA+0x22a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685a      	ldr	r2, [r3, #4]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003f50:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	685a      	ldr	r2, [r3, #4]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f60:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f70:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	e02f      	b.n	8003fe4 <HAL_I2C_Master_Transmit_DMA+0x224>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2220      	movs	r2, #32
 8003f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f98:	f043 0210 	orr.w	r2, r3, #16
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e01e      	b.n	8003fea <HAL_I2C_Master_Transmit_DMA+0x22a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fba:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fca:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	685a      	ldr	r2, [r3, #4]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003fe2:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	e000      	b.n	8003fea <HAL_I2C_Master_Transmit_DMA+0x22a>
  }
  else
  {
    return HAL_BUSY;
 8003fe8:	2302      	movs	r3, #2
  }
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	20000000 	.word	0x20000000
 8003ff8:	14f8b589 	.word	0x14f8b589
 8003ffc:	ffff0000 	.word	0xffff0000
 8004000:	08005e41 	.word	0x08005e41
 8004004:	08005fff 	.word	0x08005fff

08004008 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b08a      	sub	sp, #40	@ 0x28
 800400c:	af02      	add	r7, sp, #8
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	607a      	str	r2, [r7, #4]
 8004012:	603b      	str	r3, [r7, #0]
 8004014:	460b      	mov	r3, r1
 8004016:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004018:	f7ff f82c 	bl	8003074 <HAL_GetTick>
 800401c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b20      	cmp	r3, #32
 800402c:	f040 8111 	bne.w	8004252 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	2319      	movs	r3, #25
 8004036:	2201      	movs	r2, #1
 8004038:	4988      	ldr	r1, [pc, #544]	@ (800425c <HAL_I2C_IsDeviceReady+0x254>)
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f002 f8be 	bl	80061bc <I2C_WaitOnFlagUntilTimeout>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004046:	2302      	movs	r3, #2
 8004048:	e104      	b.n	8004254 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_I2C_IsDeviceReady+0x50>
 8004054:	2302      	movs	r3, #2
 8004056:	e0fd      	b.n	8004254 <HAL_I2C_IsDeviceReady+0x24c>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b01      	cmp	r3, #1
 800406c:	d007      	beq.n	800407e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f042 0201 	orr.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800408c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2224      	movs	r2, #36	@ 0x24
 8004092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4a70      	ldr	r2, [pc, #448]	@ (8004260 <HAL_I2C_IsDeviceReady+0x258>)
 80040a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040b0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	9300      	str	r3, [sp, #0]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f002 f87c 	bl	80061bc <I2C_WaitOnFlagUntilTimeout>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00d      	beq.n	80040e6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040d8:	d103      	bne.n	80040e2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040e0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e0b6      	b.n	8004254 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80040e6:	897b      	ldrh	r3, [r7, #10]
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	461a      	mov	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040f4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80040f6:	f7fe ffbd 	bl	8003074 <HAL_GetTick>
 80040fa:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b02      	cmp	r3, #2
 8004108:	bf0c      	ite	eq
 800410a:	2301      	moveq	r3, #1
 800410c:	2300      	movne	r3, #0
 800410e:	b2db      	uxtb	r3, r3
 8004110:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800411c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004120:	bf0c      	ite	eq
 8004122:	2301      	moveq	r3, #1
 8004124:	2300      	movne	r3, #0
 8004126:	b2db      	uxtb	r3, r3
 8004128:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800412a:	e025      	b.n	8004178 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800412c:	f7fe ffa2 	bl	8003074 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	683a      	ldr	r2, [r7, #0]
 8004138:	429a      	cmp	r2, r3
 800413a:	d302      	bcc.n	8004142 <HAL_I2C_IsDeviceReady+0x13a>
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d103      	bne.n	800414a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	22a0      	movs	r2, #160	@ 0xa0
 8004146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	2b02      	cmp	r3, #2
 8004156:	bf0c      	ite	eq
 8004158:	2301      	moveq	r3, #1
 800415a:	2300      	movne	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800416a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800416e:	bf0c      	ite	eq
 8004170:	2301      	moveq	r3, #1
 8004172:	2300      	movne	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800417e:	b2db      	uxtb	r3, r3
 8004180:	2ba0      	cmp	r3, #160	@ 0xa0
 8004182:	d005      	beq.n	8004190 <HAL_I2C_IsDeviceReady+0x188>
 8004184:	7dfb      	ldrb	r3, [r7, #23]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d102      	bne.n	8004190 <HAL_I2C_IsDeviceReady+0x188>
 800418a:	7dbb      	ldrb	r3, [r7, #22]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0cd      	beq.n	800412c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d129      	bne.n	80041fa <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041b4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b6:	2300      	movs	r3, #0
 80041b8:	613b      	str	r3, [r7, #16]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	613b      	str	r3, [r7, #16]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	613b      	str	r3, [r7, #16]
 80041ca:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	2319      	movs	r3, #25
 80041d2:	2201      	movs	r2, #1
 80041d4:	4921      	ldr	r1, [pc, #132]	@ (800425c <HAL_I2C_IsDeviceReady+0x254>)
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f001 fff0 	bl	80061bc <I2C_WaitOnFlagUntilTimeout>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d001      	beq.n	80041e6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e036      	b.n	8004254 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2220      	movs	r2, #32
 80041ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	e02c      	b.n	8004254 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004208:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004212:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	2319      	movs	r3, #25
 800421a:	2201      	movs	r2, #1
 800421c:	490f      	ldr	r1, [pc, #60]	@ (800425c <HAL_I2C_IsDeviceReady+0x254>)
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f001 ffcc 	bl	80061bc <I2C_WaitOnFlagUntilTimeout>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e012      	b.n	8004254 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	3301      	adds	r3, #1
 8004232:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	429a      	cmp	r2, r3
 800423a:	f4ff af32 	bcc.w	80040a2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2220      	movs	r2, #32
 8004242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004252:	2302      	movs	r3, #2
  }
}
 8004254:	4618      	mov	r0, r3
 8004256:	3720      	adds	r7, #32
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	00100002 	.word	0x00100002
 8004260:	ffff0000 	.word	0xffff0000

08004264 <HAL_I2C_Master_Seq_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b088      	sub	sp, #32
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	607a      	str	r2, [r7, #4]
 800426e:	461a      	mov	r2, r3
 8004270:	460b      	mov	r3, r1
 8004272:	817b      	strh	r3, [r7, #10]
 8004274:	4613      	mov	r3, r2
 8004276:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 8004278:	2300      	movs	r3, #0
 800427a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count      = 0x00U;
 800427c:	2300      	movs	r3, #0
 800427e:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b20      	cmp	r3, #32
 800428a:	f040 813c 	bne.w	8004506 <HAL_I2C_Master_Seq_Transmit_DMA+0x2a2>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004298:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800429c:	d005      	beq.n	80042aa <HAL_I2C_Master_Seq_Transmit_DMA+0x46>
 800429e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d002      	beq.n	80042aa <HAL_I2C_Master_Seq_Transmit_DMA+0x46>
 80042a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d12c      	bne.n	8004304 <HAL_I2C_Master_Seq_Transmit_DMA+0xa0>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80042aa:	4b99      	ldr	r3, [pc, #612]	@ (8004510 <HAL_I2C_Master_Seq_Transmit_DMA+0x2ac>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	08db      	lsrs	r3, r3, #3
 80042b0:	4a98      	ldr	r2, [pc, #608]	@ (8004514 <HAL_I2C_Master_Seq_Transmit_DMA+0x2b0>)
 80042b2:	fba2 2303 	umull	r2, r3, r2, r3
 80042b6:	0a1a      	lsrs	r2, r3, #8
 80042b8:	4613      	mov	r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	4413      	add	r3, r2
 80042be:	009a      	lsls	r2, r3, #2
 80042c0:	4413      	add	r3, r2
 80042c2:	617b      	str	r3, [r7, #20]
      do
      {
        count--;
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	617b      	str	r3, [r7, #20]
        if (count == 0U)
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d112      	bne.n	80042f6 <HAL_I2C_Master_Seq_Transmit_DMA+0x92>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2220      	movs	r2, #32
 80042da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ea:	f043 0220 	orr.w	r2, r3, #32
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	641a      	str	r2, [r3, #64]	@ 0x40

          return HAL_BUSY;
 80042f2:	2302      	movs	r3, #2
 80042f4:	e108      	b.n	8004508 <HAL_I2C_Master_Seq_Transmit_DMA+0x2a4>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	2b02      	cmp	r3, #2
 8004302:	d0df      	beq.n	80042c4 <HAL_I2C_Master_Seq_Transmit_DMA+0x60>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800430a:	2b01      	cmp	r3, #1
 800430c:	d101      	bne.n	8004312 <HAL_I2C_Master_Seq_Transmit_DMA+0xae>
 800430e:	2302      	movs	r3, #2
 8004310:	e0fa      	b.n	8004508 <HAL_I2C_Master_Seq_Transmit_DMA+0x2a4>
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b01      	cmp	r3, #1
 8004326:	d007      	beq.n	8004338 <HAL_I2C_Master_Seq_Transmit_DMA+0xd4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004346:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2221      	movs	r2, #33	@ 0x21
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2210      	movs	r2, #16
 8004354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	893a      	ldrh	r2, [r7, #8]
 8004368:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436e:	b29a      	uxth	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004378:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800437a:	897a      	ldrh	r2, [r7, #10]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	645a      	str	r2, [r3, #68]	@ 0x44

    Prev_State = hi2c->PreviousState;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004384:	61bb      	str	r3, [r7, #24]

    if (hi2c->XferSize > 0U)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800438a:	2b00      	cmp	r3, #0
 800438c:	f000 808d 	beq.w	80044aa <HAL_I2C_Master_Seq_Transmit_DMA+0x246>
    {
      if (hi2c->hdmatx != NULL)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004394:	2b00      	cmp	r3, #0
 8004396:	d022      	beq.n	80043de <HAL_I2C_Master_Seq_Transmit_DMA+0x17a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800439c:	4a5e      	ldr	r2, [pc, #376]	@ (8004518 <HAL_I2C_Master_Seq_Transmit_DMA+0x2b4>)
 800439e:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043a4:	4a5d      	ldr	r2, [pc, #372]	@ (800451c <HAL_I2C_Master_Seq_Transmit_DMA+0x2b8>)
 80043a6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043ac:	2200      	movs	r2, #0
 80043ae:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043b4:	2200      	movs	r2, #0
 80043b6:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c0:	4619      	mov	r1, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3310      	adds	r3, #16
 80043c8:	461a      	mov	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ce:	f7fe ffb9 	bl	8003344 <HAL_DMA_Start_IT>
 80043d2:	4603      	mov	r3, r0
 80043d4:	77fb      	strb	r3, [r7, #31]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80043d6:	7ffb      	ldrb	r3, [r7, #31]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d152      	bne.n	8004482 <HAL_I2C_Master_Seq_Transmit_DMA+0x21e>
 80043dc:	e013      	b.n	8004406 <HAL_I2C_Master_Seq_Transmit_DMA+0x1a2>
        hi2c->State     = HAL_I2C_STATE_READY;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2220      	movs	r2, #32
 80043e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e080      	b.n	8004508 <HAL_I2C_Master_Seq_Transmit_DMA+0x2a4>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004414:	601a      	str	r2, [r3, #0]

        /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
        /* Mean Previous state is same as current state */
        if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	2b11      	cmp	r3, #17
 800441a:	d10c      	bne.n	8004436 <HAL_I2C_Master_Seq_Transmit_DMA+0x1d2>
 800441c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800441e:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004422:	d003      	beq.n	800442c <HAL_I2C_Master_Seq_Transmit_DMA+0x1c8>
 8004424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004426:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800442a:	d101      	bne.n	8004430 <HAL_I2C_Master_Seq_Transmit_DMA+0x1cc>
 800442c:	2301      	movs	r3, #1
 800442e:	e000      	b.n	8004432 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ce>
 8004430:	2300      	movs	r3, #0
 8004432:	2b01      	cmp	r3, #1
 8004434:	d107      	bne.n	8004446 <HAL_I2C_Master_Seq_Transmit_DMA+0x1e2>
        {
          /* Generate Start */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004444:	601a      	str	r2, [r3, #0]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* If XferOptions is not associated to a new frame, mean no start bit is request, enable directly the DMA request */
        /* In other cases, DMA request is enabled after Slave address treatment in IRQHandler */
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 800444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004450:	2b04      	cmp	r3, #4
 8004452:	d005      	beq.n	8004460 <HAL_I2C_Master_Seq_Transmit_DMA+0x1fc>
 8004454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004456:	2b20      	cmp	r3, #32
 8004458:	d002      	beq.n	8004460 <HAL_I2C_Master_Seq_Transmit_DMA+0x1fc>
 800445a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445c:	2b10      	cmp	r3, #16
 800445e:	d107      	bne.n	8004470 <HAL_I2C_Master_Seq_Transmit_DMA+0x20c>
        {
          /* Enable DMA Request */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800446e:	605a      	str	r2, [r3, #4]
        }

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685a      	ldr	r2, [r3, #4]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800447e:	605a      	str	r2, [r3, #4]
 8004480:	e03f      	b.n	8004502 <HAL_I2C_Master_Seq_Transmit_DMA+0x29e>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2220      	movs	r2, #32
 8004486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	f043 0210 	orr.w	r2, r3, #16
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e02e      	b.n	8004508 <HAL_I2C_Master_Seq_Transmit_DMA+0x2a4>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044b8:	601a      	str	r2, [r3, #0]

      /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
      /* Mean Previous state is same as current state */
      if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	2b11      	cmp	r3, #17
 80044be:	d10c      	bne.n	80044da <HAL_I2C_Master_Seq_Transmit_DMA+0x276>
 80044c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c2:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80044c6:	d003      	beq.n	80044d0 <HAL_I2C_Master_Seq_Transmit_DMA+0x26c>
 80044c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ca:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80044ce:	d101      	bne.n	80044d4 <HAL_I2C_Master_Seq_Transmit_DMA+0x270>
 80044d0:	2301      	movs	r3, #1
 80044d2:	e000      	b.n	80044d6 <HAL_I2C_Master_Seq_Transmit_DMA+0x272>
 80044d4:	2300      	movs	r3, #0
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d107      	bne.n	80044ea <HAL_I2C_Master_Seq_Transmit_DMA+0x286>
      {
        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044e8:	601a      	str	r2, [r3, #0]
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8004500:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8004502:	2300      	movs	r3, #0
 8004504:	e000      	b.n	8004508 <HAL_I2C_Master_Seq_Transmit_DMA+0x2a4>
  }
  else
  {
    return HAL_BUSY;
 8004506:	2302      	movs	r3, #2
  }
}
 8004508:	4618      	mov	r0, r3
 800450a:	3720      	adds	r7, #32
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	20000000 	.word	0x20000000
 8004514:	14f8b589 	.word	0x14f8b589
 8004518:	08005e41 	.word	0x08005e41
 800451c:	08005fff 	.word	0x08005fff

08004520 <HAL_I2C_Master_Seq_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b088      	sub	sp, #32
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	607a      	str	r2, [r7, #4]
 800452a:	461a      	mov	r2, r3
 800452c:	460b      	mov	r3, r1
 800452e:	817b      	strh	r3, [r7, #10]
 8004530:	4613      	mov	r3, r2
 8004532:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 8004534:	2300      	movs	r3, #0
 8004536:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8004538:	2300      	movs	r3, #0
 800453a:	613b      	str	r3, [r7, #16]
  uint32_t enableIT = (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800453c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8004540:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b20      	cmp	r3, #32
 800454c:	f040 8195 	bne.w	800487a <HAL_I2C_Master_Seq_Receive_DMA+0x35a>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800455a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800455e:	d005      	beq.n	800456c <HAL_I2C_Master_Seq_Receive_DMA+0x4c>
 8004560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004562:	2b08      	cmp	r3, #8
 8004564:	d002      	beq.n	800456c <HAL_I2C_Master_Seq_Receive_DMA+0x4c>
 8004566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004568:	2b01      	cmp	r3, #1
 800456a:	d12c      	bne.n	80045c6 <HAL_I2C_Master_Seq_Receive_DMA+0xa6>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800456c:	4b8d      	ldr	r3, [pc, #564]	@ (80047a4 <HAL_I2C_Master_Seq_Receive_DMA+0x284>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	08db      	lsrs	r3, r3, #3
 8004572:	4a8d      	ldr	r2, [pc, #564]	@ (80047a8 <HAL_I2C_Master_Seq_Receive_DMA+0x288>)
 8004574:	fba2 2303 	umull	r2, r3, r2, r3
 8004578:	0a1a      	lsrs	r2, r3, #8
 800457a:	4613      	mov	r3, r2
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	4413      	add	r3, r2
 8004580:	009a      	lsls	r2, r3, #2
 8004582:	4413      	add	r3, r2
 8004584:	613b      	str	r3, [r7, #16]
      do
      {
        count--;
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	3b01      	subs	r3, #1
 800458a:	613b      	str	r3, [r7, #16]
        if (count == 0U)
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d112      	bne.n	80045b8 <HAL_I2C_Master_Seq_Receive_DMA+0x98>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2220      	movs	r2, #32
 800459c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ac:	f043 0220 	orr.w	r2, r3, #32
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	641a      	str	r2, [r3, #64]	@ 0x40

          return HAL_BUSY;
 80045b4:	2302      	movs	r3, #2
 80045b6:	e161      	b.n	800487c <HAL_I2C_Master_Seq_Receive_DMA+0x35c>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d0df      	beq.n	8004586 <HAL_I2C_Master_Seq_Receive_DMA+0x66>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d101      	bne.n	80045d4 <HAL_I2C_Master_Seq_Receive_DMA+0xb4>
 80045d0:	2302      	movs	r3, #2
 80045d2:	e153      	b.n	800487c <HAL_I2C_Master_Seq_Receive_DMA+0x35c>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d007      	beq.n	80045fa <HAL_I2C_Master_Seq_Receive_DMA+0xda>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f042 0201 	orr.w	r2, r2, #1
 80045f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004608:	601a      	str	r2, [r3, #0]

    /* Clear Last DMA bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	685a      	ldr	r2, [r3, #4]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004618:	605a      	str	r2, [r3, #4]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2222      	movs	r2, #34	@ 0x22
 800461e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2210      	movs	r2, #16
 8004626:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	893a      	ldrh	r2, [r7, #8]
 800463a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004640:	b29a      	uxth	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800464a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800464c:	897a      	ldrh	r2, [r7, #10]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	645a      	str	r2, [r3, #68]	@ 0x44

    Prev_State = hi2c->PreviousState;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004656:	617b      	str	r3, [r7, #20]

    if (hi2c->XferSize > 0U)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800465c:	2b00      	cmp	r3, #0
 800465e:	f000 80de 	beq.w	800481e <HAL_I2C_Master_Seq_Receive_DMA+0x2fe>
    {
      if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004666:	b29b      	uxth	r3, r3
 8004668:	2b02      	cmp	r3, #2
 800466a:	d12a      	bne.n	80046c2 <HAL_I2C_Master_Seq_Receive_DMA+0x1a2>
 800466c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466e:	2b20      	cmp	r3, #32
 8004670:	d002      	beq.n	8004678 <HAL_I2C_Master_Seq_Receive_DMA+0x158>
 8004672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004674:	2b10      	cmp	r3, #16
 8004676:	d124      	bne.n	80046c2 <HAL_I2C_Master_Seq_Receive_DMA+0x1a2>
      {
        if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	2b12      	cmp	r3, #18
 800467c:	d118      	bne.n	80046b0 <HAL_I2C_Master_Seq_Receive_DMA+0x190>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800468c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800469c:	601a      	str	r2, [r3, #0]

          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046ac:	605a      	str	r2, [r3, #4]
        if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 80046ae:	e022      	b.n	80046f6 <HAL_I2C_Master_Seq_Receive_DMA+0x1d6>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046be:	601a      	str	r2, [r3, #0]
        if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 80046c0:	e019      	b.n	80046f6 <HAL_I2C_Master_Seq_Receive_DMA+0x1d6>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046d0:	601a      	str	r2, [r3, #0]

        if ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_OTHER_AND_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 80046d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d4:	2b20      	cmp	r3, #32
 80046d6:	d006      	beq.n	80046e6 <HAL_I2C_Master_Seq_Receive_DMA+0x1c6>
 80046d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046da:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80046de:	d002      	beq.n	80046e6 <HAL_I2C_Master_Seq_Receive_DMA+0x1c6>
 80046e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e2:	2b10      	cmp	r3, #16
 80046e4:	d107      	bne.n	80046f6 <HAL_I2C_Master_Seq_Receive_DMA+0x1d6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046f4:	605a      	str	r2, [r3, #4]
        }
      }
      if (hi2c->hdmarx != NULL)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d022      	beq.n	8004744 <HAL_I2C_Master_Seq_Receive_DMA+0x224>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004702:	4a2a      	ldr	r2, [pc, #168]	@ (80047ac <HAL_I2C_Master_Seq_Receive_DMA+0x28c>)
 8004704:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470a:	4a29      	ldr	r2, [pc, #164]	@ (80047b0 <HAL_I2C_Master_Seq_Receive_DMA+0x290>)
 800470c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004712:	2200      	movs	r2, #0
 8004714:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800471a:	2200      	movs	r2, #0
 800471c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	3310      	adds	r3, #16
 8004728:	4619      	mov	r1, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472e:	461a      	mov	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004734:	f7fe fe06 	bl	8003344 <HAL_DMA_Start_IT>
 8004738:	4603      	mov	r3, r0
 800473a:	76fb      	strb	r3, [r7, #27]
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }
      if (dmaxferstatus == HAL_OK)
 800473c:	7efb      	ldrb	r3, [r7, #27]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d159      	bne.n	80047f6 <HAL_I2C_Master_Seq_Receive_DMA+0x2d6>
 8004742:	e013      	b.n	800476c <HAL_I2C_Master_Seq_Receive_DMA+0x24c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2220      	movs	r2, #32
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004758:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e087      	b.n	800487c <HAL_I2C_Master_Seq_Receive_DMA+0x35c>
      {
        /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
        /* Mean Previous state is same as current state */
        if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	2b12      	cmp	r3, #18
 8004770:	d10c      	bne.n	800478c <HAL_I2C_Master_Seq_Receive_DMA+0x26c>
 8004772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004774:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004778:	d003      	beq.n	8004782 <HAL_I2C_Master_Seq_Receive_DMA+0x262>
 800477a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800477c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004780:	d101      	bne.n	8004786 <HAL_I2C_Master_Seq_Receive_DMA+0x266>
 8004782:	2301      	movs	r3, #1
 8004784:	e000      	b.n	8004788 <HAL_I2C_Master_Seq_Receive_DMA+0x268>
 8004786:	2300      	movs	r3, #0
 8004788:	2b01      	cmp	r3, #1
 800478a:	d113      	bne.n	80047b4 <HAL_I2C_Master_Seq_Receive_DMA+0x294>
        {
          /* Generate Start */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800479a:	601a      	str	r2, [r3, #0]

          /* Update interrupt for only EVT and ERR */
          enableIT = (I2C_IT_EVT | I2C_IT_ERR);
 800479c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80047a0:	61fb      	str	r3, [r7, #28]
 80047a2:	e00a      	b.n	80047ba <HAL_I2C_Master_Seq_Receive_DMA+0x29a>
 80047a4:	20000000 	.word	0x20000000
 80047a8:	14f8b589 	.word	0x14f8b589
 80047ac:	08005e41 	.word	0x08005e41
 80047b0:	08005fff 	.word	0x08005fff
        }
        else
        {
          /* Update interrupt for only ERR */
          enableIT = I2C_IT_ERR;
 80047b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047b8:	61fb      	str	r3, [r7, #28]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* If XferOptions is not associated to a new frame, mean no start bit is request, enable directly the DMA request */
        /* In other cases, DMA request is enabled after Slave address treatment in IRQHandler */
        if ((XferOptions == I2C_NEXT_FRAME) || (XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP))
 80047c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c4:	2b04      	cmp	r3, #4
 80047c6:	d005      	beq.n	80047d4 <HAL_I2C_Master_Seq_Receive_DMA+0x2b4>
 80047c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ca:	2b20      	cmp	r3, #32
 80047cc:	d002      	beq.n	80047d4 <HAL_I2C_Master_Seq_Receive_DMA+0x2b4>
 80047ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d0:	2b10      	cmp	r3, #16
 80047d2:	d107      	bne.n	80047e4 <HAL_I2C_Master_Seq_Receive_DMA+0x2c4>
        {
          /* Enable DMA Request */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047e2:	605a      	str	r2, [r3, #4]
        }

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6859      	ldr	r1, [r3, #4]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	69fa      	ldr	r2, [r7, #28]
 80047f0:	430a      	orrs	r2, r1
 80047f2:	605a      	str	r2, [r3, #4]
 80047f4:	e03f      	b.n	8004876 <HAL_I2C_Master_Seq_Receive_DMA+0x356>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2220      	movs	r2, #32
 80047fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480a:	f043 0210 	orr.w	r2, r3, #16
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e02e      	b.n	800487c <HAL_I2C_Master_Seq_Receive_DMA+0x35c>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800482c:	601a      	str	r2, [r3, #0]

      /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
      /* Mean Previous state is same as current state */
      if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	2b12      	cmp	r3, #18
 8004832:	d10c      	bne.n	800484e <HAL_I2C_Master_Seq_Receive_DMA+0x32e>
 8004834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004836:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800483a:	d003      	beq.n	8004844 <HAL_I2C_Master_Seq_Receive_DMA+0x324>
 800483c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800483e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004842:	d101      	bne.n	8004848 <HAL_I2C_Master_Seq_Receive_DMA+0x328>
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <HAL_I2C_Master_Seq_Receive_DMA+0x32a>
 8004848:	2300      	movs	r3, #0
 800484a:	2b01      	cmp	r3, #1
 800484c:	d107      	bne.n	800485e <HAL_I2C_Master_Seq_Receive_DMA+0x33e>
      {
        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800485c:	601a      	str	r2, [r3, #0]
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable interrupts */
      __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	6859      	ldr	r1, [r3, #4]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	69fa      	ldr	r2, [r7, #28]
 8004872:	430a      	orrs	r2, r1
 8004874:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8004876:	2300      	movs	r3, #0
 8004878:	e000      	b.n	800487c <HAL_I2C_Master_Seq_Receive_DMA+0x35c>
  }
  else
  {
    return HAL_BUSY;
 800487a:	2302      	movs	r3, #2
  }
}
 800487c:	4618      	mov	r0, r3
 800487e:	3720      	adds	r7, #32
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b088      	sub	sp, #32
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800488c:	2300      	movs	r3, #0
 800488e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048a4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ac:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80048ae:	7bfb      	ldrb	r3, [r7, #15]
 80048b0:	2b10      	cmp	r3, #16
 80048b2:	d003      	beq.n	80048bc <HAL_I2C_EV_IRQHandler+0x38>
 80048b4:	7bfb      	ldrb	r3, [r7, #15]
 80048b6:	2b40      	cmp	r3, #64	@ 0x40
 80048b8:	f040 80c1 	bne.w	8004a3e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	699b      	ldr	r3, [r3, #24]
 80048c2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	695b      	ldr	r3, [r3, #20]
 80048ca:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10d      	bne.n	80048f2 <HAL_I2C_EV_IRQHandler+0x6e>
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80048dc:	d003      	beq.n	80048e6 <HAL_I2C_EV_IRQHandler+0x62>
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80048e4:	d101      	bne.n	80048ea <HAL_I2C_EV_IRQHandler+0x66>
 80048e6:	2301      	movs	r3, #1
 80048e8:	e000      	b.n	80048ec <HAL_I2C_EV_IRQHandler+0x68>
 80048ea:	2300      	movs	r3, #0
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	f000 8132 	beq.w	8004b56 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	f003 0301 	and.w	r3, r3, #1
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00c      	beq.n	8004916 <HAL_I2C_EV_IRQHandler+0x92>
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	0a5b      	lsrs	r3, r3, #9
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	2b00      	cmp	r3, #0
 8004906:	d006      	beq.n	8004916 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f001 fd03 	bl	8006314 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 fce5 	bl	80052de <I2C_Master_SB>
 8004914:	e092      	b.n	8004a3c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	08db      	lsrs	r3, r3, #3
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d009      	beq.n	8004936 <HAL_I2C_EV_IRQHandler+0xb2>
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	0a5b      	lsrs	r3, r3, #9
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d003      	beq.n	8004936 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 fd5a 	bl	80053e8 <I2C_Master_ADD10>
 8004934:	e082      	b.n	8004a3c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	085b      	lsrs	r3, r3, #1
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b00      	cmp	r3, #0
 8004940:	d009      	beq.n	8004956 <HAL_I2C_EV_IRQHandler+0xd2>
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	0a5b      	lsrs	r3, r3, #9
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d003      	beq.n	8004956 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 fd73 	bl	800543a <I2C_Master_ADDR>
 8004954:	e072      	b.n	8004a3c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	089b      	lsrs	r3, r3, #2
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	d03b      	beq.n	80049da <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800496c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004970:	f000 80f3 	beq.w	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	09db      	lsrs	r3, r3, #7
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00f      	beq.n	80049a0 <HAL_I2C_EV_IRQHandler+0x11c>
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	0a9b      	lsrs	r3, r3, #10
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	2b00      	cmp	r3, #0
 800498a:	d009      	beq.n	80049a0 <HAL_I2C_EV_IRQHandler+0x11c>
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	089b      	lsrs	r3, r3, #2
 8004990:	f003 0301 	and.w	r3, r3, #1
 8004994:	2b00      	cmp	r3, #0
 8004996:	d103      	bne.n	80049a0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 f93d 	bl	8004c18 <I2C_MasterTransmit_TXE>
 800499e:	e04d      	b.n	8004a3c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	089b      	lsrs	r3, r3, #2
 80049a4:	f003 0301 	and.w	r3, r3, #1
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 80d6 	beq.w	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	0a5b      	lsrs	r3, r3, #9
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f000 80cf 	beq.w	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80049bc:	7bbb      	ldrb	r3, [r7, #14]
 80049be:	2b21      	cmp	r3, #33	@ 0x21
 80049c0:	d103      	bne.n	80049ca <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f9c4 	bl	8004d50 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049c8:	e0c7      	b.n	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80049ca:	7bfb      	ldrb	r3, [r7, #15]
 80049cc:	2b40      	cmp	r3, #64	@ 0x40
 80049ce:	f040 80c4 	bne.w	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 fa32 	bl	8004e3c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049d8:	e0bf      	b.n	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049e8:	f000 80b7 	beq.w	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	099b      	lsrs	r3, r3, #6
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00f      	beq.n	8004a18 <HAL_I2C_EV_IRQHandler+0x194>
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	0a9b      	lsrs	r3, r3, #10
 80049fc:	f003 0301 	and.w	r3, r3, #1
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d009      	beq.n	8004a18 <HAL_I2C_EV_IRQHandler+0x194>
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	089b      	lsrs	r3, r3, #2
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d103      	bne.n	8004a18 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 faab 	bl	8004f6c <I2C_MasterReceive_RXNE>
 8004a16:	e011      	b.n	8004a3c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	089b      	lsrs	r3, r3, #2
 8004a1c:	f003 0301 	and.w	r3, r3, #1
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 809a 	beq.w	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	0a5b      	lsrs	r3, r3, #9
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 8093 	beq.w	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 fb61 	bl	80050fc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a3a:	e08e      	b.n	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004a3c:	e08d      	b.n	8004b5a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d004      	beq.n	8004a50 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	61fb      	str	r3, [r7, #28]
 8004a4e:	e007      	b.n	8004a60 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	085b      	lsrs	r3, r3, #1
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d012      	beq.n	8004a92 <HAL_I2C_EV_IRQHandler+0x20e>
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	0a5b      	lsrs	r3, r3, #9
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00c      	beq.n	8004a92 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d003      	beq.n	8004a88 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004a88:	69b9      	ldr	r1, [r7, #24]
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 ff2c 	bl	80058e8 <I2C_Slave_ADDR>
 8004a90:	e066      	b.n	8004b60 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	091b      	lsrs	r3, r3, #4
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d009      	beq.n	8004ab2 <HAL_I2C_EV_IRQHandler+0x22e>
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	0a5b      	lsrs	r3, r3, #9
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 ff66 	bl	800597c <I2C_Slave_STOPF>
 8004ab0:	e056      	b.n	8004b60 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004ab2:	7bbb      	ldrb	r3, [r7, #14]
 8004ab4:	2b21      	cmp	r3, #33	@ 0x21
 8004ab6:	d002      	beq.n	8004abe <HAL_I2C_EV_IRQHandler+0x23a>
 8004ab8:	7bbb      	ldrb	r3, [r7, #14]
 8004aba:	2b29      	cmp	r3, #41	@ 0x29
 8004abc:	d125      	bne.n	8004b0a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	09db      	lsrs	r3, r3, #7
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00f      	beq.n	8004aea <HAL_I2C_EV_IRQHandler+0x266>
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	0a9b      	lsrs	r3, r3, #10
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d009      	beq.n	8004aea <HAL_I2C_EV_IRQHandler+0x266>
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	089b      	lsrs	r3, r3, #2
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d103      	bne.n	8004aea <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 fe44 	bl	8005770 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ae8:	e039      	b.n	8004b5e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	089b      	lsrs	r3, r3, #2
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d033      	beq.n	8004b5e <HAL_I2C_EV_IRQHandler+0x2da>
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	0a5b      	lsrs	r3, r3, #9
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d02d      	beq.n	8004b5e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 fe71 	bl	80057ea <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b08:	e029      	b.n	8004b5e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	099b      	lsrs	r3, r3, #6
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00f      	beq.n	8004b36 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	0a9b      	lsrs	r3, r3, #10
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d009      	beq.n	8004b36 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	089b      	lsrs	r3, r3, #2
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d103      	bne.n	8004b36 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 fe7b 	bl	800582a <I2C_SlaveReceive_RXNE>
 8004b34:	e014      	b.n	8004b60 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	089b      	lsrs	r3, r3, #2
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00e      	beq.n	8004b60 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	0a5b      	lsrs	r3, r3, #9
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d008      	beq.n	8004b60 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 fea9 	bl	80058a6 <I2C_SlaveReceive_BTF>
 8004b54:	e004      	b.n	8004b60 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004b56:	bf00      	nop
 8004b58:	e002      	b.n	8004b60 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b5a:	bf00      	nop
 8004b5c:	e000      	b.n	8004b60 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b5e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004b60:	3720      	adds	r7, #32
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b083      	sub	sp, #12
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bc80      	pop	{r7}
 8004b76:	4770      	bx	lr

08004b78 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004b80:	bf00      	nop
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bc80      	pop	{r7}
 8004b88:	4770      	bx	lr

08004b8a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b083      	sub	sp, #12
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
 8004b92:	460b      	mov	r3, r1
 8004b94:	70fb      	strb	r3, [r7, #3]
 8004b96:	4613      	mov	r3, r2
 8004b98:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bc80      	pop	{r7}
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bc80      	pop	{r7}
 8004bc6:	4770      	bx	lr

08004bc8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bc80      	pop	{r7}
 8004bd8:	4770      	bx	lr

08004bda <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b083      	sub	sp, #12
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bc80      	pop	{r7}
 8004bea:	4770      	bx	lr

08004bec <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004bf4:	bf00      	nop
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bc80      	pop	{r7}
 8004bfc:	4770      	bx	lr

08004bfe <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004bfe:	b480      	push	{r7}
 8004c00:	b083      	sub	sp, #12
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c0c:	b2db      	uxtb	r3, r3
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bc80      	pop	{r7}
 8004c16:	4770      	bx	lr

08004c18 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c26:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c2e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c34:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d150      	bne.n	8004ce0 <I2C_MasterTransmit_TXE+0xc8>
 8004c3e:	7bfb      	ldrb	r3, [r7, #15]
 8004c40:	2b21      	cmp	r3, #33	@ 0x21
 8004c42:	d14d      	bne.n	8004ce0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	2b08      	cmp	r3, #8
 8004c48:	d01d      	beq.n	8004c86 <I2C_MasterTransmit_TXE+0x6e>
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	2b20      	cmp	r3, #32
 8004c4e:	d01a      	beq.n	8004c86 <I2C_MasterTransmit_TXE+0x6e>
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c56:	d016      	beq.n	8004c86 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	685a      	ldr	r2, [r3, #4]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c66:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2211      	movs	r2, #17
 8004c6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2220      	movs	r2, #32
 8004c7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f7fc fd1c 	bl	80016bc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004c84:	e060      	b.n	8004d48 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685a      	ldr	r2, [r3, #4]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c94:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ca4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b40      	cmp	r3, #64	@ 0x40
 8004cbe:	d107      	bne.n	8004cd0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f7ff ff74 	bl	8004bb6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004cce:	e03b      	b.n	8004d48 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f7fc fcef 	bl	80016bc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004cde:	e033      	b.n	8004d48 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	2b21      	cmp	r3, #33	@ 0x21
 8004ce4:	d005      	beq.n	8004cf2 <I2C_MasterTransmit_TXE+0xda>
 8004ce6:	7bbb      	ldrb	r3, [r7, #14]
 8004ce8:	2b40      	cmp	r3, #64	@ 0x40
 8004cea:	d12d      	bne.n	8004d48 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004cec:	7bfb      	ldrb	r3, [r7, #15]
 8004cee:	2b22      	cmp	r3, #34	@ 0x22
 8004cf0:	d12a      	bne.n	8004d48 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d108      	bne.n	8004d0e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d0a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004d0c:	e01c      	b.n	8004d48 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b40      	cmp	r3, #64	@ 0x40
 8004d18:	d103      	bne.n	8004d22 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f88e 	bl	8004e3c <I2C_MemoryTransmit_TXE_BTF>
}
 8004d20:	e012      	b.n	8004d48 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d26:	781a      	ldrb	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d32:	1c5a      	adds	r2, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004d46:	e7ff      	b.n	8004d48 <I2C_MasterTransmit_TXE+0x130>
 8004d48:	bf00      	nop
 8004d4a:	3710      	adds	r7, #16
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b21      	cmp	r3, #33	@ 0x21
 8004d68:	d164      	bne.n	8004e34 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d012      	beq.n	8004d9a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d78:	781a      	ldrb	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d84:	1c5a      	adds	r2, r3, #1
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	3b01      	subs	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004d98:	e04c      	b.n	8004e34 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2b08      	cmp	r3, #8
 8004d9e:	d01d      	beq.n	8004ddc <I2C_MasterTransmit_BTF+0x8c>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	d01a      	beq.n	8004ddc <I2C_MasterTransmit_BTF+0x8c>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004dac:	d016      	beq.n	8004ddc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	685a      	ldr	r2, [r3, #4]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004dbc:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2211      	movs	r2, #17
 8004dc2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2220      	movs	r2, #32
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f7fc fc71 	bl	80016bc <HAL_I2C_MasterTxCpltCallback>
}
 8004dda:	e02b      	b.n	8004e34 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	685a      	ldr	r2, [r3, #4]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004dea:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dfa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2220      	movs	r2, #32
 8004e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b40      	cmp	r3, #64	@ 0x40
 8004e14:	d107      	bne.n	8004e26 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f7ff fec9 	bl	8004bb6 <HAL_I2C_MemTxCpltCallback>
}
 8004e24:	e006      	b.n	8004e34 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7fc fc44 	bl	80016bc <HAL_I2C_MasterTxCpltCallback>
}
 8004e34:	bf00      	nop
 8004e36:	3710      	adds	r7, #16
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e4a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d11d      	bne.n	8004e90 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d10b      	bne.n	8004e74 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e60:	b2da      	uxtb	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e6c:	1c9a      	adds	r2, r3, #2
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004e72:	e077      	b.n	8004f64 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	121b      	asrs	r3, r3, #8
 8004e7c:	b2da      	uxtb	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e88:	1c5a      	adds	r2, r3, #1
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004e8e:	e069      	b.n	8004f64 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d10b      	bne.n	8004eb0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e9c:	b2da      	uxtb	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ea8:	1c5a      	adds	r2, r3, #1
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004eae:	e059      	b.n	8004f64 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d152      	bne.n	8004f5e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004eb8:	7bfb      	ldrb	r3, [r7, #15]
 8004eba:	2b22      	cmp	r3, #34	@ 0x22
 8004ebc:	d10d      	bne.n	8004eda <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ecc:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ed2:	1c5a      	adds	r2, r3, #1
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004ed8:	e044      	b.n	8004f64 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d015      	beq.n	8004f10 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
 8004ee6:	2b21      	cmp	r3, #33	@ 0x21
 8004ee8:	d112      	bne.n	8004f10 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eee:	781a      	ldrb	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efa:	1c5a      	adds	r2, r3, #1
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	3b01      	subs	r3, #1
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004f0e:	e029      	b.n	8004f64 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d124      	bne.n	8004f64 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004f1a:	7bfb      	ldrb	r3, [r7, #15]
 8004f1c:	2b21      	cmp	r3, #33	@ 0x21
 8004f1e:	d121      	bne.n	8004f64 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685a      	ldr	r2, [r3, #4]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004f2e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f3e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2220      	movs	r2, #32
 8004f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7ff fe2d 	bl	8004bb6 <HAL_I2C_MemTxCpltCallback>
}
 8004f5c:	e002      	b.n	8004f64 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7fe ff1a 	bl	8003d98 <I2C_Flush_DR>
}
 8004f64:	bf00      	nop
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b22      	cmp	r3, #34	@ 0x22
 8004f7e:	f040 80b9 	bne.w	80050f4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f86:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	2b03      	cmp	r3, #3
 8004f94:	d921      	bls.n	8004fda <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	691a      	ldr	r2, [r3, #16]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa0:	b2d2      	uxtb	r2, r2
 8004fa2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	2b03      	cmp	r3, #3
 8004fc4:	f040 8096 	bne.w	80050f4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fd6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004fd8:	e08c      	b.n	80050f4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d07f      	beq.n	80050e2 <I2C_MasterReceive_RXNE+0x176>
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d002      	beq.n	8004fee <I2C_MasterReceive_RXNE+0x82>
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d179      	bne.n	80050e2 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f001 f95e 	bl	80062b0 <I2C_WaitOnSTOPRequestThroughIT>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d14c      	bne.n	8005094 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005008:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	685a      	ldr	r2, [r3, #4]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005018:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	691a      	ldr	r2, [r3, #16]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005024:	b2d2      	uxtb	r2, r2
 8005026:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502c:	1c5a      	adds	r2, r3, #1
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005036:	b29b      	uxth	r3, r3
 8005038:	3b01      	subs	r3, #1
 800503a:	b29a      	uxth	r2, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2220      	movs	r2, #32
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800504e:	b2db      	uxtb	r3, r3
 8005050:	2b40      	cmp	r3, #64	@ 0x40
 8005052:	d10a      	bne.n	800506a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7ff fdb0 	bl	8004bc8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005068:	e044      	b.n	80050f4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2b08      	cmp	r3, #8
 8005076:	d002      	beq.n	800507e <I2C_MasterReceive_RXNE+0x112>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2b20      	cmp	r3, #32
 800507c:	d103      	bne.n	8005086 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	631a      	str	r2, [r3, #48]	@ 0x30
 8005084:	e002      	b.n	800508c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2212      	movs	r2, #18
 800508a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f7fc fb23 	bl	80016d8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005092:	e02f      	b.n	80050f4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	685a      	ldr	r2, [r3, #4]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80050a2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	691a      	ldr	r2, [r3, #16]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b6:	1c5a      	adds	r2, r3, #1
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	3b01      	subs	r3, #1
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2220      	movs	r2, #32
 80050ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f7ff fd7d 	bl	8004bda <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80050e0:	e008      	b.n	80050f4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050f0:	605a      	str	r2, [r3, #4]
}
 80050f2:	e7ff      	b.n	80050f4 <I2C_MasterReceive_RXNE+0x188>
 80050f4:	bf00      	nop
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005108:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800510e:	b29b      	uxth	r3, r3
 8005110:	2b04      	cmp	r3, #4
 8005112:	d11b      	bne.n	800514c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685a      	ldr	r2, [r3, #4]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005122:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	691a      	ldr	r2, [r3, #16]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512e:	b2d2      	uxtb	r2, r2
 8005130:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005136:	1c5a      	adds	r2, r3, #1
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005140:	b29b      	uxth	r3, r3
 8005142:	3b01      	subs	r3, #1
 8005144:	b29a      	uxth	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800514a:	e0c4      	b.n	80052d6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005150:	b29b      	uxth	r3, r3
 8005152:	2b03      	cmp	r3, #3
 8005154:	d129      	bne.n	80051aa <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005164:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2b04      	cmp	r3, #4
 800516a:	d00a      	beq.n	8005182 <I2C_MasterReceive_BTF+0x86>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2b02      	cmp	r3, #2
 8005170:	d007      	beq.n	8005182 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005180:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	691a      	ldr	r2, [r3, #16]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005194:	1c5a      	adds	r2, r3, #1
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519e:	b29b      	uxth	r3, r3
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80051a8:	e095      	b.n	80052d6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d17d      	bne.n	80052b0 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d002      	beq.n	80051c0 <I2C_MasterReceive_BTF+0xc4>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2b10      	cmp	r3, #16
 80051be:	d108      	bne.n	80051d2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	e016      	b.n	8005200 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2b04      	cmp	r3, #4
 80051d6:	d002      	beq.n	80051de <I2C_MasterReceive_BTF+0xe2>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2b02      	cmp	r3, #2
 80051dc:	d108      	bne.n	80051f0 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80051ec:	601a      	str	r2, [r3, #0]
 80051ee:	e007      	b.n	8005200 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051fe:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	691a      	ldr	r2, [r3, #16]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520a:	b2d2      	uxtb	r2, r2
 800520c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005212:	1c5a      	adds	r2, r3, #1
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800521c:	b29b      	uxth	r3, r3
 800521e:	3b01      	subs	r3, #1
 8005220:	b29a      	uxth	r2, r3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	691a      	ldr	r2, [r3, #16]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005230:	b2d2      	uxtb	r2, r2
 8005232:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005238:	1c5a      	adds	r2, r3, #1
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005242:	b29b      	uxth	r3, r3
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800525a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2220      	movs	r2, #32
 8005260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b40      	cmp	r3, #64	@ 0x40
 800526e:	d10a      	bne.n	8005286 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f7ff fca2 	bl	8004bc8 <HAL_I2C_MemRxCpltCallback>
}
 8005284:	e027      	b.n	80052d6 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2b08      	cmp	r3, #8
 8005292:	d002      	beq.n	800529a <I2C_MasterReceive_BTF+0x19e>
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2b20      	cmp	r3, #32
 8005298:	d103      	bne.n	80052a2 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	631a      	str	r2, [r3, #48]	@ 0x30
 80052a0:	e002      	b.n	80052a8 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2212      	movs	r2, #18
 80052a6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f7fc fa15 	bl	80016d8 <HAL_I2C_MasterRxCpltCallback>
}
 80052ae:	e012      	b.n	80052d6 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	691a      	ldr	r2, [r3, #16]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ba:	b2d2      	uxtb	r2, r2
 80052bc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80052d6:	bf00      	nop
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80052de:	b480      	push	{r7}
 80052e0:	b083      	sub	sp, #12
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b40      	cmp	r3, #64	@ 0x40
 80052f0:	d117      	bne.n	8005322 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d109      	bne.n	800530e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	461a      	mov	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800530a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800530c:	e067      	b.n	80053de <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005312:	b2db      	uxtb	r3, r3
 8005314:	f043 0301 	orr.w	r3, r3, #1
 8005318:	b2da      	uxtb	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	611a      	str	r2, [r3, #16]
}
 8005320:	e05d      	b.n	80053de <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800532a:	d133      	bne.n	8005394 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b21      	cmp	r3, #33	@ 0x21
 8005336:	d109      	bne.n	800534c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533c:	b2db      	uxtb	r3, r3
 800533e:	461a      	mov	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005348:	611a      	str	r2, [r3, #16]
 800534a:	e008      	b.n	800535e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005350:	b2db      	uxtb	r3, r3
 8005352:	f043 0301 	orr.w	r3, r3, #1
 8005356:	b2da      	uxtb	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005362:	2b00      	cmp	r3, #0
 8005364:	d004      	beq.n	8005370 <I2C_Master_SB+0x92>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800536a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800536c:	2b00      	cmp	r3, #0
 800536e:	d108      	bne.n	8005382 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005374:	2b00      	cmp	r3, #0
 8005376:	d032      	beq.n	80053de <I2C_Master_SB+0x100>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800537c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800537e:	2b00      	cmp	r3, #0
 8005380:	d02d      	beq.n	80053de <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005390:	605a      	str	r2, [r3, #4]
}
 8005392:	e024      	b.n	80053de <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10e      	bne.n	80053ba <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	11db      	asrs	r3, r3, #7
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	f003 0306 	and.w	r3, r3, #6
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	f063 030f 	orn	r3, r3, #15
 80053b0:	b2da      	uxtb	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	611a      	str	r2, [r3, #16]
}
 80053b8:	e011      	b.n	80053de <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d10d      	bne.n	80053de <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	11db      	asrs	r3, r3, #7
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	f003 0306 	and.w	r3, r3, #6
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	f063 030e 	orn	r3, r3, #14
 80053d6:	b2da      	uxtb	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	611a      	str	r2, [r3, #16]
}
 80053de:	bf00      	nop
 80053e0:	370c      	adds	r7, #12
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bc80      	pop	{r7}
 80053e6:	4770      	bx	lr

080053e8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005400:	2b00      	cmp	r3, #0
 8005402:	d004      	beq.n	800540e <I2C_Master_ADD10+0x26>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800540a:	2b00      	cmp	r3, #0
 800540c:	d108      	bne.n	8005420 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00c      	beq.n	8005430 <I2C_Master_ADD10+0x48>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800541a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800541c:	2b00      	cmp	r3, #0
 800541e:	d007      	beq.n	8005430 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685a      	ldr	r2, [r3, #4]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800542e:	605a      	str	r2, [r3, #4]
  }
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	bc80      	pop	{r7}
 8005438:	4770      	bx	lr

0800543a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800543a:	b480      	push	{r7}
 800543c:	b091      	sub	sp, #68	@ 0x44
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005448:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005450:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005456:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b22      	cmp	r3, #34	@ 0x22
 8005462:	f040 8174 	bne.w	800574e <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800546a:	2b00      	cmp	r3, #0
 800546c:	d10f      	bne.n	800548e <I2C_Master_ADDR+0x54>
 800546e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005472:	2b40      	cmp	r3, #64	@ 0x40
 8005474:	d10b      	bne.n	800548e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005476:	2300      	movs	r3, #0
 8005478:	633b      	str	r3, [r7, #48]	@ 0x30
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	695b      	ldr	r3, [r3, #20]
 8005480:	633b      	str	r3, [r7, #48]	@ 0x30
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	633b      	str	r3, [r7, #48]	@ 0x30
 800548a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800548c:	e16b      	b.n	8005766 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005492:	2b00      	cmp	r3, #0
 8005494:	d11d      	bne.n	80054d2 <I2C_Master_ADDR+0x98>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800549e:	d118      	bne.n	80054d2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a0:	2300      	movs	r3, #0
 80054a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054c4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ca:	1c5a      	adds	r2, r3, #1
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80054d0:	e149      	b.n	8005766 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d113      	bne.n	8005504 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054dc:	2300      	movs	r3, #0
 80054de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005500:	601a      	str	r2, [r3, #0]
 8005502:	e120      	b.n	8005746 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b01      	cmp	r3, #1
 800550c:	f040 808a 	bne.w	8005624 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005512:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005516:	d137      	bne.n	8005588 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005526:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005532:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005536:	d113      	bne.n	8005560 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005546:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005548:	2300      	movs	r3, #0
 800554a:	627b      	str	r3, [r7, #36]	@ 0x24
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	627b      	str	r3, [r7, #36]	@ 0x24
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	627b      	str	r3, [r7, #36]	@ 0x24
 800555c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555e:	e0f2      	b.n	8005746 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005560:	2300      	movs	r3, #0
 8005562:	623b      	str	r3, [r7, #32]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	623b      	str	r3, [r7, #32]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	623b      	str	r3, [r7, #32]
 8005574:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005584:	601a      	str	r2, [r3, #0]
 8005586:	e0de      	b.n	8005746 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800558a:	2b08      	cmp	r3, #8
 800558c:	d02e      	beq.n	80055ec <I2C_Master_ADDR+0x1b2>
 800558e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005590:	2b20      	cmp	r3, #32
 8005592:	d02b      	beq.n	80055ec <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005596:	2b12      	cmp	r3, #18
 8005598:	d102      	bne.n	80055a0 <I2C_Master_ADDR+0x166>
 800559a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559c:	2b01      	cmp	r3, #1
 800559e:	d125      	bne.n	80055ec <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80055a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d00e      	beq.n	80055c4 <I2C_Master_ADDR+0x18a>
 80055a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d00b      	beq.n	80055c4 <I2C_Master_ADDR+0x18a>
 80055ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ae:	2b10      	cmp	r3, #16
 80055b0:	d008      	beq.n	80055c4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	e007      	b.n	80055d4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80055d2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055d4:	2300      	movs	r3, #0
 80055d6:	61fb      	str	r3, [r7, #28]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	61fb      	str	r3, [r7, #28]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	61fb      	str	r3, [r7, #28]
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	e0ac      	b.n	8005746 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055fa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055fc:	2300      	movs	r3, #0
 80055fe:	61bb      	str	r3, [r7, #24]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	61bb      	str	r3, [r7, #24]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	61bb      	str	r3, [r7, #24]
 8005610:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005620:	601a      	str	r2, [r3, #0]
 8005622:	e090      	b.n	8005746 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005628:	b29b      	uxth	r3, r3
 800562a:	2b02      	cmp	r3, #2
 800562c:	d158      	bne.n	80056e0 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800562e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005630:	2b04      	cmp	r3, #4
 8005632:	d021      	beq.n	8005678 <I2C_Master_ADDR+0x23e>
 8005634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005636:	2b02      	cmp	r3, #2
 8005638:	d01e      	beq.n	8005678 <I2C_Master_ADDR+0x23e>
 800563a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563c:	2b10      	cmp	r3, #16
 800563e:	d01b      	beq.n	8005678 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800564e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005650:	2300      	movs	r3, #0
 8005652:	617b      	str	r3, [r7, #20]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	695b      	ldr	r3, [r3, #20]
 800565a:	617b      	str	r3, [r7, #20]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	617b      	str	r3, [r7, #20]
 8005664:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	e012      	b.n	800569e <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005686:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005688:	2300      	movs	r3, #0
 800568a:	613b      	str	r3, [r7, #16]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	613b      	str	r3, [r7, #16]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	613b      	str	r3, [r7, #16]
 800569c:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056ac:	d14b      	bne.n	8005746 <I2C_Master_ADDR+0x30c>
 80056ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80056b4:	d00b      	beq.n	80056ce <I2C_Master_ADDR+0x294>
 80056b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d008      	beq.n	80056ce <I2C_Master_ADDR+0x294>
 80056bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056be:	2b08      	cmp	r3, #8
 80056c0:	d005      	beq.n	80056ce <I2C_Master_ADDR+0x294>
 80056c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c4:	2b10      	cmp	r3, #16
 80056c6:	d002      	beq.n	80056ce <I2C_Master_ADDR+0x294>
 80056c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ca:	2b20      	cmp	r3, #32
 80056cc:	d13b      	bne.n	8005746 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	685a      	ldr	r2, [r3, #4]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80056dc:	605a      	str	r2, [r3, #4]
 80056de:	e032      	b.n	8005746 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80056ee:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056fe:	d117      	bne.n	8005730 <I2C_Master_ADDR+0x2f6>
 8005700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005702:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005706:	d00b      	beq.n	8005720 <I2C_Master_ADDR+0x2e6>
 8005708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800570a:	2b01      	cmp	r3, #1
 800570c:	d008      	beq.n	8005720 <I2C_Master_ADDR+0x2e6>
 800570e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005710:	2b08      	cmp	r3, #8
 8005712:	d005      	beq.n	8005720 <I2C_Master_ADDR+0x2e6>
 8005714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005716:	2b10      	cmp	r3, #16
 8005718:	d002      	beq.n	8005720 <I2C_Master_ADDR+0x2e6>
 800571a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800571c:	2b20      	cmp	r3, #32
 800571e:	d107      	bne.n	8005730 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800572e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005730:	2300      	movs	r3, #0
 8005732:	60fb      	str	r3, [r7, #12]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	60fb      	str	r3, [r7, #12]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	60fb      	str	r3, [r7, #12]
 8005744:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800574c:	e00b      	b.n	8005766 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800574e:	2300      	movs	r3, #0
 8005750:	60bb      	str	r3, [r7, #8]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	695b      	ldr	r3, [r3, #20]
 8005758:	60bb      	str	r3, [r7, #8]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	60bb      	str	r3, [r7, #8]
 8005762:	68bb      	ldr	r3, [r7, #8]
}
 8005764:	e7ff      	b.n	8005766 <I2C_Master_ADDR+0x32c>
 8005766:	bf00      	nop
 8005768:	3744      	adds	r7, #68	@ 0x44
 800576a:	46bd      	mov	sp, r7
 800576c:	bc80      	pop	{r7}
 800576e:	4770      	bx	lr

08005770 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800577e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005784:	b29b      	uxth	r3, r3
 8005786:	2b00      	cmp	r3, #0
 8005788:	d02b      	beq.n	80057e2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578e:	781a      	ldrb	r2, [r3, #0]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800579a:	1c5a      	adds	r2, r3, #1
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	3b01      	subs	r3, #1
 80057a8:	b29a      	uxth	r2, r3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d114      	bne.n	80057e2 <I2C_SlaveTransmit_TXE+0x72>
 80057b8:	7bfb      	ldrb	r3, [r7, #15]
 80057ba:	2b29      	cmp	r3, #41	@ 0x29
 80057bc:	d111      	bne.n	80057e2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057cc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2221      	movs	r2, #33	@ 0x21
 80057d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2228      	movs	r2, #40	@ 0x28
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f7ff f9c2 	bl	8004b66 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80057e2:	bf00      	nop
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80057ea:	b480      	push	{r7}
 80057ec:	b083      	sub	sp, #12
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d011      	beq.n	8005820 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005800:	781a      	ldrb	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580c:	1c5a      	adds	r2, r3, #1
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005816:	b29b      	uxth	r3, r3
 8005818:	3b01      	subs	r3, #1
 800581a:	b29a      	uxth	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	bc80      	pop	{r7}
 8005828:	4770      	bx	lr

0800582a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800582a:	b580      	push	{r7, lr}
 800582c:	b084      	sub	sp, #16
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005838:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800583e:	b29b      	uxth	r3, r3
 8005840:	2b00      	cmp	r3, #0
 8005842:	d02c      	beq.n	800589e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	691a      	ldr	r2, [r3, #16]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584e:	b2d2      	uxtb	r2, r2
 8005850:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005856:	1c5a      	adds	r2, r3, #1
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005860:	b29b      	uxth	r3, r3
 8005862:	3b01      	subs	r3, #1
 8005864:	b29a      	uxth	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800586e:	b29b      	uxth	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d114      	bne.n	800589e <I2C_SlaveReceive_RXNE+0x74>
 8005874:	7bfb      	ldrb	r3, [r7, #15]
 8005876:	2b2a      	cmp	r3, #42	@ 0x2a
 8005878:	d111      	bne.n	800589e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005888:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2222      	movs	r2, #34	@ 0x22
 800588e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2228      	movs	r2, #40	@ 0x28
 8005894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7ff f96d 	bl	8004b78 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800589e:	bf00      	nop
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b083      	sub	sp, #12
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d012      	beq.n	80058de <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691a      	ldr	r2, [r3, #16]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c2:	b2d2      	uxtb	r2, r2
 80058c4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ca:	1c5a      	adds	r2, r3, #1
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	3b01      	subs	r3, #1
 80058d8:	b29a      	uxth	r2, r3
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80058de:	bf00      	nop
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bc80      	pop	{r7}
 80058e6:	4770      	bx	lr

080058e8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80058f2:	2300      	movs	r3, #0
 80058f4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005902:	2b28      	cmp	r3, #40	@ 0x28
 8005904:	d127      	bne.n	8005956 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005914:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	089b      	lsrs	r3, r3, #2
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b00      	cmp	r3, #0
 8005920:	d101      	bne.n	8005926 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005922:	2301      	movs	r3, #1
 8005924:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	09db      	lsrs	r3, r3, #7
 800592a:	f003 0301 	and.w	r3, r3, #1
 800592e:	2b00      	cmp	r3, #0
 8005930:	d103      	bne.n	800593a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	81bb      	strh	r3, [r7, #12]
 8005938:	e002      	b.n	8005940 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005948:	89ba      	ldrh	r2, [r7, #12]
 800594a:	7bfb      	ldrb	r3, [r7, #15]
 800594c:	4619      	mov	r1, r3
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f7ff f91b 	bl	8004b8a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005954:	e00e      	b.n	8005974 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005956:	2300      	movs	r3, #0
 8005958:	60bb      	str	r3, [r7, #8]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	60bb      	str	r3, [r7, #8]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	699b      	ldr	r3, [r3, #24]
 8005968:	60bb      	str	r3, [r7, #8]
 800596a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005974:	bf00      	nop
 8005976:	3710      	adds	r7, #16
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}

0800597c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800598a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	685a      	ldr	r2, [r3, #4]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800599a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800599c:	2300      	movs	r3, #0
 800599e:	60bb      	str	r3, [r7, #8]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	60bb      	str	r3, [r7, #8]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0201 	orr.w	r2, r2, #1
 80059b6:	601a      	str	r2, [r3, #0]
 80059b8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059c8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059d8:	d172      	bne.n	8005ac0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80059da:	7bfb      	ldrb	r3, [r7, #15]
 80059dc:	2b22      	cmp	r3, #34	@ 0x22
 80059de:	d002      	beq.n	80059e6 <I2C_Slave_STOPF+0x6a>
 80059e0:	7bfb      	ldrb	r3, [r7, #15]
 80059e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80059e4:	d135      	bne.n	8005a52 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	b29a      	uxth	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d005      	beq.n	8005a0a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a02:	f043 0204 	orr.w	r2, r3, #4
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	685a      	ldr	r2, [r3, #4]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a18:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7fd fe6e 	bl	8003700 <HAL_DMA_GetState>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d049      	beq.n	8005abe <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2e:	4a69      	ldr	r2, [pc, #420]	@ (8005bd4 <I2C_Slave_STOPF+0x258>)
 8005a30:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fd fce4 	bl	8003404 <HAL_DMA_Abort_IT>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d03d      	beq.n	8005abe <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005a4c:	4610      	mov	r0, r2
 8005a4e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005a50:	e035      	b.n	8005abe <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	b29a      	uxth	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d005      	beq.n	8005a76 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a6e:	f043 0204 	orr.w	r2, r3, #4
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a84:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7fd fe38 	bl	8003700 <HAL_DMA_GetState>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d014      	beq.n	8005ac0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a9a:	4a4e      	ldr	r2, [pc, #312]	@ (8005bd4 <I2C_Slave_STOPF+0x258>)
 8005a9c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fd fcae 	bl	8003404 <HAL_DMA_Abort_IT>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d008      	beq.n	8005ac0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005ab8:	4610      	mov	r0, r2
 8005aba:	4798      	blx	r3
 8005abc:	e000      	b.n	8005ac0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005abe:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d03e      	beq.n	8005b48 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	f003 0304 	and.w	r3, r3, #4
 8005ad4:	2b04      	cmp	r3, #4
 8005ad6:	d112      	bne.n	8005afe <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	691a      	ldr	r2, [r3, #16]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae2:	b2d2      	uxtb	r2, r2
 8005ae4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aea:	1c5a      	adds	r2, r3, #1
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	3b01      	subs	r3, #1
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	695b      	ldr	r3, [r3, #20]
 8005b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b08:	2b40      	cmp	r3, #64	@ 0x40
 8005b0a:	d112      	bne.n	8005b32 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	691a      	ldr	r2, [r3, #16]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b16:	b2d2      	uxtb	r2, r2
 8005b18:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b1e:	1c5a      	adds	r2, r3, #1
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	b29a      	uxth	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d005      	beq.n	8005b48 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b40:	f043 0204 	orr.w	r2, r3, #4
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d003      	beq.n	8005b58 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 f843 	bl	8005bdc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005b56:	e039      	b.n	8005bcc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005b58:	7bfb      	ldrb	r3, [r7, #15]
 8005b5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b5c:	d109      	bne.n	8005b72 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2228      	movs	r2, #40	@ 0x28
 8005b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f7ff f803 	bl	8004b78 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b28      	cmp	r3, #40	@ 0x28
 8005b7c:	d111      	bne.n	8005ba2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a15      	ldr	r2, [pc, #84]	@ (8005bd8 <I2C_Slave_STOPF+0x25c>)
 8005b82:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2220      	movs	r2, #32
 8005b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f7ff f802 	bl	8004ba4 <HAL_I2C_ListenCpltCallback>
}
 8005ba0:	e014      	b.n	8005bcc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ba6:	2b22      	cmp	r3, #34	@ 0x22
 8005ba8:	d002      	beq.n	8005bb0 <I2C_Slave_STOPF+0x234>
 8005baa:	7bfb      	ldrb	r3, [r7, #15]
 8005bac:	2b22      	cmp	r3, #34	@ 0x22
 8005bae:	d10d      	bne.n	8005bcc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f7fe ffd6 	bl	8004b78 <HAL_I2C_SlaveRxCpltCallback>
}
 8005bcc:	bf00      	nop
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	0800606d 	.word	0x0800606d
 8005bd8:	ffff0000 	.word	0xffff0000

08005bdc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bea:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bf2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005bf4:	7bbb      	ldrb	r3, [r7, #14]
 8005bf6:	2b10      	cmp	r3, #16
 8005bf8:	d002      	beq.n	8005c00 <I2C_ITError+0x24>
 8005bfa:	7bbb      	ldrb	r3, [r7, #14]
 8005bfc:	2b40      	cmp	r3, #64	@ 0x40
 8005bfe:	d10a      	bne.n	8005c16 <I2C_ITError+0x3a>
 8005c00:	7bfb      	ldrb	r3, [r7, #15]
 8005c02:	2b22      	cmp	r3, #34	@ 0x22
 8005c04:	d107      	bne.n	8005c16 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c14:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005c16:	7bfb      	ldrb	r3, [r7, #15]
 8005c18:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005c1c:	2b28      	cmp	r3, #40	@ 0x28
 8005c1e:	d107      	bne.n	8005c30 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2228      	movs	r2, #40	@ 0x28
 8005c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005c2e:	e015      	b.n	8005c5c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c3e:	d00a      	beq.n	8005c56 <I2C_ITError+0x7a>
 8005c40:	7bfb      	ldrb	r3, [r7, #15]
 8005c42:	2b60      	cmp	r3, #96	@ 0x60
 8005c44:	d007      	beq.n	8005c56 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c6a:	d162      	bne.n	8005d32 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	685a      	ldr	r2, [r3, #4]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c7a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c80:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d020      	beq.n	8005ccc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c8e:	4a6a      	ldr	r2, [pc, #424]	@ (8005e38 <I2C_ITError+0x25c>)
 8005c90:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7fd fbb4 	bl	8003404 <HAL_DMA_Abort_IT>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 8089 	beq.w	8005db6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f022 0201 	bic.w	r2, r2, #1
 8005cb2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2220      	movs	r2, #32
 8005cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005cc6:	4610      	mov	r0, r2
 8005cc8:	4798      	blx	r3
 8005cca:	e074      	b.n	8005db6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd0:	4a59      	ldr	r2, [pc, #356]	@ (8005e38 <I2C_ITError+0x25c>)
 8005cd2:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f7fd fb93 	bl	8003404 <HAL_DMA_Abort_IT>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d068      	beq.n	8005db6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cee:	2b40      	cmp	r3, #64	@ 0x40
 8005cf0:	d10b      	bne.n	8005d0a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	691a      	ldr	r2, [r3, #16]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f022 0201 	bic.w	r2, r2, #1
 8005d18:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005d2c:	4610      	mov	r0, r2
 8005d2e:	4798      	blx	r3
 8005d30:	e041      	b.n	8005db6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b60      	cmp	r3, #96	@ 0x60
 8005d3c:	d125      	bne.n	8005d8a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2220      	movs	r2, #32
 8005d42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d56:	2b40      	cmp	r3, #64	@ 0x40
 8005d58:	d10b      	bne.n	8005d72 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	691a      	ldr	r2, [r3, #16]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d64:	b2d2      	uxtb	r2, r2
 8005d66:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6c:	1c5a      	adds	r2, r3, #1
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f022 0201 	bic.w	r2, r2, #1
 8005d80:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7fe ff32 	bl	8004bec <HAL_I2C_AbortCpltCallback>
 8005d88:	e015      	b.n	8005db6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d94:	2b40      	cmp	r3, #64	@ 0x40
 8005d96:	d10b      	bne.n	8005db0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	691a      	ldr	r2, [r3, #16]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da2:	b2d2      	uxtb	r2, r2
 8005da4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f7fe ff12 	bl	8004bda <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dba:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d10e      	bne.n	8005de4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d109      	bne.n	8005de4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d104      	bne.n	8005de4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d007      	beq.n	8005df4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685a      	ldr	r2, [r3, #4]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005df2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dfa:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	d113      	bne.n	8005e30 <I2C_ITError+0x254>
 8005e08:	7bfb      	ldrb	r3, [r7, #15]
 8005e0a:	2b28      	cmp	r3, #40	@ 0x28
 8005e0c:	d110      	bne.n	8005e30 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a0a      	ldr	r2, [pc, #40]	@ (8005e3c <I2C_ITError+0x260>)
 8005e12:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f7fe feba 	bl	8004ba4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005e30:	bf00      	nop
 8005e32:	3710      	adds	r7, #16
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	0800606d 	.word	0x0800606d
 8005e3c:	ffff0000 	.word	0xffff0000

08005e40 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b086      	sub	sp, #24
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e54:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e5c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e62:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	685a      	ldr	r2, [r3, #4]
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005e72:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d003      	beq.n	8005e84 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e80:	2200      	movs	r2, #0
 8005e82:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d003      	beq.n	8005e94 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e90:	2200      	movs	r2, #0
 8005e92:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005e94:	7cfb      	ldrb	r3, [r7, #19]
 8005e96:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005e9a:	2b21      	cmp	r3, #33	@ 0x21
 8005e9c:	d007      	beq.n	8005eae <I2C_DMAXferCplt+0x6e>
 8005e9e:	7cfb      	ldrb	r3, [r7, #19]
 8005ea0:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8005ea4:	2b22      	cmp	r3, #34	@ 0x22
 8005ea6:	d131      	bne.n	8005f0c <I2C_DMAXferCplt+0xcc>
 8005ea8:	7cbb      	ldrb	r3, [r7, #18]
 8005eaa:	2b20      	cmp	r3, #32
 8005eac:	d12e      	bne.n	8005f0c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ebc:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005ec4:	7cfb      	ldrb	r3, [r7, #19]
 8005ec6:	2b29      	cmp	r3, #41	@ 0x29
 8005ec8:	d10a      	bne.n	8005ee0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	2221      	movs	r2, #33	@ 0x21
 8005ece:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	2228      	movs	r2, #40	@ 0x28
 8005ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005ed8:	6978      	ldr	r0, [r7, #20]
 8005eda:	f7fe fe44 	bl	8004b66 <HAL_I2C_SlaveTxCpltCallback>
 8005ede:	e00c      	b.n	8005efa <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005ee0:	7cfb      	ldrb	r3, [r7, #19]
 8005ee2:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ee4:	d109      	bne.n	8005efa <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	2222      	movs	r2, #34	@ 0x22
 8005eea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	2228      	movs	r2, #40	@ 0x28
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005ef4:	6978      	ldr	r0, [r7, #20]
 8005ef6:	f7fe fe3f 	bl	8004b78 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	685a      	ldr	r2, [r3, #4]
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005f08:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005f0a:	e074      	b.n	8005ff6 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d06e      	beq.n	8005ff6 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d107      	bne.n	8005f32 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f30:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005f40:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005f48:	d009      	beq.n	8005f5e <I2C_DMAXferCplt+0x11e>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2b08      	cmp	r3, #8
 8005f4e:	d006      	beq.n	8005f5e <I2C_DMAXferCplt+0x11e>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005f56:	d002      	beq.n	8005f5e <I2C_DMAXferCplt+0x11e>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2b20      	cmp	r3, #32
 8005f5c:	d107      	bne.n	8005f6e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f6c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685a      	ldr	r2, [r3, #4]
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f7c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	685a      	ldr	r2, [r3, #4]
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f8c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	2200      	movs	r2, #0
 8005f92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d003      	beq.n	8005fa4 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005f9c:	6978      	ldr	r0, [r7, #20]
 8005f9e:	f7fe fe1c 	bl	8004bda <HAL_I2C_ErrorCallback>
}
 8005fa2:	e028      	b.n	8005ff6 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	2220      	movs	r2, #32
 8005fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b40      	cmp	r3, #64	@ 0x40
 8005fb6:	d10a      	bne.n	8005fce <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005fc6:	6978      	ldr	r0, [r7, #20]
 8005fc8:	f7fe fdfe 	bl	8004bc8 <HAL_I2C_MemRxCpltCallback>
}
 8005fcc:	e013      	b.n	8005ff6 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2b08      	cmp	r3, #8
 8005fda:	d002      	beq.n	8005fe2 <I2C_DMAXferCplt+0x1a2>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2b20      	cmp	r3, #32
 8005fe0:	d103      	bne.n	8005fea <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	631a      	str	r2, [r3, #48]	@ 0x30
 8005fe8:	e002      	b.n	8005ff0 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	2212      	movs	r2, #18
 8005fee:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005ff0:	6978      	ldr	r0, [r7, #20]
 8005ff2:	f7fb fb71 	bl	80016d8 <HAL_I2C_MasterRxCpltCallback>
}
 8005ff6:	bf00      	nop
 8005ff8:	3718      	adds	r7, #24
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b084      	sub	sp, #16
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006010:	2b00      	cmp	r3, #0
 8006012:	d003      	beq.n	800601c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006018:	2200      	movs	r2, #0
 800601a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006020:	2b00      	cmp	r3, #0
 8006022:	d003      	beq.n	800602c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006028:	2200      	movs	r2, #0
 800602a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800603a:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2200      	movs	r2, #0
 8006040:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2220      	movs	r2, #32
 8006046:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006056:	f043 0210 	orr.w	r2, r3, #16
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f7fe fdbb 	bl	8004bda <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006064:	bf00      	nop
 8006066:	3710      	adds	r7, #16
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b086      	sub	sp, #24
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006074:	2300      	movs	r3, #0
 8006076:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006084:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006086:	4b4b      	ldr	r3, [pc, #300]	@ (80061b4 <I2C_DMAAbort+0x148>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	08db      	lsrs	r3, r3, #3
 800608c:	4a4a      	ldr	r2, [pc, #296]	@ (80061b8 <I2C_DMAAbort+0x14c>)
 800608e:	fba2 2303 	umull	r2, r3, r2, r3
 8006092:	0a1a      	lsrs	r2, r3, #8
 8006094:	4613      	mov	r3, r2
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	4413      	add	r3, r2
 800609a:	00da      	lsls	r2, r3, #3
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d106      	bne.n	80060b4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060aa:	f043 0220 	orr.w	r2, r3, #32
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80060b2:	e00a      	b.n	80060ca <I2C_DMAAbort+0x5e>
    }
    count--;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	3b01      	subs	r3, #1
 80060b8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060c8:	d0ea      	beq.n	80060a0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060d6:	2200      	movs	r2, #0
 80060d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e6:	2200      	movs	r2, #0
 80060e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060f8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	2200      	movs	r2, #0
 80060fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006104:	2b00      	cmp	r3, #0
 8006106:	d003      	beq.n	8006110 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800610c:	2200      	movs	r2, #0
 800610e:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006114:	2b00      	cmp	r3, #0
 8006116:	d003      	beq.n	8006120 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611c:	2200      	movs	r2, #0
 800611e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f022 0201 	bic.w	r2, r2, #1
 800612e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006136:	b2db      	uxtb	r3, r3
 8006138:	2b60      	cmp	r3, #96	@ 0x60
 800613a:	d10e      	bne.n	800615a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	2220      	movs	r2, #32
 8006140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	2200      	movs	r2, #0
 8006148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	2200      	movs	r2, #0
 8006150:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006152:	6978      	ldr	r0, [r7, #20]
 8006154:	f7fe fd4a 	bl	8004bec <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006158:	e027      	b.n	80061aa <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800615a:	7cfb      	ldrb	r3, [r7, #19]
 800615c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006160:	2b28      	cmp	r3, #40	@ 0x28
 8006162:	d117      	bne.n	8006194 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f042 0201 	orr.w	r2, r2, #1
 8006172:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006182:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	2200      	movs	r2, #0
 8006188:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	2228      	movs	r2, #40	@ 0x28
 800618e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006192:	e007      	b.n	80061a4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	2220      	movs	r2, #32
 8006198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80061a4:	6978      	ldr	r0, [r7, #20]
 80061a6:	f7fe fd18 	bl	8004bda <HAL_I2C_ErrorCallback>
}
 80061aa:	bf00      	nop
 80061ac:	3718      	adds	r7, #24
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	20000000 	.word	0x20000000
 80061b8:	14f8b589 	.word	0x14f8b589

080061bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	603b      	str	r3, [r7, #0]
 80061c8:	4613      	mov	r3, r2
 80061ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061cc:	e048      	b.n	8006260 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d4:	d044      	beq.n	8006260 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061d6:	f7fc ff4d 	bl	8003074 <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	683a      	ldr	r2, [r7, #0]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d302      	bcc.n	80061ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d139      	bne.n	8006260 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	0c1b      	lsrs	r3, r3, #16
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d10d      	bne.n	8006212 <I2C_WaitOnFlagUntilTimeout+0x56>
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	695b      	ldr	r3, [r3, #20]
 80061fc:	43da      	mvns	r2, r3
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	4013      	ands	r3, r2
 8006202:	b29b      	uxth	r3, r3
 8006204:	2b00      	cmp	r3, #0
 8006206:	bf0c      	ite	eq
 8006208:	2301      	moveq	r3, #1
 800620a:	2300      	movne	r3, #0
 800620c:	b2db      	uxtb	r3, r3
 800620e:	461a      	mov	r2, r3
 8006210:	e00c      	b.n	800622c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	43da      	mvns	r2, r3
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	4013      	ands	r3, r2
 800621e:	b29b      	uxth	r3, r3
 8006220:	2b00      	cmp	r3, #0
 8006222:	bf0c      	ite	eq
 8006224:	2301      	moveq	r3, #1
 8006226:	2300      	movne	r3, #0
 8006228:	b2db      	uxtb	r3, r3
 800622a:	461a      	mov	r2, r3
 800622c:	79fb      	ldrb	r3, [r7, #7]
 800622e:	429a      	cmp	r2, r3
 8006230:	d116      	bne.n	8006260 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2220      	movs	r2, #32
 800623c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800624c:	f043 0220 	orr.w	r2, r3, #32
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2200      	movs	r2, #0
 8006258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e023      	b.n	80062a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	0c1b      	lsrs	r3, r3, #16
 8006264:	b2db      	uxtb	r3, r3
 8006266:	2b01      	cmp	r3, #1
 8006268:	d10d      	bne.n	8006286 <I2C_WaitOnFlagUntilTimeout+0xca>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	43da      	mvns	r2, r3
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	4013      	ands	r3, r2
 8006276:	b29b      	uxth	r3, r3
 8006278:	2b00      	cmp	r3, #0
 800627a:	bf0c      	ite	eq
 800627c:	2301      	moveq	r3, #1
 800627e:	2300      	movne	r3, #0
 8006280:	b2db      	uxtb	r3, r3
 8006282:	461a      	mov	r2, r3
 8006284:	e00c      	b.n	80062a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	43da      	mvns	r2, r3
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	4013      	ands	r3, r2
 8006292:	b29b      	uxth	r3, r3
 8006294:	2b00      	cmp	r3, #0
 8006296:	bf0c      	ite	eq
 8006298:	2301      	moveq	r3, #1
 800629a:	2300      	movne	r3, #0
 800629c:	b2db      	uxtb	r3, r3
 800629e:	461a      	mov	r2, r3
 80062a0:	79fb      	ldrb	r3, [r7, #7]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d093      	beq.n	80061ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3710      	adds	r7, #16
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b085      	sub	sp, #20
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80062bc:	4b13      	ldr	r3, [pc, #76]	@ (800630c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	08db      	lsrs	r3, r3, #3
 80062c2:	4a13      	ldr	r2, [pc, #76]	@ (8006310 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80062c4:	fba2 2303 	umull	r2, r3, r2, r3
 80062c8:	0a1a      	lsrs	r2, r3, #8
 80062ca:	4613      	mov	r3, r2
 80062cc:	009b      	lsls	r3, r3, #2
 80062ce:	4413      	add	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	3b01      	subs	r3, #1
 80062d6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d107      	bne.n	80062ee <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e2:	f043 0220 	orr.w	r2, r3, #32
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e008      	b.n	8006300 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062fc:	d0e9      	beq.n	80062d2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3714      	adds	r7, #20
 8006304:	46bd      	mov	sp, r7
 8006306:	bc80      	pop	{r7}
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	20000000 	.word	0x20000000
 8006310:	14f8b589 	.word	0x14f8b589

08006314 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006320:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006324:	d103      	bne.n	800632e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800632c:	e007      	b.n	800633e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006332:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006336:	d102      	bne.n	800633e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2208      	movs	r2, #8
 800633c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800633e:	bf00      	nop
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	bc80      	pop	{r7}
 8006346:	4770      	bx	lr

08006348 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e272      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	f000 8087 	beq.w	8006476 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006368:	4b92      	ldr	r3, [pc, #584]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	f003 030c 	and.w	r3, r3, #12
 8006370:	2b04      	cmp	r3, #4
 8006372:	d00c      	beq.n	800638e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006374:	4b8f      	ldr	r3, [pc, #572]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f003 030c 	and.w	r3, r3, #12
 800637c:	2b08      	cmp	r3, #8
 800637e:	d112      	bne.n	80063a6 <HAL_RCC_OscConfig+0x5e>
 8006380:	4b8c      	ldr	r3, [pc, #560]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800638c:	d10b      	bne.n	80063a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800638e:	4b89      	ldr	r3, [pc, #548]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d06c      	beq.n	8006474 <HAL_RCC_OscConfig+0x12c>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d168      	bne.n	8006474 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e24c      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063ae:	d106      	bne.n	80063be <HAL_RCC_OscConfig+0x76>
 80063b0:	4b80      	ldr	r3, [pc, #512]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a7f      	ldr	r2, [pc, #508]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063ba:	6013      	str	r3, [r2, #0]
 80063bc:	e02e      	b.n	800641c <HAL_RCC_OscConfig+0xd4>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10c      	bne.n	80063e0 <HAL_RCC_OscConfig+0x98>
 80063c6:	4b7b      	ldr	r3, [pc, #492]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a7a      	ldr	r2, [pc, #488]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063d0:	6013      	str	r3, [r2, #0]
 80063d2:	4b78      	ldr	r3, [pc, #480]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a77      	ldr	r2, [pc, #476]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063dc:	6013      	str	r3, [r2, #0]
 80063de:	e01d      	b.n	800641c <HAL_RCC_OscConfig+0xd4>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80063e8:	d10c      	bne.n	8006404 <HAL_RCC_OscConfig+0xbc>
 80063ea:	4b72      	ldr	r3, [pc, #456]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a71      	ldr	r2, [pc, #452]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80063f4:	6013      	str	r3, [r2, #0]
 80063f6:	4b6f      	ldr	r3, [pc, #444]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a6e      	ldr	r2, [pc, #440]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80063fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006400:	6013      	str	r3, [r2, #0]
 8006402:	e00b      	b.n	800641c <HAL_RCC_OscConfig+0xd4>
 8006404:	4b6b      	ldr	r3, [pc, #428]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a6a      	ldr	r2, [pc, #424]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 800640a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800640e:	6013      	str	r3, [r2, #0]
 8006410:	4b68      	ldr	r3, [pc, #416]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a67      	ldr	r2, [pc, #412]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006416:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800641a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d013      	beq.n	800644c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006424:	f7fc fe26 	bl	8003074 <HAL_GetTick>
 8006428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800642a:	e008      	b.n	800643e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800642c:	f7fc fe22 	bl	8003074 <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	2b64      	cmp	r3, #100	@ 0x64
 8006438:	d901      	bls.n	800643e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e200      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800643e:	4b5d      	ldr	r3, [pc, #372]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d0f0      	beq.n	800642c <HAL_RCC_OscConfig+0xe4>
 800644a:	e014      	b.n	8006476 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800644c:	f7fc fe12 	bl	8003074 <HAL_GetTick>
 8006450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006452:	e008      	b.n	8006466 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006454:	f7fc fe0e 	bl	8003074 <HAL_GetTick>
 8006458:	4602      	mov	r2, r0
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	1ad3      	subs	r3, r2, r3
 800645e:	2b64      	cmp	r3, #100	@ 0x64
 8006460:	d901      	bls.n	8006466 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e1ec      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006466:	4b53      	ldr	r3, [pc, #332]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800646e:	2b00      	cmp	r3, #0
 8006470:	d1f0      	bne.n	8006454 <HAL_RCC_OscConfig+0x10c>
 8006472:	e000      	b.n	8006476 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006474:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 0302 	and.w	r3, r3, #2
 800647e:	2b00      	cmp	r3, #0
 8006480:	d063      	beq.n	800654a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006482:	4b4c      	ldr	r3, [pc, #304]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	f003 030c 	and.w	r3, r3, #12
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00b      	beq.n	80064a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800648e:	4b49      	ldr	r3, [pc, #292]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f003 030c 	and.w	r3, r3, #12
 8006496:	2b08      	cmp	r3, #8
 8006498:	d11c      	bne.n	80064d4 <HAL_RCC_OscConfig+0x18c>
 800649a:	4b46      	ldr	r3, [pc, #280]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d116      	bne.n	80064d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064a6:	4b43      	ldr	r3, [pc, #268]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 0302 	and.w	r3, r3, #2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d005      	beq.n	80064be <HAL_RCC_OscConfig+0x176>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d001      	beq.n	80064be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e1c0      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064be:	4b3d      	ldr	r3, [pc, #244]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	00db      	lsls	r3, r3, #3
 80064cc:	4939      	ldr	r1, [pc, #228]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80064ce:	4313      	orrs	r3, r2
 80064d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064d2:	e03a      	b.n	800654a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d020      	beq.n	800651e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064dc:	4b36      	ldr	r3, [pc, #216]	@ (80065b8 <HAL_RCC_OscConfig+0x270>)
 80064de:	2201      	movs	r2, #1
 80064e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064e2:	f7fc fdc7 	bl	8003074 <HAL_GetTick>
 80064e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064e8:	e008      	b.n	80064fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064ea:	f7fc fdc3 	bl	8003074 <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d901      	bls.n	80064fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e1a1      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064fc:	4b2d      	ldr	r3, [pc, #180]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0302 	and.w	r3, r3, #2
 8006504:	2b00      	cmp	r3, #0
 8006506:	d0f0      	beq.n	80064ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006508:	4b2a      	ldr	r3, [pc, #168]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	695b      	ldr	r3, [r3, #20]
 8006514:	00db      	lsls	r3, r3, #3
 8006516:	4927      	ldr	r1, [pc, #156]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006518:	4313      	orrs	r3, r2
 800651a:	600b      	str	r3, [r1, #0]
 800651c:	e015      	b.n	800654a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800651e:	4b26      	ldr	r3, [pc, #152]	@ (80065b8 <HAL_RCC_OscConfig+0x270>)
 8006520:	2200      	movs	r2, #0
 8006522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006524:	f7fc fda6 	bl	8003074 <HAL_GetTick>
 8006528:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800652a:	e008      	b.n	800653e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800652c:	f7fc fda2 	bl	8003074 <HAL_GetTick>
 8006530:	4602      	mov	r2, r0
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	2b02      	cmp	r3, #2
 8006538:	d901      	bls.n	800653e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e180      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800653e:	4b1d      	ldr	r3, [pc, #116]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1f0      	bne.n	800652c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0308 	and.w	r3, r3, #8
 8006552:	2b00      	cmp	r3, #0
 8006554:	d03a      	beq.n	80065cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d019      	beq.n	8006592 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800655e:	4b17      	ldr	r3, [pc, #92]	@ (80065bc <HAL_RCC_OscConfig+0x274>)
 8006560:	2201      	movs	r2, #1
 8006562:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006564:	f7fc fd86 	bl	8003074 <HAL_GetTick>
 8006568:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800656a:	e008      	b.n	800657e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800656c:	f7fc fd82 	bl	8003074 <HAL_GetTick>
 8006570:	4602      	mov	r2, r0
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	2b02      	cmp	r3, #2
 8006578:	d901      	bls.n	800657e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800657a:	2303      	movs	r3, #3
 800657c:	e160      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800657e:	4b0d      	ldr	r3, [pc, #52]	@ (80065b4 <HAL_RCC_OscConfig+0x26c>)
 8006580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006582:	f003 0302 	and.w	r3, r3, #2
 8006586:	2b00      	cmp	r3, #0
 8006588:	d0f0      	beq.n	800656c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800658a:	2001      	movs	r0, #1
 800658c:	f000 faea 	bl	8006b64 <RCC_Delay>
 8006590:	e01c      	b.n	80065cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006592:	4b0a      	ldr	r3, [pc, #40]	@ (80065bc <HAL_RCC_OscConfig+0x274>)
 8006594:	2200      	movs	r2, #0
 8006596:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006598:	f7fc fd6c 	bl	8003074 <HAL_GetTick>
 800659c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800659e:	e00f      	b.n	80065c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065a0:	f7fc fd68 	bl	8003074 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d908      	bls.n	80065c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e146      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
 80065b2:	bf00      	nop
 80065b4:	40021000 	.word	0x40021000
 80065b8:	42420000 	.word	0x42420000
 80065bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065c0:	4b92      	ldr	r3, [pc, #584]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80065c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c4:	f003 0302 	and.w	r3, r3, #2
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1e9      	bne.n	80065a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0304 	and.w	r3, r3, #4
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 80a6 	beq.w	8006726 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065da:	2300      	movs	r3, #0
 80065dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065de:	4b8b      	ldr	r3, [pc, #556]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d10d      	bne.n	8006606 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065ea:	4b88      	ldr	r3, [pc, #544]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80065ec:	69db      	ldr	r3, [r3, #28]
 80065ee:	4a87      	ldr	r2, [pc, #540]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80065f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065f4:	61d3      	str	r3, [r2, #28]
 80065f6:	4b85      	ldr	r3, [pc, #532]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065fe:	60bb      	str	r3, [r7, #8]
 8006600:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006602:	2301      	movs	r3, #1
 8006604:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006606:	4b82      	ldr	r3, [pc, #520]	@ (8006810 <HAL_RCC_OscConfig+0x4c8>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800660e:	2b00      	cmp	r3, #0
 8006610:	d118      	bne.n	8006644 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006612:	4b7f      	ldr	r3, [pc, #508]	@ (8006810 <HAL_RCC_OscConfig+0x4c8>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a7e      	ldr	r2, [pc, #504]	@ (8006810 <HAL_RCC_OscConfig+0x4c8>)
 8006618:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800661c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800661e:	f7fc fd29 	bl	8003074 <HAL_GetTick>
 8006622:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006624:	e008      	b.n	8006638 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006626:	f7fc fd25 	bl	8003074 <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	2b64      	cmp	r3, #100	@ 0x64
 8006632:	d901      	bls.n	8006638 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e103      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006638:	4b75      	ldr	r3, [pc, #468]	@ (8006810 <HAL_RCC_OscConfig+0x4c8>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006640:	2b00      	cmp	r3, #0
 8006642:	d0f0      	beq.n	8006626 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	2b01      	cmp	r3, #1
 800664a:	d106      	bne.n	800665a <HAL_RCC_OscConfig+0x312>
 800664c:	4b6f      	ldr	r3, [pc, #444]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	4a6e      	ldr	r2, [pc, #440]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006652:	f043 0301 	orr.w	r3, r3, #1
 8006656:	6213      	str	r3, [r2, #32]
 8006658:	e02d      	b.n	80066b6 <HAL_RCC_OscConfig+0x36e>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d10c      	bne.n	800667c <HAL_RCC_OscConfig+0x334>
 8006662:	4b6a      	ldr	r3, [pc, #424]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	4a69      	ldr	r2, [pc, #420]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006668:	f023 0301 	bic.w	r3, r3, #1
 800666c:	6213      	str	r3, [r2, #32]
 800666e:	4b67      	ldr	r3, [pc, #412]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006670:	6a1b      	ldr	r3, [r3, #32]
 8006672:	4a66      	ldr	r2, [pc, #408]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006674:	f023 0304 	bic.w	r3, r3, #4
 8006678:	6213      	str	r3, [r2, #32]
 800667a:	e01c      	b.n	80066b6 <HAL_RCC_OscConfig+0x36e>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	2b05      	cmp	r3, #5
 8006682:	d10c      	bne.n	800669e <HAL_RCC_OscConfig+0x356>
 8006684:	4b61      	ldr	r3, [pc, #388]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006686:	6a1b      	ldr	r3, [r3, #32]
 8006688:	4a60      	ldr	r2, [pc, #384]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 800668a:	f043 0304 	orr.w	r3, r3, #4
 800668e:	6213      	str	r3, [r2, #32]
 8006690:	4b5e      	ldr	r3, [pc, #376]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	4a5d      	ldr	r2, [pc, #372]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006696:	f043 0301 	orr.w	r3, r3, #1
 800669a:	6213      	str	r3, [r2, #32]
 800669c:	e00b      	b.n	80066b6 <HAL_RCC_OscConfig+0x36e>
 800669e:	4b5b      	ldr	r3, [pc, #364]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	4a5a      	ldr	r2, [pc, #360]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80066a4:	f023 0301 	bic.w	r3, r3, #1
 80066a8:	6213      	str	r3, [r2, #32]
 80066aa:	4b58      	ldr	r3, [pc, #352]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	4a57      	ldr	r2, [pc, #348]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80066b0:	f023 0304 	bic.w	r3, r3, #4
 80066b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d015      	beq.n	80066ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066be:	f7fc fcd9 	bl	8003074 <HAL_GetTick>
 80066c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066c4:	e00a      	b.n	80066dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066c6:	f7fc fcd5 	bl	8003074 <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d901      	bls.n	80066dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e0b1      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066dc:	4b4b      	ldr	r3, [pc, #300]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80066de:	6a1b      	ldr	r3, [r3, #32]
 80066e0:	f003 0302 	and.w	r3, r3, #2
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d0ee      	beq.n	80066c6 <HAL_RCC_OscConfig+0x37e>
 80066e8:	e014      	b.n	8006714 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066ea:	f7fc fcc3 	bl	8003074 <HAL_GetTick>
 80066ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066f0:	e00a      	b.n	8006708 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066f2:	f7fc fcbf 	bl	8003074 <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006700:	4293      	cmp	r3, r2
 8006702:	d901      	bls.n	8006708 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e09b      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006708:	4b40      	ldr	r3, [pc, #256]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 800670a:	6a1b      	ldr	r3, [r3, #32]
 800670c:	f003 0302 	and.w	r3, r3, #2
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1ee      	bne.n	80066f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006714:	7dfb      	ldrb	r3, [r7, #23]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d105      	bne.n	8006726 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800671a:	4b3c      	ldr	r3, [pc, #240]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 800671c:	69db      	ldr	r3, [r3, #28]
 800671e:	4a3b      	ldr	r2, [pc, #236]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006720:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006724:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	69db      	ldr	r3, [r3, #28]
 800672a:	2b00      	cmp	r3, #0
 800672c:	f000 8087 	beq.w	800683e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006730:	4b36      	ldr	r3, [pc, #216]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	f003 030c 	and.w	r3, r3, #12
 8006738:	2b08      	cmp	r3, #8
 800673a:	d061      	beq.n	8006800 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	69db      	ldr	r3, [r3, #28]
 8006740:	2b02      	cmp	r3, #2
 8006742:	d146      	bne.n	80067d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006744:	4b33      	ldr	r3, [pc, #204]	@ (8006814 <HAL_RCC_OscConfig+0x4cc>)
 8006746:	2200      	movs	r2, #0
 8006748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800674a:	f7fc fc93 	bl	8003074 <HAL_GetTick>
 800674e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006750:	e008      	b.n	8006764 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006752:	f7fc fc8f 	bl	8003074 <HAL_GetTick>
 8006756:	4602      	mov	r2, r0
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	1ad3      	subs	r3, r2, r3
 800675c:	2b02      	cmp	r3, #2
 800675e:	d901      	bls.n	8006764 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006760:	2303      	movs	r3, #3
 8006762:	e06d      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006764:	4b29      	ldr	r3, [pc, #164]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1f0      	bne.n	8006752 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a1b      	ldr	r3, [r3, #32]
 8006774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006778:	d108      	bne.n	800678c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800677a:	4b24      	ldr	r3, [pc, #144]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	4921      	ldr	r1, [pc, #132]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 8006788:	4313      	orrs	r3, r2
 800678a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800678c:	4b1f      	ldr	r3, [pc, #124]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a19      	ldr	r1, [r3, #32]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679c:	430b      	orrs	r3, r1
 800679e:	491b      	ldr	r1, [pc, #108]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067a4:	4b1b      	ldr	r3, [pc, #108]	@ (8006814 <HAL_RCC_OscConfig+0x4cc>)
 80067a6:	2201      	movs	r2, #1
 80067a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067aa:	f7fc fc63 	bl	8003074 <HAL_GetTick>
 80067ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80067b0:	e008      	b.n	80067c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067b2:	f7fc fc5f 	bl	8003074 <HAL_GetTick>
 80067b6:	4602      	mov	r2, r0
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	2b02      	cmp	r3, #2
 80067be:	d901      	bls.n	80067c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e03d      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80067c4:	4b11      	ldr	r3, [pc, #68]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d0f0      	beq.n	80067b2 <HAL_RCC_OscConfig+0x46a>
 80067d0:	e035      	b.n	800683e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067d2:	4b10      	ldr	r3, [pc, #64]	@ (8006814 <HAL_RCC_OscConfig+0x4cc>)
 80067d4:	2200      	movs	r2, #0
 80067d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d8:	f7fc fc4c 	bl	8003074 <HAL_GetTick>
 80067dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80067de:	e008      	b.n	80067f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067e0:	f7fc fc48 	bl	8003074 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d901      	bls.n	80067f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e026      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80067f2:	4b06      	ldr	r3, [pc, #24]	@ (800680c <HAL_RCC_OscConfig+0x4c4>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1f0      	bne.n	80067e0 <HAL_RCC_OscConfig+0x498>
 80067fe:	e01e      	b.n	800683e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	69db      	ldr	r3, [r3, #28]
 8006804:	2b01      	cmp	r3, #1
 8006806:	d107      	bne.n	8006818 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e019      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
 800680c:	40021000 	.word	0x40021000
 8006810:	40007000 	.word	0x40007000
 8006814:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006818:	4b0b      	ldr	r3, [pc, #44]	@ (8006848 <HAL_RCC_OscConfig+0x500>)
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	429a      	cmp	r2, r3
 800682a:	d106      	bne.n	800683a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006836:	429a      	cmp	r2, r3
 8006838:	d001      	beq.n	800683e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e000      	b.n	8006840 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3718      	adds	r7, #24
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	40021000 	.word	0x40021000

0800684c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d101      	bne.n	8006860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e0d0      	b.n	8006a02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006860:	4b6a      	ldr	r3, [pc, #424]	@ (8006a0c <HAL_RCC_ClockConfig+0x1c0>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0307 	and.w	r3, r3, #7
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	429a      	cmp	r2, r3
 800686c:	d910      	bls.n	8006890 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800686e:	4b67      	ldr	r3, [pc, #412]	@ (8006a0c <HAL_RCC_ClockConfig+0x1c0>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f023 0207 	bic.w	r2, r3, #7
 8006876:	4965      	ldr	r1, [pc, #404]	@ (8006a0c <HAL_RCC_ClockConfig+0x1c0>)
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	4313      	orrs	r3, r2
 800687c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800687e:	4b63      	ldr	r3, [pc, #396]	@ (8006a0c <HAL_RCC_ClockConfig+0x1c0>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0307 	and.w	r3, r3, #7
 8006886:	683a      	ldr	r2, [r7, #0]
 8006888:	429a      	cmp	r2, r3
 800688a:	d001      	beq.n	8006890 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e0b8      	b.n	8006a02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0302 	and.w	r3, r3, #2
 8006898:	2b00      	cmp	r3, #0
 800689a:	d020      	beq.n	80068de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0304 	and.w	r3, r3, #4
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d005      	beq.n	80068b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068a8:	4b59      	ldr	r3, [pc, #356]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	4a58      	ldr	r2, [pc, #352]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80068ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80068b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f003 0308 	and.w	r3, r3, #8
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d005      	beq.n	80068cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068c0:	4b53      	ldr	r3, [pc, #332]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	4a52      	ldr	r2, [pc, #328]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80068c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80068ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068cc:	4b50      	ldr	r3, [pc, #320]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	494d      	ldr	r1, [pc, #308]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80068da:	4313      	orrs	r3, r2
 80068dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d040      	beq.n	800696c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d107      	bne.n	8006902 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068f2:	4b47      	ldr	r3, [pc, #284]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d115      	bne.n	800692a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e07f      	b.n	8006a02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	2b02      	cmp	r3, #2
 8006908:	d107      	bne.n	800691a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800690a:	4b41      	ldr	r3, [pc, #260]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006912:	2b00      	cmp	r3, #0
 8006914:	d109      	bne.n	800692a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e073      	b.n	8006a02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800691a:	4b3d      	ldr	r3, [pc, #244]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d101      	bne.n	800692a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e06b      	b.n	8006a02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800692a:	4b39      	ldr	r3, [pc, #228]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f023 0203 	bic.w	r2, r3, #3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	4936      	ldr	r1, [pc, #216]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 8006938:	4313      	orrs	r3, r2
 800693a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800693c:	f7fc fb9a 	bl	8003074 <HAL_GetTick>
 8006940:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006942:	e00a      	b.n	800695a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006944:	f7fc fb96 	bl	8003074 <HAL_GetTick>
 8006948:	4602      	mov	r2, r0
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006952:	4293      	cmp	r3, r2
 8006954:	d901      	bls.n	800695a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e053      	b.n	8006a02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800695a:	4b2d      	ldr	r3, [pc, #180]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f003 020c 	and.w	r2, r3, #12
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	429a      	cmp	r2, r3
 800696a:	d1eb      	bne.n	8006944 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800696c:	4b27      	ldr	r3, [pc, #156]	@ (8006a0c <HAL_RCC_ClockConfig+0x1c0>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f003 0307 	and.w	r3, r3, #7
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	429a      	cmp	r2, r3
 8006978:	d210      	bcs.n	800699c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800697a:	4b24      	ldr	r3, [pc, #144]	@ (8006a0c <HAL_RCC_ClockConfig+0x1c0>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f023 0207 	bic.w	r2, r3, #7
 8006982:	4922      	ldr	r1, [pc, #136]	@ (8006a0c <HAL_RCC_ClockConfig+0x1c0>)
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	4313      	orrs	r3, r2
 8006988:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800698a:	4b20      	ldr	r3, [pc, #128]	@ (8006a0c <HAL_RCC_ClockConfig+0x1c0>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 0307 	and.w	r3, r3, #7
 8006992:	683a      	ldr	r2, [r7, #0]
 8006994:	429a      	cmp	r2, r3
 8006996:	d001      	beq.n	800699c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e032      	b.n	8006a02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0304 	and.w	r3, r3, #4
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d008      	beq.n	80069ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069a8:	4b19      	ldr	r3, [pc, #100]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	4916      	ldr	r1, [pc, #88]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0308 	and.w	r3, r3, #8
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d009      	beq.n	80069da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80069c6:	4b12      	ldr	r3, [pc, #72]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	00db      	lsls	r3, r3, #3
 80069d4:	490e      	ldr	r1, [pc, #56]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80069da:	f000 f821 	bl	8006a20 <HAL_RCC_GetSysClockFreq>
 80069de:	4602      	mov	r2, r0
 80069e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006a10 <HAL_RCC_ClockConfig+0x1c4>)
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	091b      	lsrs	r3, r3, #4
 80069e6:	f003 030f 	and.w	r3, r3, #15
 80069ea:	490a      	ldr	r1, [pc, #40]	@ (8006a14 <HAL_RCC_ClockConfig+0x1c8>)
 80069ec:	5ccb      	ldrb	r3, [r1, r3]
 80069ee:	fa22 f303 	lsr.w	r3, r2, r3
 80069f2:	4a09      	ldr	r2, [pc, #36]	@ (8006a18 <HAL_RCC_ClockConfig+0x1cc>)
 80069f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80069f6:	4b09      	ldr	r3, [pc, #36]	@ (8006a1c <HAL_RCC_ClockConfig+0x1d0>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4618      	mov	r0, r3
 80069fc:	f7fc f96a 	bl	8002cd4 <HAL_InitTick>

  return HAL_OK;
 8006a00:	2300      	movs	r3, #0
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	40022000 	.word	0x40022000
 8006a10:	40021000 	.word	0x40021000
 8006a14:	0800c3cc 	.word	0x0800c3cc
 8006a18:	20000000 	.word	0x20000000
 8006a1c:	20000004 	.word	0x20000004

08006a20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b087      	sub	sp, #28
 8006a24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006a26:	2300      	movs	r3, #0
 8006a28:	60fb      	str	r3, [r7, #12]
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	60bb      	str	r3, [r7, #8]
 8006a2e:	2300      	movs	r3, #0
 8006a30:	617b      	str	r3, [r7, #20]
 8006a32:	2300      	movs	r3, #0
 8006a34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006a36:	2300      	movs	r3, #0
 8006a38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8006ab4 <HAL_RCC_GetSysClockFreq+0x94>)
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f003 030c 	and.w	r3, r3, #12
 8006a46:	2b04      	cmp	r3, #4
 8006a48:	d002      	beq.n	8006a50 <HAL_RCC_GetSysClockFreq+0x30>
 8006a4a:	2b08      	cmp	r3, #8
 8006a4c:	d003      	beq.n	8006a56 <HAL_RCC_GetSysClockFreq+0x36>
 8006a4e:	e027      	b.n	8006aa0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006a50:	4b19      	ldr	r3, [pc, #100]	@ (8006ab8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006a52:	613b      	str	r3, [r7, #16]
      break;
 8006a54:	e027      	b.n	8006aa6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	0c9b      	lsrs	r3, r3, #18
 8006a5a:	f003 030f 	and.w	r3, r3, #15
 8006a5e:	4a17      	ldr	r2, [pc, #92]	@ (8006abc <HAL_RCC_GetSysClockFreq+0x9c>)
 8006a60:	5cd3      	ldrb	r3, [r2, r3]
 8006a62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d010      	beq.n	8006a90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006a6e:	4b11      	ldr	r3, [pc, #68]	@ (8006ab4 <HAL_RCC_GetSysClockFreq+0x94>)
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	0c5b      	lsrs	r3, r3, #17
 8006a74:	f003 0301 	and.w	r3, r3, #1
 8006a78:	4a11      	ldr	r2, [pc, #68]	@ (8006ac0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006a7a:	5cd3      	ldrb	r3, [r2, r3]
 8006a7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a0d      	ldr	r2, [pc, #52]	@ (8006ab8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006a82:	fb03 f202 	mul.w	r2, r3, r2
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a8c:	617b      	str	r3, [r7, #20]
 8006a8e:	e004      	b.n	8006a9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a0c      	ldr	r2, [pc, #48]	@ (8006ac4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006a94:	fb02 f303 	mul.w	r3, r2, r3
 8006a98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	613b      	str	r3, [r7, #16]
      break;
 8006a9e:	e002      	b.n	8006aa6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006aa0:	4b05      	ldr	r3, [pc, #20]	@ (8006ab8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006aa2:	613b      	str	r3, [r7, #16]
      break;
 8006aa4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006aa6:	693b      	ldr	r3, [r7, #16]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	371c      	adds	r7, #28
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bc80      	pop	{r7}
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	40021000 	.word	0x40021000
 8006ab8:	007a1200 	.word	0x007a1200
 8006abc:	0800c3e4 	.word	0x0800c3e4
 8006ac0:	0800c3f4 	.word	0x0800c3f4
 8006ac4:	003d0900 	.word	0x003d0900

08006ac8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006acc:	4b02      	ldr	r3, [pc, #8]	@ (8006ad8 <HAL_RCC_GetHCLKFreq+0x10>)
 8006ace:	681b      	ldr	r3, [r3, #0]
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bc80      	pop	{r7}
 8006ad6:	4770      	bx	lr
 8006ad8:	20000000 	.word	0x20000000

08006adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006ae0:	f7ff fff2 	bl	8006ac8 <HAL_RCC_GetHCLKFreq>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	4b05      	ldr	r3, [pc, #20]	@ (8006afc <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	0a1b      	lsrs	r3, r3, #8
 8006aec:	f003 0307 	and.w	r3, r3, #7
 8006af0:	4903      	ldr	r1, [pc, #12]	@ (8006b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006af2:	5ccb      	ldrb	r3, [r1, r3]
 8006af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	40021000 	.word	0x40021000
 8006b00:	0800c3dc 	.word	0x0800c3dc

08006b04 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	220f      	movs	r2, #15
 8006b12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006b14:	4b11      	ldr	r3, [pc, #68]	@ (8006b5c <HAL_RCC_GetClockConfig+0x58>)
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	f003 0203 	and.w	r2, r3, #3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006b20:	4b0e      	ldr	r3, [pc, #56]	@ (8006b5c <HAL_RCC_GetClockConfig+0x58>)
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006b5c <HAL_RCC_GetClockConfig+0x58>)
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006b38:	4b08      	ldr	r3, [pc, #32]	@ (8006b5c <HAL_RCC_GetClockConfig+0x58>)
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	08db      	lsrs	r3, r3, #3
 8006b3e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006b46:	4b06      	ldr	r3, [pc, #24]	@ (8006b60 <HAL_RCC_GetClockConfig+0x5c>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0207 	and.w	r2, r3, #7
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8006b52:	bf00      	nop
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bc80      	pop	{r7}
 8006b5a:	4770      	bx	lr
 8006b5c:	40021000 	.word	0x40021000
 8006b60:	40022000 	.word	0x40022000

08006b64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b98 <RCC_Delay+0x34>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a0a      	ldr	r2, [pc, #40]	@ (8006b9c <RCC_Delay+0x38>)
 8006b72:	fba2 2303 	umull	r2, r3, r2, r3
 8006b76:	0a5b      	lsrs	r3, r3, #9
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	fb02 f303 	mul.w	r3, r2, r3
 8006b7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006b80:	bf00      	nop
  }
  while (Delay --);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	1e5a      	subs	r2, r3, #1
 8006b86:	60fa      	str	r2, [r7, #12]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1f9      	bne.n	8006b80 <RCC_Delay+0x1c>
}
 8006b8c:	bf00      	nop
 8006b8e:	bf00      	nop
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bc80      	pop	{r7}
 8006b96:	4770      	bx	lr
 8006b98:	20000000 	.word	0x20000000
 8006b9c:	10624dd3 	.word	0x10624dd3

08006ba0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d101      	bne.n	8006bb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e041      	b.n	8006c36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d106      	bne.n	8006bcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 f839 	bl	8006c3e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2202      	movs	r2, #2
 8006bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	3304      	adds	r3, #4
 8006bdc:	4619      	mov	r1, r3
 8006bde:	4610      	mov	r0, r2
 8006be0:	f000 fd84 	bl	80076ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3708      	adds	r7, #8
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006c3e:	b480      	push	{r7}
 8006c40:	b083      	sub	sp, #12
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006c46:	bf00      	nop
 8006c48:	370c      	adds	r7, #12
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bc80      	pop	{r7}
 8006c4e:	4770      	bx	lr

08006c50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b085      	sub	sp, #20
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d001      	beq.n	8006c68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e03a      	b.n	8006cde <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68da      	ldr	r2, [r3, #12]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f042 0201 	orr.w	r2, r2, #1
 8006c7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a18      	ldr	r2, [pc, #96]	@ (8006ce8 <HAL_TIM_Base_Start_IT+0x98>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d00e      	beq.n	8006ca8 <HAL_TIM_Base_Start_IT+0x58>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c92:	d009      	beq.n	8006ca8 <HAL_TIM_Base_Start_IT+0x58>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a14      	ldr	r2, [pc, #80]	@ (8006cec <HAL_TIM_Base_Start_IT+0x9c>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d004      	beq.n	8006ca8 <HAL_TIM_Base_Start_IT+0x58>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a13      	ldr	r2, [pc, #76]	@ (8006cf0 <HAL_TIM_Base_Start_IT+0xa0>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d111      	bne.n	8006ccc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f003 0307 	and.w	r3, r3, #7
 8006cb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2b06      	cmp	r3, #6
 8006cb8:	d010      	beq.n	8006cdc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f042 0201 	orr.w	r2, r2, #1
 8006cc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cca:	e007      	b.n	8006cdc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f042 0201 	orr.w	r2, r2, #1
 8006cda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3714      	adds	r7, #20
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bc80      	pop	{r7}
 8006ce6:	4770      	bx	lr
 8006ce8:	40012c00 	.word	0x40012c00
 8006cec:	40000400 	.word	0x40000400
 8006cf0:	40000800 	.word	0x40000800

08006cf4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d101      	bne.n	8006d06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e041      	b.n	8006d8a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d106      	bne.n	8006d20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f7fb ff26 	bl	8002b6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2202      	movs	r2, #2
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	3304      	adds	r3, #4
 8006d30:	4619      	mov	r1, r3
 8006d32:	4610      	mov	r0, r2
 8006d34:	f000 fcda 	bl	80076ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d88:	2300      	movs	r3, #0
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3708      	adds	r7, #8
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
	...

08006d94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b084      	sub	sp, #16
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d109      	bne.n	8006db8 <HAL_TIM_PWM_Start+0x24>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	bf14      	ite	ne
 8006db0:	2301      	movne	r3, #1
 8006db2:	2300      	moveq	r3, #0
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	e022      	b.n	8006dfe <HAL_TIM_PWM_Start+0x6a>
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	2b04      	cmp	r3, #4
 8006dbc:	d109      	bne.n	8006dd2 <HAL_TIM_PWM_Start+0x3e>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	bf14      	ite	ne
 8006dca:	2301      	movne	r3, #1
 8006dcc:	2300      	moveq	r3, #0
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	e015      	b.n	8006dfe <HAL_TIM_PWM_Start+0x6a>
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2b08      	cmp	r3, #8
 8006dd6:	d109      	bne.n	8006dec <HAL_TIM_PWM_Start+0x58>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	bf14      	ite	ne
 8006de4:	2301      	movne	r3, #1
 8006de6:	2300      	moveq	r3, #0
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	e008      	b.n	8006dfe <HAL_TIM_PWM_Start+0x6a>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	bf14      	ite	ne
 8006df8:	2301      	movne	r3, #1
 8006dfa:	2300      	moveq	r3, #0
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d001      	beq.n	8006e06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e05e      	b.n	8006ec4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d104      	bne.n	8006e16 <HAL_TIM_PWM_Start+0x82>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2202      	movs	r2, #2
 8006e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e14:	e013      	b.n	8006e3e <HAL_TIM_PWM_Start+0xaa>
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	2b04      	cmp	r3, #4
 8006e1a:	d104      	bne.n	8006e26 <HAL_TIM_PWM_Start+0x92>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e24:	e00b      	b.n	8006e3e <HAL_TIM_PWM_Start+0xaa>
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	2b08      	cmp	r3, #8
 8006e2a:	d104      	bne.n	8006e36 <HAL_TIM_PWM_Start+0xa2>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2202      	movs	r2, #2
 8006e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e34:	e003      	b.n	8006e3e <HAL_TIM_PWM_Start+0xaa>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2202      	movs	r2, #2
 8006e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2201      	movs	r2, #1
 8006e44:	6839      	ldr	r1, [r7, #0]
 8006e46:	4618      	mov	r0, r3
 8006e48:	f000 ff53 	bl	8007cf2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a1e      	ldr	r2, [pc, #120]	@ (8006ecc <HAL_TIM_PWM_Start+0x138>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d107      	bne.n	8006e66 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a18      	ldr	r2, [pc, #96]	@ (8006ecc <HAL_TIM_PWM_Start+0x138>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d00e      	beq.n	8006e8e <HAL_TIM_PWM_Start+0xfa>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e78:	d009      	beq.n	8006e8e <HAL_TIM_PWM_Start+0xfa>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a14      	ldr	r2, [pc, #80]	@ (8006ed0 <HAL_TIM_PWM_Start+0x13c>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d004      	beq.n	8006e8e <HAL_TIM_PWM_Start+0xfa>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a12      	ldr	r2, [pc, #72]	@ (8006ed4 <HAL_TIM_PWM_Start+0x140>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d111      	bne.n	8006eb2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f003 0307 	and.w	r3, r3, #7
 8006e98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2b06      	cmp	r3, #6
 8006e9e:	d010      	beq.n	8006ec2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681a      	ldr	r2, [r3, #0]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f042 0201 	orr.w	r2, r2, #1
 8006eae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eb0:	e007      	b.n	8006ec2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f042 0201 	orr.w	r2, r2, #1
 8006ec0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40012c00 	.word	0x40012c00
 8006ed0:	40000400 	.word	0x40000400
 8006ed4:	40000800 	.word	0x40000800

08006ed8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d101      	bne.n	8006eea <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e041      	b.n	8006f6e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d106      	bne.n	8006f04 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f7fb fe58 	bl	8002bb4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2202      	movs	r2, #2
 8006f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	3304      	adds	r3, #4
 8006f14:	4619      	mov	r1, r3
 8006f16:	4610      	mov	r0, r2
 8006f18:	f000 fbe8 	bl	80076ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3708      	adds	r7, #8
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
	...

08006f78 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f82:	2300      	movs	r3, #0
 8006f84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d104      	bne.n	8006f96 <HAL_TIM_IC_Start_IT+0x1e>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	e013      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x46>
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	2b04      	cmp	r3, #4
 8006f9a:	d104      	bne.n	8006fa6 <HAL_TIM_IC_Start_IT+0x2e>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	e00b      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x46>
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	2b08      	cmp	r3, #8
 8006faa:	d104      	bne.n	8006fb6 <HAL_TIM_IC_Start_IT+0x3e>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	e003      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x46>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d104      	bne.n	8006fd0 <HAL_TIM_IC_Start_IT+0x58>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	e013      	b.n	8006ff8 <HAL_TIM_IC_Start_IT+0x80>
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	2b04      	cmp	r3, #4
 8006fd4:	d104      	bne.n	8006fe0 <HAL_TIM_IC_Start_IT+0x68>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	e00b      	b.n	8006ff8 <HAL_TIM_IC_Start_IT+0x80>
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	2b08      	cmp	r3, #8
 8006fe4:	d104      	bne.n	8006ff0 <HAL_TIM_IC_Start_IT+0x78>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	e003      	b.n	8006ff8 <HAL_TIM_IC_Start_IT+0x80>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ffa:	7bbb      	ldrb	r3, [r7, #14]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d102      	bne.n	8007006 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007000:	7b7b      	ldrb	r3, [r7, #13]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d001      	beq.n	800700a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e0b8      	b.n	800717c <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d104      	bne.n	800701a <HAL_TIM_IC_Start_IT+0xa2>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007018:	e013      	b.n	8007042 <HAL_TIM_IC_Start_IT+0xca>
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	2b04      	cmp	r3, #4
 800701e:	d104      	bne.n	800702a <HAL_TIM_IC_Start_IT+0xb2>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2202      	movs	r2, #2
 8007024:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007028:	e00b      	b.n	8007042 <HAL_TIM_IC_Start_IT+0xca>
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b08      	cmp	r3, #8
 800702e:	d104      	bne.n	800703a <HAL_TIM_IC_Start_IT+0xc2>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2202      	movs	r2, #2
 8007034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007038:	e003      	b.n	8007042 <HAL_TIM_IC_Start_IT+0xca>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2202      	movs	r2, #2
 800703e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d104      	bne.n	8007052 <HAL_TIM_IC_Start_IT+0xda>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007050:	e013      	b.n	800707a <HAL_TIM_IC_Start_IT+0x102>
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	2b04      	cmp	r3, #4
 8007056:	d104      	bne.n	8007062 <HAL_TIM_IC_Start_IT+0xea>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007060:	e00b      	b.n	800707a <HAL_TIM_IC_Start_IT+0x102>
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	2b08      	cmp	r3, #8
 8007066:	d104      	bne.n	8007072 <HAL_TIM_IC_Start_IT+0xfa>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2202      	movs	r2, #2
 800706c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007070:	e003      	b.n	800707a <HAL_TIM_IC_Start_IT+0x102>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2202      	movs	r2, #2
 8007076:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	2b0c      	cmp	r3, #12
 800707e:	d841      	bhi.n	8007104 <HAL_TIM_IC_Start_IT+0x18c>
 8007080:	a201      	add	r2, pc, #4	@ (adr r2, 8007088 <HAL_TIM_IC_Start_IT+0x110>)
 8007082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007086:	bf00      	nop
 8007088:	080070bd 	.word	0x080070bd
 800708c:	08007105 	.word	0x08007105
 8007090:	08007105 	.word	0x08007105
 8007094:	08007105 	.word	0x08007105
 8007098:	080070cf 	.word	0x080070cf
 800709c:	08007105 	.word	0x08007105
 80070a0:	08007105 	.word	0x08007105
 80070a4:	08007105 	.word	0x08007105
 80070a8:	080070e1 	.word	0x080070e1
 80070ac:	08007105 	.word	0x08007105
 80070b0:	08007105 	.word	0x08007105
 80070b4:	08007105 	.word	0x08007105
 80070b8:	080070f3 	.word	0x080070f3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68da      	ldr	r2, [r3, #12]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f042 0202 	orr.w	r2, r2, #2
 80070ca:	60da      	str	r2, [r3, #12]
      break;
 80070cc:	e01d      	b.n	800710a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	68da      	ldr	r2, [r3, #12]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f042 0204 	orr.w	r2, r2, #4
 80070dc:	60da      	str	r2, [r3, #12]
      break;
 80070de:	e014      	b.n	800710a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68da      	ldr	r2, [r3, #12]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0208 	orr.w	r2, r2, #8
 80070ee:	60da      	str	r2, [r3, #12]
      break;
 80070f0:	e00b      	b.n	800710a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68da      	ldr	r2, [r3, #12]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f042 0210 	orr.w	r2, r2, #16
 8007100:	60da      	str	r2, [r3, #12]
      break;
 8007102:	e002      	b.n	800710a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	73fb      	strb	r3, [r7, #15]
      break;
 8007108:	bf00      	nop
  }

  if (status == HAL_OK)
 800710a:	7bfb      	ldrb	r3, [r7, #15]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d134      	bne.n	800717a <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2201      	movs	r2, #1
 8007116:	6839      	ldr	r1, [r7, #0]
 8007118:	4618      	mov	r0, r3
 800711a:	f000 fdea 	bl	8007cf2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a18      	ldr	r2, [pc, #96]	@ (8007184 <HAL_TIM_IC_Start_IT+0x20c>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d00e      	beq.n	8007146 <HAL_TIM_IC_Start_IT+0x1ce>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007130:	d009      	beq.n	8007146 <HAL_TIM_IC_Start_IT+0x1ce>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a14      	ldr	r2, [pc, #80]	@ (8007188 <HAL_TIM_IC_Start_IT+0x210>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d004      	beq.n	8007146 <HAL_TIM_IC_Start_IT+0x1ce>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a12      	ldr	r2, [pc, #72]	@ (800718c <HAL_TIM_IC_Start_IT+0x214>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d111      	bne.n	800716a <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	f003 0307 	and.w	r3, r3, #7
 8007150:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	2b06      	cmp	r3, #6
 8007156:	d010      	beq.n	800717a <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f042 0201 	orr.w	r2, r2, #1
 8007166:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007168:	e007      	b.n	800717a <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f042 0201 	orr.w	r2, r2, #1
 8007178:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800717a:	7bfb      	ldrb	r3, [r7, #15]
}
 800717c:	4618      	mov	r0, r3
 800717e:	3710      	adds	r7, #16
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	40012c00 	.word	0x40012c00
 8007188:	40000400 	.word	0x40000400
 800718c:	40000800 	.word	0x40000800

08007190 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	f003 0302 	and.w	r3, r3, #2
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d020      	beq.n	80071f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f003 0302 	and.w	r3, r3, #2
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d01b      	beq.n	80071f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f06f 0202 	mvn.w	r2, #2
 80071c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2201      	movs	r2, #1
 80071ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	f003 0303 	and.w	r3, r3, #3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d003      	beq.n	80071e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7fa fa9e 	bl	800171c <HAL_TIM_IC_CaptureCallback>
 80071e0:	e005      	b.n	80071ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 fa66 	bl	80076b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 fa6c 	bl	80076c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	f003 0304 	and.w	r3, r3, #4
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d020      	beq.n	8007240 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f003 0304 	and.w	r3, r3, #4
 8007204:	2b00      	cmp	r3, #0
 8007206:	d01b      	beq.n	8007240 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f06f 0204 	mvn.w	r2, #4
 8007210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2202      	movs	r2, #2
 8007216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	699b      	ldr	r3, [r3, #24]
 800721e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007222:	2b00      	cmp	r3, #0
 8007224:	d003      	beq.n	800722e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f7fa fa78 	bl	800171c <HAL_TIM_IC_CaptureCallback>
 800722c:	e005      	b.n	800723a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f000 fa40 	bl	80076b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 fa46 	bl	80076c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	f003 0308 	and.w	r3, r3, #8
 8007246:	2b00      	cmp	r3, #0
 8007248:	d020      	beq.n	800728c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f003 0308 	and.w	r3, r3, #8
 8007250:	2b00      	cmp	r3, #0
 8007252:	d01b      	beq.n	800728c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f06f 0208 	mvn.w	r2, #8
 800725c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2204      	movs	r2, #4
 8007262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	69db      	ldr	r3, [r3, #28]
 800726a:	f003 0303 	and.w	r3, r3, #3
 800726e:	2b00      	cmp	r3, #0
 8007270:	d003      	beq.n	800727a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7fa fa52 	bl	800171c <HAL_TIM_IC_CaptureCallback>
 8007278:	e005      	b.n	8007286 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 fa1a 	bl	80076b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fa20 	bl	80076c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	f003 0310 	and.w	r3, r3, #16
 8007292:	2b00      	cmp	r3, #0
 8007294:	d020      	beq.n	80072d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f003 0310 	and.w	r3, r3, #16
 800729c:	2b00      	cmp	r3, #0
 800729e:	d01b      	beq.n	80072d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f06f 0210 	mvn.w	r2, #16
 80072a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2208      	movs	r2, #8
 80072ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	69db      	ldr	r3, [r3, #28]
 80072b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d003      	beq.n	80072c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f7fa fa2c 	bl	800171c <HAL_TIM_IC_CaptureCallback>
 80072c4:	e005      	b.n	80072d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 f9f4 	bl	80076b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 f9fa 	bl	80076c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	f003 0301 	and.w	r3, r3, #1
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d00c      	beq.n	80072fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f003 0301 	and.w	r3, r3, #1
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d007      	beq.n	80072fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f06f 0201 	mvn.w	r2, #1
 80072f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f7fa fcc0 	bl	8001c7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00c      	beq.n	8007320 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800730c:	2b00      	cmp	r3, #0
 800730e:	d007      	beq.n	8007320 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 fd75 	bl	8007e0a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007326:	2b00      	cmp	r3, #0
 8007328:	d00c      	beq.n	8007344 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007330:	2b00      	cmp	r3, #0
 8007332:	d007      	beq.n	8007344 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800733c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f9ca 	bl	80076d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	f003 0320 	and.w	r3, r3, #32
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00c      	beq.n	8007368 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f003 0320 	and.w	r3, r3, #32
 8007354:	2b00      	cmp	r3, #0
 8007356:	d007      	beq.n	8007368 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f06f 0220 	mvn.w	r2, #32
 8007360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 fd48 	bl	8007df8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007368:	bf00      	nop
 800736a:	3710      	adds	r7, #16
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b086      	sub	sp, #24
 8007374:	af00      	add	r7, sp, #0
 8007376:	60f8      	str	r0, [r7, #12]
 8007378:	60b9      	str	r1, [r7, #8]
 800737a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800737c:	2300      	movs	r3, #0
 800737e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007386:	2b01      	cmp	r3, #1
 8007388:	d101      	bne.n	800738e <HAL_TIM_IC_ConfigChannel+0x1e>
 800738a:	2302      	movs	r3, #2
 800738c:	e088      	b.n	80074a0 <HAL_TIM_IC_ConfigChannel+0x130>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2201      	movs	r2, #1
 8007392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d11b      	bne.n	80073d4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80073ac:	f000 fb94 	bl	8007ad8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	699a      	ldr	r2, [r3, #24]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f022 020c 	bic.w	r2, r2, #12
 80073be:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	6999      	ldr	r1, [r3, #24]
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	689a      	ldr	r2, [r3, #8]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	430a      	orrs	r2, r1
 80073d0:	619a      	str	r2, [r3, #24]
 80073d2:	e060      	b.n	8007496 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2b04      	cmp	r3, #4
 80073d8:	d11c      	bne.n	8007414 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80073ea:	f000 fbcf 	bl	8007b8c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	699a      	ldr	r2, [r3, #24]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80073fc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6999      	ldr	r1, [r3, #24]
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	021a      	lsls	r2, r3, #8
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	619a      	str	r2, [r3, #24]
 8007412:	e040      	b.n	8007496 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2b08      	cmp	r3, #8
 8007418:	d11b      	bne.n	8007452 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800742a:	f000 fbeb 	bl	8007c04 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69da      	ldr	r2, [r3, #28]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f022 020c 	bic.w	r2, r2, #12
 800743c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	69d9      	ldr	r1, [r3, #28]
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	689a      	ldr	r2, [r3, #8]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	430a      	orrs	r2, r1
 800744e:	61da      	str	r2, [r3, #28]
 8007450:	e021      	b.n	8007496 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2b0c      	cmp	r3, #12
 8007456:	d11c      	bne.n	8007492 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007468:	f000 fc07 	bl	8007c7a <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	69da      	ldr	r2, [r3, #28]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800747a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	69d9      	ldr	r1, [r3, #28]
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	021a      	lsls	r2, r3, #8
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	430a      	orrs	r2, r1
 800748e:	61da      	str	r2, [r3, #28]
 8007490:	e001      	b.n	8007496 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2200      	movs	r2, #0
 800749a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800749e:	7dfb      	ldrb	r3, [r7, #23]
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3718      	adds	r7, #24
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b086      	sub	sp, #24
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	60b9      	str	r1, [r7, #8]
 80074b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074b4:	2300      	movs	r3, #0
 80074b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d101      	bne.n	80074c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80074c2:	2302      	movs	r3, #2
 80074c4:	e0ae      	b.n	8007624 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2b0c      	cmp	r3, #12
 80074d2:	f200 809f 	bhi.w	8007614 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80074d6:	a201      	add	r2, pc, #4	@ (adr r2, 80074dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80074d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074dc:	08007511 	.word	0x08007511
 80074e0:	08007615 	.word	0x08007615
 80074e4:	08007615 	.word	0x08007615
 80074e8:	08007615 	.word	0x08007615
 80074ec:	08007551 	.word	0x08007551
 80074f0:	08007615 	.word	0x08007615
 80074f4:	08007615 	.word	0x08007615
 80074f8:	08007615 	.word	0x08007615
 80074fc:	08007593 	.word	0x08007593
 8007500:	08007615 	.word	0x08007615
 8007504:	08007615 	.word	0x08007615
 8007508:	08007615 	.word	0x08007615
 800750c:	080075d3 	.word	0x080075d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68b9      	ldr	r1, [r7, #8]
 8007516:	4618      	mov	r0, r3
 8007518:	f000 f956 	bl	80077c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	699a      	ldr	r2, [r3, #24]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f042 0208 	orr.w	r2, r2, #8
 800752a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	699a      	ldr	r2, [r3, #24]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f022 0204 	bic.w	r2, r2, #4
 800753a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	6999      	ldr	r1, [r3, #24]
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	691a      	ldr	r2, [r3, #16]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	619a      	str	r2, [r3, #24]
      break;
 800754e:	e064      	b.n	800761a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68b9      	ldr	r1, [r7, #8]
 8007556:	4618      	mov	r0, r3
 8007558:	f000 f99c 	bl	8007894 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	699a      	ldr	r2, [r3, #24]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800756a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	699a      	ldr	r2, [r3, #24]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800757a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	6999      	ldr	r1, [r3, #24]
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	021a      	lsls	r2, r3, #8
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	430a      	orrs	r2, r1
 800758e:	619a      	str	r2, [r3, #24]
      break;
 8007590:	e043      	b.n	800761a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68b9      	ldr	r1, [r7, #8]
 8007598:	4618      	mov	r0, r3
 800759a:	f000 f9e5 	bl	8007968 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69da      	ldr	r2, [r3, #28]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f042 0208 	orr.w	r2, r2, #8
 80075ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	69da      	ldr	r2, [r3, #28]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f022 0204 	bic.w	r2, r2, #4
 80075bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	69d9      	ldr	r1, [r3, #28]
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	691a      	ldr	r2, [r3, #16]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	430a      	orrs	r2, r1
 80075ce:	61da      	str	r2, [r3, #28]
      break;
 80075d0:	e023      	b.n	800761a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	68b9      	ldr	r1, [r7, #8]
 80075d8:	4618      	mov	r0, r3
 80075da:	f000 fa2f 	bl	8007a3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	69da      	ldr	r2, [r3, #28]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	69da      	ldr	r2, [r3, #28]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	69d9      	ldr	r1, [r3, #28]
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	691b      	ldr	r3, [r3, #16]
 8007608:	021a      	lsls	r2, r3, #8
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	430a      	orrs	r2, r1
 8007610:	61da      	str	r2, [r3, #28]
      break;
 8007612:	e002      	b.n	800761a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	75fb      	strb	r3, [r7, #23]
      break;
 8007618:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007622:	7dfb      	ldrb	r3, [r7, #23]
}
 8007624:	4618      	mov	r0, r3
 8007626:	3718      	adds	r7, #24
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007636:	2300      	movs	r3, #0
 8007638:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b0c      	cmp	r3, #12
 800763e:	d831      	bhi.n	80076a4 <HAL_TIM_ReadCapturedValue+0x78>
 8007640:	a201      	add	r2, pc, #4	@ (adr r2, 8007648 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007646:	bf00      	nop
 8007648:	0800767d 	.word	0x0800767d
 800764c:	080076a5 	.word	0x080076a5
 8007650:	080076a5 	.word	0x080076a5
 8007654:	080076a5 	.word	0x080076a5
 8007658:	08007687 	.word	0x08007687
 800765c:	080076a5 	.word	0x080076a5
 8007660:	080076a5 	.word	0x080076a5
 8007664:	080076a5 	.word	0x080076a5
 8007668:	08007691 	.word	0x08007691
 800766c:	080076a5 	.word	0x080076a5
 8007670:	080076a5 	.word	0x080076a5
 8007674:	080076a5 	.word	0x080076a5
 8007678:	0800769b 	.word	0x0800769b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007682:	60fb      	str	r3, [r7, #12]

      break;
 8007684:	e00f      	b.n	80076a6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800768c:	60fb      	str	r3, [r7, #12]

      break;
 800768e:	e00a      	b.n	80076a6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007696:	60fb      	str	r3, [r7, #12]

      break;
 8007698:	e005      	b.n	80076a6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a0:	60fb      	str	r3, [r7, #12]

      break;
 80076a2:	e000      	b.n	80076a6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80076a4:	bf00      	nop
  }

  return tmpreg;
 80076a6:	68fb      	ldr	r3, [r7, #12]
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3714      	adds	r7, #20
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bc80      	pop	{r7}
 80076b0:	4770      	bx	lr
 80076b2:	bf00      	nop

080076b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076bc:	bf00      	nop
 80076be:	370c      	adds	r7, #12
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bc80      	pop	{r7}
 80076c4:	4770      	bx	lr

080076c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b083      	sub	sp, #12
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076ce:	bf00      	nop
 80076d0:	370c      	adds	r7, #12
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bc80      	pop	{r7}
 80076d6:	4770      	bx	lr

080076d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076e0:	bf00      	nop
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bc80      	pop	{r7}
 80076e8:	4770      	bx	lr
	...

080076ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a2f      	ldr	r2, [pc, #188]	@ (80077bc <TIM_Base_SetConfig+0xd0>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d00b      	beq.n	800771c <TIM_Base_SetConfig+0x30>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800770a:	d007      	beq.n	800771c <TIM_Base_SetConfig+0x30>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a2c      	ldr	r2, [pc, #176]	@ (80077c0 <TIM_Base_SetConfig+0xd4>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d003      	beq.n	800771c <TIM_Base_SetConfig+0x30>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a2b      	ldr	r2, [pc, #172]	@ (80077c4 <TIM_Base_SetConfig+0xd8>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d108      	bne.n	800772e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007722:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	68fa      	ldr	r2, [r7, #12]
 800772a:	4313      	orrs	r3, r2
 800772c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a22      	ldr	r2, [pc, #136]	@ (80077bc <TIM_Base_SetConfig+0xd0>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d00b      	beq.n	800774e <TIM_Base_SetConfig+0x62>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800773c:	d007      	beq.n	800774e <TIM_Base_SetConfig+0x62>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a1f      	ldr	r2, [pc, #124]	@ (80077c0 <TIM_Base_SetConfig+0xd4>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d003      	beq.n	800774e <TIM_Base_SetConfig+0x62>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a1e      	ldr	r2, [pc, #120]	@ (80077c4 <TIM_Base_SetConfig+0xd8>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d108      	bne.n	8007760 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007754:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	4313      	orrs	r3, r2
 800775e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	695b      	ldr	r3, [r3, #20]
 800776a:	4313      	orrs	r3, r2
 800776c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	689a      	ldr	r2, [r3, #8]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	4a0d      	ldr	r2, [pc, #52]	@ (80077bc <TIM_Base_SetConfig+0xd0>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d103      	bne.n	8007794 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	691a      	ldr	r2, [r3, #16]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2201      	movs	r2, #1
 8007798:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	f003 0301 	and.w	r3, r3, #1
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d005      	beq.n	80077b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	691b      	ldr	r3, [r3, #16]
 80077aa:	f023 0201 	bic.w	r2, r3, #1
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	611a      	str	r2, [r3, #16]
  }
}
 80077b2:	bf00      	nop
 80077b4:	3714      	adds	r7, #20
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bc80      	pop	{r7}
 80077ba:	4770      	bx	lr
 80077bc:	40012c00 	.word	0x40012c00
 80077c0:	40000400 	.word	0x40000400
 80077c4:	40000800 	.word	0x40000800

080077c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6a1b      	ldr	r3, [r3, #32]
 80077d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6a1b      	ldr	r3, [r3, #32]
 80077dc:	f023 0201 	bic.w	r2, r3, #1
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f023 0303 	bic.w	r3, r3, #3
 80077fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	68fa      	ldr	r2, [r7, #12]
 8007806:	4313      	orrs	r3, r2
 8007808:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f023 0302 	bic.w	r3, r3, #2
 8007810:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	4313      	orrs	r3, r2
 800781a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	4a1c      	ldr	r2, [pc, #112]	@ (8007890 <TIM_OC1_SetConfig+0xc8>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d10c      	bne.n	800783e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f023 0308 	bic.w	r3, r3, #8
 800782a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	4313      	orrs	r3, r2
 8007834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f023 0304 	bic.w	r3, r3, #4
 800783c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a13      	ldr	r2, [pc, #76]	@ (8007890 <TIM_OC1_SetConfig+0xc8>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d111      	bne.n	800786a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800784c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007854:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	693a      	ldr	r2, [r7, #16]
 800785c:	4313      	orrs	r3, r2
 800785e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	699b      	ldr	r3, [r3, #24]
 8007864:	693a      	ldr	r2, [r7, #16]
 8007866:	4313      	orrs	r3, r2
 8007868:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	68fa      	ldr	r2, [r7, #12]
 8007874:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	685a      	ldr	r2, [r3, #4]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	697a      	ldr	r2, [r7, #20]
 8007882:	621a      	str	r2, [r3, #32]
}
 8007884:	bf00      	nop
 8007886:	371c      	adds	r7, #28
 8007888:	46bd      	mov	sp, r7
 800788a:	bc80      	pop	{r7}
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	40012c00 	.word	0x40012c00

08007894 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007894:	b480      	push	{r7}
 8007896:	b087      	sub	sp, #28
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a1b      	ldr	r3, [r3, #32]
 80078a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a1b      	ldr	r3, [r3, #32]
 80078a8:	f023 0210 	bic.w	r2, r3, #16
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	699b      	ldr	r3, [r3, #24]
 80078ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	021b      	lsls	r3, r3, #8
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	f023 0320 	bic.w	r3, r3, #32
 80078de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	011b      	lsls	r3, r3, #4
 80078e6:	697a      	ldr	r2, [r7, #20]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a1d      	ldr	r2, [pc, #116]	@ (8007964 <TIM_OC2_SetConfig+0xd0>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d10d      	bne.n	8007910 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	011b      	lsls	r3, r3, #4
 8007902:	697a      	ldr	r2, [r7, #20]
 8007904:	4313      	orrs	r3, r2
 8007906:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800790e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	4a14      	ldr	r2, [pc, #80]	@ (8007964 <TIM_OC2_SetConfig+0xd0>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d113      	bne.n	8007940 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800791e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007926:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	695b      	ldr	r3, [r3, #20]
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	693a      	ldr	r2, [r7, #16]
 8007930:	4313      	orrs	r3, r2
 8007932:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	699b      	ldr	r3, [r3, #24]
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	693a      	ldr	r2, [r7, #16]
 800793c:	4313      	orrs	r3, r2
 800793e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	693a      	ldr	r2, [r7, #16]
 8007944:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	685a      	ldr	r2, [r3, #4]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	621a      	str	r2, [r3, #32]
}
 800795a:	bf00      	nop
 800795c:	371c      	adds	r7, #28
 800795e:	46bd      	mov	sp, r7
 8007960:	bc80      	pop	{r7}
 8007962:	4770      	bx	lr
 8007964:	40012c00 	.word	0x40012c00

08007968 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007968:	b480      	push	{r7}
 800796a:	b087      	sub	sp, #28
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a1b      	ldr	r3, [r3, #32]
 8007976:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	69db      	ldr	r3, [r3, #28]
 800798e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f023 0303 	bic.w	r3, r3, #3
 800799e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	68fa      	ldr	r2, [r7, #12]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80079b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	021b      	lsls	r3, r3, #8
 80079b8:	697a      	ldr	r2, [r7, #20]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a38 <TIM_OC3_SetConfig+0xd0>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d10d      	bne.n	80079e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	68db      	ldr	r3, [r3, #12]
 80079d2:	021b      	lsls	r3, r3, #8
 80079d4:	697a      	ldr	r2, [r7, #20]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4a14      	ldr	r2, [pc, #80]	@ (8007a38 <TIM_OC3_SetConfig+0xd0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d113      	bne.n	8007a12 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80079f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	695b      	ldr	r3, [r3, #20]
 80079fe:	011b      	lsls	r3, r3, #4
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	011b      	lsls	r3, r3, #4
 8007a0c:	693a      	ldr	r2, [r7, #16]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	693a      	ldr	r2, [r7, #16]
 8007a16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	685a      	ldr	r2, [r3, #4]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	697a      	ldr	r2, [r7, #20]
 8007a2a:	621a      	str	r2, [r3, #32]
}
 8007a2c:	bf00      	nop
 8007a2e:	371c      	adds	r7, #28
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bc80      	pop	{r7}
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	40012c00 	.word	0x40012c00

08007a3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a1b      	ldr	r3, [r3, #32]
 8007a50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	69db      	ldr	r3, [r3, #28]
 8007a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	021b      	lsls	r3, r3, #8
 8007a7a:	68fa      	ldr	r2, [r7, #12]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	031b      	lsls	r3, r3, #12
 8007a8e:	693a      	ldr	r2, [r7, #16]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a0f      	ldr	r2, [pc, #60]	@ (8007ad4 <TIM_OC4_SetConfig+0x98>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d109      	bne.n	8007ab0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007aa2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	695b      	ldr	r3, [r3, #20]
 8007aa8:	019b      	lsls	r3, r3, #6
 8007aaa:	697a      	ldr	r2, [r7, #20]
 8007aac:	4313      	orrs	r3, r2
 8007aae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	697a      	ldr	r2, [r7, #20]
 8007ab4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	685a      	ldr	r2, [r3, #4]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	693a      	ldr	r2, [r7, #16]
 8007ac8:	621a      	str	r2, [r3, #32]
}
 8007aca:	bf00      	nop
 8007acc:	371c      	adds	r7, #28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bc80      	pop	{r7}
 8007ad2:	4770      	bx	lr
 8007ad4:	40012c00 	.word	0x40012c00

08007ad8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b087      	sub	sp, #28
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	60b9      	str	r1, [r7, #8]
 8007ae2:	607a      	str	r2, [r7, #4]
 8007ae4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6a1b      	ldr	r3, [r3, #32]
 8007af0:	f023 0201 	bic.w	r2, r3, #1
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	699b      	ldr	r3, [r3, #24]
 8007afc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	4a1f      	ldr	r2, [pc, #124]	@ (8007b80 <TIM_TI1_SetConfig+0xa8>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d00b      	beq.n	8007b1e <TIM_TI1_SetConfig+0x46>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b0c:	d007      	beq.n	8007b1e <TIM_TI1_SetConfig+0x46>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	4a1c      	ldr	r2, [pc, #112]	@ (8007b84 <TIM_TI1_SetConfig+0xac>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d003      	beq.n	8007b1e <TIM_TI1_SetConfig+0x46>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	4a1b      	ldr	r2, [pc, #108]	@ (8007b88 <TIM_TI1_SetConfig+0xb0>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d101      	bne.n	8007b22 <TIM_TI1_SetConfig+0x4a>
 8007b1e:	2301      	movs	r3, #1
 8007b20:	e000      	b.n	8007b24 <TIM_TI1_SetConfig+0x4c>
 8007b22:	2300      	movs	r3, #0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d008      	beq.n	8007b3a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	f023 0303 	bic.w	r3, r3, #3
 8007b2e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007b30:	697a      	ldr	r2, [r7, #20]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	617b      	str	r3, [r7, #20]
 8007b38:	e003      	b.n	8007b42 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f043 0301 	orr.w	r3, r3, #1
 8007b40:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	011b      	lsls	r3, r3, #4
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	697a      	ldr	r2, [r7, #20]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	f023 030a 	bic.w	r3, r3, #10
 8007b5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	f003 030a 	and.w	r3, r3, #10
 8007b64:	693a      	ldr	r2, [r7, #16]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	697a      	ldr	r2, [r7, #20]
 8007b6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	693a      	ldr	r2, [r7, #16]
 8007b74:	621a      	str	r2, [r3, #32]
}
 8007b76:	bf00      	nop
 8007b78:	371c      	adds	r7, #28
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bc80      	pop	{r7}
 8007b7e:	4770      	bx	lr
 8007b80:	40012c00 	.word	0x40012c00
 8007b84:	40000400 	.word	0x40000400
 8007b88:	40000800 	.word	0x40000800

08007b8c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b087      	sub	sp, #28
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	607a      	str	r2, [r7, #4]
 8007b98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	6a1b      	ldr	r3, [r3, #32]
 8007b9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	6a1b      	ldr	r3, [r3, #32]
 8007ba4:	f023 0210 	bic.w	r2, r3, #16
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	699b      	ldr	r3, [r3, #24]
 8007bb0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	021b      	lsls	r3, r3, #8
 8007bbe:	693a      	ldr	r2, [r7, #16]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	031b      	lsls	r3, r3, #12
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	693a      	ldr	r2, [r7, #16]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bde:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	011b      	lsls	r3, r3, #4
 8007be4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007be8:	697a      	ldr	r2, [r7, #20]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	693a      	ldr	r2, [r7, #16]
 8007bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	697a      	ldr	r2, [r7, #20]
 8007bf8:	621a      	str	r2, [r3, #32]
}
 8007bfa:	bf00      	nop
 8007bfc:	371c      	adds	r7, #28
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bc80      	pop	{r7}
 8007c02:	4770      	bx	lr

08007c04 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b087      	sub	sp, #28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	607a      	str	r2, [r7, #4]
 8007c10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6a1b      	ldr	r3, [r3, #32]
 8007c16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6a1b      	ldr	r3, [r3, #32]
 8007c1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	69db      	ldr	r3, [r3, #28]
 8007c28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	f023 0303 	bic.w	r3, r3, #3
 8007c30:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007c32:	693a      	ldr	r2, [r7, #16]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	011b      	lsls	r3, r3, #4
 8007c46:	b2db      	uxtb	r3, r3
 8007c48:	693a      	ldr	r2, [r7, #16]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c54:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	021b      	lsls	r3, r3, #8
 8007c5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c5e:	697a      	ldr	r2, [r7, #20]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	697a      	ldr	r2, [r7, #20]
 8007c6e:	621a      	str	r2, [r3, #32]
}
 8007c70:	bf00      	nop
 8007c72:	371c      	adds	r7, #28
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bc80      	pop	{r7}
 8007c78:	4770      	bx	lr

08007c7a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c7a:	b480      	push	{r7}
 8007c7c:	b087      	sub	sp, #28
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	60f8      	str	r0, [r7, #12]
 8007c82:	60b9      	str	r1, [r7, #8]
 8007c84:	607a      	str	r2, [r7, #4]
 8007c86:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6a1b      	ldr	r3, [r3, #32]
 8007c8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6a1b      	ldr	r3, [r3, #32]
 8007c92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	69db      	ldr	r3, [r3, #28]
 8007c9e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ca6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	021b      	lsls	r3, r3, #8
 8007cac:	693a      	ldr	r2, [r7, #16]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007cb8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	031b      	lsls	r3, r3, #12
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	693a      	ldr	r2, [r7, #16]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ccc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	031b      	lsls	r3, r3, #12
 8007cd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	693a      	ldr	r2, [r7, #16]
 8007ce0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	697a      	ldr	r2, [r7, #20]
 8007ce6:	621a      	str	r2, [r3, #32]
}
 8007ce8:	bf00      	nop
 8007cea:	371c      	adds	r7, #28
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bc80      	pop	{r7}
 8007cf0:	4770      	bx	lr

08007cf2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007cf2:	b480      	push	{r7}
 8007cf4:	b087      	sub	sp, #28
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	60f8      	str	r0, [r7, #12]
 8007cfa:	60b9      	str	r1, [r7, #8]
 8007cfc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	f003 031f 	and.w	r3, r3, #31
 8007d04:	2201      	movs	r2, #1
 8007d06:	fa02 f303 	lsl.w	r3, r2, r3
 8007d0a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6a1a      	ldr	r2, [r3, #32]
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	43db      	mvns	r3, r3
 8007d14:	401a      	ands	r2, r3
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6a1a      	ldr	r2, [r3, #32]
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	f003 031f 	and.w	r3, r3, #31
 8007d24:	6879      	ldr	r1, [r7, #4]
 8007d26:	fa01 f303 	lsl.w	r3, r1, r3
 8007d2a:	431a      	orrs	r2, r3
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	621a      	str	r2, [r3, #32]
}
 8007d30:	bf00      	nop
 8007d32:	371c      	adds	r7, #28
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bc80      	pop	{r7}
 8007d38:	4770      	bx	lr
	...

08007d3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b085      	sub	sp, #20
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d101      	bne.n	8007d54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d50:	2302      	movs	r3, #2
 8007d52:	e046      	b.n	8007de2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2202      	movs	r2, #2
 8007d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	68fa      	ldr	r2, [r7, #12]
 8007d82:	4313      	orrs	r3, r2
 8007d84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a16      	ldr	r2, [pc, #88]	@ (8007dec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d00e      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007da0:	d009      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a12      	ldr	r2, [pc, #72]	@ (8007df0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d004      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a10      	ldr	r2, [pc, #64]	@ (8007df4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d10c      	bne.n	8007dd0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	68ba      	ldr	r2, [r7, #8]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3714      	adds	r7, #20
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bc80      	pop	{r7}
 8007dea:	4770      	bx	lr
 8007dec:	40012c00 	.word	0x40012c00
 8007df0:	40000400 	.word	0x40000400
 8007df4:	40000800 	.word	0x40000800

08007df8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b083      	sub	sp, #12
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e00:	bf00      	nop
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bc80      	pop	{r7}
 8007e08:	4770      	bx	lr

08007e0a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e0a:	b480      	push	{r7}
 8007e0c:	b083      	sub	sp, #12
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e12:	bf00      	nop
 8007e14:	370c      	adds	r7, #12
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bc80      	pop	{r7}
 8007e1a:	4770      	bx	lr

08007e1c <__NVIC_SetPriority>:
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b083      	sub	sp, #12
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	4603      	mov	r3, r0
 8007e24:	6039      	str	r1, [r7, #0]
 8007e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	db0a      	blt.n	8007e46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	b2da      	uxtb	r2, r3
 8007e34:	490c      	ldr	r1, [pc, #48]	@ (8007e68 <__NVIC_SetPriority+0x4c>)
 8007e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e3a:	0112      	lsls	r2, r2, #4
 8007e3c:	b2d2      	uxtb	r2, r2
 8007e3e:	440b      	add	r3, r1
 8007e40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007e44:	e00a      	b.n	8007e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	4908      	ldr	r1, [pc, #32]	@ (8007e6c <__NVIC_SetPriority+0x50>)
 8007e4c:	79fb      	ldrb	r3, [r7, #7]
 8007e4e:	f003 030f 	and.w	r3, r3, #15
 8007e52:	3b04      	subs	r3, #4
 8007e54:	0112      	lsls	r2, r2, #4
 8007e56:	b2d2      	uxtb	r2, r2
 8007e58:	440b      	add	r3, r1
 8007e5a:	761a      	strb	r2, [r3, #24]
}
 8007e5c:	bf00      	nop
 8007e5e:	370c      	adds	r7, #12
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bc80      	pop	{r7}
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	e000e100 	.word	0xe000e100
 8007e6c:	e000ed00 	.word	0xe000ed00

08007e70 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007e70:	b580      	push	{r7, lr}
 8007e72:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007e74:	4b05      	ldr	r3, [pc, #20]	@ (8007e8c <SysTick_Handler+0x1c>)
 8007e76:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007e78:	f002 f870 	bl	8009f5c <xTaskGetSchedulerState>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d001      	beq.n	8007e86 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007e82:	f002 ff11 	bl	800aca8 <xPortSysTickHandler>
  }
}
 8007e86:	bf00      	nop
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	e000e010 	.word	0xe000e010

08007e90 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007e90:	b580      	push	{r7, lr}
 8007e92:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007e94:	2100      	movs	r1, #0
 8007e96:	f06f 0004 	mvn.w	r0, #4
 8007e9a:	f7ff ffbf 	bl	8007e1c <__NVIC_SetPriority>
#endif
}
 8007e9e:	bf00      	nop
 8007ea0:	bd80      	pop	{r7, pc}
	...

08007ea4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007eaa:	f3ef 8305 	mrs	r3, IPSR
 8007eae:	603b      	str	r3, [r7, #0]
  return(result);
 8007eb0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d003      	beq.n	8007ebe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007eb6:	f06f 0305 	mvn.w	r3, #5
 8007eba:	607b      	str	r3, [r7, #4]
 8007ebc:	e00c      	b.n	8007ed8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007ebe:	4b09      	ldr	r3, [pc, #36]	@ (8007ee4 <osKernelInitialize+0x40>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d105      	bne.n	8007ed2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007ec6:	4b07      	ldr	r3, [pc, #28]	@ (8007ee4 <osKernelInitialize+0x40>)
 8007ec8:	2201      	movs	r2, #1
 8007eca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	607b      	str	r3, [r7, #4]
 8007ed0:	e002      	b.n	8007ed8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ed6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007ed8:	687b      	ldr	r3, [r7, #4]
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	370c      	adds	r7, #12
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bc80      	pop	{r7}
 8007ee2:	4770      	bx	lr
 8007ee4:	20000350 	.word	0x20000350

08007ee8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007eee:	f3ef 8305 	mrs	r3, IPSR
 8007ef2:	603b      	str	r3, [r7, #0]
  return(result);
 8007ef4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d003      	beq.n	8007f02 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007efa:	f06f 0305 	mvn.w	r3, #5
 8007efe:	607b      	str	r3, [r7, #4]
 8007f00:	e010      	b.n	8007f24 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007f02:	4b0b      	ldr	r3, [pc, #44]	@ (8007f30 <osKernelStart+0x48>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d109      	bne.n	8007f1e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007f0a:	f7ff ffc1 	bl	8007e90 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007f0e:	4b08      	ldr	r3, [pc, #32]	@ (8007f30 <osKernelStart+0x48>)
 8007f10:	2202      	movs	r2, #2
 8007f12:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007f14:	f001 fbb4 	bl	8009680 <vTaskStartScheduler>
      stat = osOK;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	607b      	str	r3, [r7, #4]
 8007f1c:	e002      	b.n	8007f24 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8007f22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007f24:	687b      	ldr	r3, [r7, #4]
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3708      	adds	r7, #8
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	20000350 	.word	0x20000350

08007f34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b08e      	sub	sp, #56	@ 0x38
 8007f38:	af04      	add	r7, sp, #16
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007f40:	2300      	movs	r3, #0
 8007f42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f44:	f3ef 8305 	mrs	r3, IPSR
 8007f48:	617b      	str	r3, [r7, #20]
  return(result);
 8007f4a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d17e      	bne.n	800804e <osThreadNew+0x11a>
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d07b      	beq.n	800804e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007f56:	2380      	movs	r3, #128	@ 0x80
 8007f58:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007f5a:	2318      	movs	r3, #24
 8007f5c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007f62:	f04f 33ff 	mov.w	r3, #4294967295
 8007f66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d045      	beq.n	8007ffa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d002      	beq.n	8007f7c <osThreadNew+0x48>
        name = attr->name;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	699b      	ldr	r3, [r3, #24]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	699b      	ldr	r3, [r3, #24]
 8007f88:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007f8a:	69fb      	ldr	r3, [r7, #28]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d008      	beq.n	8007fa2 <osThreadNew+0x6e>
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	2b38      	cmp	r3, #56	@ 0x38
 8007f94:	d805      	bhi.n	8007fa2 <osThreadNew+0x6e>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	f003 0301 	and.w	r3, r3, #1
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d001      	beq.n	8007fa6 <osThreadNew+0x72>
        return (NULL);
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	e054      	b.n	8008050 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	695b      	ldr	r3, [r3, #20]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d003      	beq.n	8007fb6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	695b      	ldr	r3, [r3, #20]
 8007fb2:	089b      	lsrs	r3, r3, #2
 8007fb4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d00e      	beq.n	8007fdc <osThreadNew+0xa8>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	68db      	ldr	r3, [r3, #12]
 8007fc2:	2ba7      	cmp	r3, #167	@ 0xa7
 8007fc4:	d90a      	bls.n	8007fdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d006      	beq.n	8007fdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	695b      	ldr	r3, [r3, #20]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d002      	beq.n	8007fdc <osThreadNew+0xa8>
        mem = 1;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	61bb      	str	r3, [r7, #24]
 8007fda:	e010      	b.n	8007ffe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d10c      	bne.n	8007ffe <osThreadNew+0xca>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d108      	bne.n	8007ffe <osThreadNew+0xca>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	691b      	ldr	r3, [r3, #16]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d104      	bne.n	8007ffe <osThreadNew+0xca>
          mem = 0;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	61bb      	str	r3, [r7, #24]
 8007ff8:	e001      	b.n	8007ffe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007ffe:	69bb      	ldr	r3, [r7, #24]
 8008000:	2b01      	cmp	r3, #1
 8008002:	d110      	bne.n	8008026 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800800c:	9202      	str	r2, [sp, #8]
 800800e:	9301      	str	r3, [sp, #4]
 8008010:	69fb      	ldr	r3, [r7, #28]
 8008012:	9300      	str	r3, [sp, #0]
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	6a3a      	ldr	r2, [r7, #32]
 8008018:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800801a:	68f8      	ldr	r0, [r7, #12]
 800801c:	f001 f93c 	bl	8009298 <xTaskCreateStatic>
 8008020:	4603      	mov	r3, r0
 8008022:	613b      	str	r3, [r7, #16]
 8008024:	e013      	b.n	800804e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d110      	bne.n	800804e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800802c:	6a3b      	ldr	r3, [r7, #32]
 800802e:	b29a      	uxth	r2, r3
 8008030:	f107 0310 	add.w	r3, r7, #16
 8008034:	9301      	str	r3, [sp, #4]
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	9300      	str	r3, [sp, #0]
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800803e:	68f8      	ldr	r0, [r7, #12]
 8008040:	f001 f98a 	bl	8009358 <xTaskCreate>
 8008044:	4603      	mov	r3, r0
 8008046:	2b01      	cmp	r3, #1
 8008048:	d001      	beq.n	800804e <osThreadNew+0x11a>
            hTask = NULL;
 800804a:	2300      	movs	r3, #0
 800804c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800804e:	693b      	ldr	r3, [r7, #16]
}
 8008050:	4618      	mov	r0, r3
 8008052:	3728      	adds	r7, #40	@ 0x28
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}

08008058 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008060:	f3ef 8305 	mrs	r3, IPSR
 8008064:	60bb      	str	r3, [r7, #8]
  return(result);
 8008066:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008068:	2b00      	cmp	r3, #0
 800806a:	d003      	beq.n	8008074 <osDelay+0x1c>
    stat = osErrorISR;
 800806c:	f06f 0305 	mvn.w	r3, #5
 8008070:	60fb      	str	r3, [r7, #12]
 8008072:	e007      	b.n	8008084 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008074:	2300      	movs	r3, #0
 8008076:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d002      	beq.n	8008084 <osDelay+0x2c>
      vTaskDelay(ticks);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f001 fac8 	bl	8009614 <vTaskDelay>
    }
  }

  return (stat);
 8008084:	68fb      	ldr	r3, [r7, #12]
}
 8008086:	4618      	mov	r0, r3
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}

0800808e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800808e:	b580      	push	{r7, lr}
 8008090:	b088      	sub	sp, #32
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8008096:	2300      	movs	r3, #0
 8008098:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800809a:	f3ef 8305 	mrs	r3, IPSR
 800809e:	60bb      	str	r3, [r7, #8]
  return(result);
 80080a0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d174      	bne.n	8008190 <osMutexNew+0x102>
    if (attr != NULL) {
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d003      	beq.n	80080b4 <osMutexNew+0x26>
      type = attr->attr_bits;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	61bb      	str	r3, [r7, #24]
 80080b2:	e001      	b.n	80080b8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80080b4:	2300      	movs	r3, #0
 80080b6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80080b8:	69bb      	ldr	r3, [r7, #24]
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d002      	beq.n	80080c8 <osMutexNew+0x3a>
      rmtx = 1U;
 80080c2:	2301      	movs	r3, #1
 80080c4:	617b      	str	r3, [r7, #20]
 80080c6:	e001      	b.n	80080cc <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80080c8:	2300      	movs	r3, #0
 80080ca:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80080cc:	69bb      	ldr	r3, [r7, #24]
 80080ce:	f003 0308 	and.w	r3, r3, #8
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d15c      	bne.n	8008190 <osMutexNew+0x102>
      mem = -1;
 80080d6:	f04f 33ff 	mov.w	r3, #4294967295
 80080da:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d015      	beq.n	800810e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d006      	beq.n	80080f8 <osMutexNew+0x6a>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	2b4f      	cmp	r3, #79	@ 0x4f
 80080f0:	d902      	bls.n	80080f8 <osMutexNew+0x6a>
          mem = 1;
 80080f2:	2301      	movs	r3, #1
 80080f4:	613b      	str	r3, [r7, #16]
 80080f6:	e00c      	b.n	8008112 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d108      	bne.n	8008112 <osMutexNew+0x84>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d104      	bne.n	8008112 <osMutexNew+0x84>
            mem = 0;
 8008108:	2300      	movs	r3, #0
 800810a:	613b      	str	r3, [r7, #16]
 800810c:	e001      	b.n	8008112 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800810e:	2300      	movs	r3, #0
 8008110:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8008112:	693b      	ldr	r3, [r7, #16]
 8008114:	2b01      	cmp	r3, #1
 8008116:	d112      	bne.n	800813e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d007      	beq.n	800812e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	4619      	mov	r1, r3
 8008124:	2004      	movs	r0, #4
 8008126:	f000 fb1a 	bl	800875e <xQueueCreateMutexStatic>
 800812a:	61f8      	str	r0, [r7, #28]
 800812c:	e016      	b.n	800815c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	4619      	mov	r1, r3
 8008134:	2001      	movs	r0, #1
 8008136:	f000 fb12 	bl	800875e <xQueueCreateMutexStatic>
 800813a:	61f8      	str	r0, [r7, #28]
 800813c:	e00e      	b.n	800815c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d10b      	bne.n	800815c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d004      	beq.n	8008154 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800814a:	2004      	movs	r0, #4
 800814c:	f000 faef 	bl	800872e <xQueueCreateMutex>
 8008150:	61f8      	str	r0, [r7, #28]
 8008152:	e003      	b.n	800815c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8008154:	2001      	movs	r0, #1
 8008156:	f000 faea 	bl	800872e <xQueueCreateMutex>
 800815a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d00c      	beq.n	800817c <osMutexNew+0xee>
        if (attr != NULL) {
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d003      	beq.n	8008170 <osMutexNew+0xe2>
          name = attr->name;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	60fb      	str	r3, [r7, #12]
 800816e:	e001      	b.n	8008174 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8008170:	2300      	movs	r3, #0
 8008172:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8008174:	68f9      	ldr	r1, [r7, #12]
 8008176:	69f8      	ldr	r0, [r7, #28]
 8008178:	f001 f832 	bl	80091e0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800817c:	69fb      	ldr	r3, [r7, #28]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d006      	beq.n	8008190 <osMutexNew+0x102>
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d003      	beq.n	8008190 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8008188:	69fb      	ldr	r3, [r7, #28]
 800818a:	f043 0301 	orr.w	r3, r3, #1
 800818e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8008190:	69fb      	ldr	r3, [r7, #28]
}
 8008192:	4618      	mov	r0, r3
 8008194:	3720      	adds	r7, #32
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}

0800819a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800819a:	b580      	push	{r7, lr}
 800819c:	b086      	sub	sp, #24
 800819e:	af00      	add	r7, sp, #0
 80081a0:	6078      	str	r0, [r7, #4]
 80081a2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f023 0301 	bic.w	r3, r3, #1
 80081aa:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f003 0301 	and.w	r3, r3, #1
 80081b2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80081b4:	2300      	movs	r3, #0
 80081b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081b8:	f3ef 8305 	mrs	r3, IPSR
 80081bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80081be:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d003      	beq.n	80081cc <osMutexAcquire+0x32>
    stat = osErrorISR;
 80081c4:	f06f 0305 	mvn.w	r3, #5
 80081c8:	617b      	str	r3, [r7, #20]
 80081ca:	e02c      	b.n	8008226 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d103      	bne.n	80081da <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80081d2:	f06f 0303 	mvn.w	r3, #3
 80081d6:	617b      	str	r3, [r7, #20]
 80081d8:	e025      	b.n	8008226 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d011      	beq.n	8008204 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80081e0:	6839      	ldr	r1, [r7, #0]
 80081e2:	6938      	ldr	r0, [r7, #16]
 80081e4:	f000 fb0b 	bl	80087fe <xQueueTakeMutexRecursive>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d01b      	beq.n	8008226 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d003      	beq.n	80081fc <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80081f4:	f06f 0301 	mvn.w	r3, #1
 80081f8:	617b      	str	r3, [r7, #20]
 80081fa:	e014      	b.n	8008226 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80081fc:	f06f 0302 	mvn.w	r3, #2
 8008200:	617b      	str	r3, [r7, #20]
 8008202:	e010      	b.n	8008226 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8008204:	6839      	ldr	r1, [r7, #0]
 8008206:	6938      	ldr	r0, [r7, #16]
 8008208:	f000 fdb2 	bl	8008d70 <xQueueSemaphoreTake>
 800820c:	4603      	mov	r3, r0
 800820e:	2b01      	cmp	r3, #1
 8008210:	d009      	beq.n	8008226 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d003      	beq.n	8008220 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8008218:	f06f 0301 	mvn.w	r3, #1
 800821c:	617b      	str	r3, [r7, #20]
 800821e:	e002      	b.n	8008226 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008220:	f06f 0302 	mvn.w	r3, #2
 8008224:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8008226:	697b      	ldr	r3, [r7, #20]
}
 8008228:	4618      	mov	r0, r3
 800822a:	3718      	adds	r7, #24
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8008230:	b580      	push	{r7, lr}
 8008232:	b086      	sub	sp, #24
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f023 0301 	bic.w	r3, r3, #1
 800823e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f003 0301 	and.w	r3, r3, #1
 8008246:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8008248:	2300      	movs	r3, #0
 800824a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800824c:	f3ef 8305 	mrs	r3, IPSR
 8008250:	60bb      	str	r3, [r7, #8]
  return(result);
 8008252:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008254:	2b00      	cmp	r3, #0
 8008256:	d003      	beq.n	8008260 <osMutexRelease+0x30>
    stat = osErrorISR;
 8008258:	f06f 0305 	mvn.w	r3, #5
 800825c:	617b      	str	r3, [r7, #20]
 800825e:	e01f      	b.n	80082a0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d103      	bne.n	800826e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8008266:	f06f 0303 	mvn.w	r3, #3
 800826a:	617b      	str	r3, [r7, #20]
 800826c:	e018      	b.n	80082a0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d009      	beq.n	8008288 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8008274:	6938      	ldr	r0, [r7, #16]
 8008276:	f000 fa8d 	bl	8008794 <xQueueGiveMutexRecursive>
 800827a:	4603      	mov	r3, r0
 800827c:	2b01      	cmp	r3, #1
 800827e:	d00f      	beq.n	80082a0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8008280:	f06f 0302 	mvn.w	r3, #2
 8008284:	617b      	str	r3, [r7, #20]
 8008286:	e00b      	b.n	80082a0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8008288:	2300      	movs	r3, #0
 800828a:	2200      	movs	r2, #0
 800828c:	2100      	movs	r1, #0
 800828e:	6938      	ldr	r0, [r7, #16]
 8008290:	f000 faec 	bl	800886c <xQueueGenericSend>
 8008294:	4603      	mov	r3, r0
 8008296:	2b01      	cmp	r3, #1
 8008298:	d002      	beq.n	80082a0 <osMutexRelease+0x70>
        stat = osErrorResource;
 800829a:	f06f 0302 	mvn.w	r3, #2
 800829e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80082a0:	697b      	ldr	r3, [r7, #20]
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3718      	adds	r7, #24
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
	...

080082ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80082ac:	b480      	push	{r7}
 80082ae:	b085      	sub	sp, #20
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	4a06      	ldr	r2, [pc, #24]	@ (80082d4 <vApplicationGetIdleTaskMemory+0x28>)
 80082bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	4a05      	ldr	r2, [pc, #20]	@ (80082d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80082c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2280      	movs	r2, #128	@ 0x80
 80082c8:	601a      	str	r2, [r3, #0]
}
 80082ca:	bf00      	nop
 80082cc:	3714      	adds	r7, #20
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bc80      	pop	{r7}
 80082d2:	4770      	bx	lr
 80082d4:	20000354 	.word	0x20000354
 80082d8:	200003fc 	.word	0x200003fc

080082dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	60f8      	str	r0, [r7, #12]
 80082e4:	60b9      	str	r1, [r7, #8]
 80082e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	4a07      	ldr	r2, [pc, #28]	@ (8008308 <vApplicationGetTimerTaskMemory+0x2c>)
 80082ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	4a06      	ldr	r2, [pc, #24]	@ (800830c <vApplicationGetTimerTaskMemory+0x30>)
 80082f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80082fa:	601a      	str	r2, [r3, #0]
}
 80082fc:	bf00      	nop
 80082fe:	3714      	adds	r7, #20
 8008300:	46bd      	mov	sp, r7
 8008302:	bc80      	pop	{r7}
 8008304:	4770      	bx	lr
 8008306:	bf00      	nop
 8008308:	200005fc 	.word	0x200005fc
 800830c:	200006a4 	.word	0x200006a4

08008310 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f103 0208 	add.w	r2, r3, #8
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f04f 32ff 	mov.w	r2, #4294967295
 8008328:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f103 0208 	add.w	r2, r3, #8
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f103 0208 	add.w	r2, r3, #8
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008344:	bf00      	nop
 8008346:	370c      	adds	r7, #12
 8008348:	46bd      	mov	sp, r7
 800834a:	bc80      	pop	{r7}
 800834c:	4770      	bx	lr

0800834e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800834e:	b480      	push	{r7}
 8008350:	b083      	sub	sp, #12
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800835c:	bf00      	nop
 800835e:	370c      	adds	r7, #12
 8008360:	46bd      	mov	sp, r7
 8008362:	bc80      	pop	{r7}
 8008364:	4770      	bx	lr

08008366 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008366:	b480      	push	{r7}
 8008368:	b085      	sub	sp, #20
 800836a:	af00      	add	r7, sp, #0
 800836c:	6078      	str	r0, [r7, #4]
 800836e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	68fa      	ldr	r2, [r7, #12]
 800837a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	689a      	ldr	r2, [r3, #8]
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	683a      	ldr	r2, [r7, #0]
 800838a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	683a      	ldr	r2, [r7, #0]
 8008390:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	1c5a      	adds	r2, r3, #1
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	601a      	str	r2, [r3, #0]
}
 80083a2:	bf00      	nop
 80083a4:	3714      	adds	r7, #20
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bc80      	pop	{r7}
 80083aa:	4770      	bx	lr

080083ac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80083ac:	b480      	push	{r7}
 80083ae:	b085      	sub	sp, #20
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c2:	d103      	bne.n	80083cc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	691b      	ldr	r3, [r3, #16]
 80083c8:	60fb      	str	r3, [r7, #12]
 80083ca:	e00c      	b.n	80083e6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	3308      	adds	r3, #8
 80083d0:	60fb      	str	r3, [r7, #12]
 80083d2:	e002      	b.n	80083da <vListInsert+0x2e>
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	60fb      	str	r3, [r7, #12]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68ba      	ldr	r2, [r7, #8]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d2f6      	bcs.n	80083d4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	685a      	ldr	r2, [r3, #4]
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	683a      	ldr	r2, [r7, #0]
 80083f4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	683a      	ldr	r2, [r7, #0]
 8008400:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	1c5a      	adds	r2, r3, #1
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	601a      	str	r2, [r3, #0]
}
 8008412:	bf00      	nop
 8008414:	3714      	adds	r7, #20
 8008416:	46bd      	mov	sp, r7
 8008418:	bc80      	pop	{r7}
 800841a:	4770      	bx	lr

0800841c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	691b      	ldr	r3, [r3, #16]
 8008428:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	6892      	ldr	r2, [r2, #8]
 8008432:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	6852      	ldr	r2, [r2, #4]
 800843c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	429a      	cmp	r2, r3
 8008446:	d103      	bne.n	8008450 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	689a      	ldr	r2, [r3, #8]
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2200      	movs	r2, #0
 8008454:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	1e5a      	subs	r2, r3, #1
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
}
 8008464:	4618      	mov	r0, r3
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	bc80      	pop	{r7}
 800846c:	4770      	bx	lr
	...

08008470 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d10b      	bne.n	800849c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008488:	f383 8811 	msr	BASEPRI, r3
 800848c:	f3bf 8f6f 	isb	sy
 8008490:	f3bf 8f4f 	dsb	sy
 8008494:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008496:	bf00      	nop
 8008498:	bf00      	nop
 800849a:	e7fd      	b.n	8008498 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800849c:	f002 fb86 	bl	800abac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084a8:	68f9      	ldr	r1, [r7, #12]
 80084aa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80084ac:	fb01 f303 	mul.w	r3, r1, r3
 80084b0:	441a      	add	r2, r3
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2200      	movs	r2, #0
 80084ba:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084cc:	3b01      	subs	r3, #1
 80084ce:	68f9      	ldr	r1, [r7, #12]
 80084d0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80084d2:	fb01 f303 	mul.w	r3, r1, r3
 80084d6:	441a      	add	r2, r3
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	22ff      	movs	r2, #255	@ 0xff
 80084e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	22ff      	movs	r2, #255	@ 0xff
 80084e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d114      	bne.n	800851c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d01a      	beq.n	8008530 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	3310      	adds	r3, #16
 80084fe:	4618      	mov	r0, r3
 8008500:	f001 fb58 	bl	8009bb4 <xTaskRemoveFromEventList>
 8008504:	4603      	mov	r3, r0
 8008506:	2b00      	cmp	r3, #0
 8008508:	d012      	beq.n	8008530 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800850a:	4b0d      	ldr	r3, [pc, #52]	@ (8008540 <xQueueGenericReset+0xd0>)
 800850c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008510:	601a      	str	r2, [r3, #0]
 8008512:	f3bf 8f4f 	dsb	sy
 8008516:	f3bf 8f6f 	isb	sy
 800851a:	e009      	b.n	8008530 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	3310      	adds	r3, #16
 8008520:	4618      	mov	r0, r3
 8008522:	f7ff fef5 	bl	8008310 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	3324      	adds	r3, #36	@ 0x24
 800852a:	4618      	mov	r0, r3
 800852c:	f7ff fef0 	bl	8008310 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008530:	f002 fb6c 	bl	800ac0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008534:	2301      	movs	r3, #1
}
 8008536:	4618      	mov	r0, r3
 8008538:	3710      	adds	r7, #16
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
 800853e:	bf00      	nop
 8008540:	e000ed04 	.word	0xe000ed04

08008544 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008544:	b580      	push	{r7, lr}
 8008546:	b08e      	sub	sp, #56	@ 0x38
 8008548:	af02      	add	r7, sp, #8
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
 8008550:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d10b      	bne.n	8008570 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800855c:	f383 8811 	msr	BASEPRI, r3
 8008560:	f3bf 8f6f 	isb	sy
 8008564:	f3bf 8f4f 	dsb	sy
 8008568:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800856a:	bf00      	nop
 800856c:	bf00      	nop
 800856e:	e7fd      	b.n	800856c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10b      	bne.n	800858e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857a:	f383 8811 	msr	BASEPRI, r3
 800857e:	f3bf 8f6f 	isb	sy
 8008582:	f3bf 8f4f 	dsb	sy
 8008586:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008588:	bf00      	nop
 800858a:	bf00      	nop
 800858c:	e7fd      	b.n	800858a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d002      	beq.n	800859a <xQueueGenericCreateStatic+0x56>
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d001      	beq.n	800859e <xQueueGenericCreateStatic+0x5a>
 800859a:	2301      	movs	r3, #1
 800859c:	e000      	b.n	80085a0 <xQueueGenericCreateStatic+0x5c>
 800859e:	2300      	movs	r3, #0
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d10b      	bne.n	80085bc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80085a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a8:	f383 8811 	msr	BASEPRI, r3
 80085ac:	f3bf 8f6f 	isb	sy
 80085b0:	f3bf 8f4f 	dsb	sy
 80085b4:	623b      	str	r3, [r7, #32]
}
 80085b6:	bf00      	nop
 80085b8:	bf00      	nop
 80085ba:	e7fd      	b.n	80085b8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d102      	bne.n	80085c8 <xQueueGenericCreateStatic+0x84>
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d101      	bne.n	80085cc <xQueueGenericCreateStatic+0x88>
 80085c8:	2301      	movs	r3, #1
 80085ca:	e000      	b.n	80085ce <xQueueGenericCreateStatic+0x8a>
 80085cc:	2300      	movs	r3, #0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d10b      	bne.n	80085ea <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80085d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d6:	f383 8811 	msr	BASEPRI, r3
 80085da:	f3bf 8f6f 	isb	sy
 80085de:	f3bf 8f4f 	dsb	sy
 80085e2:	61fb      	str	r3, [r7, #28]
}
 80085e4:	bf00      	nop
 80085e6:	bf00      	nop
 80085e8:	e7fd      	b.n	80085e6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80085ea:	2350      	movs	r3, #80	@ 0x50
 80085ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	2b50      	cmp	r3, #80	@ 0x50
 80085f2:	d00b      	beq.n	800860c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80085f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f8:	f383 8811 	msr	BASEPRI, r3
 80085fc:	f3bf 8f6f 	isb	sy
 8008600:	f3bf 8f4f 	dsb	sy
 8008604:	61bb      	str	r3, [r7, #24]
}
 8008606:	bf00      	nop
 8008608:	bf00      	nop
 800860a:	e7fd      	b.n	8008608 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800860c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008614:	2b00      	cmp	r3, #0
 8008616:	d00d      	beq.n	8008634 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800861a:	2201      	movs	r2, #1
 800861c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008620:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	4613      	mov	r3, r2
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	68b9      	ldr	r1, [r7, #8]
 800862e:	68f8      	ldr	r0, [r7, #12]
 8008630:	f000 f840 	bl	80086b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008636:	4618      	mov	r0, r3
 8008638:	3730      	adds	r7, #48	@ 0x30
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}

0800863e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800863e:	b580      	push	{r7, lr}
 8008640:	b08a      	sub	sp, #40	@ 0x28
 8008642:	af02      	add	r7, sp, #8
 8008644:	60f8      	str	r0, [r7, #12]
 8008646:	60b9      	str	r1, [r7, #8]
 8008648:	4613      	mov	r3, r2
 800864a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d10b      	bne.n	800866a <xQueueGenericCreate+0x2c>
	__asm volatile
 8008652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008656:	f383 8811 	msr	BASEPRI, r3
 800865a:	f3bf 8f6f 	isb	sy
 800865e:	f3bf 8f4f 	dsb	sy
 8008662:	613b      	str	r3, [r7, #16]
}
 8008664:	bf00      	nop
 8008666:	bf00      	nop
 8008668:	e7fd      	b.n	8008666 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	fb02 f303 	mul.w	r3, r2, r3
 8008672:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	3350      	adds	r3, #80	@ 0x50
 8008678:	4618      	mov	r0, r3
 800867a:	f002 fb99 	bl	800adb0 <pvPortMalloc>
 800867e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008680:	69bb      	ldr	r3, [r7, #24]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d011      	beq.n	80086aa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008686:	69bb      	ldr	r3, [r7, #24]
 8008688:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	3350      	adds	r3, #80	@ 0x50
 800868e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	2200      	movs	r2, #0
 8008694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008698:	79fa      	ldrb	r2, [r7, #7]
 800869a:	69bb      	ldr	r3, [r7, #24]
 800869c:	9300      	str	r3, [sp, #0]
 800869e:	4613      	mov	r3, r2
 80086a0:	697a      	ldr	r2, [r7, #20]
 80086a2:	68b9      	ldr	r1, [r7, #8]
 80086a4:	68f8      	ldr	r0, [r7, #12]
 80086a6:	f000 f805 	bl	80086b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80086aa:	69bb      	ldr	r3, [r7, #24]
	}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3720      	adds	r7, #32
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	607a      	str	r2, [r7, #4]
 80086c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d103      	bne.n	80086d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80086c8:	69bb      	ldr	r3, [r7, #24]
 80086ca:	69ba      	ldr	r2, [r7, #24]
 80086cc:	601a      	str	r2, [r3, #0]
 80086ce:	e002      	b.n	80086d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80086d0:	69bb      	ldr	r3, [r7, #24]
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80086d6:	69bb      	ldr	r3, [r7, #24]
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	68ba      	ldr	r2, [r7, #8]
 80086e0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80086e2:	2101      	movs	r1, #1
 80086e4:	69b8      	ldr	r0, [r7, #24]
 80086e6:	f7ff fec3 	bl	8008470 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80086ea:	69bb      	ldr	r3, [r7, #24]
 80086ec:	78fa      	ldrb	r2, [r7, #3]
 80086ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80086f2:	bf00      	nop
 80086f4:	3710      	adds	r7, #16
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}

080086fa <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80086fa:	b580      	push	{r7, lr}
 80086fc:	b082      	sub	sp, #8
 80086fe:	af00      	add	r7, sp, #0
 8008700:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00e      	beq.n	8008726 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2200      	movs	r2, #0
 800870c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2200      	movs	r2, #0
 8008718:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800871a:	2300      	movs	r3, #0
 800871c:	2200      	movs	r2, #0
 800871e:	2100      	movs	r1, #0
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 f8a3 	bl	800886c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008726:	bf00      	nop
 8008728:	3708      	adds	r7, #8
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800872e:	b580      	push	{r7, lr}
 8008730:	b086      	sub	sp, #24
 8008732:	af00      	add	r7, sp, #0
 8008734:	4603      	mov	r3, r0
 8008736:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008738:	2301      	movs	r3, #1
 800873a:	617b      	str	r3, [r7, #20]
 800873c:	2300      	movs	r3, #0
 800873e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008740:	79fb      	ldrb	r3, [r7, #7]
 8008742:	461a      	mov	r2, r3
 8008744:	6939      	ldr	r1, [r7, #16]
 8008746:	6978      	ldr	r0, [r7, #20]
 8008748:	f7ff ff79 	bl	800863e <xQueueGenericCreate>
 800874c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800874e:	68f8      	ldr	r0, [r7, #12]
 8008750:	f7ff ffd3 	bl	80086fa <prvInitialiseMutex>

		return xNewQueue;
 8008754:	68fb      	ldr	r3, [r7, #12]
	}
 8008756:	4618      	mov	r0, r3
 8008758:	3718      	adds	r7, #24
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}

0800875e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800875e:	b580      	push	{r7, lr}
 8008760:	b088      	sub	sp, #32
 8008762:	af02      	add	r7, sp, #8
 8008764:	4603      	mov	r3, r0
 8008766:	6039      	str	r1, [r7, #0]
 8008768:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800876a:	2301      	movs	r3, #1
 800876c:	617b      	str	r3, [r7, #20]
 800876e:	2300      	movs	r3, #0
 8008770:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008772:	79fb      	ldrb	r3, [r7, #7]
 8008774:	9300      	str	r3, [sp, #0]
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	2200      	movs	r2, #0
 800877a:	6939      	ldr	r1, [r7, #16]
 800877c:	6978      	ldr	r0, [r7, #20]
 800877e:	f7ff fee1 	bl	8008544 <xQueueGenericCreateStatic>
 8008782:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f7ff ffb8 	bl	80086fa <prvInitialiseMutex>

		return xNewQueue;
 800878a:	68fb      	ldr	r3, [r7, #12]
	}
 800878c:	4618      	mov	r0, r3
 800878e:	3718      	adds	r7, #24
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8008794:	b590      	push	{r4, r7, lr}
 8008796:	b087      	sub	sp, #28
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d10b      	bne.n	80087be <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80087a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087aa:	f383 8811 	msr	BASEPRI, r3
 80087ae:	f3bf 8f6f 	isb	sy
 80087b2:	f3bf 8f4f 	dsb	sy
 80087b6:	60fb      	str	r3, [r7, #12]
}
 80087b8:	bf00      	nop
 80087ba:	bf00      	nop
 80087bc:	e7fd      	b.n	80087ba <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	689c      	ldr	r4, [r3, #8]
 80087c2:	f001 fbbd 	bl	8009f40 <xTaskGetCurrentTaskHandle>
 80087c6:	4603      	mov	r3, r0
 80087c8:	429c      	cmp	r4, r3
 80087ca:	d111      	bne.n	80087f0 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	1e5a      	subs	r2, r3, #1
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d105      	bne.n	80087ea <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80087de:	2300      	movs	r3, #0
 80087e0:	2200      	movs	r2, #0
 80087e2:	2100      	movs	r1, #0
 80087e4:	6938      	ldr	r0, [r7, #16]
 80087e6:	f000 f841 	bl	800886c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80087ea:	2301      	movs	r3, #1
 80087ec:	617b      	str	r3, [r7, #20]
 80087ee:	e001      	b.n	80087f4 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80087f0:	2300      	movs	r3, #0
 80087f2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80087f4:	697b      	ldr	r3, [r7, #20]
	}
 80087f6:	4618      	mov	r0, r3
 80087f8:	371c      	adds	r7, #28
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd90      	pop	{r4, r7, pc}

080087fe <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80087fe:	b590      	push	{r4, r7, lr}
 8008800:	b087      	sub	sp, #28
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
 8008806:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d10b      	bne.n	800882a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8008812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008816:	f383 8811 	msr	BASEPRI, r3
 800881a:	f3bf 8f6f 	isb	sy
 800881e:	f3bf 8f4f 	dsb	sy
 8008822:	60fb      	str	r3, [r7, #12]
}
 8008824:	bf00      	nop
 8008826:	bf00      	nop
 8008828:	e7fd      	b.n	8008826 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	689c      	ldr	r4, [r3, #8]
 800882e:	f001 fb87 	bl	8009f40 <xTaskGetCurrentTaskHandle>
 8008832:	4603      	mov	r3, r0
 8008834:	429c      	cmp	r4, r3
 8008836:	d107      	bne.n	8008848 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	1c5a      	adds	r2, r3, #1
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8008842:	2301      	movs	r3, #1
 8008844:	617b      	str	r3, [r7, #20]
 8008846:	e00c      	b.n	8008862 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8008848:	6839      	ldr	r1, [r7, #0]
 800884a:	6938      	ldr	r0, [r7, #16]
 800884c:	f000 fa90 	bl	8008d70 <xQueueSemaphoreTake>
 8008850:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d004      	beq.n	8008862 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	1c5a      	adds	r2, r3, #1
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8008862:	697b      	ldr	r3, [r7, #20]
	}
 8008864:	4618      	mov	r0, r3
 8008866:	371c      	adds	r7, #28
 8008868:	46bd      	mov	sp, r7
 800886a:	bd90      	pop	{r4, r7, pc}

0800886c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b08e      	sub	sp, #56	@ 0x38
 8008870:	af00      	add	r7, sp, #0
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	607a      	str	r2, [r7, #4]
 8008878:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800887a:	2300      	movs	r3, #0
 800887c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008884:	2b00      	cmp	r3, #0
 8008886:	d10b      	bne.n	80088a0 <xQueueGenericSend+0x34>
	__asm volatile
 8008888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888c:	f383 8811 	msr	BASEPRI, r3
 8008890:	f3bf 8f6f 	isb	sy
 8008894:	f3bf 8f4f 	dsb	sy
 8008898:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800889a:	bf00      	nop
 800889c:	bf00      	nop
 800889e:	e7fd      	b.n	800889c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d103      	bne.n	80088ae <xQueueGenericSend+0x42>
 80088a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d101      	bne.n	80088b2 <xQueueGenericSend+0x46>
 80088ae:	2301      	movs	r3, #1
 80088b0:	e000      	b.n	80088b4 <xQueueGenericSend+0x48>
 80088b2:	2300      	movs	r3, #0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d10b      	bne.n	80088d0 <xQueueGenericSend+0x64>
	__asm volatile
 80088b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088bc:	f383 8811 	msr	BASEPRI, r3
 80088c0:	f3bf 8f6f 	isb	sy
 80088c4:	f3bf 8f4f 	dsb	sy
 80088c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80088ca:	bf00      	nop
 80088cc:	bf00      	nop
 80088ce:	e7fd      	b.n	80088cc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	2b02      	cmp	r3, #2
 80088d4:	d103      	bne.n	80088de <xQueueGenericSend+0x72>
 80088d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088da:	2b01      	cmp	r3, #1
 80088dc:	d101      	bne.n	80088e2 <xQueueGenericSend+0x76>
 80088de:	2301      	movs	r3, #1
 80088e0:	e000      	b.n	80088e4 <xQueueGenericSend+0x78>
 80088e2:	2300      	movs	r3, #0
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d10b      	bne.n	8008900 <xQueueGenericSend+0x94>
	__asm volatile
 80088e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ec:	f383 8811 	msr	BASEPRI, r3
 80088f0:	f3bf 8f6f 	isb	sy
 80088f4:	f3bf 8f4f 	dsb	sy
 80088f8:	623b      	str	r3, [r7, #32]
}
 80088fa:	bf00      	nop
 80088fc:	bf00      	nop
 80088fe:	e7fd      	b.n	80088fc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008900:	f001 fb2c 	bl	8009f5c <xTaskGetSchedulerState>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d102      	bne.n	8008910 <xQueueGenericSend+0xa4>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d101      	bne.n	8008914 <xQueueGenericSend+0xa8>
 8008910:	2301      	movs	r3, #1
 8008912:	e000      	b.n	8008916 <xQueueGenericSend+0xaa>
 8008914:	2300      	movs	r3, #0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10b      	bne.n	8008932 <xQueueGenericSend+0xc6>
	__asm volatile
 800891a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800891e:	f383 8811 	msr	BASEPRI, r3
 8008922:	f3bf 8f6f 	isb	sy
 8008926:	f3bf 8f4f 	dsb	sy
 800892a:	61fb      	str	r3, [r7, #28]
}
 800892c:	bf00      	nop
 800892e:	bf00      	nop
 8008930:	e7fd      	b.n	800892e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008932:	f002 f93b 	bl	800abac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008938:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800893a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800893c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800893e:	429a      	cmp	r2, r3
 8008940:	d302      	bcc.n	8008948 <xQueueGenericSend+0xdc>
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	2b02      	cmp	r3, #2
 8008946:	d129      	bne.n	800899c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008948:	683a      	ldr	r2, [r7, #0]
 800894a:	68b9      	ldr	r1, [r7, #8]
 800894c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800894e:	f000 fb36 	bl	8008fbe <prvCopyDataToQueue>
 8008952:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008958:	2b00      	cmp	r3, #0
 800895a:	d010      	beq.n	800897e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800895c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895e:	3324      	adds	r3, #36	@ 0x24
 8008960:	4618      	mov	r0, r3
 8008962:	f001 f927 	bl	8009bb4 <xTaskRemoveFromEventList>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d013      	beq.n	8008994 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800896c:	4b3f      	ldr	r3, [pc, #252]	@ (8008a6c <xQueueGenericSend+0x200>)
 800896e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008972:	601a      	str	r2, [r3, #0]
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	f3bf 8f6f 	isb	sy
 800897c:	e00a      	b.n	8008994 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800897e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008980:	2b00      	cmp	r3, #0
 8008982:	d007      	beq.n	8008994 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008984:	4b39      	ldr	r3, [pc, #228]	@ (8008a6c <xQueueGenericSend+0x200>)
 8008986:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800898a:	601a      	str	r2, [r3, #0]
 800898c:	f3bf 8f4f 	dsb	sy
 8008990:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008994:	f002 f93a 	bl	800ac0c <vPortExitCritical>
				return pdPASS;
 8008998:	2301      	movs	r3, #1
 800899a:	e063      	b.n	8008a64 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d103      	bne.n	80089aa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80089a2:	f002 f933 	bl	800ac0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80089a6:	2300      	movs	r3, #0
 80089a8:	e05c      	b.n	8008a64 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80089aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d106      	bne.n	80089be <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80089b0:	f107 0314 	add.w	r3, r7, #20
 80089b4:	4618      	mov	r0, r3
 80089b6:	f001 f961 	bl	8009c7c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80089ba:	2301      	movs	r3, #1
 80089bc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80089be:	f002 f925 	bl	800ac0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80089c2:	f000 fecd 	bl	8009760 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80089c6:	f002 f8f1 	bl	800abac <vPortEnterCritical>
 80089ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80089d0:	b25b      	sxtb	r3, r3
 80089d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d6:	d103      	bne.n	80089e0 <xQueueGenericSend+0x174>
 80089d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089e6:	b25b      	sxtb	r3, r3
 80089e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ec:	d103      	bne.n	80089f6 <xQueueGenericSend+0x18a>
 80089ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f0:	2200      	movs	r2, #0
 80089f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089f6:	f002 f909 	bl	800ac0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80089fa:	1d3a      	adds	r2, r7, #4
 80089fc:	f107 0314 	add.w	r3, r7, #20
 8008a00:	4611      	mov	r1, r2
 8008a02:	4618      	mov	r0, r3
 8008a04:	f001 f950 	bl	8009ca8 <xTaskCheckForTimeOut>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d124      	bne.n	8008a58 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008a0e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a10:	f000 fbcd 	bl	80091ae <prvIsQueueFull>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d018      	beq.n	8008a4c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a1c:	3310      	adds	r3, #16
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	4611      	mov	r1, r2
 8008a22:	4618      	mov	r0, r3
 8008a24:	f001 f874 	bl	8009b10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008a28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a2a:	f000 fb58 	bl	80090de <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008a2e:	f000 fea5 	bl	800977c <xTaskResumeAll>
 8008a32:	4603      	mov	r3, r0
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f47f af7c 	bne.w	8008932 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8008a6c <xQueueGenericSend+0x200>)
 8008a3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a40:	601a      	str	r2, [r3, #0]
 8008a42:	f3bf 8f4f 	dsb	sy
 8008a46:	f3bf 8f6f 	isb	sy
 8008a4a:	e772      	b.n	8008932 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008a4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a4e:	f000 fb46 	bl	80090de <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a52:	f000 fe93 	bl	800977c <xTaskResumeAll>
 8008a56:	e76c      	b.n	8008932 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008a58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a5a:	f000 fb40 	bl	80090de <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a5e:	f000 fe8d 	bl	800977c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008a62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3738      	adds	r7, #56	@ 0x38
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}
 8008a6c:	e000ed04 	.word	0xe000ed04

08008a70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b090      	sub	sp, #64	@ 0x40
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
 8008a7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d10b      	bne.n	8008aa0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a8c:	f383 8811 	msr	BASEPRI, r3
 8008a90:	f3bf 8f6f 	isb	sy
 8008a94:	f3bf 8f4f 	dsb	sy
 8008a98:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008a9a:	bf00      	nop
 8008a9c:	bf00      	nop
 8008a9e:	e7fd      	b.n	8008a9c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d103      	bne.n	8008aae <xQueueGenericSendFromISR+0x3e>
 8008aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d101      	bne.n	8008ab2 <xQueueGenericSendFromISR+0x42>
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e000      	b.n	8008ab4 <xQueueGenericSendFromISR+0x44>
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d10b      	bne.n	8008ad0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008abc:	f383 8811 	msr	BASEPRI, r3
 8008ac0:	f3bf 8f6f 	isb	sy
 8008ac4:	f3bf 8f4f 	dsb	sy
 8008ac8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008aca:	bf00      	nop
 8008acc:	bf00      	nop
 8008ace:	e7fd      	b.n	8008acc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d103      	bne.n	8008ade <xQueueGenericSendFromISR+0x6e>
 8008ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d101      	bne.n	8008ae2 <xQueueGenericSendFromISR+0x72>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e000      	b.n	8008ae4 <xQueueGenericSendFromISR+0x74>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d10b      	bne.n	8008b00 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aec:	f383 8811 	msr	BASEPRI, r3
 8008af0:	f3bf 8f6f 	isb	sy
 8008af4:	f3bf 8f4f 	dsb	sy
 8008af8:	623b      	str	r3, [r7, #32]
}
 8008afa:	bf00      	nop
 8008afc:	bf00      	nop
 8008afe:	e7fd      	b.n	8008afc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b00:	f002 f916 	bl	800ad30 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008b04:	f3ef 8211 	mrs	r2, BASEPRI
 8008b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b0c:	f383 8811 	msr	BASEPRI, r3
 8008b10:	f3bf 8f6f 	isb	sy
 8008b14:	f3bf 8f4f 	dsb	sy
 8008b18:	61fa      	str	r2, [r7, #28]
 8008b1a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008b1c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b1e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d302      	bcc.n	8008b32 <xQueueGenericSendFromISR+0xc2>
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	2b02      	cmp	r3, #2
 8008b30:	d12f      	bne.n	8008b92 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b38:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008b42:	683a      	ldr	r2, [r7, #0]
 8008b44:	68b9      	ldr	r1, [r7, #8]
 8008b46:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008b48:	f000 fa39 	bl	8008fbe <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008b4c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b54:	d112      	bne.n	8008b7c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d016      	beq.n	8008b8c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b60:	3324      	adds	r3, #36	@ 0x24
 8008b62:	4618      	mov	r0, r3
 8008b64:	f001 f826 	bl	8009bb4 <xTaskRemoveFromEventList>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00e      	beq.n	8008b8c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00b      	beq.n	8008b8c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2201      	movs	r2, #1
 8008b78:	601a      	str	r2, [r3, #0]
 8008b7a:	e007      	b.n	8008b8c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008b7c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008b80:	3301      	adds	r3, #1
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	b25a      	sxtb	r2, r3
 8008b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008b90:	e001      	b.n	8008b96 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008b92:	2300      	movs	r3, #0
 8008b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b98:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008ba0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3740      	adds	r7, #64	@ 0x40
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b08c      	sub	sp, #48	@ 0x30
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	60b9      	str	r1, [r7, #8]
 8008bb6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d10b      	bne.n	8008bde <xQueueReceive+0x32>
	__asm volatile
 8008bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bca:	f383 8811 	msr	BASEPRI, r3
 8008bce:	f3bf 8f6f 	isb	sy
 8008bd2:	f3bf 8f4f 	dsb	sy
 8008bd6:	623b      	str	r3, [r7, #32]
}
 8008bd8:	bf00      	nop
 8008bda:	bf00      	nop
 8008bdc:	e7fd      	b.n	8008bda <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d103      	bne.n	8008bec <xQueueReceive+0x40>
 8008be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d101      	bne.n	8008bf0 <xQueueReceive+0x44>
 8008bec:	2301      	movs	r3, #1
 8008bee:	e000      	b.n	8008bf2 <xQueueReceive+0x46>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10b      	bne.n	8008c0e <xQueueReceive+0x62>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	61fb      	str	r3, [r7, #28]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c0e:	f001 f9a5 	bl	8009f5c <xTaskGetSchedulerState>
 8008c12:	4603      	mov	r3, r0
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d102      	bne.n	8008c1e <xQueueReceive+0x72>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d101      	bne.n	8008c22 <xQueueReceive+0x76>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e000      	b.n	8008c24 <xQueueReceive+0x78>
 8008c22:	2300      	movs	r3, #0
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d10b      	bne.n	8008c40 <xQueueReceive+0x94>
	__asm volatile
 8008c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c2c:	f383 8811 	msr	BASEPRI, r3
 8008c30:	f3bf 8f6f 	isb	sy
 8008c34:	f3bf 8f4f 	dsb	sy
 8008c38:	61bb      	str	r3, [r7, #24]
}
 8008c3a:	bf00      	nop
 8008c3c:	bf00      	nop
 8008c3e:	e7fd      	b.n	8008c3c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c40:	f001 ffb4 	bl	800abac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c48:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d01f      	beq.n	8008c90 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008c50:	68b9      	ldr	r1, [r7, #8]
 8008c52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c54:	f000 fa1d 	bl	8009092 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c5a:	1e5a      	subs	r2, r3, #1
 8008c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c62:	691b      	ldr	r3, [r3, #16]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d00f      	beq.n	8008c88 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6a:	3310      	adds	r3, #16
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f000 ffa1 	bl	8009bb4 <xTaskRemoveFromEventList>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d007      	beq.n	8008c88 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008c78:	4b3c      	ldr	r3, [pc, #240]	@ (8008d6c <xQueueReceive+0x1c0>)
 8008c7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c7e:	601a      	str	r2, [r3, #0]
 8008c80:	f3bf 8f4f 	dsb	sy
 8008c84:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008c88:	f001 ffc0 	bl	800ac0c <vPortExitCritical>
				return pdPASS;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e069      	b.n	8008d64 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d103      	bne.n	8008c9e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c96:	f001 ffb9 	bl	800ac0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	e062      	b.n	8008d64 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d106      	bne.n	8008cb2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ca4:	f107 0310 	add.w	r3, r7, #16
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f000 ffe7 	bl	8009c7c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008cb2:	f001 ffab 	bl	800ac0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008cb6:	f000 fd53 	bl	8009760 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008cba:	f001 ff77 	bl	800abac <vPortEnterCritical>
 8008cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008cc4:	b25b      	sxtb	r3, r3
 8008cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cca:	d103      	bne.n	8008cd4 <xQueueReceive+0x128>
 8008ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008cda:	b25b      	sxtb	r3, r3
 8008cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce0:	d103      	bne.n	8008cea <xQueueReceive+0x13e>
 8008ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008cea:	f001 ff8f 	bl	800ac0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008cee:	1d3a      	adds	r2, r7, #4
 8008cf0:	f107 0310 	add.w	r3, r7, #16
 8008cf4:	4611      	mov	r1, r2
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f000 ffd6 	bl	8009ca8 <xTaskCheckForTimeOut>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d123      	bne.n	8008d4a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d04:	f000 fa3d 	bl	8009182 <prvIsQueueEmpty>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d017      	beq.n	8008d3e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d10:	3324      	adds	r3, #36	@ 0x24
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	4611      	mov	r1, r2
 8008d16:	4618      	mov	r0, r3
 8008d18:	f000 fefa 	bl	8009b10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008d1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d1e:	f000 f9de 	bl	80090de <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008d22:	f000 fd2b 	bl	800977c <xTaskResumeAll>
 8008d26:	4603      	mov	r3, r0
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d189      	bne.n	8008c40 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8008d6c <xQueueReceive+0x1c0>)
 8008d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d32:	601a      	str	r2, [r3, #0]
 8008d34:	f3bf 8f4f 	dsb	sy
 8008d38:	f3bf 8f6f 	isb	sy
 8008d3c:	e780      	b.n	8008c40 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008d3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d40:	f000 f9cd 	bl	80090de <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d44:	f000 fd1a 	bl	800977c <xTaskResumeAll>
 8008d48:	e77a      	b.n	8008c40 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008d4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d4c:	f000 f9c7 	bl	80090de <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d50:	f000 fd14 	bl	800977c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d56:	f000 fa14 	bl	8009182 <prvIsQueueEmpty>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	f43f af6f 	beq.w	8008c40 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008d62:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3730      	adds	r7, #48	@ 0x30
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	e000ed04 	.word	0xe000ed04

08008d70 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b08e      	sub	sp, #56	@ 0x38
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008d82:	2300      	movs	r3, #0
 8008d84:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10b      	bne.n	8008da4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d90:	f383 8811 	msr	BASEPRI, r3
 8008d94:	f3bf 8f6f 	isb	sy
 8008d98:	f3bf 8f4f 	dsb	sy
 8008d9c:	623b      	str	r3, [r7, #32]
}
 8008d9e:	bf00      	nop
 8008da0:	bf00      	nop
 8008da2:	e7fd      	b.n	8008da0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d00b      	beq.n	8008dc4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db0:	f383 8811 	msr	BASEPRI, r3
 8008db4:	f3bf 8f6f 	isb	sy
 8008db8:	f3bf 8f4f 	dsb	sy
 8008dbc:	61fb      	str	r3, [r7, #28]
}
 8008dbe:	bf00      	nop
 8008dc0:	bf00      	nop
 8008dc2:	e7fd      	b.n	8008dc0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008dc4:	f001 f8ca 	bl	8009f5c <xTaskGetSchedulerState>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d102      	bne.n	8008dd4 <xQueueSemaphoreTake+0x64>
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d101      	bne.n	8008dd8 <xQueueSemaphoreTake+0x68>
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e000      	b.n	8008dda <xQueueSemaphoreTake+0x6a>
 8008dd8:	2300      	movs	r3, #0
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d10b      	bne.n	8008df6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	61bb      	str	r3, [r7, #24]
}
 8008df0:	bf00      	nop
 8008df2:	bf00      	nop
 8008df4:	e7fd      	b.n	8008df2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008df6:	f001 fed9 	bl	800abac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dfe:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d024      	beq.n	8008e50 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e08:	1e5a      	subs	r2, r3, #1
 8008e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e0c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d104      	bne.n	8008e20 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008e16:	f001 fa1b 	bl	800a250 <pvTaskIncrementMutexHeldCount>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e1e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e22:	691b      	ldr	r3, [r3, #16]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d00f      	beq.n	8008e48 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e2a:	3310      	adds	r3, #16
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f000 fec1 	bl	8009bb4 <xTaskRemoveFromEventList>
 8008e32:	4603      	mov	r3, r0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d007      	beq.n	8008e48 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008e38:	4b54      	ldr	r3, [pc, #336]	@ (8008f8c <xQueueSemaphoreTake+0x21c>)
 8008e3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e3e:	601a      	str	r2, [r3, #0]
 8008e40:	f3bf 8f4f 	dsb	sy
 8008e44:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008e48:	f001 fee0 	bl	800ac0c <vPortExitCritical>
				return pdPASS;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e098      	b.n	8008f82 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d112      	bne.n	8008e7c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d00b      	beq.n	8008e74 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e60:	f383 8811 	msr	BASEPRI, r3
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	617b      	str	r3, [r7, #20]
}
 8008e6e:	bf00      	nop
 8008e70:	bf00      	nop
 8008e72:	e7fd      	b.n	8008e70 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008e74:	f001 feca 	bl	800ac0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	e082      	b.n	8008f82 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d106      	bne.n	8008e90 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e82:	f107 030c 	add.w	r3, r7, #12
 8008e86:	4618      	mov	r0, r3
 8008e88:	f000 fef8 	bl	8009c7c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008e90:	f001 febc 	bl	800ac0c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008e94:	f000 fc64 	bl	8009760 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e98:	f001 fe88 	bl	800abac <vPortEnterCritical>
 8008e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ea2:	b25b      	sxtb	r3, r3
 8008ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea8:	d103      	bne.n	8008eb2 <xQueueSemaphoreTake+0x142>
 8008eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eac:	2200      	movs	r2, #0
 8008eae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008eb8:	b25b      	sxtb	r3, r3
 8008eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ebe:	d103      	bne.n	8008ec8 <xQueueSemaphoreTake+0x158>
 8008ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ec8:	f001 fea0 	bl	800ac0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008ecc:	463a      	mov	r2, r7
 8008ece:	f107 030c 	add.w	r3, r7, #12
 8008ed2:	4611      	mov	r1, r2
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f000 fee7 	bl	8009ca8 <xTaskCheckForTimeOut>
 8008eda:	4603      	mov	r3, r0
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d132      	bne.n	8008f46 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ee0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ee2:	f000 f94e 	bl	8009182 <prvIsQueueEmpty>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d026      	beq.n	8008f3a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d109      	bne.n	8008f08 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008ef4:	f001 fe5a 	bl	800abac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	4618      	mov	r0, r3
 8008efe:	f001 f84b 	bl	8009f98 <xTaskPriorityInherit>
 8008f02:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008f04:	f001 fe82 	bl	800ac0c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f0a:	3324      	adds	r3, #36	@ 0x24
 8008f0c:	683a      	ldr	r2, [r7, #0]
 8008f0e:	4611      	mov	r1, r2
 8008f10:	4618      	mov	r0, r3
 8008f12:	f000 fdfd 	bl	8009b10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008f16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f18:	f000 f8e1 	bl	80090de <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008f1c:	f000 fc2e 	bl	800977c <xTaskResumeAll>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f47f af67 	bne.w	8008df6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008f28:	4b18      	ldr	r3, [pc, #96]	@ (8008f8c <xQueueSemaphoreTake+0x21c>)
 8008f2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f2e:	601a      	str	r2, [r3, #0]
 8008f30:	f3bf 8f4f 	dsb	sy
 8008f34:	f3bf 8f6f 	isb	sy
 8008f38:	e75d      	b.n	8008df6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008f3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f3c:	f000 f8cf 	bl	80090de <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008f40:	f000 fc1c 	bl	800977c <xTaskResumeAll>
 8008f44:	e757      	b.n	8008df6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008f46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f48:	f000 f8c9 	bl	80090de <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008f4c:	f000 fc16 	bl	800977c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008f50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f52:	f000 f916 	bl	8009182 <prvIsQueueEmpty>
 8008f56:	4603      	mov	r3, r0
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	f43f af4c 	beq.w	8008df6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00d      	beq.n	8008f80 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008f64:	f001 fe22 	bl	800abac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008f68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f6a:	f000 f811 	bl	8008f90 <prvGetDisinheritPriorityAfterTimeout>
 8008f6e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f72:	689b      	ldr	r3, [r3, #8]
 8008f74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f76:	4618      	mov	r0, r3
 8008f78:	f001 f8e6 	bl	800a148 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008f7c:	f001 fe46 	bl	800ac0c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008f80:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3738      	adds	r7, #56	@ 0x38
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	e000ed04 	.word	0xe000ed04

08008f90 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008f90:	b480      	push	{r7}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d006      	beq.n	8008fae <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008faa:	60fb      	str	r3, [r7, #12]
 8008fac:	e001      	b.n	8008fb2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
	}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3714      	adds	r7, #20
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bc80      	pop	{r7}
 8008fbc:	4770      	bx	lr

08008fbe <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008fbe:	b580      	push	{r7, lr}
 8008fc0:	b086      	sub	sp, #24
 8008fc2:	af00      	add	r7, sp, #0
 8008fc4:	60f8      	str	r0, [r7, #12]
 8008fc6:	60b9      	str	r1, [r7, #8]
 8008fc8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d10d      	bne.n	8008ff8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d14d      	bne.n	8009080 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f001 f83d 	bl	800a068 <xTaskPriorityDisinherit>
 8008fee:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	609a      	str	r2, [r3, #8]
 8008ff6:	e043      	b.n	8009080 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d119      	bne.n	8009032 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	6858      	ldr	r0, [r3, #4]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009006:	461a      	mov	r2, r3
 8009008:	68b9      	ldr	r1, [r7, #8]
 800900a:	f002 fc6c 	bl	800b8e6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	685a      	ldr	r2, [r3, #4]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009016:	441a      	add	r2, r3
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	685a      	ldr	r2, [r3, #4]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	689b      	ldr	r3, [r3, #8]
 8009024:	429a      	cmp	r2, r3
 8009026:	d32b      	bcc.n	8009080 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681a      	ldr	r2, [r3, #0]
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	605a      	str	r2, [r3, #4]
 8009030:	e026      	b.n	8009080 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	68d8      	ldr	r0, [r3, #12]
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800903a:	461a      	mov	r2, r3
 800903c:	68b9      	ldr	r1, [r7, #8]
 800903e:	f002 fc52 	bl	800b8e6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	68da      	ldr	r2, [r3, #12]
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800904a:	425b      	negs	r3, r3
 800904c:	441a      	add	r2, r3
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	68da      	ldr	r2, [r3, #12]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	429a      	cmp	r2, r3
 800905c:	d207      	bcs.n	800906e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	689a      	ldr	r2, [r3, #8]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009066:	425b      	negs	r3, r3
 8009068:	441a      	add	r2, r3
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2b02      	cmp	r3, #2
 8009072:	d105      	bne.n	8009080 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d002      	beq.n	8009080 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	3b01      	subs	r3, #1
 800907e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	1c5a      	adds	r2, r3, #1
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009088:	697b      	ldr	r3, [r7, #20]
}
 800908a:	4618      	mov	r0, r3
 800908c:	3718      	adds	r7, #24
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}

08009092 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009092:	b580      	push	{r7, lr}
 8009094:	b082      	sub	sp, #8
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
 800909a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d018      	beq.n	80090d6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	68da      	ldr	r2, [r3, #12]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ac:	441a      	add	r2, r3
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	68da      	ldr	r2, [r3, #12]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	689b      	ldr	r3, [r3, #8]
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d303      	bcc.n	80090c6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681a      	ldr	r2, [r3, #0]
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	68d9      	ldr	r1, [r3, #12]
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ce:	461a      	mov	r2, r3
 80090d0:	6838      	ldr	r0, [r7, #0]
 80090d2:	f002 fc08 	bl	800b8e6 <memcpy>
	}
}
 80090d6:	bf00      	nop
 80090d8:	3708      	adds	r7, #8
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}

080090de <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80090de:	b580      	push	{r7, lr}
 80090e0:	b084      	sub	sp, #16
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80090e6:	f001 fd61 	bl	800abac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090f0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80090f2:	e011      	b.n	8009118 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d012      	beq.n	8009122 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	3324      	adds	r3, #36	@ 0x24
 8009100:	4618      	mov	r0, r3
 8009102:	f000 fd57 	bl	8009bb4 <xTaskRemoveFromEventList>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d001      	beq.n	8009110 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800910c:	f000 fe30 	bl	8009d70 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009110:	7bfb      	ldrb	r3, [r7, #15]
 8009112:	3b01      	subs	r3, #1
 8009114:	b2db      	uxtb	r3, r3
 8009116:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800911c:	2b00      	cmp	r3, #0
 800911e:	dce9      	bgt.n	80090f4 <prvUnlockQueue+0x16>
 8009120:	e000      	b.n	8009124 <prvUnlockQueue+0x46>
					break;
 8009122:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	22ff      	movs	r2, #255	@ 0xff
 8009128:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800912c:	f001 fd6e 	bl	800ac0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009130:	f001 fd3c 	bl	800abac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800913a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800913c:	e011      	b.n	8009162 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	691b      	ldr	r3, [r3, #16]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d012      	beq.n	800916c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	3310      	adds	r3, #16
 800914a:	4618      	mov	r0, r3
 800914c:	f000 fd32 	bl	8009bb4 <xTaskRemoveFromEventList>
 8009150:	4603      	mov	r3, r0
 8009152:	2b00      	cmp	r3, #0
 8009154:	d001      	beq.n	800915a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009156:	f000 fe0b 	bl	8009d70 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800915a:	7bbb      	ldrb	r3, [r7, #14]
 800915c:	3b01      	subs	r3, #1
 800915e:	b2db      	uxtb	r3, r3
 8009160:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009162:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009166:	2b00      	cmp	r3, #0
 8009168:	dce9      	bgt.n	800913e <prvUnlockQueue+0x60>
 800916a:	e000      	b.n	800916e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800916c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	22ff      	movs	r2, #255	@ 0xff
 8009172:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009176:	f001 fd49 	bl	800ac0c <vPortExitCritical>
}
 800917a:	bf00      	nop
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}

08009182 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009182:	b580      	push	{r7, lr}
 8009184:	b084      	sub	sp, #16
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800918a:	f001 fd0f 	bl	800abac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009192:	2b00      	cmp	r3, #0
 8009194:	d102      	bne.n	800919c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009196:	2301      	movs	r3, #1
 8009198:	60fb      	str	r3, [r7, #12]
 800919a:	e001      	b.n	80091a0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800919c:	2300      	movs	r3, #0
 800919e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80091a0:	f001 fd34 	bl	800ac0c <vPortExitCritical>

	return xReturn;
 80091a4:	68fb      	ldr	r3, [r7, #12]
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3710      	adds	r7, #16
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}

080091ae <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80091ae:	b580      	push	{r7, lr}
 80091b0:	b084      	sub	sp, #16
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80091b6:	f001 fcf9 	bl	800abac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d102      	bne.n	80091cc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80091c6:	2301      	movs	r3, #1
 80091c8:	60fb      	str	r3, [r7, #12]
 80091ca:	e001      	b.n	80091d0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80091cc:	2300      	movs	r3, #0
 80091ce:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80091d0:	f001 fd1c 	bl	800ac0c <vPortExitCritical>

	return xReturn;
 80091d4:	68fb      	ldr	r3, [r7, #12]
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3710      	adds	r7, #16
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
	...

080091e0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80091e0:	b480      	push	{r7}
 80091e2:	b085      	sub	sp, #20
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80091ea:	2300      	movs	r3, #0
 80091ec:	60fb      	str	r3, [r7, #12]
 80091ee:	e014      	b.n	800921a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80091f0:	4a0e      	ldr	r2, [pc, #56]	@ (800922c <vQueueAddToRegistry+0x4c>)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d10b      	bne.n	8009214 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80091fc:	490b      	ldr	r1, [pc, #44]	@ (800922c <vQueueAddToRegistry+0x4c>)
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	683a      	ldr	r2, [r7, #0]
 8009202:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009206:	4a09      	ldr	r2, [pc, #36]	@ (800922c <vQueueAddToRegistry+0x4c>)
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	00db      	lsls	r3, r3, #3
 800920c:	4413      	add	r3, r2
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009212:	e006      	b.n	8009222 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	3301      	adds	r3, #1
 8009218:	60fb      	str	r3, [r7, #12]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2b07      	cmp	r3, #7
 800921e:	d9e7      	bls.n	80091f0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009220:	bf00      	nop
 8009222:	bf00      	nop
 8009224:	3714      	adds	r7, #20
 8009226:	46bd      	mov	sp, r7
 8009228:	bc80      	pop	{r7}
 800922a:	4770      	bx	lr
 800922c:	20000aa4 	.word	0x20000aa4

08009230 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009230:	b580      	push	{r7, lr}
 8009232:	b086      	sub	sp, #24
 8009234:	af00      	add	r7, sp, #0
 8009236:	60f8      	str	r0, [r7, #12]
 8009238:	60b9      	str	r1, [r7, #8]
 800923a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009240:	f001 fcb4 	bl	800abac <vPortEnterCritical>
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800924a:	b25b      	sxtb	r3, r3
 800924c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009250:	d103      	bne.n	800925a <vQueueWaitForMessageRestricted+0x2a>
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	2200      	movs	r2, #0
 8009256:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009260:	b25b      	sxtb	r3, r3
 8009262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009266:	d103      	bne.n	8009270 <vQueueWaitForMessageRestricted+0x40>
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009270:	f001 fccc 	bl	800ac0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009278:	2b00      	cmp	r3, #0
 800927a:	d106      	bne.n	800928a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	3324      	adds	r3, #36	@ 0x24
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	68b9      	ldr	r1, [r7, #8]
 8009284:	4618      	mov	r0, r3
 8009286:	f000 fc69 	bl	8009b5c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800928a:	6978      	ldr	r0, [r7, #20]
 800928c:	f7ff ff27 	bl	80090de <prvUnlockQueue>
	}
 8009290:	bf00      	nop
 8009292:	3718      	adds	r7, #24
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}

08009298 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009298:	b580      	push	{r7, lr}
 800929a:	b08e      	sub	sp, #56	@ 0x38
 800929c:	af04      	add	r7, sp, #16
 800929e:	60f8      	str	r0, [r7, #12]
 80092a0:	60b9      	str	r1, [r7, #8]
 80092a2:	607a      	str	r2, [r7, #4]
 80092a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80092a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d10b      	bne.n	80092c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	623b      	str	r3, [r7, #32]
}
 80092be:	bf00      	nop
 80092c0:	bf00      	nop
 80092c2:	e7fd      	b.n	80092c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80092c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d10b      	bne.n	80092e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80092ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ce:	f383 8811 	msr	BASEPRI, r3
 80092d2:	f3bf 8f6f 	isb	sy
 80092d6:	f3bf 8f4f 	dsb	sy
 80092da:	61fb      	str	r3, [r7, #28]
}
 80092dc:	bf00      	nop
 80092de:	bf00      	nop
 80092e0:	e7fd      	b.n	80092de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80092e2:	23a8      	movs	r3, #168	@ 0xa8
 80092e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80092ea:	d00b      	beq.n	8009304 <xTaskCreateStatic+0x6c>
	__asm volatile
 80092ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f0:	f383 8811 	msr	BASEPRI, r3
 80092f4:	f3bf 8f6f 	isb	sy
 80092f8:	f3bf 8f4f 	dsb	sy
 80092fc:	61bb      	str	r3, [r7, #24]
}
 80092fe:	bf00      	nop
 8009300:	bf00      	nop
 8009302:	e7fd      	b.n	8009300 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009304:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009308:	2b00      	cmp	r3, #0
 800930a:	d01e      	beq.n	800934a <xTaskCreateStatic+0xb2>
 800930c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800930e:	2b00      	cmp	r3, #0
 8009310:	d01b      	beq.n	800934a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009314:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009318:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800931a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800931c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931e:	2202      	movs	r2, #2
 8009320:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009324:	2300      	movs	r3, #0
 8009326:	9303      	str	r3, [sp, #12]
 8009328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932a:	9302      	str	r3, [sp, #8]
 800932c:	f107 0314 	add.w	r3, r7, #20
 8009330:	9301      	str	r3, [sp, #4]
 8009332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009334:	9300      	str	r3, [sp, #0]
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	687a      	ldr	r2, [r7, #4]
 800933a:	68b9      	ldr	r1, [r7, #8]
 800933c:	68f8      	ldr	r0, [r7, #12]
 800933e:	f000 f851 	bl	80093e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009342:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009344:	f000 f8f6 	bl	8009534 <prvAddNewTaskToReadyList>
 8009348:	e001      	b.n	800934e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800934a:	2300      	movs	r3, #0
 800934c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800934e:	697b      	ldr	r3, [r7, #20]
	}
 8009350:	4618      	mov	r0, r3
 8009352:	3728      	adds	r7, #40	@ 0x28
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009358:	b580      	push	{r7, lr}
 800935a:	b08c      	sub	sp, #48	@ 0x30
 800935c:	af04      	add	r7, sp, #16
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	603b      	str	r3, [r7, #0]
 8009364:	4613      	mov	r3, r2
 8009366:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009368:	88fb      	ldrh	r3, [r7, #6]
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	4618      	mov	r0, r3
 800936e:	f001 fd1f 	bl	800adb0 <pvPortMalloc>
 8009372:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d00e      	beq.n	8009398 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800937a:	20a8      	movs	r0, #168	@ 0xa8
 800937c:	f001 fd18 	bl	800adb0 <pvPortMalloc>
 8009380:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d003      	beq.n	8009390 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009388:	69fb      	ldr	r3, [r7, #28]
 800938a:	697a      	ldr	r2, [r7, #20]
 800938c:	631a      	str	r2, [r3, #48]	@ 0x30
 800938e:	e005      	b.n	800939c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009390:	6978      	ldr	r0, [r7, #20]
 8009392:	f001 fddb 	bl	800af4c <vPortFree>
 8009396:	e001      	b.n	800939c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009398:	2300      	movs	r3, #0
 800939a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800939c:	69fb      	ldr	r3, [r7, #28]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d017      	beq.n	80093d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	2200      	movs	r2, #0
 80093a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80093aa:	88fa      	ldrh	r2, [r7, #6]
 80093ac:	2300      	movs	r3, #0
 80093ae:	9303      	str	r3, [sp, #12]
 80093b0:	69fb      	ldr	r3, [r7, #28]
 80093b2:	9302      	str	r3, [sp, #8]
 80093b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093b6:	9301      	str	r3, [sp, #4]
 80093b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ba:	9300      	str	r3, [sp, #0]
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	68b9      	ldr	r1, [r7, #8]
 80093c0:	68f8      	ldr	r0, [r7, #12]
 80093c2:	f000 f80f 	bl	80093e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80093c6:	69f8      	ldr	r0, [r7, #28]
 80093c8:	f000 f8b4 	bl	8009534 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80093cc:	2301      	movs	r3, #1
 80093ce:	61bb      	str	r3, [r7, #24]
 80093d0:	e002      	b.n	80093d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80093d2:	f04f 33ff 	mov.w	r3, #4294967295
 80093d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80093d8:	69bb      	ldr	r3, [r7, #24]
	}
 80093da:	4618      	mov	r0, r3
 80093dc:	3720      	adds	r7, #32
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
	...

080093e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b088      	sub	sp, #32
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	60f8      	str	r0, [r7, #12]
 80093ec:	60b9      	str	r1, [r7, #8]
 80093ee:	607a      	str	r2, [r7, #4]
 80093f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80093f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	461a      	mov	r2, r3
 80093fc:	21a5      	movs	r1, #165	@ 0xa5
 80093fe:	f002 f989 	bl	800b714 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009404:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800940c:	3b01      	subs	r3, #1
 800940e:	009b      	lsls	r3, r3, #2
 8009410:	4413      	add	r3, r2
 8009412:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009414:	69bb      	ldr	r3, [r7, #24]
 8009416:	f023 0307 	bic.w	r3, r3, #7
 800941a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	f003 0307 	and.w	r3, r3, #7
 8009422:	2b00      	cmp	r3, #0
 8009424:	d00b      	beq.n	800943e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800942a:	f383 8811 	msr	BASEPRI, r3
 800942e:	f3bf 8f6f 	isb	sy
 8009432:	f3bf 8f4f 	dsb	sy
 8009436:	617b      	str	r3, [r7, #20]
}
 8009438:	bf00      	nop
 800943a:	bf00      	nop
 800943c:	e7fd      	b.n	800943a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d01f      	beq.n	8009484 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009444:	2300      	movs	r3, #0
 8009446:	61fb      	str	r3, [r7, #28]
 8009448:	e012      	b.n	8009470 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800944a:	68ba      	ldr	r2, [r7, #8]
 800944c:	69fb      	ldr	r3, [r7, #28]
 800944e:	4413      	add	r3, r2
 8009450:	7819      	ldrb	r1, [r3, #0]
 8009452:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	4413      	add	r3, r2
 8009458:	3334      	adds	r3, #52	@ 0x34
 800945a:	460a      	mov	r2, r1
 800945c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800945e:	68ba      	ldr	r2, [r7, #8]
 8009460:	69fb      	ldr	r3, [r7, #28]
 8009462:	4413      	add	r3, r2
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d006      	beq.n	8009478 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800946a:	69fb      	ldr	r3, [r7, #28]
 800946c:	3301      	adds	r3, #1
 800946e:	61fb      	str	r3, [r7, #28]
 8009470:	69fb      	ldr	r3, [r7, #28]
 8009472:	2b0f      	cmp	r3, #15
 8009474:	d9e9      	bls.n	800944a <prvInitialiseNewTask+0x66>
 8009476:	e000      	b.n	800947a <prvInitialiseNewTask+0x96>
			{
				break;
 8009478:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800947a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800947c:	2200      	movs	r2, #0
 800947e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009482:	e003      	b.n	800948c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009486:	2200      	movs	r2, #0
 8009488:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800948c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800948e:	2b37      	cmp	r3, #55	@ 0x37
 8009490:	d901      	bls.n	8009496 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009492:	2337      	movs	r3, #55	@ 0x37
 8009494:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009498:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800949a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800949c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800949e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80094a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a4:	2200      	movs	r2, #0
 80094a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80094a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094aa:	3304      	adds	r3, #4
 80094ac:	4618      	mov	r0, r3
 80094ae:	f7fe ff4e 	bl	800834e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80094b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b4:	3318      	adds	r3, #24
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7fe ff49 	bl	800834e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80094bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80094c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80094cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80094d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d4:	2200      	movs	r2, #0
 80094d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80094da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094dc:	2200      	movs	r2, #0
 80094de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80094e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e4:	3354      	adds	r3, #84	@ 0x54
 80094e6:	224c      	movs	r2, #76	@ 0x4c
 80094e8:	2100      	movs	r1, #0
 80094ea:	4618      	mov	r0, r3
 80094ec:	f002 f912 	bl	800b714 <memset>
 80094f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f2:	4a0d      	ldr	r2, [pc, #52]	@ (8009528 <prvInitialiseNewTask+0x144>)
 80094f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80094f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f8:	4a0c      	ldr	r2, [pc, #48]	@ (800952c <prvInitialiseNewTask+0x148>)
 80094fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80094fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094fe:	4a0c      	ldr	r2, [pc, #48]	@ (8009530 <prvInitialiseNewTask+0x14c>)
 8009500:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009502:	683a      	ldr	r2, [r7, #0]
 8009504:	68f9      	ldr	r1, [r7, #12]
 8009506:	69b8      	ldr	r0, [r7, #24]
 8009508:	f001 fa62 	bl	800a9d0 <pxPortInitialiseStack>
 800950c:	4602      	mov	r2, r0
 800950e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009510:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009514:	2b00      	cmp	r3, #0
 8009516:	d002      	beq.n	800951e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800951a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800951c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800951e:	bf00      	nop
 8009520:	3720      	adds	r7, #32
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}
 8009526:	bf00      	nop
 8009528:	20001d40 	.word	0x20001d40
 800952c:	20001da8 	.word	0x20001da8
 8009530:	20001e10 	.word	0x20001e10

08009534 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800953c:	f001 fb36 	bl	800abac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009540:	4b2d      	ldr	r3, [pc, #180]	@ (80095f8 <prvAddNewTaskToReadyList+0xc4>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	3301      	adds	r3, #1
 8009546:	4a2c      	ldr	r2, [pc, #176]	@ (80095f8 <prvAddNewTaskToReadyList+0xc4>)
 8009548:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800954a:	4b2c      	ldr	r3, [pc, #176]	@ (80095fc <prvAddNewTaskToReadyList+0xc8>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d109      	bne.n	8009566 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009552:	4a2a      	ldr	r2, [pc, #168]	@ (80095fc <prvAddNewTaskToReadyList+0xc8>)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009558:	4b27      	ldr	r3, [pc, #156]	@ (80095f8 <prvAddNewTaskToReadyList+0xc4>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	2b01      	cmp	r3, #1
 800955e:	d110      	bne.n	8009582 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009560:	f000 fc2a 	bl	8009db8 <prvInitialiseTaskLists>
 8009564:	e00d      	b.n	8009582 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009566:	4b26      	ldr	r3, [pc, #152]	@ (8009600 <prvAddNewTaskToReadyList+0xcc>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d109      	bne.n	8009582 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800956e:	4b23      	ldr	r3, [pc, #140]	@ (80095fc <prvAddNewTaskToReadyList+0xc8>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009578:	429a      	cmp	r2, r3
 800957a:	d802      	bhi.n	8009582 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800957c:	4a1f      	ldr	r2, [pc, #124]	@ (80095fc <prvAddNewTaskToReadyList+0xc8>)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009582:	4b20      	ldr	r3, [pc, #128]	@ (8009604 <prvAddNewTaskToReadyList+0xd0>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	3301      	adds	r3, #1
 8009588:	4a1e      	ldr	r2, [pc, #120]	@ (8009604 <prvAddNewTaskToReadyList+0xd0>)
 800958a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800958c:	4b1d      	ldr	r3, [pc, #116]	@ (8009604 <prvAddNewTaskToReadyList+0xd0>)
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009598:	4b1b      	ldr	r3, [pc, #108]	@ (8009608 <prvAddNewTaskToReadyList+0xd4>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	429a      	cmp	r2, r3
 800959e:	d903      	bls.n	80095a8 <prvAddNewTaskToReadyList+0x74>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a4:	4a18      	ldr	r2, [pc, #96]	@ (8009608 <prvAddNewTaskToReadyList+0xd4>)
 80095a6:	6013      	str	r3, [r2, #0]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ac:	4613      	mov	r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	4413      	add	r3, r2
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	4a15      	ldr	r2, [pc, #84]	@ (800960c <prvAddNewTaskToReadyList+0xd8>)
 80095b6:	441a      	add	r2, r3
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	3304      	adds	r3, #4
 80095bc:	4619      	mov	r1, r3
 80095be:	4610      	mov	r0, r2
 80095c0:	f7fe fed1 	bl	8008366 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80095c4:	f001 fb22 	bl	800ac0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80095c8:	4b0d      	ldr	r3, [pc, #52]	@ (8009600 <prvAddNewTaskToReadyList+0xcc>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d00e      	beq.n	80095ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80095d0:	4b0a      	ldr	r3, [pc, #40]	@ (80095fc <prvAddNewTaskToReadyList+0xc8>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095da:	429a      	cmp	r2, r3
 80095dc:	d207      	bcs.n	80095ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80095de:	4b0c      	ldr	r3, [pc, #48]	@ (8009610 <prvAddNewTaskToReadyList+0xdc>)
 80095e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095e4:	601a      	str	r2, [r3, #0]
 80095e6:	f3bf 8f4f 	dsb	sy
 80095ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095ee:	bf00      	nop
 80095f0:	3708      	adds	r7, #8
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	20000fb8 	.word	0x20000fb8
 80095fc:	20000ae4 	.word	0x20000ae4
 8009600:	20000fc4 	.word	0x20000fc4
 8009604:	20000fd4 	.word	0x20000fd4
 8009608:	20000fc0 	.word	0x20000fc0
 800960c:	20000ae8 	.word	0x20000ae8
 8009610:	e000ed04 	.word	0xe000ed04

08009614 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800961c:	2300      	movs	r3, #0
 800961e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d018      	beq.n	8009658 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009626:	4b14      	ldr	r3, [pc, #80]	@ (8009678 <vTaskDelay+0x64>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00b      	beq.n	8009646 <vTaskDelay+0x32>
	__asm volatile
 800962e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009632:	f383 8811 	msr	BASEPRI, r3
 8009636:	f3bf 8f6f 	isb	sy
 800963a:	f3bf 8f4f 	dsb	sy
 800963e:	60bb      	str	r3, [r7, #8]
}
 8009640:	bf00      	nop
 8009642:	bf00      	nop
 8009644:	e7fd      	b.n	8009642 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009646:	f000 f88b 	bl	8009760 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800964a:	2100      	movs	r1, #0
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f000 fe13 	bl	800a278 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009652:	f000 f893 	bl	800977c <xTaskResumeAll>
 8009656:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d107      	bne.n	800966e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800965e:	4b07      	ldr	r3, [pc, #28]	@ (800967c <vTaskDelay+0x68>)
 8009660:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009664:	601a      	str	r2, [r3, #0]
 8009666:	f3bf 8f4f 	dsb	sy
 800966a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800966e:	bf00      	nop
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	20000fe0 	.word	0x20000fe0
 800967c:	e000ed04 	.word	0xe000ed04

08009680 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b08a      	sub	sp, #40	@ 0x28
 8009684:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009686:	2300      	movs	r3, #0
 8009688:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800968a:	2300      	movs	r3, #0
 800968c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800968e:	463a      	mov	r2, r7
 8009690:	1d39      	adds	r1, r7, #4
 8009692:	f107 0308 	add.w	r3, r7, #8
 8009696:	4618      	mov	r0, r3
 8009698:	f7fe fe08 	bl	80082ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800969c:	6839      	ldr	r1, [r7, #0]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	68ba      	ldr	r2, [r7, #8]
 80096a2:	9202      	str	r2, [sp, #8]
 80096a4:	9301      	str	r3, [sp, #4]
 80096a6:	2300      	movs	r3, #0
 80096a8:	9300      	str	r3, [sp, #0]
 80096aa:	2300      	movs	r3, #0
 80096ac:	460a      	mov	r2, r1
 80096ae:	4924      	ldr	r1, [pc, #144]	@ (8009740 <vTaskStartScheduler+0xc0>)
 80096b0:	4824      	ldr	r0, [pc, #144]	@ (8009744 <vTaskStartScheduler+0xc4>)
 80096b2:	f7ff fdf1 	bl	8009298 <xTaskCreateStatic>
 80096b6:	4603      	mov	r3, r0
 80096b8:	4a23      	ldr	r2, [pc, #140]	@ (8009748 <vTaskStartScheduler+0xc8>)
 80096ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80096bc:	4b22      	ldr	r3, [pc, #136]	@ (8009748 <vTaskStartScheduler+0xc8>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d002      	beq.n	80096ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80096c4:	2301      	movs	r3, #1
 80096c6:	617b      	str	r3, [r7, #20]
 80096c8:	e001      	b.n	80096ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80096ca:	2300      	movs	r3, #0
 80096cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d102      	bne.n	80096da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80096d4:	f000 fe24 	bl	800a320 <xTimerCreateTimerTask>
 80096d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	2b01      	cmp	r3, #1
 80096de:	d11b      	bne.n	8009718 <vTaskStartScheduler+0x98>
	__asm volatile
 80096e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e4:	f383 8811 	msr	BASEPRI, r3
 80096e8:	f3bf 8f6f 	isb	sy
 80096ec:	f3bf 8f4f 	dsb	sy
 80096f0:	613b      	str	r3, [r7, #16]
}
 80096f2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096f4:	4b15      	ldr	r3, [pc, #84]	@ (800974c <vTaskStartScheduler+0xcc>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	3354      	adds	r3, #84	@ 0x54
 80096fa:	4a15      	ldr	r2, [pc, #84]	@ (8009750 <vTaskStartScheduler+0xd0>)
 80096fc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80096fe:	4b15      	ldr	r3, [pc, #84]	@ (8009754 <vTaskStartScheduler+0xd4>)
 8009700:	f04f 32ff 	mov.w	r2, #4294967295
 8009704:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009706:	4b14      	ldr	r3, [pc, #80]	@ (8009758 <vTaskStartScheduler+0xd8>)
 8009708:	2201      	movs	r2, #1
 800970a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800970c:	4b13      	ldr	r3, [pc, #76]	@ (800975c <vTaskStartScheduler+0xdc>)
 800970e:	2200      	movs	r2, #0
 8009710:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009712:	f001 f9d9 	bl	800aac8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009716:	e00f      	b.n	8009738 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800971e:	d10b      	bne.n	8009738 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009724:	f383 8811 	msr	BASEPRI, r3
 8009728:	f3bf 8f6f 	isb	sy
 800972c:	f3bf 8f4f 	dsb	sy
 8009730:	60fb      	str	r3, [r7, #12]
}
 8009732:	bf00      	nop
 8009734:	bf00      	nop
 8009736:	e7fd      	b.n	8009734 <vTaskStartScheduler+0xb4>
}
 8009738:	bf00      	nop
 800973a:	3718      	adds	r7, #24
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}
 8009740:	0800c314 	.word	0x0800c314
 8009744:	08009d89 	.word	0x08009d89
 8009748:	20000fdc 	.word	0x20000fdc
 800974c:	20000ae4 	.word	0x20000ae4
 8009750:	2000001c 	.word	0x2000001c
 8009754:	20000fd8 	.word	0x20000fd8
 8009758:	20000fc4 	.word	0x20000fc4
 800975c:	20000fbc 	.word	0x20000fbc

08009760 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009760:	b480      	push	{r7}
 8009762:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009764:	4b04      	ldr	r3, [pc, #16]	@ (8009778 <vTaskSuspendAll+0x18>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	3301      	adds	r3, #1
 800976a:	4a03      	ldr	r2, [pc, #12]	@ (8009778 <vTaskSuspendAll+0x18>)
 800976c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800976e:	bf00      	nop
 8009770:	46bd      	mov	sp, r7
 8009772:	bc80      	pop	{r7}
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop
 8009778:	20000fe0 	.word	0x20000fe0

0800977c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b084      	sub	sp, #16
 8009780:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009782:	2300      	movs	r3, #0
 8009784:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009786:	2300      	movs	r3, #0
 8009788:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800978a:	4b42      	ldr	r3, [pc, #264]	@ (8009894 <xTaskResumeAll+0x118>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d10b      	bne.n	80097aa <xTaskResumeAll+0x2e>
	__asm volatile
 8009792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009796:	f383 8811 	msr	BASEPRI, r3
 800979a:	f3bf 8f6f 	isb	sy
 800979e:	f3bf 8f4f 	dsb	sy
 80097a2:	603b      	str	r3, [r7, #0]
}
 80097a4:	bf00      	nop
 80097a6:	bf00      	nop
 80097a8:	e7fd      	b.n	80097a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80097aa:	f001 f9ff 	bl	800abac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80097ae:	4b39      	ldr	r3, [pc, #228]	@ (8009894 <xTaskResumeAll+0x118>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	3b01      	subs	r3, #1
 80097b4:	4a37      	ldr	r2, [pc, #220]	@ (8009894 <xTaskResumeAll+0x118>)
 80097b6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097b8:	4b36      	ldr	r3, [pc, #216]	@ (8009894 <xTaskResumeAll+0x118>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d162      	bne.n	8009886 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80097c0:	4b35      	ldr	r3, [pc, #212]	@ (8009898 <xTaskResumeAll+0x11c>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d05e      	beq.n	8009886 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80097c8:	e02f      	b.n	800982a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097ca:	4b34      	ldr	r3, [pc, #208]	@ (800989c <xTaskResumeAll+0x120>)
 80097cc:	68db      	ldr	r3, [r3, #12]
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	3318      	adds	r3, #24
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7fe fe20 	bl	800841c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	3304      	adds	r3, #4
 80097e0:	4618      	mov	r0, r3
 80097e2:	f7fe fe1b 	bl	800841c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097ea:	4b2d      	ldr	r3, [pc, #180]	@ (80098a0 <xTaskResumeAll+0x124>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	429a      	cmp	r2, r3
 80097f0:	d903      	bls.n	80097fa <xTaskResumeAll+0x7e>
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097f6:	4a2a      	ldr	r2, [pc, #168]	@ (80098a0 <xTaskResumeAll+0x124>)
 80097f8:	6013      	str	r3, [r2, #0]
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097fe:	4613      	mov	r3, r2
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	4413      	add	r3, r2
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	4a27      	ldr	r2, [pc, #156]	@ (80098a4 <xTaskResumeAll+0x128>)
 8009808:	441a      	add	r2, r3
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	3304      	adds	r3, #4
 800980e:	4619      	mov	r1, r3
 8009810:	4610      	mov	r0, r2
 8009812:	f7fe fda8 	bl	8008366 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800981a:	4b23      	ldr	r3, [pc, #140]	@ (80098a8 <xTaskResumeAll+0x12c>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009820:	429a      	cmp	r2, r3
 8009822:	d302      	bcc.n	800982a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009824:	4b21      	ldr	r3, [pc, #132]	@ (80098ac <xTaskResumeAll+0x130>)
 8009826:	2201      	movs	r2, #1
 8009828:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800982a:	4b1c      	ldr	r3, [pc, #112]	@ (800989c <xTaskResumeAll+0x120>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d1cb      	bne.n	80097ca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d001      	beq.n	800983c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009838:	f000 fb62 	bl	8009f00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800983c:	4b1c      	ldr	r3, [pc, #112]	@ (80098b0 <xTaskResumeAll+0x134>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d010      	beq.n	800986a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009848:	f000 f844 	bl	80098d4 <xTaskIncrementTick>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d002      	beq.n	8009858 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009852:	4b16      	ldr	r3, [pc, #88]	@ (80098ac <xTaskResumeAll+0x130>)
 8009854:	2201      	movs	r2, #1
 8009856:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	3b01      	subs	r3, #1
 800985c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d1f1      	bne.n	8009848 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009864:	4b12      	ldr	r3, [pc, #72]	@ (80098b0 <xTaskResumeAll+0x134>)
 8009866:	2200      	movs	r2, #0
 8009868:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800986a:	4b10      	ldr	r3, [pc, #64]	@ (80098ac <xTaskResumeAll+0x130>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d009      	beq.n	8009886 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009872:	2301      	movs	r3, #1
 8009874:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009876:	4b0f      	ldr	r3, [pc, #60]	@ (80098b4 <xTaskResumeAll+0x138>)
 8009878:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800987c:	601a      	str	r2, [r3, #0]
 800987e:	f3bf 8f4f 	dsb	sy
 8009882:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009886:	f001 f9c1 	bl	800ac0c <vPortExitCritical>

	return xAlreadyYielded;
 800988a:	68bb      	ldr	r3, [r7, #8]
}
 800988c:	4618      	mov	r0, r3
 800988e:	3710      	adds	r7, #16
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}
 8009894:	20000fe0 	.word	0x20000fe0
 8009898:	20000fb8 	.word	0x20000fb8
 800989c:	20000f78 	.word	0x20000f78
 80098a0:	20000fc0 	.word	0x20000fc0
 80098a4:	20000ae8 	.word	0x20000ae8
 80098a8:	20000ae4 	.word	0x20000ae4
 80098ac:	20000fcc 	.word	0x20000fcc
 80098b0:	20000fc8 	.word	0x20000fc8
 80098b4:	e000ed04 	.word	0xe000ed04

080098b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80098b8:	b480      	push	{r7}
 80098ba:	b083      	sub	sp, #12
 80098bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80098be:	4b04      	ldr	r3, [pc, #16]	@ (80098d0 <xTaskGetTickCount+0x18>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80098c4:	687b      	ldr	r3, [r7, #4]
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	370c      	adds	r7, #12
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bc80      	pop	{r7}
 80098ce:	4770      	bx	lr
 80098d0:	20000fbc 	.word	0x20000fbc

080098d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b086      	sub	sp, #24
 80098d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80098da:	2300      	movs	r3, #0
 80098dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098de:	4b4f      	ldr	r3, [pc, #316]	@ (8009a1c <xTaskIncrementTick+0x148>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	f040 8090 	bne.w	8009a08 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80098e8:	4b4d      	ldr	r3, [pc, #308]	@ (8009a20 <xTaskIncrementTick+0x14c>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	3301      	adds	r3, #1
 80098ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80098f0:	4a4b      	ldr	r2, [pc, #300]	@ (8009a20 <xTaskIncrementTick+0x14c>)
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d121      	bne.n	8009940 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80098fc:	4b49      	ldr	r3, [pc, #292]	@ (8009a24 <xTaskIncrementTick+0x150>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d00b      	beq.n	800991e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800990a:	f383 8811 	msr	BASEPRI, r3
 800990e:	f3bf 8f6f 	isb	sy
 8009912:	f3bf 8f4f 	dsb	sy
 8009916:	603b      	str	r3, [r7, #0]
}
 8009918:	bf00      	nop
 800991a:	bf00      	nop
 800991c:	e7fd      	b.n	800991a <xTaskIncrementTick+0x46>
 800991e:	4b41      	ldr	r3, [pc, #260]	@ (8009a24 <xTaskIncrementTick+0x150>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	60fb      	str	r3, [r7, #12]
 8009924:	4b40      	ldr	r3, [pc, #256]	@ (8009a28 <xTaskIncrementTick+0x154>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a3e      	ldr	r2, [pc, #248]	@ (8009a24 <xTaskIncrementTick+0x150>)
 800992a:	6013      	str	r3, [r2, #0]
 800992c:	4a3e      	ldr	r2, [pc, #248]	@ (8009a28 <xTaskIncrementTick+0x154>)
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	6013      	str	r3, [r2, #0]
 8009932:	4b3e      	ldr	r3, [pc, #248]	@ (8009a2c <xTaskIncrementTick+0x158>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	3301      	adds	r3, #1
 8009938:	4a3c      	ldr	r2, [pc, #240]	@ (8009a2c <xTaskIncrementTick+0x158>)
 800993a:	6013      	str	r3, [r2, #0]
 800993c:	f000 fae0 	bl	8009f00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009940:	4b3b      	ldr	r3, [pc, #236]	@ (8009a30 <xTaskIncrementTick+0x15c>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	693a      	ldr	r2, [r7, #16]
 8009946:	429a      	cmp	r2, r3
 8009948:	d349      	bcc.n	80099de <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800994a:	4b36      	ldr	r3, [pc, #216]	@ (8009a24 <xTaskIncrementTick+0x150>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d104      	bne.n	800995e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009954:	4b36      	ldr	r3, [pc, #216]	@ (8009a30 <xTaskIncrementTick+0x15c>)
 8009956:	f04f 32ff 	mov.w	r2, #4294967295
 800995a:	601a      	str	r2, [r3, #0]
					break;
 800995c:	e03f      	b.n	80099de <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800995e:	4b31      	ldr	r3, [pc, #196]	@ (8009a24 <xTaskIncrementTick+0x150>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	68db      	ldr	r3, [r3, #12]
 8009964:	68db      	ldr	r3, [r3, #12]
 8009966:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800996e:	693a      	ldr	r2, [r7, #16]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	429a      	cmp	r2, r3
 8009974:	d203      	bcs.n	800997e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009976:	4a2e      	ldr	r2, [pc, #184]	@ (8009a30 <xTaskIncrementTick+0x15c>)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800997c:	e02f      	b.n	80099de <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	3304      	adds	r3, #4
 8009982:	4618      	mov	r0, r3
 8009984:	f7fe fd4a 	bl	800841c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800998c:	2b00      	cmp	r3, #0
 800998e:	d004      	beq.n	800999a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	3318      	adds	r3, #24
 8009994:	4618      	mov	r0, r3
 8009996:	f7fe fd41 	bl	800841c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800999e:	4b25      	ldr	r3, [pc, #148]	@ (8009a34 <xTaskIncrementTick+0x160>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d903      	bls.n	80099ae <xTaskIncrementTick+0xda>
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099aa:	4a22      	ldr	r2, [pc, #136]	@ (8009a34 <xTaskIncrementTick+0x160>)
 80099ac:	6013      	str	r3, [r2, #0]
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099b2:	4613      	mov	r3, r2
 80099b4:	009b      	lsls	r3, r3, #2
 80099b6:	4413      	add	r3, r2
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	4a1f      	ldr	r2, [pc, #124]	@ (8009a38 <xTaskIncrementTick+0x164>)
 80099bc:	441a      	add	r2, r3
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	3304      	adds	r3, #4
 80099c2:	4619      	mov	r1, r3
 80099c4:	4610      	mov	r0, r2
 80099c6:	f7fe fcce 	bl	8008366 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099ce:	4b1b      	ldr	r3, [pc, #108]	@ (8009a3c <xTaskIncrementTick+0x168>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d3b8      	bcc.n	800994a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80099d8:	2301      	movs	r3, #1
 80099da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099dc:	e7b5      	b.n	800994a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80099de:	4b17      	ldr	r3, [pc, #92]	@ (8009a3c <xTaskIncrementTick+0x168>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099e4:	4914      	ldr	r1, [pc, #80]	@ (8009a38 <xTaskIncrementTick+0x164>)
 80099e6:	4613      	mov	r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	4413      	add	r3, r2
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	440b      	add	r3, r1
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2b01      	cmp	r3, #1
 80099f4:	d901      	bls.n	80099fa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80099f6:	2301      	movs	r3, #1
 80099f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80099fa:	4b11      	ldr	r3, [pc, #68]	@ (8009a40 <xTaskIncrementTick+0x16c>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d007      	beq.n	8009a12 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009a02:	2301      	movs	r3, #1
 8009a04:	617b      	str	r3, [r7, #20]
 8009a06:	e004      	b.n	8009a12 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009a08:	4b0e      	ldr	r3, [pc, #56]	@ (8009a44 <xTaskIncrementTick+0x170>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	3301      	adds	r3, #1
 8009a0e:	4a0d      	ldr	r2, [pc, #52]	@ (8009a44 <xTaskIncrementTick+0x170>)
 8009a10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009a12:	697b      	ldr	r3, [r7, #20]
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3718      	adds	r7, #24
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}
 8009a1c:	20000fe0 	.word	0x20000fe0
 8009a20:	20000fbc 	.word	0x20000fbc
 8009a24:	20000f70 	.word	0x20000f70
 8009a28:	20000f74 	.word	0x20000f74
 8009a2c:	20000fd0 	.word	0x20000fd0
 8009a30:	20000fd8 	.word	0x20000fd8
 8009a34:	20000fc0 	.word	0x20000fc0
 8009a38:	20000ae8 	.word	0x20000ae8
 8009a3c:	20000ae4 	.word	0x20000ae4
 8009a40:	20000fcc 	.word	0x20000fcc
 8009a44:	20000fc8 	.word	0x20000fc8

08009a48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b085      	sub	sp, #20
 8009a4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009a4e:	4b2a      	ldr	r3, [pc, #168]	@ (8009af8 <vTaskSwitchContext+0xb0>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d003      	beq.n	8009a5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009a56:	4b29      	ldr	r3, [pc, #164]	@ (8009afc <vTaskSwitchContext+0xb4>)
 8009a58:	2201      	movs	r2, #1
 8009a5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009a5c:	e047      	b.n	8009aee <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009a5e:	4b27      	ldr	r3, [pc, #156]	@ (8009afc <vTaskSwitchContext+0xb4>)
 8009a60:	2200      	movs	r2, #0
 8009a62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a64:	4b26      	ldr	r3, [pc, #152]	@ (8009b00 <vTaskSwitchContext+0xb8>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	60fb      	str	r3, [r7, #12]
 8009a6a:	e011      	b.n	8009a90 <vTaskSwitchContext+0x48>
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d10b      	bne.n	8009a8a <vTaskSwitchContext+0x42>
	__asm volatile
 8009a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a76:	f383 8811 	msr	BASEPRI, r3
 8009a7a:	f3bf 8f6f 	isb	sy
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	607b      	str	r3, [r7, #4]
}
 8009a84:	bf00      	nop
 8009a86:	bf00      	nop
 8009a88:	e7fd      	b.n	8009a86 <vTaskSwitchContext+0x3e>
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	60fb      	str	r3, [r7, #12]
 8009a90:	491c      	ldr	r1, [pc, #112]	@ (8009b04 <vTaskSwitchContext+0xbc>)
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	4613      	mov	r3, r2
 8009a96:	009b      	lsls	r3, r3, #2
 8009a98:	4413      	add	r3, r2
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	440b      	add	r3, r1
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d0e3      	beq.n	8009a6c <vTaskSwitchContext+0x24>
 8009aa4:	68fa      	ldr	r2, [r7, #12]
 8009aa6:	4613      	mov	r3, r2
 8009aa8:	009b      	lsls	r3, r3, #2
 8009aaa:	4413      	add	r3, r2
 8009aac:	009b      	lsls	r3, r3, #2
 8009aae:	4a15      	ldr	r2, [pc, #84]	@ (8009b04 <vTaskSwitchContext+0xbc>)
 8009ab0:	4413      	add	r3, r2
 8009ab2:	60bb      	str	r3, [r7, #8]
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	685a      	ldr	r2, [r3, #4]
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	605a      	str	r2, [r3, #4]
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	685a      	ldr	r2, [r3, #4]
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	3308      	adds	r3, #8
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d104      	bne.n	8009ad4 <vTaskSwitchContext+0x8c>
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	685a      	ldr	r2, [r3, #4]
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	605a      	str	r2, [r3, #4]
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	68db      	ldr	r3, [r3, #12]
 8009ada:	4a0b      	ldr	r2, [pc, #44]	@ (8009b08 <vTaskSwitchContext+0xc0>)
 8009adc:	6013      	str	r3, [r2, #0]
 8009ade:	4a08      	ldr	r2, [pc, #32]	@ (8009b00 <vTaskSwitchContext+0xb8>)
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009ae4:	4b08      	ldr	r3, [pc, #32]	@ (8009b08 <vTaskSwitchContext+0xc0>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	3354      	adds	r3, #84	@ 0x54
 8009aea:	4a08      	ldr	r2, [pc, #32]	@ (8009b0c <vTaskSwitchContext+0xc4>)
 8009aec:	6013      	str	r3, [r2, #0]
}
 8009aee:	bf00      	nop
 8009af0:	3714      	adds	r7, #20
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bc80      	pop	{r7}
 8009af6:	4770      	bx	lr
 8009af8:	20000fe0 	.word	0x20000fe0
 8009afc:	20000fcc 	.word	0x20000fcc
 8009b00:	20000fc0 	.word	0x20000fc0
 8009b04:	20000ae8 	.word	0x20000ae8
 8009b08:	20000ae4 	.word	0x20000ae4
 8009b0c:	2000001c 	.word	0x2000001c

08009b10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10b      	bne.n	8009b38 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b24:	f383 8811 	msr	BASEPRI, r3
 8009b28:	f3bf 8f6f 	isb	sy
 8009b2c:	f3bf 8f4f 	dsb	sy
 8009b30:	60fb      	str	r3, [r7, #12]
}
 8009b32:	bf00      	nop
 8009b34:	bf00      	nop
 8009b36:	e7fd      	b.n	8009b34 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b38:	4b07      	ldr	r3, [pc, #28]	@ (8009b58 <vTaskPlaceOnEventList+0x48>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	3318      	adds	r3, #24
 8009b3e:	4619      	mov	r1, r3
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f7fe fc33 	bl	80083ac <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009b46:	2101      	movs	r1, #1
 8009b48:	6838      	ldr	r0, [r7, #0]
 8009b4a:	f000 fb95 	bl	800a278 <prvAddCurrentTaskToDelayedList>
}
 8009b4e:	bf00      	nop
 8009b50:	3710      	adds	r7, #16
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}
 8009b56:	bf00      	nop
 8009b58:	20000ae4 	.word	0x20000ae4

08009b5c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b086      	sub	sp, #24
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	60b9      	str	r1, [r7, #8]
 8009b66:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d10b      	bne.n	8009b86 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	617b      	str	r3, [r7, #20]
}
 8009b80:	bf00      	nop
 8009b82:	bf00      	nop
 8009b84:	e7fd      	b.n	8009b82 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b86:	4b0a      	ldr	r3, [pc, #40]	@ (8009bb0 <vTaskPlaceOnEventListRestricted+0x54>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	3318      	adds	r3, #24
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	68f8      	ldr	r0, [r7, #12]
 8009b90:	f7fe fbe9 	bl	8008366 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d002      	beq.n	8009ba0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b9e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009ba0:	6879      	ldr	r1, [r7, #4]
 8009ba2:	68b8      	ldr	r0, [r7, #8]
 8009ba4:	f000 fb68 	bl	800a278 <prvAddCurrentTaskToDelayedList>
	}
 8009ba8:	bf00      	nop
 8009baa:	3718      	adds	r7, #24
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	20000ae4 	.word	0x20000ae4

08009bb4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b086      	sub	sp, #24
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	68db      	ldr	r3, [r3, #12]
 8009bc2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d10b      	bne.n	8009be2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bce:	f383 8811 	msr	BASEPRI, r3
 8009bd2:	f3bf 8f6f 	isb	sy
 8009bd6:	f3bf 8f4f 	dsb	sy
 8009bda:	60fb      	str	r3, [r7, #12]
}
 8009bdc:	bf00      	nop
 8009bde:	bf00      	nop
 8009be0:	e7fd      	b.n	8009bde <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	3318      	adds	r3, #24
 8009be6:	4618      	mov	r0, r3
 8009be8:	f7fe fc18 	bl	800841c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009bec:	4b1d      	ldr	r3, [pc, #116]	@ (8009c64 <xTaskRemoveFromEventList+0xb0>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d11d      	bne.n	8009c30 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	3304      	adds	r3, #4
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f7fe fc0f 	bl	800841c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c02:	4b19      	ldr	r3, [pc, #100]	@ (8009c68 <xTaskRemoveFromEventList+0xb4>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d903      	bls.n	8009c12 <xTaskRemoveFromEventList+0x5e>
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c0e:	4a16      	ldr	r2, [pc, #88]	@ (8009c68 <xTaskRemoveFromEventList+0xb4>)
 8009c10:	6013      	str	r3, [r2, #0]
 8009c12:	693b      	ldr	r3, [r7, #16]
 8009c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c16:	4613      	mov	r3, r2
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	4413      	add	r3, r2
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	4a13      	ldr	r2, [pc, #76]	@ (8009c6c <xTaskRemoveFromEventList+0xb8>)
 8009c20:	441a      	add	r2, r3
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	3304      	adds	r3, #4
 8009c26:	4619      	mov	r1, r3
 8009c28:	4610      	mov	r0, r2
 8009c2a:	f7fe fb9c 	bl	8008366 <vListInsertEnd>
 8009c2e:	e005      	b.n	8009c3c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	3318      	adds	r3, #24
 8009c34:	4619      	mov	r1, r3
 8009c36:	480e      	ldr	r0, [pc, #56]	@ (8009c70 <xTaskRemoveFromEventList+0xbc>)
 8009c38:	f7fe fb95 	bl	8008366 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c40:	4b0c      	ldr	r3, [pc, #48]	@ (8009c74 <xTaskRemoveFromEventList+0xc0>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c46:	429a      	cmp	r2, r3
 8009c48:	d905      	bls.n	8009c56 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8009c78 <xTaskRemoveFromEventList+0xc4>)
 8009c50:	2201      	movs	r2, #1
 8009c52:	601a      	str	r2, [r3, #0]
 8009c54:	e001      	b.n	8009c5a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009c56:	2300      	movs	r3, #0
 8009c58:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009c5a:	697b      	ldr	r3, [r7, #20]
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3718      	adds	r7, #24
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	20000fe0 	.word	0x20000fe0
 8009c68:	20000fc0 	.word	0x20000fc0
 8009c6c:	20000ae8 	.word	0x20000ae8
 8009c70:	20000f78 	.word	0x20000f78
 8009c74:	20000ae4 	.word	0x20000ae4
 8009c78:	20000fcc 	.word	0x20000fcc

08009c7c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b083      	sub	sp, #12
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009c84:	4b06      	ldr	r3, [pc, #24]	@ (8009ca0 <vTaskInternalSetTimeOutState+0x24>)
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009c8c:	4b05      	ldr	r3, [pc, #20]	@ (8009ca4 <vTaskInternalSetTimeOutState+0x28>)
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	605a      	str	r2, [r3, #4]
}
 8009c94:	bf00      	nop
 8009c96:	370c      	adds	r7, #12
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bc80      	pop	{r7}
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	20000fd0 	.word	0x20000fd0
 8009ca4:	20000fbc 	.word	0x20000fbc

08009ca8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b088      	sub	sp, #32
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d10b      	bne.n	8009cd0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cbc:	f383 8811 	msr	BASEPRI, r3
 8009cc0:	f3bf 8f6f 	isb	sy
 8009cc4:	f3bf 8f4f 	dsb	sy
 8009cc8:	613b      	str	r3, [r7, #16]
}
 8009cca:	bf00      	nop
 8009ccc:	bf00      	nop
 8009cce:	e7fd      	b.n	8009ccc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d10b      	bne.n	8009cee <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cda:	f383 8811 	msr	BASEPRI, r3
 8009cde:	f3bf 8f6f 	isb	sy
 8009ce2:	f3bf 8f4f 	dsb	sy
 8009ce6:	60fb      	str	r3, [r7, #12]
}
 8009ce8:	bf00      	nop
 8009cea:	bf00      	nop
 8009cec:	e7fd      	b.n	8009cea <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009cee:	f000 ff5d 	bl	800abac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8009d68 <xTaskCheckForTimeOut+0xc0>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	685b      	ldr	r3, [r3, #4]
 8009cfc:	69ba      	ldr	r2, [r7, #24]
 8009cfe:	1ad3      	subs	r3, r2, r3
 8009d00:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d0a:	d102      	bne.n	8009d12 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	61fb      	str	r3, [r7, #28]
 8009d10:	e023      	b.n	8009d5a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	4b15      	ldr	r3, [pc, #84]	@ (8009d6c <xTaskCheckForTimeOut+0xc4>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d007      	beq.n	8009d2e <xTaskCheckForTimeOut+0x86>
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	69ba      	ldr	r2, [r7, #24]
 8009d24:	429a      	cmp	r2, r3
 8009d26:	d302      	bcc.n	8009d2e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	61fb      	str	r3, [r7, #28]
 8009d2c:	e015      	b.n	8009d5a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	697a      	ldr	r2, [r7, #20]
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d20b      	bcs.n	8009d50 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	1ad2      	subs	r2, r2, r3
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f7ff ff99 	bl	8009c7c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	61fb      	str	r3, [r7, #28]
 8009d4e:	e004      	b.n	8009d5a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	2200      	movs	r2, #0
 8009d54:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009d56:	2301      	movs	r3, #1
 8009d58:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009d5a:	f000 ff57 	bl	800ac0c <vPortExitCritical>

	return xReturn;
 8009d5e:	69fb      	ldr	r3, [r7, #28]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3720      	adds	r7, #32
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}
 8009d68:	20000fbc 	.word	0x20000fbc
 8009d6c:	20000fd0 	.word	0x20000fd0

08009d70 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009d70:	b480      	push	{r7}
 8009d72:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009d74:	4b03      	ldr	r3, [pc, #12]	@ (8009d84 <vTaskMissedYield+0x14>)
 8009d76:	2201      	movs	r2, #1
 8009d78:	601a      	str	r2, [r3, #0]
}
 8009d7a:	bf00      	nop
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bc80      	pop	{r7}
 8009d80:	4770      	bx	lr
 8009d82:	bf00      	nop
 8009d84:	20000fcc 	.word	0x20000fcc

08009d88 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b082      	sub	sp, #8
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009d90:	f000 f852 	bl	8009e38 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009d94:	4b06      	ldr	r3, [pc, #24]	@ (8009db0 <prvIdleTask+0x28>)
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d9f9      	bls.n	8009d90 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009d9c:	4b05      	ldr	r3, [pc, #20]	@ (8009db4 <prvIdleTask+0x2c>)
 8009d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009da2:	601a      	str	r2, [r3, #0]
 8009da4:	f3bf 8f4f 	dsb	sy
 8009da8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009dac:	e7f0      	b.n	8009d90 <prvIdleTask+0x8>
 8009dae:	bf00      	nop
 8009db0:	20000ae8 	.word	0x20000ae8
 8009db4:	e000ed04 	.word	0xe000ed04

08009db8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b082      	sub	sp, #8
 8009dbc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	607b      	str	r3, [r7, #4]
 8009dc2:	e00c      	b.n	8009dde <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009dc4:	687a      	ldr	r2, [r7, #4]
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	4413      	add	r3, r2
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	4a12      	ldr	r2, [pc, #72]	@ (8009e18 <prvInitialiseTaskLists+0x60>)
 8009dd0:	4413      	add	r3, r2
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f7fe fa9c 	bl	8008310 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	3301      	adds	r3, #1
 8009ddc:	607b      	str	r3, [r7, #4]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2b37      	cmp	r3, #55	@ 0x37
 8009de2:	d9ef      	bls.n	8009dc4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009de4:	480d      	ldr	r0, [pc, #52]	@ (8009e1c <prvInitialiseTaskLists+0x64>)
 8009de6:	f7fe fa93 	bl	8008310 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009dea:	480d      	ldr	r0, [pc, #52]	@ (8009e20 <prvInitialiseTaskLists+0x68>)
 8009dec:	f7fe fa90 	bl	8008310 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009df0:	480c      	ldr	r0, [pc, #48]	@ (8009e24 <prvInitialiseTaskLists+0x6c>)
 8009df2:	f7fe fa8d 	bl	8008310 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009df6:	480c      	ldr	r0, [pc, #48]	@ (8009e28 <prvInitialiseTaskLists+0x70>)
 8009df8:	f7fe fa8a 	bl	8008310 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009dfc:	480b      	ldr	r0, [pc, #44]	@ (8009e2c <prvInitialiseTaskLists+0x74>)
 8009dfe:	f7fe fa87 	bl	8008310 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009e02:	4b0b      	ldr	r3, [pc, #44]	@ (8009e30 <prvInitialiseTaskLists+0x78>)
 8009e04:	4a05      	ldr	r2, [pc, #20]	@ (8009e1c <prvInitialiseTaskLists+0x64>)
 8009e06:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009e08:	4b0a      	ldr	r3, [pc, #40]	@ (8009e34 <prvInitialiseTaskLists+0x7c>)
 8009e0a:	4a05      	ldr	r2, [pc, #20]	@ (8009e20 <prvInitialiseTaskLists+0x68>)
 8009e0c:	601a      	str	r2, [r3, #0]
}
 8009e0e:	bf00      	nop
 8009e10:	3708      	adds	r7, #8
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	20000ae8 	.word	0x20000ae8
 8009e1c:	20000f48 	.word	0x20000f48
 8009e20:	20000f5c 	.word	0x20000f5c
 8009e24:	20000f78 	.word	0x20000f78
 8009e28:	20000f8c 	.word	0x20000f8c
 8009e2c:	20000fa4 	.word	0x20000fa4
 8009e30:	20000f70 	.word	0x20000f70
 8009e34:	20000f74 	.word	0x20000f74

08009e38 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b082      	sub	sp, #8
 8009e3c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009e3e:	e019      	b.n	8009e74 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009e40:	f000 feb4 	bl	800abac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e44:	4b10      	ldr	r3, [pc, #64]	@ (8009e88 <prvCheckTasksWaitingTermination+0x50>)
 8009e46:	68db      	ldr	r3, [r3, #12]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	3304      	adds	r3, #4
 8009e50:	4618      	mov	r0, r3
 8009e52:	f7fe fae3 	bl	800841c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009e56:	4b0d      	ldr	r3, [pc, #52]	@ (8009e8c <prvCheckTasksWaitingTermination+0x54>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	3b01      	subs	r3, #1
 8009e5c:	4a0b      	ldr	r2, [pc, #44]	@ (8009e8c <prvCheckTasksWaitingTermination+0x54>)
 8009e5e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009e60:	4b0b      	ldr	r3, [pc, #44]	@ (8009e90 <prvCheckTasksWaitingTermination+0x58>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	3b01      	subs	r3, #1
 8009e66:	4a0a      	ldr	r2, [pc, #40]	@ (8009e90 <prvCheckTasksWaitingTermination+0x58>)
 8009e68:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009e6a:	f000 fecf 	bl	800ac0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 f810 	bl	8009e94 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009e74:	4b06      	ldr	r3, [pc, #24]	@ (8009e90 <prvCheckTasksWaitingTermination+0x58>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d1e1      	bne.n	8009e40 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009e7c:	bf00      	nop
 8009e7e:	bf00      	nop
 8009e80:	3708      	adds	r7, #8
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}
 8009e86:	bf00      	nop
 8009e88:	20000f8c 	.word	0x20000f8c
 8009e8c:	20000fb8 	.word	0x20000fb8
 8009e90:	20000fa0 	.word	0x20000fa0

08009e94 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	3354      	adds	r3, #84	@ 0x54
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f001 fc4f 	bl	800b744 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d108      	bne.n	8009ec2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f001 f849 	bl	800af4c <vPortFree>
				vPortFree( pxTCB );
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f001 f846 	bl	800af4c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009ec0:	e019      	b.n	8009ef6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009ec8:	2b01      	cmp	r3, #1
 8009eca:	d103      	bne.n	8009ed4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f001 f83d 	bl	800af4c <vPortFree>
	}
 8009ed2:	e010      	b.n	8009ef6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009eda:	2b02      	cmp	r3, #2
 8009edc:	d00b      	beq.n	8009ef6 <prvDeleteTCB+0x62>
	__asm volatile
 8009ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee2:	f383 8811 	msr	BASEPRI, r3
 8009ee6:	f3bf 8f6f 	isb	sy
 8009eea:	f3bf 8f4f 	dsb	sy
 8009eee:	60fb      	str	r3, [r7, #12]
}
 8009ef0:	bf00      	nop
 8009ef2:	bf00      	nop
 8009ef4:	e7fd      	b.n	8009ef2 <prvDeleteTCB+0x5e>
	}
 8009ef6:	bf00      	nop
 8009ef8:	3710      	adds	r7, #16
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}
	...

08009f00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009f00:	b480      	push	{r7}
 8009f02:	b083      	sub	sp, #12
 8009f04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f06:	4b0c      	ldr	r3, [pc, #48]	@ (8009f38 <prvResetNextTaskUnblockTime+0x38>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d104      	bne.n	8009f1a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009f10:	4b0a      	ldr	r3, [pc, #40]	@ (8009f3c <prvResetNextTaskUnblockTime+0x3c>)
 8009f12:	f04f 32ff 	mov.w	r2, #4294967295
 8009f16:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009f18:	e008      	b.n	8009f2c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f1a:	4b07      	ldr	r3, [pc, #28]	@ (8009f38 <prvResetNextTaskUnblockTime+0x38>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	68db      	ldr	r3, [r3, #12]
 8009f20:	68db      	ldr	r3, [r3, #12]
 8009f22:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	685b      	ldr	r3, [r3, #4]
 8009f28:	4a04      	ldr	r2, [pc, #16]	@ (8009f3c <prvResetNextTaskUnblockTime+0x3c>)
 8009f2a:	6013      	str	r3, [r2, #0]
}
 8009f2c:	bf00      	nop
 8009f2e:	370c      	adds	r7, #12
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bc80      	pop	{r7}
 8009f34:	4770      	bx	lr
 8009f36:	bf00      	nop
 8009f38:	20000f70 	.word	0x20000f70
 8009f3c:	20000fd8 	.word	0x20000fd8

08009f40 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009f40:	b480      	push	{r7}
 8009f42:	b083      	sub	sp, #12
 8009f44:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8009f46:	4b04      	ldr	r3, [pc, #16]	@ (8009f58 <xTaskGetCurrentTaskHandle+0x18>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009f4c:	687b      	ldr	r3, [r7, #4]
	}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	370c      	adds	r7, #12
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bc80      	pop	{r7}
 8009f56:	4770      	bx	lr
 8009f58:	20000ae4 	.word	0x20000ae4

08009f5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009f62:	4b0b      	ldr	r3, [pc, #44]	@ (8009f90 <xTaskGetSchedulerState+0x34>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d102      	bne.n	8009f70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	607b      	str	r3, [r7, #4]
 8009f6e:	e008      	b.n	8009f82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f70:	4b08      	ldr	r3, [pc, #32]	@ (8009f94 <xTaskGetSchedulerState+0x38>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d102      	bne.n	8009f7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009f78:	2302      	movs	r3, #2
 8009f7a:	607b      	str	r3, [r7, #4]
 8009f7c:	e001      	b.n	8009f82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009f82:	687b      	ldr	r3, [r7, #4]
	}
 8009f84:	4618      	mov	r0, r3
 8009f86:	370c      	adds	r7, #12
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bc80      	pop	{r7}
 8009f8c:	4770      	bx	lr
 8009f8e:	bf00      	nop
 8009f90:	20000fc4 	.word	0x20000fc4
 8009f94:	20000fe0 	.word	0x20000fe0

08009f98 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b084      	sub	sp, #16
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d051      	beq.n	800a052 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fb2:	4b2a      	ldr	r3, [pc, #168]	@ (800a05c <xTaskPriorityInherit+0xc4>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d241      	bcs.n	800a040 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	699b      	ldr	r3, [r3, #24]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	db06      	blt.n	8009fd2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fc4:	4b25      	ldr	r3, [pc, #148]	@ (800a05c <xTaskPriorityInherit+0xc4>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	6959      	ldr	r1, [r3, #20]
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fda:	4613      	mov	r3, r2
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	4413      	add	r3, r2
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	4a1f      	ldr	r2, [pc, #124]	@ (800a060 <xTaskPriorityInherit+0xc8>)
 8009fe4:	4413      	add	r3, r2
 8009fe6:	4299      	cmp	r1, r3
 8009fe8:	d122      	bne.n	800a030 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	3304      	adds	r3, #4
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f7fe fa14 	bl	800841c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009ff4:	4b19      	ldr	r3, [pc, #100]	@ (800a05c <xTaskPriorityInherit+0xc4>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a002:	4b18      	ldr	r3, [pc, #96]	@ (800a064 <xTaskPriorityInherit+0xcc>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	429a      	cmp	r2, r3
 800a008:	d903      	bls.n	800a012 <xTaskPriorityInherit+0x7a>
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a00e:	4a15      	ldr	r2, [pc, #84]	@ (800a064 <xTaskPriorityInherit+0xcc>)
 800a010:	6013      	str	r3, [r2, #0]
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a016:	4613      	mov	r3, r2
 800a018:	009b      	lsls	r3, r3, #2
 800a01a:	4413      	add	r3, r2
 800a01c:	009b      	lsls	r3, r3, #2
 800a01e:	4a10      	ldr	r2, [pc, #64]	@ (800a060 <xTaskPriorityInherit+0xc8>)
 800a020:	441a      	add	r2, r3
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	3304      	adds	r3, #4
 800a026:	4619      	mov	r1, r3
 800a028:	4610      	mov	r0, r2
 800a02a:	f7fe f99c 	bl	8008366 <vListInsertEnd>
 800a02e:	e004      	b.n	800a03a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a030:	4b0a      	ldr	r3, [pc, #40]	@ (800a05c <xTaskPriorityInherit+0xc4>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a03a:	2301      	movs	r3, #1
 800a03c:	60fb      	str	r3, [r7, #12]
 800a03e:	e008      	b.n	800a052 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a044:	4b05      	ldr	r3, [pc, #20]	@ (800a05c <xTaskPriorityInherit+0xc4>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04a:	429a      	cmp	r2, r3
 800a04c:	d201      	bcs.n	800a052 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a04e:	2301      	movs	r3, #1
 800a050:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a052:	68fb      	ldr	r3, [r7, #12]
	}
 800a054:	4618      	mov	r0, r3
 800a056:	3710      	adds	r7, #16
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}
 800a05c:	20000ae4 	.word	0x20000ae4
 800a060:	20000ae8 	.word	0x20000ae8
 800a064:	20000fc0 	.word	0x20000fc0

0800a068 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b086      	sub	sp, #24
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a074:	2300      	movs	r3, #0
 800a076:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d058      	beq.n	800a130 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a07e:	4b2f      	ldr	r3, [pc, #188]	@ (800a13c <xTaskPriorityDisinherit+0xd4>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	693a      	ldr	r2, [r7, #16]
 800a084:	429a      	cmp	r2, r3
 800a086:	d00b      	beq.n	800a0a0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a08c:	f383 8811 	msr	BASEPRI, r3
 800a090:	f3bf 8f6f 	isb	sy
 800a094:	f3bf 8f4f 	dsb	sy
 800a098:	60fb      	str	r3, [r7, #12]
}
 800a09a:	bf00      	nop
 800a09c:	bf00      	nop
 800a09e:	e7fd      	b.n	800a09c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d10b      	bne.n	800a0c0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a0a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ac:	f383 8811 	msr	BASEPRI, r3
 800a0b0:	f3bf 8f6f 	isb	sy
 800a0b4:	f3bf 8f4f 	dsb	sy
 800a0b8:	60bb      	str	r3, [r7, #8]
}
 800a0ba:	bf00      	nop
 800a0bc:	bf00      	nop
 800a0be:	e7fd      	b.n	800a0bc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0c4:	1e5a      	subs	r2, r3, #1
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d02c      	beq.n	800a130 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d128      	bne.n	800a130 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	3304      	adds	r3, #4
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7fe f99a 	bl	800841c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a100:	4b0f      	ldr	r3, [pc, #60]	@ (800a140 <xTaskPriorityDisinherit+0xd8>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	429a      	cmp	r2, r3
 800a106:	d903      	bls.n	800a110 <xTaskPriorityDisinherit+0xa8>
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a10c:	4a0c      	ldr	r2, [pc, #48]	@ (800a140 <xTaskPriorityDisinherit+0xd8>)
 800a10e:	6013      	str	r3, [r2, #0]
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a114:	4613      	mov	r3, r2
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	4413      	add	r3, r2
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	4a09      	ldr	r2, [pc, #36]	@ (800a144 <xTaskPriorityDisinherit+0xdc>)
 800a11e:	441a      	add	r2, r3
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	3304      	adds	r3, #4
 800a124:	4619      	mov	r1, r3
 800a126:	4610      	mov	r0, r2
 800a128:	f7fe f91d 	bl	8008366 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a12c:	2301      	movs	r3, #1
 800a12e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a130:	697b      	ldr	r3, [r7, #20]
	}
 800a132:	4618      	mov	r0, r3
 800a134:	3718      	adds	r7, #24
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
 800a13a:	bf00      	nop
 800a13c:	20000ae4 	.word	0x20000ae4
 800a140:	20000fc0 	.word	0x20000fc0
 800a144:	20000ae8 	.word	0x20000ae8

0800a148 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b088      	sub	sp, #32
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a156:	2301      	movs	r3, #1
 800a158:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d06c      	beq.n	800a23a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a160:	69bb      	ldr	r3, [r7, #24]
 800a162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a164:	2b00      	cmp	r3, #0
 800a166:	d10b      	bne.n	800a180 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16c:	f383 8811 	msr	BASEPRI, r3
 800a170:	f3bf 8f6f 	isb	sy
 800a174:	f3bf 8f4f 	dsb	sy
 800a178:	60fb      	str	r3, [r7, #12]
}
 800a17a:	bf00      	nop
 800a17c:	bf00      	nop
 800a17e:	e7fd      	b.n	800a17c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a184:	683a      	ldr	r2, [r7, #0]
 800a186:	429a      	cmp	r2, r3
 800a188:	d902      	bls.n	800a190 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	61fb      	str	r3, [r7, #28]
 800a18e:	e002      	b.n	800a196 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a194:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a196:	69bb      	ldr	r3, [r7, #24]
 800a198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a19a:	69fa      	ldr	r2, [r7, #28]
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d04c      	beq.n	800a23a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a1a0:	69bb      	ldr	r3, [r7, #24]
 800a1a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1a4:	697a      	ldr	r2, [r7, #20]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d147      	bne.n	800a23a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a1aa:	4b26      	ldr	r3, [pc, #152]	@ (800a244 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	69ba      	ldr	r2, [r7, #24]
 800a1b0:	429a      	cmp	r2, r3
 800a1b2:	d10b      	bne.n	800a1cc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a1b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b8:	f383 8811 	msr	BASEPRI, r3
 800a1bc:	f3bf 8f6f 	isb	sy
 800a1c0:	f3bf 8f4f 	dsb	sy
 800a1c4:	60bb      	str	r3, [r7, #8]
}
 800a1c6:	bf00      	nop
 800a1c8:	bf00      	nop
 800a1ca:	e7fd      	b.n	800a1c8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1d0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a1d2:	69bb      	ldr	r3, [r7, #24]
 800a1d4:	69fa      	ldr	r2, [r7, #28]
 800a1d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a1d8:	69bb      	ldr	r3, [r7, #24]
 800a1da:	699b      	ldr	r3, [r3, #24]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	db04      	blt.n	800a1ea <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1e0:	69fb      	ldr	r3, [r7, #28]
 800a1e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a1e6:	69bb      	ldr	r3, [r7, #24]
 800a1e8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	6959      	ldr	r1, [r3, #20]
 800a1ee:	693a      	ldr	r2, [r7, #16]
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	4413      	add	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	4a13      	ldr	r2, [pc, #76]	@ (800a248 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a1fa:	4413      	add	r3, r2
 800a1fc:	4299      	cmp	r1, r3
 800a1fe:	d11c      	bne.n	800a23a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a200:	69bb      	ldr	r3, [r7, #24]
 800a202:	3304      	adds	r3, #4
 800a204:	4618      	mov	r0, r3
 800a206:	f7fe f909 	bl	800841c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a20a:	69bb      	ldr	r3, [r7, #24]
 800a20c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a20e:	4b0f      	ldr	r3, [pc, #60]	@ (800a24c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	429a      	cmp	r2, r3
 800a214:	d903      	bls.n	800a21e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a21a:	4a0c      	ldr	r2, [pc, #48]	@ (800a24c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a21c:	6013      	str	r3, [r2, #0]
 800a21e:	69bb      	ldr	r3, [r7, #24]
 800a220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a222:	4613      	mov	r3, r2
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	4413      	add	r3, r2
 800a228:	009b      	lsls	r3, r3, #2
 800a22a:	4a07      	ldr	r2, [pc, #28]	@ (800a248 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a22c:	441a      	add	r2, r3
 800a22e:	69bb      	ldr	r3, [r7, #24]
 800a230:	3304      	adds	r3, #4
 800a232:	4619      	mov	r1, r3
 800a234:	4610      	mov	r0, r2
 800a236:	f7fe f896 	bl	8008366 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a23a:	bf00      	nop
 800a23c:	3720      	adds	r7, #32
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
 800a242:	bf00      	nop
 800a244:	20000ae4 	.word	0x20000ae4
 800a248:	20000ae8 	.word	0x20000ae8
 800a24c:	20000fc0 	.word	0x20000fc0

0800a250 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a250:	b480      	push	{r7}
 800a252:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a254:	4b07      	ldr	r3, [pc, #28]	@ (800a274 <pvTaskIncrementMutexHeldCount+0x24>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d004      	beq.n	800a266 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a25c:	4b05      	ldr	r3, [pc, #20]	@ (800a274 <pvTaskIncrementMutexHeldCount+0x24>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a262:	3201      	adds	r2, #1
 800a264:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a266:	4b03      	ldr	r3, [pc, #12]	@ (800a274 <pvTaskIncrementMutexHeldCount+0x24>)
 800a268:	681b      	ldr	r3, [r3, #0]
	}
 800a26a:	4618      	mov	r0, r3
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bc80      	pop	{r7}
 800a270:	4770      	bx	lr
 800a272:	bf00      	nop
 800a274:	20000ae4 	.word	0x20000ae4

0800a278 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b084      	sub	sp, #16
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
 800a280:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a282:	4b21      	ldr	r3, [pc, #132]	@ (800a308 <prvAddCurrentTaskToDelayedList+0x90>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a288:	4b20      	ldr	r3, [pc, #128]	@ (800a30c <prvAddCurrentTaskToDelayedList+0x94>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	3304      	adds	r3, #4
 800a28e:	4618      	mov	r0, r3
 800a290:	f7fe f8c4 	bl	800841c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a29a:	d10a      	bne.n	800a2b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d007      	beq.n	800a2b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2a2:	4b1a      	ldr	r3, [pc, #104]	@ (800a30c <prvAddCurrentTaskToDelayedList+0x94>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	3304      	adds	r3, #4
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	4819      	ldr	r0, [pc, #100]	@ (800a310 <prvAddCurrentTaskToDelayedList+0x98>)
 800a2ac:	f7fe f85b 	bl	8008366 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a2b0:	e026      	b.n	800a300 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a2b2:	68fa      	ldr	r2, [r7, #12]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4413      	add	r3, r2
 800a2b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a2ba:	4b14      	ldr	r3, [pc, #80]	@ (800a30c <prvAddCurrentTaskToDelayedList+0x94>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	68ba      	ldr	r2, [r7, #8]
 800a2c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a2c2:	68ba      	ldr	r2, [r7, #8]
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d209      	bcs.n	800a2de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2ca:	4b12      	ldr	r3, [pc, #72]	@ (800a314 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	4b0f      	ldr	r3, [pc, #60]	@ (800a30c <prvAddCurrentTaskToDelayedList+0x94>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	3304      	adds	r3, #4
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	4610      	mov	r0, r2
 800a2d8:	f7fe f868 	bl	80083ac <vListInsert>
}
 800a2dc:	e010      	b.n	800a300 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2de:	4b0e      	ldr	r3, [pc, #56]	@ (800a318 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a2e0:	681a      	ldr	r2, [r3, #0]
 800a2e2:	4b0a      	ldr	r3, [pc, #40]	@ (800a30c <prvAddCurrentTaskToDelayedList+0x94>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	3304      	adds	r3, #4
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	4610      	mov	r0, r2
 800a2ec:	f7fe f85e 	bl	80083ac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a2f0:	4b0a      	ldr	r3, [pc, #40]	@ (800a31c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	68ba      	ldr	r2, [r7, #8]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d202      	bcs.n	800a300 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a2fa:	4a08      	ldr	r2, [pc, #32]	@ (800a31c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	6013      	str	r3, [r2, #0]
}
 800a300:	bf00      	nop
 800a302:	3710      	adds	r7, #16
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}
 800a308:	20000fbc 	.word	0x20000fbc
 800a30c:	20000ae4 	.word	0x20000ae4
 800a310:	20000fa4 	.word	0x20000fa4
 800a314:	20000f74 	.word	0x20000f74
 800a318:	20000f70 	.word	0x20000f70
 800a31c:	20000fd8 	.word	0x20000fd8

0800a320 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b08a      	sub	sp, #40	@ 0x28
 800a324:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a326:	2300      	movs	r3, #0
 800a328:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a32a:	f000 fb11 	bl	800a950 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a32e:	4b1d      	ldr	r3, [pc, #116]	@ (800a3a4 <xTimerCreateTimerTask+0x84>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d021      	beq.n	800a37a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a336:	2300      	movs	r3, #0
 800a338:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a33a:	2300      	movs	r3, #0
 800a33c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a33e:	1d3a      	adds	r2, r7, #4
 800a340:	f107 0108 	add.w	r1, r7, #8
 800a344:	f107 030c 	add.w	r3, r7, #12
 800a348:	4618      	mov	r0, r3
 800a34a:	f7fd ffc7 	bl	80082dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a34e:	6879      	ldr	r1, [r7, #4]
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	68fa      	ldr	r2, [r7, #12]
 800a354:	9202      	str	r2, [sp, #8]
 800a356:	9301      	str	r3, [sp, #4]
 800a358:	2302      	movs	r3, #2
 800a35a:	9300      	str	r3, [sp, #0]
 800a35c:	2300      	movs	r3, #0
 800a35e:	460a      	mov	r2, r1
 800a360:	4911      	ldr	r1, [pc, #68]	@ (800a3a8 <xTimerCreateTimerTask+0x88>)
 800a362:	4812      	ldr	r0, [pc, #72]	@ (800a3ac <xTimerCreateTimerTask+0x8c>)
 800a364:	f7fe ff98 	bl	8009298 <xTaskCreateStatic>
 800a368:	4603      	mov	r3, r0
 800a36a:	4a11      	ldr	r2, [pc, #68]	@ (800a3b0 <xTimerCreateTimerTask+0x90>)
 800a36c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a36e:	4b10      	ldr	r3, [pc, #64]	@ (800a3b0 <xTimerCreateTimerTask+0x90>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d001      	beq.n	800a37a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a376:	2301      	movs	r3, #1
 800a378:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a37a:	697b      	ldr	r3, [r7, #20]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d10b      	bne.n	800a398 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a384:	f383 8811 	msr	BASEPRI, r3
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	f3bf 8f4f 	dsb	sy
 800a390:	613b      	str	r3, [r7, #16]
}
 800a392:	bf00      	nop
 800a394:	bf00      	nop
 800a396:	e7fd      	b.n	800a394 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a398:	697b      	ldr	r3, [r7, #20]
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3718      	adds	r7, #24
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}
 800a3a2:	bf00      	nop
 800a3a4:	20001014 	.word	0x20001014
 800a3a8:	0800c31c 	.word	0x0800c31c
 800a3ac:	0800a4ed 	.word	0x0800a4ed
 800a3b0:	20001018 	.word	0x20001018

0800a3b4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b08a      	sub	sp, #40	@ 0x28
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	60f8      	str	r0, [r7, #12]
 800a3bc:	60b9      	str	r1, [r7, #8]
 800a3be:	607a      	str	r2, [r7, #4]
 800a3c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d10b      	bne.n	800a3e4 <xTimerGenericCommand+0x30>
	__asm volatile
 800a3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d0:	f383 8811 	msr	BASEPRI, r3
 800a3d4:	f3bf 8f6f 	isb	sy
 800a3d8:	f3bf 8f4f 	dsb	sy
 800a3dc:	623b      	str	r3, [r7, #32]
}
 800a3de:	bf00      	nop
 800a3e0:	bf00      	nop
 800a3e2:	e7fd      	b.n	800a3e0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a3e4:	4b19      	ldr	r3, [pc, #100]	@ (800a44c <xTimerGenericCommand+0x98>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d02a      	beq.n	800a442 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	2b05      	cmp	r3, #5
 800a3fc:	dc18      	bgt.n	800a430 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a3fe:	f7ff fdad 	bl	8009f5c <xTaskGetSchedulerState>
 800a402:	4603      	mov	r3, r0
 800a404:	2b02      	cmp	r3, #2
 800a406:	d109      	bne.n	800a41c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a408:	4b10      	ldr	r3, [pc, #64]	@ (800a44c <xTimerGenericCommand+0x98>)
 800a40a:	6818      	ldr	r0, [r3, #0]
 800a40c:	f107 0110 	add.w	r1, r7, #16
 800a410:	2300      	movs	r3, #0
 800a412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a414:	f7fe fa2a 	bl	800886c <xQueueGenericSend>
 800a418:	6278      	str	r0, [r7, #36]	@ 0x24
 800a41a:	e012      	b.n	800a442 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a41c:	4b0b      	ldr	r3, [pc, #44]	@ (800a44c <xTimerGenericCommand+0x98>)
 800a41e:	6818      	ldr	r0, [r3, #0]
 800a420:	f107 0110 	add.w	r1, r7, #16
 800a424:	2300      	movs	r3, #0
 800a426:	2200      	movs	r2, #0
 800a428:	f7fe fa20 	bl	800886c <xQueueGenericSend>
 800a42c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a42e:	e008      	b.n	800a442 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a430:	4b06      	ldr	r3, [pc, #24]	@ (800a44c <xTimerGenericCommand+0x98>)
 800a432:	6818      	ldr	r0, [r3, #0]
 800a434:	f107 0110 	add.w	r1, r7, #16
 800a438:	2300      	movs	r3, #0
 800a43a:	683a      	ldr	r2, [r7, #0]
 800a43c:	f7fe fb18 	bl	8008a70 <xQueueGenericSendFromISR>
 800a440:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a444:	4618      	mov	r0, r3
 800a446:	3728      	adds	r7, #40	@ 0x28
 800a448:	46bd      	mov	sp, r7
 800a44a:	bd80      	pop	{r7, pc}
 800a44c:	20001014 	.word	0x20001014

0800a450 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b088      	sub	sp, #32
 800a454:	af02      	add	r7, sp, #8
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a45a:	4b23      	ldr	r3, [pc, #140]	@ (800a4e8 <prvProcessExpiredTimer+0x98>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	68db      	ldr	r3, [r3, #12]
 800a462:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	3304      	adds	r3, #4
 800a468:	4618      	mov	r0, r3
 800a46a:	f7fd ffd7 	bl	800841c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a474:	f003 0304 	and.w	r3, r3, #4
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d023      	beq.n	800a4c4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	699a      	ldr	r2, [r3, #24]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	18d1      	adds	r1, r2, r3
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	683a      	ldr	r2, [r7, #0]
 800a488:	6978      	ldr	r0, [r7, #20]
 800a48a:	f000 f8d3 	bl	800a634 <prvInsertTimerInActiveList>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d020      	beq.n	800a4d6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a494:	2300      	movs	r3, #0
 800a496:	9300      	str	r3, [sp, #0]
 800a498:	2300      	movs	r3, #0
 800a49a:	687a      	ldr	r2, [r7, #4]
 800a49c:	2100      	movs	r1, #0
 800a49e:	6978      	ldr	r0, [r7, #20]
 800a4a0:	f7ff ff88 	bl	800a3b4 <xTimerGenericCommand>
 800a4a4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d114      	bne.n	800a4d6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a4ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b0:	f383 8811 	msr	BASEPRI, r3
 800a4b4:	f3bf 8f6f 	isb	sy
 800a4b8:	f3bf 8f4f 	dsb	sy
 800a4bc:	60fb      	str	r3, [r7, #12]
}
 800a4be:	bf00      	nop
 800a4c0:	bf00      	nop
 800a4c2:	e7fd      	b.n	800a4c0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4ca:	f023 0301 	bic.w	r3, r3, #1
 800a4ce:	b2da      	uxtb	r2, r3
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	6a1b      	ldr	r3, [r3, #32]
 800a4da:	6978      	ldr	r0, [r7, #20]
 800a4dc:	4798      	blx	r3
}
 800a4de:	bf00      	nop
 800a4e0:	3718      	adds	r7, #24
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
 800a4e6:	bf00      	nop
 800a4e8:	2000100c 	.word	0x2000100c

0800a4ec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b084      	sub	sp, #16
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a4f4:	f107 0308 	add.w	r3, r7, #8
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f000 f859 	bl	800a5b0 <prvGetNextExpireTime>
 800a4fe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	4619      	mov	r1, r3
 800a504:	68f8      	ldr	r0, [r7, #12]
 800a506:	f000 f805 	bl	800a514 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a50a:	f000 f8d5 	bl	800a6b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a50e:	bf00      	nop
 800a510:	e7f0      	b.n	800a4f4 <prvTimerTask+0x8>
	...

0800a514 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
 800a51c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a51e:	f7ff f91f 	bl	8009760 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a522:	f107 0308 	add.w	r3, r7, #8
 800a526:	4618      	mov	r0, r3
 800a528:	f000 f864 	bl	800a5f4 <prvSampleTimeNow>
 800a52c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d130      	bne.n	800a596 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d10a      	bne.n	800a550 <prvProcessTimerOrBlockTask+0x3c>
 800a53a:	687a      	ldr	r2, [r7, #4]
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	429a      	cmp	r2, r3
 800a540:	d806      	bhi.n	800a550 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a542:	f7ff f91b 	bl	800977c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a546:	68f9      	ldr	r1, [r7, #12]
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f7ff ff81 	bl	800a450 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a54e:	e024      	b.n	800a59a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d008      	beq.n	800a568 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a556:	4b13      	ldr	r3, [pc, #76]	@ (800a5a4 <prvProcessTimerOrBlockTask+0x90>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d101      	bne.n	800a564 <prvProcessTimerOrBlockTask+0x50>
 800a560:	2301      	movs	r3, #1
 800a562:	e000      	b.n	800a566 <prvProcessTimerOrBlockTask+0x52>
 800a564:	2300      	movs	r3, #0
 800a566:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a568:	4b0f      	ldr	r3, [pc, #60]	@ (800a5a8 <prvProcessTimerOrBlockTask+0x94>)
 800a56a:	6818      	ldr	r0, [r3, #0]
 800a56c:	687a      	ldr	r2, [r7, #4]
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	1ad3      	subs	r3, r2, r3
 800a572:	683a      	ldr	r2, [r7, #0]
 800a574:	4619      	mov	r1, r3
 800a576:	f7fe fe5b 	bl	8009230 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a57a:	f7ff f8ff 	bl	800977c <xTaskResumeAll>
 800a57e:	4603      	mov	r3, r0
 800a580:	2b00      	cmp	r3, #0
 800a582:	d10a      	bne.n	800a59a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a584:	4b09      	ldr	r3, [pc, #36]	@ (800a5ac <prvProcessTimerOrBlockTask+0x98>)
 800a586:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a58a:	601a      	str	r2, [r3, #0]
 800a58c:	f3bf 8f4f 	dsb	sy
 800a590:	f3bf 8f6f 	isb	sy
}
 800a594:	e001      	b.n	800a59a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a596:	f7ff f8f1 	bl	800977c <xTaskResumeAll>
}
 800a59a:	bf00      	nop
 800a59c:	3710      	adds	r7, #16
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
 800a5a2:	bf00      	nop
 800a5a4:	20001010 	.word	0x20001010
 800a5a8:	20001014 	.word	0x20001014
 800a5ac:	e000ed04 	.word	0xe000ed04

0800a5b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b085      	sub	sp, #20
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a5b8:	4b0d      	ldr	r3, [pc, #52]	@ (800a5f0 <prvGetNextExpireTime+0x40>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d101      	bne.n	800a5c6 <prvGetNextExpireTime+0x16>
 800a5c2:	2201      	movs	r2, #1
 800a5c4:	e000      	b.n	800a5c8 <prvGetNextExpireTime+0x18>
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d105      	bne.n	800a5e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a5d4:	4b06      	ldr	r3, [pc, #24]	@ (800a5f0 <prvGetNextExpireTime+0x40>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	68db      	ldr	r3, [r3, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	60fb      	str	r3, [r7, #12]
 800a5de:	e001      	b.n	800a5e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3714      	adds	r7, #20
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bc80      	pop	{r7}
 800a5ee:	4770      	bx	lr
 800a5f0:	2000100c 	.word	0x2000100c

0800a5f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b084      	sub	sp, #16
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a5fc:	f7ff f95c 	bl	80098b8 <xTaskGetTickCount>
 800a600:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a602:	4b0b      	ldr	r3, [pc, #44]	@ (800a630 <prvSampleTimeNow+0x3c>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	68fa      	ldr	r2, [r7, #12]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d205      	bcs.n	800a618 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a60c:	f000 f93a 	bl	800a884 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2201      	movs	r2, #1
 800a614:	601a      	str	r2, [r3, #0]
 800a616:	e002      	b.n	800a61e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2200      	movs	r2, #0
 800a61c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a61e:	4a04      	ldr	r2, [pc, #16]	@ (800a630 <prvSampleTimeNow+0x3c>)
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a624:	68fb      	ldr	r3, [r7, #12]
}
 800a626:	4618      	mov	r0, r3
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	2000101c 	.word	0x2000101c

0800a634 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b086      	sub	sp, #24
 800a638:	af00      	add	r7, sp, #0
 800a63a:	60f8      	str	r0, [r7, #12]
 800a63c:	60b9      	str	r1, [r7, #8]
 800a63e:	607a      	str	r2, [r7, #4]
 800a640:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a642:	2300      	movs	r3, #0
 800a644:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	68ba      	ldr	r2, [r7, #8]
 800a64a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	68fa      	ldr	r2, [r7, #12]
 800a650:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a652:	68ba      	ldr	r2, [r7, #8]
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	429a      	cmp	r2, r3
 800a658:	d812      	bhi.n	800a680 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a65a:	687a      	ldr	r2, [r7, #4]
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	1ad2      	subs	r2, r2, r3
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	699b      	ldr	r3, [r3, #24]
 800a664:	429a      	cmp	r2, r3
 800a666:	d302      	bcc.n	800a66e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a668:	2301      	movs	r3, #1
 800a66a:	617b      	str	r3, [r7, #20]
 800a66c:	e01b      	b.n	800a6a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a66e:	4b10      	ldr	r3, [pc, #64]	@ (800a6b0 <prvInsertTimerInActiveList+0x7c>)
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	3304      	adds	r3, #4
 800a676:	4619      	mov	r1, r3
 800a678:	4610      	mov	r0, r2
 800a67a:	f7fd fe97 	bl	80083ac <vListInsert>
 800a67e:	e012      	b.n	800a6a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a680:	687a      	ldr	r2, [r7, #4]
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	429a      	cmp	r2, r3
 800a686:	d206      	bcs.n	800a696 <prvInsertTimerInActiveList+0x62>
 800a688:	68ba      	ldr	r2, [r7, #8]
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d302      	bcc.n	800a696 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a690:	2301      	movs	r3, #1
 800a692:	617b      	str	r3, [r7, #20]
 800a694:	e007      	b.n	800a6a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a696:	4b07      	ldr	r3, [pc, #28]	@ (800a6b4 <prvInsertTimerInActiveList+0x80>)
 800a698:	681a      	ldr	r2, [r3, #0]
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	3304      	adds	r3, #4
 800a69e:	4619      	mov	r1, r3
 800a6a0:	4610      	mov	r0, r2
 800a6a2:	f7fd fe83 	bl	80083ac <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a6a6:	697b      	ldr	r3, [r7, #20]
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3718      	adds	r7, #24
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}
 800a6b0:	20001010 	.word	0x20001010
 800a6b4:	2000100c 	.word	0x2000100c

0800a6b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b08e      	sub	sp, #56	@ 0x38
 800a6bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a6be:	e0ce      	b.n	800a85e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	da19      	bge.n	800a6fa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a6c6:	1d3b      	adds	r3, r7, #4
 800a6c8:	3304      	adds	r3, #4
 800a6ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a6cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d10b      	bne.n	800a6ea <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d6:	f383 8811 	msr	BASEPRI, r3
 800a6da:	f3bf 8f6f 	isb	sy
 800a6de:	f3bf 8f4f 	dsb	sy
 800a6e2:	61fb      	str	r3, [r7, #28]
}
 800a6e4:	bf00      	nop
 800a6e6:	bf00      	nop
 800a6e8:	e7fd      	b.n	800a6e6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a6ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6f0:	6850      	ldr	r0, [r2, #4]
 800a6f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6f4:	6892      	ldr	r2, [r2, #8]
 800a6f6:	4611      	mov	r1, r2
 800a6f8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	f2c0 80ae 	blt.w	800a85e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a708:	695b      	ldr	r3, [r3, #20]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d004      	beq.n	800a718 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a710:	3304      	adds	r3, #4
 800a712:	4618      	mov	r0, r3
 800a714:	f7fd fe82 	bl	800841c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a718:	463b      	mov	r3, r7
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7ff ff6a 	bl	800a5f4 <prvSampleTimeNow>
 800a720:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2b09      	cmp	r3, #9
 800a726:	f200 8097 	bhi.w	800a858 <prvProcessReceivedCommands+0x1a0>
 800a72a:	a201      	add	r2, pc, #4	@ (adr r2, 800a730 <prvProcessReceivedCommands+0x78>)
 800a72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a730:	0800a759 	.word	0x0800a759
 800a734:	0800a759 	.word	0x0800a759
 800a738:	0800a759 	.word	0x0800a759
 800a73c:	0800a7cf 	.word	0x0800a7cf
 800a740:	0800a7e3 	.word	0x0800a7e3
 800a744:	0800a82f 	.word	0x0800a82f
 800a748:	0800a759 	.word	0x0800a759
 800a74c:	0800a759 	.word	0x0800a759
 800a750:	0800a7cf 	.word	0x0800a7cf
 800a754:	0800a7e3 	.word	0x0800a7e3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a75a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a75e:	f043 0301 	orr.w	r3, r3, #1
 800a762:	b2da      	uxtb	r2, r3
 800a764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a766:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a76a:	68ba      	ldr	r2, [r7, #8]
 800a76c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a76e:	699b      	ldr	r3, [r3, #24]
 800a770:	18d1      	adds	r1, r2, r3
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a776:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a778:	f7ff ff5c 	bl	800a634 <prvInsertTimerInActiveList>
 800a77c:	4603      	mov	r3, r0
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d06c      	beq.n	800a85c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a784:	6a1b      	ldr	r3, [r3, #32]
 800a786:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a788:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a78a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a78c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a790:	f003 0304 	and.w	r3, r3, #4
 800a794:	2b00      	cmp	r3, #0
 800a796:	d061      	beq.n	800a85c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a798:	68ba      	ldr	r2, [r7, #8]
 800a79a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a79c:	699b      	ldr	r3, [r3, #24]
 800a79e:	441a      	add	r2, r3
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	9300      	str	r3, [sp, #0]
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	2100      	movs	r1, #0
 800a7a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a7aa:	f7ff fe03 	bl	800a3b4 <xTimerGenericCommand>
 800a7ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a7b0:	6a3b      	ldr	r3, [r7, #32]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d152      	bne.n	800a85c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a7b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ba:	f383 8811 	msr	BASEPRI, r3
 800a7be:	f3bf 8f6f 	isb	sy
 800a7c2:	f3bf 8f4f 	dsb	sy
 800a7c6:	61bb      	str	r3, [r7, #24]
}
 800a7c8:	bf00      	nop
 800a7ca:	bf00      	nop
 800a7cc:	e7fd      	b.n	800a7ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7d4:	f023 0301 	bic.w	r3, r3, #1
 800a7d8:	b2da      	uxtb	r2, r3
 800a7da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a7e0:	e03d      	b.n	800a85e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a7e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7e8:	f043 0301 	orr.w	r3, r3, #1
 800a7ec:	b2da      	uxtb	r2, r3
 800a7ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a7f4:	68ba      	ldr	r2, [r7, #8]
 800a7f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7f8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a7fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7fc:	699b      	ldr	r3, [r3, #24]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d10b      	bne.n	800a81a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a806:	f383 8811 	msr	BASEPRI, r3
 800a80a:	f3bf 8f6f 	isb	sy
 800a80e:	f3bf 8f4f 	dsb	sy
 800a812:	617b      	str	r3, [r7, #20]
}
 800a814:	bf00      	nop
 800a816:	bf00      	nop
 800a818:	e7fd      	b.n	800a816 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a81a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a81c:	699a      	ldr	r2, [r3, #24]
 800a81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a820:	18d1      	adds	r1, r2, r3
 800a822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a826:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a828:	f7ff ff04 	bl	800a634 <prvInsertTimerInActiveList>
					break;
 800a82c:	e017      	b.n	800a85e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a82e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a830:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a834:	f003 0302 	and.w	r3, r3, #2
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d103      	bne.n	800a844 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a83c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a83e:	f000 fb85 	bl	800af4c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a842:	e00c      	b.n	800a85e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a846:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a84a:	f023 0301 	bic.w	r3, r3, #1
 800a84e:	b2da      	uxtb	r2, r3
 800a850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a852:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a856:	e002      	b.n	800a85e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a858:	bf00      	nop
 800a85a:	e000      	b.n	800a85e <prvProcessReceivedCommands+0x1a6>
					break;
 800a85c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a85e:	4b08      	ldr	r3, [pc, #32]	@ (800a880 <prvProcessReceivedCommands+0x1c8>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	1d39      	adds	r1, r7, #4
 800a864:	2200      	movs	r2, #0
 800a866:	4618      	mov	r0, r3
 800a868:	f7fe f9a0 	bl	8008bac <xQueueReceive>
 800a86c:	4603      	mov	r3, r0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	f47f af26 	bne.w	800a6c0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a874:	bf00      	nop
 800a876:	bf00      	nop
 800a878:	3730      	adds	r7, #48	@ 0x30
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bd80      	pop	{r7, pc}
 800a87e:	bf00      	nop
 800a880:	20001014 	.word	0x20001014

0800a884 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b088      	sub	sp, #32
 800a888:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a88a:	e049      	b.n	800a920 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a88c:	4b2e      	ldr	r3, [pc, #184]	@ (800a948 <prvSwitchTimerLists+0xc4>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	68db      	ldr	r3, [r3, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a896:	4b2c      	ldr	r3, [pc, #176]	@ (800a948 <prvSwitchTimerLists+0xc4>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	68db      	ldr	r3, [r3, #12]
 800a89c:	68db      	ldr	r3, [r3, #12]
 800a89e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	3304      	adds	r3, #4
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f7fd fdb9 	bl	800841c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	6a1b      	ldr	r3, [r3, #32]
 800a8ae:	68f8      	ldr	r0, [r7, #12]
 800a8b0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8b8:	f003 0304 	and.w	r3, r3, #4
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d02f      	beq.n	800a920 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	699b      	ldr	r3, [r3, #24]
 800a8c4:	693a      	ldr	r2, [r7, #16]
 800a8c6:	4413      	add	r3, r2
 800a8c8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a8ca:	68ba      	ldr	r2, [r7, #8]
 800a8cc:	693b      	ldr	r3, [r7, #16]
 800a8ce:	429a      	cmp	r2, r3
 800a8d0:	d90e      	bls.n	800a8f0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	68ba      	ldr	r2, [r7, #8]
 800a8d6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	68fa      	ldr	r2, [r7, #12]
 800a8dc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a8de:	4b1a      	ldr	r3, [pc, #104]	@ (800a948 <prvSwitchTimerLists+0xc4>)
 800a8e0:	681a      	ldr	r2, [r3, #0]
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	3304      	adds	r3, #4
 800a8e6:	4619      	mov	r1, r3
 800a8e8:	4610      	mov	r0, r2
 800a8ea:	f7fd fd5f 	bl	80083ac <vListInsert>
 800a8ee:	e017      	b.n	800a920 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	9300      	str	r3, [sp, #0]
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	693a      	ldr	r2, [r7, #16]
 800a8f8:	2100      	movs	r1, #0
 800a8fa:	68f8      	ldr	r0, [r7, #12]
 800a8fc:	f7ff fd5a 	bl	800a3b4 <xTimerGenericCommand>
 800a900:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d10b      	bne.n	800a920 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a90c:	f383 8811 	msr	BASEPRI, r3
 800a910:	f3bf 8f6f 	isb	sy
 800a914:	f3bf 8f4f 	dsb	sy
 800a918:	603b      	str	r3, [r7, #0]
}
 800a91a:	bf00      	nop
 800a91c:	bf00      	nop
 800a91e:	e7fd      	b.n	800a91c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a920:	4b09      	ldr	r3, [pc, #36]	@ (800a948 <prvSwitchTimerLists+0xc4>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d1b0      	bne.n	800a88c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a92a:	4b07      	ldr	r3, [pc, #28]	@ (800a948 <prvSwitchTimerLists+0xc4>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a930:	4b06      	ldr	r3, [pc, #24]	@ (800a94c <prvSwitchTimerLists+0xc8>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a04      	ldr	r2, [pc, #16]	@ (800a948 <prvSwitchTimerLists+0xc4>)
 800a936:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a938:	4a04      	ldr	r2, [pc, #16]	@ (800a94c <prvSwitchTimerLists+0xc8>)
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	6013      	str	r3, [r2, #0]
}
 800a93e:	bf00      	nop
 800a940:	3718      	adds	r7, #24
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}
 800a946:	bf00      	nop
 800a948:	2000100c 	.word	0x2000100c
 800a94c:	20001010 	.word	0x20001010

0800a950 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b082      	sub	sp, #8
 800a954:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a956:	f000 f929 	bl	800abac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a95a:	4b15      	ldr	r3, [pc, #84]	@ (800a9b0 <prvCheckForValidListAndQueue+0x60>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d120      	bne.n	800a9a4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a962:	4814      	ldr	r0, [pc, #80]	@ (800a9b4 <prvCheckForValidListAndQueue+0x64>)
 800a964:	f7fd fcd4 	bl	8008310 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a968:	4813      	ldr	r0, [pc, #76]	@ (800a9b8 <prvCheckForValidListAndQueue+0x68>)
 800a96a:	f7fd fcd1 	bl	8008310 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a96e:	4b13      	ldr	r3, [pc, #76]	@ (800a9bc <prvCheckForValidListAndQueue+0x6c>)
 800a970:	4a10      	ldr	r2, [pc, #64]	@ (800a9b4 <prvCheckForValidListAndQueue+0x64>)
 800a972:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a974:	4b12      	ldr	r3, [pc, #72]	@ (800a9c0 <prvCheckForValidListAndQueue+0x70>)
 800a976:	4a10      	ldr	r2, [pc, #64]	@ (800a9b8 <prvCheckForValidListAndQueue+0x68>)
 800a978:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a97a:	2300      	movs	r3, #0
 800a97c:	9300      	str	r3, [sp, #0]
 800a97e:	4b11      	ldr	r3, [pc, #68]	@ (800a9c4 <prvCheckForValidListAndQueue+0x74>)
 800a980:	4a11      	ldr	r2, [pc, #68]	@ (800a9c8 <prvCheckForValidListAndQueue+0x78>)
 800a982:	2110      	movs	r1, #16
 800a984:	200a      	movs	r0, #10
 800a986:	f7fd fddd 	bl	8008544 <xQueueGenericCreateStatic>
 800a98a:	4603      	mov	r3, r0
 800a98c:	4a08      	ldr	r2, [pc, #32]	@ (800a9b0 <prvCheckForValidListAndQueue+0x60>)
 800a98e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a990:	4b07      	ldr	r3, [pc, #28]	@ (800a9b0 <prvCheckForValidListAndQueue+0x60>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d005      	beq.n	800a9a4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a998:	4b05      	ldr	r3, [pc, #20]	@ (800a9b0 <prvCheckForValidListAndQueue+0x60>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	490b      	ldr	r1, [pc, #44]	@ (800a9cc <prvCheckForValidListAndQueue+0x7c>)
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f7fe fc1e 	bl	80091e0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a9a4:	f000 f932 	bl	800ac0c <vPortExitCritical>
}
 800a9a8:	bf00      	nop
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}
 800a9ae:	bf00      	nop
 800a9b0:	20001014 	.word	0x20001014
 800a9b4:	20000fe4 	.word	0x20000fe4
 800a9b8:	20000ff8 	.word	0x20000ff8
 800a9bc:	2000100c 	.word	0x2000100c
 800a9c0:	20001010 	.word	0x20001010
 800a9c4:	200010c0 	.word	0x200010c0
 800a9c8:	20001020 	.word	0x20001020
 800a9cc:	0800c324 	.word	0x0800c324

0800a9d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b085      	sub	sp, #20
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	60f8      	str	r0, [r7, #12]
 800a9d8:	60b9      	str	r1, [r7, #8]
 800a9da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	3b04      	subs	r3, #4
 800a9e0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a9e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	3b04      	subs	r3, #4
 800a9ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	f023 0201 	bic.w	r2, r3, #1
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	3b04      	subs	r3, #4
 800a9fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aa00:	4a08      	ldr	r2, [pc, #32]	@ (800aa24 <pxPortInitialiseStack+0x54>)
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	3b14      	subs	r3, #20
 800aa0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aa0c:	687a      	ldr	r2, [r7, #4]
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	3b20      	subs	r3, #32
 800aa16:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aa18:	68fb      	ldr	r3, [r7, #12]
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3714      	adds	r7, #20
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bc80      	pop	{r7}
 800aa22:	4770      	bx	lr
 800aa24:	0800aa29 	.word	0x0800aa29

0800aa28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b085      	sub	sp, #20
 800aa2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aa32:	4b12      	ldr	r3, [pc, #72]	@ (800aa7c <prvTaskExitError+0x54>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa3a:	d00b      	beq.n	800aa54 <prvTaskExitError+0x2c>
	__asm volatile
 800aa3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa40:	f383 8811 	msr	BASEPRI, r3
 800aa44:	f3bf 8f6f 	isb	sy
 800aa48:	f3bf 8f4f 	dsb	sy
 800aa4c:	60fb      	str	r3, [r7, #12]
}
 800aa4e:	bf00      	nop
 800aa50:	bf00      	nop
 800aa52:	e7fd      	b.n	800aa50 <prvTaskExitError+0x28>
	__asm volatile
 800aa54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa58:	f383 8811 	msr	BASEPRI, r3
 800aa5c:	f3bf 8f6f 	isb	sy
 800aa60:	f3bf 8f4f 	dsb	sy
 800aa64:	60bb      	str	r3, [r7, #8]
}
 800aa66:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aa68:	bf00      	nop
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d0fc      	beq.n	800aa6a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aa70:	bf00      	nop
 800aa72:	bf00      	nop
 800aa74:	3714      	adds	r7, #20
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bc80      	pop	{r7}
 800aa7a:	4770      	bx	lr
 800aa7c:	2000000c 	.word	0x2000000c

0800aa80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aa80:	4b07      	ldr	r3, [pc, #28]	@ (800aaa0 <pxCurrentTCBConst2>)
 800aa82:	6819      	ldr	r1, [r3, #0]
 800aa84:	6808      	ldr	r0, [r1, #0]
 800aa86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800aa8a:	f380 8809 	msr	PSP, r0
 800aa8e:	f3bf 8f6f 	isb	sy
 800aa92:	f04f 0000 	mov.w	r0, #0
 800aa96:	f380 8811 	msr	BASEPRI, r0
 800aa9a:	f04e 0e0d 	orr.w	lr, lr, #13
 800aa9e:	4770      	bx	lr

0800aaa0 <pxCurrentTCBConst2>:
 800aaa0:	20000ae4 	.word	0x20000ae4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aaa4:	bf00      	nop
 800aaa6:	bf00      	nop

0800aaa8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800aaa8:	4806      	ldr	r0, [pc, #24]	@ (800aac4 <prvPortStartFirstTask+0x1c>)
 800aaaa:	6800      	ldr	r0, [r0, #0]
 800aaac:	6800      	ldr	r0, [r0, #0]
 800aaae:	f380 8808 	msr	MSP, r0
 800aab2:	b662      	cpsie	i
 800aab4:	b661      	cpsie	f
 800aab6:	f3bf 8f4f 	dsb	sy
 800aaba:	f3bf 8f6f 	isb	sy
 800aabe:	df00      	svc	0
 800aac0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aac2:	bf00      	nop
 800aac4:	e000ed08 	.word	0xe000ed08

0800aac8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b084      	sub	sp, #16
 800aacc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aace:	4b32      	ldr	r3, [pc, #200]	@ (800ab98 <xPortStartScheduler+0xd0>)
 800aad0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	781b      	ldrb	r3, [r3, #0]
 800aad6:	b2db      	uxtb	r3, r3
 800aad8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	22ff      	movs	r2, #255	@ 0xff
 800aade:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aae8:	78fb      	ldrb	r3, [r7, #3]
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800aaf0:	b2da      	uxtb	r2, r3
 800aaf2:	4b2a      	ldr	r3, [pc, #168]	@ (800ab9c <xPortStartScheduler+0xd4>)
 800aaf4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aaf6:	4b2a      	ldr	r3, [pc, #168]	@ (800aba0 <xPortStartScheduler+0xd8>)
 800aaf8:	2207      	movs	r2, #7
 800aafa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aafc:	e009      	b.n	800ab12 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800aafe:	4b28      	ldr	r3, [pc, #160]	@ (800aba0 <xPortStartScheduler+0xd8>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	3b01      	subs	r3, #1
 800ab04:	4a26      	ldr	r2, [pc, #152]	@ (800aba0 <xPortStartScheduler+0xd8>)
 800ab06:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ab08:	78fb      	ldrb	r3, [r7, #3]
 800ab0a:	b2db      	uxtb	r3, r3
 800ab0c:	005b      	lsls	r3, r3, #1
 800ab0e:	b2db      	uxtb	r3, r3
 800ab10:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ab12:	78fb      	ldrb	r3, [r7, #3]
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab1a:	2b80      	cmp	r3, #128	@ 0x80
 800ab1c:	d0ef      	beq.n	800aafe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ab1e:	4b20      	ldr	r3, [pc, #128]	@ (800aba0 <xPortStartScheduler+0xd8>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f1c3 0307 	rsb	r3, r3, #7
 800ab26:	2b04      	cmp	r3, #4
 800ab28:	d00b      	beq.n	800ab42 <xPortStartScheduler+0x7a>
	__asm volatile
 800ab2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab2e:	f383 8811 	msr	BASEPRI, r3
 800ab32:	f3bf 8f6f 	isb	sy
 800ab36:	f3bf 8f4f 	dsb	sy
 800ab3a:	60bb      	str	r3, [r7, #8]
}
 800ab3c:	bf00      	nop
 800ab3e:	bf00      	nop
 800ab40:	e7fd      	b.n	800ab3e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ab42:	4b17      	ldr	r3, [pc, #92]	@ (800aba0 <xPortStartScheduler+0xd8>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	021b      	lsls	r3, r3, #8
 800ab48:	4a15      	ldr	r2, [pc, #84]	@ (800aba0 <xPortStartScheduler+0xd8>)
 800ab4a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ab4c:	4b14      	ldr	r3, [pc, #80]	@ (800aba0 <xPortStartScheduler+0xd8>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ab54:	4a12      	ldr	r2, [pc, #72]	@ (800aba0 <xPortStartScheduler+0xd8>)
 800ab56:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	b2da      	uxtb	r2, r3
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ab60:	4b10      	ldr	r3, [pc, #64]	@ (800aba4 <xPortStartScheduler+0xdc>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	4a0f      	ldr	r2, [pc, #60]	@ (800aba4 <xPortStartScheduler+0xdc>)
 800ab66:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ab6a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ab6c:	4b0d      	ldr	r3, [pc, #52]	@ (800aba4 <xPortStartScheduler+0xdc>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4a0c      	ldr	r2, [pc, #48]	@ (800aba4 <xPortStartScheduler+0xdc>)
 800ab72:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ab76:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ab78:	f000 f8b8 	bl	800acec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ab7c:	4b0a      	ldr	r3, [pc, #40]	@ (800aba8 <xPortStartScheduler+0xe0>)
 800ab7e:	2200      	movs	r2, #0
 800ab80:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ab82:	f7ff ff91 	bl	800aaa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ab86:	f7fe ff5f 	bl	8009a48 <vTaskSwitchContext>
	prvTaskExitError();
 800ab8a:	f7ff ff4d 	bl	800aa28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ab8e:	2300      	movs	r3, #0
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3710      	adds	r7, #16
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}
 800ab98:	e000e400 	.word	0xe000e400
 800ab9c:	20001110 	.word	0x20001110
 800aba0:	20001114 	.word	0x20001114
 800aba4:	e000ed20 	.word	0xe000ed20
 800aba8:	2000000c 	.word	0x2000000c

0800abac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800abac:	b480      	push	{r7}
 800abae:	b083      	sub	sp, #12
 800abb0:	af00      	add	r7, sp, #0
	__asm volatile
 800abb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abb6:	f383 8811 	msr	BASEPRI, r3
 800abba:	f3bf 8f6f 	isb	sy
 800abbe:	f3bf 8f4f 	dsb	sy
 800abc2:	607b      	str	r3, [r7, #4]
}
 800abc4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800abc6:	4b0f      	ldr	r3, [pc, #60]	@ (800ac04 <vPortEnterCritical+0x58>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	3301      	adds	r3, #1
 800abcc:	4a0d      	ldr	r2, [pc, #52]	@ (800ac04 <vPortEnterCritical+0x58>)
 800abce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800abd0:	4b0c      	ldr	r3, [pc, #48]	@ (800ac04 <vPortEnterCritical+0x58>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2b01      	cmp	r3, #1
 800abd6:	d110      	bne.n	800abfa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800abd8:	4b0b      	ldr	r3, [pc, #44]	@ (800ac08 <vPortEnterCritical+0x5c>)
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	b2db      	uxtb	r3, r3
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d00b      	beq.n	800abfa <vPortEnterCritical+0x4e>
	__asm volatile
 800abe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abe6:	f383 8811 	msr	BASEPRI, r3
 800abea:	f3bf 8f6f 	isb	sy
 800abee:	f3bf 8f4f 	dsb	sy
 800abf2:	603b      	str	r3, [r7, #0]
}
 800abf4:	bf00      	nop
 800abf6:	bf00      	nop
 800abf8:	e7fd      	b.n	800abf6 <vPortEnterCritical+0x4a>
	}
}
 800abfa:	bf00      	nop
 800abfc:	370c      	adds	r7, #12
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bc80      	pop	{r7}
 800ac02:	4770      	bx	lr
 800ac04:	2000000c 	.word	0x2000000c
 800ac08:	e000ed04 	.word	0xe000ed04

0800ac0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	b083      	sub	sp, #12
 800ac10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ac12:	4b12      	ldr	r3, [pc, #72]	@ (800ac5c <vPortExitCritical+0x50>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d10b      	bne.n	800ac32 <vPortExitCritical+0x26>
	__asm volatile
 800ac1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac1e:	f383 8811 	msr	BASEPRI, r3
 800ac22:	f3bf 8f6f 	isb	sy
 800ac26:	f3bf 8f4f 	dsb	sy
 800ac2a:	607b      	str	r3, [r7, #4]
}
 800ac2c:	bf00      	nop
 800ac2e:	bf00      	nop
 800ac30:	e7fd      	b.n	800ac2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ac32:	4b0a      	ldr	r3, [pc, #40]	@ (800ac5c <vPortExitCritical+0x50>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	3b01      	subs	r3, #1
 800ac38:	4a08      	ldr	r2, [pc, #32]	@ (800ac5c <vPortExitCritical+0x50>)
 800ac3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ac3c:	4b07      	ldr	r3, [pc, #28]	@ (800ac5c <vPortExitCritical+0x50>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d105      	bne.n	800ac50 <vPortExitCritical+0x44>
 800ac44:	2300      	movs	r3, #0
 800ac46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	f383 8811 	msr	BASEPRI, r3
}
 800ac4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ac50:	bf00      	nop
 800ac52:	370c      	adds	r7, #12
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bc80      	pop	{r7}
 800ac58:	4770      	bx	lr
 800ac5a:	bf00      	nop
 800ac5c:	2000000c 	.word	0x2000000c

0800ac60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ac60:	f3ef 8009 	mrs	r0, PSP
 800ac64:	f3bf 8f6f 	isb	sy
 800ac68:	4b0d      	ldr	r3, [pc, #52]	@ (800aca0 <pxCurrentTCBConst>)
 800ac6a:	681a      	ldr	r2, [r3, #0]
 800ac6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800ac70:	6010      	str	r0, [r2, #0]
 800ac72:	e92d 4008 	stmdb	sp!, {r3, lr}
 800ac76:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ac7a:	f380 8811 	msr	BASEPRI, r0
 800ac7e:	f7fe fee3 	bl	8009a48 <vTaskSwitchContext>
 800ac82:	f04f 0000 	mov.w	r0, #0
 800ac86:	f380 8811 	msr	BASEPRI, r0
 800ac8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ac8e:	6819      	ldr	r1, [r3, #0]
 800ac90:	6808      	ldr	r0, [r1, #0]
 800ac92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800ac96:	f380 8809 	msr	PSP, r0
 800ac9a:	f3bf 8f6f 	isb	sy
 800ac9e:	4770      	bx	lr

0800aca0 <pxCurrentTCBConst>:
 800aca0:	20000ae4 	.word	0x20000ae4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aca4:	bf00      	nop
 800aca6:	bf00      	nop

0800aca8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b082      	sub	sp, #8
 800acac:	af00      	add	r7, sp, #0
	__asm volatile
 800acae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acb2:	f383 8811 	msr	BASEPRI, r3
 800acb6:	f3bf 8f6f 	isb	sy
 800acba:	f3bf 8f4f 	dsb	sy
 800acbe:	607b      	str	r3, [r7, #4]
}
 800acc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800acc2:	f7fe fe07 	bl	80098d4 <xTaskIncrementTick>
 800acc6:	4603      	mov	r3, r0
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d003      	beq.n	800acd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800accc:	4b06      	ldr	r3, [pc, #24]	@ (800ace8 <xPortSysTickHandler+0x40>)
 800acce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acd2:	601a      	str	r2, [r3, #0]
 800acd4:	2300      	movs	r3, #0
 800acd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	f383 8811 	msr	BASEPRI, r3
}
 800acde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ace0:	bf00      	nop
 800ace2:	3708      	adds	r7, #8
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}
 800ace8:	e000ed04 	.word	0xe000ed04

0800acec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800acec:	b480      	push	{r7}
 800acee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800acf0:	4b0a      	ldr	r3, [pc, #40]	@ (800ad1c <vPortSetupTimerInterrupt+0x30>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800acf6:	4b0a      	ldr	r3, [pc, #40]	@ (800ad20 <vPortSetupTimerInterrupt+0x34>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800acfc:	4b09      	ldr	r3, [pc, #36]	@ (800ad24 <vPortSetupTimerInterrupt+0x38>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4a09      	ldr	r2, [pc, #36]	@ (800ad28 <vPortSetupTimerInterrupt+0x3c>)
 800ad02:	fba2 2303 	umull	r2, r3, r2, r3
 800ad06:	099b      	lsrs	r3, r3, #6
 800ad08:	4a08      	ldr	r2, [pc, #32]	@ (800ad2c <vPortSetupTimerInterrupt+0x40>)
 800ad0a:	3b01      	subs	r3, #1
 800ad0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ad0e:	4b03      	ldr	r3, [pc, #12]	@ (800ad1c <vPortSetupTimerInterrupt+0x30>)
 800ad10:	2207      	movs	r2, #7
 800ad12:	601a      	str	r2, [r3, #0]
}
 800ad14:	bf00      	nop
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bc80      	pop	{r7}
 800ad1a:	4770      	bx	lr
 800ad1c:	e000e010 	.word	0xe000e010
 800ad20:	e000e018 	.word	0xe000e018
 800ad24:	20000000 	.word	0x20000000
 800ad28:	10624dd3 	.word	0x10624dd3
 800ad2c:	e000e014 	.word	0xe000e014

0800ad30 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ad30:	b480      	push	{r7}
 800ad32:	b085      	sub	sp, #20
 800ad34:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ad36:	f3ef 8305 	mrs	r3, IPSR
 800ad3a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	2b0f      	cmp	r3, #15
 800ad40:	d915      	bls.n	800ad6e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ad42:	4a17      	ldr	r2, [pc, #92]	@ (800ada0 <vPortValidateInterruptPriority+0x70>)
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	4413      	add	r3, r2
 800ad48:	781b      	ldrb	r3, [r3, #0]
 800ad4a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ad4c:	4b15      	ldr	r3, [pc, #84]	@ (800ada4 <vPortValidateInterruptPriority+0x74>)
 800ad4e:	781b      	ldrb	r3, [r3, #0]
 800ad50:	7afa      	ldrb	r2, [r7, #11]
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d20b      	bcs.n	800ad6e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ad56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad5a:	f383 8811 	msr	BASEPRI, r3
 800ad5e:	f3bf 8f6f 	isb	sy
 800ad62:	f3bf 8f4f 	dsb	sy
 800ad66:	607b      	str	r3, [r7, #4]
}
 800ad68:	bf00      	nop
 800ad6a:	bf00      	nop
 800ad6c:	e7fd      	b.n	800ad6a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ad6e:	4b0e      	ldr	r3, [pc, #56]	@ (800ada8 <vPortValidateInterruptPriority+0x78>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ad76:	4b0d      	ldr	r3, [pc, #52]	@ (800adac <vPortValidateInterruptPriority+0x7c>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	429a      	cmp	r2, r3
 800ad7c:	d90b      	bls.n	800ad96 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ad7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad82:	f383 8811 	msr	BASEPRI, r3
 800ad86:	f3bf 8f6f 	isb	sy
 800ad8a:	f3bf 8f4f 	dsb	sy
 800ad8e:	603b      	str	r3, [r7, #0]
}
 800ad90:	bf00      	nop
 800ad92:	bf00      	nop
 800ad94:	e7fd      	b.n	800ad92 <vPortValidateInterruptPriority+0x62>
	}
 800ad96:	bf00      	nop
 800ad98:	3714      	adds	r7, #20
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bc80      	pop	{r7}
 800ad9e:	4770      	bx	lr
 800ada0:	e000e3f0 	.word	0xe000e3f0
 800ada4:	20001110 	.word	0x20001110
 800ada8:	e000ed0c 	.word	0xe000ed0c
 800adac:	20001114 	.word	0x20001114

0800adb0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b08a      	sub	sp, #40	@ 0x28
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800adb8:	2300      	movs	r3, #0
 800adba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800adbc:	f7fe fcd0 	bl	8009760 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800adc0:	4b5c      	ldr	r3, [pc, #368]	@ (800af34 <pvPortMalloc+0x184>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d101      	bne.n	800adcc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800adc8:	f000 f924 	bl	800b014 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800adcc:	4b5a      	ldr	r3, [pc, #360]	@ (800af38 <pvPortMalloc+0x188>)
 800adce:	681a      	ldr	r2, [r3, #0]
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	4013      	ands	r3, r2
 800add4:	2b00      	cmp	r3, #0
 800add6:	f040 8095 	bne.w	800af04 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d01e      	beq.n	800ae1e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ade0:	2208      	movs	r2, #8
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	4413      	add	r3, r2
 800ade6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f003 0307 	and.w	r3, r3, #7
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d015      	beq.n	800ae1e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f023 0307 	bic.w	r3, r3, #7
 800adf8:	3308      	adds	r3, #8
 800adfa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f003 0307 	and.w	r3, r3, #7
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d00b      	beq.n	800ae1e <pvPortMalloc+0x6e>
	__asm volatile
 800ae06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae0a:	f383 8811 	msr	BASEPRI, r3
 800ae0e:	f3bf 8f6f 	isb	sy
 800ae12:	f3bf 8f4f 	dsb	sy
 800ae16:	617b      	str	r3, [r7, #20]
}
 800ae18:	bf00      	nop
 800ae1a:	bf00      	nop
 800ae1c:	e7fd      	b.n	800ae1a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d06f      	beq.n	800af04 <pvPortMalloc+0x154>
 800ae24:	4b45      	ldr	r3, [pc, #276]	@ (800af3c <pvPortMalloc+0x18c>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	687a      	ldr	r2, [r7, #4]
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d86a      	bhi.n	800af04 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ae2e:	4b44      	ldr	r3, [pc, #272]	@ (800af40 <pvPortMalloc+0x190>)
 800ae30:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ae32:	4b43      	ldr	r3, [pc, #268]	@ (800af40 <pvPortMalloc+0x190>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae38:	e004      	b.n	800ae44 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ae3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae3c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ae3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d903      	bls.n	800ae56 <pvPortMalloc+0xa6>
 800ae4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d1f1      	bne.n	800ae3a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ae56:	4b37      	ldr	r3, [pc, #220]	@ (800af34 <pvPortMalloc+0x184>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae5c:	429a      	cmp	r2, r3
 800ae5e:	d051      	beq.n	800af04 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ae60:	6a3b      	ldr	r3, [r7, #32]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2208      	movs	r2, #8
 800ae66:	4413      	add	r3, r2
 800ae68:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae6c:	681a      	ldr	r2, [r3, #0]
 800ae6e:	6a3b      	ldr	r3, [r7, #32]
 800ae70:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae74:	685a      	ldr	r2, [r3, #4]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	1ad2      	subs	r2, r2, r3
 800ae7a:	2308      	movs	r3, #8
 800ae7c:	005b      	lsls	r3, r3, #1
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d920      	bls.n	800aec4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	4413      	add	r3, r2
 800ae88:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae8a:	69bb      	ldr	r3, [r7, #24]
 800ae8c:	f003 0307 	and.w	r3, r3, #7
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d00b      	beq.n	800aeac <pvPortMalloc+0xfc>
	__asm volatile
 800ae94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae98:	f383 8811 	msr	BASEPRI, r3
 800ae9c:	f3bf 8f6f 	isb	sy
 800aea0:	f3bf 8f4f 	dsb	sy
 800aea4:	613b      	str	r3, [r7, #16]
}
 800aea6:	bf00      	nop
 800aea8:	bf00      	nop
 800aeaa:	e7fd      	b.n	800aea8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aeac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeae:	685a      	ldr	r2, [r3, #4]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	1ad2      	subs	r2, r2, r3
 800aeb4:	69bb      	ldr	r3, [r7, #24]
 800aeb6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aeb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeba:	687a      	ldr	r2, [r7, #4]
 800aebc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800aebe:	69b8      	ldr	r0, [r7, #24]
 800aec0:	f000 f90a 	bl	800b0d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aec4:	4b1d      	ldr	r3, [pc, #116]	@ (800af3c <pvPortMalloc+0x18c>)
 800aec6:	681a      	ldr	r2, [r3, #0]
 800aec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeca:	685b      	ldr	r3, [r3, #4]
 800aecc:	1ad3      	subs	r3, r2, r3
 800aece:	4a1b      	ldr	r2, [pc, #108]	@ (800af3c <pvPortMalloc+0x18c>)
 800aed0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800aed2:	4b1a      	ldr	r3, [pc, #104]	@ (800af3c <pvPortMalloc+0x18c>)
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	4b1b      	ldr	r3, [pc, #108]	@ (800af44 <pvPortMalloc+0x194>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d203      	bcs.n	800aee6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aede:	4b17      	ldr	r3, [pc, #92]	@ (800af3c <pvPortMalloc+0x18c>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a18      	ldr	r2, [pc, #96]	@ (800af44 <pvPortMalloc+0x194>)
 800aee4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aee8:	685a      	ldr	r2, [r3, #4]
 800aeea:	4b13      	ldr	r3, [pc, #76]	@ (800af38 <pvPortMalloc+0x188>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	431a      	orrs	r2, r3
 800aef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aef2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aef6:	2200      	movs	r2, #0
 800aef8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800aefa:	4b13      	ldr	r3, [pc, #76]	@ (800af48 <pvPortMalloc+0x198>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	3301      	adds	r3, #1
 800af00:	4a11      	ldr	r2, [pc, #68]	@ (800af48 <pvPortMalloc+0x198>)
 800af02:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800af04:	f7fe fc3a 	bl	800977c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800af08:	69fb      	ldr	r3, [r7, #28]
 800af0a:	f003 0307 	and.w	r3, r3, #7
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d00b      	beq.n	800af2a <pvPortMalloc+0x17a>
	__asm volatile
 800af12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af16:	f383 8811 	msr	BASEPRI, r3
 800af1a:	f3bf 8f6f 	isb	sy
 800af1e:	f3bf 8f4f 	dsb	sy
 800af22:	60fb      	str	r3, [r7, #12]
}
 800af24:	bf00      	nop
 800af26:	bf00      	nop
 800af28:	e7fd      	b.n	800af26 <pvPortMalloc+0x176>
	return pvReturn;
 800af2a:	69fb      	ldr	r3, [r7, #28]
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3728      	adds	r7, #40	@ 0x28
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}
 800af34:	20001d20 	.word	0x20001d20
 800af38:	20001d34 	.word	0x20001d34
 800af3c:	20001d24 	.word	0x20001d24
 800af40:	20001d18 	.word	0x20001d18
 800af44:	20001d28 	.word	0x20001d28
 800af48:	20001d2c 	.word	0x20001d2c

0800af4c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b086      	sub	sp, #24
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d04f      	beq.n	800affe <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800af5e:	2308      	movs	r3, #8
 800af60:	425b      	negs	r3, r3
 800af62:	697a      	ldr	r2, [r7, #20]
 800af64:	4413      	add	r3, r2
 800af66:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af68:	697b      	ldr	r3, [r7, #20]
 800af6a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	685a      	ldr	r2, [r3, #4]
 800af70:	4b25      	ldr	r3, [pc, #148]	@ (800b008 <vPortFree+0xbc>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	4013      	ands	r3, r2
 800af76:	2b00      	cmp	r3, #0
 800af78:	d10b      	bne.n	800af92 <vPortFree+0x46>
	__asm volatile
 800af7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af7e:	f383 8811 	msr	BASEPRI, r3
 800af82:	f3bf 8f6f 	isb	sy
 800af86:	f3bf 8f4f 	dsb	sy
 800af8a:	60fb      	str	r3, [r7, #12]
}
 800af8c:	bf00      	nop
 800af8e:	bf00      	nop
 800af90:	e7fd      	b.n	800af8e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af92:	693b      	ldr	r3, [r7, #16]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d00b      	beq.n	800afb2 <vPortFree+0x66>
	__asm volatile
 800af9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af9e:	f383 8811 	msr	BASEPRI, r3
 800afa2:	f3bf 8f6f 	isb	sy
 800afa6:	f3bf 8f4f 	dsb	sy
 800afaa:	60bb      	str	r3, [r7, #8]
}
 800afac:	bf00      	nop
 800afae:	bf00      	nop
 800afb0:	e7fd      	b.n	800afae <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	685a      	ldr	r2, [r3, #4]
 800afb6:	4b14      	ldr	r3, [pc, #80]	@ (800b008 <vPortFree+0xbc>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	4013      	ands	r3, r2
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d01e      	beq.n	800affe <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d11a      	bne.n	800affe <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800afc8:	693b      	ldr	r3, [r7, #16]
 800afca:	685a      	ldr	r2, [r3, #4]
 800afcc:	4b0e      	ldr	r3, [pc, #56]	@ (800b008 <vPortFree+0xbc>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	43db      	mvns	r3, r3
 800afd2:	401a      	ands	r2, r3
 800afd4:	693b      	ldr	r3, [r7, #16]
 800afd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800afd8:	f7fe fbc2 	bl	8009760 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800afdc:	693b      	ldr	r3, [r7, #16]
 800afde:	685a      	ldr	r2, [r3, #4]
 800afe0:	4b0a      	ldr	r3, [pc, #40]	@ (800b00c <vPortFree+0xc0>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	4413      	add	r3, r2
 800afe6:	4a09      	ldr	r2, [pc, #36]	@ (800b00c <vPortFree+0xc0>)
 800afe8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800afea:	6938      	ldr	r0, [r7, #16]
 800afec:	f000 f874 	bl	800b0d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aff0:	4b07      	ldr	r3, [pc, #28]	@ (800b010 <vPortFree+0xc4>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	3301      	adds	r3, #1
 800aff6:	4a06      	ldr	r2, [pc, #24]	@ (800b010 <vPortFree+0xc4>)
 800aff8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800affa:	f7fe fbbf 	bl	800977c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800affe:	bf00      	nop
 800b000:	3718      	adds	r7, #24
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
 800b006:	bf00      	nop
 800b008:	20001d34 	.word	0x20001d34
 800b00c:	20001d24 	.word	0x20001d24
 800b010:	20001d30 	.word	0x20001d30

0800b014 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b01a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800b01e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b020:	4b27      	ldr	r3, [pc, #156]	@ (800b0c0 <prvHeapInit+0xac>)
 800b022:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	f003 0307 	and.w	r3, r3, #7
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d00c      	beq.n	800b048 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	3307      	adds	r3, #7
 800b032:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f023 0307 	bic.w	r3, r3, #7
 800b03a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b03c:	68ba      	ldr	r2, [r7, #8]
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	1ad3      	subs	r3, r2, r3
 800b042:	4a1f      	ldr	r2, [pc, #124]	@ (800b0c0 <prvHeapInit+0xac>)
 800b044:	4413      	add	r3, r2
 800b046:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b04c:	4a1d      	ldr	r2, [pc, #116]	@ (800b0c4 <prvHeapInit+0xb0>)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b052:	4b1c      	ldr	r3, [pc, #112]	@ (800b0c4 <prvHeapInit+0xb0>)
 800b054:	2200      	movs	r2, #0
 800b056:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	68ba      	ldr	r2, [r7, #8]
 800b05c:	4413      	add	r3, r2
 800b05e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b060:	2208      	movs	r2, #8
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	1a9b      	subs	r3, r3, r2
 800b066:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	f023 0307 	bic.w	r3, r3, #7
 800b06e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	4a15      	ldr	r2, [pc, #84]	@ (800b0c8 <prvHeapInit+0xb4>)
 800b074:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b076:	4b14      	ldr	r3, [pc, #80]	@ (800b0c8 <prvHeapInit+0xb4>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	2200      	movs	r2, #0
 800b07c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b07e:	4b12      	ldr	r3, [pc, #72]	@ (800b0c8 <prvHeapInit+0xb4>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	2200      	movs	r2, #0
 800b084:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	68fa      	ldr	r2, [r7, #12]
 800b08e:	1ad2      	subs	r2, r2, r3
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b094:	4b0c      	ldr	r3, [pc, #48]	@ (800b0c8 <prvHeapInit+0xb4>)
 800b096:	681a      	ldr	r2, [r3, #0]
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	685b      	ldr	r3, [r3, #4]
 800b0a0:	4a0a      	ldr	r2, [pc, #40]	@ (800b0cc <prvHeapInit+0xb8>)
 800b0a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	4a09      	ldr	r2, [pc, #36]	@ (800b0d0 <prvHeapInit+0xbc>)
 800b0aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b0ac:	4b09      	ldr	r3, [pc, #36]	@ (800b0d4 <prvHeapInit+0xc0>)
 800b0ae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b0b2:	601a      	str	r2, [r3, #0]
}
 800b0b4:	bf00      	nop
 800b0b6:	3714      	adds	r7, #20
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bc80      	pop	{r7}
 800b0bc:	4770      	bx	lr
 800b0be:	bf00      	nop
 800b0c0:	20001118 	.word	0x20001118
 800b0c4:	20001d18 	.word	0x20001d18
 800b0c8:	20001d20 	.word	0x20001d20
 800b0cc:	20001d28 	.word	0x20001d28
 800b0d0:	20001d24 	.word	0x20001d24
 800b0d4:	20001d34 	.word	0x20001d34

0800b0d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b085      	sub	sp, #20
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b0e0:	4b27      	ldr	r3, [pc, #156]	@ (800b180 <prvInsertBlockIntoFreeList+0xa8>)
 800b0e2:	60fb      	str	r3, [r7, #12]
 800b0e4:	e002      	b.n	800b0ec <prvInsertBlockIntoFreeList+0x14>
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	60fb      	str	r3, [r7, #12]
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	687a      	ldr	r2, [r7, #4]
 800b0f2:	429a      	cmp	r2, r3
 800b0f4:	d8f7      	bhi.n	800b0e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	685b      	ldr	r3, [r3, #4]
 800b0fe:	68ba      	ldr	r2, [r7, #8]
 800b100:	4413      	add	r3, r2
 800b102:	687a      	ldr	r2, [r7, #4]
 800b104:	429a      	cmp	r2, r3
 800b106:	d108      	bne.n	800b11a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	685a      	ldr	r2, [r3, #4]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	441a      	add	r2, r3
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	685b      	ldr	r3, [r3, #4]
 800b122:	68ba      	ldr	r2, [r7, #8]
 800b124:	441a      	add	r2, r3
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	429a      	cmp	r2, r3
 800b12c:	d118      	bne.n	800b160 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681a      	ldr	r2, [r3, #0]
 800b132:	4b14      	ldr	r3, [pc, #80]	@ (800b184 <prvInsertBlockIntoFreeList+0xac>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	429a      	cmp	r2, r3
 800b138:	d00d      	beq.n	800b156 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	685a      	ldr	r2, [r3, #4]
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	685b      	ldr	r3, [r3, #4]
 800b144:	441a      	add	r2, r3
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	681a      	ldr	r2, [r3, #0]
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	601a      	str	r2, [r3, #0]
 800b154:	e008      	b.n	800b168 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b156:	4b0b      	ldr	r3, [pc, #44]	@ (800b184 <prvInsertBlockIntoFreeList+0xac>)
 800b158:	681a      	ldr	r2, [r3, #0]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	601a      	str	r2, [r3, #0]
 800b15e:	e003      	b.n	800b168 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	681a      	ldr	r2, [r3, #0]
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b168:	68fa      	ldr	r2, [r7, #12]
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	429a      	cmp	r2, r3
 800b16e:	d002      	beq.n	800b176 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b176:	bf00      	nop
 800b178:	3714      	adds	r7, #20
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bc80      	pop	{r7}
 800b17e:	4770      	bx	lr
 800b180:	20001d18 	.word	0x20001d18
 800b184:	20001d20 	.word	0x20001d20

0800b188 <malloc>:
 800b188:	4b02      	ldr	r3, [pc, #8]	@ (800b194 <malloc+0xc>)
 800b18a:	4601      	mov	r1, r0
 800b18c:	6818      	ldr	r0, [r3, #0]
 800b18e:	f000 b82d 	b.w	800b1ec <_malloc_r>
 800b192:	bf00      	nop
 800b194:	2000001c 	.word	0x2000001c

0800b198 <free>:
 800b198:	4b02      	ldr	r3, [pc, #8]	@ (800b1a4 <free+0xc>)
 800b19a:	4601      	mov	r1, r0
 800b19c:	6818      	ldr	r0, [r3, #0]
 800b19e:	f000 bbb1 	b.w	800b904 <_free_r>
 800b1a2:	bf00      	nop
 800b1a4:	2000001c 	.word	0x2000001c

0800b1a8 <sbrk_aligned>:
 800b1a8:	b570      	push	{r4, r5, r6, lr}
 800b1aa:	4e0f      	ldr	r6, [pc, #60]	@ (800b1e8 <sbrk_aligned+0x40>)
 800b1ac:	460c      	mov	r4, r1
 800b1ae:	6831      	ldr	r1, [r6, #0]
 800b1b0:	4605      	mov	r5, r0
 800b1b2:	b911      	cbnz	r1, 800b1ba <sbrk_aligned+0x12>
 800b1b4:	f000 fb48 	bl	800b848 <_sbrk_r>
 800b1b8:	6030      	str	r0, [r6, #0]
 800b1ba:	4621      	mov	r1, r4
 800b1bc:	4628      	mov	r0, r5
 800b1be:	f000 fb43 	bl	800b848 <_sbrk_r>
 800b1c2:	1c43      	adds	r3, r0, #1
 800b1c4:	d103      	bne.n	800b1ce <sbrk_aligned+0x26>
 800b1c6:	f04f 34ff 	mov.w	r4, #4294967295
 800b1ca:	4620      	mov	r0, r4
 800b1cc:	bd70      	pop	{r4, r5, r6, pc}
 800b1ce:	1cc4      	adds	r4, r0, #3
 800b1d0:	f024 0403 	bic.w	r4, r4, #3
 800b1d4:	42a0      	cmp	r0, r4
 800b1d6:	d0f8      	beq.n	800b1ca <sbrk_aligned+0x22>
 800b1d8:	1a21      	subs	r1, r4, r0
 800b1da:	4628      	mov	r0, r5
 800b1dc:	f000 fb34 	bl	800b848 <_sbrk_r>
 800b1e0:	3001      	adds	r0, #1
 800b1e2:	d1f2      	bne.n	800b1ca <sbrk_aligned+0x22>
 800b1e4:	e7ef      	b.n	800b1c6 <sbrk_aligned+0x1e>
 800b1e6:	bf00      	nop
 800b1e8:	20001d38 	.word	0x20001d38

0800b1ec <_malloc_r>:
 800b1ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1f0:	1ccd      	adds	r5, r1, #3
 800b1f2:	f025 0503 	bic.w	r5, r5, #3
 800b1f6:	3508      	adds	r5, #8
 800b1f8:	2d0c      	cmp	r5, #12
 800b1fa:	bf38      	it	cc
 800b1fc:	250c      	movcc	r5, #12
 800b1fe:	2d00      	cmp	r5, #0
 800b200:	4606      	mov	r6, r0
 800b202:	db01      	blt.n	800b208 <_malloc_r+0x1c>
 800b204:	42a9      	cmp	r1, r5
 800b206:	d904      	bls.n	800b212 <_malloc_r+0x26>
 800b208:	230c      	movs	r3, #12
 800b20a:	6033      	str	r3, [r6, #0]
 800b20c:	2000      	movs	r0, #0
 800b20e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b212:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b2e8 <_malloc_r+0xfc>
 800b216:	f000 f869 	bl	800b2ec <__malloc_lock>
 800b21a:	f8d8 3000 	ldr.w	r3, [r8]
 800b21e:	461c      	mov	r4, r3
 800b220:	bb44      	cbnz	r4, 800b274 <_malloc_r+0x88>
 800b222:	4629      	mov	r1, r5
 800b224:	4630      	mov	r0, r6
 800b226:	f7ff ffbf 	bl	800b1a8 <sbrk_aligned>
 800b22a:	1c43      	adds	r3, r0, #1
 800b22c:	4604      	mov	r4, r0
 800b22e:	d158      	bne.n	800b2e2 <_malloc_r+0xf6>
 800b230:	f8d8 4000 	ldr.w	r4, [r8]
 800b234:	4627      	mov	r7, r4
 800b236:	2f00      	cmp	r7, #0
 800b238:	d143      	bne.n	800b2c2 <_malloc_r+0xd6>
 800b23a:	2c00      	cmp	r4, #0
 800b23c:	d04b      	beq.n	800b2d6 <_malloc_r+0xea>
 800b23e:	6823      	ldr	r3, [r4, #0]
 800b240:	4639      	mov	r1, r7
 800b242:	4630      	mov	r0, r6
 800b244:	eb04 0903 	add.w	r9, r4, r3
 800b248:	f000 fafe 	bl	800b848 <_sbrk_r>
 800b24c:	4581      	cmp	r9, r0
 800b24e:	d142      	bne.n	800b2d6 <_malloc_r+0xea>
 800b250:	6821      	ldr	r1, [r4, #0]
 800b252:	4630      	mov	r0, r6
 800b254:	1a6d      	subs	r5, r5, r1
 800b256:	4629      	mov	r1, r5
 800b258:	f7ff ffa6 	bl	800b1a8 <sbrk_aligned>
 800b25c:	3001      	adds	r0, #1
 800b25e:	d03a      	beq.n	800b2d6 <_malloc_r+0xea>
 800b260:	6823      	ldr	r3, [r4, #0]
 800b262:	442b      	add	r3, r5
 800b264:	6023      	str	r3, [r4, #0]
 800b266:	f8d8 3000 	ldr.w	r3, [r8]
 800b26a:	685a      	ldr	r2, [r3, #4]
 800b26c:	bb62      	cbnz	r2, 800b2c8 <_malloc_r+0xdc>
 800b26e:	f8c8 7000 	str.w	r7, [r8]
 800b272:	e00f      	b.n	800b294 <_malloc_r+0xa8>
 800b274:	6822      	ldr	r2, [r4, #0]
 800b276:	1b52      	subs	r2, r2, r5
 800b278:	d420      	bmi.n	800b2bc <_malloc_r+0xd0>
 800b27a:	2a0b      	cmp	r2, #11
 800b27c:	d917      	bls.n	800b2ae <_malloc_r+0xc2>
 800b27e:	1961      	adds	r1, r4, r5
 800b280:	42a3      	cmp	r3, r4
 800b282:	6025      	str	r5, [r4, #0]
 800b284:	bf18      	it	ne
 800b286:	6059      	strne	r1, [r3, #4]
 800b288:	6863      	ldr	r3, [r4, #4]
 800b28a:	bf08      	it	eq
 800b28c:	f8c8 1000 	streq.w	r1, [r8]
 800b290:	5162      	str	r2, [r4, r5]
 800b292:	604b      	str	r3, [r1, #4]
 800b294:	4630      	mov	r0, r6
 800b296:	f000 f82f 	bl	800b2f8 <__malloc_unlock>
 800b29a:	f104 000b 	add.w	r0, r4, #11
 800b29e:	1d23      	adds	r3, r4, #4
 800b2a0:	f020 0007 	bic.w	r0, r0, #7
 800b2a4:	1ac2      	subs	r2, r0, r3
 800b2a6:	bf1c      	itt	ne
 800b2a8:	1a1b      	subne	r3, r3, r0
 800b2aa:	50a3      	strne	r3, [r4, r2]
 800b2ac:	e7af      	b.n	800b20e <_malloc_r+0x22>
 800b2ae:	6862      	ldr	r2, [r4, #4]
 800b2b0:	42a3      	cmp	r3, r4
 800b2b2:	bf0c      	ite	eq
 800b2b4:	f8c8 2000 	streq.w	r2, [r8]
 800b2b8:	605a      	strne	r2, [r3, #4]
 800b2ba:	e7eb      	b.n	800b294 <_malloc_r+0xa8>
 800b2bc:	4623      	mov	r3, r4
 800b2be:	6864      	ldr	r4, [r4, #4]
 800b2c0:	e7ae      	b.n	800b220 <_malloc_r+0x34>
 800b2c2:	463c      	mov	r4, r7
 800b2c4:	687f      	ldr	r7, [r7, #4]
 800b2c6:	e7b6      	b.n	800b236 <_malloc_r+0x4a>
 800b2c8:	461a      	mov	r2, r3
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	42a3      	cmp	r3, r4
 800b2ce:	d1fb      	bne.n	800b2c8 <_malloc_r+0xdc>
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	6053      	str	r3, [r2, #4]
 800b2d4:	e7de      	b.n	800b294 <_malloc_r+0xa8>
 800b2d6:	230c      	movs	r3, #12
 800b2d8:	4630      	mov	r0, r6
 800b2da:	6033      	str	r3, [r6, #0]
 800b2dc:	f000 f80c 	bl	800b2f8 <__malloc_unlock>
 800b2e0:	e794      	b.n	800b20c <_malloc_r+0x20>
 800b2e2:	6005      	str	r5, [r0, #0]
 800b2e4:	e7d6      	b.n	800b294 <_malloc_r+0xa8>
 800b2e6:	bf00      	nop
 800b2e8:	20001d3c 	.word	0x20001d3c

0800b2ec <__malloc_lock>:
 800b2ec:	4801      	ldr	r0, [pc, #4]	@ (800b2f4 <__malloc_lock+0x8>)
 800b2ee:	f000 baf8 	b.w	800b8e2 <__retarget_lock_acquire_recursive>
 800b2f2:	bf00      	nop
 800b2f4:	20001e80 	.word	0x20001e80

0800b2f8 <__malloc_unlock>:
 800b2f8:	4801      	ldr	r0, [pc, #4]	@ (800b300 <__malloc_unlock+0x8>)
 800b2fa:	f000 baf3 	b.w	800b8e4 <__retarget_lock_release_recursive>
 800b2fe:	bf00      	nop
 800b300:	20001e80 	.word	0x20001e80

0800b304 <std>:
 800b304:	2300      	movs	r3, #0
 800b306:	b510      	push	{r4, lr}
 800b308:	4604      	mov	r4, r0
 800b30a:	e9c0 3300 	strd	r3, r3, [r0]
 800b30e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b312:	6083      	str	r3, [r0, #8]
 800b314:	8181      	strh	r1, [r0, #12]
 800b316:	6643      	str	r3, [r0, #100]	@ 0x64
 800b318:	81c2      	strh	r2, [r0, #14]
 800b31a:	6183      	str	r3, [r0, #24]
 800b31c:	4619      	mov	r1, r3
 800b31e:	2208      	movs	r2, #8
 800b320:	305c      	adds	r0, #92	@ 0x5c
 800b322:	f000 f9f7 	bl	800b714 <memset>
 800b326:	4b0d      	ldr	r3, [pc, #52]	@ (800b35c <std+0x58>)
 800b328:	6224      	str	r4, [r4, #32]
 800b32a:	6263      	str	r3, [r4, #36]	@ 0x24
 800b32c:	4b0c      	ldr	r3, [pc, #48]	@ (800b360 <std+0x5c>)
 800b32e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b330:	4b0c      	ldr	r3, [pc, #48]	@ (800b364 <std+0x60>)
 800b332:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b334:	4b0c      	ldr	r3, [pc, #48]	@ (800b368 <std+0x64>)
 800b336:	6323      	str	r3, [r4, #48]	@ 0x30
 800b338:	4b0c      	ldr	r3, [pc, #48]	@ (800b36c <std+0x68>)
 800b33a:	429c      	cmp	r4, r3
 800b33c:	d006      	beq.n	800b34c <std+0x48>
 800b33e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b342:	4294      	cmp	r4, r2
 800b344:	d002      	beq.n	800b34c <std+0x48>
 800b346:	33d0      	adds	r3, #208	@ 0xd0
 800b348:	429c      	cmp	r4, r3
 800b34a:	d105      	bne.n	800b358 <std+0x54>
 800b34c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b354:	f000 bac4 	b.w	800b8e0 <__retarget_lock_init_recursive>
 800b358:	bd10      	pop	{r4, pc}
 800b35a:	bf00      	nop
 800b35c:	0800b545 	.word	0x0800b545
 800b360:	0800b567 	.word	0x0800b567
 800b364:	0800b59f 	.word	0x0800b59f
 800b368:	0800b5c3 	.word	0x0800b5c3
 800b36c:	20001d40 	.word	0x20001d40

0800b370 <stdio_exit_handler>:
 800b370:	4a02      	ldr	r2, [pc, #8]	@ (800b37c <stdio_exit_handler+0xc>)
 800b372:	4903      	ldr	r1, [pc, #12]	@ (800b380 <stdio_exit_handler+0x10>)
 800b374:	4803      	ldr	r0, [pc, #12]	@ (800b384 <stdio_exit_handler+0x14>)
 800b376:	f000 b869 	b.w	800b44c <_fwalk_sglue>
 800b37a:	bf00      	nop
 800b37c:	20000010 	.word	0x20000010
 800b380:	0800ba95 	.word	0x0800ba95
 800b384:	20000020 	.word	0x20000020

0800b388 <cleanup_stdio>:
 800b388:	6841      	ldr	r1, [r0, #4]
 800b38a:	4b0c      	ldr	r3, [pc, #48]	@ (800b3bc <cleanup_stdio+0x34>)
 800b38c:	b510      	push	{r4, lr}
 800b38e:	4299      	cmp	r1, r3
 800b390:	4604      	mov	r4, r0
 800b392:	d001      	beq.n	800b398 <cleanup_stdio+0x10>
 800b394:	f000 fb7e 	bl	800ba94 <_fflush_r>
 800b398:	68a1      	ldr	r1, [r4, #8]
 800b39a:	4b09      	ldr	r3, [pc, #36]	@ (800b3c0 <cleanup_stdio+0x38>)
 800b39c:	4299      	cmp	r1, r3
 800b39e:	d002      	beq.n	800b3a6 <cleanup_stdio+0x1e>
 800b3a0:	4620      	mov	r0, r4
 800b3a2:	f000 fb77 	bl	800ba94 <_fflush_r>
 800b3a6:	68e1      	ldr	r1, [r4, #12]
 800b3a8:	4b06      	ldr	r3, [pc, #24]	@ (800b3c4 <cleanup_stdio+0x3c>)
 800b3aa:	4299      	cmp	r1, r3
 800b3ac:	d004      	beq.n	800b3b8 <cleanup_stdio+0x30>
 800b3ae:	4620      	mov	r0, r4
 800b3b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3b4:	f000 bb6e 	b.w	800ba94 <_fflush_r>
 800b3b8:	bd10      	pop	{r4, pc}
 800b3ba:	bf00      	nop
 800b3bc:	20001d40 	.word	0x20001d40
 800b3c0:	20001da8 	.word	0x20001da8
 800b3c4:	20001e10 	.word	0x20001e10

0800b3c8 <global_stdio_init.part.0>:
 800b3c8:	b510      	push	{r4, lr}
 800b3ca:	4b0b      	ldr	r3, [pc, #44]	@ (800b3f8 <global_stdio_init.part.0+0x30>)
 800b3cc:	4c0b      	ldr	r4, [pc, #44]	@ (800b3fc <global_stdio_init.part.0+0x34>)
 800b3ce:	4a0c      	ldr	r2, [pc, #48]	@ (800b400 <global_stdio_init.part.0+0x38>)
 800b3d0:	4620      	mov	r0, r4
 800b3d2:	601a      	str	r2, [r3, #0]
 800b3d4:	2104      	movs	r1, #4
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	f7ff ff94 	bl	800b304 <std>
 800b3dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b3e0:	2201      	movs	r2, #1
 800b3e2:	2109      	movs	r1, #9
 800b3e4:	f7ff ff8e 	bl	800b304 <std>
 800b3e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b3ec:	2202      	movs	r2, #2
 800b3ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3f2:	2112      	movs	r1, #18
 800b3f4:	f7ff bf86 	b.w	800b304 <std>
 800b3f8:	20001e78 	.word	0x20001e78
 800b3fc:	20001d40 	.word	0x20001d40
 800b400:	0800b371 	.word	0x0800b371

0800b404 <__sfp_lock_acquire>:
 800b404:	4801      	ldr	r0, [pc, #4]	@ (800b40c <__sfp_lock_acquire+0x8>)
 800b406:	f000 ba6c 	b.w	800b8e2 <__retarget_lock_acquire_recursive>
 800b40a:	bf00      	nop
 800b40c:	20001e81 	.word	0x20001e81

0800b410 <__sfp_lock_release>:
 800b410:	4801      	ldr	r0, [pc, #4]	@ (800b418 <__sfp_lock_release+0x8>)
 800b412:	f000 ba67 	b.w	800b8e4 <__retarget_lock_release_recursive>
 800b416:	bf00      	nop
 800b418:	20001e81 	.word	0x20001e81

0800b41c <__sinit>:
 800b41c:	b510      	push	{r4, lr}
 800b41e:	4604      	mov	r4, r0
 800b420:	f7ff fff0 	bl	800b404 <__sfp_lock_acquire>
 800b424:	6a23      	ldr	r3, [r4, #32]
 800b426:	b11b      	cbz	r3, 800b430 <__sinit+0x14>
 800b428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b42c:	f7ff bff0 	b.w	800b410 <__sfp_lock_release>
 800b430:	4b04      	ldr	r3, [pc, #16]	@ (800b444 <__sinit+0x28>)
 800b432:	6223      	str	r3, [r4, #32]
 800b434:	4b04      	ldr	r3, [pc, #16]	@ (800b448 <__sinit+0x2c>)
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d1f5      	bne.n	800b428 <__sinit+0xc>
 800b43c:	f7ff ffc4 	bl	800b3c8 <global_stdio_init.part.0>
 800b440:	e7f2      	b.n	800b428 <__sinit+0xc>
 800b442:	bf00      	nop
 800b444:	0800b389 	.word	0x0800b389
 800b448:	20001e78 	.word	0x20001e78

0800b44c <_fwalk_sglue>:
 800b44c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b450:	4607      	mov	r7, r0
 800b452:	4688      	mov	r8, r1
 800b454:	4614      	mov	r4, r2
 800b456:	2600      	movs	r6, #0
 800b458:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b45c:	f1b9 0901 	subs.w	r9, r9, #1
 800b460:	d505      	bpl.n	800b46e <_fwalk_sglue+0x22>
 800b462:	6824      	ldr	r4, [r4, #0]
 800b464:	2c00      	cmp	r4, #0
 800b466:	d1f7      	bne.n	800b458 <_fwalk_sglue+0xc>
 800b468:	4630      	mov	r0, r6
 800b46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b46e:	89ab      	ldrh	r3, [r5, #12]
 800b470:	2b01      	cmp	r3, #1
 800b472:	d907      	bls.n	800b484 <_fwalk_sglue+0x38>
 800b474:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b478:	3301      	adds	r3, #1
 800b47a:	d003      	beq.n	800b484 <_fwalk_sglue+0x38>
 800b47c:	4629      	mov	r1, r5
 800b47e:	4638      	mov	r0, r7
 800b480:	47c0      	blx	r8
 800b482:	4306      	orrs	r6, r0
 800b484:	3568      	adds	r5, #104	@ 0x68
 800b486:	e7e9      	b.n	800b45c <_fwalk_sglue+0x10>

0800b488 <_puts_r>:
 800b488:	6a03      	ldr	r3, [r0, #32]
 800b48a:	b570      	push	{r4, r5, r6, lr}
 800b48c:	4605      	mov	r5, r0
 800b48e:	460e      	mov	r6, r1
 800b490:	6884      	ldr	r4, [r0, #8]
 800b492:	b90b      	cbnz	r3, 800b498 <_puts_r+0x10>
 800b494:	f7ff ffc2 	bl	800b41c <__sinit>
 800b498:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b49a:	07db      	lsls	r3, r3, #31
 800b49c:	d405      	bmi.n	800b4aa <_puts_r+0x22>
 800b49e:	89a3      	ldrh	r3, [r4, #12]
 800b4a0:	0598      	lsls	r0, r3, #22
 800b4a2:	d402      	bmi.n	800b4aa <_puts_r+0x22>
 800b4a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4a6:	f000 fa1c 	bl	800b8e2 <__retarget_lock_acquire_recursive>
 800b4aa:	89a3      	ldrh	r3, [r4, #12]
 800b4ac:	0719      	lsls	r1, r3, #28
 800b4ae:	d502      	bpl.n	800b4b6 <_puts_r+0x2e>
 800b4b0:	6923      	ldr	r3, [r4, #16]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d135      	bne.n	800b522 <_puts_r+0x9a>
 800b4b6:	4621      	mov	r1, r4
 800b4b8:	4628      	mov	r0, r5
 800b4ba:	f000 f8c5 	bl	800b648 <__swsetup_r>
 800b4be:	b380      	cbz	r0, 800b522 <_puts_r+0x9a>
 800b4c0:	f04f 35ff 	mov.w	r5, #4294967295
 800b4c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4c6:	07da      	lsls	r2, r3, #31
 800b4c8:	d405      	bmi.n	800b4d6 <_puts_r+0x4e>
 800b4ca:	89a3      	ldrh	r3, [r4, #12]
 800b4cc:	059b      	lsls	r3, r3, #22
 800b4ce:	d402      	bmi.n	800b4d6 <_puts_r+0x4e>
 800b4d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4d2:	f000 fa07 	bl	800b8e4 <__retarget_lock_release_recursive>
 800b4d6:	4628      	mov	r0, r5
 800b4d8:	bd70      	pop	{r4, r5, r6, pc}
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	da04      	bge.n	800b4e8 <_puts_r+0x60>
 800b4de:	69a2      	ldr	r2, [r4, #24]
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	dc17      	bgt.n	800b514 <_puts_r+0x8c>
 800b4e4:	290a      	cmp	r1, #10
 800b4e6:	d015      	beq.n	800b514 <_puts_r+0x8c>
 800b4e8:	6823      	ldr	r3, [r4, #0]
 800b4ea:	1c5a      	adds	r2, r3, #1
 800b4ec:	6022      	str	r2, [r4, #0]
 800b4ee:	7019      	strb	r1, [r3, #0]
 800b4f0:	68a3      	ldr	r3, [r4, #8]
 800b4f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b4f6:	3b01      	subs	r3, #1
 800b4f8:	60a3      	str	r3, [r4, #8]
 800b4fa:	2900      	cmp	r1, #0
 800b4fc:	d1ed      	bne.n	800b4da <_puts_r+0x52>
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	da11      	bge.n	800b526 <_puts_r+0x9e>
 800b502:	4622      	mov	r2, r4
 800b504:	210a      	movs	r1, #10
 800b506:	4628      	mov	r0, r5
 800b508:	f000 f85f 	bl	800b5ca <__swbuf_r>
 800b50c:	3001      	adds	r0, #1
 800b50e:	d0d7      	beq.n	800b4c0 <_puts_r+0x38>
 800b510:	250a      	movs	r5, #10
 800b512:	e7d7      	b.n	800b4c4 <_puts_r+0x3c>
 800b514:	4622      	mov	r2, r4
 800b516:	4628      	mov	r0, r5
 800b518:	f000 f857 	bl	800b5ca <__swbuf_r>
 800b51c:	3001      	adds	r0, #1
 800b51e:	d1e7      	bne.n	800b4f0 <_puts_r+0x68>
 800b520:	e7ce      	b.n	800b4c0 <_puts_r+0x38>
 800b522:	3e01      	subs	r6, #1
 800b524:	e7e4      	b.n	800b4f0 <_puts_r+0x68>
 800b526:	6823      	ldr	r3, [r4, #0]
 800b528:	1c5a      	adds	r2, r3, #1
 800b52a:	6022      	str	r2, [r4, #0]
 800b52c:	220a      	movs	r2, #10
 800b52e:	701a      	strb	r2, [r3, #0]
 800b530:	e7ee      	b.n	800b510 <_puts_r+0x88>
	...

0800b534 <puts>:
 800b534:	4b02      	ldr	r3, [pc, #8]	@ (800b540 <puts+0xc>)
 800b536:	4601      	mov	r1, r0
 800b538:	6818      	ldr	r0, [r3, #0]
 800b53a:	f7ff bfa5 	b.w	800b488 <_puts_r>
 800b53e:	bf00      	nop
 800b540:	2000001c 	.word	0x2000001c

0800b544 <__sread>:
 800b544:	b510      	push	{r4, lr}
 800b546:	460c      	mov	r4, r1
 800b548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b54c:	f000 f96a 	bl	800b824 <_read_r>
 800b550:	2800      	cmp	r0, #0
 800b552:	bfab      	itete	ge
 800b554:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b556:	89a3      	ldrhlt	r3, [r4, #12]
 800b558:	181b      	addge	r3, r3, r0
 800b55a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b55e:	bfac      	ite	ge
 800b560:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b562:	81a3      	strhlt	r3, [r4, #12]
 800b564:	bd10      	pop	{r4, pc}

0800b566 <__swrite>:
 800b566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b56a:	461f      	mov	r7, r3
 800b56c:	898b      	ldrh	r3, [r1, #12]
 800b56e:	4605      	mov	r5, r0
 800b570:	05db      	lsls	r3, r3, #23
 800b572:	460c      	mov	r4, r1
 800b574:	4616      	mov	r6, r2
 800b576:	d505      	bpl.n	800b584 <__swrite+0x1e>
 800b578:	2302      	movs	r3, #2
 800b57a:	2200      	movs	r2, #0
 800b57c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b580:	f000 f93e 	bl	800b800 <_lseek_r>
 800b584:	89a3      	ldrh	r3, [r4, #12]
 800b586:	4632      	mov	r2, r6
 800b588:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b58c:	81a3      	strh	r3, [r4, #12]
 800b58e:	4628      	mov	r0, r5
 800b590:	463b      	mov	r3, r7
 800b592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b596:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b59a:	f000 b965 	b.w	800b868 <_write_r>

0800b59e <__sseek>:
 800b59e:	b510      	push	{r4, lr}
 800b5a0:	460c      	mov	r4, r1
 800b5a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5a6:	f000 f92b 	bl	800b800 <_lseek_r>
 800b5aa:	1c43      	adds	r3, r0, #1
 800b5ac:	89a3      	ldrh	r3, [r4, #12]
 800b5ae:	bf15      	itete	ne
 800b5b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b5b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b5b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b5ba:	81a3      	strheq	r3, [r4, #12]
 800b5bc:	bf18      	it	ne
 800b5be:	81a3      	strhne	r3, [r4, #12]
 800b5c0:	bd10      	pop	{r4, pc}

0800b5c2 <__sclose>:
 800b5c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5c6:	f000 b8ad 	b.w	800b724 <_close_r>

0800b5ca <__swbuf_r>:
 800b5ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5cc:	460e      	mov	r6, r1
 800b5ce:	4614      	mov	r4, r2
 800b5d0:	4605      	mov	r5, r0
 800b5d2:	b118      	cbz	r0, 800b5dc <__swbuf_r+0x12>
 800b5d4:	6a03      	ldr	r3, [r0, #32]
 800b5d6:	b90b      	cbnz	r3, 800b5dc <__swbuf_r+0x12>
 800b5d8:	f7ff ff20 	bl	800b41c <__sinit>
 800b5dc:	69a3      	ldr	r3, [r4, #24]
 800b5de:	60a3      	str	r3, [r4, #8]
 800b5e0:	89a3      	ldrh	r3, [r4, #12]
 800b5e2:	071a      	lsls	r2, r3, #28
 800b5e4:	d501      	bpl.n	800b5ea <__swbuf_r+0x20>
 800b5e6:	6923      	ldr	r3, [r4, #16]
 800b5e8:	b943      	cbnz	r3, 800b5fc <__swbuf_r+0x32>
 800b5ea:	4621      	mov	r1, r4
 800b5ec:	4628      	mov	r0, r5
 800b5ee:	f000 f82b 	bl	800b648 <__swsetup_r>
 800b5f2:	b118      	cbz	r0, 800b5fc <__swbuf_r+0x32>
 800b5f4:	f04f 37ff 	mov.w	r7, #4294967295
 800b5f8:	4638      	mov	r0, r7
 800b5fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5fc:	6823      	ldr	r3, [r4, #0]
 800b5fe:	6922      	ldr	r2, [r4, #16]
 800b600:	b2f6      	uxtb	r6, r6
 800b602:	1a98      	subs	r0, r3, r2
 800b604:	6963      	ldr	r3, [r4, #20]
 800b606:	4637      	mov	r7, r6
 800b608:	4283      	cmp	r3, r0
 800b60a:	dc05      	bgt.n	800b618 <__swbuf_r+0x4e>
 800b60c:	4621      	mov	r1, r4
 800b60e:	4628      	mov	r0, r5
 800b610:	f000 fa40 	bl	800ba94 <_fflush_r>
 800b614:	2800      	cmp	r0, #0
 800b616:	d1ed      	bne.n	800b5f4 <__swbuf_r+0x2a>
 800b618:	68a3      	ldr	r3, [r4, #8]
 800b61a:	3b01      	subs	r3, #1
 800b61c:	60a3      	str	r3, [r4, #8]
 800b61e:	6823      	ldr	r3, [r4, #0]
 800b620:	1c5a      	adds	r2, r3, #1
 800b622:	6022      	str	r2, [r4, #0]
 800b624:	701e      	strb	r6, [r3, #0]
 800b626:	6962      	ldr	r2, [r4, #20]
 800b628:	1c43      	adds	r3, r0, #1
 800b62a:	429a      	cmp	r2, r3
 800b62c:	d004      	beq.n	800b638 <__swbuf_r+0x6e>
 800b62e:	89a3      	ldrh	r3, [r4, #12]
 800b630:	07db      	lsls	r3, r3, #31
 800b632:	d5e1      	bpl.n	800b5f8 <__swbuf_r+0x2e>
 800b634:	2e0a      	cmp	r6, #10
 800b636:	d1df      	bne.n	800b5f8 <__swbuf_r+0x2e>
 800b638:	4621      	mov	r1, r4
 800b63a:	4628      	mov	r0, r5
 800b63c:	f000 fa2a 	bl	800ba94 <_fflush_r>
 800b640:	2800      	cmp	r0, #0
 800b642:	d0d9      	beq.n	800b5f8 <__swbuf_r+0x2e>
 800b644:	e7d6      	b.n	800b5f4 <__swbuf_r+0x2a>
	...

0800b648 <__swsetup_r>:
 800b648:	b538      	push	{r3, r4, r5, lr}
 800b64a:	4b29      	ldr	r3, [pc, #164]	@ (800b6f0 <__swsetup_r+0xa8>)
 800b64c:	4605      	mov	r5, r0
 800b64e:	6818      	ldr	r0, [r3, #0]
 800b650:	460c      	mov	r4, r1
 800b652:	b118      	cbz	r0, 800b65c <__swsetup_r+0x14>
 800b654:	6a03      	ldr	r3, [r0, #32]
 800b656:	b90b      	cbnz	r3, 800b65c <__swsetup_r+0x14>
 800b658:	f7ff fee0 	bl	800b41c <__sinit>
 800b65c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b660:	0719      	lsls	r1, r3, #28
 800b662:	d422      	bmi.n	800b6aa <__swsetup_r+0x62>
 800b664:	06da      	lsls	r2, r3, #27
 800b666:	d407      	bmi.n	800b678 <__swsetup_r+0x30>
 800b668:	2209      	movs	r2, #9
 800b66a:	602a      	str	r2, [r5, #0]
 800b66c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b670:	f04f 30ff 	mov.w	r0, #4294967295
 800b674:	81a3      	strh	r3, [r4, #12]
 800b676:	e033      	b.n	800b6e0 <__swsetup_r+0x98>
 800b678:	0758      	lsls	r0, r3, #29
 800b67a:	d512      	bpl.n	800b6a2 <__swsetup_r+0x5a>
 800b67c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b67e:	b141      	cbz	r1, 800b692 <__swsetup_r+0x4a>
 800b680:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b684:	4299      	cmp	r1, r3
 800b686:	d002      	beq.n	800b68e <__swsetup_r+0x46>
 800b688:	4628      	mov	r0, r5
 800b68a:	f000 f93b 	bl	800b904 <_free_r>
 800b68e:	2300      	movs	r3, #0
 800b690:	6363      	str	r3, [r4, #52]	@ 0x34
 800b692:	89a3      	ldrh	r3, [r4, #12]
 800b694:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b698:	81a3      	strh	r3, [r4, #12]
 800b69a:	2300      	movs	r3, #0
 800b69c:	6063      	str	r3, [r4, #4]
 800b69e:	6923      	ldr	r3, [r4, #16]
 800b6a0:	6023      	str	r3, [r4, #0]
 800b6a2:	89a3      	ldrh	r3, [r4, #12]
 800b6a4:	f043 0308 	orr.w	r3, r3, #8
 800b6a8:	81a3      	strh	r3, [r4, #12]
 800b6aa:	6923      	ldr	r3, [r4, #16]
 800b6ac:	b94b      	cbnz	r3, 800b6c2 <__swsetup_r+0x7a>
 800b6ae:	89a3      	ldrh	r3, [r4, #12]
 800b6b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b6b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b6b8:	d003      	beq.n	800b6c2 <__swsetup_r+0x7a>
 800b6ba:	4621      	mov	r1, r4
 800b6bc:	4628      	mov	r0, r5
 800b6be:	f000 fa36 	bl	800bb2e <__smakebuf_r>
 800b6c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6c6:	f013 0201 	ands.w	r2, r3, #1
 800b6ca:	d00a      	beq.n	800b6e2 <__swsetup_r+0x9a>
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	60a2      	str	r2, [r4, #8]
 800b6d0:	6962      	ldr	r2, [r4, #20]
 800b6d2:	4252      	negs	r2, r2
 800b6d4:	61a2      	str	r2, [r4, #24]
 800b6d6:	6922      	ldr	r2, [r4, #16]
 800b6d8:	b942      	cbnz	r2, 800b6ec <__swsetup_r+0xa4>
 800b6da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b6de:	d1c5      	bne.n	800b66c <__swsetup_r+0x24>
 800b6e0:	bd38      	pop	{r3, r4, r5, pc}
 800b6e2:	0799      	lsls	r1, r3, #30
 800b6e4:	bf58      	it	pl
 800b6e6:	6962      	ldrpl	r2, [r4, #20]
 800b6e8:	60a2      	str	r2, [r4, #8]
 800b6ea:	e7f4      	b.n	800b6d6 <__swsetup_r+0x8e>
 800b6ec:	2000      	movs	r0, #0
 800b6ee:	e7f7      	b.n	800b6e0 <__swsetup_r+0x98>
 800b6f0:	2000001c 	.word	0x2000001c

0800b6f4 <memcmp>:
 800b6f4:	b510      	push	{r4, lr}
 800b6f6:	3901      	subs	r1, #1
 800b6f8:	4402      	add	r2, r0
 800b6fa:	4290      	cmp	r0, r2
 800b6fc:	d101      	bne.n	800b702 <memcmp+0xe>
 800b6fe:	2000      	movs	r0, #0
 800b700:	e005      	b.n	800b70e <memcmp+0x1a>
 800b702:	7803      	ldrb	r3, [r0, #0]
 800b704:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b708:	42a3      	cmp	r3, r4
 800b70a:	d001      	beq.n	800b710 <memcmp+0x1c>
 800b70c:	1b18      	subs	r0, r3, r4
 800b70e:	bd10      	pop	{r4, pc}
 800b710:	3001      	adds	r0, #1
 800b712:	e7f2      	b.n	800b6fa <memcmp+0x6>

0800b714 <memset>:
 800b714:	4603      	mov	r3, r0
 800b716:	4402      	add	r2, r0
 800b718:	4293      	cmp	r3, r2
 800b71a:	d100      	bne.n	800b71e <memset+0xa>
 800b71c:	4770      	bx	lr
 800b71e:	f803 1b01 	strb.w	r1, [r3], #1
 800b722:	e7f9      	b.n	800b718 <memset+0x4>

0800b724 <_close_r>:
 800b724:	b538      	push	{r3, r4, r5, lr}
 800b726:	2300      	movs	r3, #0
 800b728:	4d05      	ldr	r5, [pc, #20]	@ (800b740 <_close_r+0x1c>)
 800b72a:	4604      	mov	r4, r0
 800b72c:	4608      	mov	r0, r1
 800b72e:	602b      	str	r3, [r5, #0]
 800b730:	f7f7 fbe5 	bl	8002efe <_close>
 800b734:	1c43      	adds	r3, r0, #1
 800b736:	d102      	bne.n	800b73e <_close_r+0x1a>
 800b738:	682b      	ldr	r3, [r5, #0]
 800b73a:	b103      	cbz	r3, 800b73e <_close_r+0x1a>
 800b73c:	6023      	str	r3, [r4, #0]
 800b73e:	bd38      	pop	{r3, r4, r5, pc}
 800b740:	20001e7c 	.word	0x20001e7c

0800b744 <_reclaim_reent>:
 800b744:	4b2d      	ldr	r3, [pc, #180]	@ (800b7fc <_reclaim_reent+0xb8>)
 800b746:	b570      	push	{r4, r5, r6, lr}
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	4604      	mov	r4, r0
 800b74c:	4283      	cmp	r3, r0
 800b74e:	d053      	beq.n	800b7f8 <_reclaim_reent+0xb4>
 800b750:	69c3      	ldr	r3, [r0, #28]
 800b752:	b31b      	cbz	r3, 800b79c <_reclaim_reent+0x58>
 800b754:	68db      	ldr	r3, [r3, #12]
 800b756:	b163      	cbz	r3, 800b772 <_reclaim_reent+0x2e>
 800b758:	2500      	movs	r5, #0
 800b75a:	69e3      	ldr	r3, [r4, #28]
 800b75c:	68db      	ldr	r3, [r3, #12]
 800b75e:	5959      	ldr	r1, [r3, r5]
 800b760:	b9b1      	cbnz	r1, 800b790 <_reclaim_reent+0x4c>
 800b762:	3504      	adds	r5, #4
 800b764:	2d80      	cmp	r5, #128	@ 0x80
 800b766:	d1f8      	bne.n	800b75a <_reclaim_reent+0x16>
 800b768:	69e3      	ldr	r3, [r4, #28]
 800b76a:	4620      	mov	r0, r4
 800b76c:	68d9      	ldr	r1, [r3, #12]
 800b76e:	f000 f8c9 	bl	800b904 <_free_r>
 800b772:	69e3      	ldr	r3, [r4, #28]
 800b774:	6819      	ldr	r1, [r3, #0]
 800b776:	b111      	cbz	r1, 800b77e <_reclaim_reent+0x3a>
 800b778:	4620      	mov	r0, r4
 800b77a:	f000 f8c3 	bl	800b904 <_free_r>
 800b77e:	69e3      	ldr	r3, [r4, #28]
 800b780:	689d      	ldr	r5, [r3, #8]
 800b782:	b15d      	cbz	r5, 800b79c <_reclaim_reent+0x58>
 800b784:	4629      	mov	r1, r5
 800b786:	4620      	mov	r0, r4
 800b788:	682d      	ldr	r5, [r5, #0]
 800b78a:	f000 f8bb 	bl	800b904 <_free_r>
 800b78e:	e7f8      	b.n	800b782 <_reclaim_reent+0x3e>
 800b790:	680e      	ldr	r6, [r1, #0]
 800b792:	4620      	mov	r0, r4
 800b794:	f000 f8b6 	bl	800b904 <_free_r>
 800b798:	4631      	mov	r1, r6
 800b79a:	e7e1      	b.n	800b760 <_reclaim_reent+0x1c>
 800b79c:	6961      	ldr	r1, [r4, #20]
 800b79e:	b111      	cbz	r1, 800b7a6 <_reclaim_reent+0x62>
 800b7a0:	4620      	mov	r0, r4
 800b7a2:	f000 f8af 	bl	800b904 <_free_r>
 800b7a6:	69e1      	ldr	r1, [r4, #28]
 800b7a8:	b111      	cbz	r1, 800b7b0 <_reclaim_reent+0x6c>
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	f000 f8aa 	bl	800b904 <_free_r>
 800b7b0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b7b2:	b111      	cbz	r1, 800b7ba <_reclaim_reent+0x76>
 800b7b4:	4620      	mov	r0, r4
 800b7b6:	f000 f8a5 	bl	800b904 <_free_r>
 800b7ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b7bc:	b111      	cbz	r1, 800b7c4 <_reclaim_reent+0x80>
 800b7be:	4620      	mov	r0, r4
 800b7c0:	f000 f8a0 	bl	800b904 <_free_r>
 800b7c4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b7c6:	b111      	cbz	r1, 800b7ce <_reclaim_reent+0x8a>
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	f000 f89b 	bl	800b904 <_free_r>
 800b7ce:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b7d0:	b111      	cbz	r1, 800b7d8 <_reclaim_reent+0x94>
 800b7d2:	4620      	mov	r0, r4
 800b7d4:	f000 f896 	bl	800b904 <_free_r>
 800b7d8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b7da:	b111      	cbz	r1, 800b7e2 <_reclaim_reent+0x9e>
 800b7dc:	4620      	mov	r0, r4
 800b7de:	f000 f891 	bl	800b904 <_free_r>
 800b7e2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b7e4:	b111      	cbz	r1, 800b7ec <_reclaim_reent+0xa8>
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f000 f88c 	bl	800b904 <_free_r>
 800b7ec:	6a23      	ldr	r3, [r4, #32]
 800b7ee:	b11b      	cbz	r3, 800b7f8 <_reclaim_reent+0xb4>
 800b7f0:	4620      	mov	r0, r4
 800b7f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b7f6:	4718      	bx	r3
 800b7f8:	bd70      	pop	{r4, r5, r6, pc}
 800b7fa:	bf00      	nop
 800b7fc:	2000001c 	.word	0x2000001c

0800b800 <_lseek_r>:
 800b800:	b538      	push	{r3, r4, r5, lr}
 800b802:	4604      	mov	r4, r0
 800b804:	4608      	mov	r0, r1
 800b806:	4611      	mov	r1, r2
 800b808:	2200      	movs	r2, #0
 800b80a:	4d05      	ldr	r5, [pc, #20]	@ (800b820 <_lseek_r+0x20>)
 800b80c:	602a      	str	r2, [r5, #0]
 800b80e:	461a      	mov	r2, r3
 800b810:	f7f7 fb99 	bl	8002f46 <_lseek>
 800b814:	1c43      	adds	r3, r0, #1
 800b816:	d102      	bne.n	800b81e <_lseek_r+0x1e>
 800b818:	682b      	ldr	r3, [r5, #0]
 800b81a:	b103      	cbz	r3, 800b81e <_lseek_r+0x1e>
 800b81c:	6023      	str	r3, [r4, #0]
 800b81e:	bd38      	pop	{r3, r4, r5, pc}
 800b820:	20001e7c 	.word	0x20001e7c

0800b824 <_read_r>:
 800b824:	b538      	push	{r3, r4, r5, lr}
 800b826:	4604      	mov	r4, r0
 800b828:	4608      	mov	r0, r1
 800b82a:	4611      	mov	r1, r2
 800b82c:	2200      	movs	r2, #0
 800b82e:	4d05      	ldr	r5, [pc, #20]	@ (800b844 <_read_r+0x20>)
 800b830:	602a      	str	r2, [r5, #0]
 800b832:	461a      	mov	r2, r3
 800b834:	f7f7 fb2a 	bl	8002e8c <_read>
 800b838:	1c43      	adds	r3, r0, #1
 800b83a:	d102      	bne.n	800b842 <_read_r+0x1e>
 800b83c:	682b      	ldr	r3, [r5, #0]
 800b83e:	b103      	cbz	r3, 800b842 <_read_r+0x1e>
 800b840:	6023      	str	r3, [r4, #0]
 800b842:	bd38      	pop	{r3, r4, r5, pc}
 800b844:	20001e7c 	.word	0x20001e7c

0800b848 <_sbrk_r>:
 800b848:	b538      	push	{r3, r4, r5, lr}
 800b84a:	2300      	movs	r3, #0
 800b84c:	4d05      	ldr	r5, [pc, #20]	@ (800b864 <_sbrk_r+0x1c>)
 800b84e:	4604      	mov	r4, r0
 800b850:	4608      	mov	r0, r1
 800b852:	602b      	str	r3, [r5, #0]
 800b854:	f7f7 fb84 	bl	8002f60 <_sbrk>
 800b858:	1c43      	adds	r3, r0, #1
 800b85a:	d102      	bne.n	800b862 <_sbrk_r+0x1a>
 800b85c:	682b      	ldr	r3, [r5, #0]
 800b85e:	b103      	cbz	r3, 800b862 <_sbrk_r+0x1a>
 800b860:	6023      	str	r3, [r4, #0]
 800b862:	bd38      	pop	{r3, r4, r5, pc}
 800b864:	20001e7c 	.word	0x20001e7c

0800b868 <_write_r>:
 800b868:	b538      	push	{r3, r4, r5, lr}
 800b86a:	4604      	mov	r4, r0
 800b86c:	4608      	mov	r0, r1
 800b86e:	4611      	mov	r1, r2
 800b870:	2200      	movs	r2, #0
 800b872:	4d05      	ldr	r5, [pc, #20]	@ (800b888 <_write_r+0x20>)
 800b874:	602a      	str	r2, [r5, #0]
 800b876:	461a      	mov	r2, r3
 800b878:	f7f7 fb25 	bl	8002ec6 <_write>
 800b87c:	1c43      	adds	r3, r0, #1
 800b87e:	d102      	bne.n	800b886 <_write_r+0x1e>
 800b880:	682b      	ldr	r3, [r5, #0]
 800b882:	b103      	cbz	r3, 800b886 <_write_r+0x1e>
 800b884:	6023      	str	r3, [r4, #0]
 800b886:	bd38      	pop	{r3, r4, r5, pc}
 800b888:	20001e7c 	.word	0x20001e7c

0800b88c <__errno>:
 800b88c:	4b01      	ldr	r3, [pc, #4]	@ (800b894 <__errno+0x8>)
 800b88e:	6818      	ldr	r0, [r3, #0]
 800b890:	4770      	bx	lr
 800b892:	bf00      	nop
 800b894:	2000001c 	.word	0x2000001c

0800b898 <__libc_init_array>:
 800b898:	b570      	push	{r4, r5, r6, lr}
 800b89a:	2600      	movs	r6, #0
 800b89c:	4d0c      	ldr	r5, [pc, #48]	@ (800b8d0 <__libc_init_array+0x38>)
 800b89e:	4c0d      	ldr	r4, [pc, #52]	@ (800b8d4 <__libc_init_array+0x3c>)
 800b8a0:	1b64      	subs	r4, r4, r5
 800b8a2:	10a4      	asrs	r4, r4, #2
 800b8a4:	42a6      	cmp	r6, r4
 800b8a6:	d109      	bne.n	800b8bc <__libc_init_array+0x24>
 800b8a8:	f000 fd02 	bl	800c2b0 <_init>
 800b8ac:	2600      	movs	r6, #0
 800b8ae:	4d0a      	ldr	r5, [pc, #40]	@ (800b8d8 <__libc_init_array+0x40>)
 800b8b0:	4c0a      	ldr	r4, [pc, #40]	@ (800b8dc <__libc_init_array+0x44>)
 800b8b2:	1b64      	subs	r4, r4, r5
 800b8b4:	10a4      	asrs	r4, r4, #2
 800b8b6:	42a6      	cmp	r6, r4
 800b8b8:	d105      	bne.n	800b8c6 <__libc_init_array+0x2e>
 800b8ba:	bd70      	pop	{r4, r5, r6, pc}
 800b8bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8c0:	4798      	blx	r3
 800b8c2:	3601      	adds	r6, #1
 800b8c4:	e7ee      	b.n	800b8a4 <__libc_init_array+0xc>
 800b8c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8ca:	4798      	blx	r3
 800b8cc:	3601      	adds	r6, #1
 800b8ce:	e7f2      	b.n	800b8b6 <__libc_init_array+0x1e>
 800b8d0:	0800cc04 	.word	0x0800cc04
 800b8d4:	0800cc04 	.word	0x0800cc04
 800b8d8:	0800cc04 	.word	0x0800cc04
 800b8dc:	0800cc08 	.word	0x0800cc08

0800b8e0 <__retarget_lock_init_recursive>:
 800b8e0:	4770      	bx	lr

0800b8e2 <__retarget_lock_acquire_recursive>:
 800b8e2:	4770      	bx	lr

0800b8e4 <__retarget_lock_release_recursive>:
 800b8e4:	4770      	bx	lr

0800b8e6 <memcpy>:
 800b8e6:	440a      	add	r2, r1
 800b8e8:	4291      	cmp	r1, r2
 800b8ea:	f100 33ff 	add.w	r3, r0, #4294967295
 800b8ee:	d100      	bne.n	800b8f2 <memcpy+0xc>
 800b8f0:	4770      	bx	lr
 800b8f2:	b510      	push	{r4, lr}
 800b8f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8f8:	4291      	cmp	r1, r2
 800b8fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8fe:	d1f9      	bne.n	800b8f4 <memcpy+0xe>
 800b900:	bd10      	pop	{r4, pc}
	...

0800b904 <_free_r>:
 800b904:	b538      	push	{r3, r4, r5, lr}
 800b906:	4605      	mov	r5, r0
 800b908:	2900      	cmp	r1, #0
 800b90a:	d040      	beq.n	800b98e <_free_r+0x8a>
 800b90c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b910:	1f0c      	subs	r4, r1, #4
 800b912:	2b00      	cmp	r3, #0
 800b914:	bfb8      	it	lt
 800b916:	18e4      	addlt	r4, r4, r3
 800b918:	f7ff fce8 	bl	800b2ec <__malloc_lock>
 800b91c:	4a1c      	ldr	r2, [pc, #112]	@ (800b990 <_free_r+0x8c>)
 800b91e:	6813      	ldr	r3, [r2, #0]
 800b920:	b933      	cbnz	r3, 800b930 <_free_r+0x2c>
 800b922:	6063      	str	r3, [r4, #4]
 800b924:	6014      	str	r4, [r2, #0]
 800b926:	4628      	mov	r0, r5
 800b928:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b92c:	f7ff bce4 	b.w	800b2f8 <__malloc_unlock>
 800b930:	42a3      	cmp	r3, r4
 800b932:	d908      	bls.n	800b946 <_free_r+0x42>
 800b934:	6820      	ldr	r0, [r4, #0]
 800b936:	1821      	adds	r1, r4, r0
 800b938:	428b      	cmp	r3, r1
 800b93a:	bf01      	itttt	eq
 800b93c:	6819      	ldreq	r1, [r3, #0]
 800b93e:	685b      	ldreq	r3, [r3, #4]
 800b940:	1809      	addeq	r1, r1, r0
 800b942:	6021      	streq	r1, [r4, #0]
 800b944:	e7ed      	b.n	800b922 <_free_r+0x1e>
 800b946:	461a      	mov	r2, r3
 800b948:	685b      	ldr	r3, [r3, #4]
 800b94a:	b10b      	cbz	r3, 800b950 <_free_r+0x4c>
 800b94c:	42a3      	cmp	r3, r4
 800b94e:	d9fa      	bls.n	800b946 <_free_r+0x42>
 800b950:	6811      	ldr	r1, [r2, #0]
 800b952:	1850      	adds	r0, r2, r1
 800b954:	42a0      	cmp	r0, r4
 800b956:	d10b      	bne.n	800b970 <_free_r+0x6c>
 800b958:	6820      	ldr	r0, [r4, #0]
 800b95a:	4401      	add	r1, r0
 800b95c:	1850      	adds	r0, r2, r1
 800b95e:	4283      	cmp	r3, r0
 800b960:	6011      	str	r1, [r2, #0]
 800b962:	d1e0      	bne.n	800b926 <_free_r+0x22>
 800b964:	6818      	ldr	r0, [r3, #0]
 800b966:	685b      	ldr	r3, [r3, #4]
 800b968:	4408      	add	r0, r1
 800b96a:	6010      	str	r0, [r2, #0]
 800b96c:	6053      	str	r3, [r2, #4]
 800b96e:	e7da      	b.n	800b926 <_free_r+0x22>
 800b970:	d902      	bls.n	800b978 <_free_r+0x74>
 800b972:	230c      	movs	r3, #12
 800b974:	602b      	str	r3, [r5, #0]
 800b976:	e7d6      	b.n	800b926 <_free_r+0x22>
 800b978:	6820      	ldr	r0, [r4, #0]
 800b97a:	1821      	adds	r1, r4, r0
 800b97c:	428b      	cmp	r3, r1
 800b97e:	bf01      	itttt	eq
 800b980:	6819      	ldreq	r1, [r3, #0]
 800b982:	685b      	ldreq	r3, [r3, #4]
 800b984:	1809      	addeq	r1, r1, r0
 800b986:	6021      	streq	r1, [r4, #0]
 800b988:	6063      	str	r3, [r4, #4]
 800b98a:	6054      	str	r4, [r2, #4]
 800b98c:	e7cb      	b.n	800b926 <_free_r+0x22>
 800b98e:	bd38      	pop	{r3, r4, r5, pc}
 800b990:	20001d3c 	.word	0x20001d3c

0800b994 <__sflush_r>:
 800b994:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99a:	0716      	lsls	r6, r2, #28
 800b99c:	4605      	mov	r5, r0
 800b99e:	460c      	mov	r4, r1
 800b9a0:	d454      	bmi.n	800ba4c <__sflush_r+0xb8>
 800b9a2:	684b      	ldr	r3, [r1, #4]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	dc02      	bgt.n	800b9ae <__sflush_r+0x1a>
 800b9a8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	dd48      	ble.n	800ba40 <__sflush_r+0xac>
 800b9ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b9b0:	2e00      	cmp	r6, #0
 800b9b2:	d045      	beq.n	800ba40 <__sflush_r+0xac>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b9ba:	682f      	ldr	r7, [r5, #0]
 800b9bc:	6a21      	ldr	r1, [r4, #32]
 800b9be:	602b      	str	r3, [r5, #0]
 800b9c0:	d030      	beq.n	800ba24 <__sflush_r+0x90>
 800b9c2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b9c4:	89a3      	ldrh	r3, [r4, #12]
 800b9c6:	0759      	lsls	r1, r3, #29
 800b9c8:	d505      	bpl.n	800b9d6 <__sflush_r+0x42>
 800b9ca:	6863      	ldr	r3, [r4, #4]
 800b9cc:	1ad2      	subs	r2, r2, r3
 800b9ce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b9d0:	b10b      	cbz	r3, 800b9d6 <__sflush_r+0x42>
 800b9d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b9d4:	1ad2      	subs	r2, r2, r3
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	4628      	mov	r0, r5
 800b9da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b9dc:	6a21      	ldr	r1, [r4, #32]
 800b9de:	47b0      	blx	r6
 800b9e0:	1c43      	adds	r3, r0, #1
 800b9e2:	89a3      	ldrh	r3, [r4, #12]
 800b9e4:	d106      	bne.n	800b9f4 <__sflush_r+0x60>
 800b9e6:	6829      	ldr	r1, [r5, #0]
 800b9e8:	291d      	cmp	r1, #29
 800b9ea:	d82b      	bhi.n	800ba44 <__sflush_r+0xb0>
 800b9ec:	4a28      	ldr	r2, [pc, #160]	@ (800ba90 <__sflush_r+0xfc>)
 800b9ee:	40ca      	lsrs	r2, r1
 800b9f0:	07d6      	lsls	r6, r2, #31
 800b9f2:	d527      	bpl.n	800ba44 <__sflush_r+0xb0>
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	6062      	str	r2, [r4, #4]
 800b9f8:	6922      	ldr	r2, [r4, #16]
 800b9fa:	04d9      	lsls	r1, r3, #19
 800b9fc:	6022      	str	r2, [r4, #0]
 800b9fe:	d504      	bpl.n	800ba0a <__sflush_r+0x76>
 800ba00:	1c42      	adds	r2, r0, #1
 800ba02:	d101      	bne.n	800ba08 <__sflush_r+0x74>
 800ba04:	682b      	ldr	r3, [r5, #0]
 800ba06:	b903      	cbnz	r3, 800ba0a <__sflush_r+0x76>
 800ba08:	6560      	str	r0, [r4, #84]	@ 0x54
 800ba0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba0c:	602f      	str	r7, [r5, #0]
 800ba0e:	b1b9      	cbz	r1, 800ba40 <__sflush_r+0xac>
 800ba10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba14:	4299      	cmp	r1, r3
 800ba16:	d002      	beq.n	800ba1e <__sflush_r+0x8a>
 800ba18:	4628      	mov	r0, r5
 800ba1a:	f7ff ff73 	bl	800b904 <_free_r>
 800ba1e:	2300      	movs	r3, #0
 800ba20:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba22:	e00d      	b.n	800ba40 <__sflush_r+0xac>
 800ba24:	2301      	movs	r3, #1
 800ba26:	4628      	mov	r0, r5
 800ba28:	47b0      	blx	r6
 800ba2a:	4602      	mov	r2, r0
 800ba2c:	1c50      	adds	r0, r2, #1
 800ba2e:	d1c9      	bne.n	800b9c4 <__sflush_r+0x30>
 800ba30:	682b      	ldr	r3, [r5, #0]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d0c6      	beq.n	800b9c4 <__sflush_r+0x30>
 800ba36:	2b1d      	cmp	r3, #29
 800ba38:	d001      	beq.n	800ba3e <__sflush_r+0xaa>
 800ba3a:	2b16      	cmp	r3, #22
 800ba3c:	d11d      	bne.n	800ba7a <__sflush_r+0xe6>
 800ba3e:	602f      	str	r7, [r5, #0]
 800ba40:	2000      	movs	r0, #0
 800ba42:	e021      	b.n	800ba88 <__sflush_r+0xf4>
 800ba44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba48:	b21b      	sxth	r3, r3
 800ba4a:	e01a      	b.n	800ba82 <__sflush_r+0xee>
 800ba4c:	690f      	ldr	r7, [r1, #16]
 800ba4e:	2f00      	cmp	r7, #0
 800ba50:	d0f6      	beq.n	800ba40 <__sflush_r+0xac>
 800ba52:	0793      	lsls	r3, r2, #30
 800ba54:	bf18      	it	ne
 800ba56:	2300      	movne	r3, #0
 800ba58:	680e      	ldr	r6, [r1, #0]
 800ba5a:	bf08      	it	eq
 800ba5c:	694b      	ldreq	r3, [r1, #20]
 800ba5e:	1bf6      	subs	r6, r6, r7
 800ba60:	600f      	str	r7, [r1, #0]
 800ba62:	608b      	str	r3, [r1, #8]
 800ba64:	2e00      	cmp	r6, #0
 800ba66:	ddeb      	ble.n	800ba40 <__sflush_r+0xac>
 800ba68:	4633      	mov	r3, r6
 800ba6a:	463a      	mov	r2, r7
 800ba6c:	4628      	mov	r0, r5
 800ba6e:	6a21      	ldr	r1, [r4, #32]
 800ba70:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800ba74:	47e0      	blx	ip
 800ba76:	2800      	cmp	r0, #0
 800ba78:	dc07      	bgt.n	800ba8a <__sflush_r+0xf6>
 800ba7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba82:	f04f 30ff 	mov.w	r0, #4294967295
 800ba86:	81a3      	strh	r3, [r4, #12]
 800ba88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba8a:	4407      	add	r7, r0
 800ba8c:	1a36      	subs	r6, r6, r0
 800ba8e:	e7e9      	b.n	800ba64 <__sflush_r+0xd0>
 800ba90:	20400001 	.word	0x20400001

0800ba94 <_fflush_r>:
 800ba94:	b538      	push	{r3, r4, r5, lr}
 800ba96:	690b      	ldr	r3, [r1, #16]
 800ba98:	4605      	mov	r5, r0
 800ba9a:	460c      	mov	r4, r1
 800ba9c:	b913      	cbnz	r3, 800baa4 <_fflush_r+0x10>
 800ba9e:	2500      	movs	r5, #0
 800baa0:	4628      	mov	r0, r5
 800baa2:	bd38      	pop	{r3, r4, r5, pc}
 800baa4:	b118      	cbz	r0, 800baae <_fflush_r+0x1a>
 800baa6:	6a03      	ldr	r3, [r0, #32]
 800baa8:	b90b      	cbnz	r3, 800baae <_fflush_r+0x1a>
 800baaa:	f7ff fcb7 	bl	800b41c <__sinit>
 800baae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d0f3      	beq.n	800ba9e <_fflush_r+0xa>
 800bab6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bab8:	07d0      	lsls	r0, r2, #31
 800baba:	d404      	bmi.n	800bac6 <_fflush_r+0x32>
 800babc:	0599      	lsls	r1, r3, #22
 800babe:	d402      	bmi.n	800bac6 <_fflush_r+0x32>
 800bac0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bac2:	f7ff ff0e 	bl	800b8e2 <__retarget_lock_acquire_recursive>
 800bac6:	4628      	mov	r0, r5
 800bac8:	4621      	mov	r1, r4
 800baca:	f7ff ff63 	bl	800b994 <__sflush_r>
 800bace:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bad0:	4605      	mov	r5, r0
 800bad2:	07da      	lsls	r2, r3, #31
 800bad4:	d4e4      	bmi.n	800baa0 <_fflush_r+0xc>
 800bad6:	89a3      	ldrh	r3, [r4, #12]
 800bad8:	059b      	lsls	r3, r3, #22
 800bada:	d4e1      	bmi.n	800baa0 <_fflush_r+0xc>
 800badc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bade:	f7ff ff01 	bl	800b8e4 <__retarget_lock_release_recursive>
 800bae2:	e7dd      	b.n	800baa0 <_fflush_r+0xc>

0800bae4 <__swhatbuf_r>:
 800bae4:	b570      	push	{r4, r5, r6, lr}
 800bae6:	460c      	mov	r4, r1
 800bae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baec:	4615      	mov	r5, r2
 800baee:	2900      	cmp	r1, #0
 800baf0:	461e      	mov	r6, r3
 800baf2:	b096      	sub	sp, #88	@ 0x58
 800baf4:	da0c      	bge.n	800bb10 <__swhatbuf_r+0x2c>
 800baf6:	89a3      	ldrh	r3, [r4, #12]
 800baf8:	2100      	movs	r1, #0
 800bafa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bafe:	bf14      	ite	ne
 800bb00:	2340      	movne	r3, #64	@ 0x40
 800bb02:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bb06:	2000      	movs	r0, #0
 800bb08:	6031      	str	r1, [r6, #0]
 800bb0a:	602b      	str	r3, [r5, #0]
 800bb0c:	b016      	add	sp, #88	@ 0x58
 800bb0e:	bd70      	pop	{r4, r5, r6, pc}
 800bb10:	466a      	mov	r2, sp
 800bb12:	f000 f849 	bl	800bba8 <_fstat_r>
 800bb16:	2800      	cmp	r0, #0
 800bb18:	dbed      	blt.n	800baf6 <__swhatbuf_r+0x12>
 800bb1a:	9901      	ldr	r1, [sp, #4]
 800bb1c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bb20:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bb24:	4259      	negs	r1, r3
 800bb26:	4159      	adcs	r1, r3
 800bb28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb2c:	e7eb      	b.n	800bb06 <__swhatbuf_r+0x22>

0800bb2e <__smakebuf_r>:
 800bb2e:	898b      	ldrh	r3, [r1, #12]
 800bb30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb32:	079d      	lsls	r5, r3, #30
 800bb34:	4606      	mov	r6, r0
 800bb36:	460c      	mov	r4, r1
 800bb38:	d507      	bpl.n	800bb4a <__smakebuf_r+0x1c>
 800bb3a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bb3e:	6023      	str	r3, [r4, #0]
 800bb40:	6123      	str	r3, [r4, #16]
 800bb42:	2301      	movs	r3, #1
 800bb44:	6163      	str	r3, [r4, #20]
 800bb46:	b003      	add	sp, #12
 800bb48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb4a:	466a      	mov	r2, sp
 800bb4c:	ab01      	add	r3, sp, #4
 800bb4e:	f7ff ffc9 	bl	800bae4 <__swhatbuf_r>
 800bb52:	9f00      	ldr	r7, [sp, #0]
 800bb54:	4605      	mov	r5, r0
 800bb56:	4639      	mov	r1, r7
 800bb58:	4630      	mov	r0, r6
 800bb5a:	f7ff fb47 	bl	800b1ec <_malloc_r>
 800bb5e:	b948      	cbnz	r0, 800bb74 <__smakebuf_r+0x46>
 800bb60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb64:	059a      	lsls	r2, r3, #22
 800bb66:	d4ee      	bmi.n	800bb46 <__smakebuf_r+0x18>
 800bb68:	f023 0303 	bic.w	r3, r3, #3
 800bb6c:	f043 0302 	orr.w	r3, r3, #2
 800bb70:	81a3      	strh	r3, [r4, #12]
 800bb72:	e7e2      	b.n	800bb3a <__smakebuf_r+0xc>
 800bb74:	89a3      	ldrh	r3, [r4, #12]
 800bb76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bb7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb7e:	81a3      	strh	r3, [r4, #12]
 800bb80:	9b01      	ldr	r3, [sp, #4]
 800bb82:	6020      	str	r0, [r4, #0]
 800bb84:	b15b      	cbz	r3, 800bb9e <__smakebuf_r+0x70>
 800bb86:	4630      	mov	r0, r6
 800bb88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb8c:	f000 f81e 	bl	800bbcc <_isatty_r>
 800bb90:	b128      	cbz	r0, 800bb9e <__smakebuf_r+0x70>
 800bb92:	89a3      	ldrh	r3, [r4, #12]
 800bb94:	f023 0303 	bic.w	r3, r3, #3
 800bb98:	f043 0301 	orr.w	r3, r3, #1
 800bb9c:	81a3      	strh	r3, [r4, #12]
 800bb9e:	89a3      	ldrh	r3, [r4, #12]
 800bba0:	431d      	orrs	r5, r3
 800bba2:	81a5      	strh	r5, [r4, #12]
 800bba4:	e7cf      	b.n	800bb46 <__smakebuf_r+0x18>
	...

0800bba8 <_fstat_r>:
 800bba8:	b538      	push	{r3, r4, r5, lr}
 800bbaa:	2300      	movs	r3, #0
 800bbac:	4d06      	ldr	r5, [pc, #24]	@ (800bbc8 <_fstat_r+0x20>)
 800bbae:	4604      	mov	r4, r0
 800bbb0:	4608      	mov	r0, r1
 800bbb2:	4611      	mov	r1, r2
 800bbb4:	602b      	str	r3, [r5, #0]
 800bbb6:	f7f7 f9ad 	bl	8002f14 <_fstat>
 800bbba:	1c43      	adds	r3, r0, #1
 800bbbc:	d102      	bne.n	800bbc4 <_fstat_r+0x1c>
 800bbbe:	682b      	ldr	r3, [r5, #0]
 800bbc0:	b103      	cbz	r3, 800bbc4 <_fstat_r+0x1c>
 800bbc2:	6023      	str	r3, [r4, #0]
 800bbc4:	bd38      	pop	{r3, r4, r5, pc}
 800bbc6:	bf00      	nop
 800bbc8:	20001e7c 	.word	0x20001e7c

0800bbcc <_isatty_r>:
 800bbcc:	b538      	push	{r3, r4, r5, lr}
 800bbce:	2300      	movs	r3, #0
 800bbd0:	4d05      	ldr	r5, [pc, #20]	@ (800bbe8 <_isatty_r+0x1c>)
 800bbd2:	4604      	mov	r4, r0
 800bbd4:	4608      	mov	r0, r1
 800bbd6:	602b      	str	r3, [r5, #0]
 800bbd8:	f7f7 f9ab 	bl	8002f32 <_isatty>
 800bbdc:	1c43      	adds	r3, r0, #1
 800bbde:	d102      	bne.n	800bbe6 <_isatty_r+0x1a>
 800bbe0:	682b      	ldr	r3, [r5, #0]
 800bbe2:	b103      	cbz	r3, 800bbe6 <_isatty_r+0x1a>
 800bbe4:	6023      	str	r3, [r4, #0]
 800bbe6:	bd38      	pop	{r3, r4, r5, pc}
 800bbe8:	20001e7c 	.word	0x20001e7c

0800bbec <atan2>:
 800bbec:	f000 b8f8 	b.w	800bde0 <__ieee754_atan2>

0800bbf0 <sqrt>:
 800bbf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbf2:	4606      	mov	r6, r0
 800bbf4:	460f      	mov	r7, r1
 800bbf6:	f000 f81f 	bl	800bc38 <__ieee754_sqrt>
 800bbfa:	4632      	mov	r2, r6
 800bbfc:	4604      	mov	r4, r0
 800bbfe:	460d      	mov	r5, r1
 800bc00:	463b      	mov	r3, r7
 800bc02:	4630      	mov	r0, r6
 800bc04:	4639      	mov	r1, r7
 800bc06:	f7f4 fef9 	bl	80009fc <__aeabi_dcmpun>
 800bc0a:	b990      	cbnz	r0, 800bc32 <sqrt+0x42>
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	2300      	movs	r3, #0
 800bc10:	4630      	mov	r0, r6
 800bc12:	4639      	mov	r1, r7
 800bc14:	f7f4 feca 	bl	80009ac <__aeabi_dcmplt>
 800bc18:	b158      	cbz	r0, 800bc32 <sqrt+0x42>
 800bc1a:	f7ff fe37 	bl	800b88c <__errno>
 800bc1e:	2321      	movs	r3, #33	@ 0x21
 800bc20:	2200      	movs	r2, #0
 800bc22:	6003      	str	r3, [r0, #0]
 800bc24:	2300      	movs	r3, #0
 800bc26:	4610      	mov	r0, r2
 800bc28:	4619      	mov	r1, r3
 800bc2a:	f7f4 fd77 	bl	800071c <__aeabi_ddiv>
 800bc2e:	4604      	mov	r4, r0
 800bc30:	460d      	mov	r5, r1
 800bc32:	4620      	mov	r0, r4
 800bc34:	4629      	mov	r1, r5
 800bc36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bc38 <__ieee754_sqrt>:
 800bc38:	4a65      	ldr	r2, [pc, #404]	@ (800bdd0 <__ieee754_sqrt+0x198>)
 800bc3a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc3e:	438a      	bics	r2, r1
 800bc40:	4606      	mov	r6, r0
 800bc42:	460f      	mov	r7, r1
 800bc44:	460b      	mov	r3, r1
 800bc46:	4604      	mov	r4, r0
 800bc48:	d10e      	bne.n	800bc68 <__ieee754_sqrt+0x30>
 800bc4a:	4602      	mov	r2, r0
 800bc4c:	f7f4 fc3c 	bl	80004c8 <__aeabi_dmul>
 800bc50:	4602      	mov	r2, r0
 800bc52:	460b      	mov	r3, r1
 800bc54:	4630      	mov	r0, r6
 800bc56:	4639      	mov	r1, r7
 800bc58:	f7f4 fa80 	bl	800015c <__adddf3>
 800bc5c:	4606      	mov	r6, r0
 800bc5e:	460f      	mov	r7, r1
 800bc60:	4630      	mov	r0, r6
 800bc62:	4639      	mov	r1, r7
 800bc64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc68:	2900      	cmp	r1, #0
 800bc6a:	dc0c      	bgt.n	800bc86 <__ieee754_sqrt+0x4e>
 800bc6c:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800bc70:	4302      	orrs	r2, r0
 800bc72:	d0f5      	beq.n	800bc60 <__ieee754_sqrt+0x28>
 800bc74:	b189      	cbz	r1, 800bc9a <__ieee754_sqrt+0x62>
 800bc76:	4602      	mov	r2, r0
 800bc78:	f7f4 fa6e 	bl	8000158 <__aeabi_dsub>
 800bc7c:	4602      	mov	r2, r0
 800bc7e:	460b      	mov	r3, r1
 800bc80:	f7f4 fd4c 	bl	800071c <__aeabi_ddiv>
 800bc84:	e7ea      	b.n	800bc5c <__ieee754_sqrt+0x24>
 800bc86:	150a      	asrs	r2, r1, #20
 800bc88:	d115      	bne.n	800bcb6 <__ieee754_sqrt+0x7e>
 800bc8a:	2100      	movs	r1, #0
 800bc8c:	e009      	b.n	800bca2 <__ieee754_sqrt+0x6a>
 800bc8e:	0ae3      	lsrs	r3, r4, #11
 800bc90:	3a15      	subs	r2, #21
 800bc92:	0564      	lsls	r4, r4, #21
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d0fa      	beq.n	800bc8e <__ieee754_sqrt+0x56>
 800bc98:	e7f7      	b.n	800bc8a <__ieee754_sqrt+0x52>
 800bc9a:	460a      	mov	r2, r1
 800bc9c:	e7fa      	b.n	800bc94 <__ieee754_sqrt+0x5c>
 800bc9e:	005b      	lsls	r3, r3, #1
 800bca0:	3101      	adds	r1, #1
 800bca2:	02d8      	lsls	r0, r3, #11
 800bca4:	d5fb      	bpl.n	800bc9e <__ieee754_sqrt+0x66>
 800bca6:	1e48      	subs	r0, r1, #1
 800bca8:	1a12      	subs	r2, r2, r0
 800bcaa:	f1c1 0020 	rsb	r0, r1, #32
 800bcae:	fa24 f000 	lsr.w	r0, r4, r0
 800bcb2:	4303      	orrs	r3, r0
 800bcb4:	408c      	lsls	r4, r1
 800bcb6:	2700      	movs	r7, #0
 800bcb8:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 800bcbc:	2116      	movs	r1, #22
 800bcbe:	07d2      	lsls	r2, r2, #31
 800bcc0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800bcc4:	463a      	mov	r2, r7
 800bcc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bcca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bcce:	bf5c      	itt	pl
 800bcd0:	005b      	lslpl	r3, r3, #1
 800bcd2:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800bcd6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bcda:	bf58      	it	pl
 800bcdc:	0064      	lslpl	r4, r4, #1
 800bcde:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800bce2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bce6:	0064      	lsls	r4, r4, #1
 800bce8:	1815      	adds	r5, r2, r0
 800bcea:	429d      	cmp	r5, r3
 800bcec:	bfde      	ittt	le
 800bcee:	182a      	addle	r2, r5, r0
 800bcf0:	1b5b      	suble	r3, r3, r5
 800bcf2:	183f      	addle	r7, r7, r0
 800bcf4:	0fe5      	lsrs	r5, r4, #31
 800bcf6:	3901      	subs	r1, #1
 800bcf8:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800bcfc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800bd00:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800bd04:	d1f0      	bne.n	800bce8 <__ieee754_sqrt+0xb0>
 800bd06:	460d      	mov	r5, r1
 800bd08:	2620      	movs	r6, #32
 800bd0a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	eb00 0c01 	add.w	ip, r0, r1
 800bd14:	dc02      	bgt.n	800bd1c <__ieee754_sqrt+0xe4>
 800bd16:	d113      	bne.n	800bd40 <__ieee754_sqrt+0x108>
 800bd18:	45a4      	cmp	ip, r4
 800bd1a:	d811      	bhi.n	800bd40 <__ieee754_sqrt+0x108>
 800bd1c:	f1bc 0f00 	cmp.w	ip, #0
 800bd20:	eb0c 0100 	add.w	r1, ip, r0
 800bd24:	da3e      	bge.n	800bda4 <__ieee754_sqrt+0x16c>
 800bd26:	2900      	cmp	r1, #0
 800bd28:	db3c      	blt.n	800bda4 <__ieee754_sqrt+0x16c>
 800bd2a:	f102 0e01 	add.w	lr, r2, #1
 800bd2e:	1a9b      	subs	r3, r3, r2
 800bd30:	4672      	mov	r2, lr
 800bd32:	45a4      	cmp	ip, r4
 800bd34:	bf88      	it	hi
 800bd36:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800bd3a:	eba4 040c 	sub.w	r4, r4, ip
 800bd3e:	4405      	add	r5, r0
 800bd40:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800bd44:	3e01      	subs	r6, #1
 800bd46:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800bd4a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800bd4e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800bd52:	d1dc      	bne.n	800bd0e <__ieee754_sqrt+0xd6>
 800bd54:	431c      	orrs	r4, r3
 800bd56:	d01a      	beq.n	800bd8e <__ieee754_sqrt+0x156>
 800bd58:	4c1e      	ldr	r4, [pc, #120]	@ (800bdd4 <__ieee754_sqrt+0x19c>)
 800bd5a:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 800bdd8 <__ieee754_sqrt+0x1a0>
 800bd5e:	e9d4 0100 	ldrd	r0, r1, [r4]
 800bd62:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bd66:	f7f4 f9f7 	bl	8000158 <__aeabi_dsub>
 800bd6a:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800bd6e:	4602      	mov	r2, r0
 800bd70:	460b      	mov	r3, r1
 800bd72:	4650      	mov	r0, sl
 800bd74:	4659      	mov	r1, fp
 800bd76:	f7f4 fe23 	bl	80009c0 <__aeabi_dcmple>
 800bd7a:	b140      	cbz	r0, 800bd8e <__ieee754_sqrt+0x156>
 800bd7c:	e9d4 0100 	ldrd	r0, r1, [r4]
 800bd80:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bd84:	f1b5 3fff 	cmp.w	r5, #4294967295
 800bd88:	d10e      	bne.n	800bda8 <__ieee754_sqrt+0x170>
 800bd8a:	4635      	mov	r5, r6
 800bd8c:	3701      	adds	r7, #1
 800bd8e:	107b      	asrs	r3, r7, #1
 800bd90:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800bd94:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800bd98:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 800bd9c:	086b      	lsrs	r3, r5, #1
 800bd9e:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 800bda2:	e75b      	b.n	800bc5c <__ieee754_sqrt+0x24>
 800bda4:	4696      	mov	lr, r2
 800bda6:	e7c2      	b.n	800bd2e <__ieee754_sqrt+0xf6>
 800bda8:	f7f4 f9d8 	bl	800015c <__adddf3>
 800bdac:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	460b      	mov	r3, r1
 800bdb4:	4650      	mov	r0, sl
 800bdb6:	4659      	mov	r1, fp
 800bdb8:	f7f4 fdf8 	bl	80009ac <__aeabi_dcmplt>
 800bdbc:	b120      	cbz	r0, 800bdc8 <__ieee754_sqrt+0x190>
 800bdbe:	1cab      	adds	r3, r5, #2
 800bdc0:	bf08      	it	eq
 800bdc2:	3701      	addeq	r7, #1
 800bdc4:	3502      	adds	r5, #2
 800bdc6:	e7e2      	b.n	800bd8e <__ieee754_sqrt+0x156>
 800bdc8:	1c6b      	adds	r3, r5, #1
 800bdca:	f023 0501 	bic.w	r5, r3, #1
 800bdce:	e7de      	b.n	800bd8e <__ieee754_sqrt+0x156>
 800bdd0:	7ff00000 	.word	0x7ff00000
 800bdd4:	0800c400 	.word	0x0800c400
 800bdd8:	0800c3f8 	.word	0x0800c3f8
 800bddc:	00000000 	.word	0x00000000

0800bde0 <__ieee754_atan2>:
 800bde0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde4:	4617      	mov	r7, r2
 800bde6:	4690      	mov	r8, r2
 800bde8:	4699      	mov	r9, r3
 800bdea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800bdee:	427b      	negs	r3, r7
 800bdf0:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800bf78 <__ieee754_atan2+0x198>
 800bdf4:	433b      	orrs	r3, r7
 800bdf6:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bdfa:	4553      	cmp	r3, sl
 800bdfc:	4604      	mov	r4, r0
 800bdfe:	460d      	mov	r5, r1
 800be00:	d809      	bhi.n	800be16 <__ieee754_atan2+0x36>
 800be02:	4246      	negs	r6, r0
 800be04:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800be08:	4306      	orrs	r6, r0
 800be0a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800be0e:	4556      	cmp	r6, sl
 800be10:	468e      	mov	lr, r1
 800be12:	4683      	mov	fp, r0
 800be14:	d908      	bls.n	800be28 <__ieee754_atan2+0x48>
 800be16:	4642      	mov	r2, r8
 800be18:	464b      	mov	r3, r9
 800be1a:	4620      	mov	r0, r4
 800be1c:	4629      	mov	r1, r5
 800be1e:	f7f4 f99d 	bl	800015c <__adddf3>
 800be22:	4604      	mov	r4, r0
 800be24:	460d      	mov	r5, r1
 800be26:	e016      	b.n	800be56 <__ieee754_atan2+0x76>
 800be28:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800be2c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800be30:	433e      	orrs	r6, r7
 800be32:	d103      	bne.n	800be3c <__ieee754_atan2+0x5c>
 800be34:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be38:	f000 b8a6 	b.w	800bf88 <atan>
 800be3c:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800be40:	f006 0602 	and.w	r6, r6, #2
 800be44:	ea53 0b0b 	orrs.w	fp, r3, fp
 800be48:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800be4c:	d107      	bne.n	800be5e <__ieee754_atan2+0x7e>
 800be4e:	2e02      	cmp	r6, #2
 800be50:	d064      	beq.n	800bf1c <__ieee754_atan2+0x13c>
 800be52:	2e03      	cmp	r6, #3
 800be54:	d066      	beq.n	800bf24 <__ieee754_atan2+0x144>
 800be56:	4620      	mov	r0, r4
 800be58:	4629      	mov	r1, r5
 800be5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be5e:	4317      	orrs	r7, r2
 800be60:	d106      	bne.n	800be70 <__ieee754_atan2+0x90>
 800be62:	f1be 0f00 	cmp.w	lr, #0
 800be66:	db68      	blt.n	800bf3a <__ieee754_atan2+0x15a>
 800be68:	a537      	add	r5, pc, #220	@ (adr r5, 800bf48 <__ieee754_atan2+0x168>)
 800be6a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800be6e:	e7f2      	b.n	800be56 <__ieee754_atan2+0x76>
 800be70:	4552      	cmp	r2, sl
 800be72:	d10f      	bne.n	800be94 <__ieee754_atan2+0xb4>
 800be74:	4293      	cmp	r3, r2
 800be76:	f106 36ff 	add.w	r6, r6, #4294967295
 800be7a:	d107      	bne.n	800be8c <__ieee754_atan2+0xac>
 800be7c:	2e02      	cmp	r6, #2
 800be7e:	d855      	bhi.n	800bf2c <__ieee754_atan2+0x14c>
 800be80:	4b3e      	ldr	r3, [pc, #248]	@ (800bf7c <__ieee754_atan2+0x19c>)
 800be82:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800be86:	e9d3 4500 	ldrd	r4, r5, [r3]
 800be8a:	e7e4      	b.n	800be56 <__ieee754_atan2+0x76>
 800be8c:	2e02      	cmp	r6, #2
 800be8e:	d851      	bhi.n	800bf34 <__ieee754_atan2+0x154>
 800be90:	4b3b      	ldr	r3, [pc, #236]	@ (800bf80 <__ieee754_atan2+0x1a0>)
 800be92:	e7f6      	b.n	800be82 <__ieee754_atan2+0xa2>
 800be94:	4553      	cmp	r3, sl
 800be96:	d0e4      	beq.n	800be62 <__ieee754_atan2+0x82>
 800be98:	1a9b      	subs	r3, r3, r2
 800be9a:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800be9e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bea2:	da21      	bge.n	800bee8 <__ieee754_atan2+0x108>
 800bea4:	f1b9 0f00 	cmp.w	r9, #0
 800bea8:	da01      	bge.n	800beae <__ieee754_atan2+0xce>
 800beaa:	323c      	adds	r2, #60	@ 0x3c
 800beac:	db20      	blt.n	800bef0 <__ieee754_atan2+0x110>
 800beae:	4642      	mov	r2, r8
 800beb0:	464b      	mov	r3, r9
 800beb2:	4620      	mov	r0, r4
 800beb4:	4629      	mov	r1, r5
 800beb6:	f7f4 fc31 	bl	800071c <__aeabi_ddiv>
 800beba:	f000 f9f5 	bl	800c2a8 <fabs>
 800bebe:	f000 f863 	bl	800bf88 <atan>
 800bec2:	4604      	mov	r4, r0
 800bec4:	460d      	mov	r5, r1
 800bec6:	2e01      	cmp	r6, #1
 800bec8:	d015      	beq.n	800bef6 <__ieee754_atan2+0x116>
 800beca:	2e02      	cmp	r6, #2
 800becc:	d017      	beq.n	800befe <__ieee754_atan2+0x11e>
 800bece:	2e00      	cmp	r6, #0
 800bed0:	d0c1      	beq.n	800be56 <__ieee754_atan2+0x76>
 800bed2:	a31f      	add	r3, pc, #124	@ (adr r3, 800bf50 <__ieee754_atan2+0x170>)
 800bed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed8:	4620      	mov	r0, r4
 800beda:	4629      	mov	r1, r5
 800bedc:	f7f4 f93c 	bl	8000158 <__aeabi_dsub>
 800bee0:	a31d      	add	r3, pc, #116	@ (adr r3, 800bf58 <__ieee754_atan2+0x178>)
 800bee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee6:	e016      	b.n	800bf16 <__ieee754_atan2+0x136>
 800bee8:	a517      	add	r5, pc, #92	@ (adr r5, 800bf48 <__ieee754_atan2+0x168>)
 800beea:	e9d5 4500 	ldrd	r4, r5, [r5]
 800beee:	e7ea      	b.n	800bec6 <__ieee754_atan2+0xe6>
 800bef0:	2400      	movs	r4, #0
 800bef2:	2500      	movs	r5, #0
 800bef4:	e7e7      	b.n	800bec6 <__ieee754_atan2+0xe6>
 800bef6:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800befa:	461d      	mov	r5, r3
 800befc:	e7ab      	b.n	800be56 <__ieee754_atan2+0x76>
 800befe:	a314      	add	r3, pc, #80	@ (adr r3, 800bf50 <__ieee754_atan2+0x170>)
 800bf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf04:	4620      	mov	r0, r4
 800bf06:	4629      	mov	r1, r5
 800bf08:	f7f4 f926 	bl	8000158 <__aeabi_dsub>
 800bf0c:	4602      	mov	r2, r0
 800bf0e:	460b      	mov	r3, r1
 800bf10:	a111      	add	r1, pc, #68	@ (adr r1, 800bf58 <__ieee754_atan2+0x178>)
 800bf12:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf16:	f7f4 f91f 	bl	8000158 <__aeabi_dsub>
 800bf1a:	e782      	b.n	800be22 <__ieee754_atan2+0x42>
 800bf1c:	a50e      	add	r5, pc, #56	@ (adr r5, 800bf58 <__ieee754_atan2+0x178>)
 800bf1e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf22:	e798      	b.n	800be56 <__ieee754_atan2+0x76>
 800bf24:	a50e      	add	r5, pc, #56	@ (adr r5, 800bf60 <__ieee754_atan2+0x180>)
 800bf26:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf2a:	e794      	b.n	800be56 <__ieee754_atan2+0x76>
 800bf2c:	a50e      	add	r5, pc, #56	@ (adr r5, 800bf68 <__ieee754_atan2+0x188>)
 800bf2e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf32:	e790      	b.n	800be56 <__ieee754_atan2+0x76>
 800bf34:	2400      	movs	r4, #0
 800bf36:	2500      	movs	r5, #0
 800bf38:	e78d      	b.n	800be56 <__ieee754_atan2+0x76>
 800bf3a:	a50d      	add	r5, pc, #52	@ (adr r5, 800bf70 <__ieee754_atan2+0x190>)
 800bf3c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf40:	e789      	b.n	800be56 <__ieee754_atan2+0x76>
 800bf42:	bf00      	nop
 800bf44:	f3af 8000 	nop.w
 800bf48:	54442d18 	.word	0x54442d18
 800bf4c:	3ff921fb 	.word	0x3ff921fb
 800bf50:	33145c07 	.word	0x33145c07
 800bf54:	3ca1a626 	.word	0x3ca1a626
 800bf58:	54442d18 	.word	0x54442d18
 800bf5c:	400921fb 	.word	0x400921fb
 800bf60:	54442d18 	.word	0x54442d18
 800bf64:	c00921fb 	.word	0xc00921fb
 800bf68:	54442d18 	.word	0x54442d18
 800bf6c:	3fe921fb 	.word	0x3fe921fb
 800bf70:	54442d18 	.word	0x54442d18
 800bf74:	bff921fb 	.word	0xbff921fb
 800bf78:	7ff00000 	.word	0x7ff00000
 800bf7c:	0800c420 	.word	0x0800c420
 800bf80:	0800c408 	.word	0x0800c408
 800bf84:	00000000 	.word	0x00000000

0800bf88 <atan>:
 800bf88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf8c:	4bbc      	ldr	r3, [pc, #752]	@ (800c280 <atan+0x2f8>)
 800bf8e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800bf92:	429e      	cmp	r6, r3
 800bf94:	4604      	mov	r4, r0
 800bf96:	460d      	mov	r5, r1
 800bf98:	468b      	mov	fp, r1
 800bf9a:	d918      	bls.n	800bfce <atan+0x46>
 800bf9c:	4bb9      	ldr	r3, [pc, #740]	@ (800c284 <atan+0x2fc>)
 800bf9e:	429e      	cmp	r6, r3
 800bfa0:	d801      	bhi.n	800bfa6 <atan+0x1e>
 800bfa2:	d109      	bne.n	800bfb8 <atan+0x30>
 800bfa4:	b140      	cbz	r0, 800bfb8 <atan+0x30>
 800bfa6:	4622      	mov	r2, r4
 800bfa8:	462b      	mov	r3, r5
 800bfaa:	4620      	mov	r0, r4
 800bfac:	4629      	mov	r1, r5
 800bfae:	f7f4 f8d5 	bl	800015c <__adddf3>
 800bfb2:	4604      	mov	r4, r0
 800bfb4:	460d      	mov	r5, r1
 800bfb6:	e006      	b.n	800bfc6 <atan+0x3e>
 800bfb8:	f1bb 0f00 	cmp.w	fp, #0
 800bfbc:	f340 8123 	ble.w	800c206 <atan+0x27e>
 800bfc0:	a593      	add	r5, pc, #588	@ (adr r5, 800c210 <atan+0x288>)
 800bfc2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bfc6:	4620      	mov	r0, r4
 800bfc8:	4629      	mov	r1, r5
 800bfca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfce:	4bae      	ldr	r3, [pc, #696]	@ (800c288 <atan+0x300>)
 800bfd0:	429e      	cmp	r6, r3
 800bfd2:	d811      	bhi.n	800bff8 <atan+0x70>
 800bfd4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800bfd8:	429e      	cmp	r6, r3
 800bfda:	d80a      	bhi.n	800bff2 <atan+0x6a>
 800bfdc:	a38e      	add	r3, pc, #568	@ (adr r3, 800c218 <atan+0x290>)
 800bfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe2:	f7f4 f8bb 	bl	800015c <__adddf3>
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	4ba8      	ldr	r3, [pc, #672]	@ (800c28c <atan+0x304>)
 800bfea:	f7f4 fcfd 	bl	80009e8 <__aeabi_dcmpgt>
 800bfee:	2800      	cmp	r0, #0
 800bff0:	d1e9      	bne.n	800bfc6 <atan+0x3e>
 800bff2:	f04f 3aff 	mov.w	sl, #4294967295
 800bff6:	e027      	b.n	800c048 <atan+0xc0>
 800bff8:	f000 f956 	bl	800c2a8 <fabs>
 800bffc:	4ba4      	ldr	r3, [pc, #656]	@ (800c290 <atan+0x308>)
 800bffe:	4604      	mov	r4, r0
 800c000:	429e      	cmp	r6, r3
 800c002:	460d      	mov	r5, r1
 800c004:	f200 80b8 	bhi.w	800c178 <atan+0x1f0>
 800c008:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800c00c:	429e      	cmp	r6, r3
 800c00e:	f200 809c 	bhi.w	800c14a <atan+0x1c2>
 800c012:	4602      	mov	r2, r0
 800c014:	460b      	mov	r3, r1
 800c016:	f7f4 f8a1 	bl	800015c <__adddf3>
 800c01a:	2200      	movs	r2, #0
 800c01c:	4b9b      	ldr	r3, [pc, #620]	@ (800c28c <atan+0x304>)
 800c01e:	f7f4 f89b 	bl	8000158 <__aeabi_dsub>
 800c022:	2200      	movs	r2, #0
 800c024:	4606      	mov	r6, r0
 800c026:	460f      	mov	r7, r1
 800c028:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c02c:	4620      	mov	r0, r4
 800c02e:	4629      	mov	r1, r5
 800c030:	f7f4 f894 	bl	800015c <__adddf3>
 800c034:	4602      	mov	r2, r0
 800c036:	460b      	mov	r3, r1
 800c038:	4630      	mov	r0, r6
 800c03a:	4639      	mov	r1, r7
 800c03c:	f7f4 fb6e 	bl	800071c <__aeabi_ddiv>
 800c040:	f04f 0a00 	mov.w	sl, #0
 800c044:	4604      	mov	r4, r0
 800c046:	460d      	mov	r5, r1
 800c048:	4622      	mov	r2, r4
 800c04a:	462b      	mov	r3, r5
 800c04c:	4620      	mov	r0, r4
 800c04e:	4629      	mov	r1, r5
 800c050:	f7f4 fa3a 	bl	80004c8 <__aeabi_dmul>
 800c054:	4602      	mov	r2, r0
 800c056:	460b      	mov	r3, r1
 800c058:	4680      	mov	r8, r0
 800c05a:	4689      	mov	r9, r1
 800c05c:	f7f4 fa34 	bl	80004c8 <__aeabi_dmul>
 800c060:	a36f      	add	r3, pc, #444	@ (adr r3, 800c220 <atan+0x298>)
 800c062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c066:	4606      	mov	r6, r0
 800c068:	460f      	mov	r7, r1
 800c06a:	f7f4 fa2d 	bl	80004c8 <__aeabi_dmul>
 800c06e:	a36e      	add	r3, pc, #440	@ (adr r3, 800c228 <atan+0x2a0>)
 800c070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c074:	f7f4 f872 	bl	800015c <__adddf3>
 800c078:	4632      	mov	r2, r6
 800c07a:	463b      	mov	r3, r7
 800c07c:	f7f4 fa24 	bl	80004c8 <__aeabi_dmul>
 800c080:	a36b      	add	r3, pc, #428	@ (adr r3, 800c230 <atan+0x2a8>)
 800c082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c086:	f7f4 f869 	bl	800015c <__adddf3>
 800c08a:	4632      	mov	r2, r6
 800c08c:	463b      	mov	r3, r7
 800c08e:	f7f4 fa1b 	bl	80004c8 <__aeabi_dmul>
 800c092:	a369      	add	r3, pc, #420	@ (adr r3, 800c238 <atan+0x2b0>)
 800c094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c098:	f7f4 f860 	bl	800015c <__adddf3>
 800c09c:	4632      	mov	r2, r6
 800c09e:	463b      	mov	r3, r7
 800c0a0:	f7f4 fa12 	bl	80004c8 <__aeabi_dmul>
 800c0a4:	a366      	add	r3, pc, #408	@ (adr r3, 800c240 <atan+0x2b8>)
 800c0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0aa:	f7f4 f857 	bl	800015c <__adddf3>
 800c0ae:	4632      	mov	r2, r6
 800c0b0:	463b      	mov	r3, r7
 800c0b2:	f7f4 fa09 	bl	80004c8 <__aeabi_dmul>
 800c0b6:	a364      	add	r3, pc, #400	@ (adr r3, 800c248 <atan+0x2c0>)
 800c0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0bc:	f7f4 f84e 	bl	800015c <__adddf3>
 800c0c0:	4642      	mov	r2, r8
 800c0c2:	464b      	mov	r3, r9
 800c0c4:	f7f4 fa00 	bl	80004c8 <__aeabi_dmul>
 800c0c8:	a361      	add	r3, pc, #388	@ (adr r3, 800c250 <atan+0x2c8>)
 800c0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ce:	4680      	mov	r8, r0
 800c0d0:	4689      	mov	r9, r1
 800c0d2:	4630      	mov	r0, r6
 800c0d4:	4639      	mov	r1, r7
 800c0d6:	f7f4 f9f7 	bl	80004c8 <__aeabi_dmul>
 800c0da:	a35f      	add	r3, pc, #380	@ (adr r3, 800c258 <atan+0x2d0>)
 800c0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e0:	f7f4 f83a 	bl	8000158 <__aeabi_dsub>
 800c0e4:	4632      	mov	r2, r6
 800c0e6:	463b      	mov	r3, r7
 800c0e8:	f7f4 f9ee 	bl	80004c8 <__aeabi_dmul>
 800c0ec:	a35c      	add	r3, pc, #368	@ (adr r3, 800c260 <atan+0x2d8>)
 800c0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f2:	f7f4 f831 	bl	8000158 <__aeabi_dsub>
 800c0f6:	4632      	mov	r2, r6
 800c0f8:	463b      	mov	r3, r7
 800c0fa:	f7f4 f9e5 	bl	80004c8 <__aeabi_dmul>
 800c0fe:	a35a      	add	r3, pc, #360	@ (adr r3, 800c268 <atan+0x2e0>)
 800c100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c104:	f7f4 f828 	bl	8000158 <__aeabi_dsub>
 800c108:	4632      	mov	r2, r6
 800c10a:	463b      	mov	r3, r7
 800c10c:	f7f4 f9dc 	bl	80004c8 <__aeabi_dmul>
 800c110:	a357      	add	r3, pc, #348	@ (adr r3, 800c270 <atan+0x2e8>)
 800c112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c116:	f7f4 f81f 	bl	8000158 <__aeabi_dsub>
 800c11a:	4632      	mov	r2, r6
 800c11c:	463b      	mov	r3, r7
 800c11e:	f7f4 f9d3 	bl	80004c8 <__aeabi_dmul>
 800c122:	4602      	mov	r2, r0
 800c124:	460b      	mov	r3, r1
 800c126:	4640      	mov	r0, r8
 800c128:	4649      	mov	r1, r9
 800c12a:	f7f4 f817 	bl	800015c <__adddf3>
 800c12e:	4622      	mov	r2, r4
 800c130:	462b      	mov	r3, r5
 800c132:	f7f4 f9c9 	bl	80004c8 <__aeabi_dmul>
 800c136:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c13a:	4602      	mov	r2, r0
 800c13c:	460b      	mov	r3, r1
 800c13e:	d144      	bne.n	800c1ca <atan+0x242>
 800c140:	4620      	mov	r0, r4
 800c142:	4629      	mov	r1, r5
 800c144:	f7f4 f808 	bl	8000158 <__aeabi_dsub>
 800c148:	e733      	b.n	800bfb2 <atan+0x2a>
 800c14a:	2200      	movs	r2, #0
 800c14c:	4b4f      	ldr	r3, [pc, #316]	@ (800c28c <atan+0x304>)
 800c14e:	f7f4 f803 	bl	8000158 <__aeabi_dsub>
 800c152:	2200      	movs	r2, #0
 800c154:	4606      	mov	r6, r0
 800c156:	460f      	mov	r7, r1
 800c158:	4620      	mov	r0, r4
 800c15a:	4629      	mov	r1, r5
 800c15c:	4b4b      	ldr	r3, [pc, #300]	@ (800c28c <atan+0x304>)
 800c15e:	f7f3 fffd 	bl	800015c <__adddf3>
 800c162:	4602      	mov	r2, r0
 800c164:	460b      	mov	r3, r1
 800c166:	4630      	mov	r0, r6
 800c168:	4639      	mov	r1, r7
 800c16a:	f7f4 fad7 	bl	800071c <__aeabi_ddiv>
 800c16e:	f04f 0a01 	mov.w	sl, #1
 800c172:	4604      	mov	r4, r0
 800c174:	460d      	mov	r5, r1
 800c176:	e767      	b.n	800c048 <atan+0xc0>
 800c178:	4b46      	ldr	r3, [pc, #280]	@ (800c294 <atan+0x30c>)
 800c17a:	429e      	cmp	r6, r3
 800c17c:	d21a      	bcs.n	800c1b4 <atan+0x22c>
 800c17e:	2200      	movs	r2, #0
 800c180:	4b45      	ldr	r3, [pc, #276]	@ (800c298 <atan+0x310>)
 800c182:	f7f3 ffe9 	bl	8000158 <__aeabi_dsub>
 800c186:	2200      	movs	r2, #0
 800c188:	4606      	mov	r6, r0
 800c18a:	460f      	mov	r7, r1
 800c18c:	4620      	mov	r0, r4
 800c18e:	4629      	mov	r1, r5
 800c190:	4b41      	ldr	r3, [pc, #260]	@ (800c298 <atan+0x310>)
 800c192:	f7f4 f999 	bl	80004c8 <__aeabi_dmul>
 800c196:	2200      	movs	r2, #0
 800c198:	4b3c      	ldr	r3, [pc, #240]	@ (800c28c <atan+0x304>)
 800c19a:	f7f3 ffdf 	bl	800015c <__adddf3>
 800c19e:	4602      	mov	r2, r0
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	4639      	mov	r1, r7
 800c1a6:	f7f4 fab9 	bl	800071c <__aeabi_ddiv>
 800c1aa:	f04f 0a02 	mov.w	sl, #2
 800c1ae:	4604      	mov	r4, r0
 800c1b0:	460d      	mov	r5, r1
 800c1b2:	e749      	b.n	800c048 <atan+0xc0>
 800c1b4:	4602      	mov	r2, r0
 800c1b6:	460b      	mov	r3, r1
 800c1b8:	2000      	movs	r0, #0
 800c1ba:	4938      	ldr	r1, [pc, #224]	@ (800c29c <atan+0x314>)
 800c1bc:	f7f4 faae 	bl	800071c <__aeabi_ddiv>
 800c1c0:	f04f 0a03 	mov.w	sl, #3
 800c1c4:	4604      	mov	r4, r0
 800c1c6:	460d      	mov	r5, r1
 800c1c8:	e73e      	b.n	800c048 <atan+0xc0>
 800c1ca:	4b35      	ldr	r3, [pc, #212]	@ (800c2a0 <atan+0x318>)
 800c1cc:	4e35      	ldr	r6, [pc, #212]	@ (800c2a4 <atan+0x31c>)
 800c1ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d6:	f7f3 ffbf 	bl	8000158 <__aeabi_dsub>
 800c1da:	4622      	mov	r2, r4
 800c1dc:	462b      	mov	r3, r5
 800c1de:	f7f3 ffbb 	bl	8000158 <__aeabi_dsub>
 800c1e2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c1e6:	4602      	mov	r2, r0
 800c1e8:	460b      	mov	r3, r1
 800c1ea:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c1ee:	f7f3 ffb3 	bl	8000158 <__aeabi_dsub>
 800c1f2:	f1bb 0f00 	cmp.w	fp, #0
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	460d      	mov	r5, r1
 800c1fa:	f6bf aee4 	bge.w	800bfc6 <atan+0x3e>
 800c1fe:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c202:	461d      	mov	r5, r3
 800c204:	e6df      	b.n	800bfc6 <atan+0x3e>
 800c206:	a51c      	add	r5, pc, #112	@ (adr r5, 800c278 <atan+0x2f0>)
 800c208:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c20c:	e6db      	b.n	800bfc6 <atan+0x3e>
 800c20e:	bf00      	nop
 800c210:	54442d18 	.word	0x54442d18
 800c214:	3ff921fb 	.word	0x3ff921fb
 800c218:	8800759c 	.word	0x8800759c
 800c21c:	7e37e43c 	.word	0x7e37e43c
 800c220:	e322da11 	.word	0xe322da11
 800c224:	3f90ad3a 	.word	0x3f90ad3a
 800c228:	24760deb 	.word	0x24760deb
 800c22c:	3fa97b4b 	.word	0x3fa97b4b
 800c230:	a0d03d51 	.word	0xa0d03d51
 800c234:	3fb10d66 	.word	0x3fb10d66
 800c238:	c54c206e 	.word	0xc54c206e
 800c23c:	3fb745cd 	.word	0x3fb745cd
 800c240:	920083ff 	.word	0x920083ff
 800c244:	3fc24924 	.word	0x3fc24924
 800c248:	5555550d 	.word	0x5555550d
 800c24c:	3fd55555 	.word	0x3fd55555
 800c250:	2c6a6c2f 	.word	0x2c6a6c2f
 800c254:	bfa2b444 	.word	0xbfa2b444
 800c258:	52defd9a 	.word	0x52defd9a
 800c25c:	3fadde2d 	.word	0x3fadde2d
 800c260:	af749a6d 	.word	0xaf749a6d
 800c264:	3fb3b0f2 	.word	0x3fb3b0f2
 800c268:	fe231671 	.word	0xfe231671
 800c26c:	3fbc71c6 	.word	0x3fbc71c6
 800c270:	9998ebc4 	.word	0x9998ebc4
 800c274:	3fc99999 	.word	0x3fc99999
 800c278:	54442d18 	.word	0x54442d18
 800c27c:	bff921fb 	.word	0xbff921fb
 800c280:	440fffff 	.word	0x440fffff
 800c284:	7ff00000 	.word	0x7ff00000
 800c288:	3fdbffff 	.word	0x3fdbffff
 800c28c:	3ff00000 	.word	0x3ff00000
 800c290:	3ff2ffff 	.word	0x3ff2ffff
 800c294:	40038000 	.word	0x40038000
 800c298:	3ff80000 	.word	0x3ff80000
 800c29c:	bff00000 	.word	0xbff00000
 800c2a0:	0800c438 	.word	0x0800c438
 800c2a4:	0800c458 	.word	0x0800c458

0800c2a8 <fabs>:
 800c2a8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	4770      	bx	lr

0800c2b0 <_init>:
 800c2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2b2:	bf00      	nop
 800c2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2b6:	bc08      	pop	{r3}
 800c2b8:	469e      	mov	lr, r3
 800c2ba:	4770      	bx	lr

0800c2bc <_fini>:
 800c2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2be:	bf00      	nop
 800c2c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2c2:	bc08      	pop	{r3}
 800c2c4:	469e      	mov	lr, r3
 800c2c6:	4770      	bx	lr
