Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only.qsys --block-symbol-file --output-directory=/home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/soc_system_nios_only.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding i2c_pio_0 [i2c_pio 15.1]
Progress: Parameterizing module i2c_pio_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lepton_0 [lepton 15.1]
Progress: Parameterizing module lepton_0
Progress: Adding mcp3204_0 [mcp3204 1.0]
Progress: Parameterizing module mcp3204_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pwm_0 [pwm 1.0]
Progress: Parameterizing module pwm_0
Progress: Adding pwm_1 [pwm 1.0]
Progress: Parameterizing module pwm_1
Progress: Adding ws2812_0 [ws2812 16.0]
Progress: Parameterizing module ws2812_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system_nios_only.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only.qsys --synthesis=VHDL --output-directory=/home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/soc_system_nios_only.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding i2c_pio_0 [i2c_pio 15.1]
Progress: Parameterizing module i2c_pio_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lepton_0 [lepton 15.1]
Progress: Parameterizing module lepton_0
Progress: Adding mcp3204_0 [mcp3204 1.0]
Progress: Parameterizing module mcp3204_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pwm_0 [pwm 1.0]
Progress: Parameterizing module pwm_0
Progress: Adding pwm_1 [pwm 1.0]
Progress: Parameterizing module pwm_1
Progress: Adding ws2812_0 [ws2812 16.0]
Progress: Parameterizing module ws2812_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system_nios_only.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system_nios_only: Generating soc_system_nios_only "soc_system_nios_only" for QUARTUS_SYNTH
Info: i2c_pio_0: "soc_system_nios_only" instantiated i2c_pio "i2c_pio_0"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_nios_only_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_nios_only_jtag_uart_0 --dir=/tmp/alt7210_4546110134486175590.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7210_4546110134486175590.dir/0002_jtag_uart_0_gen//soc_system_nios_only_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_nios_only_jtag_uart_0'
Info: jtag_uart_0: "soc_system_nios_only" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: lepton_0: "soc_system_nios_only" instantiated lepton "lepton_0"
Info: mcp3204_0: "soc_system_nios_only" instantiated mcp3204 "mcp3204_0"
Info: nios2_gen2_0: "soc_system_nios_only" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_nios_only_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_nios_only_onchip_memory2_0 --dir=/tmp/alt7210_4546110134486175590.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7210_4546110134486175590.dir/0005_onchip_memory2_0_gen//soc_system_nios_only_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_nios_only_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system_nios_only" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pwm_0: "soc_system_nios_only" instantiated pwm "pwm_0"
Info: ws2812_0: "soc_system_nios_only" instantiated ws2812 "ws2812_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system_nios_only" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system_nios_only" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system_nios_only" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'soc_system_nios_only_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64//eperlcmd -I /opt/altera_lite/16.0/quartus/linux64//perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios_only_nios2_gen2_0_cpu --dir=/tmp/alt7210_4546110134486175590.dir/0010_cpu_gen/ --quartus_bindir=/opt/altera_lite/16.0/quartus/linux64/ --verilog --config=/tmp/alt7210_4546110134486175590.dir/0010_cpu_gen//soc_system_nios_only_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.02.13 13:18:43 (*) Starting Nios II generation
Info: cpu: # 2017.02.13 13:18:43 (*)   Checking for plaintext license.
Info: cpu: # 2017.02.13 13:18:46 (*)   Plaintext license not found.
Info: cpu: # 2017.02.13 13:18:46 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.02.13 13:18:47 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.02.13 13:18:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.02.13 13:18:47 (*)   Creating all objects for CPU
Info: cpu: # 2017.02.13 13:18:47 (*)     Testbench
Info: cpu: # 2017.02.13 13:18:48 (*)     Instruction decoding
Info: cpu: # 2017.02.13 13:18:48 (*)       Instruction fields
Info: cpu: # 2017.02.13 13:18:48 (*)       Instruction decodes
Info: cpu: # 2017.02.13 13:18:49 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.02.13 13:18:49 (*)       Instruction controls
Info: cpu: # 2017.02.13 13:18:49 (*)     Pipeline frontend
Info: cpu: # 2017.02.13 13:18:49 (*)     Pipeline backend
Info: cpu: # 2017.02.13 13:18:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.02.13 13:18:56 (*)   Creating encrypted RTL
Info: cpu: # 2017.02.13 13:18:58 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_nios_only_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: ws2812_0_as_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ws2812_0_as_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: ws2812_0_as_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ws2812_0_as_agent"
Info: ws2812_0_as_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ws2812_0_as_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file /home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only/synthesis/submodules/altera_avalon_sc_fifo.v
Info: lepton_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "lepton_0_avalon_slave_0_burst_adapter"
Info: Reusing file /home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file /home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only/synthesis/submodules/altera_merlin_arbitrator.sv
Info: lepton_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "lepton_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file /home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/psoc/psoc/TEST_AREA/hw/quartus/soc_system_nios_only/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: soc_system_nios_only: Done "soc_system_nios_only" with 38 modules, 76 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
