(module POT (layer F.Cu) (tedit 0)
  (descr "<b>Potentiometer</b>\n<p>3 terminals for circuit board for wires connecting to 3 lugs of pot off-board")
  (fp_text reference POT1 (at -2.54 -1.1176) (layer F.SilkS)
    (effects (font (size 1.2065 1.2065) (thickness 0.1524)) (justify left bottom))
  )
  (fp_text value "" (at -2.54 3.175) (layer F.Fab)
    (effects (font (size 1.2065 1.2065) (thickness 0.1524)) (justify left bottom))
  )
  (fp_line (start -3.556 -1.016) (end 3.556 -1.016) (layer F.SilkS) (width 0.127))
  (fp_line (start 3.556 -1.016) (end 3.556 1.016) (layer F.SilkS) (width 0.127))
  (fp_line (start 3.556 1.016) (end -3.556 1.016) (layer F.SilkS) (width 0.127))
  (fp_line (start -3.556 1.016) (end -3.556 -1.016) (layer F.SilkS) (width 0.127))
  (fp_text user 1 (at 1.524 1.778) (layer F.SilkS)
    (effects (font (size 0.77216 0.77216) (thickness 0.065024)) (justify left bottom))
  )
  (fp_text user 3 (at -2.032 1.778) (layer F.SilkS)
    (effects (font (size 0.77216 0.77216) (thickness 0.065024)) (justify left bottom))
  )
  (pad 1 thru_hole rect (at 2.54 0 90) (size 1.208 1.208) (drill 0.7) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016))
  (pad 3 thru_hole circle (at -2.54 0 90) (size 1.208 1.208) (drill 0.7) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016))
  (pad 2 thru_hole circle (at 0 0 90) (size 1.208 1.208) (drill 0.7) (layers *.Cu *.Mask)
    (solder_mask_margin 0.1016))
)
