
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000793                       # Number of seconds simulated
sim_ticks                                   792783000                       # Number of ticks simulated
final_tick                                  792783000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124745                       # Simulator instruction rate (inst/s)
host_op_rate                                   242173                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42092754                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449284                       # Number of bytes of host memory used
host_seconds                                    18.83                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         432192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             528576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       128960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          128960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2015                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         121576774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         545158007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             666734781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    121576774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        121576774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162667464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162667464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162667464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        121576774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        545158007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            829402245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000131890500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          169                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          169                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18436                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2622                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3009                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3009                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 508480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  177280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  528640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               192576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   208                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     792781000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    388.215786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.585307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.917669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          500     28.39%     28.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          411     23.34%     51.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          175      9.94%     61.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          124      7.04%     68.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           77      4.37%     73.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           73      4.15%     77.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      2.84%     80.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      2.73%     82.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          303     17.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1761                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.923077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.876666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.256180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             99     58.58%     58.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            44     26.04%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12      7.10%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      2.96%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.78%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      1.18%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           169                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.390533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.371387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.817316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              135     79.88%     79.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      3.55%     83.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     14.20%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           169                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       414720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       177280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 118266915.410648301244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 523119188.983618438244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 223617307.636515915394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3009                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57005000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    245432000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18979919250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37826.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36344.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6307716.60                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    153468250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               302437000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   39725000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19316.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38066.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       641.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       223.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    666.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2285                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      70350.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8803620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4656465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                34743240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11113380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             87760620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1501920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       245877480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        10598400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          8210880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              472960335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            596.582337                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            596099000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1111000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      25220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     29443500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     27589500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     170203500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    539215500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3869880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2026530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21976920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3346020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         57776160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             86828100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3741120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       191041200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        47682240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         20165100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              438628140                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            553.276420                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            592263250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6747500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     49115500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    124178500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     169332250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    418969250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  220144                       # Number of BP lookups
system.cpu.branchPred.condPredicted            220144                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10336                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               119355                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   31360                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                353                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          119355                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             103173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16182                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1660                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      896655                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165239                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           660                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           125                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      273831                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           461                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       792783000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1585567                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             319551                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2617729                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      220144                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             134533                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1174171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21260                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  439                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2394                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          296                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    273481                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2831                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1507596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.376473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.648977                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   743660     49.33%     49.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5098      0.34%     49.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54954      3.65%     53.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    54353      3.61%     56.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20819      1.38%     58.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75592      5.01%     63.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16510      1.10%     64.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    40884      2.71%     67.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   495726     32.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1507596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.138842                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.650973                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   292985                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                470862                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    711881                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21238                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10630                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4997286                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10630                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   306874                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  198272                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6772                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    717305                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                267743                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4944469                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3589                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  18750                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 149257                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  96095                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5639999                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10922146                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4747244                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3774749                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   463006                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    104480                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               901657                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              169873                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50983                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18441                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4868374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 259                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4776313                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6655                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          307495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       490930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            195                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1507596                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.168165                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.854766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              501751     33.28%     33.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72918      4.84%     38.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              123972      8.22%     46.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              111277      7.38%     53.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              160693     10.66%     64.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              152633     10.12%     74.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              124917      8.29%     82.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              109299      7.25%     90.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              150136      9.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1507596                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16308      9.36%      9.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   935      0.54%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    112      0.06%      9.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     24      0.01%      9.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   843      0.48%     10.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     10.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             75352     43.24%     53.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            63146     36.24%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     89.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3594      2.06%     92.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3117      1.79%     93.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             10745      6.17%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               76      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7959      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2104254     44.06%     44.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12591      0.26%     44.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1970      0.04%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566039     11.85%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  621      0.01%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26920      0.56%     56.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1555      0.03%     56.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390032      8.17%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                671      0.01%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327402      6.85%     72.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9966      0.21%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.57%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               302389      6.33%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              124930      2.62%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          591437     12.38%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41273      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4776313                       # Type of FU issued
system.cpu.iq.rate                           3.012369                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      174252                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036483                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5581183                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2386174                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1999511                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5659946                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2790042                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2722962                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2037561                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2905045                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140617                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        64977                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          300                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9455                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2571                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3248                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10630                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  118339                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 20321                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4868633                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1747                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                901657                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               169873                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                157                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1106                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18178                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5228                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6967                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12195                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4750963                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                880474                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25350                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1045705                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   181514                       # Number of branches executed
system.cpu.iew.exec_stores                     165231                       # Number of stores executed
system.cpu.iew.exec_rate                     2.996381                       # Inst execution rate
system.cpu.iew.wb_sent                        4726676                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4722473                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3106444                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4909739                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.978413                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.632711                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          307552                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10559                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1459218                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.125741                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.239803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       551994     37.83%     37.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       135504      9.29%     47.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       109152      7.48%     54.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64192      4.40%     58.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       102617      7.03%     66.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        59845      4.10%     70.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60397      4.14%     74.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61458      4.21%     78.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       314059     21.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1459218                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                314059                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6013848                       # The number of ROB reads
system.cpu.rob.rob_writes                     9786225                       # The number of ROB writes
system.cpu.timesIdled                             806                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.674861                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.674861                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.481787                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.481787                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4415262                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1707777                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3738114                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2681450                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    765812                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   975329                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1414226                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.769245                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631010                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6241                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.107194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.769245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1826987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1826987                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       724711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          724711                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159044                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159044                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       883755                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           883755                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       883755                       # number of overall hits
system.cpu.dcache.overall_hits::total          883755                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24985                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1377                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        26362                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26362                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26362                       # number of overall misses
system.cpu.dcache.overall_misses::total         26362                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1519054500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1519054500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     90866997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     90866997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1609921497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1609921497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1609921497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1609921497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       749696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       749696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       910117                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       910117                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       910117                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       910117                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033327                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008584                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008584                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028966                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60798.659196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60798.659196                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65989.104575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65989.104575                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61069.778355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61069.778355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61069.778355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61069.778355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          360                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               488                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.963115                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2015                       # number of writebacks
system.cpu.dcache.writebacks::total              2015                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        19495                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19495                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          114                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        19609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19609                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5490                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1263                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6753                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6753                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    370774500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    370774500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86549497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86549497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    457323997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    457323997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    457323997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    457323997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007420                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67536.338798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67536.338798                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68526.917656                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68526.917656                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67721.604768                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67721.604768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67721.604768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67721.604768                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6241                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.296258                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              119952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.676056                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.296258                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            548464                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           548464                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       271382                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          271382                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       271382                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           271382                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       271382                       # number of overall hits
system.cpu.icache.overall_hits::total          271382                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2097                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2097                       # number of overall misses
system.cpu.icache.overall_misses::total          2097                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135432999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135432999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135432999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135432999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135432999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135432999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       273479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       273479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       273479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       273479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       273479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       273479                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007668                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007668                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64584.167382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64584.167382                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64584.167382                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64584.167382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64584.167382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64584.167382                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1640                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          994                       # number of writebacks
system.cpu.icache.writebacks::total               994                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          590                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          590                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1507                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1507                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1507                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1507                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1507                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1507                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105342499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105342499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105342499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105342499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105342499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105342499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005510                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005510                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005510                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005510                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69902.122760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69902.122760                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69902.122760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69902.122760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69902.122760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69902.122760                       # average overall mshr miss latency
system.cpu.icache.replacements                    994                       # number of replacements
system.membus.snoop_filter.tot_requests         15495                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    792783000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6996                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2015                       # Transaction distribution
system.membus.trans_dist::WritebackClean          994                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4226                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1263                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1263                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5490                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        19747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       160000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       160000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       561152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       561152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  721152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8260                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001332                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036471                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8249     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8260                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29120500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7992998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           35503250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
