<HTML>		<HEAD>		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">        <title>Microprocessor and Cache</title>		</HEAD>	<BODY bgcolor="#ffffff"><!-- start of header --><!--#include virtual="/includes/framesetheader"--><!-- end of header --><!-- start of path --><TABLE border="0" cellpadding="0" cellspacing="2" width="432">          <TR>        <TD><FONT face="Geneva,Helvetica,Arial" size="1">        <B>PATH<IMG src="../Images/space.gif" width="6" height="12"></B><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <!-- a href="" target="_top" -->Hardware<!-- /a -->         <b>&gt;</b> iMac Developer Note                </FONT></TD>        </TR></TABLE><br><!-- end of path --><a href="Block_Diagram_and_Buses.html" target="_right"><img src="../Images/previous.gif" border="0" alt="Previous"></a><a href="Memory_and___Controller.html" target="_right"><img src="../Images/next.gif" border="0" alt="Next"></a>&nbsp;<br><!-- apple_doc: pageHeadingStart --><a name = "TPXREF104"></a><h2><font face="Lucida Grande,Helvetica,Arial">Microprocessor and Cache</font></h2><!-- apple_doc: pageHeadingEnd --><p><font face="Geneva,Helvetica,Arial" size="2">The microprocessor is a PowerPC G3 with a built-in level 2(L2) cache. </font></p><br><a name = "TPXREF105"></a><h3><font face="Lucida Grande,Helvetica,Arial">G3 Microprocessor</font></h3><p><font face="Geneva,Helvetica,Arial" size="2">The G3 processor used in the iMac is a PowerPC 750CX. The750CX microprocessor has several features that contribute to superiorperformance, including: </font></p><ul><li><font face="Geneva,Helvetica,Arial" size="2">on-chip firstlevel (L1) caches, 32 KB each for instruction cache and data cache </font></li><li><font face="Geneva,Helvetica,Arial" size="2">an on-chip second level (L2) cache consisting of 256 KB witha clock speed ratio of 1:1 </font></li><li><font face="Geneva,Helvetica,Arial" size="2">a microprocessor core optimized for Mac OS applications </font></li></ul><br><a name = "TPXREF106"></a><h3><font face="Lucida Grande,Helvetica,Arial">Level 2 Cache</font></h3><p><font face="Geneva,Helvetica,Arial" size="2">The data storage for the L2 cache consists of 256 KB of faststatic RAM that is built into the microprocessor chip along withthe cache controller. The built-in L2 cache runs at the same clockspeed as the microprocessor.</font></p><br>    <br><a href="Block_Diagram_and_Buses.html" target="_right"><img src="../Images/previous.gif" border="0" alt="Previous"></a><a href="Memory_and___Controller.html" target="_right"><img src="../Images/next.gif" border="0" alt="Next"></a>&nbsp;<p><font face="Geneva,Helvetica,Arial" size="1">&#169; 2001 Apple Computer, Inc. (Last updated July 18, 2001)</font></p><!-- start of footer --><!--#include virtual="/includes/framesetfooter" --><!-- end of footer --></BODY></HTML>