# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/home/mklab/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/f1b7/hdl/verilog/mul_matrix_control_s_axi.v" \
"../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/f1b7/hdl/verilog/mul_matrix_gmem_m_axi.v" \
"../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/f1b7/hdl/verilog/mul_matrix.v" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_mul_matrix_0_6/sim/design_1_mul_matrix_0_6.v" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_6/sim/design_1_processing_system7_0_6.v" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_0/sim/bd_6cc2_one_0.v" \

sv xil_defaultlib  --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/home/mklab/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_2/sim/bd_6cc2_s00mmu_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_3/sim/bd_6cc2_s00tr_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_4/sim/bd_6cc2_s00sic_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_5/sim/bd_6cc2_s00a2s_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_6/sim/bd_6cc2_sarn_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_7/sim/bd_6cc2_srn_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_8/sim/bd_6cc2_sawn_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_9/sim/bd_6cc2_swn_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_10/sim/bd_6cc2_sbn_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_11/sim/bd_6cc2_m00s2a_0.sv" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_12/sim/bd_6cc2_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "/home/mklab/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/bd_0/sim/bd_6cc2.v" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_axi_smc_4/sim/design_1_axi_smc_4.v" \
"../../../../mul_pynqZ2_module.ip_user_files/bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
