{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597001805709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597001805710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  9 14:36:45 2020 " "Processing started: Sun Aug  9 14:36:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597001805710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597001805710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off beep -c beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597001805710 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597001806052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_master.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597001806137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_init.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_init " "Found entity 1: i2c_init" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597001806138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.v 8 8 " "Found 8 design units, including 8 entities, in source file beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_n " "Found entity 1: divide_by_n" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806140 ""} { "Info" "ISGN_ENTITY_NAME" "2 resetter " "Found entity 2: resetter" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806140 ""} { "Info" "ISGN_ENTITY_NAME" "3 pulse_one " "Found entity 3: pulse_one" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806140 ""} { "Info" "ISGN_ENTITY_NAME" "4 wm_setter_upper " "Found entity 4: wm_setter_upper" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806140 ""} { "Info" "ISGN_ENTITY_NAME" "5 i2s " "Found entity 5: i2s" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806140 ""} { "Info" "ISGN_ENTITY_NAME" "6 nes_controller_reader " "Found entity 6: nes_controller_reader" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806140 ""} { "Info" "ISGN_ENTITY_NAME" "7 beeper_triangle " "Found entity 7: beeper_triangle" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806140 ""} { "Info" "ISGN_ENTITY_NAME" "8 beep " "Found entity 8: beep" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597001806140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597001806140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beep " "Elaborating entity \"beep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597001806219 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[7..6\] beep.v(277) " "Output port \"GPIO_0\[7..6\]\" at beep.v(277) has no driver" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1597001806229 "|beep"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetter resetter:r " "Elaborating entity \"resetter\" for hierarchy \"resetter:r\"" {  } { { "beep.v" "r" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 beep.v(34) " "Verilog HDL assignment warning at beep.v(34): truncated value with size 32 to match size of target (15)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806248 "|beep|resetter:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetter resetter:r2 " "Elaborating entity \"resetter\" for hierarchy \"resetter:r2\"" {  } { { "beep.v" "r2" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 beep.v(34) " "Verilog HDL assignment warning at beep.v(34): truncated value with size 32 to match size of target (21)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806254 "|beep|resetter:r2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_controller_reader nes_controller_reader:reader " "Elaborating entity \"nes_controller_reader\" for hierarchy \"nes_controller_reader:reader\"" {  } { { "beep.v" "reader" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_n nes_controller_reader:reader\|divide_by_n:div " "Elaborating entity \"divide_by_n\" for hierarchy \"nes_controller_reader:reader\|divide_by_n:div\"" {  } { { "beep.v" "div" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 beep.v(13) " "Verilog HDL assignment warning at beep.v(13): truncated value with size 32 to match size of target (7)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806274 "|beep|nes_controller_reader:reader|divide_by_n:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 beep.v(16) " "Verilog HDL assignment warning at beep.v(16): truncated value with size 32 to match size of target (7)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806274 "|beep|nes_controller_reader:reader|divide_by_n:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 beep.v(18) " "Verilog HDL assignment warning at beep.v(18): truncated value with size 32 to match size of target (7)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806275 "|beep|nes_controller_reader:reader|divide_by_n:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wm_setter_upper wm_setter_upper:init " "Elaborating entity \"wm_setter_upper\" for hierarchy \"wm_setter_upper:init\"" {  } { { "beep.v" "init" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_init wm_setter_upper:init\|i2c_init:i2c_init " "Elaborating entity \"i2c_init\" for hierarchy \"wm_setter_upper:init\|i2c_init:i2c_init\"" {  } { { "beep.v" "i2c_init" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806283 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 32 i2c_init.v(141) " "Verilog HDL warning at i2c_init.v(141): number of words (21) in memory file does not match the number of elements in the address range \[0:32\]" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 141 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 i2c_init_bytes.hex(5) " "Verilog HDL assignment warning at i2c_init_bytes.hex(5): truncated value with size 12 to match size of target (9)" {  } { { "./i2c_init_bytes.hex" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init_bytes.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 i2c_init_bytes.hex(7) " "Verilog HDL assignment warning at i2c_init_bytes.hex(7): truncated value with size 12 to match size of target (9)" {  } { { "./i2c_init_bytes.hex" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init_bytes.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 i2c_init_bytes.hex(8) " "Verilog HDL assignment warning at i2c_init_bytes.hex(8): truncated value with size 12 to match size of target (9)" {  } { { "./i2c_init_bytes.hex" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init_bytes.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 i2c_init_bytes.hex(10) " "Verilog HDL assignment warning at i2c_init_bytes.hex(10): truncated value with size 12 to match size of target (9)" {  } { { "./i2c_init_bytes.hex" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init_bytes.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 i2c_init_bytes.hex(12) " "Verilog HDL assignment warning at i2c_init_bytes.hex(12): truncated value with size 12 to match size of target (9)" {  } { { "./i2c_init_bytes.hex" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init_bytes.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 i2c_init_bytes.hex(16) " "Verilog HDL assignment warning at i2c_init_bytes.hex(16): truncated value with size 12 to match size of target (9)" {  } { { "./i2c_init_bytes.hex" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init_bytes.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(235) " "Verilog HDL assignment warning at i2c_init.v(235): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(243) " "Verilog HDL assignment warning at i2c_init.v(243): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(253) " "Verilog HDL assignment warning at i2c_init.v(253): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(258) " "Verilog HDL assignment warning at i2c_init.v(258): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(259) " "Verilog HDL assignment warning at i2c_init.v(259): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806286 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(271) " "Verilog HDL assignment warning at i2c_init.v(271): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(279) " "Verilog HDL assignment warning at i2c_init.v(279): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(280) " "Verilog HDL assignment warning at i2c_init.v(280): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(284) " "Verilog HDL assignment warning at i2c_init.v(284): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(285) " "Verilog HDL assignment warning at i2c_init.v(285): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(289) " "Verilog HDL assignment warning at i2c_init.v(289): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(301) " "Verilog HDL assignment warning at i2c_init.v(301): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(311) " "Verilog HDL assignment warning at i2c_init.v(311): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(316) " "Verilog HDL assignment warning at i2c_init.v(316): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(317) " "Verilog HDL assignment warning at i2c_init.v(317): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(321) " "Verilog HDL assignment warning at i2c_init.v(321): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(333) " "Verilog HDL assignment warning at i2c_init.v(333): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(348) " "Verilog HDL assignment warning at i2c_init.v(348): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(356) " "Verilog HDL assignment warning at i2c_init.v(356): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(364) " "Verilog HDL assignment warning at i2c_init.v(364): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(374) " "Verilog HDL assignment warning at i2c_init.v(374): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(379) " "Verilog HDL assignment warning at i2c_init.v(379): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(380) " "Verilog HDL assignment warning at i2c_init.v(380): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(388) " "Verilog HDL assignment warning at i2c_init.v(388): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_init.v(400) " "Verilog HDL assignment warning at i2c_init.v(400): truncated value with size 32 to match size of target (6)" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_data.data_a 0 i2c_init.v(138) " "Net \"init_data.data_a\" at i2c_init.v(138) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1597001806287 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_data.waddr_a 0 i2c_init.v(138) " "Net \"init_data.waddr_a\" at i2c_init.v(138) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1597001806288 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_data.we_a 0 i2c_init.v(138) " "Net \"init_data.we_a\" at i2c_init.v(138) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_init.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1597001806288 "|beep|wm_setter_upper:init|i2c_init:i2c_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_one wm_setter_upper:init\|pulse_one:i2c_init_start_pulse " "Elaborating entity \"pulse_one\" for hierarchy \"wm_setter_upper:init\|pulse_one:i2c_init_start_pulse\"" {  } { { "beep.v" "i2c_init_start_pulse" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 beep.v(57) " "Verilog HDL assignment warning at beep.v(57): truncated value with size 32 to match size of target (16)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806289 "|beep|wm_setter_upper:init|pulse_one:i2c_init_start_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master wm_setter_upper:init\|i2c_master:i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"wm_setter_upper:init\|i2c_master:i2c_master\"" {  } { { "beep.v" "i2c_master" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_posedge i2c_master.v(285) " "Verilog HDL or VHDL warning at i2c_master.v(285): object \"scl_posedge\" assigned a value but never read" {  } { { "i2c_master.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_master.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1597001806297 "|beep|wm_setter_upper:init|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_negedge i2c_master.v(286) " "Verilog HDL or VHDL warning at i2c_master.v(286): object \"scl_negedge\" assigned a value but never read" {  } { { "i2c_master.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_master.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1597001806297 "|beep|wm_setter_upper:init|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(487) " "Verilog HDL assignment warning at i2c_master.v(487): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_master.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806297 "|beep|wm_setter_upper:init|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(536) " "Verilog HDL assignment warning at i2c_master.v(536): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_master.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806297 "|beep|wm_setter_upper:init|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(567) " "Verilog HDL assignment warning at i2c_master.v(567): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_master.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806297 "|beep|wm_setter_upper:init|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 i2c_master.v(631) " "Verilog HDL assignment warning at i2c_master.v(631): truncated value with size 32 to match size of target (17)" {  } { { "i2c_master.v" "" { Text "/home/johnmamish/projects/quartus/beep/i2c_master.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806297 "|beep|wm_setter_upper:init|i2c_master:i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_triangle beeper_triangle:wavies\[0\].triangle_gen " "Elaborating entity \"beeper_triangle\" for hierarchy \"beeper_triangle:wavies\[0\].triangle_gen\"" {  } { { "beep.v" "wavies\[0\].triangle_gen" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_triangle beeper_triangle:wavies\[1\].triangle_gen " "Elaborating entity \"beeper_triangle\" for hierarchy \"beeper_triangle:wavies\[1\].triangle_gen\"" {  } { { "beep.v" "wavies\[1\].triangle_gen" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_triangle beeper_triangle:wavies\[2\].triangle_gen " "Elaborating entity \"beeper_triangle\" for hierarchy \"beeper_triangle:wavies\[2\].triangle_gen\"" {  } { { "beep.v" "wavies\[2\].triangle_gen" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_triangle beeper_triangle:wavies\[3\].triangle_gen " "Elaborating entity \"beeper_triangle\" for hierarchy \"beeper_triangle:wavies\[3\].triangle_gen\"" {  } { { "beep.v" "wavies\[3\].triangle_gen" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_triangle beeper_triangle:wavies\[4\].triangle_gen " "Elaborating entity \"beeper_triangle\" for hierarchy \"beeper_triangle:wavies\[4\].triangle_gen\"" {  } { { "beep.v" "wavies\[4\].triangle_gen" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806322 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "count\[0\] 0 beep.v(264) " "Net \"count\[0\]\" at beep.v(264) has no driver or initial value, using a default initial value '0'" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1597001806323 "|beep|beeper_triangle:wavies[4].triangle_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_triangle beeper_triangle:wavies\[5\].triangle_gen " "Elaborating entity \"beeper_triangle\" for hierarchy \"beeper_triangle:wavies\[5\].triangle_gen\"" {  } { { "beep.v" "wavies\[5\].triangle_gen" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_triangle beeper_triangle:wavies\[6\].triangle_gen " "Elaborating entity \"beeper_triangle\" for hierarchy \"beeper_triangle:wavies\[6\].triangle_gen\"" {  } { { "beep.v" "wavies\[6\].triangle_gen" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beeper_triangle beeper_triangle:wavies\[7\].triangle_gen " "Elaborating entity \"beeper_triangle\" for hierarchy \"beeper_triangle:wavies\[7\].triangle_gen\"" {  } { { "beep.v" "wavies\[7\].triangle_gen" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s i2s:i2s " "Elaborating entity \"i2s\" for hierarchy \"i2s:i2s\"" {  } { { "beep.v" "i2s" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 beep.v(160) " "Verilog HDL assignment warning at beep.v(160): truncated value with size 32 to match size of target (6)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806347 "|beep|i2s:i2s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 beep.v(165) " "Verilog HDL assignment warning at beep.v(165): truncated value with size 32 to match size of target (6)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806347 "|beep|i2s:i2s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_n i2s:i2s\|divide_by_n:div_256 " "Elaborating entity \"divide_by_n\" for hierarchy \"i2s:i2s\|divide_by_n:div_256\"" {  } { { "beep.v" "div_256" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597001806356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 beep.v(13) " "Verilog HDL assignment warning at beep.v(13): truncated value with size 32 to match size of target (2)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806356 "|beep|i2s:i2s|divide_by_n:div_256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 beep.v(16) " "Verilog HDL assignment warning at beep.v(16): truncated value with size 32 to match size of target (2)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806357 "|beep|i2s:i2s|divide_by_n:div_256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 beep.v(18) " "Verilog HDL assignment warning at beep.v(18): truncated value with size 32 to match size of target (2)" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597001806357 "|beep|i2s:i2s|divide_by_n:div_256"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wm_setter_upper:init\|i2c_init:i2c_init\|init_data " "RAM logic \"wm_setter_upper:init\|i2c_init:i2c_init\|init_data\" is uninferred due to inappropriate RAM size" {  } { { "i2c_init.v" "init_data" { Text "/home/johnmamish/projects/quartus/beep/i2c_init.v" 138 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1597001807027 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1597001807027 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 33 /home/johnmamish/projects/quartus/beep/db/beep.ram0_i2c_init_c53ac088.hdl.mif " "Memory depth (64) in the design file differs from memory depth (33) in the Memory Initialization File \"/home/johnmamish/projects/quartus/beep/db/beep.ram0_i2c_init_c53ac088.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1597001807029 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/johnmamish/projects/quartus/beep/db/beep.ram0_i2c_init_c53ac088.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/johnmamish/projects/quartus/beep/db/beep.ram0_i2c_init_c53ac088.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1597001807030 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1597001807711 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597001808323 "|beep|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597001808323 "|beep|GPIO_0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1597001808323 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[1\] I2C_SCLK " "Output pin \"GPIO_0\[1\]\" driven by bidirectional pin \"I2C_SCLK\" cannot be tri-stated" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 277 -1 0 } } { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 274 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1597001808335 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "GPIO_0\[0\] I2C_SDAT " "Output pin \"GPIO_0\[0\]\" driven by bidirectional pin \"I2C_SDAT\" cannot be tri-stated" {  } { { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 277 -1 0 } } { "beep.v" "" { Text "/home/johnmamish/projects/quartus/beep/beep.v" 275 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1597001808335 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1597001809008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597001809262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597001809262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1165 " "Implemented 1165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597001809398 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597001809398 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1597001809398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1138 " "Implemented 1138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597001809398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597001809398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597001809413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  9 14:36:49 2020 " "Processing ended: Sun Aug  9 14:36:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597001809413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597001809413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597001809413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597001809413 ""}
