

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Thu May  2 10:26:51 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W32_16f10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.703|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  663|  663|  663|  663|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |                        |             |  Latency  |  Interval | Pipeline |
        |        Instance        |    Module   | min | max | min | max |   Type   |
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |grp_exp_33_17_s_fu_135  |exp_33_17_s  |    7|    7|    1|    1| function |
        +------------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1           |   20|   20|         2|          -|          -|    10|    no    |
        |- Sum_Loop         |  110|  110|        11|          -|          -|    10|    no    |
        |- Prediction_Loop  |  530|  530|        53|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    195|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        9|     12|    1768|    993|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    377|    -|
|Register         |        -|      -|     310|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|     12|    2078|   1565|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      5|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+-----+-----+
    |cnn_sdiv_48ns_32slbW_U26  |cnn_sdiv_48ns_32slbW  |        0|      0|   587|  354|    0|
    |grp_exp_33_17_s_fu_135    |exp_33_17_s           |        9|     12|  1181|  639|    0|
    +--------------------------+----------------------+---------+-------+------+-----+-----+
    |Total                     |                      |        9|     12|  1768|  993|    0|
    +--------------------------+----------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_187_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_227_p2            |     +    |      0|  0|  13|           4|           1|
    |m_fu_152_p2            |     +    |      0|  0|  13|           4|           1|
    |sum_V_fu_216_p2        |     +    |      0|  0|  39|          32|          32|
    |ret_V_fu_206_p2        |     -    |      0|  0|  40|          33|          33|
    |icmp_ln12_fu_146_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1495_fu_167_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln20_fu_181_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln27_fu_221_p2    |   icmp   |      0|  0|   9|           4|           4|
    |select_ln13_fu_173_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 195|         122|         144|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  305|         68|    1|         68|
    |dense_array_V_address0  |   27|          5|    4|         20|
    |i_0_reg_113             |    9|          2|    4|          8|
    |j_0_reg_124             |    9|          2|    4|          8|
    |m_0_reg_90              |    9|          2|    4|          8|
    |p_Val2_1_reg_78         |    9|          2|   32|         64|
    |p_Val2_3_reg_101        |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  377|         83|   81|        240|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  67|   0|   67|          0|
    |dense_array_V_addr_1_reg_287         |   4|   0|    4|          0|
    |grp_exp_33_17_s_fu_135_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_113                          |   4|   0|    4|          0|
    |i_reg_282                            |   4|   0|    4|          0|
    |j_0_reg_124                          |   4|   0|    4|          0|
    |j_reg_315                            |   4|   0|    4|          0|
    |m_0_reg_90                           |   4|   0|    4|          0|
    |m_reg_259                            |   4|   0|    4|          0|
    |p_Val2_1_reg_78                      |  32|   0|   32|          0|
    |p_Val2_3_reg_101                     |  32|   0|   32|          0|
    |p_Val2_4_reg_302                     |  32|   0|   32|          0|
    |ret_V_reg_297                        |  33|   0|   33|          0|
    |rhs_V_reg_269                        |  33|   0|   33|          0|
    |sext_ln1148_reg_292                  |  48|   0|   48|          0|
    |zext_ln29_reg_320                    |   4|   0|   64|         60|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 310|   0|  370|         60|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    soft_max   | return value |
|dense_array_V_address0  | out |    4|  ap_memory | dense_array_V |     array    |
|dense_array_V_ce0       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_we0       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_d0        | out |   32|  ap_memory | dense_array_V |     array    |
|dense_array_V_q0        |  in |   32|  ap_memory | dense_array_V |     array    |
|prediction_V_address0   | out |    4|  ap_memory |  prediction_V |     array    |
|prediction_V_ce0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_we0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_d0         | out |   32|  ap_memory |  prediction_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

