{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 19:11:10 2025 " "Info: Processing started: Sun Nov 16 19:11:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AllSubtractor -c AllSubtractor --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AllSubtractor -c AllSubtractor --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitfulladderultra.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitfulladderultra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullAdderUltra " "Info: Found entity 1: 4BitFullAdderUltra" {  } { { "4BitFullAdderUltra.bdf" "" { Schematic "E:/Quartus_FPGA/AllSubtractor25_11_09/4BitFullAdderUltra.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitfullsubtractor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitfullsubtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullSubtractor " "Info: Found entity 1: 4BitFullSubtractor" {  } { { "4BitFullSubtractor.bdf" "" { Schematic "E:/Quartus_FPGA/AllSubtractor25_11_09/4BitFullSubtractor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "4BitFullSubtractor " "Info: Elaborating entity \"4BitFullSubtractor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitFullAdderUltra 4BitFullAdderUltra:inst1 " "Info: Elaborating entity \"4BitFullAdderUltra\" for hierarchy \"4BitFullAdderUltra:inst1\"" {  } { { "4BitFullSubtractor.bdf" "inst1" { Schematic "E:/Quartus_FPGA/AllSubtractor25_11_09/4BitFullSubtractor.bdf" { { 2960 4344 4504 3056 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "4bitfulladder.bdf 1 1 " "Warning: Using design file 4bitfulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bitfulladder " "Info: Found entity 1: 4bitfulladder" {  } { { "4bitfulladder.bdf" "" { Schematic "E:/Quartus_FPGA/AllSubtractor25_11_09/4bitfulladder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitFullAdder 4BitFullAdderUltra:inst1\|4BitFullAdder:inst3 " "Info: Elaborating entity \"4BitFullAdder\" for hierarchy \"4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\"" {  } { { "4BitFullAdderUltra.bdf" "inst3" { Schematic "E:/Quartus_FPGA/AllSubtractor25_11_09/4BitFullAdderUltra.bdf" { { -16 368 544 176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "1bitfulladder.bdf 1 1 " "Warning: Using design file 1bitfulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bitfulladder " "Info: Found entity 1: 1bitfulladder" {  } { { "1bitfulladder.bdf" "" { Schematic "E:/Quartus_FPGA/AllSubtractor25_11_09/1bitfulladder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitFullAdder 4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\|1BitFullAdder:inst " "Info: Elaborating entity \"1BitFullAdder\" for hierarchy \"4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\|1BitFullAdder:inst\"" {  } { { "4bitfulladder.bdf" "inst" { Schematic "E:/Quartus_FPGA/AllSubtractor25_11_09/4bitfulladder.bdf" { { 16 232 392 112 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "1bithalfadder.bdf 1 1 " "Warning: Using design file 1bithalfadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bithalfadder " "Info: Found entity 1: 1bithalfadder" {  } { { "1bithalfadder.bdf" "" { Schematic "E:/Quartus_FPGA/AllSubtractor25_11_09/1bithalfadder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bitHalfAdder 4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\|1BitFullAdder:inst\|1bitHalfAdder:inst1 " "Info: Elaborating entity \"1bitHalfAdder\" for hierarchy \"4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\|1BitFullAdder:inst\|1bitHalfAdder:inst1\"" {  } { { "1bitfulladder.bdf" "inst1" { Schematic "E:/Quartus_FPGA/AllSubtractor25_11_09/1bitfulladder.bdf" { { 48 456 608 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 16 19:11:11 2025 " "Info: Processing ended: Sun Nov 16 19:11:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
