

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_buffering'
================================================================
* Date:           Tue Jan 17 02:08:11 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    6|    5|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    3|    4|   3 ~ 4  |          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (tmp_8)
	6  / (!tmp_8)
5 --> 
	6  / true
6 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: i (15)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %i = alloca i32

ST_1: StgValue_8 (16)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !74

ST_1: StgValue_9 (17)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !78

ST_1: StgValue_10 (18)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !82

ST_1: StgValue_11 (19)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !86

ST_1: StgValue_12 (20)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !90

ST_1: StgValue_13 (21)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mA), !map !94

ST_1: StgValue_14 (22)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mB), !map !100

ST_1: StgValue_15 (23)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mC), !map !104

ST_1: StgValue_16 (24)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sc_FIFO_DCT_exec_cnt), !map !108

ST_1: StgValue_17 (25)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffering), !map !112

ST_1: StgValue_18 (26)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffered), !map !116

ST_1: StgValue_19 (27)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !120

ST_1: StgValue_20 (28)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_DCT), !map !124

ST_1: StgValue_21 (29)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_done), !map !128

ST_1: StgValue_22 (30)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:26
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_23 (31)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:27
_ZN7_ap_sc_7sc_core4waitEi.exit:16  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_24 (32)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:28
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str4, i32 0, i32 0, i1* %enable) nounwind

ST_1: StgValue_25 (33)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:29
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_26 (34)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:30
_ZN7_ap_sc_7sc_core4waitEi.exit:19  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_27 (35)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str, i32 2, [10 x i8]* @p_str7) nounwind

ST_1: tmp_7 (36)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:21  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)

ST_1: StgValue_29 (37)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:22  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str6) nounwind

ST_1: p_ssdm_reset_v (38)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:23  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty (39)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:28
_ZN7_ap_sc_7sc_core4waitEi.exit:24  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_10 (40)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:28
_ZN7_ap_sc_7sc_core4waitEi.exit:25  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_7)


 <State 2>: 1.57ns
ST_2: StgValue_33 (41)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:30
_ZN7_ap_sc_7sc_core4waitEi.exit:26  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_34 (42)  [1/1] 1.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit:27  store i32 0, i32* %i

ST_2: StgValue_35 (43)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:28  br label %0


 <State 3>: 1.37ns
ST_3: StgValue_36 (46)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:34
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: tmp (47)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:34
:2  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_working)

ST_3: tmp_4 (48)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:34
:3  %tmp_4 = xor i1 %tmp, true

ST_3: StgValue_39 (49)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:34
:4  call void (...)* @_ssdm_op_Poll(i1 %tmp_4)


 <State 4>: 7.09ns
ST_4: i_load (45)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:40
:0  %i_load = load i32* %i

ST_4: StgValue_41 (50)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:37
:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: tmp_5 (51)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:37
:6  %tmp_5 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* %din, i32 1)

ST_4: StgValue_43 (52)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:37
:7  call void (...)* @_ssdm_op_Poll(i1 %tmp_5)

ST_4: val_V (53)  [1/1] 4.38ns  loc: sc_FIFO_DCT.cpp:39
:8  %val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %din)

ST_4: tmp_6 (54)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:39
:9  %tmp_6 = zext i8 %val_V to i32

ST_4: sc_FIFO_DCT_mA_addr (55)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:39
:10  %sc_FIFO_DCT_mA_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %i_load

ST_4: StgValue_47 (56)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:39
:11  store i32 %tmp_6, i32* %sc_FIFO_DCT_mA_addr, align 4

ST_4: i_2 (57)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:40
:12  %i_2 = add nsw i32 %i_load, 1

ST_4: tmp_8 (58)  [1/1] 2.93ns  loc: sc_FIFO_DCT.cpp:43
:13  %tmp_8 = icmp eq i32 %i_2, 64

ST_4: StgValue_50 (59)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:43
:14  br i1 %tmp_8, label %1, label %_ZN7_ap_sc_7sc_core4waitEi.exit2.pre

ST_4: StgValue_51 (61)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:40
_ZN7_ap_sc_7sc_core4waitEi.exit2.pre:0  store i32 %i_2, i32* %i

ST_4: StgValue_52 (62)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2.pre:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2

ST_4: StgValue_53 (64)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:46
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_buffered, i1 true)

ST_4: StgValue_54 (69)  [1/1] 1.57ns
:5  store i32 0, i32* %i


 <State 5>: 0.00ns
ST_5: StgValue_55 (65)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:47
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: tmp_9 (66)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:47
:2  %tmp_9 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_working)

ST_5: StgValue_57 (67)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:47
:3  call void (...)* @_ssdm_op_Poll(i1 %tmp_9)

ST_5: StgValue_58 (68)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:48
:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_buffered, i1 false)

ST_5: StgValue_59 (70)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:49
:6  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2


 <State 6>: 0.00ns
ST_6: StgValue_60 (72)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:50
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: StgValue_61 (73)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:51
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.57ns
The critical path consists of the following:
	'store' operation of constant 0 on local variable 'i' [42]  (1.57 ns)

 <State 3>: 1.37ns
The critical path consists of the following:
	wire read on port 's_working' (sc_FIFO_DCT.cpp:34) [47]  (0 ns)
	'xor' operation ('tmp_4', sc_FIFO_DCT.cpp:34) [48]  (1.37 ns)
	'poll' operation (sc_FIFO_DCT.cpp:34) [49]  (0 ns)

 <State 4>: 7.09ns
The critical path consists of the following:
	fifo read on port 'din' (sc_FIFO_DCT.cpp:39) [53]  (4.38 ns)
	'store' operation (sc_FIFO_DCT.cpp:39) of variable 'tmp_6', sc_FIFO_DCT.cpp:39 on array 'sc_FIFO_DCT_mA' [56]  (2.71 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
