{"vcs1":{"timestamp_begin":1739433120.345046077, "rt":0.27, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1739433120.692213704, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739433121.009817844, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739433120.116106130}
{"VCS_COMP_START_TIME": 1739433120.116106130}
{"VCS_COMP_END_TIME": 1739433121.229640106}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150348}}
