<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><title>Basic Automation · VerilogWriter Document</title><meta name="title" content="Basic Automation · VerilogWriter Document"/><meta property="og:title" content="Basic Automation · VerilogWriter Document"/><meta property="twitter:title" content="Basic Automation · VerilogWriter Document"/><meta name="description" content="Documentation for VerilogWriter Document."/><meta property="og:description" content="Documentation for VerilogWriter Document."/><meta property="twitter:description" content="Documentation for VerilogWriter Document."/><script data-outdated-warner src="../assets/warner.js"></script><link href="https://cdnjs.cloudflare.com/ajax/libs/lato-font/3.0.0/css/lato-font.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/juliamono/0.050/juliamono.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.2/css/fontawesome.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.2/css/solid.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.2/css/brands.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.8/katex.min.css" rel="stylesheet" type="text/css"/><script>documenterBaseURL=".."</script><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.6/require.min.js" data-main="../assets/documenter.js"></script><script src="../search_index.js"></script><script src="../siteinfo.js"></script><script src="../../versions.js"></script><link class="docs-theme-link" rel="stylesheet" type="text/css" href="../assets/themes/documenter-dark.css" data-theme-name="documenter-dark" data-theme-primary-dark/><link class="docs-theme-link" rel="stylesheet" type="text/css" href="../assets/themes/documenter-light.css" data-theme-name="documenter-light" data-theme-primary/><script src="../assets/themeswap.js"></script></head><body><div id="documenter"><nav class="docs-sidebar"><div class="docs-package-name"><span class="docs-autofit"><a href="../">VerilogWriter Document</a></span></div><button class="docs-search-query input is-rounded is-small is-clickable my-2 mx-auto py-1 px-2" id="documenter-search-query">Search docs (Ctrl + /)</button><ul class="docs-menu"><li><span class="tocitem">User Guide</span><ul><li><a class="tocitem" href="../">Introduction</a></li><li><a class="tocitem" href="../qstart/">Quick Start</a></li><li><a class="tocitem" href="../types/">Basic Types</a></li><li class="is-active"><a class="tocitem" href>Basic Automation</a><ul class="internal"><li><a class="tocitem" href="#Reset-in-Always-Blocks"><span>Reset in Always Blocks</span></a></li><li><a class="tocitem" href="#Automatic-Wire-Declaration"><span>Automatic Wire Declaration</span></a></li></ul></li><li><a class="tocitem" href="../fsm/">Finite State Machines</a></li><li><a class="tocitem" href="../midlevel/">Mid-Level Synthesis</a></li><li><a class="tocitem" href="../reference/">Reference</a></li></ul></li><li><a class="tocitem" href="../release/">Release Note</a></li></ul><div class="docs-version-selector field has-addons"><div class="control"><span class="docs-label button is-static is-size-7">Version</span></div><div class="docs-selector control is-expanded"><div class="select is-fullwidth is-size-7"><select id="documenter-version-selector"></select></div></div></div></nav><div class="docs-main"><header class="docs-navbar"><a class="docs-sidebar-button docs-navbar-link fa-solid fa-bars is-hidden-desktop" id="documenter-sidebar-button" href="#"></a><nav class="breadcrumb"><ul class="is-hidden-mobile"><li><a class="is-disabled">User Guide</a></li><li class="is-active"><a href>Basic Automation</a></li></ul><ul class="is-hidden-tablet"><li class="is-active"><a href>Basic Automation</a></li></ul></nav><div class="docs-right"><a class="docs-navbar-link" href="https://github.com/t-f-marfil/VerilogWriter.jl" title="View the repository on GitHub"><span class="docs-icon fa-brands"></span><span class="docs-label is-hidden-touch">GitHub</span></a><a class="docs-navbar-link" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/develop/docs/src/inference.md" title="Edit source on GitHub"><span class="docs-icon fa-solid"></span></a><a class="docs-settings-button docs-navbar-link fa-solid fa-gear" id="documenter-settings-button" href="#" title="Settings"></a><a class="docs-article-toggle-button fa-solid fa-chevron-up" id="documenter-article-toggle-button" href="javascript:;" title="Collapse all docstrings"></a></div></header><article class="content" id="documenter-page"><h1 id="Basic-Automation"><a class="docs-heading-anchor" href="#Basic-Automation">Basic Automation</a><a id="Basic-Automation-1"></a><a class="docs-heading-anchor-permalink" href="#Basic-Automation" title="Permalink"></a></h1><p>We offer some tools to automatically add additional information inferred from a given Verilog-like codes.</p><h2 id="Reset-in-Always-Blocks"><a class="docs-heading-anchor" href="#Reset-in-Always-Blocks">Reset in Always Blocks</a><a id="Reset-in-Always-Blocks-1"></a><a class="docs-heading-anchor-permalink" href="#Reset-in-Always-Blocks" title="Permalink"></a></h2><p>Given a content of always blocks, you may automatically reset all wires which appear at the LHS in the block.</p><article class="docstring"><header><a class="docstring-article-toggle-button fa-solid fa-chevron-down" href="javascript:;" title="Collapse docstring"></a><a class="docstring-binding" id="VerilogWriter.autoreset" href="#VerilogWriter.autoreset"><code>VerilogWriter.autoreset</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">autoreset(x::Ifcontent; clk=defclk, rst=defrst, edge=posedge, reg2d::Dict{String, Wireexpr}=Dict{String, Wireexpr}())</code></pre><p>Given <code>x::Ifcontent</code>, returns <code>always_ff/always</code> block that  resets every <code>wire/reg</code>s appear at Lhs of <code>x</code>.</p><p>This is synchronous reset. <code>reg2d</code> is a pair of &quot;name of wire&quot; and &quot;ram depth in wireexpr&quot;.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/06743308d7b11454865be88bb39d36d3e0bc30ac/src/core/autoreset.jl#L85-L93">source</a></section><section><div><pre><code class="language-julia hljs">autoreset(x::Alwayscontent; clk=defclk, rst=defrst, edge=posedge, reg2d::Dict{String, Wireexpr}=Dict{String, Wireexpr}())</code></pre><p>Automatically reset wires which appear in <code>x::Alwayscontent</code>.</p><p>Sensitivity list in the original <code>Alwayscontent</code> will be ignored.</p><p><strong>Example</strong></p><pre><code class="language-julia hljs">c = @always (
    r1 &lt;= r2;
    if b1 
        r2 &lt;= 0
        r3 &lt;= r3 + r4
    else 
        r3 &lt;= 0
    end
) 
r = autoreset(c; clk=(@wireexpr clk), rst=(@wireexpr ~resetn))
vshow(r)

# output

always_ff @( posedge clk ) begin
    if ((~resetn)) begin
        r1 &lt;= 0;
        r2 &lt;= 0;
        r3 &lt;= 0;
    end else begin
        r1 &lt;= r2;
        if (b1) begin
            r2 &lt;= 0;
            r3 &lt;= (r3 + r4);
        end else begin
            r3 &lt;= 0;
        end
    end
end
type: Alwayscontent</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/06743308d7b11454865be88bb39d36d3e0bc30ac/src/core/autoreset.jl#L130-L171">source</a></section><section><div><pre><code class="language-julia hljs">autoreset(x::Vmodule; clk=defclk, rst=defrst, reg2d::Dict{String, Wireexpr}=Dict{String, Wireexpr}())</code></pre><p>Return a new <code>Vmodule</code> object whose <code>Alwayscontent</code>s are all reset.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/06743308d7b11454865be88bb39d36d3e0bc30ac/src/core/autoreset.jl#L191-L195">source</a></section></article><h2 id="Automatic-Wire-Declaration"><a class="docs-heading-anchor" href="#Automatic-Wire-Declaration">Automatic Wire Declaration</a><a id="Automatic-Wire-Declaration-1"></a><a class="docs-heading-anchor-permalink" href="#Automatic-Wire-Declaration" title="Permalink"></a></h2><article class="docstring"><header><a class="docstring-article-toggle-button fa-solid fa-chevron-down" href="javascript:;" title="Collapse docstring"></a><a class="docstring-binding" id="VerilogWriter.autodecl" href="#VerilogWriter.autodecl"><code>VerilogWriter.autodecl</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">autodecl(x, env::Vmodenv)::Vmodenv</code></pre><p>Declare wires in <code>x</code> which are not yet declared in <code>env</code>. Raise error when not enough information to determine width of all wires is given.</p><p><strong>Examples</strong></p><p><strong>Inference Success</strong></p><pre><code class="language-julia hljs">pts = @ports (
        @in 16 din;
        @in b1
)
env = Vmodenv(pts)

c = @ifcontent (
    reg1 = 0;
    reg2 = din;
    if b1 
        reg1 = din[10:7]
    end
) 

venv = autodecl(c, env)
vshow(venv)

# output

input [15:0] din
input b1

logic [3:0] reg1;
logic [15:0] reg2;
type: Vmodenv</code></pre><p>You may also declare ports/wires beforehand whose width is unknown.</p><p>When declaring ports/wires without specifying its bit width, assign <code>-1</code> as its width.</p><pre><code class="language-julia-repl hljs">julia&gt; ps = @ports (
       @in 2 x;
       @in -1 y;
       @out @reg A z
       );

julia&gt; ds = @decls (
       @wire -1 w1;
       @wire B w2
       );

julia&gt; ab = @always (
       z &lt;= r1 + r2 + r3;
       r4 &lt;= (y &amp; w1) &lt;&lt; r1[1:0];
       r5 &lt;= y + w2
       );

julia&gt; env = Vmodenv(Parameters(), ps, Localparams(), ds);

julia&gt; nenv = autodecl(ab.content, env);

julia&gt; vshow(nenv);
input [1:0] x
input [B-1:0] y
output reg [A-1:0] z

wire [B-1:0] w1;
wire [B-1:0] w2;
logic [A-1:0] r1;
logic [A-1:0] r2;
logic [B-1:0] r5;
logic [A-1:0] r3;
logic [B-1:0] r4;
type: Vmodenv</code></pre><p><strong>Fail in Inference</strong></p><pre><code class="language-julia-repl hljs">julia&gt; c = @always (
       reg1 = 0;
       reg2 = din;
       if b1 
           reg1 = din[10:7]
       end
       );

julia&gt; autodecl(c);
ERROR: Wire width cannot be inferred for the following wires.
1. b1
2. reg2 = din</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/06743308d7b11454865be88bb39d36d3e0bc30ac/src/core/widthinference.jl#L598-L696">source</a></section><section><div><pre><code class="language-julia hljs">autodecl(x)::Vmodenv</code></pre><p>Conduct wire width inference under an empty environment.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/06743308d7b11454865be88bb39d36d3e0bc30ac/src/core/widthinference.jl#L703-L707">source</a></section><section><div><pre><code class="language-julia hljs">autodecl(x::Vmodule)::Vmodule</code></pre><p>Using ports, parameters, localparams, decls in <code>x::Vmodule</code>  as an environment, conduct wire width inference and  return a new <code>Vmodule</code> object with inferred wires.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/06743308d7b11454865be88bb39d36d3e0bc30ac/src/core/widthinference.jl#L712-L718">source</a></section></article><p><code>env</code> in an argument for <code>autodecl</code> is of type <code>Vmodenv</code>.</p><article class="docstring"><header><a class="docstring-article-toggle-button fa-solid fa-chevron-down" href="javascript:;" title="Collapse docstring"></a><a class="docstring-binding" id="VerilogWriter.vfinalize" href="#VerilogWriter.vfinalize"><code>VerilogWriter.vfinalize</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">vfinalize(x::Vmodule)</code></pre><p>Return new <code>Vmodule</code> object generated by applying  <code>autoreset</code> and <code>autodecl</code> on <code>x</code>.</p><p><code>reg2d</code> is automatically generated before calling <code>autodecl</code>. This is based on the observation that depth of RAM can not be inferred usually.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/06743308d7b11454865be88bb39d36d3e0bc30ac/src/core/vstructhandlers.jl#L339-L347">source</a></section></article></article><nav class="docs-footer"><a class="docs-footer-prevpage" href="../types/">« Basic Types</a><a class="docs-footer-nextpage" href="../fsm/">Finite State Machines »</a><div class="flexbox-break"></div><p class="footer-message">Powered by <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> and the <a href="https://julialang.org/">Julia Programming Language</a>.</p></nav></div><div class="modal" id="documenter-settings"><div class="modal-background"></div><div class="modal-card"><header class="modal-card-head"><p class="modal-card-title">Settings</p><button class="delete"></button></header><section class="modal-card-body"><p><label class="label">Theme</label><div class="select"><select id="documenter-themepicker"><option value="documenter-light">documenter-light</option><option value="documenter-dark">documenter-dark</option><option value="auto">Automatic (OS)</option></select></div></p><hr/><p>This document was generated with <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> version 1.2.1 on <span class="colophon-date" title="Sunday 18 February 2024 01:08">Sunday 18 February 2024</span>. Using Julia version 1.9.4.</p></section><footer class="modal-card-foot"></footer></div></div></div></body></html>
