# ğŸŒŸ MIPS Instructions

---

## ğŸ¯ MIPS R-Format Instructions

### ğŸ“ Instruction Format

| ğŸ”¢ op (6 bits) | ğŸ”¢ rs (5 bits) | ğŸ”¢ rt (5 bits) | ğŸ”¢ rd (5 bits) | ğŸ”¢ shamt (5 bits) | ğŸ”¢ funct (6 bits) |
| -------------- | -------------- | -------------- | -------------- | ----------------- | ----------------- |

### ğŸ“Œ Fields Description

- **ğŸŸ¢ op**: Operation code (opcode)
- **ğŸ”µ rs**: First source register operand
- **ğŸŸ£ rt**: Second source register operand
- **ğŸŸ  rd**: Destination register operand
- **ğŸŸ¡ shamt**: Shift amount
- **ğŸ”´ funct**: Function code (extends opcode)

---

## ğŸ”¥ MIPS I-Format Instructions

### ğŸ“ Instruction Format

| ğŸ”¢ op (6 bits) | ğŸ”¢ rs (5 bits) | ğŸ”¢ rt (5 bits) | ğŸ  Constant/Address (16 bits) |
| -------------- | -------------- | -------------- | ----------------------------- |

### ğŸ“Œ Fields Description

- **ğŸŸ¢ op**: Operation code (opcode)
- **ğŸ”µ rs**: Source register operand
- **ğŸŸ£ rt**:
  - Destination register for **load word (lw)**
  - Source register for **store word (sw)**
- **ğŸ”¢ Constant**: Immediate value (_-2^15 to +2^15 - 1_)
- **ğŸ  Address**: Offset added to base address in `rs`

---

## ğŸ’¡ Design Principle: Good Design Demands Good Compromises

- âœ¨ Different formats complicate decoding but maintain uniform **32-bit instruction length**.
- âœ¨ Keeping formats as **similar as possible** simplifies understanding and implementation.

---

## ğŸ† Examples

ğŸ”¹ **R-Format Example:**

```assembly
add $t0, $t1, $t2   # $t0 = $t1 + $t2
```

ğŸ”¹ **I-Format Example:**

```assembly
lw $t0, 0($t1)   # Load word from memory address in $t1 into $t0
sw $t0, 4($t1)   # Store word from $t0 into memory address in $t1 + 4
```
