m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
vdata_types_
!s110 1719978444
!i10b 1
!s100 i^o2;?fN9:94HK:U;mkEn3
IBQR2NOz?`80KGLK@O^gF10
VDg1SIo80bB@j0V0VzS_@n1
dD:/VLSI Design/verilog_practice/2_data_types
w1719978440
8D:/VLSI Design/verilog_practice/2_data_types/data_types.v
FD:/VLSI Design/verilog_practice/2_data_types/data_types.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
!s108 1719978443.000000
!s107 D:/VLSI Design/verilog_practice/2_data_types/data_types.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI Design/verilog_practice/2_data_types/data_types.v|
!i113 1
o-work work
tCvgOpt 0
