// Seed: 3256404599
module module_0 ();
  logic [7:0] id_1;
  wire id_3;
  assign id_1[1] = id_3;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  id_3(
      id_2
  );
endmodule
module module_2 (
    input  wor   id_0,
    input  tri1  id_1,
    output wor   id_2,
    input  logic id_3,
    input  tri   id_4,
    output wire  id_5
);
  assign id_5 = 1;
  wor id_7;
  final $display;
  module_0 modCall_1 ();
  assign id_7 = 1;
  wire id_8;
  logic id_9, id_10, id_11 = id_3, id_12, id_13, id_14;
  initial begin : LABEL_0
    id_14 <= 1'd0;
  end
endmodule
